Analysis & Synthesis report for simple_io
Tue May 26 16:29:32 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 11. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 12. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 13. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 14. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 15. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 16. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 17. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 18. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 19. State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 20. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 21. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 22. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 23. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 24. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 25. State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Packed Into Inferred Megafunctions
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 34. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 35. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 36. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 37. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 38. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 39. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 40. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 41. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 42. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 43. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 46. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 47. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 48. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 49. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 50. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 51. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 53. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 54. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 55. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Source assignments for simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram|altsyncram_7uj1:auto_generated
 58. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 59. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 60. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 61. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 62. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 63. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 64. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 65. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 66. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 67. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 68. Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 69. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 70. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 71. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 72. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 73. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 74. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 75. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 78. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 79. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 82. Source assignments for simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 83. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 84. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 85. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002
 86. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003
 87. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_004
 88. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 89. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001
 90. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002
 91. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003
 92. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004
 93. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_005
 94. Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_006
 95. Source assignments for simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux
 96. Source assignments for simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux
 97. Source assignments for simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001
 98. Source assignments for simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux
 99. Source assignments for simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:rsp_xbar_demux
100. Source assignments for simple_system:u0|altera_reset_controller:rst_controller
101. Source assignments for simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Source assignments for simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Source assignments for simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
104. Source assignments for simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
106. Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
107. Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
108. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master
109. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
110. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
111. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
112. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
113. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
114. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
115. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
116. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
117. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node
118. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
119. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
120. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
121. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
122. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
123. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
124. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
125. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
126. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo
127. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_bytes_to_packets:b2p
128. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b
129. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto
130. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
131. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller
132. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
134. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master
135. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
136. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
137. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
138. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
139. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
140. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
141. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
142. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
143. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node
144. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
145. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
146. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
147. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
148. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
149. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
150. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
151. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
152. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo
153. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_bytes_to_packets:b2p
154. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b
155. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto
156. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
157. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller
158. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
159. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
160. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram
161. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram
162. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0
163. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
164. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
165. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
166. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
167. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
168. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
169. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
170. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
171. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
172. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
173. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
174. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
175. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
176. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
177. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
178. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
179. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
180. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
181. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
182. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
183. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
184. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
185. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
186. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
187. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
188. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
189. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
190. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
191. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
192. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
193. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
194. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
195. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
196. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
197. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
198. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
199. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
200. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
201. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
202. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
203. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
204. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
205. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
206. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master
207. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
208. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
209. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
210. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
211. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
212. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
213. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
214. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
215. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node
216. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
217. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
218. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
219. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
220. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
221. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
222. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
223. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
224. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo
225. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_bytes_to_packets:b2p
226. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b
227. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto
228. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
229. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller
230. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
231. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
232. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo
233. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo
234. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator
235. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator
236. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
237. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
238. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator
239. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator
240. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator
241. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator
242. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
243. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
244. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent
245. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
246. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
247. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent
248. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
249. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
250. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
251. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
252. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
253. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
254. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
255. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent
256. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
257. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
258. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
259. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent
260. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
261. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
262. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
263. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent
264. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
265. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
266. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
267. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent
268. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
269. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
270. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
271. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent
272. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
273. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
274. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
275. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode
276. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router_001|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode
277. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode
278. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode
279. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode
280. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode
281. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode
282. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_002|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode
283. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_003|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode
284. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_004|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode
285. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_005|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode
286. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_006|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode
287. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
288. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001
289. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002
290. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
291. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
292. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
293. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
294. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
295. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
296. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
297. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
298. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
299. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
300. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
301. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
302. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
303. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
304. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
305. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
306. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
307. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001
308. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
309. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
310. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
311. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
312. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
313. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
314. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
315. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
316. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
317. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
318. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
319. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
320. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
321. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
322. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
323. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
324. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002
325. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
326. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
327. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
328. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
329. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
330. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
331. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
332. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
333. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
334. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
335. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
336. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
337. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
338. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
339. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
340. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
341. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003
342. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
343. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
344. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
345. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
346. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
347. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
348. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
349. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
350. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
351. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
352. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
353. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
354. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
355. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
356. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
357. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
358. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004
359. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
360. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
361. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
362. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
363. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
364. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
365. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
366. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
367. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
368. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
369. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
370. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
371. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
372. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
373. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
374. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
375. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005
376. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
377. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
378. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
379. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
380. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
381. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
382. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
383. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
384. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
385. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
386. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
387. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
388. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
389. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
390. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
391. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
392. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006
393. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
394. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
395. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
396. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
397. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
398. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
399. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
400. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
401. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
402. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
403. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
404. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
405. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
406. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
407. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
408. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
409. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
410. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
411. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
412. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
413. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
414. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
415. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
416. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
417. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
418. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
419. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
420. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
421. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb
422. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
423. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
424. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
425. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
426. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
427. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004|altera_merlin_arbitrator:arb
428. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
429. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
430. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
431. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
432. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size
433. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:hps_master_master_translator
434. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent
435. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
436. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size
437. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
438. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
439. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
440. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode
441. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode
442. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router_001|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode
443. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter
444. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
445. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
446. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter
447. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
448. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001
449. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
450. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002
451. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size
452. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003
453. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003|altera_merlin_address_alignment:check_and_align_address_to_size
454. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:f2sdram_master_master_translator
455. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
456. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent
457. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent
458. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
459. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo
460. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode
461. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode
462. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter
463. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
464. Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001
465. Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller
466. Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
467. Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
468. Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller_001
469. Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
470. Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
471. Parameter Settings for Inferred Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
472. Parameter Settings for Inferred Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
473. Parameter Settings for Inferred Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
474. altsyncram Parameter Settings by Entity Instance
475. scfifo Parameter Settings by Entity Instance
476. Port Connectivity Checks: "simple_system:u0|altera_reset_controller:rst_controller_001"
477. Port Connectivity Checks: "simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
478. Port Connectivity Checks: "simple_system:u0|altera_reset_controller:rst_controller"
479. Port Connectivity Checks: "simple_system:u0|simple_system_irq_mapper:irq_mapper_001"
480. Port Connectivity Checks: "simple_system:u0|simple_system_irq_mapper:irq_mapper"
481. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001"
482. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
483. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter"
484. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode"
485. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode"
486. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo"
487. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent"
488. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent"
489. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
490. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:f2sdram_master_master_translator"
491. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003"
492. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size"
493. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002"
494. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001"
495. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
496. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"
497. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
498. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode"
499. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode"
500. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo"
501. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
502. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
503. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
504. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent"
505. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:hps_master_master_translator"
506. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size"
507. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
508. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
509. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
510. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
511. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
512. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
513. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
514. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
515. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
516. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
517. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
518. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
519. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
520. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
521. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
522. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
523. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
524. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
525. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode"
526. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
527. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
528. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode"
529. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
530. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
531. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent"
532. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
533. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
534. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent"
535. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
536. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
537. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent"
538. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
539. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
540. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent"
541. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
542. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
543. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
544. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
545. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
546. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
547. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
548. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
549. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent"
550. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
551. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
552. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent"
553. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
554. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
555. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator"
556. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator"
557. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator"
558. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator"
559. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
560. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
561. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator"
562. Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator"
563. Port Connectivity Checks: "simple_system:u0|simple_system_jtag_uart:jtag_uart"
564. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:hps_master"
565. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
566. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs"
567. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs"
568. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs"
569. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst"
570. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
571. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
572. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
573. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
574. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
575. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
576. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
577. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
578. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
579. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
580. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
581. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
582. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
583. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
584. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
585. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
586. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
587. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
588. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
589. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
590. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
591. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
592. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
593. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
594. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
595. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
596. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
597. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
598. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
599. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
600. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
601. Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0"
602. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:fpga_master"
603. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
604. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller"
605. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo"
606. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
607. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
608. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
609. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
610. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node"
611. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
612. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
613. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
614. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
615. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
616. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
617. Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master"
618. Post-Synthesis Netlist Statistics for Top Partition
619. Post-Synthesis Netlist Statistics for Partition simple_system_hps_0_hps_io_border:border
620. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
621. Elapsed Time Per Partition
622. Analysis & Synthesis Messages
623. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 26 16:29:32 2015       ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                   ; simple_io                                   ;
; Top-level Entity Name           ; simple_io                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4498                                        ;
; Total pins                      ; 235                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 526,848                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6C6U23C6     ;                    ;
; Top-level entity name                                                           ; simple_io          ; simple_io          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.69        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  23.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library       ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------+
; simple_io.v                                                                              ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_io.v                                                                              ;               ;
; simple_system/synthesis/simple_system.v                                                  ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v                                                  ; simple_system ;
; simple_system/synthesis/submodules/altera_reset_controller.v                             ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_reset_controller.v                             ; simple_system ;
; simple_system/synthesis/submodules/altera_reset_synchronizer.v                           ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_reset_synchronizer.v                           ; simple_system ;
; simple_system/synthesis/submodules/simple_system_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_irq_mapper.sv                           ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v                     ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v                     ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_width_adapter.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv                        ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_address_alignment.sv                    ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv                    ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                   ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                   ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_arbitrator.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv                           ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv     ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv          ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv          ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv        ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv        ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_sc_fifo.v                               ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_sc_fifo.v                               ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_slave_agent.sv                          ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_agent.sv                          ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_master_agent.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_master_agent.sv                         ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_slave_translator.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_translator.sv                     ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_master_translator.sv                    ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_master_translator.sv                    ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v                     ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v                     ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv     ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv     ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                      ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                      ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                      ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                      ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv          ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv          ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv        ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv        ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                         ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v                     ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv   ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv   ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv   ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv     ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv   ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv     ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv                        ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv      ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv      ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv          ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv    ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv    ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv    ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv    ; simple_system ;
; simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv        ; simple_system ;
; simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                        ; simple_system ;
; simple_system/synthesis/submodules/simple_system_sysid_qsys.v                            ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_sysid_qsys.v                            ; simple_system ;
; simple_system/synthesis/submodules/simple_system_jtag_uart.v                             ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v                             ; simple_system ;
; simple_system/synthesis/submodules/simple_system_hps_0.v                                 ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0.v                                 ; simple_system ;
; simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v                          ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v                          ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram.v                                           ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v                                           ; simple_system ;
; simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv ; simple_system ;
; simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                         ; simple_system ;
; simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv  ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv  ; simple_system ;
; simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                    ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                    ; simple_system ;
; simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                         ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0.sv                                       ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                 ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                 ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                       ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                       ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                        ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                        ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                               ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                               ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                   ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                   ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                           ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                           ; simple_system ;
; simple_system/synthesis/submodules/hps_sdram_pll.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_pll.sv                                      ; simple_system ;
; simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv                  ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv                  ; simple_system ;
; simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv                ; yes             ; User SystemVerilog HDL File                  ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv                ; simple_system ;
; simple_system/synthesis/submodules/simple_system_fpga_sensor.v                           ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_sensor.v                           ; simple_system ;
; simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.hex                     ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.hex                     ; simple_system ;
; simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v                       ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v                       ; simple_system ;
; simple_system/synthesis/submodules/simple_system_fpga_led.v                              ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_led.v                              ; simple_system ;
; simple_system/synthesis/submodules/simple_system_fpga_key.v                              ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_key.v                              ; simple_system ;
; simple_system/synthesis/submodules/simple_system_f2sdram_master.v                        ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v                        ; simple_system ;
; simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v            ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v            ; simple_system ;
; simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v            ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v            ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_packets_to_master.v                     ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v                     ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                   ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                   ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                   ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                   ; simple_system ;
; simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v             ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v             ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                     ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                     ; simple_system ;
; simple_system/synthesis/submodules/altera_jtag_dc_streaming.v                            ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v                            ; simple_system ;
; simple_system/synthesis/submodules/altera_jtag_sld_node.v                                ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_sld_node.v                                ; simple_system ;
; simple_system/synthesis/submodules/altera_jtag_streaming.v                               ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v                               ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                      ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                      ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v                       ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v                       ; simple_system ;
; simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                      ; yes             ; User Verilog HDL File                        ; /home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                      ; simple_system ;
; altera_std_synchronizer.v                                                                ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                      ;               ;
; sld_virtual_jtag_basic.v                                                                 ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                       ;               ;
; sld_jtag_endpoint_adapter.sv                                                             ; yes             ; Encrypted Megafunction                       ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                   ;               ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;               ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;               ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;               ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;               ;
; aglobal141.inc                                                                           ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                 ;               ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;               ;
; altrom.inc                                                                               ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                     ;               ;
; altram.inc                                                                               ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                     ;               ;
; altdpram.inc                                                                             ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;               ;
; db/altsyncram_7uj1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/altsyncram_7uj1.tdf                                                                   ;               ;
; altddio_out.tdf                                                                          ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf                                                ;               ;
; stratix_ddio.inc                                                                         ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/stratix_ddio.inc                                               ;               ;
; cyclone_ddio.inc                                                                         ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                               ;               ;
; stratix_lcell.inc                                                                        ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/stratix_lcell.inc                                              ;               ;
; db/ddio_out_uqe.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/ddio_out_uqe.tdf                                                                      ;               ;
; scfifo.tdf                                                                               ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf                                                     ;               ;
; a_regfifo.inc                                                                            ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;               ;
; a_dpfifo.inc                                                                             ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;               ;
; a_i2fifo.inc                                                                             ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;               ;
; a_fffifo.inc                                                                             ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;               ;
; a_f2fifo.inc                                                                             ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;               ;
; db/scfifo_3291.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/scfifo_3291.tdf                                                                       ;               ;
; db/a_dpfifo_a891.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/a_dpfifo_a891.tdf                                                                     ;               ;
; db/a_fefifo_7cf.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/a_fefifo_7cf.tdf                                                                      ;               ;
; db/cntr_vg7.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/cntr_vg7.tdf                                                                          ;               ;
; db/dpram_7s81.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/dpram_7s81.tdf                                                                        ;               ;
; db/altsyncram_b8s1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/altsyncram_b8s1.tdf                                                                   ;               ;
; db/cntr_jgb.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/cntr_jgb.tdf                                                                          ;               ;
; alt_jtag_atlantic.v                                                                      ; yes             ; Encrypted Megafunction                       ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                            ;               ;
; altera_sld_agent_endpoint.vhd                                                            ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                  ;               ;
; altera_fabric_endpoint.vhd                                                               ; yes             ; Megafunction                                 ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                     ;               ;
; sld_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; work          ;
; db/ip/sld338641d1/alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/alt_sld_fab.v                                                          ; alt_sld_fab   ;
; db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv                                        ; alt_sld_fab   ;
; db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv                                     ; alt_sld_fab   ;
; db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File               ; /home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd                                   ; alt_sld_fab   ;
; db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv                                     ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;               ;
; sld_rom_sr.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; /home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;               ;
; db/altsyncram_g0n1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/cubic/cubic_soc_board/uc_davis/db/altsyncram_g0n1.tdf                                                                   ;               ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 3476         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 5135         ;
;     -- 7 input functions                    ; 55           ;
;     -- 6 input functions                    ; 737          ;
;     -- 5 input functions                    ; 907          ;
;     -- 4 input functions                    ; 1473         ;
;     -- <=3 input functions                  ; 1963         ;
;                                             ;              ;
; Dedicated logic registers                   ; 4338         ;
;                                             ;              ;
; I/O pins                                    ; 235          ;
; I/O registers                               ; 160          ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 526848       ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Total DLLs                                  ; 1            ;
; Maximum fan-out node                        ; clk_in~input ;
; Maximum fan-out                             ; 3615         ;
; Total fan-out                               ; 42085        ;
; Average fan-out                             ; 3.93         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Library Name  ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; |simple_io                                                                                                        ; 5135 (15)         ; 4338 (0)     ; 526848            ; 0          ; 235  ; 0            ; |simple_io                                                                                                                                                                                                                                                                                                                                                                ; work          ;
;    |simple_system:u0|                                                                                             ; 4966 (0)          ; 4236 (0)     ; 526848            ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0                                                                                                                                                                                                                                                                                                                                               ; simple_system ;
;       |altera_reset_controller:rst_controller_001|                                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; simple_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; simple_system ;
;       |altera_reset_controller:rst_controller|                                                                    ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; simple_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                         ; simple_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; simple_system ;
;       |simple_system_f2sdram_master:f2sdram_master|                                                               ; 578 (0)           ; 469 (0)      ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master                                                                                                                                                                                                                                                                                                   ; simple_system ;
;          |altera_avalon_packets_to_master:transacto|                                                              ; 214 (0)           ; 152 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                         ; simple_system ;
;             |packets_to_master:p2m|                                                                               ; 214 (214)         ; 152 (152)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                   ; simple_system ;
;          |altera_avalon_sc_fifo:fifo|                                                                             ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                        ; simple_system ;
;             |altsyncram:mem_rtl_0|                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                   ; work          ;
;                |altsyncram_g0n1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                    ; work          ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                  ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                             ; simple_system ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                       ; 300 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                  ; simple_system ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                   ; 300 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                ; simple_system ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                      ; 8 (3)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                    ; simple_system ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                   ; 5 (5)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                        ; simple_system ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                     ; work          ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                     ; work          ;
;                |altera_jtag_src_crosser:source_crosser|                                                           ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                         ; simple_system ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                    ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                              ; simple_system ;
;                      |altera_std_synchronizer:synchronizer|                                                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                         ; work          ;
;                |altera_jtag_streaming:jtag_streaming|                                                             ; 291 (280)         ; 186 (167)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                           ; simple_system ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                  ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                              ; simple_system ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                    ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                ; simple_system ;
;                   |altera_jtag_sld_node:node|                                                                     ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                                 ; simple_system ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                               ; work          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                  ; work          ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                         ; work          ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                     ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                 ; work          ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                      ; work          ;
;                |altera_std_synchronizer:synchronizer|                                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                           ; work          ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                  ; 25 (25)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                             ; simple_system ;
;          |altera_reset_controller:rst_controller|                                                                 ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; simple_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; simple_system ;
;       |simple_system_f2sdram_master:fpga_master|                                                                  ; 602 (0)           ; 455 (0)      ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master                                                                                                                                                                                                                                                                                                      ; simple_system ;
;          |altera_avalon_packets_to_master:transacto|                                                              ; 239 (0)           ; 138 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                            ; simple_system ;
;             |packets_to_master:p2m|                                                                               ; 239 (239)         ; 138 (138)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                      ; simple_system ;
;          |altera_avalon_sc_fifo:fifo|                                                                             ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                           ; simple_system ;
;             |altsyncram:mem_rtl_0|                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; work          ;
;                |altsyncram_g0n1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                  ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                ; simple_system ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                       ; 299 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                     ; simple_system ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                   ; 299 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                   ; simple_system ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                      ; 8 (3)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                       ; simple_system ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                   ; 5 (5)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                           ; simple_system ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                        ; work          ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                        ; work          ;
;                |altera_jtag_src_crosser:source_crosser|                                                           ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                            ; simple_system ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                    ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                 ; simple_system ;
;                      |altera_std_synchronizer:synchronizer|                                                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                            ; work          ;
;                |altera_jtag_streaming:jtag_streaming|                                                             ; 290 (279)         ; 186 (167)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                              ; simple_system ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                  ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                 ; simple_system ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                    ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                   ; simple_system ;
;                   |altera_jtag_sld_node:node|                                                                     ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                                    ; simple_system ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                  ; work          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                     ; work          ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                            ; work          ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                     ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                    ; work          ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                         ; work          ;
;                |altera_std_synchronizer:synchronizer|                                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                              ; work          ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                  ; 25 (25)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                ; simple_system ;
;          |altera_reset_controller:rst_controller|                                                                 ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                    ; simple_system ;
;       |simple_system_f2sdram_master:hps_master|                                                                   ; 598 (0)           ; 469 (0)      ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master                                                                                                                                                                                                                                                                                                       ; simple_system ;
;          |altera_avalon_packets_to_master:transacto|                                                              ; 235 (0)           ; 152 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                             ; simple_system ;
;             |packets_to_master:p2m|                                                                               ; 235 (235)         ; 152 (152)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                       ; simple_system ;
;          |altera_avalon_sc_fifo:fifo|                                                                             ; 27 (27)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                            ; simple_system ;
;             |altsyncram:mem_rtl_0|                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                       ; work          ;
;                |altsyncram_g0n1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                        ; work          ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                  ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                 ; simple_system ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                       ; 298 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                      ; simple_system ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                   ; 298 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                    ; simple_system ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                      ; 8 (3)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                        ; simple_system ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                   ; 5 (5)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                            ; simple_system ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                         ; work          ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                         ; work          ;
;                |altera_jtag_src_crosser:source_crosser|                                                           ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                             ; simple_system ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                    ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                  ; simple_system ;
;                      |altera_std_synchronizer:synchronizer|                                                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                             ; work          ;
;                |altera_jtag_streaming:jtag_streaming|                                                             ; 289 (278)         ; 186 (167)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                               ; simple_system ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                  ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                  ; simple_system ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                    ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                    ; simple_system ;
;                   |altera_jtag_sld_node:node|                                                                     ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                                     ; simple_system ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                   ; work          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                      ; work          ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                             ; work          ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                     ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                     ; work          ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                          ; work          ;
;                |altera_std_synchronizer:synchronizer|                                                             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                               ; work          ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                  ; 25 (25)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                 ; simple_system ;
;          |altera_reset_controller:rst_controller|                                                                 ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                ; simple_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                     ; simple_system ;
;       |simple_system_fpga_key:fpga_key|                                                                           ; 9 (9)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_key:fpga_key                                                                                                                                                                                                                                                                                                               ; simple_system ;
;       |simple_system_fpga_key:slide_sw|                                                                           ; 9 (9)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_key:slide_sw                                                                                                                                                                                                                                                                                                               ; simple_system ;
;       |simple_system_fpga_led:fpga_led|                                                                           ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_led:fpga_led                                                                                                                                                                                                                                                                                                               ; simple_system ;
;       |simple_system_fpga_onchip_ram:fpga_onchip_ram|                                                             ; 0 (0)             ; 0 (0)        ; 524288            ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram                                                                                                                                                                                                                                                                                                 ; simple_system ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 524288            ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; work          ;
;             |altsyncram_7uj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 524288            ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram|altsyncram_7uj1:auto_generated                                                                                                                                                                                                                                        ; work          ;
;       |simple_system_fpga_sensor:fpga_sensor|                                                                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_fpga_sensor:fpga_sensor                                                                                                                                                                                                                                                                                                         ; simple_system ;
;       |simple_system_hps_0:hps_0|                                                                                 ; 2 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                     ; simple_system ;
;          |simple_system_hps_0_fpga_interfaces:fpga_interfaces|                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                 ; simple_system ;
;          |simple_system_hps_0_hps_io:hps_io|                                                                      ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                   ; simple_system ;
;             |simple_system_hps_0_hps_io_border:border|                                                            ; 1 (1)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; simple_system ;
;                |hps_sdram:hps_sdram_inst|                                                                         ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; simple_system ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; simple_system ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; simple_system ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; simple_system ;
;                   |hps_sdram_p0:p0|                                                                               ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; simple_system ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                       ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; simple_system ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                  ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; simple_system ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; simple_system ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work          ;
;                                  |ddio_out_uqe:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; simple_system ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; simple_system ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; simple_system ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; simple_system ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                       ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; simple_system ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst   ; simple_system ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                       ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; simple_system ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst   ; simple_system ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                       ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; simple_system ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst   ; simple_system ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                       ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; simple_system ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst   ; simple_system ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; simple_system ;
;                   |hps_sdram_pll:pll|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; simple_system ;
;       |simple_system_jtag_uart:jtag_uart|                                                                         ; 114 (31)          ; 112 (13)     ; 1024              ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                             ; simple_system ;
;          |alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|                                            ; 35 (35)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                 ; work          ;
;          |simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|                                  ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                       ; simple_system ;
;             |scfifo:rfifo|                                                                                        ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; work          ;
;                |scfifo_3291:auto_generated|                                                                       ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; work          ;
;                   |a_dpfifo_a891:dpfifo|                                                                          ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                          ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; work          ;
;                         |cntr_vg7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; work          ;
;                      |dpram_7s81:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                       ; work          ;
;                         |altsyncram_b8s1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                           ; work          ;
;          |simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|                                  ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                       ; simple_system ;
;             |scfifo:wfifo|                                                                                        ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; work          ;
;                |scfifo_3291:auto_generated|                                                                       ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; work          ;
;                   |a_dpfifo_a891:dpfifo|                                                                          ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                          ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; work          ;
;                         |cntr_vg7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; work          ;
;                      |dpram_7s81:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                       ; work          ;
;                         |altsyncram_b8s1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                           ; work          ;
;       |simple_system_mm_interconnect_0:mm_interconnect_0|                                                         ; 2250 (0)          ; 1411 (0)     ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                 ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                      ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 33 (33)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                        ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                 ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                      ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 33 (33)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                        ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|          ; 132 (132)         ; 130 (130)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                               ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 36 (36)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                 ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|              ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                   ; simple_system ;
;          |altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 30 (30)           ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                     ; simple_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 27 (27)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                      ; simple_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 33 (33)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                        ; simple_system ;
;          |altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                 ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                      ; simple_system ;
;          |altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 33 (33)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                        ; simple_system ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|    ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                         ; simple_system ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 30 (30)           ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ; simple_system ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                 ; 102 (53)          ; 22 (6)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                      ; simple_system ;
;             |altera_merlin_address_alignment:align_address_to_size|                                               ; 49 (49)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                ; simple_system ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                              ; 115 (61)          ; 25 (7)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; simple_system ;
;             |altera_merlin_address_alignment:align_address_to_size|                                               ; 54 (54)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                          ; 72 (0)            ; 69 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 72 (71)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter_002|                                                          ; 72 (0)            ; 58 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 72 (71)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter_003|                                                          ; 82 (0)            ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 82 (81)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter_004|                                                          ; 82 (0)            ; 68 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 82 (81)           ; 68 (68)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter_005|                                                          ; 82 (0)            ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 82 (81)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter_006|                                                          ; 73 (0)            ; 61 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006                                                                                                                                                                                                                                               ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 73 (72)           ; 61 (61)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; simple_system ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                              ; 140 (0)           ; 161 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                   ; simple_system ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 140 (138)         ; 161 (161)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                          ; simple_system ;
;                |altera_merlin_address_alignment:align_address_to_size|                                            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                    ; simple_system ;
;          |altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent|               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                    ; simple_system ;
;          |altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|                        ; 28 (8)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                             ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; simple_system ;
;          |altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|                        ; 28 (8)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                             ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; simple_system ;
;          |altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|                 ; 26 (8)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                      ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 18 (18)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                        ; simple_system ;
;          |altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|                     ; 26 (6)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                          ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                            ; simple_system ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|        ; 26 (6)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                             ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                               ; simple_system ;
;          |altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|                        ; 28 (8)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                             ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; simple_system ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|           ; 26 (6)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                ; simple_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                  ; simple_system ;
;          |altera_merlin_slave_translator:fpga_key_s1_translator|                                                  ; 5 (5)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator                                                                                                                                                                                                                                       ; simple_system ;
;          |altera_merlin_slave_translator:fpga_led_s1_translator|                                                  ; 5 (5)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator                                                                                                                                                                                                                                       ; simple_system ;
;          |altera_merlin_slave_translator:fpga_onchip_ram_s1_translator|                                           ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator                                                                                                                                                                                                                                ; simple_system ;
;          |altera_merlin_slave_translator:fpga_sensor_s1_translator|                                               ; 6 (6)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator                                                                                                                                                                                                                                    ; simple_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                  ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; simple_system ;
;          |altera_merlin_slave_translator:slide_sw_s1_translator|                                                  ; 5 (5)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator                                                                                                                                                                                                                                       ; simple_system ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                     ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                          ; simple_system ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                              ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                   ; simple_system ;
;          |altera_merlin_traffic_limiter:limiter_002|                                                              ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002                                                                                                                                                                                                                                                   ; simple_system ;
;          |altera_merlin_traffic_limiter:limiter|                                                                  ; 12 (12)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_addr_router_002:addr_router_002|                                        ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002                                                                                                                                                                                                                             ; simple_system ;
;          |simple_system_mm_interconnect_0_addr_router_003:addr_router_003|                                        ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003                                                                                                                                                                                                                             ; simple_system ;
;          |simple_system_mm_interconnect_0_addr_router_003:addr_router_004|                                        ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004                                                                                                                                                                                                                             ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002|                                  ; 29 (29)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003|                                  ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_004|                                  ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_004                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                              ; 139 (132)         ; 7 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                   ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 7 (6)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                      ; simple_system ;
;                |altera_merlin_arb_adder:adder|                                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                        ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|                                      ; 52 (46)           ; 7 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                           ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 6 (5)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; simple_system ;
;                |altera_merlin_arb_adder:adder|                                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|                                      ; 39 (34)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                                                                                                                                           ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|                                      ; 44 (38)           ; 7 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003                                                                                                                                                                                                                           ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 6 (6)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|                                      ; 49 (43)           ; 7 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004                                                                                                                                                                                                                           ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 6 (5)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; simple_system ;
;                |altera_merlin_arb_adder:adder|                                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|                                      ; 44 (38)           ; 7 (4)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005                                                                                                                                                                                                                           ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 6 (6)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; simple_system ;
;          |simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|                                      ; 40 (36)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006                                                                                                                                                                                                                           ; simple_system ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                          ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                               ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001|                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003|                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004|                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_005|                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_005                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_006|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_006                                                                                                                                                                                                                       ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|                                      ; 59 (59)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                                                           ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|                                      ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003                                                                                                                                                                                                                           ; simple_system ;
;          |simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004|                                      ; 99 (99)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004                                                                                                                                                                                                                           ; simple_system ;
;       |simple_system_mm_interconnect_1:mm_interconnect_1|                                                         ; 308 (0)           ; 700 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; simple_system ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                   ; 139 (9)           ; 690 (2)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                        ; simple_system ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                 ; 33 (33)           ; 88 (88)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                    ; simple_system ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                ; 97 (97)           ; 600 (600)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                   ; simple_system ;
;          |altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent|                ; 8 (8)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                     ; simple_system ;
;          |altera_merlin_traffic_limiter:limiter|                                                                  ; 13 (13)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                       ; simple_system ;
;          |altera_merlin_width_adapter:width_adapter|                                                              ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                   ; simple_system ;
;          |simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                               ; simple_system ;
;          |simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                              ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                   ; simple_system ;
;       |simple_system_mm_interconnect_2:mm_interconnect_2|                                                         ; 481 (0)           ; 525 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                             ; simple_system ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 53 (53)           ; 525 (525)    ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; simple_system ;
;          |altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent|            ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                 ; simple_system ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; simple_system ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                          ; 128 (128)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                               ; simple_system ;
;          |altera_merlin_width_adapter:width_adapter|                                                              ; 288 (288)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                   ; simple_system ;
;    |sld_hub:auto_hub|                                                                                             ; 154 (1)           ; 102 (0)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; work          ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|               ; 153 (1)           ; 102 (8)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab   ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                                        ; 152 (0)           ; 94 (0)       ; 0                 ; 0          ; 0    ; 0            ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                   ; alt_sld_fab   ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                        ; 152 (112)         ; 94 (65)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                      ; work          ;
;                |sld_rom_sr:hub_info_reg|                                                                          ; 20 (20)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                              ; work          ;
;                |sld_shadow_jsm:shadow_jsm|                                                                        ; 20 (20)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                            ; work          ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram|altsyncram_7uj1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; simple_system_fpga_onchip_ram.hex ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                      ; IP Include File    ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                              ;                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                                ;                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                              ;                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                                ;                    ;
; N/A    ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0                                                                                                                                                          ; simple_system.qsys ;
; Altera ; altera_jtag_avalon_master          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master                                                                                                              ; simple_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_bytes_to_packets:b2p                                                                        ; simple_system.qsys ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_b2p_adapter:b2p_adapter                                                         ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo                                                                                   ; simple_system.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                             ; simple_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b                                                                        ; simple_system.qsys ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_p2b_adapter:p2b_adapter                                                         ; simple_system.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller                                                                       ; simple_system.qsys ;
; Altera ; timing_adapter                     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_timing_adt:timing_adt                                                           ; simple_system.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto                                                                    ; simple_system.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_fpga_key:fpga_key                                                                                                                          ; simple_system.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_fpga_led:fpga_led                                                                                                                          ; simple_system.qsys ;
; Altera ; altera_jtag_avalon_master          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master                                                                                                                 ; simple_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_bytes_to_packets:b2p                                                                           ; simple_system.qsys ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|simple_system_f2sdram_master_b2p_adapter:b2p_adapter                                                            ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo                                                                                      ; simple_system.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                ; simple_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b                                                                           ; simple_system.qsys ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|simple_system_f2sdram_master_p2b_adapter:p2b_adapter                                                            ; simple_system.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller                                                                          ; simple_system.qsys ;
; Altera ; timing_adapter                     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|simple_system_f2sdram_master_timing_adt:timing_adt                                                              ; simple_system.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto                                                                       ; simple_system.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram                                                                                                            ; simple_system.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_fpga_sensor:fpga_sensor                                                                                                                    ; simple_system.qsys ;
; Altera ; altera_hps                         ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0                                                                                                                                ; simple_system.qsys ;
; Altera ; altera_hps_io                      ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io                                                                                              ; simple_system.qsys ;
; Altera ; altera_jtag_avalon_master          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master                                                                                                                  ; simple_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_bytes_to_packets:b2p                                                                            ; simple_system.qsys ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|simple_system_f2sdram_master_b2p_adapter:b2p_adapter                                                             ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo                                                                                       ; simple_system.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                 ; simple_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b                                                                            ; simple_system.qsys ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|simple_system_f2sdram_master_p2b_adapter:p2b_adapter                                                             ; simple_system.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller                                                                           ; simple_system.qsys ;
; Altera ; timing_adapter                     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|simple_system_f2sdram_master_timing_adt:timing_adt                                                               ; simple_system.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto                                                                        ; simple_system.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_irq_mapper:irq_mapper                                                                                                                      ; simple_system.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_irq_mapper:irq_mapper_001                                                                                                                  ; simple_system.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart                                                                                                                        ; simple_system.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0                                                                                                        ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router                                                ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router_001                                            ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002                                        ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003                                        ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004                                        ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                              ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                          ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                      ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_004                                  ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                              ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006                                      ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator                                                  ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent                        ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                 ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator                                                  ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent                        ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                 ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; simple_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator                                          ; simple_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent               ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator                                           ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent                 ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo          ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo            ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator                                               ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent                     ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo              ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; simple_system.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                 ; simple_system.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                              ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router                                                    ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001                                            ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_002                                            ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_003                                            ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_004                                            ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_005                                            ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_006                                            ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                  ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent        ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo   ; simple_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                  ; simple_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                              ; simple_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002                                                              ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                          ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_005                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_006                                  ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                              ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                          ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004                                      ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator                                                  ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent                        ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                 ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                     ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent           ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo    ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo      ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                              ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1                                                                                                        ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router                                                ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                          ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                              ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                          ; simple_system.qsys ;
; Altera ; altera_merlin_axi_slave_ni         ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                   ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo               ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo              ; simple_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:hps_master_master_translator                                           ; simple_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent                ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router                                                    ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router_001                                                ; simple_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                  ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                          ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001                                      ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                              ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter                                                              ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003                                                          ; simple_system.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2                                                                                                        ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router                                                ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux                                          ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux                                              ; simple_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:f2sdram_master_master_translator                                       ; simple_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent            ; simple_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                        ; simple_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent              ; simple_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo         ; simple_system.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router                                                    ; simple_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:rsp_xbar_demux                                          ; simple_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux                                              ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter                                                              ; simple_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001                                                          ; simple_system.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller                                                                                                                   ; simple_system.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|altera_reset_controller:rst_controller_001                                                                                                               ; simple_system.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_fpga_key:slide_sw                                                                                                                          ; simple_system.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |simple_io|simple_system:u0|simple_system_sysid_qsys:sysid_qsys                                                                                                                      ; simple_system.qsys ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                    ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                               ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                               ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                               ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                               ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                               ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                               ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                               ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                            ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                            ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                            ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                            ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                            ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                       ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                      ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                            ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                       ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                   ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                            ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                      ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]    ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                 ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]    ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1      ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][349]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][349]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][349]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][349]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][349]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|locked[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|locked[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|locked[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|locked[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0..2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99,101]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99,101]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99,101]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99,101]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99,101]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99,101]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[136,137]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_readdata_pre[4..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,1,3,8,10,13,16,17,19,20,23,25,27,29,31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator|av_chipselect_pre                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[4..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[4..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[4..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[1,5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[4..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[4..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[4..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0..2,4..7]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|saved_grant[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[61]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][349]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[0..3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..31]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..7]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[34,59..63,67,69..76]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_size[0..2]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_out_lock_field                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_type_field[0,1]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0..3]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0..31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..7]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[33,34,59..63,67,69..76]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[0..2]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_out_lock_field                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_type_field[0,1]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0..3]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0..31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..7]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[33..36,46..53,63..65,69..80]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[0..2]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                              ; Merged with simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                              ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                 ; Merged with simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                 ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                  ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                  ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                  ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                  ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                  ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                  ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                  ; Merged with simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                      ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|waitrequest_reset_override                                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|waitrequest_reset_override                                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|waitrequest_reset_override                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|waitrequest_reset_override                                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|waitrequest_reset_override                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|waitrequest_reset_override                                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|waitrequest_reset_override                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|waitrequest_reset_override                                                                                               ; Merged with simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                               ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator|waitrequest_reset_override                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator|waitrequest_reset_override                                                                                        ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2]                                                                                          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2]                                                                                          ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[9]                                                                                          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[9]                                                                                          ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[12]                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[12]                                                                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2]                                                                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_bwrap_field[0]                                                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[5,6]                                                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0,1,3,4,7..12]                                                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[33]                                                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[34]                                                                                                                ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][326]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][330]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][327]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][330]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][328]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][330]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][329]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][330]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][113]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][154]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][104]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[100]                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[100]                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[2]                                          ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                          ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                          ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][64]                                                                       ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][65]                                                                       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][136]                                                                        ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][137]                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[0,1]                                                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[2]                                                                                                      ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[6,7,11,14,15,18,21,22,24,26,28]                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4]                                                                                          ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[5]                                                                                          ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                                         ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                                         ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                               ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                  ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][137]                                                                        ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][136]                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][65]                                                                       ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][64]                                                                       ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                       ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[15]                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[14]                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[13]                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13]                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[12]                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                            ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                     ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][110]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][111]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][112]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][114]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][115]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][116]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][117]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][154]                                                                           ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][327]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][328]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][329]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][330]                                                                     ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][326]                                                                     ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][327]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][328]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][329]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][330]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][327]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][328]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][329]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][330]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][327]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][328]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][329]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][330]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][327]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][328]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][329]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][330]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][326]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                             ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                             ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][65]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][64]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|share_count_zero_flag                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count_zero_flag                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|share_count[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|share_count_zero_flag                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|share_count_zero_flag                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|share_count_zero_flag                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|share_count[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|share_count[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|share_count[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..31]                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..7]                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..31]                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..7]                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..31]                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..7]                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3..31]                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3..7]                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7..31]                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7..31]                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7..31]                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7..31]                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][330]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][326]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][326]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][326]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][326]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][326]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0,1]                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2]                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0,1]                                ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                  ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                        ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                        ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][137]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][136]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][112]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][110]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]       ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0,1]                               ; Merged with simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                                 ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2..8]                              ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16..31]                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                        ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..31]                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..7]                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3..31]                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3..7]                           ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7..31]                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7..31]                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                       ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..31]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0..3]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[5..31]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2..4]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                            ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[35]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[34]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..31]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..13]                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                          ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                   ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18..31]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]    ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]        ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ; Merged with simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][336]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][335]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][333]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][337]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][338]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][334]                                                                    ; Merged with simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][320]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][338]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][337]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][336]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][335]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][334]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][333]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][320]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][338]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][337]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][336]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][335]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][334]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][333]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][320]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][338]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][337]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][336]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][335]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][334]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][333]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][320]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][338]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][337]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][336]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][335]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][334]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][333]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][320]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][338]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][337]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][336]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][335]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][334]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][333]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|data_reg[0..223]                                                                                                                     ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[13]      ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[0..31]                                                                                                                    ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                        ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6..12]   ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][332]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][332]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][332]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][332]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][332]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]       ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][331]                                                                     ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][331]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][331]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][331]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][331]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][332]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][331]                                                                    ; Lost fanout                                                                                                                                                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18..31]                                          ; Lost fanout                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 2437                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                     ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[2],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[137],                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[136],                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7],                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[5],                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2],                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1],                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0],                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[31],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[30],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[29],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[28],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[27],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[26],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[25],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[24],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[23],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[22],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[21],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[20],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[19],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[18],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[17],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[16],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[14],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[13],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[3],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[2],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[1],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[31],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[30],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[29],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[28],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[27],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[26],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[25],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[24],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[23],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[22],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[21],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[20],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[19],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[18],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[17],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[16],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[15],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[14],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[13],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[12],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[11],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[10],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[9],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[8],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[7],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[6],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[5],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[4],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[3],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[7],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[4],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[3],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[1],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read,                                                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[80],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[79],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[78],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[77],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[76],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[75],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[74],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[73],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[72],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[71],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[70],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[69],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[65],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[64],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[63],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[53],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[52],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[51],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[50],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[49],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[48],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[47],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[46],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[36],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[35],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[34],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[33],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[2],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[1],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[0],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][137],                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][136],                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2],                             ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112],                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][112],                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][110],                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0],                                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                             ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                     ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[31],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[30],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[29],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[28],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[27],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[26],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[25],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[24],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[23],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[22],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[21],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[20],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[19],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[18],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[17],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[16],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[14],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[13],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[3],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[2],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[1],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[31],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[30],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[29],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[28],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[27],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[26],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[25],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[24],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[23],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[22],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[21],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[20],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[19],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[18],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[17],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[16],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[15],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[14],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[13],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[12],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[11],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[10],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[9],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[8],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[7],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[6],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[5],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[4],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[3],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[7],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[4],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[3],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[1],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read,                                                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[76],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[75],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[74],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[73],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[72],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[71],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[70],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[69],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[67],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[63],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[62],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[61],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[60],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[59],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[34],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[33],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[2],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[1],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_size[0],                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_out_lock_field,                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_type_field[1],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|p0_reg_burst_type_field[0],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105],                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                      ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][320]                                                              ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][320],                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][338],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][337],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][336],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][335],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][334],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][333],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][320],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][338],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][337],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][336],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][335],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][334],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][333],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][320],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][338],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][337],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][336],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][335],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][334],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][333],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][320],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][338],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][337],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][336],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][335],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][334],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][333],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][333],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][320],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][338],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][337],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][336],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][335],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][334],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][333]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                 ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[3],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[2],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[1],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[0],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[31],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[30],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[29],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[28],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[27],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[26],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[25],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[24],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[23],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[22],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[21],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[16],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[15],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[14],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[13],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[12],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[11],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[10],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[9],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[8],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[7],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[6],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[5],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[4],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[3],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[2],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[7],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[4],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[3],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read,                                                                                                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[76],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[75],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[74],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[73],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[72],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[71],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[70],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[69],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[67],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[63],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[62],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[61],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[60],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[59],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[34],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_size[2],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_size[1],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_size[0],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_out_lock_field,                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_type_field[1],                                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|p0_reg_burst_type_field[0]                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                          ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[31],                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[3],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[2],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[1],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0],                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2],                                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[28],                                                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[29],                                                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[30],                                                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[31]                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                          ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                          ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                          ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                          ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                          ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                 ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|locked[1]                                                                                              ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[5],                                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|saved_grant[1],                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2],                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                         ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                              ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                   ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                    ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][332],                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][332],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][332],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][332],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][332],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][332],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][331],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][331],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][331],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][331],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][331],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][332],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][331]                                                                ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][349]                                                               ; Lost Fanouts                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][349],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][349],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][349],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][349],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][349],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[61],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][349]                                                                ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][330]                                                              ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][326],                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][326],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][326],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][326],                                                               ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][326],                                                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][326]                                                                 ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                     ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104],                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104],                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104],                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104],                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104],                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104],                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104],                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4],                            ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                             ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4] ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[13], ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12], ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11], ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10], ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[1]                                                                                              ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[1],                                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[1],                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2],                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[7],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                 ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12],                                                 ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[13]                                                  ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                        ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[101]                                  ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101],                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71],                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[101]                                  ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101],                                                             ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71],                                                              ;
;                                                                                                                                                                                                                                             ;                                ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[10]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[10],                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                         ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                         ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                            ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                         ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                          ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[10]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[10],                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                            ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[10]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[10],                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                          ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[101]                                  ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[101]                                  ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_readdata_pre[31]                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1],                                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[4]                                                                                                        ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[26],                                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|byteen_reg[27]                                                                                                                   ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[101]                                  ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                           ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[101]                                  ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                           ;
; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                             ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                   ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[12]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[12]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[4]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[4]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[5]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[5]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[6]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[6]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[7]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[7]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[8]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[8]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[9]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[9]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[11]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[11]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                ; Stuck at GND                   ; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[13]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[13]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[14]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[14]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[15]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[15]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[16]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[16]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[17]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[17]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[18]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[18]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[19]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[19]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[20]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[20]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[21]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[21]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0]                                                                                    ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                  ; Stuck at VCC                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|share_count_zero_flag                                                                                  ; Stuck at VCC                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|share_count_zero_flag                                                                                  ; Stuck at VCC                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|share_count_zero_flag                                                                                  ; Stuck at VCC                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count_zero_flag                                                                                  ; Stuck at VCC                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|share_count_zero_flag                                                                                  ; Stuck at VCC                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][65]                                                                 ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][64]                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                            ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                         ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[23]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[23]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                            ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]            ; Stuck at GND                   ; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                            ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]               ; Stuck at GND                   ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                            ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_readdata_pre[10]                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[7]                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[16]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[16]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[28]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[28]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[29]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[29]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[30]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[30]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[31]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[31]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[4]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[4]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[5]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[5]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[6]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[6]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[7]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[7]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[8]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[8]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[9]                                                                                                                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[9]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[11]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[11]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[12]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[12]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[13]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[13]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[14]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[14]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[15]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[15]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[27]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[27]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[17]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[17]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[18]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[18]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[19]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[19]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[20]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[20]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[21]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[21]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[22]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[22]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[23]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[23]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[24]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[24]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[25]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[25]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[26]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[26]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[27]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[27]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[28]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[28]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[29]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[29]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[30]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[30]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:slide_sw|readdata[31]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|av_readdata_pre[31]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[11]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[11]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[24]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[24]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[25]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[25]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[26]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[26]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[27]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[27]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[28]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[28]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[29]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[29]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[30]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[30]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[31]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[31]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[4]                                                                                                                                                                          ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[4]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[5]                                                                                                                                                                          ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[5]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[6]                                                                                                                                                                          ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[6]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[7]                                                                                                                                                                          ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[7]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[8]                                                                                                                                                                          ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[8]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[9]                                                                                                                                                                          ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[9]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_key:fpga_key|readdata[22]                                                                                                                                                                               ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[22]                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[12]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[12]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[13]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[13]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[14]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[14]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[15]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[15]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[16]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[16]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[17]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[17]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[18]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[18]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[19]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[19]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[20]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[20]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[21]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[21]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[22]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[22]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[23]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[23]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[24]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[24]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[25]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[25]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
; simple_system:u0|simple_system_fpga_sensor:fpga_sensor|readdata[26]                                                                                                                                                                         ; Stuck at GND                   ; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|av_readdata_pre[26]                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4338  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 1269  ;
; Number of registers using Asynchronous Clear ; 3711  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3268  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                              ; 24      ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                        ; 9       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                  ; 56      ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; 242     ;
; simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                           ; 1283    ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                         ; 1       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; 3       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; 2       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; 3       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; 2       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; 3       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; 3       ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                     ; 45      ;
; simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; 3       ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; 242     ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                     ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                        ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                              ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                            ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                      ; 228     ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                        ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                              ; 2       ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; 1       ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                  ; 11      ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                        ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                ; 2       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                           ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; 4       ;
; simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                       ; 1       ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                 ; 3       ;
; simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                      ; 3       ;
; simple_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                              ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                    ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                            ; 2       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                       ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                               ; 2       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                               ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                ; 1       ;
; simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                ; 1       ;
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n     ; 9       ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n ; 9       ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n    ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; 3       ;
; Total number of inverted registers = 48                                                                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                      ; Megafunction                                                                                      ; Type ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]     ; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|mem_rtl_0     ; RAM  ;
; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]    ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|mem_rtl_0    ; RAM  ;
; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002|pending_response_count[0]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator|wait_latency_counter[1]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                          ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                     ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004|src_data[103]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004|src_channel                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003|src_channel[3]                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[7]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002|src_channel[4]                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004|src_channel[3]                                                                                                             ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator|wait_latency_counter[1]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|wait_latency_counter[1]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|wait_latency_counter[1]                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                   ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector3                                                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                      ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                          ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                      ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router|src_channel[1]                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                    ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |simple_io|simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                  ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[67]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector1                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector9                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector9                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_io|simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                         ;
; 44:1               ; 4 bits    ; 116 LEs       ; 76 LEs               ; 40 LEs                 ; Yes        ; |simple_io|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                           ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                          ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                       ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram|altsyncram_7uj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                               ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                ;
; IP_TOOL_VERSION                       ; 13.1                  ; -    ; -                                                                                                                ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+------------------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                              ; From ; To                                                                                                ;
+---------------------------------------+------------------------------------+------+---------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_lpddr2_hard_phy_core ; -    ; -                                                                                                 ;
; IP_TOOL_VERSION                       ; 13.1                               ; -    ; -                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                                ; -    ; -                                                                                                 ;
+---------------------------------------+------------------------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                 ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                 ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                       ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                      ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                   ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                   ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                              ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                              ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                      ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                            ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                            ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                            ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                     ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                      ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                      ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                      ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                           ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                           ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                   ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                         ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                         ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                         ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                         ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                         ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                  ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                   ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                   ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                   ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram ;
+----------------+-----------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                   ;
+----------------+-----------------------------------+--------------------------------------------------------+
; INIT_FILE      ; simple_system_fpga_onchip_ram.hex ; String                                                 ;
+----------------+-----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                         ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                      ;
; WIDTH_A                            ; 64                                ; Signed Integer                                               ;
; WIDTHAD_A                          ; 13                                ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8192                              ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                      ;
; WIDTH_B                            ; 1                                 ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 8                                 ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                      ;
; INIT_FILE                          ; simple_system_fpga_onchip_ram.hex ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 8192                              ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_7uj1                   ; Untyped                                                      ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                 ;
; S2F_Width      ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                            ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V      ; String                                                                                                                                                          ;
; IS_HHP_HPS                 ; true           ; String                                                                                                                                                          ;
; GENERIC_PLL                ; true           ; String                                                                                                                                                          ;
; REF_CLK_FREQ               ; 25.0 MHz       ; String                                                                                                                                                          ;
; REF_CLK_PERIOD_PS          ; 40000          ; Signed Integer                                                                                                                                                  ;
; PLL_MEM_CLK_FREQ_STR       ; 332.954545 MHz ; String                                                                                                                                                          ;
; PLL_WRITE_CLK_FREQ_STR     ; 332.954545 MHz ; String                                                                                                                                                          ;
; PLL_DR_CLK_FREQ_STR        ;                ; String                                                                                                                                                          ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3004 ps        ; String                                                                                                                                                          ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3004 ps        ; String                                                                                                                                                          ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps           ; String                                                                                                                                                          ;
; MEM_CLK_PHASE              ; 0 ps           ; String                                                                                                                                                          ;
; WRITE_CLK_PHASE            ; 2252 ps        ; String                                                                                                                                                          ;
; DR_CLK_PHASE               ;                ; String                                                                                                                                                          ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                              ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                            ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                            ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                    ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                    ;
; MEM_IF_ADDR_WIDTH                    ; 10               ; Signed Integer                                                                                                                                    ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                    ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                    ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                    ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                    ;
; MR3_DS                               ; 1                ; Signed Integer                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                    ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                    ;
; TB_PROTOCOL                          ; LPDDR2           ; String                                                                                                                                            ;
; TB_MEM_CLK_FREQ                      ; 333.0            ; String                                                                                                                                            ;
; TB_RATE                              ; FULL             ; String                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                            ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                            ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                            ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                            ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                        ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                      ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                              ;
; MEM_ADDRESS_WIDTH               ; 10               ; Signed Integer                                                                                                                                                                              ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                              ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                              ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                              ;
; MR3_DS                          ; 1                ; Signed Integer                                                                                                                                                                              ;
; TB_PROTOCOL                     ; LPDDR2           ; String                                                                                                                                                                                      ;
; TB_MEM_CLK_FREQ                 ; 333.0            ; String                                                                                                                                                                                      ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                      ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                      ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                      ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                      ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                              ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                      ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                              ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                      ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                      ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                      ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                    ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_ADDRESS_WIDTH               ; 10        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                    ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                    ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH     ; 10        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_ADDRESS_WIDTH     ; 40        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ                       ; 333.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ_PS                    ; 3003 ps ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                       ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ                       ; 333.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ_PS                    ; 3003 ps ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                       ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ                       ; 333.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ_PS                    ; 3003 ps ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                       ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ                       ; 333.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ_PS                    ; 3003 ps ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                       ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                       ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                      ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH                          ; 26                                                               ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                      ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_ADDR_WIDTH                          ; 20                                                               ; Signed Integer                                                                                                                      ;
; AFI_BANKADDR_WIDTH                      ; 0                                                                ; Signed Integer                                                                                                                      ;
; AFI_CONTROL_WIDTH                       ; 2                                                                ; Signed Integer                                                                                                                      ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_ODT_WIDTH                           ; 0                                                                ; Signed Integer                                                                                                                      ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                      ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                      ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                      ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                      ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                      ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                      ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                      ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                      ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                              ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                              ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                              ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                              ;
; ENUM_CFG_TYPE                           ; LPDDR2                                                           ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                              ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                              ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                              ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                              ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                              ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                              ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                              ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                              ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                              ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                              ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                              ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                              ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                              ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                              ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                              ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                              ;
; ENUM_MEM_IF_MEMTYPE                     ; LPDDR2_SDRAM                                                     ; String                                                                                                                              ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_14                                                    ; String                                                                                                                              ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1066_6_6_6                                                  ; String                                                                                                                              ;
; ENUM_MEM_IF_TCCD                        ; TCCD_2                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TCWL                        ; TCWL_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TFAW                        ; TFAW_20                                                          ; String                                                                                                                              ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRAS                        ; TRAS_24                                                          ; String                                                                                                                              ;
; ENUM_MEM_IF_TRC                         ; TRC_30                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRTP                        ; TRTP_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TWTR                        ; TWTR_3                                                           ; String                                                                                                                              ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                              ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                              ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                              ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                              ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                              ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                                                                                                              ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                              ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                      ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 4                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 4                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 4                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_IF_TREFI                       ; 5195                                                             ; Signed Integer                                                                                                                      ;
; INTG_MEM_IF_TRFC                        ; 44                                                               ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                     ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                      ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                            ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                      ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                              ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                      ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3003 ps ; String                                                                                                                                                                              ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                      ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                               ;
; PLI_PORT       ; 50000 ; Signed Integer                                                               ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                          ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                          ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                  ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                        ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                        ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                        ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                       ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                                                             ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                 ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                  ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                  ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                  ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                     ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                     ;
; RDATA_WIDTH               ; 64    ; Signed Integer                                                                                                                     ;
; WDATA_WIDTH               ; 64    ; Signed Integer                                                                                                                     ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                     ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                     ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                     ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                     ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                     ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                     ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                             ;
; PKT_THREAD_ID_H           ; 152   ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 141   ; Signed Integer                                                                                                                     ;
; PKT_QOS_H                 ; 134   ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 134   ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 159   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 156   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 131   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 131   ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 132   ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 132   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 155   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 153   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 137   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 135   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 138   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                   ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                   ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                   ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                   ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 98    ; Signed Integer                                                                                                                                                       ;
; PKT_QOS_L                 ; 98    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 96    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 96    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 95    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                                                       ;
; PKT_CACHE_H               ; 123   ; Signed Integer                                                                                                                                                       ;
; PKT_CACHE_L               ; 120   ; Signed Integer                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 116   ; Signed Integer                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                                       ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                        ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                        ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                        ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                        ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                        ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                ;
; PKT_THREAD_ID_H           ; 116   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                        ;
; PKT_QOS_H                 ; 98    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 98    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 123   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 120   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 95    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 96    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 96    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                        ;
; ID                        ; 2     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                      ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                      ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 137   ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 135   ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 138   ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 155   ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 153   ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                     ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; FIFO_DATA_W               ; 166   ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 166   ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 166   ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 66    ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                  ;
; DATA_WIDTH          ; 66    ; Signed Integer                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                              ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                         ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router_001|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_004|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_002|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_003|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_004|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_005|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_006|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                    ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_005|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_006|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 124   ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 125   ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 126   ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 128   ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 129   ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 165   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                    ;
; PACKING                       ; 0     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 160   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 161   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 162   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 164   ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 165   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 129   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                    ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                    ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                    ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:hps_master_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 102   ; Signed Integer                                                                                                                                                      ;
; PKT_QOS_L                 ; 102   ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 100   ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 100   ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 99    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                                                      ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                                                                      ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                                                                      ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 153   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L        ; 151   ; Signed Integer                                                                                                                 ;
; PKT_QOS_H                   ; 138   ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                   ; 138   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H             ; 141   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L             ; 141   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H       ; 150   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L       ; 149   ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST             ; 137   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H                 ; 148   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L                 ; 145   ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H         ; 136   ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L         ; 136   ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H         ; 135   ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L         ; 131   ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H            ; 130   ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L            ; 129   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H            ; 144   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L            ; 142   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H            ; 128   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L            ; 126   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H             ; 125   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L             ; 118   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H              ; 117   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L              ; 110   ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                  ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                  ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE         ; 109   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK              ; 108   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ   ; 104   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED            ; 105   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE             ; 106   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ              ; 107   ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                  ; 63    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H                ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H                ; 139   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L                ; 139   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H               ; 140   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L               ; 140   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                   ; 154   ; Signed Integer                                                                                                                 ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                                                 ;
; RDATA_WIDTH                 ; 64    ; Signed Integer                                                                                                                 ;
; WDATA_WIDTH                 ; 64    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W                ; 2     ; Signed Integer                                                                                                                 ;
; AXI_SLAVE_ID_W              ; 8     ; Signed Integer                                                                                                                 ;
; ADDR_USER_WIDTH             ; 5     ; Signed Integer                                                                                                                 ;
; WRITE_ACCEPTANCE_CAPABILITY ; 8     ; Signed Integer                                                                                                                 ;
; READ_ACCEPTANCE_CAPABILITY  ; 8     ; Signed Integer                                                                                                                 ;
; PASS_ID_TO_SLAVE            ; 1     ; Signed Integer                                                                                                                 ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                                         ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                                                 ;
; AXI_WSTRB_W                 ; 8     ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                  ; 64    ; Signed Integer                                                                                                                 ;
; NUMSYMBOLS                  ; 8     ; Signed Integer                                                                                                                 ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                                                 ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                                                 ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                           ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                           ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                           ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                           ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router_001|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 16    ; Signed Integer                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                    ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                    ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                    ;
; PACKING                       ; 0     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                        ;
; PACKING                       ; 0     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                    ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                    ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                    ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                    ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                    ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                    ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:f2sdram_master_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 27    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 256   ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 32    ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 32    ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 5     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 13    ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 256   ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                                                          ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                                                          ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                                                          ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 87    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 86    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                          ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 13    ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 347   ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_H                ; 255   ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 287   ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 256   ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 319   ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 288   ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 324   ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 320   ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 321   ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 322   ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 323   ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 349   ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 349   ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 350   ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 350   ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 339   ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 339   ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 338   ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 326   ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 354   ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 352   ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 360   ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 359   ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 342   ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 340   ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 361   ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 363   ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 364   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                        ;
; AVS_DATA_W                ; 256   ; Signed Integer                                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 13    ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS               ; 32    ; Signed Integer                                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                        ;
; AVS_BE_W                  ; 32    ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                        ;
; FIFO_DATA_W               ; 365   ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 365   ; Signed Integer                                                                                                                                                                   ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                   ;
; DATA_WIDTH          ; 365   ; Signed Integer                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 86    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 87    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 288   ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 319   ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 255   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 256   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 287   ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 320   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 326   ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 338   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 340   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 342   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 359   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 360   ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 325   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 343   ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 344   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 361   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 363   ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 364   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 288   ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 319   ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 255   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 256   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 287   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 320   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 326   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 338   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 339   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 339   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 340   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 342   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 359   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 360   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 325   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 343   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 344   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 361   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 363   ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 364   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 86    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                            ;
; Entity Instance                           ; simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 64                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                     ;
; Entity Instance                           ; simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                     ;
; Entity Instance                           ; simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+-----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                   ;
+-------+-------+----------+-----------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                    ;
; reset ; Input ; Info     ; Explicitly unconnected                                    ;
+-------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                ;
; reset ; Input ; Info     ; Explicitly unconnected                                ;
+-------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:f2sdram_master_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_003" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; out_data[63..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; out_data[141]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; out_data[139]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; out_data[141]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; out_data[139]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:hps_master_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; b[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; d[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; d[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_sensor_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_sw_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wuser    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wuser    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_sensor_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_sw_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                               ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_jtag_uart:jtag_uart"                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:hps_master" ;
+--------------------+--------+----------+---------------------------------------------+
; Port               ; Type   ; Severity ; Details                                     ;
+--------------------+--------+----------+---------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                      ;
+--------------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                   ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                   ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                   ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                   ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                   ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                   ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (40 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                           ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_ba      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; mem_ras_n   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; mem_cas_n   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; mem_we_n    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; mem_reset_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; mem_odt     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                    ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_hps_0:hps_0" ;
+---------------+--------+----------+------------------------------------+
; Port          ; Type   ; Severity ; Details                            ;
+---------------+--------+----------+------------------------------------+
; h2f_user1_clk ; Output ; Info     ; Explicitly unconnected             ;
+---------------+--------+----------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:fpga_master" ;
+--------------------+--------+----------+----------------------------------------------+
; Port               ; Type   ; Severity ; Details                                      ;
+--------------------+--------+----------+----------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                       ;
+--------------------+--------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                               ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                      ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                       ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_reset  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_channel ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master" ;
+--------------------+--------+----------+-------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                         ;
+--------------------+--------+----------+-------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                          ;
+--------------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition             ;
+---------------------------------------------------------+-------+
; Type                                                    ; Count ;
+---------------------------------------------------------+-------+
; arriav_ff                                               ; 4200  ;
;     CLR                                                 ; 887   ;
;     CLR SLD                                             ; 15    ;
;     ENA                                                 ; 319   ;
;     ENA CLR                                             ; 1574  ;
;     ENA CLR SCLR                                        ; 13    ;
;     ENA CLR SLD                                         ; 1173  ;
;     ENA SCLR                                            ; 36    ;
;     ENA SLD                                             ; 78    ;
;     plain                                               ; 105   ;
; arriav_hps_interface_boot_from_fpga                     ; 1     ;
; arriav_hps_interface_clocks_resets                      ; 1     ;
; arriav_hps_interface_dbg_apb                            ; 1     ;
; arriav_hps_interface_fpga2hps                           ; 1     ;
; arriav_hps_interface_fpga2sdram                         ; 1     ;
; arriav_hps_interface_hps2fpga                           ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight              ; 1     ;
; arriav_hps_interface_interrupts                         ; 1     ;
; arriav_hps_interface_tpiu_trace                         ; 1     ;
; arriav_io_obuf                                          ; 8     ;
; arriav_lcell_comb                                       ; 4980  ;
;     arith                                               ; 527   ;
;         0 data inputs                                   ; 4     ;
;         1 data inputs                                   ; 428   ;
;         2 data inputs                                   ; 54    ;
;         3 data inputs                                   ; 18    ;
;         4 data inputs                                   ; 21    ;
;         5 data inputs                                   ; 2     ;
;     extend                                              ; 53    ;
;         7 data inputs                                   ; 53    ;
;     normal                                              ; 4328  ;
;         0 data inputs                                   ; 2     ;
;         1 data inputs                                   ; 38    ;
;         2 data inputs                                   ; 447   ;
;         3 data inputs                                   ; 830   ;
;         4 data inputs                                   ; 1420  ;
;         5 data inputs                                   ; 888   ;
;         6 data inputs                                   ; 703   ;
;     shared                                              ; 72    ;
;         1 data inputs                                   ; 60    ;
;         2 data inputs                                   ; 6     ;
;         4 data inputs                                   ; 6     ;
; blackbox                                                ; 1     ;
;                 imple_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                           ; 349   ;
; stratixv_ram_block                                      ; 104   ;
;                                                         ;       ;
; Max LUT depth                                           ; 9.00  ;
; Average LUT depth                                       ; 2.66  ;
+---------------------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition simple_system_hps_0_hps_io_border:border ;
+------------------------------------+-----------------------------------------------------+
; Type                               ; Count                                               ;
+------------------------------------+-----------------------------------------------------+
; arriav_clk_phase_select            ; 33                                                  ;
; arriav_ddio_in                     ; 32                                                  ;
; arriav_ddio_out                    ; 209                                                 ;
; arriav_delay_chain                 ; 120                                                 ;
; arriav_dll                         ; 1                                                   ;
; arriav_dqs_config                  ; 4                                                   ;
; arriav_dqs_delay_chain             ; 4                                                   ;
; arriav_dqs_enable_ctrl             ; 4                                                   ;
; arriav_ff                          ; 36                                                  ;
;     plain                          ; 36                                                  ;
; arriav_hps_peripheral_can          ; 1                                                   ;
; arriav_hps_peripheral_emac         ; 1                                                   ;
; arriav_hps_peripheral_gpio         ; 1                                                   ;
; arriav_hps_peripheral_i2c          ; 2                                                   ;
; arriav_hps_peripheral_qspi         ; 1                                                   ;
; arriav_hps_peripheral_sdmmc        ; 1                                                   ;
; arriav_hps_peripheral_spi_master   ; 1                                                   ;
; arriav_hps_peripheral_uart         ; 2                                                   ;
; arriav_hps_peripheral_usb          ; 1                                                   ;
; arriav_hps_sdram_pll               ; 1                                                   ;
; arriav_io_config                   ; 40                                                  ;
; arriav_io_ibuf                     ; 36                                                  ;
; arriav_io_obuf                     ; 76                                                  ;
; arriav_ir_fifo_userdes             ; 32                                                  ;
; arriav_lcell_comb                  ; 1                                                   ;
;     normal                         ; 1                                                   ;
;         0 data inputs              ; 1                                                   ;
; arriav_leveling_delay_chain        ; 27                                                  ;
; arriav_lfifo                       ; 4                                                   ;
; arriav_mem_phy                     ; 1                                                   ;
; arriav_read_fifo_read_clock_select ; 32                                                  ;
; arriav_vfifo                       ; 4                                                   ;
; boundary_port                      ; 118                                                 ;
; cyclonev_hmc                       ; 1                                                   ;
; cyclonev_termination               ; 1                                                   ;
; cyclonev_termination_logic         ; 1                                                   ;
; stratixv_pseudo_diff_out           ; 5                                                   ;
;                                    ;                                                     ;
; Max LUT depth                      ; 0.00                                                ;
; Average LUT depth                  ; 0.00                                                ;
+------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 102                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 32                                       ;
;     ENA CLR           ; 40                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 154                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 152                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 45                                       ;
;         4 data inputs ; 26                                       ;
;         5 data inputs ; 17                                       ;
;         6 data inputs ; 34                                       ;
; boundary_port         ; 248                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.54                                     ;
+-----------------------+------------------------------------------+


+---------------------------------------------------------+
; Elapsed Time Per Partition                              ;
+------------------------------------------+--------------+
; Partition Name                           ; Elapsed Time ;
+------------------------------------------+--------------+
; Top                                      ; 00:00:29     ;
; simple_system_hps_0_hps_io_border:border ; 00:00:01     ;
; sld_hub:auto_hub                         ; 00:00:00     ;
+------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Tue May 26 16:28:01 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_io -c simple_io
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simple_io.v
    Info (12023): Found entity 1: simple_io
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/simple_system.v
    Info (12023): Found entity 1: simple_system
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_irq_mapper.sv
    Info (12023): Found entity 1: simple_system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v
    Info (12023): Found entity 1: simple_system_mm_interconnect_2
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_2_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_2_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_2_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_2_id_router_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_2_id_router
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_2_addr_router_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_2_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v
    Info (12023): Found entity 1: simple_system_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_1_id_router_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_1_addr_router_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/credit_producer.v
    Info (12023): Found entity 1: credit_producer
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v
    Info (12023): Found entity 1: simple_system_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_addr_router_003_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_0_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_addr_router_002_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_0_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: simple_system_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: simple_system_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_sysid_qsys.v
    Info (12023): Found entity 1: simple_system_sysid_qsys
Info (12021): Found 5 design units, including 5 entities, in source file simple_system/synthesis/submodules/simple_system_jtag_uart.v
    Info (12023): Found entity 1: simple_system_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: simple_system_jtag_uart_scfifo_w
    Info (12023): Found entity 3: simple_system_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: simple_system_jtag_uart_scfifo_r
    Info (12023): Found entity 5: simple_system_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0.v
    Info (12023): Found entity 1: simple_system_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v
    Info (12023): Found entity 1: simple_system_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: simple_system_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: simple_system_hps_0_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_sensor.v
    Info (12023): Found entity 1: simple_system_fpga_sensor
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v
    Info (12023): Found entity 1: simple_system_fpga_onchip_ram
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_led.v
    Info (12023): Found entity 1: simple_system_fpga_led
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_key.v
    Info (12023): Found entity 1: simple_system_fpga_key
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master.v
    Info (12023): Found entity 1: simple_system_f2sdram_master
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v
    Info (12023): Found entity 1: simple_system_f2sdram_master_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v
    Info (12023): Found entity 1: simple_system_f2sdram_master_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file simple_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v
    Info (12023): Found entity 1: simple_system_f2sdram_master_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file simple_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_pli_streaming.v
    Info (12023): Found entity 1: altera_pli_streaming
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for "dqs_busout"
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "simple_io" for the top level hierarchy
Warning (10034): Output port "vga_r_data" at simple_io.v(108) has no driver
Warning (10034): Output port "vga_g_data" at simple_io.v(109) has no driver
Warning (10034): Output port "vga_b_data" at simple_io.v(110) has no driver
Warning (10034): Output port "fpga_gpio" at simple_io.v(121) has no driver
Warning (10034): Output port "fpga_out" at simple_io.v(138) has no driver
Warning (10034): Output port "aud_xck" at simple_io.v(92) has no driver
Warning (10034): Output port "adu_dacdat" at simple_io.v(93) has no driver
Warning (10034): Output port "aud_mute" at simple_io.v(94) has no driver
Warning (10034): Output port "fpga_sd_CLK" at simple_io.v(101) has no driver
Warning (10034): Output port "bell_pwm" at simple_io.v(104) has no driver
Warning (10034): Output port "vga_blank" at simple_io.v(111) has no driver
Warning (10034): Output port "vga_sync" at simple_io.v(112) has no driver
Warning (10034): Output port "lcd_hsync" at simple_io.v(113) has no driver
Warning (10034): Output port "lcd_vsync" at simple_io.v(114) has no driver
Warning (10034): Output port "lcd_clk" at simple_io.v(115) has no driver
Warning (10034): Output port "lcd_de" at simple_io.v(116) has no driver
Warning (10034): Output port "lcd_pwm" at simple_io.v(117) has no driver
Info (12128): Elaborating entity "simple_system" for hierarchy "simple_system:u0"
Info (12128): Elaborating entity "simple_system_f2sdram_master" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Warning (10030): Net "ir_out" at altera_jtag_streaming.v(93) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "simple_system_f2sdram_master_timing_adt" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_timing_adt:timing_adt"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "simple_system_f2sdram_master_b2p_adapter" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at simple_system_f2sdram_master_b2p_adapter.v(28): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at simple_system_f2sdram_master_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "simple_system_f2sdram_master_p2b_adapter" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "simple_system_fpga_key" for hierarchy "simple_system:u0|simple_system_fpga_key:fpga_key"
Info (12128): Elaborating entity "simple_system_fpga_led" for hierarchy "simple_system:u0|simple_system_fpga_led:fpga_led"
Info (12128): Elaborating entity "simple_system_fpga_onchip_ram" for hierarchy "simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "simple_system_fpga_onchip_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7uj1.tdf
    Info (12023): Found entity 1: altsyncram_7uj1
Info (12128): Elaborating entity "altsyncram_7uj1" for hierarchy "simple_system:u0|simple_system_fpga_onchip_ram:fpga_onchip_ram|altsyncram:the_altsyncram|altsyncram_7uj1:auto_generated"
Info (12128): Elaborating entity "simple_system_fpga_sensor" for hierarchy "simple_system:u0|simple_system_fpga_sensor:fpga_sensor"
Info (12128): Elaborating entity "simple_system_hps_0" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0"
Info (12128): Elaborating entity "simple_system_hps_0_fpga_interfaces" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "simple_system_hps_0_hps_io" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "simple_system_hps_0_hps_io_border" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(391): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(418): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(418) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(220) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "simple_system_jtag_uart" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "simple_system_jtag_uart_scfifo_w" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "simple_system_jtag_uart_scfifo_r" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "simple_system:u0|simple_system_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "simple_system_sysid_qsys" for hierarchy "simple_system:u0|simple_system_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_addr_router" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_addr_router_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router:addr_router|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_addr_router_002" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_addr_router_002_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_002:addr_router_002|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_addr_router_003" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_addr_router_003_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_addr_router_003:addr_router_003|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_id_router" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_id_router_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router:id_router|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_id_router_001" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_id_router_001_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_id_router_001:id_router_001|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_cmd_xbar_demux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_cmd_xbar_demux_002" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_cmd_xbar_demux_003" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_cmd_xbar_mux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_cmd_xbar_mux_001" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_rsp_xbar_demux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_rsp_xbar_demux_001" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_rsp_xbar_mux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_rsp_xbar_mux_002" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "simple_system_mm_interconnect_0_rsp_xbar_mux_003" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(233): object "write_cmd_qos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(250): object "read_cmd_qos" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(443): truncated value with size 8 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(674): truncated value with size 8 to match size of target (2)
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_addr_router" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router"
Warning (10036): Verilog HDL or VHDL warning at simple_system_mm_interconnect_1_addr_router.sv(156): object "address" assigned a value but never read
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_addr_router_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_id_router" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_id_router_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_id_router:id_router|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_cmd_xbar_demux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_cmd_xbar_mux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_rsp_xbar_demux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_1_rsp_xbar_mux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002"
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "simple_system_mm_interconnect_2" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_addr_router" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_addr_router_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_addr_router:addr_router|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_id_router" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_id_router_default_decode" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_id_router:id_router|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_cmd_xbar_demux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_cmd_xbar_mux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "simple_system_mm_interconnect_2_rsp_xbar_mux" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|simple_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "simple_system:u0|simple_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "simple_system_irq_mapper" for hierarchy "simple_system:u0|simple_system_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "simple_system:u0|altera_reset_controller:rst_controller"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simple_system:u0|simple_system_f2sdram_master:fpga_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "simple_system:u0|simple_system_f2sdram_master:hps_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "aud_bclk" has no driver
    Warning (13040): Bidir "aud_daclrck" has no driver
    Warning (13040): Bidir "aud_adclrck" has no driver
    Warning (13040): Bidir "fpga_sd_D0" has no driver
    Warning (13040): Bidir "fpga_sd_D1" has no driver
    Warning (13040): Bidir "fpga_sd_D2" has no driver
    Warning (13040): Bidir "fpga_sd_D3" has no driver
    Warning (13040): Bidir "fpga_sd_CMD" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "memory_mem_dq[0]~synth"
    Warning (13010): Node "memory_mem_dq[1]~synth"
    Warning (13010): Node "memory_mem_dq[2]~synth"
    Warning (13010): Node "memory_mem_dq[3]~synth"
    Warning (13010): Node "memory_mem_dq[4]~synth"
    Warning (13010): Node "memory_mem_dq[5]~synth"
    Warning (13010): Node "memory_mem_dq[6]~synth"
    Warning (13010): Node "memory_mem_dq[7]~synth"
    Warning (13010): Node "memory_mem_dq[8]~synth"
    Warning (13010): Node "memory_mem_dq[9]~synth"
    Warning (13010): Node "memory_mem_dq[10]~synth"
    Warning (13010): Node "memory_mem_dq[11]~synth"
    Warning (13010): Node "memory_mem_dq[12]~synth"
    Warning (13010): Node "memory_mem_dq[13]~synth"
    Warning (13010): Node "memory_mem_dq[14]~synth"
    Warning (13010): Node "memory_mem_dq[15]~synth"
    Warning (13010): Node "memory_mem_dq[16]~synth"
    Warning (13010): Node "memory_mem_dq[17]~synth"
    Warning (13010): Node "memory_mem_dq[18]~synth"
    Warning (13010): Node "memory_mem_dq[19]~synth"
    Warning (13010): Node "memory_mem_dq[20]~synth"
    Warning (13010): Node "memory_mem_dq[21]~synth"
    Warning (13010): Node "memory_mem_dq[22]~synth"
    Warning (13010): Node "memory_mem_dq[23]~synth"
    Warning (13010): Node "memory_mem_dq[24]~synth"
    Warning (13010): Node "memory_mem_dq[25]~synth"
    Warning (13010): Node "memory_mem_dq[26]~synth"
    Warning (13010): Node "memory_mem_dq[27]~synth"
    Warning (13010): Node "memory_mem_dq[28]~synth"
    Warning (13010): Node "memory_mem_dq[29]~synth"
    Warning (13010): Node "memory_mem_dq[30]~synth"
    Warning (13010): Node "memory_mem_dq[31]~synth"
    Warning (13010): Node "memory_mem_dqs[0]~synth"
    Warning (13010): Node "memory_mem_dqs[1]~synth"
    Warning (13010): Node "memory_mem_dqs[2]~synth"
    Warning (13010): Node "memory_mem_dqs[3]~synth"
    Warning (13010): Node "memory_mem_dqs_n[0]~synth"
    Warning (13010): Node "memory_mem_dqs_n[1]~synth"
    Warning (13010): Node "memory_mem_dqs_n[2]~synth"
    Warning (13010): Node "memory_mem_dqs_n[3]~synth"
    Warning (13010): Node "hps_emac1_MDIO~synth"
    Warning (13010): Node "hps_qspi_IO0~synth"
    Warning (13010): Node "hps_qspi_IO1~synth"
    Warning (13010): Node "hps_qspi_IO2~synth"
    Warning (13010): Node "hps_qspi_IO3~synth"
    Warning (13010): Node "hps_sdio_CMD~synth"
    Warning (13010): Node "hps_sdio_D0~synth"
    Warning (13010): Node "hps_sdio_D1~synth"
    Warning (13010): Node "hps_sdio_D2~synth"
    Warning (13010): Node "hps_sdio_D3~synth"
    Warning (13010): Node "hps_usb1_D0~synth"
    Warning (13010): Node "hps_usb1_D1~synth"
    Warning (13010): Node "hps_usb1_D2~synth"
    Warning (13010): Node "hps_usb1_D3~synth"
    Warning (13010): Node "hps_usb1_D4~synth"
    Warning (13010): Node "hps_usb1_D5~synth"
    Warning (13010): Node "hps_usb1_D6~synth"
    Warning (13010): Node "hps_usb1_D7~synth"
    Warning (13010): Node "hps_LED0~synth"
    Warning (13010): Node "hps_LED1~synth"
    Warning (13010): Node "hps_sm_SDA~synth"
    Warning (13010): Node "hps_sm_SCL~synth"
    Warning (13010): Node "hps_i2c1_SDA~synth"
    Warning (13010): Node "hps_i2c1_SCL~synth"
    Warning (13010): Node "hps_GPIO0~synth"
    Warning (13010): Node "hps_GPIO1~synth"
    Warning (13010): Node "hps_GPIO2~synth"
    Warning (13010): Node "hps_TP_INT~synth"
    Warning (13010): Node "hps_RS485_EN~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fpga_sd_CLK" is stuck at GND
    Warning (13410): Pin "bell_pwm" is stuck at GND
    Warning (13410): Pin "vga_r_data[0]" is stuck at GND
    Warning (13410): Pin "vga_r_data[1]" is stuck at GND
    Warning (13410): Pin "vga_r_data[2]" is stuck at GND
    Warning (13410): Pin "vga_r_data[3]" is stuck at GND
    Warning (13410): Pin "vga_r_data[4]" is stuck at GND
    Warning (13410): Pin "vga_r_data[5]" is stuck at GND
    Warning (13410): Pin "vga_r_data[6]" is stuck at GND
    Warning (13410): Pin "vga_r_data[7]" is stuck at GND
    Warning (13410): Pin "vga_g_data[0]" is stuck at GND
    Warning (13410): Pin "vga_g_data[1]" is stuck at GND
    Warning (13410): Pin "vga_g_data[2]" is stuck at GND
    Warning (13410): Pin "vga_g_data[3]" is stuck at GND
    Warning (13410): Pin "vga_g_data[4]" is stuck at GND
    Warning (13410): Pin "vga_g_data[5]" is stuck at GND
    Warning (13410): Pin "vga_g_data[6]" is stuck at GND
    Warning (13410): Pin "vga_g_data[7]" is stuck at GND
    Warning (13410): Pin "vga_b_data[0]" is stuck at GND
    Warning (13410): Pin "vga_b_data[1]" is stuck at GND
    Warning (13410): Pin "vga_b_data[2]" is stuck at GND
    Warning (13410): Pin "vga_b_data[3]" is stuck at GND
    Warning (13410): Pin "vga_b_data[4]" is stuck at GND
    Warning (13410): Pin "vga_b_data[5]" is stuck at GND
    Warning (13410): Pin "vga_b_data[6]" is stuck at GND
    Warning (13410): Pin "vga_b_data[7]" is stuck at GND
    Warning (13410): Pin "vga_blank" is stuck at GND
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "lcd_hsync" is stuck at GND
    Warning (13410): Pin "lcd_vsync" is stuck at GND
    Warning (13410): Pin "lcd_clk" is stuck at GND
    Warning (13410): Pin "lcd_de" is stuck at GND
    Warning (13410): Pin "lcd_pwm" is stuck at GND
    Warning (13410): Pin "fpga_gpio[0]" is stuck at GND
    Warning (13410): Pin "fpga_gpio[1]" is stuck at GND
    Warning (13410): Pin "fpga_gpio[2]" is stuck at GND
    Warning (13410): Pin "fpga_gpio[3]" is stuck at GND
    Warning (13410): Pin "fpga_out[0]" is stuck at GND
    Warning (13410): Pin "fpga_out[1]" is stuck at GND
    Warning (13410): Pin "fpga_out[2]" is stuck at GND
    Warning (13410): Pin "fpga_out[3]" is stuck at GND
    Warning (13410): Pin "fpga_out[4]" is stuck at GND
    Warning (13410): Pin "fpga_out[5]" is stuck at GND
    Warning (13410): Pin "fpga_out[6]" is stuck at GND
    Warning (13410): Pin "fpga_out[7]" is stuck at GND
    Warning (13410): Pin "fpga_out[8]" is stuck at GND
    Warning (13410): Pin "fpga_out[9]" is stuck at GND
    Warning (13410): Pin "fpga_out[10]" is stuck at GND
    Warning (13410): Pin "fpga_out[11]" is stuck at GND
    Warning (13410): Pin "fpga_out[12]" is stuck at GND
    Warning (13410): Pin "fpga_out[13]" is stuck at GND
    Warning (13410): Pin "fpga_out[14]" is stuck at GND
    Warning (13410): Pin "fpga_out[15]" is stuck at GND
    Warning (13410): Pin "fpga_out[16]" is stuck at GND
    Warning (13410): Pin "fpga_out[17]" is stuck at GND
    Warning (13410): Pin "fpga_out[18]" is stuck at GND
    Warning (13410): Pin "fpga_out[19]" is stuck at GND
    Warning (13410): Pin "fpga_out[20]" is stuck at GND
    Warning (13410): Pin "fpga_out[21]" is stuck at GND
    Warning (13410): Pin "aud_xck" is stuck at GND
    Warning (13410): Pin "adu_dacdat" is stuck at GND
    Warning (13410): Pin "aud_mute" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 886 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "simple_system_hps_0_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/cubic/cubic_soc_board/uc_davis/output_files/simple_io.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "irda_rxd"
    Warning (15610): No output dependent on input pin "temp_rxd"
    Warning (15610): No output dependent on input pin "hps_gsensor_int"
    Warning (15610): No output dependent on input pin "hdmi_int"
    Warning (15610): No output dependent on input pin "fpga_clk_in0"
    Warning (15610): No output dependent on input pin "fpga_clk_in1"
    Warning (15610): No output dependent on input pin "fpga_in[0]"
    Warning (15610): No output dependent on input pin "fpga_in[1]"
    Warning (15610): No output dependent on input pin "fpga_in[2]"
    Warning (15610): No output dependent on input pin "fpga_in[3]"
    Warning (15610): No output dependent on input pin "fpga_in[4]"
    Warning (15610): No output dependent on input pin "fpga_in[5]"
    Warning (15610): No output dependent on input pin "fpga_in[6]"
    Warning (15610): No output dependent on input pin "fpga_in[7]"
    Warning (15610): No output dependent on input pin "fpga_in[8]"
    Warning (15610): No output dependent on input pin "fpga_in[9]"
    Warning (15610): No output dependent on input pin "fpga_in[10]"
    Warning (15610): No output dependent on input pin "fpga_in[11]"
    Warning (15610): No output dependent on input pin "fpga_in[12]"
    Warning (15610): No output dependent on input pin "fpga_in[13]"
    Warning (15610): No output dependent on input pin "fpga_in[14]"
    Warning (15610): No output dependent on input pin "fpga_in[15]"
    Warning (15610): No output dependent on input pin "fpga_in[16]"
    Warning (15610): No output dependent on input pin "fpga_in[17]"
    Warning (15610): No output dependent on input pin "fpga_in[18]"
    Warning (15610): No output dependent on input pin "fpga_in[19]"
    Warning (15610): No output dependent on input pin "fpga_in[20]"
    Warning (15610): No output dependent on input pin "fpga_in[21]"
    Warning (15610): No output dependent on input pin "aud_adcdat"
Info (21057): Implemented 8931 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 60 input pins
    Info (21059): Implemented 102 output pins
    Info (21060): Implemented 77 bidirectional pins
    Info (21061): Implemented 8011 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 229 warnings
    Info: Peak virtual memory: 1350 megabytes
    Info: Processing ended: Tue May 26 16:29:32 2015
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:02:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/cubic/cubic_soc_board/uc_davis/output_files/simple_io.map.smsg.


