<html>
<head><meta charset="utf-8"><title>wasmtime / PR #6609 riscv64: Implement SIMD `icmp` · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html">wasmtime / PR #6609 riscv64: Implement SIMD `icmp`</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="368049740"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368049740" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368049740">(Jun 20 2023 at 20:42)</a>:</h4>
<p>afonso360 opened <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a> from <code>afonso360:riscv-simd-icmp</code> to <code>bytecodealliance:main</code>:</p>
<blockquote>
<p>These are implemented as a combination of two steps, mask generation and mask expansion. Our comparison rules only return their results as a mask register, so we need to expand the mask into lane sized elements.</p>
<p>We have 20 (!) comparison instructions, nearly the full table of all IntCC codes in VV, VX and VI formats. However there are some holes in this table.</p>
<p>They are:</p>
<ul>
<li><code>vmsltu.vi</code> (Less than Unsigned (Vec-Imm))</li>
<li><code>vmslt.vi</code> (Less than (Vec-Imm))</li>
<li><code>vmsgtu.vv</code> (Greater than Unsigned (Vec-Vec))</li>
<li><code>vmsgt.vv</code> (Greater than (Vec-Vec))</li>
<li><code>vmsgeu.*</code> (Greater than or equal Unsigned (All formats))</li>
<li><code>vmsge.*</code> (Greater than or equal (All formats))</li>
</ul>
<p>Most of these can be replaced with the inverted IntCC instruction. To minimize the size of this initial PR I've only implemented rules for the opcodes that we have a direct translation.</p>
<p>However, in order to get all IntCC's working I've implemented some of the inverted instruction which are <code>vmsgtu.vv</code>, <code>vmsgt.vv</code>, <code>vmsgeu.vv</code>, <code>vmsge.vv</code>. These are implemented as alias to their inverted counterparts.</p>
<p>I'm planning on adding a follow up commit with the rest of the VX and VI rules in both the LHS an RHS sides. We should end up with 5 rules per IntCC once this is all done.</p>
<hr>
<p>I've split the actual mask expansion into it's own separate rule since we are going to need it for the <code>fcmp</code> rules as well.</p>
<p>The instruction selection for <code>icmp</code> is on a separate rule simply because the rules end up less verbose than if they were inlined directly into the <code>icmp</code> rule.</p>
</blockquote>



<a name="368049742"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368049742" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368049742">(Jun 20 2023 at 20:42)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/cfallin">cfallin</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a>.</p>



<a name="368049744"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368049744" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368049744">(Jun 20 2023 at 20:42)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/orgs/bytecodealliance/teams/wasmtime-compiler-reviewers">wasmtime-compiler-reviewers</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a>.</p>



<a name="368049746"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368049746" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368049746">(Jun 20 2023 at 20:42)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/orgs/bytecodealliance/teams/wasmtime-default-reviewers">wasmtime-default-reviewers</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a>.</p>



<a name="368049868"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368049868" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368049868">(Jun 20 2023 at 20:43)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This PR Implements SIMD <code>icmp</code> for RISC-V. These rules are implemented as a combination of two steps, mask generation and mask expansion. Our comparison rules only return their results as a mask register, so we need to expand the mask into lane sized elements.</p>
<p>We have 20 (!) comparison instructions, nearly the full table of all IntCC codes in VV, VX and VI formats. However there are some holes in this table.</p>
<p>They are:</p>
<ul>
<li><code>vmsltu.vi</code> (Less than Unsigned (Vec-Imm))</li>
<li><code>vmslt.vi</code> (Less than (Vec-Imm))</li>
<li><code>vmsgtu.vv</code> (Greater than Unsigned (Vec-Vec))</li>
<li><code>vmsgt.vv</code> (Greater than (Vec-Vec))</li>
<li><code>vmsgeu.*</code> (Greater than or equal Unsigned (All formats))</li>
<li><code>vmsge.*</code> (Greater than or equal (All formats))</li>
</ul>
<p>Most of these can be replaced with the inverted IntCC instruction. To minimize the size of this initial PR I've only implemented rules for the opcodes that we have a direct translation.</p>
<p>However, in order to get all IntCC's working I've implemented some of the inverted instruction which are <code>vmsgtu.vv</code>, <code>vmsgt.vv</code>, <code>vmsgeu.vv</code>, <code>vmsge.vv</code>. These are implemented as alias to their inverted counterparts.</p>
<p>I'm planning on adding a follow up commit with the rest of the VX and VI rules in both the LHS an RHS sides. We should end up with 5 rules per IntCC once this is all done.</p>
<hr>
<p>I've split the actual mask expansion into it's own separate rule since we are going to need it for the <code>fcmp</code> rules as well.</p>
<p>The instruction selection for <code>icmp</code> is on a separate rule simply because the rules end up less verbose than if they were inlined directly into the <code>icmp</code> rule.</p>
</blockquote>



<a name="368051236"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368051236" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368051236">(Jun 20 2023 at 20:50)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This PR Implements SIMD <code>icmp</code> for RISC-V. These rules are implemented as a combination of two steps, mask generation and mask expansion. Our comparison rules only return their results as a mask register, so we need to expand the mask into lane sized elements.</p>
<p>We have 20 (!) comparison instructions, nearly the full table of all IntCC codes in VV, VX and VI formats. However there are some holes in this table.</p>
<p>They are:</p>
<ul>
<li><code>vmsltu.vi</code> (Less than Unsigned (Vec-Imm))</li>
<li><code>vmslt.vi</code> (Less than (Vec-Imm))</li>
<li><code>vmsgtu.vv</code> (Greater than Unsigned (Vec-Vec))</li>
<li><code>vmsgt.vv</code> (Greater than (Vec-Vec))</li>
<li><code>vmsgeu.*</code> (Greater than or equal Unsigned (All formats))</li>
<li><code>vmsge.*</code> (Greater than or equal (All formats))</li>
</ul>
<p>Most of these can be replaced with the inverted IntCC instruction. To minimize the size of this initial PR I've only implemented rules for the opcodes that we have a direct translation.</p>
<p>However, in order to get all IntCC's working I've implemented some of the inverted instruction which are <code>vmsgtu.vv</code>, <code>vmsgt.vv</code>, <code>vmsgeu.vv</code>, <code>vmsge.vv</code>. These are implemented as alias to their inverted counterparts (with the inputs swapped).</p>
<p>I'm planning on adding a follow up commit with the rest of the VX and VI rules in both the LHS an RHS sides. We should end up with 5 rules per IntCC once this is all done.</p>
<hr>
<p>I've split the actual mask expansion into it's own separate rule since we are going to need it for the <code>fcmp</code> rules as well.</p>
<p>The instruction selection for <code>icmp</code> is on a separate rule simply because the rules end up less verbose than if they were inlined directly into the <code>icmp</code> rule.</p>
</blockquote>



<a name="368066152"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368066152" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368066152">(Jun 20 2023 at 22:31)</a>:</h4>
<p>alexcrichton submitted <a href="https://github.com/bytecodealliance/wasmtime/pull/6609#pullrequestreview-1489200564">PR review</a>:</p>
<blockquote>
<p>Nice! I like the organization of the lowerings as it's quite clear to see what's going on and scan over things quickly if necessary.</p>
</blockquote>



<a name="368201301"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236609%20riscv64%3A%20Implement%20SIMD%20%60icmp%60/near/368201301" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236609.20riscv64.3A.20Implement.20SIMD.20.60icmp.60.html#368201301">(Jun 21 2023 at 11:23)</a>:</h4>
<p>afonso360 merged <a href="https://github.com/bytecodealliance/wasmtime/pull/6609">PR #6609</a>.</p>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>