Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  ADDER.vo
Sim SDF file          :  ADDER__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ADDER_run_msim_gate_verilog.do already exists - backing up current file as ADDER_run_msim_gate_verilog.do.bak
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do ADDER_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {ADDER.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 20:55:40 on Oct 10,2024
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ADDER.vo 
ModelSim-Altera Info: # -- Compiling module and_2in
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	and_2in
ModelSim-Altera Info: # End time: 20:55:40 on Oct 10,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+E:/Quartus\ Projects {E:/Quartus Projects/and_2in_test.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 20:55:40 on Oct 10,2024
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus Projects" E:/Quartus Projects/and_2in_test.v 
ModelSim-Altera Info: # -- Compiling module and_2in_test
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	and_2in_test
ModelSim-Altera Info: # End time: 20:55:40 on Oct 10,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  and_2in_test
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" and_2in_test 
ModelSim-Altera Info: # Start time: 20:55:40 on Oct 10,2024
ModelSim-Altera Info: # Loading work.and_2in_test
ModelSim-Altera Info: # Loading work.and_2in
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: $finish    : E:/Quartus Projects/and_2in_test.v(20)
ModelSim-Altera Info: #    Time: 100 ns  Iteration: 0  Instance: /and_2in_test
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module and_2in_test at E:/Quartus Projects/and_2in_test.v line 20
ModelSim-Altera Info: # End time: 23:04:54 on Oct 10,2024, Elapsed time: 2:09:14
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
