

================================================================
== Vitis HLS Report for 'appGetMetaData'
================================================================
* Date:           Wed Nov  3 14:24:00 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.935 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.500 ns|  2.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_keep2len_fu_121  |keep2len  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%agmd_state_load = load i1 %agmd_state"   --->   Operation 3 'load' 'agmd_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A, i512 %DataInApp_V_data_V, i64 %DataInApp_V_keep_V, i64 %DataInApp_V_strb_V, i96 %DataInApp_V_user_V, i1 %DataInApp_V_last_V, i16 %DataInApp_V_dest_V, i32 1"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %agmd_state_load, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:246]   --->   Operation 5 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %tmp, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:248]   --->   Operation 6 'br' 'br_ln248' <Predicate = (!agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 7 'nbwritereq' 'tmp_1_i' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %tmp_1_i, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:248]   --->   Operation 8 'br' 'br_ln248' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = read i753 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A, i512 %DataInApp_V_data_V, i64 %DataInApp_V_keep_V, i64 %DataInApp_V_strb_V, i96 %DataInApp_V_user_V, i1 %DataInApp_V_last_V, i16 %DataInApp_V_dest_V"   --->   Operation 9 'read' 'empty' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_100 = extractvalue i753 %empty"   --->   Operation 10 'extractvalue' 'tmp_100' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_101 = extractvalue i753 %empty"   --->   Operation 11 'extractvalue' 'tmp_101' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_102 = extractvalue i753 %empty"   --->   Operation 12 'extractvalue' 'tmp_102' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_99 = extractvalue i753 %empty"   --->   Operation 13 'extractvalue' 'tmp_99' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_56_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %tmp_102, i64 %tmp_101, i512 %tmp_100" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 14 'bitconcatenate' 'tmp_56_i' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i577 %tmp_56_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 15 'zext' 'zext_ln174_4' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut, i1024 %zext_ln174_4" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'write' 'write_ln174' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %tmp_102, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:256]   --->   Operation 17 'br' 'br_ln256' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %agmd_state"   --->   Operation 18 'store' 'store_ln0' <Predicate = (!agmd_state_load & tmp & tmp_1_i & !tmp_102)> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!agmd_state_load & tmp & tmp_1_i & !tmp_102)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%op_V_1_i = call i7 @keep2len, i64 %tmp_101" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:257]   --->   Operation 20 'call' 'op_V_1_i' <Predicate = (!agmd_state_load & tmp & tmp_1_i & tmp_102)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln261 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:261]   --->   Operation 21 'br' 'br_ln261' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln262 = br void %appGetMetaData.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 22 'br' 'br_ln262' <Predicate = (!agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln264 = br i1 %tmp, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:264]   --->   Operation 23 'br' 'br_ln264' <Predicate = (agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 24 'nbwritereq' 'tmp_i' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln264 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:264]   --->   Operation 25 'br' 'br_ln264' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_113 = read i753 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A, i512 %DataInApp_V_data_V, i64 %DataInApp_V_keep_V, i64 %DataInApp_V_strb_V, i96 %DataInApp_V_user_V, i1 %DataInApp_V_last_V, i16 %DataInApp_V_dest_V"   --->   Operation 26 'read' 'empty_113' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_103 = extractvalue i753 %empty_113"   --->   Operation 27 'extractvalue' 'tmp_103' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_104 = extractvalue i753 %empty_113"   --->   Operation 28 'extractvalue' 'tmp_104' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_105 = extractvalue i753 %empty_113"   --->   Operation 29 'extractvalue' 'tmp_105' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_49_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %tmp_105, i64 %tmp_104, i512 %tmp_103" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'bitconcatenate' 'tmp_49_i' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %tmp_49_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'zext' 'zext_ln174' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut, i1024 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %tmp_105, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:268]   --->   Operation 33 'br' 'br_ln268' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.02ns)   --->   "%op2_V_i = call i7 @keep2len, i64 %tmp_104" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:269]   --->   Operation 34 'call' 'op2_V_i' <Predicate = (agmd_state_load & tmp & tmp_i & tmp_105)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %agmd_state"   --->   Operation 35 'store' 'store_ln0' <Predicate = (agmd_state_load & tmp & tmp_i & tmp_105)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:274]   --->   Operation 36 'br' 'br_ln274' <Predicate = (agmd_state_load & tmp & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln275 = br void %appGetMetaData.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:275]   --->   Operation 37 'br' 'br_ln275' <Predicate = (agmd_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %DataInApp_V_dest_V, i1 %DataInApp_V_last_V, i96 %DataInApp_V_user_V, i64 %DataInApp_V_strb_V, i64 %DataInApp_V_keep_V, i512 %DataInApp_V_data_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%lenCount_V_load = load i16 %lenCount_V"   --->   Operation 52 'load' 'lenCount_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %agmdIdOut, i16 %tmp_99" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln254 = store i16 64, i16 %lenCount_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:254]   --->   Operation 54 'store' 'store_ln254' <Predicate = (!agmd_state_load & tmp & tmp_1_i)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i7 %op_V_1_i"   --->   Operation 55 'zext' 'zext_ln217_1' <Predicate = (!agmd_state_load & tmp & tmp_1_i & tmp_102)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %agmdpayloadLenOut, i16 %zext_ln217_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = (!agmd_state_load & tmp & tmp_1_i & tmp_102)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln258 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:258]   --->   Operation 57 'br' 'br_ln258' <Predicate = (!agmd_state_load & tmp & tmp_1_i & tmp_102)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln870 = add i16 %lenCount_V_load, i16 64"   --->   Operation 58 'add' 'add_ln870' <Predicate = (agmd_state_load & tmp & tmp_i & !tmp_105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln870 = store i16 %add_ln870, i16 %lenCount_V"   --->   Operation 59 'store' 'store_ln870' <Predicate = (agmd_state_load & tmp & tmp_i & !tmp_105)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (agmd_state_load & tmp & tmp_i & !tmp_105)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i7 %op2_V_i"   --->   Operation 61 'zext' 'zext_ln217' <Predicate = (agmd_state_load & tmp & tmp_i & tmp_105)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln217 = add i16 %lenCount_V_load, i16 %zext_ln217"   --->   Operation 62 'add' 'add_ln217' <Predicate = (agmd_state_load & tmp & tmp_i & tmp_105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %agmdpayloadLenOut, i16 %add_ln217" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (agmd_state_load & tmp & tmp_i & tmp_105)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln271 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:271]   --->   Operation 64 'br' 'br_ln271' <Predicate = (agmd_state_load & tmp & tmp_i & tmp_105)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataInApp_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInApp_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInApp_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInApp_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInApp_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInApp_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ agmd_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ lenCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ agmdDataOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ agmdIdOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ agmdpayloadLenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
agmd_state_load   (load          ) [ 011]
tmp               (nbreadreq     ) [ 011]
br_ln246          (br            ) [ 000]
br_ln248          (br            ) [ 000]
tmp_1_i           (nbwritereq    ) [ 011]
br_ln248          (br            ) [ 000]
empty             (read          ) [ 000]
tmp_100           (extractvalue  ) [ 000]
tmp_101           (extractvalue  ) [ 000]
tmp_102           (extractvalue  ) [ 011]
tmp_99            (extractvalue  ) [ 011]
tmp_56_i          (bitconcatenate) [ 000]
zext_ln174_4      (zext          ) [ 000]
write_ln174       (write         ) [ 000]
br_ln256          (br            ) [ 000]
store_ln0         (store         ) [ 000]
br_ln0            (br            ) [ 000]
op_V_1_i          (call          ) [ 011]
br_ln261          (br            ) [ 000]
br_ln262          (br            ) [ 000]
br_ln264          (br            ) [ 000]
tmp_i             (nbwritereq    ) [ 011]
br_ln264          (br            ) [ 000]
empty_113         (read          ) [ 000]
tmp_103           (extractvalue  ) [ 000]
tmp_104           (extractvalue  ) [ 000]
tmp_105           (extractvalue  ) [ 011]
tmp_49_i          (bitconcatenate) [ 000]
zext_ln174        (zext          ) [ 000]
write_ln174       (write         ) [ 000]
br_ln268          (br            ) [ 000]
op2_V_i           (call          ) [ 011]
store_ln0         (store         ) [ 000]
br_ln274          (br            ) [ 000]
br_ln275          (br            ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specpipeline_ln0  (specpipeline  ) [ 000]
lenCount_V_load   (load          ) [ 000]
write_ln174       (write         ) [ 000]
store_ln254       (store         ) [ 000]
zext_ln217_1      (zext          ) [ 000]
write_ln174       (write         ) [ 000]
br_ln258          (br            ) [ 000]
add_ln870         (add           ) [ 000]
store_ln870       (store         ) [ 000]
br_ln0            (br            ) [ 000]
zext_ln217        (zext          ) [ 000]
add_ln217         (add           ) [ 000]
write_ln174       (write         ) [ 000]
br_ln271          (br            ) [ 000]
ret_ln0           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataInApp_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInApp_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataInApp_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInApp_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataInApp_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInApp_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataInApp_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInApp_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataInApp_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInApp_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataInApp_V_dest_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInApp_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="agmd_state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmd_state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lenCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="agmdDataOut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdDataOut"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="agmdIdOut">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdIdOut"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="agmdpayloadLenOut">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdpayloadLenOut"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keep2len"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_nbreadreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="64" slack="0"/>
<pin id="63" dir="0" index="4" bw="96" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="0" index="6" bw="16" slack="0"/>
<pin id="66" dir="0" index="7" bw="1" slack="0"/>
<pin id="67" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_nbwritereq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1024" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_1_i/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="753" slack="0"/>
<pin id="86" dir="0" index="1" bw="512" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="0" index="3" bw="64" slack="0"/>
<pin id="89" dir="0" index="4" bw="96" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="16" slack="0"/>
<pin id="92" dir="1" index="7" bw="753" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_113/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1024" slack="0"/>
<pin id="103" dir="0" index="2" bw="577" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln174_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="1"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_keep2len_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_1_i/1 op2_V_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="753" slack="0"/>
<pin id="128" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_100/1 tmp_103/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="753" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_101/1 tmp_104/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="753" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_102/1 tmp_105/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="1"/>
<pin id="141" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="op_V_1_i op2_V_i "/>
</bind>
</comp>

<comp id="143" class="1004" name="agmd_state_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agmd_state_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_99_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="753" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_56_i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="577" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="0" index="3" bw="512" slack="0"/>
<pin id="156" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56_i/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln174_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="577" slack="0"/>
<pin id="163" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_49_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="577" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="0" index="3" bw="512" slack="0"/>
<pin id="177" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_i/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln174_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="577" slack="0"/>
<pin id="184" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lenCount_V_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lenCount_V_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln254_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln217_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln870_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln870_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln217_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln217_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="agmd_state_load_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="agmd_state_load "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_1_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_102_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_99_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="1"/>
<pin id="249" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_105_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="84" pin="7"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="84" pin="7"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="138"><net_src comp="84" pin="7"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="121" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="84" pin="7"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="135" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="130" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="126" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="151" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="135" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="130" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="126" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="139" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="212"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="139" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="193" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="234"><net_src comp="143" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="58" pin="8"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="76" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="135" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="147" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="255"><net_src comp="76" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="135" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agmd_state | {1 }
	Port: lenCount_V | {2 }
	Port: agmdDataOut | {1 }
	Port: agmdIdOut | {2 }
	Port: agmdpayloadLenOut | {2 }
 - Input state : 
	Port: appGetMetaData : DataInApp_V_data_V | {1 }
	Port: appGetMetaData : DataInApp_V_keep_V | {1 }
	Port: appGetMetaData : DataInApp_V_strb_V | {1 }
	Port: appGetMetaData : DataInApp_V_user_V | {1 }
	Port: appGetMetaData : DataInApp_V_last_V | {1 }
	Port: appGetMetaData : DataInApp_V_dest_V | {1 }
	Port: appGetMetaData : agmd_state | {1 }
	Port: appGetMetaData : lenCount_V | {2 }
  - Chain level:
	State 1
		br_ln246 : 1
		tmp_56_i : 1
		zext_ln174_4 : 2
		write_ln174 : 3
		br_ln256 : 1
		op_V_1_i : 1
		tmp_49_i : 1
		zext_ln174 : 2
		write_ln174 : 3
		br_ln268 : 1
		op2_V_i : 1
	State 2
		write_ln174 : 1
		add_ln870 : 1
		store_ln870 : 2
		add_ln217 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln870_fu_208     |    0    |    23   |
|          |     add_ln217_fu_224     |    0    |    23   |
|----------|--------------------------|---------|---------|
|   call   |    grp_keep2len_fu_121   |    7    |    2    |
|----------|--------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_58   |    0    |    0    |
|----------|--------------------------|---------|---------|
|nbwritereq|   grp_nbwritereq_fu_76   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_84      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_100     |    0    |    0    |
|   write  | write_ln174_write_fu_107 |    0    |    0    |
|          |     grp_write_fu_114     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_126        |    0    |    0    |
|extractvalue|        grp_fu_130        |    0    |    0    |
|          |        grp_fu_135        |    0    |    0    |
|          |       tmp_99_fu_147      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      tmp_56_i_fu_151     |    0    |    0    |
|          |      tmp_49_i_fu_172     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln174_4_fu_161   |    0    |    0    |
|   zext   |     zext_ln174_fu_182    |    0    |    0    |
|          |    zext_ln217_1_fu_203   |    0    |    0    |
|          |     zext_ln217_fu_220    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    7    |    48   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|agmd_state_load_reg_231|    1   |
|        reg_139        |    7   |
|    tmp_102_reg_243    |    1   |
|    tmp_105_reg_256    |    1   |
|    tmp_1_i_reg_239    |    1   |
|     tmp_99_reg_247    |   16   |
|     tmp_i_reg_252     |    1   |
|      tmp_reg_235      |    1   |
+-----------------------+--------+
|         Total         |   29   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   2  |  577 |  1154  ||    9    |
| grp_write_fu_114 |  p2  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1186  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    7   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   36   |   66   |
+-----------+--------+--------+--------+
