#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 13 08:54:11 2024
# Process ID: 4776
# Current directory: G:/FPGA_keshe/FPGA/watch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4896 G:\FPGA_keshe\FPGA\watch\watch.xpr
# Log file: G:/FPGA_keshe/FPGA/watch/vivado.log
# Journal file: G:/FPGA_keshe/FPGA/watch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/FPGA_keshe/FPGA/watch/watch.xpr
INFO: [Project 1-313] Project file moved from 'G:/FPGA课程设计/FPGA电子时钟/watch' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 910.578 ; gain = 242.805
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 08:54:41 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 942.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top fsm [current_fileset]
update_compile_order -fileset sources_1
set_property top fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/FPGA_keshe/FPGA/watch/watch.srcs/sim_1/new/tb_fsm.v w ]
add_files -fileset sim_1 G:/FPGA_keshe/FPGA/watch/watch.srcs/sim_1/new/tb_fsm.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 09:04:44 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 09:04:44 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2257.602 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 09:07:27 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 09:07:27 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 13 09:13:12 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 13 09:14:47 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 09:17:59 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 09:17:59 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 13 09:23:45 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 13 09:25:32 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2499.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3145.684 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3145.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3274.063 ; gain = 1009.746
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
export_ip_user_files -of_objects  [get_files G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/clock.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/clock.xdc
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg8[7]} {seg8[6]} {seg8[5]} {seg8[4]} {seg8[3]} {seg8[2]} {seg8[1]} {seg8[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {seg8[7]}]]
place_ports {seg8[0]} J5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg8[6]}]]
place_ports {seg8[1]} M3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg8[5]}]]
place_ports {seg8[2]} J6
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg8[4]}]]
place_ports {seg8[3]} H5
endgroup
place_ports {seg8[4]} G4
place_ports {seg8[5]} K6
place_ports {seg8[6]} K3
place_ports {seg8[7]} H4
startgroup
set_property package_pin "" [get_ports [list  {tab6[5]}]]
place_ports {seg8[7]} M2
endgroup
place_ports {seg8[7]} H4
place_ports {tab6[0]} M2
startgroup
set_property package_pin "" [get_ports [list  {tab6[4]}]]
place_ports {tab6[1]} N4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {tab6[3]}]]
place_ports {tab6[2]} L5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {tab6[1]}]]
place_ports {tab6[3]} N4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {tab6[3]}]]
place_ports {tab6[1]} N4
endgroup
place_ports {tab6[3]} L4
place_ports {tab6[4]} M16
place_ports {tab6[5]} M17
close [ open G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc w ]
add_files -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc
set_property target_constrs_file G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg8[7]} {seg8[6]} {seg8[5]} {seg8[4]} {seg8[3]} {seg8[2]} {seg8[1]} {seg8[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg8[7]} {seg8[6]} {seg8[5]} {seg8[4]} {seg8[3]} {seg8[2]} {seg8[1]} {seg8[0]}]]
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_2 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_2 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_2 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
export_ip_user_files -of_objects  [get_files G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc
close [ open G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZsz.xdc w ]
add_files -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZsz.xdc
set_property target_constrs_file G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZsz.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 09:40:24 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 09:40:24 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 09:44:54 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 09:44:54 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3307.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 10:02:06 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 10:02:06 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 10:04:04 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 10:04:04 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 10:15:17 2024] Launched synth_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/synth_1/runme.log
[Fri Dec 13 10:15:17 2024] Launched impl_1...
Run output will be captured here: G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 10:20:20 2024...
