# do teste.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:59 on Nov 18,2016
# vlog -work work teste.vo 
# -- Compiling module teste
# -- Compiling module hard_block
# 
# Top level modules:
# 	teste
# End time: 00:34:59 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:00 on Nov 18,2016
# vlog -work work Waveform.vwf.vt 
# -- Compiling module teste_vlg_vec_tst
# 
# Top level modules:
# 	teste_vlg_vec_tst
# End time: 00:35:00 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.teste_vlg_vec_tst 
# Start time: 00:35:05 on Nov 18,2016
# Loading work.teste_vlg_vec_tst
# Loading work.teste
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# after#24
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /teste_vlg_vec_tst
# End time: 00:35:09 on Nov 18,2016, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
