

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Thu Jul 10 17:06:42 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64312|    64312| 0.643 ms | 0.643 ms |  64312|  64312|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 2  |    62735|    62735|        26|         10|          1|  6272|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   2128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    492|    -|
|Register         |        0|      -|    1380|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|    1380|   2812|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_V_U  |conv1_temp_V  |        1|  0|   0|    0|   784|    8|     1|         6272|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |              |        1|  0|   0|    0|   784|    8|     1|         6272|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_183_fu_1798_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_184_fu_1826_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_185_fu_1854_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_186_fu_1882_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_187_fu_1910_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_188_fu_1937_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_189_fu_1965_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_190_fu_1993_p2           |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_fu_1771_p2               |     *    |      0|  0|  41|           8|           8|
    |add_ln1117_72_fu_1478_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_73_fu_1536_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_74_fu_1567_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_75_fu_1604_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_76_fu_1660_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_77_fu_1712_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_78_fu_1727_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_79_fu_1742_p2            |     +    |      0|  0|  41|          34|          34|
    |add_ln1117_fu_1402_p2               |     +    |      0|  0|  41|          34|          34|
    |add_ln19_1_fu_1493_p2               |     +    |      0|  0|  15|           2|           8|
    |add_ln19_2_fu_1582_p2               |     +    |      0|  0|  15|           1|           8|
    |add_ln19_3_fu_1643_p2               |     +    |      0|  0|  15|           2|           8|
    |add_ln19_4_fu_1682_p2               |     +    |      0|  0|  15|           1|           8|
    |add_ln19_5_fu_1695_p2               |     +    |      0|  0|  15|           2|           8|
    |add_ln19_6_fu_851_p2                |     +    |      0|  0|  17|           1|          13|
    |add_ln19_7_fu_871_p2                |     +    |      0|  0|  13|           1|           4|
    |add_ln19_fu_1452_p2                 |     +    |      0|  0|  15|           1|           8|
    |add_ln203_fu_1431_p2                |     +    |      0|  0|  41|          34|          34|
    |add_ln21_fu_1254_p2                 |     +    |      0|  0|  14|           1|          10|
    |add_ln25_fu_1239_p2                 |     +    |      0|  0|  40|          33|          33|
    |add_ln34_2_fu_1081_p2               |     +    |      0|  0|  15|           1|           5|
    |add_ln34_3_fu_1145_p2               |     +    |      0|  0|  15|           2|           6|
    |add_ln34_4_fu_1165_p2               |     +    |      0|  0|  15|           2|           5|
    |add_ln34_fu_735_p2                  |     +    |      0|  0|  15|           2|           6|
    |add_ln35_fu_1371_p2                 |     +    |      0|  0|  15|           2|           6|
    |add_ln38_1_fu_1468_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_2_fu_1526_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_3_fu_1558_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_4_fu_1595_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_5_fu_1619_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_6_fu_1627_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_7_fu_1631_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_8_fu_1639_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln38_fu_1391_p2                 |     +    |      0|  0|  13|          11|          11|
    |add_ln42_1_fu_671_p2                |     +    |      0|  0|  15|           2|           6|
    |add_ln42_2_fu_971_p2                |     +    |      0|  0|  15|           1|           6|
    |add_ln42_3_fu_1003_p2               |     +    |      0|  0|  15|           2|           6|
    |add_ln42_fu_647_p2                  |     +    |      0|  0|  15|           1|           6|
    |add_ln49_1_fu_1139_p2               |     +    |      0|  0|  15|           9|           9|
    |add_ln49_fu_703_p2                  |     +    |      0|  0|  15|           9|           9|
    |add_ln703_183_fu_1814_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_184_fu_1842_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_185_fu_1870_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_186_fu_1898_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_187_fu_1926_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_188_fu_1953_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_189_fu_1981_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_190_fu_2009_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_fu_1787_p2                |     +    |      0|  0|  15|           8|           8|
    |h_fu_773_p2                         |     +    |      0|  0|  15|           1|           5|
    |i_fu_561_p2                         |     +    |      0|  0|  14|          10|           1|
    |outIdx_fu_1417_p2                   |     +    |      0|  0|  19|          14|          14|
    |w_fu_1506_p2                        |     +    |      0|  0|  15|           5|           1|
    |sub_ln38_1_fu_803_p2                |     -    |      0|  0|  13|          11|          11|
    |sub_ln38_2_fu_839_p2                |     -    |      0|  0|  13|          11|          11|
    |sub_ln38_3_fu_1111_p2               |     -    |      0|  0|  13|          11|          11|
    |sub_ln38_4_fu_1352_p2               |     -    |      0|  0|  13|          11|          11|
    |sub_ln38_5_fu_1217_p2               |     -    |      0|  0|  13|          11|          11|
    |sub_ln38_fu_767_p2                  |     -    |      0|  0|  13|          11|          11|
    |sub_ln42_1_fu_641_p2                |     -    |      0|  0|  15|           8|           8|
    |sub_ln42_2_fu_665_p2                |     -    |      0|  0|  15|           8|           8|
    |sub_ln42_3_fu_689_p2                |     -    |      0|  0|  15|           8|           8|
    |sub_ln42_4_fu_939_p2                |     -    |      0|  0|  15|           6|           6|
    |sub_ln42_5_fu_957_p2                |     -    |      0|  0|  15|           8|           8|
    |sub_ln42_6_fu_989_p2                |     -    |      0|  0|  15|           8|           8|
    |sub_ln42_7_fu_1021_p2               |     -    |      0|  0|  15|           8|           8|
    |sub_ln42_fu_623_p2                  |     -    |      0|  0|  15|           6|           6|
    |sub_ln49_1_fu_729_p2                |     -    |      0|  0|  19|          14|          14|
    |sub_ln49_2_fu_925_p2                |     -    |      0|  0|  15|           9|           9|
    |sub_ln49_3_fu_1285_p2               |     -    |      0|  0|  19|          14|          14|
    |sub_ln49_4_fu_1321_p2               |     -    |      0|  0|  19|          14|          14|
    |sub_ln49_fu_617_p2                  |     -    |      0|  0|  15|           9|           9|
    |and_ln19_1_fu_1075_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_1041_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln37_1_fu_1521_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln37_2_fu_1623_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln37_3_fu_1635_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_1386_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage9_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage2_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage3_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage4_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage5_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage6_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage7_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage5_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op234_readreq_state12  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op250_readreq_state13  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op266_readreq_state14  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op282_readreq_state15  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op327_readreq_state17  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op348_readreq_state18  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op364_readreq_state19  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op382_readreq_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op391_read_state21     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op406_read_state22     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op432_read_state24     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op442_read_state25     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op453_read_state26     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op463_read_state27     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_555_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln1494_fu_2019_p2              |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln19_fu_845_p2                 |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln21_fu_857_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln23_fu_1069_p2                |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_1_fu_1381_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln37_2_fu_1515_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_3_fu_809_p2               |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_4_fu_1151_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln37_5_fu_1179_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_fu_741_p2                 |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_1055_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln21_fu_1117_p2                  |    or    |      0|  0|   2|           1|           1|
    |select_ln19_1_fu_881_p3             |  select  |      0|  0|   4|           1|           4|
    |select_ln19_2_fu_931_p3             |  select  |      0|  0|   9|           1|           9|
    |select_ln19_3_fu_963_p3             |  select  |      0|  0|   8|           1|           8|
    |select_ln19_4_fu_995_p3             |  select  |      0|  0|   8|           1|           8|
    |select_ln19_5_fu_1027_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln19_6_fu_1291_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln19_7_fu_1297_p3            |  select  |      0|  0|  11|           1|           6|
    |select_ln19_8_fu_1047_p3            |  select  |      0|  0|  11|           1|           1|
    |select_ln19_9_fu_1061_p3            |  select  |      0|  0|  11|           1|           5|
    |select_ln19_fu_863_p3               |  select  |      0|  0|   5|           1|           1|
    |select_ln21_1_fu_1327_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln21_2_fu_1157_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln21_3_fu_1358_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln21_4_fu_1171_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln21_5_fu_1185_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln21_6_fu_1223_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln21_7_fu_1231_p3            |  select  |      0|  0|   5|           1|           5|
    |select_ln21_8_fu_1446_p3            |  select  |      0|  0|  10|           1|           1|
    |select_ln21_fu_1123_p3              |  select  |      0|  0|   5|           1|           1|
    |select_ln50_fu_2025_p3              |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln19_fu_1035_p2                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|2128|        1031|        1205|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_co_0_phi_fu_420_p4              |    9|          2|    4|          8|
    |ap_phi_mux_h_0_phi_fu_442_p4               |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten94_phi_fu_409_p4  |    9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_431_p4    |    9|          2|   10|         20|
    |ap_phi_mux_w_0_phi_fu_453_p4               |    9|          2|    5|         10|
    |ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523   |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534   |   15|          3|    8|         24|
    |co_0_reg_416                               |    9|          2|    4|          8|
    |h_0_reg_438                                |    9|          2|    5|         10|
    |i_0_reg_393                                |    9|          2|   10|         20|
    |indvar_flatten94_reg_405                   |    9|          2|   13|         26|
    |indvar_flatten_reg_427                     |    9|          2|   10|         20|
    |input_V_blk_n_AR                           |    9|          2|    1|          2|
    |input_V_blk_n_AW                           |    9|          2|    1|          2|
    |input_V_blk_n_B                            |    9|          2|    1|          2|
    |input_V_blk_n_R                            |    9|          2|    1|          2|
    |input_V_blk_n_W                            |    9|          2|    1|          2|
    |m_axi_input_V_ARADDR                       |   53|         12|   32|        384|
    |m_axi_input_V_ARLEN                        |   15|          3|   32|         96|
    |temp_V_address0                            |   50|         11|   10|        110|
    |w_0_reg_449                                |    9|          2|    5|         10|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  492|        105|  229|        983|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln19_6_reg_2109                       |  13|   0|   13|          0|
    |add_ln21_reg_2217                         |  10|   0|   10|          0|
    |add_ln34_3_reg_2174                       |   6|   0|    6|          0|
    |add_ln38_5_reg_2355                       |  11|   0|   11|          0|
    |add_ln38_6_reg_2364                       |  11|   0|   11|          0|
    |add_ln38_7_reg_2369                       |  11|   0|   11|          0|
    |add_ln38_8_reg_2378                       |  11|   0|   11|          0|
    |add_ln49_1_reg_2168                       |   9|   0|    9|          0|
    |add_ln703_186_reg_2503                    |   8|   0|    8|          0|
    |and_ln19_1_reg_2153                       |   1|   0|    1|          0|
    |and_ln37_1_reg_2308                       |   1|   0|    1|          0|
    |and_ln37_2_reg_2360                       |   1|   0|    1|          0|
    |and_ln37_2_reg_2360_pp0_iter1_reg         |   1|   0|    1|          0|
    |and_ln37_3_reg_2374                       |   1|   0|    1|          0|
    |and_ln37_3_reg_2374_pp0_iter1_reg         |   1|   0|    1|          0|
    |and_ln37_reg_2239                         |   1|   0|    1|          0|
    |ap_CS_fsm                                 |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534  |   8|   0|    8|          0|
    |bias_V_addr340_reg_2211                   |  32|   0|   32|          0|
    |bias_V_addr_74_read_reg_2463              |   8|   0|    8|          0|
    |bias_V_addr_74_reg_2281                   |  32|   0|   32|          0|
    |bias_V_addr_75_read_reg_2478              |   8|   0|    8|          0|
    |bias_V_addr_75_reg_2317                   |  32|   0|   32|          0|
    |bias_V_addr_76_read_reg_2488              |   8|   0|    8|          0|
    |bias_V_addr_76_reg_2333                   |  32|   0|   32|          0|
    |bias_V_addr_77_read_reg_2498              |   8|   0|    8|          0|
    |bias_V_addr_77_reg_2349                   |  32|   0|   32|          0|
    |bias_V_addr_78_read_reg_2509              |   8|   0|    8|          0|
    |bias_V_addr_78_reg_2393                   |  32|   0|   32|          0|
    |bias_V_addr_79_read_reg_2519              |   8|   0|    8|          0|
    |bias_V_addr_79_reg_2409                   |  32|   0|   32|          0|
    |bias_V_addr_80_read_reg_2529              |   8|   0|    8|          0|
    |bias_V_addr_80_reg_2415                   |  32|   0|   32|          0|
    |bias_V_addr_81_read_reg_2539              |   8|   0|    8|          0|
    |bias_V_addr_81_reg_2421                   |  32|   0|   32|          0|
    |bias_V_addr_82_reg_2254                   |  32|   0|   32|          0|
    |bias_V_addr_read_reg_2443                 |   8|   0|    8|          0|
    |bias_V_addr_reg_2248                      |  32|   0|   32|          0|
    |co_0_reg_416                              |   4|   0|    4|          0|
    |h_0_reg_438                               |   5|   0|    5|          0|
    |i_0_reg_393                               |  10|   0|   10|          0|
    |i_reg_2062                                |  10|   0|   10|          0|
    |icmp_ln19_reg_2105                        |   1|   0|    1|          0|
    |icmp_ln21_reg_2114                        |   1|   0|    1|          0|
    |icmp_ln37_1_reg_2234                      |   1|   0|    1|          0|
    |icmp_ln37_2_reg_2303                      |   1|   0|    1|          0|
    |indvar_flatten94_reg_405                  |  13|   0|   13|          0|
    |indvar_flatten_reg_427                    |  10|   0|   10|          0|
    |input_V_addr_read_reg_2067                |   8|   0|    8|          0|
    |select_ln19_1_reg_2121                    |   4|   0|    4|          0|
    |select_ln19_3_reg_2132                    |   8|   0|    8|          0|
    |select_ln19_4_reg_2139                    |   8|   0|    8|          0|
    |select_ln19_5_reg_2146                    |   8|   0|    8|          0|
    |select_ln21_2_reg_2180                    |   1|   0|    1|          0|
    |select_ln21_3_reg_2222                    |   9|   0|   11|          2|
    |select_ln21_4_reg_2186                    |   9|   0|   11|          2|
    |select_ln21_5_reg_2193                    |   1|   0|    1|          0|
    |select_ln21_6_reg_2199                    |   9|   0|   11|          2|
    |select_ln21_7_reg_2206                    |   5|   0|    5|          0|
    |select_ln21_8_reg_2260                    |  10|   0|   10|          0|
    |select_ln21_reg_2159                      |   5|   0|    5|          0|
    |select_ln50_reg_2549                      |   7|   0|    7|          0|
    |sext_ln1117_256_reg_2072                  |  33|   0|   33|          0|
    |sext_ln19_9_reg_2090                      |  34|   0|   34|          0|
    |sext_ln203_reg_2077                       |  34|   0|   34|          0|
    |sext_ln35_reg_2228                        |  11|   0|   11|          0|
    |sub_ln38_reg_2100                         |   9|   0|   11|          2|
    |sub_ln49_1_reg_2095                       |  12|   0|   14|          2|
    |sub_ln49_2_reg_2126                       |   7|   0|    9|          2|
    |sum_V_reg_2427                            |   8|   0|    8|          0|
    |temp_V_load_72_reg_2298                   |   8|   0|    8|          0|
    |temp_V_load_73_reg_2323                   |   8|   0|    8|          0|
    |temp_V_load_74_reg_2339                   |   8|   0|    8|          0|
    |temp_V_load_75_reg_2383                   |   8|   0|    8|          0|
    |temp_V_load_76_reg_2399                   |   8|   0|    8|          0|
    |temp_V_load_77_reg_2433                   |   8|   0|    8|          0|
    |temp_V_load_78_reg_2448                   |   8|   0|    8|          0|
    |temp_V_load_79_reg_2468                   |   8|   0|    8|          0|
    |temp_V_load_reg_2271                      |   8|   0|    8|          0|
    |w_0_reg_449                               |   5|   0|    5|          0|
    |w_reg_2287                                |   5|   0|    5|          0|
    |zext_ln23_1_reg_2265                      |   5|   0|   11|          6|
    |zext_ln35_reg_2292                        |   5|   0|   11|          6|
    |bias_V_addr_82_reg_2254                   |  64|  32|   32|          0|
    |icmp_ln19_reg_2105                        |  64|  32|    1|          0|
    |icmp_ln37_1_reg_2234                      |  64|  32|    1|          0|
    |icmp_ln37_2_reg_2303                      |  64|  32|    1|          0|
    |select_ln21_2_reg_2180                    |  64|  32|    1|          0|
    |select_ln21_5_reg_2193                    |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1380| 192| 1057|         24|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |        conv1        | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |        conv1        | return value |
|ap_start                |  in |    1| ap_ctrl_hs |        conv1        | return value |
|ap_done                 | out |    1| ap_ctrl_hs |        conv1        | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |        conv1        | return value |
|ap_ready                | out |    1| ap_ctrl_hs |        conv1        | return value |
|m_axi_input_V_AWVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WVALID    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WREADY    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WDATA     | out |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WSTRB     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WLAST     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WID       | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WUSER     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RDATA     |  in |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RLAST     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|input_V_offset          |  in |   32|   ap_none  |    input_V_offset   |    scalar    |
|outputConv_V_offset     |  in |   32|   ap_none  | outputConv_V_offset |    scalar    |
|weight_V_offset         |  in |   32|   ap_none  |   weight_V_offset   |    scalar    |
|bias_V_offset           |  in |   32|   ap_none  |    bias_V_offset    |    scalar    |
+------------------------+-----+-----+------------+---------------------+--------------+

