============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 24 2025  12:49:23 am
  Module:                 rapid_x_cpu
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5472 ps) Setup Check with Pin memory_unit_ir_data_in_reg[31]/CK->D
          Group: i_clk
     Startpoint: (R) memory_unit_dcache_line_read_reg[meta][tag][4]/CK
          Clock: (R) i_clk
       Endpoint: (F) memory_unit_ir_data_in_reg[31]/D
          Clock: (R) i_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    9890                  
      Launch Clock:-       0                  
         Data Path:-    4418                  
             Slack:=    5472                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  memory_unit_dcache_line_read_reg[meta][tag][4]/CK                      -       -      R     (arrival)   1966     -   400     0       0    (-,-) 
  memory_unit_dcache_line_read_reg[meta][tag][4]/Q                       -       CK->Q  R     DFFR_X1        4   8.4    23   138     138    (-,-) 
  g110910/ZN                                                             -       B->ZN  R     XNOR2_X1       1   1.9    20    66     205    (-,-) 
  g110489/ZN                                                             -       A3->ZN F     NAND4_X1       1   1.6    16    43     247    (-,-) 
  g110143__6417/ZN                                                       -       A1->ZN R     NOR4_X1        1   1.8    43    61     308    (-,-) 
  g110081__2883/ZN                                                       -       A1->ZN F     NAND4_X1       3   4.7    29    58     366    (-,-) 
  g110032__5107/ZN                                                       -       A1->ZN R     NAND2_X1       2   4.0    16    45     411    (-,-) 
  g110017__1881/ZN                                                       -       A1->ZN F     NAND3_X1       2   5.1    30    44     455    (-,-) 
  g109981__5122/ZN                                                       -       A->ZN  R     OAI21_X2       8  27.0    74    83     538    (-,-) 
  g109914__6260/ZN                                                       -       A1->ZN F     NAND2_X1       6  12.4    36    77     615    (-,-) 
  g109826__5477/ZN                                                       -       A->ZN  F     XNOR2_X1       1   1.8    14    73     689    (-,-) 
  g109598__2346/ZN                                                       -       A3->ZN F     OR4_X2        33  83.0    58   192     881    (-,-) 
  g109566__9315/Z                                                        -       S->Z   F     MUX2_X1        4   7.8    18   121    1002    (-,-) 
  g109448__8428/ZN                                                       -       A1->ZN R     AOI22_X1       2  14.2    83   115    1116    (-,-) 
  g109415/ZN                                                             -       A->ZN  F     INV_X8        98 242.5    44   157    1273    (-,-) 
  g109397__7098/Z                                                        -       B->Z   F     MUX2_X1        1   2.5    12   103    1376    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3533/Z  -       A->Z   F     XOR2_X1        1   3.0    24    69    1445    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3516/CO -       CI->CO F     FA_X1          1   3.0    15    95    1540    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3515/CO -       CI->CO F     FA_X1          1   3.0    15    91    1631    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3514/CO -       CI->CO F     FA_X1          1   3.0    15    91    1722    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3513/CO -       CI->CO F     FA_X1          1   3.0    15    91    1812    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3512/CO -       CI->CO F     FA_X1          1   3.0    15    91    1903    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3511/CO -       CI->CO F     FA_X1          1   3.0    15    91    1994    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3510/CO -       CI->CO F     FA_X1          1   3.0    15    91    2085    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3509/CO -       CI->CO F     FA_X1          1   3.0    15    91    2176    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3508/CO -       CI->CO F     FA_X1          1   3.0    15    91    2267    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3507/CO -       CI->CO F     FA_X1          1   3.0    15    91    2358    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3506/CO -       CI->CO F     FA_X1          1   3.0    15    91    2449    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3505/CO -       CI->CO F     FA_X1          1   3.0    15    91    2540    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3504/CO -       CI->CO F     FA_X1          1   3.0    15    91    2631    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3503/CO -       CI->CO F     FA_X1          1   3.0    15    91    2722    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3502/CO -       CI->CO F     FA_X1          1   3.0    15    91    2812    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3501/CO -       CI->CO F     FA_X1          1   3.0    15    91    2903    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3500/CO -       CI->CO F     FA_X1          1   3.0    15    91    2994    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3499/CO -       CI->CO F     FA_X1          1   3.0    15    91    3085    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3498/CO -       CI->CO F     FA_X1          1   3.0    15    91    3176    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3497/CO -       CI->CO F     FA_X1          1   3.0    15    91    3267    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3496/CO -       CI->CO F     FA_X1          1   3.0    15    91    3358    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3495/CO -       CI->CO F     FA_X1          1   3.0    15    91    3449    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3494/CO -       CI->CO F     FA_X1          1   3.0    15    91    3540    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3493/CO -       CI->CO F     FA_X1          1   3.0    15    91    3630    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3492/CO -       CI->CO F     FA_X1          1   3.0    15    91    3721    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3491/CO -       CI->CO F     FA_X1          1   3.0    15    91    3812    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3490/CO -       CI->CO F     FA_X1          1   3.0    15    91    3903    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3489/CO -       CI->CO F     FA_X1          1   3.0    15    91    3994    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3488/CO -       CI->CO F     FA_X1          1   3.0    15    91    4085    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3487/CO -       CI->CO F     FA_X1          1   3.0    15    91    4176    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3486/CO -       CI->CO F     FA_X1          1   2.4    14    89    4265    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3485/ZN -       A->ZN  F     XNOR2_X1       1   1.7    12    55    4320    (-,-) 
  g200278/ZN                                                             -       C1->ZN R     AOI221_X1      1   1.7    42    58    4378    (-,-) 
  ex_logic_g59/ZN                                                        -       I->ZN  F     TINV_X1        1   2.2    10    31    4409    (-,-) 
  memory_unit_ir_data_in_reg[31]/D                                       <<<     -      F     SDFFR_X1       1     -     -     9    4418    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

