$date
	Thu Oct 02 11:25:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SISO $end
$var wire 1 ! s_out $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ s_in $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ s_in $end
$var reg 4 % internal_data [3:0] $end
$var reg 1 ! s_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
x$
0#
1"
x!
$end
#5000
0!
b0 %
1#
#10000
0#
0"
#15000
bx000 %
1#
#20000
0#
1$
#25000
b1x00 %
1#
#30000
0#
#35000
b11x0 %
1#
#40000
0#
0$
#45000
b11x %
1#
#50000
0#
1$
#55000
x!
b1011 %
1#
#60000
0#
#65000
1!
b1101 %
1#
#70000
0#
#75000
b1110 %
1#
#80000
0#
#85000
0!
b1111 %
1#
#90000
0#
#95000
1!
1#
#100000
0#
1"
#105000
0!
b0 %
1#
#110000
0#
