// Seed: 2207336437
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri   module_1,
    input  tri0  id_1,
    input  uwire id_2,
    output wand  id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
  wire id_6;
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  initial begin
    id_1 = #1 1;
    id_1 = 1;
  end
  always @(posedge 1 or 1'h0 != 1) begin
    id_1 <= 1;
  end
  assign id_1 = id_0;
  wire id_3;
  wand id_4 = 1;
  module_0(
      id_3, id_3, id_4
  );
  wire id_5;
endmodule
