Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 11:14:39 2022
| Host         : RHIT-R90VFCAK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------+------------------------+------------------+----------------+
|            Clock Signal            |          Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------------------+--------------------------------+------------------------+------------------+----------------+
|  SystemClockUnit/inst/clk_out50Mhz | game_inst/missTimer[5]_i_1_n_0 | reset_IBUF             |                2 |              6 |
|  SystemClockUnit/inst/clk_out50Mhz | game_inst/paddlePosition       | reset_IBUF             |                2 |              8 |
|  SystemClockUnit/inst/clk_out50Mhz |                                | video_timer_inst/clear |                3 |             10 |
|  SystemClockUnit/inst/clk_out50Mhz | video_timer_inst/clear         | reset_IBUF             |                5 |             10 |
|  SystemClockUnit/inst/clk_out50Mhz |                                | reset_IBUF             |                8 |             12 |
|  SystemClockUnit/inst/clk_out50Mhz | video_timer_inst/endOfFrame    | reset_IBUF             |                4 |             19 |
+------------------------------------+--------------------------------+------------------------+------------------+----------------+


