Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\PROYECTO_NIOS\Escena1Toma1NIOS\DE0Nano_FreeRTOS\niosII.qsys --block-symbol-file --output-directory=C:\PROYECTO_NIOS\Escena1Toma1NIOS\DE0Nano_FreeRTOS\niosII --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DE0Nano_FreeRTOS/niosII.qsys
Progress: Reading input file
Progress: Adding IO_Pio [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module IO_Pio
Progress: Adding IO_Pio1 [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module IO_Pio1
Progress: Adding KEYS [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module KEYS
Progress: Adding LED_Pio [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module LED_Pio
Progress: Adding clock_50 [clock_source 17.0]
Progress: Parameterizing module clock_50
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding epcs [altera_avalon_epcs_flash_controller 17.0]
Progress: Parameterizing module epcs
Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag
Progress: Adding parallel_port_0 [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module parallel_port_0
Progress: Adding parallel_port_1 [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module parallel_port_1
Progress: Adding ram_clk [clock_source 17.0]
Progress: Parameterizing module ram_clk
Progress: Adding reloj_feo [altera_avalon_timer 17.0]
Progress: Parameterizing module reloj_feo
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding sys_clk [clock_source 17.0]
Progress: Parameterizing module sys_clk
Progress: Adding sys_clk_timer_n [altera_avalon_timer 17.0]
Progress: Parameterizing module sys_clk_timer_n
Progress: Adding sys_id [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sys_id
Progress: Adding sys_pll [altpll 17.0]
Progress: Parameterizing module sys_pll
Progress: Adding uart [altera_avalon_uart 17.0]
Progress: Parameterizing module uart
Progress: Adding uart_2 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.IO_Pio: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.IO_Pio1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.KEYS: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.LED_Pio: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: niosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.parallel_port_1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII.sys_id: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\PROYECTO_NIOS\Escena1Toma1NIOS\DE0Nano_FreeRTOS\niosII.qsys --synthesis=VERILOG --greybox --output-directory=C:\PROYECTO_NIOS\Escena1Toma1NIOS\DE0Nano_FreeRTOS\niosII\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DE0Nano_FreeRTOS/niosII.qsys
Progress: Reading input file
Progress: Adding IO_Pio [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module IO_Pio
Progress: Adding IO_Pio1 [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module IO_Pio1
Progress: Adding KEYS [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module KEYS
Progress: Adding LED_Pio [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module LED_Pio
Progress: Adding clock_50 [clock_source 17.0]
Progress: Parameterizing module clock_50
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding epcs [altera_avalon_epcs_flash_controller 17.0]
Progress: Parameterizing module epcs
Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag
Progress: Adding parallel_port_0 [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module parallel_port_0
Progress: Adding parallel_port_1 [altera_up_avalon_parallel_port 17.0]
Progress: Parameterizing module parallel_port_1
Progress: Adding ram_clk [clock_source 17.0]
Progress: Parameterizing module ram_clk
Progress: Adding reloj_feo [altera_avalon_timer 17.0]
Progress: Parameterizing module reloj_feo
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding sys_clk [clock_source 17.0]
Progress: Parameterizing module sys_clk
Progress: Adding sys_clk_timer_n [altera_avalon_timer 17.0]
Progress: Parameterizing module sys_clk_timer_n
Progress: Adding sys_id [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sys_id
Progress: Adding sys_pll [altpll 17.0]
Progress: Parameterizing module sys_pll
Progress: Adding uart [altera_avalon_uart 17.0]
Progress: Parameterizing module uart
Progress: Adding uart_2 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.IO_Pio: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.IO_Pio1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.KEYS: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.LED_Pio: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: niosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.parallel_port_1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: niosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII.sys_id: Time stamp will be automatically updated when this component is generated.
Info: niosII: Generating niosII "niosII" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_009.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: IO_Pio: Starting Generation of Parallel Port
Info: IO_Pio: "niosII" instantiated altera_up_avalon_parallel_port "IO_Pio"
Info: IO_Pio1: Starting Generation of Parallel Port
Info: IO_Pio1: "niosII" instantiated altera_up_avalon_parallel_port "IO_Pio1"
Info: KEYS: Starting Generation of Parallel Port
Info: KEYS: "niosII" instantiated altera_up_avalon_parallel_port "KEYS"
Info: cpu: "niosII" instantiated altera_nios2_gen2 "cpu"
Info: epcs: Starting RTL generation for module 'niosII_epcs'
Info: epcs:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0004_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0004_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'niosII_epcs'
Info: epcs: "niosII" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: jtag: Starting RTL generation for module 'niosII_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0005_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0005_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'niosII_jtag'
Info: jtag: "niosII" instantiated altera_avalon_jtag_uart "jtag"
Info: parallel_port_0: Starting Generation of Parallel Port
Info: parallel_port_0: "niosII" instantiated altera_up_avalon_parallel_port "parallel_port_0"
Info: reloj_feo: Starting RTL generation for module 'niosII_reloj_feo'
Info: reloj_feo:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_reloj_feo --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0007_reloj_feo_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0007_reloj_feo_gen//niosII_reloj_feo_component_configuration.pl  --do_build_sim=0  ]
Info: reloj_feo: Done RTL generation for module 'niosII_reloj_feo'
Info: reloj_feo: "niosII" instantiated altera_avalon_timer "reloj_feo"
Info: sdram: Starting RTL generation for module 'niosII_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0008_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'niosII_sdram'
Info: sdram: "niosII" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_clk_timer_n: Starting RTL generation for module 'niosII_sys_clk_timer_n'
Info: sys_clk_timer_n:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer_n --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0009_sys_clk_timer_n_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0009_sys_clk_timer_n_gen//niosII_sys_clk_timer_n_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer_n: Done RTL generation for module 'niosII_sys_clk_timer_n'
Info: sys_clk_timer_n: "niosII" instantiated altera_avalon_timer "sys_clk_timer_n"
Info: sys_id: "niosII" instantiated altera_avalon_sysid_qsys "sys_id"
Info: sys_pll: "niosII" instantiated altpll "sys_pll"
Info: uart: Starting RTL generation for module 'niosII_uart'
Info: uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=niosII_uart --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0013_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0013_uart_gen//niosII_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'niosII_uart'
Info: uart: "niosII" instantiated altera_avalon_uart "uart"
Info: uart_2: Starting RTL generation for module 'niosII_uart_2'
Info: uart_2:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=niosII_uart_2 --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0014_uart_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0014_uart_2_gen//niosII_uart_2_component_configuration.pl  --do_build_sim=0  ]
Info: uart_2: Done RTL generation for module 'niosII_uart_2'
Info: uart_2: "niosII" instantiated altera_avalon_uart "uart_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosII" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "niosII" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "niosII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/OSCARA~1/AppData/Local/Temp/alt7472_2148938103555448982.dir/0018_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.11.01 21:45:46 (*) Starting Nios II generation
Info: cpu: # 2017.11.01 21:45:46 (*)   Checking for plaintext license.
Info: cpu: # 2017.11.01 21:45:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.11.01 21:45:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.01 21:45:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.11.01 21:45:47 (*)   Plaintext license not found.
Info: cpu: # 2017.11.01 21:45:47 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.11.01 21:45:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.11.01 21:45:47 (*)   Creating all objects for CPU
Info: cpu: # 2017.11.01 21:45:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.11.01 21:45:49 (*)   Creating plain-text RTL
Info: cpu: # 2017.11.01 21:45:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file C:/PROYECTO_NIOS/Escena1Toma1NIOS/DE0Nano_FreeRTOS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROYECTO_NIOS/Escena1Toma1NIOS/DE0Nano_FreeRTOS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/PROYECTO_NIOS/Escena1Toma1NIOS/DE0Nano_FreeRTOS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/PROYECTO_NIOS/Escena1Toma1NIOS/DE0Nano_FreeRTOS/niosII/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/PROYECTO_NIOS/Escena1Toma1NIOS/DE0Nano_FreeRTOS/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/PROYECTO_NIOS/Escena1Toma1NIOS/DE0Nano_FreeRTOS/niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: niosII: Done "niosII" with 46 modules, 71 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
