
Dashboard_1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c20  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000041d8  08006e08  08006e08  00016e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800afe0  0800afe0  0001afe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800afe4  0800afe4  0001afe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000218  20000000  0800afe8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000424  20000218  0800b200  00020218  2**3
                  ALLOC
  7 ._user_heap_stack 00000604  2000063c  0800b200  0002063c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002251e  00000000  00000000  00020241  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004540  00000000  00000000  0004275f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0001225d  00000000  00000000  00046c9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001800  00000000  00000000  00058f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001700  00000000  00000000  0005a700  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00018db2  00000000  00000000  0005be00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000121c0  00000000  00000000  00074bb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000888ed  00000000  00000000  00086d72  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  0010f65f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004da0  00000000  00000000  0010f6dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000218 	.word	0x20000218
 8000204:	00000000 	.word	0x00000000
 8000208:	08006df0 	.word	0x08006df0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000021c 	.word	0x2000021c
 8000224:	08006df0 	.word	0x08006df0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba0:	b510      	push	{r4, lr}
 8000ba2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <HAL_InitTick+0x40>)
 8000ba6:	7818      	ldrb	r0, [r3, #0]
 8000ba8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bac:	fbb3 f3f0 	udiv	r3, r3, r0
 8000bb0:	4a0c      	ldr	r2, [pc, #48]	; (8000be4 <HAL_InitTick+0x44>)
 8000bb2:	6810      	ldr	r0, [r2, #0]
 8000bb4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bb8:	f000 f896 	bl	8000ce8 <HAL_SYSTICK_Config>
 8000bbc:	b968      	cbnz	r0, 8000bda <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bbe:	2c0f      	cmp	r4, #15
 8000bc0:	d901      	bls.n	8000bc6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	e00a      	b.n	8000bdc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	4621      	mov	r1, r4
 8000bca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bce:	f000 f857 	bl	8000c80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd2:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <HAL_InitTick+0x48>)
 8000bd4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	e000      	b.n	8000bdc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000bda:	2001      	movs	r0, #1
}
 8000bdc:	bd10      	pop	{r4, pc}
 8000bde:	bf00      	nop
 8000be0:	20000000 	.word	0x20000000
 8000be4:	20000044 	.word	0x20000044
 8000be8:	20000004 	.word	0x20000004

08000bec <HAL_Init>:
{
 8000bec:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bee:	4a07      	ldr	r2, [pc, #28]	; (8000c0c <HAL_Init+0x20>)
 8000bf0:	6813      	ldr	r3, [r2, #0]
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf8:	2003      	movs	r0, #3
 8000bfa:	f000 f82f 	bl	8000c5c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff ffce 	bl	8000ba0 <HAL_InitTick>
  HAL_MspInit();
 8000c04:	f003 fdd8 	bl	80047b8 <HAL_MspInit>
}
 8000c08:	2000      	movs	r0, #0
 8000c0a:	bd08      	pop	{r3, pc}
 8000c0c:	40022000 	.word	0x40022000

08000c10 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c10:	4a03      	ldr	r2, [pc, #12]	; (8000c20 <HAL_IncTick+0x10>)
 8000c12:	6811      	ldr	r1, [r2, #0]
 8000c14:	4b03      	ldr	r3, [pc, #12]	; (8000c24 <HAL_IncTick+0x14>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	440b      	add	r3, r1
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	200003f8 	.word	0x200003f8
 8000c24:	20000000 	.word	0x20000000

08000c28 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c28:	4b01      	ldr	r3, [pc, #4]	; (8000c30 <HAL_GetTick+0x8>)
 8000c2a:	6818      	ldr	r0, [r3, #0]
}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	200003f8 	.word	0x200003f8

08000c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c34:	b538      	push	{r3, r4, r5, lr}
 8000c36:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c38:	f7ff fff6 	bl	8000c28 <HAL_GetTick>
 8000c3c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c3e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8000c42:	d002      	beq.n	8000c4a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <HAL_Delay+0x24>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c4a:	f7ff ffed 	bl	8000c28 <HAL_GetTick>
 8000c4e:	1b40      	subs	r0, r0, r5
 8000c50:	42a0      	cmp	r0, r4
 8000c52:	d3fa      	bcc.n	8000c4a <HAL_Delay+0x16>
  {
  }
}
 8000c54:	bd38      	pop	{r3, r4, r5, pc}
 8000c56:	bf00      	nop
 8000c58:	20000000 	.word	0x20000000

08000c5c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c5c:	4a07      	ldr	r2, [pc, #28]	; (8000c7c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c5e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c60:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c64:	041b      	lsls	r3, r3, #16
 8000c66:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c68:	0200      	lsls	r0, r0, #8
 8000c6a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c6e:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8000c70:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000c74:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000c78:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000c7a:	4770      	bx	lr
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c80:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c82:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <HAL_NVIC_SetPriority+0x60>)
 8000c84:	68db      	ldr	r3, [r3, #12]
 8000c86:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c8a:	f1c3 0407 	rsb	r4, r3, #7
 8000c8e:	2c04      	cmp	r4, #4
 8000c90:	bf28      	it	cs
 8000c92:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c94:	1d1d      	adds	r5, r3, #4
 8000c96:	2d06      	cmp	r5, #6
 8000c98:	d918      	bls.n	8000ccc <HAL_NVIC_SetPriority+0x4c>
 8000c9a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c9c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8000ca0:	fa05 f404 	lsl.w	r4, r5, r4
 8000ca4:	ea21 0104 	bic.w	r1, r1, r4
 8000ca8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000caa:	fa05 f303 	lsl.w	r3, r5, r3
 8000cae:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000cb4:	2800      	cmp	r0, #0
 8000cb6:	db0b      	blt.n	8000cd0 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb8:	0109      	lsls	r1, r1, #4
 8000cba:	b2c9      	uxtb	r1, r1
 8000cbc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000cc0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000cc4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000cc8:	bc30      	pop	{r4, r5}
 8000cca:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ccc:	2300      	movs	r3, #0
 8000cce:	e7e5      	b.n	8000c9c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd0:	f000 000f 	and.w	r0, r0, #15
 8000cd4:	0109      	lsls	r1, r1, #4
 8000cd6:	b2c9      	uxtb	r1, r1
 8000cd8:	4b02      	ldr	r3, [pc, #8]	; (8000ce4 <HAL_NVIC_SetPriority+0x64>)
 8000cda:	5419      	strb	r1, [r3, r0]
 8000cdc:	e7f4      	b.n	8000cc8 <HAL_NVIC_SetPriority+0x48>
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00
 8000ce4:	e000ed14 	.word	0xe000ed14

08000ce8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce8:	3801      	subs	r0, #1
 8000cea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cee:	d20a      	bcs.n	8000d06 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_SYSTICK_Config+0x24>)
 8000cf2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf4:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <HAL_SYSTICK_Config+0x28>)
 8000cf6:	21f0      	movs	r1, #240	; 0xf0
 8000cf8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d00:	2207      	movs	r2, #7
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d06:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000e010 	.word	0xe000e010
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d14:	b4f0      	push	{r4, r5, r6, r7}
 8000d16:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d18:	2600      	movs	r6, #0
  uint32_t position = 0x00u;
 8000d1a:	4632      	mov	r2, r6
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d1c:	e0ab      	b.n	8000e76 <HAL_GPIO_Init+0x162>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d1e:	2d00      	cmp	r5, #0
 8000d20:	d063      	beq.n	8000dea <HAL_GPIO_Init+0xd6>
 8000d22:	2d01      	cmp	r5, #1
 8000d24:	d100      	bne.n	8000d28 <HAL_GPIO_Init+0x14>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d26:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d28:	2bff      	cmp	r3, #255	; 0xff
 8000d2a:	d872      	bhi.n	8000e12 <HAL_GPIO_Init+0xfe>
 8000d2c:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d2e:	2bff      	cmp	r3, #255	; 0xff
 8000d30:	d872      	bhi.n	8000e18 <HAL_GPIO_Init+0x104>
 8000d32:	0095      	lsls	r5, r2, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d34:	f8dc 4000 	ldr.w	r4, [ip]
 8000d38:	270f      	movs	r7, #15
 8000d3a:	40af      	lsls	r7, r5
 8000d3c:	ea24 0407 	bic.w	r4, r4, r7
 8000d40:	fa06 f505 	lsl.w	r5, r6, r5
 8000d44:	432c      	orrs	r4, r5
 8000d46:	f8cc 4000 	str.w	r4, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d4a:	684c      	ldr	r4, [r1, #4]
 8000d4c:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8000d50:	f000 8090 	beq.w	8000e74 <HAL_GPIO_Init+0x160>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d54:	4c66      	ldr	r4, [pc, #408]	; (8000ef0 <HAL_GPIO_Init+0x1dc>)
 8000d56:	69a5      	ldr	r5, [r4, #24]
 8000d58:	f045 0501 	orr.w	r5, r5, #1
 8000d5c:	61a5      	str	r5, [r4, #24]
 8000d5e:	69a4      	ldr	r4, [r4, #24]
 8000d60:	f004 0401 	and.w	r4, r4, #1
 8000d64:	9401      	str	r4, [sp, #4]
 8000d66:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8000d68:	0895      	lsrs	r5, r2, #2
 8000d6a:	1caf      	adds	r7, r5, #2
 8000d6c:	4c61      	ldr	r4, [pc, #388]	; (8000ef4 <HAL_GPIO_Init+0x1e0>)
 8000d6e:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d72:	f002 0403 	and.w	r4, r2, #3
 8000d76:	00a7      	lsls	r7, r4, #2
 8000d78:	240f      	movs	r4, #15
 8000d7a:	40bc      	lsls	r4, r7
 8000d7c:	ea2c 0c04 	bic.w	ip, ip, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d80:	4c5d      	ldr	r4, [pc, #372]	; (8000ef8 <HAL_GPIO_Init+0x1e4>)
 8000d82:	42a0      	cmp	r0, r4
 8000d84:	d04e      	beq.n	8000e24 <HAL_GPIO_Init+0x110>
 8000d86:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d8a:	42a0      	cmp	r0, r4
 8000d8c:	f000 808c 	beq.w	8000ea8 <HAL_GPIO_Init+0x194>
 8000d90:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d94:	42a0      	cmp	r0, r4
 8000d96:	f000 8089 	beq.w	8000eac <HAL_GPIO_Init+0x198>
 8000d9a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d9e:	42a0      	cmp	r0, r4
 8000da0:	f000 8086 	beq.w	8000eb0 <HAL_GPIO_Init+0x19c>
 8000da4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000da8:	42a0      	cmp	r0, r4
 8000daa:	f000 8083 	beq.w	8000eb4 <HAL_GPIO_Init+0x1a0>
 8000dae:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000db2:	42a0      	cmp	r0, r4
 8000db4:	d034      	beq.n	8000e20 <HAL_GPIO_Init+0x10c>
 8000db6:	2406      	movs	r4, #6
 8000db8:	e035      	b.n	8000e26 <HAL_GPIO_Init+0x112>
      switch (GPIO_Init->Mode)
 8000dba:	4f50      	ldr	r7, [pc, #320]	; (8000efc <HAL_GPIO_Init+0x1e8>)
 8000dbc:	42bd      	cmp	r5, r7
 8000dbe:	d014      	beq.n	8000dea <HAL_GPIO_Init+0xd6>
 8000dc0:	d90b      	bls.n	8000dda <HAL_GPIO_Init+0xc6>
 8000dc2:	4f4f      	ldr	r7, [pc, #316]	; (8000f00 <HAL_GPIO_Init+0x1ec>)
 8000dc4:	42bd      	cmp	r5, r7
 8000dc6:	d010      	beq.n	8000dea <HAL_GPIO_Init+0xd6>
 8000dc8:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000dcc:	42bd      	cmp	r5, r7
 8000dce:	d00c      	beq.n	8000dea <HAL_GPIO_Init+0xd6>
 8000dd0:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000dd4:	42bd      	cmp	r5, r7
 8000dd6:	d1a7      	bne.n	8000d28 <HAL_GPIO_Init+0x14>
 8000dd8:	e007      	b.n	8000dea <HAL_GPIO_Init+0xd6>
 8000dda:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000dde:	42bd      	cmp	r5, r7
 8000de0:	d003      	beq.n	8000dea <HAL_GPIO_Init+0xd6>
 8000de2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000de6:	42bd      	cmp	r5, r7
 8000de8:	d19e      	bne.n	8000d28 <HAL_GPIO_Init+0x14>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dea:	688d      	ldr	r5, [r1, #8]
 8000dec:	b17d      	cbz	r5, 8000e0e <HAL_GPIO_Init+0xfa>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000dee:	2d01      	cmp	r5, #1
 8000df0:	d008      	beq.n	8000e04 <HAL_GPIO_Init+0xf0>
            GPIOx->BRR = ioposition;
 8000df2:	6144      	str	r4, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000df4:	2608      	movs	r6, #8
 8000df6:	e797      	b.n	8000d28 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000df8:	68ce      	ldr	r6, [r1, #12]
 8000dfa:	3608      	adds	r6, #8
          break;
 8000dfc:	e794      	b.n	8000d28 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000dfe:	68ce      	ldr	r6, [r1, #12]
 8000e00:	360c      	adds	r6, #12
          break;
 8000e02:	e791      	b.n	8000d28 <HAL_GPIO_Init+0x14>
            GPIOx->BSRR = ioposition;
 8000e04:	6104      	str	r4, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e06:	2608      	movs	r6, #8
 8000e08:	e78e      	b.n	8000d28 <HAL_GPIO_Init+0x14>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	e78c      	b.n	8000d28 <HAL_GPIO_Init+0x14>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e0e:	2604      	movs	r6, #4
 8000e10:	e78a      	b.n	8000d28 <HAL_GPIO_Init+0x14>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e12:	f100 0c04 	add.w	ip, r0, #4
 8000e16:	e78a      	b.n	8000d2e <HAL_GPIO_Init+0x1a>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e18:	f1a2 0508 	sub.w	r5, r2, #8
 8000e1c:	00ad      	lsls	r5, r5, #2
 8000e1e:	e789      	b.n	8000d34 <HAL_GPIO_Init+0x20>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e20:	2405      	movs	r4, #5
 8000e22:	e000      	b.n	8000e26 <HAL_GPIO_Init+0x112>
 8000e24:	2400      	movs	r4, #0
 8000e26:	40bc      	lsls	r4, r7
 8000e28:	ea44 040c 	orr.w	r4, r4, ip
        AFIO->EXTICR[position >> 2u] = temp;
 8000e2c:	3502      	adds	r5, #2
 8000e2e:	4f31      	ldr	r7, [pc, #196]	; (8000ef4 <HAL_GPIO_Init+0x1e0>)
 8000e30:	f847 4025 	str.w	r4, [r7, r5, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e34:	684c      	ldr	r4, [r1, #4]
 8000e36:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8000e3a:	d03d      	beq.n	8000eb8 <HAL_GPIO_Init+0x1a4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e3c:	4d31      	ldr	r5, [pc, #196]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000e3e:	682c      	ldr	r4, [r5, #0]
 8000e40:	431c      	orrs	r4, r3
 8000e42:	602c      	str	r4, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e44:	684c      	ldr	r4, [r1, #4]
 8000e46:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8000e4a:	d03b      	beq.n	8000ec4 <HAL_GPIO_Init+0x1b0>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e4c:	4d2d      	ldr	r5, [pc, #180]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000e4e:	686c      	ldr	r4, [r5, #4]
 8000e50:	431c      	orrs	r4, r3
 8000e52:	606c      	str	r4, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e54:	684c      	ldr	r4, [r1, #4]
 8000e56:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
 8000e5a:	d039      	beq.n	8000ed0 <HAL_GPIO_Init+0x1bc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e5c:	4d29      	ldr	r5, [pc, #164]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000e5e:	68ac      	ldr	r4, [r5, #8]
 8000e60:	431c      	orrs	r4, r3
 8000e62:	60ac      	str	r4, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e64:	684c      	ldr	r4, [r1, #4]
 8000e66:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
 8000e6a:	d037      	beq.n	8000edc <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e6c:	4d25      	ldr	r5, [pc, #148]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000e6e:	68ec      	ldr	r4, [r5, #12]
 8000e70:	4323      	orrs	r3, r4
 8000e72:	60eb      	str	r3, [r5, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8000e74:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e76:	680b      	ldr	r3, [r1, #0]
 8000e78:	fa33 f402 	lsrs.w	r4, r3, r2
 8000e7c:	d034      	beq.n	8000ee8 <HAL_GPIO_Init+0x1d4>
    ioposition = (0x01uL << position);
 8000e7e:	2401      	movs	r4, #1
 8000e80:	4094      	lsls	r4, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e82:	4023      	ands	r3, r4
    if (iocurrent == ioposition)
 8000e84:	429c      	cmp	r4, r3
 8000e86:	d1f5      	bne.n	8000e74 <HAL_GPIO_Init+0x160>
      switch (GPIO_Init->Mode)
 8000e88:	684d      	ldr	r5, [r1, #4]
 8000e8a:	2d12      	cmp	r5, #18
 8000e8c:	d0b7      	beq.n	8000dfe <HAL_GPIO_Init+0xea>
 8000e8e:	d894      	bhi.n	8000dba <HAL_GPIO_Init+0xa6>
 8000e90:	2d02      	cmp	r5, #2
 8000e92:	d0b1      	beq.n	8000df8 <HAL_GPIO_Init+0xe4>
 8000e94:	f67f af43 	bls.w	8000d1e <HAL_GPIO_Init+0xa>
 8000e98:	2d03      	cmp	r5, #3
 8000e9a:	d0b6      	beq.n	8000e0a <HAL_GPIO_Init+0xf6>
 8000e9c:	2d11      	cmp	r5, #17
 8000e9e:	f47f af43 	bne.w	8000d28 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ea2:	68ce      	ldr	r6, [r1, #12]
 8000ea4:	3604      	adds	r6, #4
          break;
 8000ea6:	e73f      	b.n	8000d28 <HAL_GPIO_Init+0x14>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ea8:	2401      	movs	r4, #1
 8000eaa:	e7bc      	b.n	8000e26 <HAL_GPIO_Init+0x112>
 8000eac:	2402      	movs	r4, #2
 8000eae:	e7ba      	b.n	8000e26 <HAL_GPIO_Init+0x112>
 8000eb0:	2403      	movs	r4, #3
 8000eb2:	e7b8      	b.n	8000e26 <HAL_GPIO_Init+0x112>
 8000eb4:	2404      	movs	r4, #4
 8000eb6:	e7b6      	b.n	8000e26 <HAL_GPIO_Init+0x112>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eb8:	4d12      	ldr	r5, [pc, #72]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000eba:	682c      	ldr	r4, [r5, #0]
 8000ebc:	ea24 0403 	bic.w	r4, r4, r3
 8000ec0:	602c      	str	r4, [r5, #0]
 8000ec2:	e7bf      	b.n	8000e44 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ec4:	4d0f      	ldr	r5, [pc, #60]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000ec6:	686c      	ldr	r4, [r5, #4]
 8000ec8:	ea24 0403 	bic.w	r4, r4, r3
 8000ecc:	606c      	str	r4, [r5, #4]
 8000ece:	e7c1      	b.n	8000e54 <HAL_GPIO_Init+0x140>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ed0:	4d0c      	ldr	r5, [pc, #48]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000ed2:	68ac      	ldr	r4, [r5, #8]
 8000ed4:	ea24 0403 	bic.w	r4, r4, r3
 8000ed8:	60ac      	str	r4, [r5, #8]
 8000eda:	e7c3      	b.n	8000e64 <HAL_GPIO_Init+0x150>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000edc:	4d09      	ldr	r5, [pc, #36]	; (8000f04 <HAL_GPIO_Init+0x1f0>)
 8000ede:	68ec      	ldr	r4, [r5, #12]
 8000ee0:	ea24 0303 	bic.w	r3, r4, r3
 8000ee4:	60eb      	str	r3, [r5, #12]
 8000ee6:	e7c5      	b.n	8000e74 <HAL_GPIO_Init+0x160>
  }
}
 8000ee8:	b002      	add	sp, #8
 8000eea:	bcf0      	pop	{r4, r5, r6, r7}
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	40010000 	.word	0x40010000
 8000ef8:	40010800 	.word	0x40010800
 8000efc:	10210000 	.word	0x10210000
 8000f00:	10310000 	.word	0x10310000
 8000f04:	40010400 	.word	0x40010400

08000f08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f08:	b912      	cbnz	r2, 8000f10 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f0a:	0409      	lsls	r1, r1, #16
 8000f0c:	6101      	str	r1, [r0, #16]
  }
}
 8000f0e:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8000f10:	6101      	str	r1, [r0, #16]
 8000f12:	4770      	bx	lr

08000f14 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000f14:	6803      	ldr	r3, [r0, #0]
 8000f16:	695a      	ldr	r2, [r3, #20]
 8000f18:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000f1c:	d011      	beq.n	8000f42 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8000f22:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8000f28:	2220      	movs	r2, #32
 8000f2a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000f2e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000f32:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000f34:	f042 0204 	orr.w	r2, r2, #4
 8000f38:	6402      	str	r2, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000f3a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    return HAL_ERROR;
 8000f3e:	2001      	movs	r0, #1
 8000f40:	4770      	bx	lr
  }
  return HAL_OK;
 8000f42:	2000      	movs	r0, #0
}
 8000f44:	4770      	bx	lr

08000f46 <I2C_WaitOnFlagUntilTimeout>:
{
 8000f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f48:	4606      	mov	r6, r0
 8000f4a:	460c      	mov	r4, r1
 8000f4c:	4617      	mov	r7, r2
 8000f4e:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f50:	e022      	b.n	8000f98 <I2C_WaitOnFlagUntilTimeout+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f52:	f7ff fe69 	bl	8000c28 <HAL_GetTick>
 8000f56:	9b06      	ldr	r3, [sp, #24]
 8000f58:	1ac0      	subs	r0, r0, r3
 8000f5a:	42a8      	cmp	r0, r5
 8000f5c:	d800      	bhi.n	8000f60 <I2C_WaitOnFlagUntilTimeout+0x1a>
 8000f5e:	b9dd      	cbnz	r5, 8000f98 <I2C_WaitOnFlagUntilTimeout+0x52>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8000f60:	2300      	movs	r3, #0
 8000f62:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8000f64:	2220      	movs	r2, #32
 8000f66:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8000f6a:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8000f6e:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8000f70:	f042 0220 	orr.w	r2, r2, #32
 8000f74:	6432      	str	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000f76:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        return HAL_ERROR;
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	e01a      	b.n	8000fb4 <I2C_WaitOnFlagUntilTimeout+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f7e:	6833      	ldr	r3, [r6, #0]
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	ea24 0303 	bic.w	r3, r4, r3
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	fab3 f383 	clz	r3, r3
 8000f8c:	095b      	lsrs	r3, r3, #5
 8000f8e:	429f      	cmp	r7, r3
 8000f90:	d10f      	bne.n	8000fb2 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8000f92:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8000f96:	d1dc      	bne.n	8000f52 <I2C_WaitOnFlagUntilTimeout+0xc>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f98:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d0ee      	beq.n	8000f7e <I2C_WaitOnFlagUntilTimeout+0x38>
 8000fa0:	6833      	ldr	r3, [r6, #0]
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	ea24 0303 	bic.w	r3, r4, r3
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	fab3 f383 	clz	r3, r3
 8000fae:	095b      	lsrs	r3, r3, #5
 8000fb0:	e7ed      	b.n	8000f8e <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8000fb2:	2000      	movs	r0, #0
}
 8000fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8000fb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fb8:	4604      	mov	r4, r0
 8000fba:	460d      	mov	r5, r1
 8000fbc:	4616      	mov	r6, r2
 8000fbe:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000fc0:	e03c      	b.n	800103c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fc8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000fca:	6823      	ldr	r3, [r4, #0]
 8000fcc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8000fd0:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000fd6:	2220      	movs	r2, #32
 8000fd8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000fdc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000fe0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000fe2:	f042 0204 	orr.w	r2, r2, #4
 8000fe6:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000fe8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8000fec:	2001      	movs	r0, #1
 8000fee:	e033      	b.n	8001058 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ff0:	f7ff fe1a 	bl	8000c28 <HAL_GetTick>
 8000ff4:	1bc0      	subs	r0, r0, r7
 8000ff6:	42b0      	cmp	r0, r6
 8000ff8:	d800      	bhi.n	8000ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
 8000ffa:	b9fe      	cbnz	r6, 800103c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001000:	2220      	movs	r2, #32
 8001002:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001006:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800100a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800100c:	f042 0220 	orr.w	r2, r2, #32
 8001010:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001012:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8001016:	2001      	movs	r0, #1
 8001018:	e01e      	b.n	8001058 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800101a:	6823      	ldr	r3, [r4, #0]
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	ea25 0303 	bic.w	r3, r5, r3
 8001022:	b29b      	uxth	r3, r3
 8001024:	3300      	adds	r3, #0
 8001026:	bf18      	it	ne
 8001028:	2301      	movne	r3, #1
 800102a:	b1a3      	cbz	r3, 8001056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800102c:	6823      	ldr	r3, [r4, #0]
 800102e:	695a      	ldr	r2, [r3, #20]
 8001030:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001034:	d1c5      	bne.n	8000fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
    if (Timeout != HAL_MAX_DELAY)
 8001036:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800103a:	d1d9      	bne.n	8000ff0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800103c:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8001040:	2b01      	cmp	r3, #1
 8001042:	d0ea      	beq.n	800101a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
 8001044:	6823      	ldr	r3, [r4, #0]
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	ea25 0303 	bic.w	r3, r5, r3
 800104c:	b29b      	uxth	r3, r3
 800104e:	3300      	adds	r3, #0
 8001050:	bf18      	it	ne
 8001052:	2301      	movne	r3, #1
 8001054:	e7e9      	b.n	800102a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
  return HAL_OK;
 8001056:	2000      	movs	r0, #0
}
 8001058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800105c <I2C_MasterRequestWrite>:
{
 800105c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800105e:	b083      	sub	sp, #12
 8001060:	4604      	mov	r4, r0
 8001062:	460f      	mov	r7, r1
 8001064:	4615      	mov	r5, r2
 8001066:	461e      	mov	r6, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001068:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800106a:	2b08      	cmp	r3, #8
 800106c:	d00d      	beq.n	800108a <I2C_MasterRequestWrite+0x2e>
 800106e:	2b01      	cmp	r3, #1
 8001070:	d00b      	beq.n	800108a <I2C_MasterRequestWrite+0x2e>
 8001072:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001076:	d008      	beq.n	800108a <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001078:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800107a:	2b12      	cmp	r3, #18
 800107c:	d10a      	bne.n	8001094 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800107e:	6802      	ldr	r2, [r0, #0]
 8001080:	6813      	ldr	r3, [r2, #0]
 8001082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001086:	6013      	str	r3, [r2, #0]
 8001088:	e004      	b.n	8001094 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800108a:	6822      	ldr	r2, [r4, #0]
 800108c:	6813      	ldr	r3, [r2, #0]
 800108e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001092:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001094:	9600      	str	r6, [sp, #0]
 8001096:	462b      	mov	r3, r5
 8001098:	2200      	movs	r2, #0
 800109a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800109e:	4620      	mov	r0, r4
 80010a0:	f7ff ff51 	bl	8000f46 <I2C_WaitOnFlagUntilTimeout>
 80010a4:	bb18      	cbnz	r0, 80010ee <I2C_MasterRequestWrite+0x92>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010a6:	6923      	ldr	r3, [r4, #16]
 80010a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80010ac:	d10d      	bne.n	80010ca <I2C_MasterRequestWrite+0x6e>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80010ae:	6823      	ldr	r3, [r4, #0]
 80010b0:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 80010b4:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80010b6:	4633      	mov	r3, r6
 80010b8:	462a      	mov	r2, r5
 80010ba:	4910      	ldr	r1, [pc, #64]	; (80010fc <I2C_MasterRequestWrite+0xa0>)
 80010bc:	4620      	mov	r0, r4
 80010be:	f7ff ff7a 	bl	8000fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80010c2:	4603      	mov	r3, r0
 80010c4:	b1a0      	cbz	r0, 80010f0 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e012      	b.n	80010f0 <I2C_MasterRequestWrite+0x94>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80010ca:	11fb      	asrs	r3, r7, #7
 80010cc:	6822      	ldr	r2, [r4, #0]
 80010ce:	f003 0306 	and.w	r3, r3, #6
 80010d2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80010d6:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80010d8:	4633      	mov	r3, r6
 80010da:	462a      	mov	r2, r5
 80010dc:	4908      	ldr	r1, [pc, #32]	; (8001100 <I2C_MasterRequestWrite+0xa4>)
 80010de:	4620      	mov	r0, r4
 80010e0:	f7ff ff69 	bl	8000fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80010e4:	b938      	cbnz	r0, 80010f6 <I2C_MasterRequestWrite+0x9a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80010e6:	6823      	ldr	r3, [r4, #0]
 80010e8:	b2ff      	uxtb	r7, r7
 80010ea:	611f      	str	r7, [r3, #16]
 80010ec:	e7e3      	b.n	80010b6 <I2C_MasterRequestWrite+0x5a>
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	b003      	add	sp, #12
 80010f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e7fa      	b.n	80010f0 <I2C_MasterRequestWrite+0x94>
 80010fa:	bf00      	nop
 80010fc:	00010002 	.word	0x00010002
 8001100:	00010008 	.word	0x00010008

08001104 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001104:	b570      	push	{r4, r5, r6, lr}
 8001106:	4604      	mov	r4, r0
 8001108:	460d      	mov	r5, r1
 800110a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800110c:	6823      	ldr	r3, [r4, #0]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001114:	d11c      	bne.n	8001150 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001116:	4620      	mov	r0, r4
 8001118:	f7ff fefc 	bl	8000f14 <I2C_IsAcknowledgeFailed>
 800111c:	b9d0      	cbnz	r0, 8001154 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800111e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8001122:	d0f3      	beq.n	800110c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001124:	f7ff fd80 	bl	8000c28 <HAL_GetTick>
 8001128:	1b80      	subs	r0, r0, r6
 800112a:	42a8      	cmp	r0, r5
 800112c:	d801      	bhi.n	8001132 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 800112e:	2d00      	cmp	r5, #0
 8001130:	d1ec      	bne.n	800110c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001132:	2300      	movs	r3, #0
 8001134:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001136:	2220      	movs	r2, #32
 8001138:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800113c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001140:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001142:	f042 0220 	orr.w	r2, r2, #32
 8001146:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001148:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800114c:	2001      	movs	r0, #1
 800114e:	e000      	b.n	8001152 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8001150:	2000      	movs	r0, #0
}
 8001152:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001154:	2001      	movs	r0, #1
 8001156:	e7fc      	b.n	8001152 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>

08001158 <I2C_RequestMemoryWrite>:
{
 8001158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	4604      	mov	r4, r0
 8001160:	4688      	mov	r8, r1
 8001162:	4616      	mov	r6, r2
 8001164:	461f      	mov	r7, r3
 8001166:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001168:	6802      	ldr	r2, [r0, #0]
 800116a:	6813      	ldr	r3, [r2, #0]
 800116c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001170:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001172:	9500      	str	r5, [sp, #0]
 8001174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001176:	2200      	movs	r2, #0
 8001178:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800117c:	f7ff fee3 	bl	8000f46 <I2C_WaitOnFlagUntilTimeout>
 8001180:	b120      	cbz	r0, 800118c <I2C_RequestMemoryWrite+0x34>
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
}
 8001184:	4618      	mov	r0, r3
 8001186:	b004      	add	sp, #16
 8001188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800118c:	6822      	ldr	r2, [r4, #0]
 800118e:	f008 03fe 	and.w	r3, r8, #254	; 0xfe
 8001192:	6113      	str	r3, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001194:	462b      	mov	r3, r5
 8001196:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001198:	4920      	ldr	r1, [pc, #128]	; (800121c <I2C_RequestMemoryWrite+0xc4>)
 800119a:	4620      	mov	r0, r4
 800119c:	f7ff ff0b 	bl	8000fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80011a0:	b108      	cbz	r0, 80011a6 <I2C_RequestMemoryWrite+0x4e>
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e7ee      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80011a6:	2300      	movs	r3, #0
 80011a8:	9303      	str	r3, [sp, #12]
 80011aa:	6823      	ldr	r3, [r4, #0]
 80011ac:	695a      	ldr	r2, [r3, #20]
 80011ae:	9203      	str	r2, [sp, #12]
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	9303      	str	r3, [sp, #12]
 80011b4:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80011b6:	462a      	mov	r2, r5
 80011b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80011ba:	4620      	mov	r0, r4
 80011bc:	f7ff ffa2 	bl	8001104 <I2C_WaitOnTXEFlagUntilTimeout>
 80011c0:	4603      	mov	r3, r0
 80011c2:	b158      	cbz	r0, 80011dc <I2C_RequestMemoryWrite+0x84>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d001      	beq.n	80011ce <I2C_RequestMemoryWrite+0x76>
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e7da      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011ce:	6822      	ldr	r2, [r4, #0]
 80011d0:	6813      	ldr	r3, [r2, #0]
 80011d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011d6:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e7d3      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80011dc:	2f01      	cmp	r7, #1
 80011de:	d00e      	beq.n	80011fe <I2C_RequestMemoryWrite+0xa6>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80011e0:	6823      	ldr	r3, [r4, #0]
 80011e2:	0a32      	lsrs	r2, r6, #8
 80011e4:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80011e6:	462a      	mov	r2, r5
 80011e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80011ea:	4620      	mov	r0, r4
 80011ec:	f7ff ff8a 	bl	8001104 <I2C_WaitOnTXEFlagUntilTimeout>
 80011f0:	4603      	mov	r3, r0
 80011f2:	b178      	cbz	r0, 8001214 <I2C_RequestMemoryWrite+0xbc>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d005      	beq.n	8001206 <I2C_RequestMemoryWrite+0xae>
      return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e7c2      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80011fe:	6822      	ldr	r2, [r4, #0]
 8001200:	b2f6      	uxtb	r6, r6
 8001202:	6116      	str	r6, [r2, #16]
 8001204:	e7be      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001206:	6822      	ldr	r2, [r4, #0]
 8001208:	6813      	ldr	r3, [r2, #0]
 800120a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800120e:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e7b7      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001214:	6822      	ldr	r2, [r4, #0]
 8001216:	b2f6      	uxtb	r6, r6
 8001218:	6116      	str	r6, [r2, #16]
 800121a:	e7b3      	b.n	8001184 <I2C_RequestMemoryWrite+0x2c>
 800121c:	00010002 	.word	0x00010002

08001220 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8001220:	b570      	push	{r4, r5, r6, lr}
 8001222:	4604      	mov	r4, r0
 8001224:	460d      	mov	r5, r1
 8001226:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001228:	6823      	ldr	r3, [r4, #0]
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	f013 0f04 	tst.w	r3, #4
 8001230:	d11c      	bne.n	800126c <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001232:	4620      	mov	r0, r4
 8001234:	f7ff fe6e 	bl	8000f14 <I2C_IsAcknowledgeFailed>
 8001238:	b9d0      	cbnz	r0, 8001270 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800123a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800123e:	d0f3      	beq.n	8001228 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001240:	f7ff fcf2 	bl	8000c28 <HAL_GetTick>
 8001244:	1b80      	subs	r0, r0, r6
 8001246:	42a8      	cmp	r0, r5
 8001248:	d801      	bhi.n	800124e <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800124a:	2d00      	cmp	r5, #0
 800124c:	d1ec      	bne.n	8001228 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800124e:	2300      	movs	r3, #0
 8001250:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001252:	2220      	movs	r2, #32
 8001254:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001258:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800125c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800125e:	f042 0220 	orr.w	r2, r2, #32
 8001262:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001264:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8001268:	2001      	movs	r0, #1
 800126a:	e000      	b.n	800126e <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 800126c:	2000      	movs	r0, #0
}
 800126e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001270:	2001      	movs	r0, #1
 8001272:	e7fc      	b.n	800126e <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

08001274 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001274:	2800      	cmp	r0, #0
 8001276:	f000 80be 	beq.w	80013f6 <HAL_I2C_Init+0x182>
{
 800127a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800127c:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800127e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001282:	2b00      	cmp	r3, #0
 8001284:	d06b      	beq.n	800135e <HAL_I2C_Init+0xea>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001286:	2324      	movs	r3, #36	; 0x24
 8001288:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800128c:	6822      	ldr	r2, [r4, #0]
 800128e:	6813      	ldr	r3, [r2, #0]
 8001290:	f023 0301 	bic.w	r3, r3, #1
 8001294:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001296:	f000 fd41 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800129a:	6862      	ldr	r2, [r4, #4]
 800129c:	4b58      	ldr	r3, [pc, #352]	; (8001400 <HAL_I2C_Init+0x18c>)
 800129e:	429a      	cmp	r2, r3
 80012a0:	d862      	bhi.n	8001368 <HAL_I2C_Init+0xf4>
 80012a2:	4b58      	ldr	r3, [pc, #352]	; (8001404 <HAL_I2C_Init+0x190>)
 80012a4:	4298      	cmp	r0, r3
 80012a6:	bf8c      	ite	hi
 80012a8:	2300      	movhi	r3, #0
 80012aa:	2301      	movls	r3, #1
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f040 80a4 	bne.w	80013fa <HAL_I2C_Init+0x186>
  freqrange = I2C_FREQRANGE(pclk1);
 80012b2:	4b55      	ldr	r3, [pc, #340]	; (8001408 <HAL_I2C_Init+0x194>)
 80012b4:	fba3 2300 	umull	r2, r3, r3, r0
 80012b8:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80012ba:	6821      	ldr	r1, [r4, #0]
 80012bc:	684a      	ldr	r2, [r1, #4]
 80012be:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80012c2:	431a      	orrs	r2, r3
 80012c4:	604a      	str	r2, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80012c6:	6825      	ldr	r5, [r4, #0]
 80012c8:	6a2a      	ldr	r2, [r5, #32]
 80012ca:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80012ce:	6866      	ldr	r6, [r4, #4]
 80012d0:	494b      	ldr	r1, [pc, #300]	; (8001400 <HAL_I2C_Init+0x18c>)
 80012d2:	428e      	cmp	r6, r1
 80012d4:	d84e      	bhi.n	8001374 <HAL_I2C_Init+0x100>
 80012d6:	3301      	adds	r3, #1
 80012d8:	4313      	orrs	r3, r2
 80012da:	622b      	str	r3, [r5, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80012dc:	6825      	ldr	r5, [r4, #0]
 80012de:	69e9      	ldr	r1, [r5, #28]
 80012e0:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80012e4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80012e8:	6863      	ldr	r3, [r4, #4]
 80012ea:	4a45      	ldr	r2, [pc, #276]	; (8001400 <HAL_I2C_Init+0x18c>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d84b      	bhi.n	8001388 <HAL_I2C_Init+0x114>
 80012f0:	3801      	subs	r0, #1
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80012f8:	3301      	adds	r3, #1
 80012fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012fe:	2b04      	cmp	r3, #4
 8001300:	bf38      	it	cc
 8001302:	2304      	movcc	r3, #4
 8001304:	430b      	orrs	r3, r1
 8001306:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001308:	6821      	ldr	r1, [r4, #0]
 800130a:	680b      	ldr	r3, [r1, #0]
 800130c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001310:	69e2      	ldr	r2, [r4, #28]
 8001312:	6a20      	ldr	r0, [r4, #32]
 8001314:	4302      	orrs	r2, r0
 8001316:	4313      	orrs	r3, r2
 8001318:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800131a:	6821      	ldr	r1, [r4, #0]
 800131c:	688b      	ldr	r3, [r1, #8]
 800131e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001322:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001326:	6922      	ldr	r2, [r4, #16]
 8001328:	68e0      	ldr	r0, [r4, #12]
 800132a:	4302      	orrs	r2, r0
 800132c:	4313      	orrs	r3, r2
 800132e:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001330:	6821      	ldr	r1, [r4, #0]
 8001332:	68cb      	ldr	r3, [r1, #12]
 8001334:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001338:	6962      	ldr	r2, [r4, #20]
 800133a:	69a0      	ldr	r0, [r4, #24]
 800133c:	4302      	orrs	r2, r0
 800133e:	4313      	orrs	r3, r2
 8001340:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001342:	6822      	ldr	r2, [r4, #0]
 8001344:	6813      	ldr	r3, [r2, #0]
 8001346:	f043 0301 	orr.w	r3, r3, #1
 800134a:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800134c:	2000      	movs	r0, #0
 800134e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001350:	2320      	movs	r3, #32
 8001352:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001356:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001358:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 800135c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800135e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001362:	f002 fab3 	bl	80038cc <HAL_I2C_MspInit>
 8001366:	e78e      	b.n	8001286 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001368:	4b28      	ldr	r3, [pc, #160]	; (800140c <HAL_I2C_Init+0x198>)
 800136a:	4298      	cmp	r0, r3
 800136c:	bf8c      	ite	hi
 800136e:	2300      	movhi	r3, #0
 8001370:	2301      	movls	r3, #1
 8001372:	e79b      	b.n	80012ac <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001374:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001378:	fb01 f303 	mul.w	r3, r1, r3
 800137c:	4924      	ldr	r1, [pc, #144]	; (8001410 <HAL_I2C_Init+0x19c>)
 800137e:	fba1 1303 	umull	r1, r3, r1, r3
 8001382:	099b      	lsrs	r3, r3, #6
 8001384:	3301      	adds	r3, #1
 8001386:	e7a7      	b.n	80012d8 <HAL_I2C_Init+0x64>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001388:	68a2      	ldr	r2, [r4, #8]
 800138a:	b9ba      	cbnz	r2, 80013bc <HAL_I2C_Init+0x148>
 800138c:	1e46      	subs	r6, r0, #1
 800138e:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8001392:	fbb6 f6f7 	udiv	r6, r6, r7
 8001396:	3601      	adds	r6, #1
 8001398:	f3c6 060b 	ubfx	r6, r6, #0, #12
 800139c:	fab6 f686 	clz	r6, r6
 80013a0:	0976      	lsrs	r6, r6, #5
 80013a2:	bb36      	cbnz	r6, 80013f2 <HAL_I2C_Init+0x17e>
 80013a4:	b9c2      	cbnz	r2, 80013d8 <HAL_I2C_Init+0x164>
 80013a6:	3801      	subs	r0, #1
 80013a8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80013ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80013b0:	3301      	adds	r3, #1
 80013b2:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80013b6:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 80013ba:	e7a3      	b.n	8001304 <HAL_I2C_Init+0x90>
 80013bc:	1e46      	subs	r6, r0, #1
 80013be:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80013c2:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80013c6:	fbb6 f6f7 	udiv	r6, r6, r7
 80013ca:	3601      	adds	r6, #1
 80013cc:	f3c6 060b 	ubfx	r6, r6, #0, #12
 80013d0:	fab6 f686 	clz	r6, r6
 80013d4:	0976      	lsrs	r6, r6, #5
 80013d6:	e7e4      	b.n	80013a2 <HAL_I2C_Init+0x12e>
 80013d8:	3801      	subs	r0, #1
 80013da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80013de:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80013e2:	fbb0 f2f3 	udiv	r2, r0, r3
 80013e6:	3201      	adds	r2, #1
 80013e8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80013ec:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 80013f0:	e788      	b.n	8001304 <HAL_I2C_Init+0x90>
 80013f2:	2301      	movs	r3, #1
 80013f4:	e786      	b.n	8001304 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80013f6:	2001      	movs	r0, #1
}
 80013f8:	4770      	bx	lr
    return HAL_ERROR;
 80013fa:	2001      	movs	r0, #1
 80013fc:	e7ae      	b.n	800135c <HAL_I2C_Init+0xe8>
 80013fe:	bf00      	nop
 8001400:	000186a0 	.word	0x000186a0
 8001404:	001e847f 	.word	0x001e847f
 8001408:	431bde83 	.word	0x431bde83
 800140c:	003d08ff 	.word	0x003d08ff
 8001410:	10624dd3 	.word	0x10624dd3

08001414 <HAL_I2C_Master_Transmit>:
{
 8001414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001418:	b084      	sub	sp, #16
 800141a:	4604      	mov	r4, r0
 800141c:	460e      	mov	r6, r1
 800141e:	4690      	mov	r8, r2
 8001420:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8001422:	f7ff fc01 	bl	8000c28 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001426:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b20      	cmp	r3, #32
 800142e:	d004      	beq.n	800143a <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 8001430:	2602      	movs	r6, #2
}
 8001432:	4630      	mov	r0, r6
 8001434:	b004      	add	sp, #16
 8001436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800143a:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800143c:	9000      	str	r0, [sp, #0]
 800143e:	2319      	movs	r3, #25
 8001440:	2201      	movs	r2, #1
 8001442:	494f      	ldr	r1, [pc, #316]	; (8001580 <HAL_I2C_Master_Transmit+0x16c>)
 8001444:	4620      	mov	r0, r4
 8001446:	f7ff fd7e 	bl	8000f46 <I2C_WaitOnFlagUntilTimeout>
 800144a:	2800      	cmp	r0, #0
 800144c:	f040 8091 	bne.w	8001572 <HAL_I2C_Master_Transmit+0x15e>
    __HAL_LOCK(hi2c);
 8001450:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001454:	2b01      	cmp	r3, #1
 8001456:	f000 808e 	beq.w	8001576 <HAL_I2C_Master_Transmit+0x162>
 800145a:	2301      	movs	r3, #1
 800145c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001460:	6823      	ldr	r3, [r4, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	f012 0f01 	tst.w	r2, #1
 8001468:	d103      	bne.n	8001472 <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	f042 0201 	orr.w	r2, r2, #1
 8001470:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001472:	6822      	ldr	r2, [r4, #0]
 8001474:	6813      	ldr	r3, [r2, #0]
 8001476:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800147a:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800147c:	2321      	movs	r3, #33	; 0x21
 800147e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001482:	2310      	movs	r3, #16
 8001484:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001488:	2300      	movs	r3, #0
 800148a:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800148c:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001490:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001492:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001494:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001496:	4b3b      	ldr	r3, [pc, #236]	; (8001584 <HAL_I2C_Master_Transmit+0x170>)
 8001498:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800149a:	462b      	mov	r3, r5
 800149c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800149e:	4631      	mov	r1, r6
 80014a0:	4620      	mov	r0, r4
 80014a2:	f7ff fddb 	bl	800105c <I2C_MasterRequestWrite>
 80014a6:	4606      	mov	r6, r0
 80014a8:	2800      	cmp	r0, #0
 80014aa:	d166      	bne.n	800157a <HAL_I2C_Master_Transmit+0x166>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014ac:	2300      	movs	r3, #0
 80014ae:	9303      	str	r3, [sp, #12]
 80014b0:	6823      	ldr	r3, [r4, #0]
 80014b2:	695a      	ldr	r2, [r3, #20]
 80014b4:	9203      	str	r2, [sp, #12]
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	9303      	str	r3, [sp, #12]
 80014ba:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80014bc:	e012      	b.n	80014e4 <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014c0:	2b04      	cmp	r3, #4
 80014c2:	d001      	beq.n	80014c8 <HAL_I2C_Master_Transmit+0xb4>
        return HAL_ERROR;
 80014c4:	2601      	movs	r6, #1
 80014c6:	e7b4      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014c8:	6822      	ldr	r2, [r4, #0]
 80014ca:	6813      	ldr	r3, [r2, #0]
 80014cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014d0:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80014d2:	2601      	movs	r6, #1
 80014d4:	e7ad      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014d6:	462a      	mov	r2, r5
 80014d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80014da:	4620      	mov	r0, r4
 80014dc:	f7ff fea0 	bl	8001220 <I2C_WaitOnBTFFlagUntilTimeout>
 80014e0:	2800      	cmp	r0, #0
 80014e2:	d12c      	bne.n	800153e <HAL_I2C_Master_Transmit+0x12a>
    while (hi2c->XferSize > 0U)
 80014e4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d035      	beq.n	8001556 <HAL_I2C_Master_Transmit+0x142>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ea:	462a      	mov	r2, r5
 80014ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 80014ee:	4620      	mov	r0, r4
 80014f0:	f7ff fe08 	bl	8001104 <I2C_WaitOnTXEFlagUntilTimeout>
 80014f4:	2800      	cmp	r0, #0
 80014f6:	d1e2      	bne.n	80014be <HAL_I2C_Master_Transmit+0xaa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80014f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80014fa:	6823      	ldr	r3, [r4, #0]
 80014fc:	7812      	ldrb	r2, [r2, #0]
 80014fe:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001500:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001502:	1c4b      	adds	r3, r1, #1
 8001504:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001506:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001508:	3b01      	subs	r3, #1
 800150a:	b29b      	uxth	r3, r3
 800150c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800150e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001510:	3b01      	subs	r3, #1
 8001512:	b29b      	uxth	r3, r3
 8001514:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001516:	6822      	ldr	r2, [r4, #0]
 8001518:	6950      	ldr	r0, [r2, #20]
 800151a:	f010 0f04 	tst.w	r0, #4
 800151e:	d0da      	beq.n	80014d6 <HAL_I2C_Master_Transmit+0xc2>
 8001520:	2b00      	cmp	r3, #0
 8001522:	d0d8      	beq.n	80014d6 <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001524:	784b      	ldrb	r3, [r1, #1]
 8001526:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8001528:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800152a:	3301      	adds	r3, #1
 800152c:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800152e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001530:	3b01      	subs	r3, #1
 8001532:	b29b      	uxth	r3, r3
 8001534:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001536:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001538:	3b01      	subs	r3, #1
 800153a:	8523      	strh	r3, [r4, #40]	; 0x28
 800153c:	e7cb      	b.n	80014d6 <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800153e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001540:	2b04      	cmp	r3, #4
 8001542:	d001      	beq.n	8001548 <HAL_I2C_Master_Transmit+0x134>
        return HAL_ERROR;
 8001544:	2601      	movs	r6, #1
 8001546:	e774      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001548:	6822      	ldr	r2, [r4, #0]
 800154a:	6813      	ldr	r3, [r2, #0]
 800154c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001550:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8001552:	2601      	movs	r6, #1
 8001554:	e76d      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001556:	6822      	ldr	r2, [r4, #0]
 8001558:	6813      	ldr	r3, [r2, #0]
 800155a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800155e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001560:	2320      	movs	r3, #32
 8001562:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001566:	2300      	movs	r3, #0
 8001568:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 800156c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001570:	e75f      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
      return HAL_BUSY;
 8001572:	2602      	movs	r6, #2
 8001574:	e75d      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8001576:	2602      	movs	r6, #2
 8001578:	e75b      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 800157a:	2601      	movs	r6, #1
 800157c:	e759      	b.n	8001432 <HAL_I2C_Master_Transmit+0x1e>
 800157e:	bf00      	nop
 8001580:	00100002 	.word	0x00100002
 8001584:	ffff0000 	.word	0xffff0000

08001588 <HAL_I2C_Mem_Write>:
{
 8001588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	4604      	mov	r4, r0
 8001590:	460e      	mov	r6, r1
 8001592:	4617      	mov	r7, r2
 8001594:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 8001596:	f7ff fb47 	bl	8000c28 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800159a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b20      	cmp	r3, #32
 80015a2:	d004      	beq.n	80015ae <HAL_I2C_Mem_Write+0x26>
    return HAL_BUSY;
 80015a4:	2302      	movs	r3, #2
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	b002      	add	sp, #8
 80015aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80015ae:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80015b0:	9000      	str	r0, [sp, #0]
 80015b2:	2319      	movs	r3, #25
 80015b4:	2201      	movs	r2, #1
 80015b6:	494c      	ldr	r1, [pc, #304]	; (80016e8 <HAL_I2C_Mem_Write+0x160>)
 80015b8:	4620      	mov	r0, r4
 80015ba:	f7ff fcc4 	bl	8000f46 <I2C_WaitOnFlagUntilTimeout>
 80015be:	2800      	cmp	r0, #0
 80015c0:	f040 808b 	bne.w	80016da <HAL_I2C_Mem_Write+0x152>
    __HAL_LOCK(hi2c);
 80015c4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	f000 8088 	beq.w	80016de <HAL_I2C_Mem_Write+0x156>
 80015ce:	2301      	movs	r3, #1
 80015d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	f012 0f01 	tst.w	r2, #1
 80015dc:	d103      	bne.n	80015e6 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	f042 0201 	orr.w	r2, r2, #1
 80015e4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015e6:	6822      	ldr	r2, [r4, #0]
 80015e8:	6813      	ldr	r3, [r2, #0]
 80015ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015ee:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80015f0:	2321      	movs	r3, #33	; 0x21
 80015f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80015f6:	2340      	movs	r3, #64	; 0x40
 80015f8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001600:	9b08      	ldr	r3, [sp, #32]
 8001602:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001604:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8001608:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800160a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800160c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800160e:	4b37      	ldr	r3, [pc, #220]	; (80016ec <HAL_I2C_Mem_Write+0x164>)
 8001610:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001612:	9501      	str	r5, [sp, #4]
 8001614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	4643      	mov	r3, r8
 800161a:	463a      	mov	r2, r7
 800161c:	4631      	mov	r1, r6
 800161e:	4620      	mov	r0, r4
 8001620:	f7ff fd9a 	bl	8001158 <I2C_RequestMemoryWrite>
 8001624:	2800      	cmp	r0, #0
 8001626:	d15c      	bne.n	80016e2 <HAL_I2C_Mem_Write+0x15a>
    while (hi2c->XferSize > 0U)
 8001628:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800162a:	2b00      	cmp	r3, #0
 800162c:	d034      	beq.n	8001698 <HAL_I2C_Mem_Write+0x110>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800162e:	462a      	mov	r2, r5
 8001630:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001632:	4620      	mov	r0, r4
 8001634:	f7ff fd66 	bl	8001104 <I2C_WaitOnTXEFlagUntilTimeout>
 8001638:	bb10      	cbnz	r0, 8001680 <HAL_I2C_Mem_Write+0xf8>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800163a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800163c:	6823      	ldr	r3, [r4, #0]
 800163e:	7812      	ldrb	r2, [r2, #0]
 8001640:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001642:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001644:	1c4b      	adds	r3, r1, #1
 8001646:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001648:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800164a:	3b01      	subs	r3, #1
 800164c:	b29b      	uxth	r3, r3
 800164e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001650:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001652:	3a01      	subs	r2, #1
 8001654:	b292      	uxth	r2, r2
 8001656:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001658:	6822      	ldr	r2, [r4, #0]
 800165a:	6950      	ldr	r0, [r2, #20]
 800165c:	f010 0f04 	tst.w	r0, #4
 8001660:	d0e2      	beq.n	8001628 <HAL_I2C_Mem_Write+0xa0>
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0e0      	beq.n	8001628 <HAL_I2C_Mem_Write+0xa0>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001666:	784b      	ldrb	r3, [r1, #1]
 8001668:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 800166a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800166c:	3301      	adds	r3, #1
 800166e:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001670:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001672:	3b01      	subs	r3, #1
 8001674:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001676:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001678:	3b01      	subs	r3, #1
 800167a:	b29b      	uxth	r3, r3
 800167c:	8563      	strh	r3, [r4, #42]	; 0x2a
 800167e:	e7d3      	b.n	8001628 <HAL_I2C_Mem_Write+0xa0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001680:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001682:	2b04      	cmp	r3, #4
 8001684:	d001      	beq.n	800168a <HAL_I2C_Mem_Write+0x102>
        return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e78d      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800168a:	6822      	ldr	r2, [r4, #0]
 800168c:	6813      	ldr	r3, [r2, #0]
 800168e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001692:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e786      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001698:	462a      	mov	r2, r5
 800169a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800169c:	4620      	mov	r0, r4
 800169e:	f7ff fdbf 	bl	8001220 <I2C_WaitOnBTFFlagUntilTimeout>
 80016a2:	4603      	mov	r3, r0
 80016a4:	b158      	cbz	r0, 80016be <HAL_I2C_Mem_Write+0x136>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016a8:	2b04      	cmp	r3, #4
 80016aa:	d001      	beq.n	80016b0 <HAL_I2C_Mem_Write+0x128>
      return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e77a      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016b0:	6822      	ldr	r2, [r4, #0]
 80016b2:	6813      	ldr	r3, [r2, #0]
 80016b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016b8:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e773      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016be:	6821      	ldr	r1, [r4, #0]
 80016c0:	680a      	ldr	r2, [r1, #0]
 80016c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016c6:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80016c8:	2220      	movs	r2, #32
 80016ca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ce:	2200      	movs	r2, #0
 80016d0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80016d4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 80016d8:	e765      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
      return HAL_BUSY;
 80016da:	2302      	movs	r3, #2
 80016dc:	e763      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
    __HAL_LOCK(hi2c);
 80016de:	2302      	movs	r3, #2
 80016e0:	e761      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
      return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e75f      	b.n	80015a6 <HAL_I2C_Mem_Write+0x1e>
 80016e6:	bf00      	nop
 80016e8:	00100002 	.word	0x00100002
 80016ec:	ffff0000 	.word	0xffff0000

080016f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016f0:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <RCC_Delay+0x24>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a08      	ldr	r2, [pc, #32]	; (8001718 <RCC_Delay+0x28>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	0a5b      	lsrs	r3, r3, #9
 80016fe:	fb00 f003 	mul.w	r0, r0, r3
 8001702:	9001      	str	r0, [sp, #4]
  do
  {
    __NOP();
 8001704:	bf00      	nop
  }
  while (Delay --);
 8001706:	9b01      	ldr	r3, [sp, #4]
 8001708:	1e5a      	subs	r2, r3, #1
 800170a:	9201      	str	r2, [sp, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f9      	bne.n	8001704 <RCC_Delay+0x14>
}
 8001710:	b002      	add	sp, #8
 8001712:	4770      	bx	lr
 8001714:	20000044 	.word	0x20000044
 8001718:	10624dd3 	.word	0x10624dd3

0800171c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800171c:	2800      	cmp	r0, #0
 800171e:	f000 81f5 	beq.w	8001b0c <HAL_RCC_OscConfig+0x3f0>
{
 8001722:	b570      	push	{r4, r5, r6, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001728:	6803      	ldr	r3, [r0, #0]
 800172a:	f013 0f01 	tst.w	r3, #1
 800172e:	d02c      	beq.n	800178a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001730:	4bab      	ldr	r3, [pc, #684]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 030c 	and.w	r3, r3, #12
 8001738:	2b04      	cmp	r3, #4
 800173a:	d01d      	beq.n	8001778 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800173c:	4ba8      	ldr	r3, [pc, #672]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 030c 	and.w	r3, r3, #12
 8001744:	2b08      	cmp	r3, #8
 8001746:	d012      	beq.n	800176e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001748:	6863      	ldr	r3, [r4, #4]
 800174a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800174e:	d041      	beq.n	80017d4 <HAL_RCC_OscConfig+0xb8>
 8001750:	2b00      	cmp	r3, #0
 8001752:	d155      	bne.n	8001800 <HAL_RCC_OscConfig+0xe4>
 8001754:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001758:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	e037      	b.n	80017de <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800176e:	4b9c      	ldr	r3, [pc, #624]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001776:	d0e7      	beq.n	8001748 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001778:	4b99      	ldr	r3, [pc, #612]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001780:	d003      	beq.n	800178a <HAL_RCC_OscConfig+0x6e>
 8001782:	6863      	ldr	r3, [r4, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	f000 81c3 	beq.w	8001b10 <HAL_RCC_OscConfig+0x3f4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	f013 0f02 	tst.w	r3, #2
 8001790:	d076      	beq.n	8001880 <HAL_RCC_OscConfig+0x164>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001792:	4b93      	ldr	r3, [pc, #588]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f013 0f0c 	tst.w	r3, #12
 800179a:	d05f      	beq.n	800185c <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800179c:	4b90      	ldr	r3, [pc, #576]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 030c 	and.w	r3, r3, #12
 80017a4:	2b08      	cmp	r3, #8
 80017a6:	d054      	beq.n	8001852 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017a8:	6923      	ldr	r3, [r4, #16]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 808a 	beq.w	80018c4 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 80017b0:	4b8c      	ldr	r3, [pc, #560]	; (80019e4 <HAL_RCC_OscConfig+0x2c8>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017b6:	f7ff fa37 	bl	8000c28 <HAL_GetTick>
 80017ba:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017bc:	4b88      	ldr	r3, [pc, #544]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f013 0f02 	tst.w	r3, #2
 80017c4:	d175      	bne.n	80018b2 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017c6:	f7ff fa2f 	bl	8000c28 <HAL_GetTick>
 80017ca:	1b40      	subs	r0, r0, r5
 80017cc:	2802      	cmp	r0, #2
 80017ce:	d9f5      	bls.n	80017bc <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 80017d0:	2003      	movs	r0, #3
 80017d2:	e1a0      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d4:	4a82      	ldr	r2, [pc, #520]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80017d6:	6813      	ldr	r3, [r2, #0]
 80017d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017dc:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017de:	6863      	ldr	r3, [r4, #4]
 80017e0:	b343      	cbz	r3, 8001834 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 80017e2:	f7ff fa21 	bl	8000c28 <HAL_GetTick>
 80017e6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e8:	4b7d      	ldr	r3, [pc, #500]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80017f0:	d1cb      	bne.n	800178a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f2:	f7ff fa19 	bl	8000c28 <HAL_GetTick>
 80017f6:	1b40      	subs	r0, r0, r5
 80017f8:	2864      	cmp	r0, #100	; 0x64
 80017fa:	d9f5      	bls.n	80017e8 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 80017fc:	2003      	movs	r0, #3
 80017fe:	e18a      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001800:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001804:	d009      	beq.n	800181a <HAL_RCC_OscConfig+0xfe>
 8001806:	4b76      	ldr	r3, [pc, #472]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	e7e1      	b.n	80017de <HAL_RCC_OscConfig+0xc2>
 800181a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800181e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	e7d4      	b.n	80017de <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001834:	f7ff f9f8 	bl	8000c28 <HAL_GetTick>
 8001838:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800183a:	4b69      	ldr	r3, [pc, #420]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001842:	d0a2      	beq.n	800178a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001844:	f7ff f9f0 	bl	8000c28 <HAL_GetTick>
 8001848:	1b40      	subs	r0, r0, r5
 800184a:	2864      	cmp	r0, #100	; 0x64
 800184c:	d9f5      	bls.n	800183a <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 800184e:	2003      	movs	r0, #3
 8001850:	e161      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001852:	4b63      	ldr	r3, [pc, #396]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800185a:	d1a5      	bne.n	80017a8 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800185c:	4b60      	ldr	r3, [pc, #384]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f013 0f02 	tst.w	r3, #2
 8001864:	d004      	beq.n	8001870 <HAL_RCC_OscConfig+0x154>
 8001866:	6923      	ldr	r3, [r4, #16]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d001      	beq.n	8001870 <HAL_RCC_OscConfig+0x154>
        return HAL_ERROR;
 800186c:	2001      	movs	r0, #1
 800186e:	e152      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001870:	4a5b      	ldr	r2, [pc, #364]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001872:	6813      	ldr	r3, [r2, #0]
 8001874:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001878:	6961      	ldr	r1, [r4, #20]
 800187a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800187e:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	f013 0f08 	tst.w	r3, #8
 8001886:	d032      	beq.n	80018ee <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001888:	69a3      	ldr	r3, [r4, #24]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d05b      	beq.n	8001946 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 800188e:	4b56      	ldr	r3, [pc, #344]	; (80019e8 <HAL_RCC_OscConfig+0x2cc>)
 8001890:	2201      	movs	r2, #1
 8001892:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001894:	f7ff f9c8 	bl	8000c28 <HAL_GetTick>
 8001898:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800189a:	4b51      	ldr	r3, [pc, #324]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 800189c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189e:	f013 0f02 	tst.w	r3, #2
 80018a2:	d121      	bne.n	80018e8 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a4:	f7ff f9c0 	bl	8000c28 <HAL_GetTick>
 80018a8:	1b40      	subs	r0, r0, r5
 80018aa:	2802      	cmp	r0, #2
 80018ac:	d9f5      	bls.n	800189a <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 80018ae:	2003      	movs	r0, #3
 80018b0:	e131      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b2:	4a4b      	ldr	r2, [pc, #300]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80018b4:	6813      	ldr	r3, [r2, #0]
 80018b6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80018ba:	6961      	ldr	r1, [r4, #20]
 80018bc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	e7dd      	b.n	8001880 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 80018c4:	4b47      	ldr	r3, [pc, #284]	; (80019e4 <HAL_RCC_OscConfig+0x2c8>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018ca:	f7ff f9ad 	bl	8000c28 <HAL_GetTick>
 80018ce:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018d0:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f013 0f02 	tst.w	r3, #2
 80018d8:	d0d2      	beq.n	8001880 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018da:	f7ff f9a5 	bl	8000c28 <HAL_GetTick>
 80018de:	1b40      	subs	r0, r0, r5
 80018e0:	2802      	cmp	r0, #2
 80018e2:	d9f5      	bls.n	80018d0 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 80018e4:	2003      	movs	r0, #3
 80018e6:	e116      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
      RCC_Delay(1);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f7ff ff01 	bl	80016f0 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ee:	6823      	ldr	r3, [r4, #0]
 80018f0:	f013 0f04 	tst.w	r3, #4
 80018f4:	f000 8098 	beq.w	8001a28 <HAL_RCC_OscConfig+0x30c>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018f8:	4b39      	ldr	r3, [pc, #228]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001900:	d133      	bne.n	800196a <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	4b37      	ldr	r3, [pc, #220]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001904:	69da      	ldr	r2, [r3, #28]
 8001906:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800190a:	61da      	str	r2, [r3, #28]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001912:	9301      	str	r3, [sp, #4]
 8001914:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001916:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001918:	4b34      	ldr	r3, [pc, #208]	; (80019ec <HAL_RCC_OscConfig+0x2d0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001920:	d025      	beq.n	800196e <HAL_RCC_OscConfig+0x252>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001922:	68e3      	ldr	r3, [r4, #12]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d036      	beq.n	8001996 <HAL_RCC_OscConfig+0x27a>
 8001928:	2b00      	cmp	r3, #0
 800192a:	d14c      	bne.n	80019c6 <HAL_RCC_OscConfig+0x2aa>
 800192c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001930:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001934:	6a1a      	ldr	r2, [r3, #32]
 8001936:	f022 0201 	bic.w	r2, r2, #1
 800193a:	621a      	str	r2, [r3, #32]
 800193c:	6a1a      	ldr	r2, [r3, #32]
 800193e:	f022 0204 	bic.w	r2, r2, #4
 8001942:	621a      	str	r2, [r3, #32]
 8001944:	e02c      	b.n	80019a0 <HAL_RCC_OscConfig+0x284>
      __HAL_RCC_LSI_DISABLE();
 8001946:	4b28      	ldr	r3, [pc, #160]	; (80019e8 <HAL_RCC_OscConfig+0x2cc>)
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800194c:	f7ff f96c 	bl	8000c28 <HAL_GetTick>
 8001950:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001952:	4b23      	ldr	r3, [pc, #140]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001956:	f013 0f02 	tst.w	r3, #2
 800195a:	d0c8      	beq.n	80018ee <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800195c:	f7ff f964 	bl	8000c28 <HAL_GetTick>
 8001960:	1b40      	subs	r0, r0, r5
 8001962:	2802      	cmp	r0, #2
 8001964:	d9f5      	bls.n	8001952 <HAL_RCC_OscConfig+0x236>
          return HAL_TIMEOUT;
 8001966:	2003      	movs	r0, #3
 8001968:	e0d5      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
    FlagStatus       pwrclkchanged = RESET;
 800196a:	2500      	movs	r5, #0
 800196c:	e7d4      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800196e:	4a1f      	ldr	r2, [pc, #124]	; (80019ec <HAL_RCC_OscConfig+0x2d0>)
 8001970:	6813      	ldr	r3, [r2, #0]
 8001972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001976:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001978:	f7ff f956 	bl	8000c28 <HAL_GetTick>
 800197c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197e:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <HAL_RCC_OscConfig+0x2d0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001986:	d1cc      	bne.n	8001922 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001988:	f7ff f94e 	bl	8000c28 <HAL_GetTick>
 800198c:	1b80      	subs	r0, r0, r6
 800198e:	2864      	cmp	r0, #100	; 0x64
 8001990:	d9f5      	bls.n	800197e <HAL_RCC_OscConfig+0x262>
          return HAL_TIMEOUT;
 8001992:	2003      	movs	r0, #3
 8001994:	e0bf      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001996:	4a12      	ldr	r2, [pc, #72]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 8001998:	6a13      	ldr	r3, [r2, #32]
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019a0:	68e3      	ldr	r3, [r4, #12]
 80019a2:	b37b      	cbz	r3, 8001a04 <HAL_RCC_OscConfig+0x2e8>
      tickstart = HAL_GetTick();
 80019a4:	f7ff f940 	bl	8000c28 <HAL_GetTick>
 80019a8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	f013 0f02 	tst.w	r3, #2
 80019b2:	d138      	bne.n	8001a26 <HAL_RCC_OscConfig+0x30a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b4:	f7ff f938 	bl	8000c28 <HAL_GetTick>
 80019b8:	1b80      	subs	r0, r0, r6
 80019ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80019be:	4298      	cmp	r0, r3
 80019c0:	d9f3      	bls.n	80019aa <HAL_RCC_OscConfig+0x28e>
          return HAL_TIMEOUT;
 80019c2:	2003      	movs	r0, #3
 80019c4:	e0a7      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d012      	beq.n	80019f0 <HAL_RCC_OscConfig+0x2d4>
 80019ca:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_RCC_OscConfig+0x2c4>)
 80019cc:	6a1a      	ldr	r2, [r3, #32]
 80019ce:	f022 0201 	bic.w	r2, r2, #1
 80019d2:	621a      	str	r2, [r3, #32]
 80019d4:	6a1a      	ldr	r2, [r3, #32]
 80019d6:	f022 0204 	bic.w	r2, r2, #4
 80019da:	621a      	str	r2, [r3, #32]
 80019dc:	e7e0      	b.n	80019a0 <HAL_RCC_OscConfig+0x284>
 80019de:	bf00      	nop
 80019e0:	40021000 	.word	0x40021000
 80019e4:	42420000 	.word	0x42420000
 80019e8:	42420480 	.word	0x42420480
 80019ec:	40007000 	.word	0x40007000
 80019f0:	4b4c      	ldr	r3, [pc, #304]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 80019f2:	6a1a      	ldr	r2, [r3, #32]
 80019f4:	f042 0204 	orr.w	r2, r2, #4
 80019f8:	621a      	str	r2, [r3, #32]
 80019fa:	6a1a      	ldr	r2, [r3, #32]
 80019fc:	f042 0201 	orr.w	r2, r2, #1
 8001a00:	621a      	str	r2, [r3, #32]
 8001a02:	e7cd      	b.n	80019a0 <HAL_RCC_OscConfig+0x284>
      tickstart = HAL_GetTick();
 8001a04:	f7ff f910 	bl	8000c28 <HAL_GetTick>
 8001a08:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0a:	4b46      	ldr	r3, [pc, #280]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	f013 0f02 	tst.w	r3, #2
 8001a12:	d008      	beq.n	8001a26 <HAL_RCC_OscConfig+0x30a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a14:	f7ff f908 	bl	8000c28 <HAL_GetTick>
 8001a18:	1b80      	subs	r0, r0, r6
 8001a1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a1e:	4298      	cmp	r0, r3
 8001a20:	d9f3      	bls.n	8001a0a <HAL_RCC_OscConfig+0x2ee>
          return HAL_TIMEOUT;
 8001a22:	2003      	movs	r0, #3
 8001a24:	e077      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
    if (pwrclkchanged == SET)
 8001a26:	b9e5      	cbnz	r5, 8001a62 <HAL_RCC_OscConfig+0x346>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a28:	69e3      	ldr	r3, [r4, #28]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d072      	beq.n	8001b14 <HAL_RCC_OscConfig+0x3f8>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a2e:	4a3d      	ldr	r2, [pc, #244]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001a30:	6852      	ldr	r2, [r2, #4]
 8001a32:	f002 020c 	and.w	r2, r2, #12
 8001a36:	2a08      	cmp	r2, #8
 8001a38:	d056      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x3cc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d017      	beq.n	8001a6e <HAL_RCC_OscConfig+0x352>
        __HAL_RCC_PLL_DISABLE();
 8001a3e:	4b3a      	ldr	r3, [pc, #232]	; (8001b28 <HAL_RCC_OscConfig+0x40c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a44:	f7ff f8f0 	bl	8000c28 <HAL_GetTick>
 8001a48:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a4a:	4b36      	ldr	r3, [pc, #216]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a52:	d047      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x3c8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a54:	f7ff f8e8 	bl	8000c28 <HAL_GetTick>
 8001a58:	1b00      	subs	r0, r0, r4
 8001a5a:	2802      	cmp	r0, #2
 8001a5c:	d9f5      	bls.n	8001a4a <HAL_RCC_OscConfig+0x32e>
            return HAL_TIMEOUT;
 8001a5e:	2003      	movs	r0, #3
 8001a60:	e059      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a62:	4a30      	ldr	r2, [pc, #192]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001a64:	69d3      	ldr	r3, [r2, #28]
 8001a66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a6a:	61d3      	str	r3, [r2, #28]
 8001a6c:	e7dc      	b.n	8001a28 <HAL_RCC_OscConfig+0x30c>
        __HAL_RCC_PLL_DISABLE();
 8001a6e:	4b2e      	ldr	r3, [pc, #184]	; (8001b28 <HAL_RCC_OscConfig+0x40c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a74:	f7ff f8d8 	bl	8000c28 <HAL_GetTick>
 8001a78:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a7a:	4b2a      	ldr	r3, [pc, #168]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a82:	d006      	beq.n	8001a92 <HAL_RCC_OscConfig+0x376>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff f8d0 	bl	8000c28 <HAL_GetTick>
 8001a88:	1b40      	subs	r0, r0, r5
 8001a8a:	2802      	cmp	r0, #2
 8001a8c:	d9f5      	bls.n	8001a7a <HAL_RCC_OscConfig+0x35e>
            return HAL_TIMEOUT;
 8001a8e:	2003      	movs	r0, #3
 8001a90:	e041      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a92:	6a23      	ldr	r3, [r4, #32]
 8001a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a98:	d01a      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x3b4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a9a:	4922      	ldr	r1, [pc, #136]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001a9c:	684b      	ldr	r3, [r1, #4]
 8001a9e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001aa2:	6a22      	ldr	r2, [r4, #32]
 8001aa4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001aa6:	4302      	orrs	r2, r0
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8001aac:	4b1e      	ldr	r3, [pc, #120]	; (8001b28 <HAL_RCC_OscConfig+0x40c>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ab2:	f7ff f8b9 	bl	8000c28 <HAL_GetTick>
 8001ab6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001ac0:	d10e      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac2:	f7ff f8b1 	bl	8000c28 <HAL_GetTick>
 8001ac6:	1b00      	subs	r0, r0, r4
 8001ac8:	2802      	cmp	r0, #2
 8001aca:	d9f5      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 8001acc:	2003      	movs	r0, #3
 8001ace:	e022      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ad0:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001ad2:	6853      	ldr	r3, [r2, #4]
 8001ad4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001ad8:	68a1      	ldr	r1, [r4, #8]
 8001ada:	430b      	orrs	r3, r1
 8001adc:	6053      	str	r3, [r2, #4]
 8001ade:	e7dc      	b.n	8001a9a <HAL_RCC_OscConfig+0x37e>
  return HAL_OK;
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	e018      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	e016      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d016      	beq.n	8001b1a <HAL_RCC_OscConfig+0x3fe>
        pll_config = RCC->CFGR;
 8001aec:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <HAL_RCC_OscConfig+0x408>)
 8001aee:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001af0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001af4:	6a22      	ldr	r2, [r4, #32]
 8001af6:	4291      	cmp	r1, r2
 8001af8:	d001      	beq.n	8001afe <HAL_RCC_OscConfig+0x3e2>
          return HAL_ERROR;
 8001afa:	2001      	movs	r0, #1
 8001afc:	e00b      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001afe:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001b02:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d00a      	beq.n	8001b1e <HAL_RCC_OscConfig+0x402>
          return HAL_ERROR;
 8001b08:	2001      	movs	r0, #1
 8001b0a:	e004      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
    return HAL_ERROR;
 8001b0c:	2001      	movs	r0, #1
}
 8001b0e:	4770      	bx	lr
        return HAL_ERROR;
 8001b10:	2001      	movs	r0, #1
 8001b12:	e000      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
  return HAL_OK;
 8001b14:	2000      	movs	r0, #0
}
 8001b16:	b002      	add	sp, #8
 8001b18:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	e7fb      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
  return HAL_OK;
 8001b1e:	2000      	movs	r0, #0
 8001b20:	e7f9      	b.n	8001b16 <HAL_RCC_OscConfig+0x3fa>
 8001b22:	bf00      	nop
 8001b24:	40021000 	.word	0x40021000
 8001b28:	42420060 	.word	0x42420060

08001b2c <HAL_RCC_GetSysClockFreq>:
{
 8001b2c:	b410      	push	{r4}
 8001b2e:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b30:	4c18      	ldr	r4, [pc, #96]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x68>)
 8001b32:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b36:	f10d 0c18 	add.w	ip, sp, #24
 8001b3a:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b3e:	8a23      	ldrh	r3, [r4, #16]
 8001b40:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001b44:	4b14      	ldr	r3, [pc, #80]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x6c>)
 8001b46:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001b48:	f003 020c 	and.w	r2, r3, #12
 8001b4c:	2a04      	cmp	r2, #4
 8001b4e:	d003      	beq.n	8001b58 <HAL_RCC_GetSysClockFreq+0x2c>
 8001b50:	2a08      	cmp	r2, #8
 8001b52:	d005      	beq.n	8001b60 <HAL_RCC_GetSysClockFreq+0x34>
      sysclockfreq = HSI_VALUE;
 8001b54:	4811      	ldr	r0, [pc, #68]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001b56:	e000      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x2e>
      sysclockfreq = HSE_VALUE;
 8001b58:	4811      	ldr	r0, [pc, #68]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x74>)
}
 8001b5a:	b007      	add	sp, #28
 8001b5c:	bc10      	pop	{r4}
 8001b5e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b60:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001b64:	a906      	add	r1, sp, #24
 8001b66:	440a      	add	r2, r1
 8001b68:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b6c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001b70:	d00c      	beq.n	8001b8c <HAL_RCC_GetSysClockFreq+0x60>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b72:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x6c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001b7a:	440b      	add	r3, r1
 8001b7c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b80:	4807      	ldr	r0, [pc, #28]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x74>)
 8001b82:	fb00 f002 	mul.w	r0, r0, r2
 8001b86:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b8a:	e7e6      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x2e>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b8c:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x78>)
 8001b8e:	fb00 f002 	mul.w	r0, r0, r2
 8001b92:	e7e2      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x2e>
 8001b94:	08006e08 	.word	0x08006e08
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	007a1200 	.word	0x007a1200
 8001ba0:	00f42400 	.word	0x00f42400
 8001ba4:	003d0900 	.word	0x003d0900

08001ba8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	f000 80a3 	beq.w	8001cf4 <HAL_RCC_ClockConfig+0x14c>
{
 8001bae:	b570      	push	{r4, r5, r6, lr}
 8001bb0:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bb2:	4b52      	ldr	r3, [pc, #328]	; (8001cfc <HAL_RCC_ClockConfig+0x154>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	428b      	cmp	r3, r1
 8001bbc:	d20c      	bcs.n	8001bd8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bbe:	4a4f      	ldr	r2, [pc, #316]	; (8001cfc <HAL_RCC_ClockConfig+0x154>)
 8001bc0:	6813      	ldr	r3, [r2, #0]
 8001bc2:	f023 0307 	bic.w	r3, r3, #7
 8001bc6:	430b      	orrs	r3, r1
 8001bc8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bca:	6813      	ldr	r3, [r2, #0]
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	428b      	cmp	r3, r1
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 8001bd4:	2001      	movs	r0, #1
}
 8001bd6:	bd70      	pop	{r4, r5, r6, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	f013 0f02 	tst.w	r3, #2
 8001bde:	d017      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be0:	f013 0f04 	tst.w	r3, #4
 8001be4:	d004      	beq.n	8001bf0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001be6:	4a46      	ldr	r2, [pc, #280]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001be8:	6853      	ldr	r3, [r2, #4]
 8001bea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001bee:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf0:	6823      	ldr	r3, [r4, #0]
 8001bf2:	f013 0f08 	tst.w	r3, #8
 8001bf6:	d004      	beq.n	8001c02 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bf8:	4a41      	ldr	r2, [pc, #260]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001bfa:	6853      	ldr	r3, [r2, #4]
 8001bfc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c00:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c02:	4a3f      	ldr	r2, [pc, #252]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001c04:	6853      	ldr	r3, [r2, #4]
 8001c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c0a:	68a0      	ldr	r0, [r4, #8]
 8001c0c:	4303      	orrs	r3, r0
 8001c0e:	6053      	str	r3, [r2, #4]
 8001c10:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c12:	6823      	ldr	r3, [r4, #0]
 8001c14:	f013 0f01 	tst.w	r3, #1
 8001c18:	d031      	beq.n	8001c7e <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c1a:	6863      	ldr	r3, [r4, #4]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d020      	beq.n	8001c62 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d025      	beq.n	8001c70 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c24:	4a36      	ldr	r2, [pc, #216]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	f012 0f02 	tst.w	r2, #2
 8001c2c:	d064      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c2e:	4934      	ldr	r1, [pc, #208]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001c30:	684a      	ldr	r2, [r1, #4]
 8001c32:	f022 0203 	bic.w	r2, r2, #3
 8001c36:	4313      	orrs	r3, r2
 8001c38:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001c3a:	f7fe fff5 	bl	8000c28 <HAL_GetTick>
 8001c3e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c40:	4b2f      	ldr	r3, [pc, #188]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 030c 	and.w	r3, r3, #12
 8001c48:	6862      	ldr	r2, [r4, #4]
 8001c4a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c4e:	d016      	beq.n	8001c7e <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c50:	f7fe ffea 	bl	8000c28 <HAL_GetTick>
 8001c54:	1b80      	subs	r0, r0, r6
 8001c56:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c5a:	4298      	cmp	r0, r3
 8001c5c:	d9f0      	bls.n	8001c40 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 8001c5e:	2003      	movs	r0, #3
 8001c60:	e7b9      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c62:	4a27      	ldr	r2, [pc, #156]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001c64:	6812      	ldr	r2, [r2, #0]
 8001c66:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001c6a:	d1e0      	bne.n	8001c2e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	e7b2      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c70:	4a23      	ldr	r2, [pc, #140]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001c78:	d1d9      	bne.n	8001c2e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	e7ab      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x2e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c7e:	4b1f      	ldr	r3, [pc, #124]	; (8001cfc <HAL_RCC_ClockConfig+0x154>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	42ab      	cmp	r3, r5
 8001c88:	d90c      	bls.n	8001ca4 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c8a:	4a1c      	ldr	r2, [pc, #112]	; (8001cfc <HAL_RCC_ClockConfig+0x154>)
 8001c8c:	6813      	ldr	r3, [r2, #0]
 8001c8e:	f023 0307 	bic.w	r3, r3, #7
 8001c92:	432b      	orrs	r3, r5
 8001c94:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c96:	6813      	ldr	r3, [r2, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	42ab      	cmp	r3, r5
 8001c9e:	d001      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0xfc>
    return HAL_ERROR;
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	e798      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x2e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca4:	6823      	ldr	r3, [r4, #0]
 8001ca6:	f013 0f04 	tst.w	r3, #4
 8001caa:	d006      	beq.n	8001cba <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cac:	4a14      	ldr	r2, [pc, #80]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001cae:	6853      	ldr	r3, [r2, #4]
 8001cb0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001cb4:	68e1      	ldr	r1, [r4, #12]
 8001cb6:	430b      	orrs	r3, r1
 8001cb8:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cba:	6823      	ldr	r3, [r4, #0]
 8001cbc:	f013 0f08 	tst.w	r3, #8
 8001cc0:	d007      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cc2:	4a0f      	ldr	r2, [pc, #60]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001cc4:	6853      	ldr	r3, [r2, #4]
 8001cc6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001cca:	6921      	ldr	r1, [r4, #16]
 8001ccc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001cd0:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cd2:	f7ff ff2b 	bl	8001b2c <HAL_RCC_GetSysClockFreq>
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <HAL_RCC_ClockConfig+0x158>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001cde:	4a09      	ldr	r2, [pc, #36]	; (8001d04 <HAL_RCC_ClockConfig+0x15c>)
 8001ce0:	5cd3      	ldrb	r3, [r2, r3]
 8001ce2:	40d8      	lsrs	r0, r3
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <HAL_RCC_ClockConfig+0x160>)
 8001ce6:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001ce8:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <HAL_RCC_ClockConfig+0x164>)
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	f7fe ff58 	bl	8000ba0 <HAL_InitTick>
  return HAL_OK;
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	e770      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001cf4:	2001      	movs	r0, #1
}
 8001cf6:	4770      	bx	lr
        return HAL_ERROR;
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	e76c      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x2e>
 8001cfc:	40022000 	.word	0x40022000
 8001d00:	40021000 	.word	0x40021000
 8001d04:	0800ad68 	.word	0x0800ad68
 8001d08:	20000044 	.word	0x20000044
 8001d0c:	20000004 	.word	0x20000004

08001d10 <HAL_RCC_GetHCLKFreq>:
}
 8001d10:	4b01      	ldr	r3, [pc, #4]	; (8001d18 <HAL_RCC_GetHCLKFreq+0x8>)
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	20000044 	.word	0x20000044

08001d1c <HAL_RCC_GetPCLK1Freq>:
{
 8001d1c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d1e:	f7ff fff7 	bl	8001d10 <HAL_RCC_GetHCLKFreq>
 8001d22:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001d2a:	4a03      	ldr	r2, [pc, #12]	; (8001d38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d2c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d2e:	40d8      	lsrs	r0, r3
 8001d30:	bd08      	pop	{r3, pc}
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000
 8001d38:	0800ad78 	.word	0x0800ad78

08001d3c <HAL_RCC_GetPCLK2Freq>:
{
 8001d3c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d3e:	f7ff ffe7 	bl	8001d10 <HAL_RCC_GetHCLKFreq>
 8001d42:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001d4a:	4a03      	ldr	r2, [pc, #12]	; (8001d58 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001d4c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d4e:	40d8      	lsrs	r0, r3
 8001d50:	bd08      	pop	{r3, pc}
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	0800ad78 	.word	0x0800ad78

08001d5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d5e:	4605      	mov	r5, r0
 8001d60:	460f      	mov	r7, r1
 8001d62:	4616      	mov	r6, r2
 8001d64:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d66:	682b      	ldr	r3, [r5, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	ea37 0303 	bics.w	r3, r7, r3
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	42b3      	cmp	r3, r6
 8001d76:	d037      	beq.n	8001de8 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001d78:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8001d7c:	d0f3      	beq.n	8001d66 <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001d7e:	f7fe ff53 	bl	8000c28 <HAL_GetTick>
 8001d82:	9b06      	ldr	r3, [sp, #24]
 8001d84:	1ac0      	subs	r0, r0, r3
 8001d86:	42a0      	cmp	r0, r4
 8001d88:	d201      	bcs.n	8001d8e <SPI_WaitFlagStateUntilTimeout+0x32>
 8001d8a:	2c00      	cmp	r4, #0
 8001d8c:	d1eb      	bne.n	8001d66 <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d8e:	682a      	ldr	r2, [r5, #0]
 8001d90:	6853      	ldr	r3, [r2, #4]
 8001d92:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8001d96:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d98:	686b      	ldr	r3, [r5, #4]
 8001d9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d9e:	d00b      	beq.n	8001db8 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001da0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001da6:	d014      	beq.n	8001dd2 <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001da8:	2301      	movs	r3, #1
 8001daa:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001dae:	2300      	movs	r3, #0
 8001db0:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50

        return HAL_TIMEOUT;
 8001db4:	2003      	movs	r0, #3
 8001db6:	e018      	b.n	8001dea <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001db8:	68ab      	ldr	r3, [r5, #8]
 8001dba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001dbe:	d002      	beq.n	8001dc6 <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dc4:	d1ec      	bne.n	8001da0 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8001dc6:	682a      	ldr	r2, [r5, #0]
 8001dc8:	6813      	ldr	r3, [r2, #0]
 8001dca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001dce:	6013      	str	r3, [r2, #0]
 8001dd0:	e7e6      	b.n	8001da0 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8001dd2:	682a      	ldr	r2, [r5, #0]
 8001dd4:	6813      	ldr	r3, [r2, #0]
 8001dd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001dda:	6013      	str	r3, [r2, #0]
 8001ddc:	682a      	ldr	r2, [r5, #0]
 8001dde:	6813      	ldr	r3, [r2, #0]
 8001de0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	e7df      	b.n	8001da8 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8001de8:	2000      	movs	r0, #0
}
 8001dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001dec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001dec:	b510      	push	{r4, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	4604      	mov	r4, r0
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001df2:	9200      	str	r2, [sp, #0]
 8001df4:	460b      	mov	r3, r1
 8001df6:	2200      	movs	r2, #0
 8001df8:	2180      	movs	r1, #128	; 0x80
 8001dfa:	f7ff ffaf 	bl	8001d5c <SPI_WaitFlagStateUntilTimeout>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	b910      	cbnz	r0, 8001e08 <SPI_EndRxTxTransaction+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	b002      	add	sp, #8
 8001e06:	bd10      	pop	{r4, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e0a:	f043 0320 	orr.w	r3, r3, #32
 8001e0e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e7f6      	b.n	8001e02 <SPI_EndRxTxTransaction+0x16>

08001e14 <HAL_SPI_Init>:
  if (hspi == NULL)
 8001e14:	2800      	cmp	r0, #0
 8001e16:	d039      	beq.n	8001e8c <HAL_SPI_Init+0x78>
{
 8001e18:	b510      	push	{r4, lr}
 8001e1a:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e20:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d02c      	beq.n	8001e82 <HAL_SPI_Init+0x6e>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001e2e:	6822      	ldr	r2, [r4, #0]
 8001e30:	6813      	ldr	r3, [r2, #0]
 8001e32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e36:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001e38:	6863      	ldr	r3, [r4, #4]
 8001e3a:	68a2      	ldr	r2, [r4, #8]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	68e2      	ldr	r2, [r4, #12]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	6922      	ldr	r2, [r4, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	6962      	ldr	r2, [r4, #20]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	69a2      	ldr	r2, [r4, #24]
 8001e4c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001e50:	4313      	orrs	r3, r2
 8001e52:	69e2      	ldr	r2, [r4, #28]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	6a22      	ldr	r2, [r4, #32]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001e5c:	6822      	ldr	r2, [r4, #0]
 8001e5e:	430b      	orrs	r3, r1
 8001e60:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001e62:	8b63      	ldrh	r3, [r4, #26]
 8001e64:	6822      	ldr	r2, [r4, #0]
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001e6c:	6822      	ldr	r2, [r4, #0]
 8001e6e:	69d3      	ldr	r3, [r2, #28]
 8001e70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e74:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e76:	2000      	movs	r0, #0
 8001e78:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8001e80:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001e82:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001e86:	f002 fc41 	bl	800470c <HAL_SPI_MspInit>
 8001e8a:	e7cd      	b.n	8001e28 <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
}
 8001e8e:	4770      	bx	lr

08001e90 <HAL_SPI_Transmit>:
{
 8001e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e94:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8001e96:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8001e9a:	2c01      	cmp	r4, #1
 8001e9c:	f000 80c3 	beq.w	8002026 <HAL_SPI_Transmit+0x196>
 8001ea0:	461d      	mov	r5, r3
 8001ea2:	4617      	mov	r7, r2
 8001ea4:	4688      	mov	r8, r1
 8001ea6:	4604      	mov	r4, r0
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001eae:	f7fe febb 	bl	8000c28 <HAL_GetTick>
 8001eb2:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001eb4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d009      	beq.n	8001ed2 <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8001ebe:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001ecc:	b002      	add	sp, #8
 8001ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8001ed2:	f1b8 0f00 	cmp.w	r8, #0
 8001ed6:	f000 8098 	beq.w	800200a <HAL_SPI_Transmit+0x17a>
 8001eda:	2f00      	cmp	r7, #0
 8001edc:	f000 8097 	beq.w	800200e <HAL_SPI_Transmit+0x17e>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001eea:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001eee:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001ef0:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001ef2:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001ef4:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001ef6:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001ef8:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001efa:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001efc:	68a3      	ldr	r3, [r4, #8]
 8001efe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f02:	d01c      	beq.n	8001f3e <HAL_SPI_Transmit+0xae>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f04:	6823      	ldr	r3, [r4, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001f0c:	d103      	bne.n	8001f16 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f14:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f16:	68e3      	ldr	r3, [r4, #12]
 8001f18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f1c:	d015      	beq.n	8001f4a <HAL_SPI_Transmit+0xba>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f1e:	6863      	ldr	r3, [r4, #4]
 8001f20:	b10b      	cbz	r3, 8001f26 <HAL_SPI_Transmit+0x96>
 8001f22:	2f01      	cmp	r7, #1
 8001f24:	d149      	bne.n	8001fba <HAL_SPI_Transmit+0x12a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f26:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f28:	6823      	ldr	r3, [r4, #0]
 8001f2a:	7812      	ldrb	r2, [r2, #0]
 8001f2c:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f30:	3301      	adds	r3, #1
 8001f32:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001f34:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f36:	3b01      	subs	r3, #1
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001f3c:	e03d      	b.n	8001fba <HAL_SPI_Transmit+0x12a>
    SPI_1LINE_TX(hspi);
 8001f3e:	6822      	ldr	r2, [r4, #0]
 8001f40:	6813      	ldr	r3, [r2, #0]
 8001f42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f46:	6013      	str	r3, [r2, #0]
 8001f48:	e7dc      	b.n	8001f04 <HAL_SPI_Transmit+0x74>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f4a:	6863      	ldr	r3, [r4, #4]
 8001f4c:	b10b      	cbz	r3, 8001f52 <HAL_SPI_Transmit+0xc2>
 8001f4e:	2f01      	cmp	r7, #1
 8001f50:	d115      	bne.n	8001f7e <HAL_SPI_Transmit+0xee>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f52:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f54:	6823      	ldr	r3, [r4, #0]
 8001f56:	8812      	ldrh	r2, [r2, #0]
 8001f58:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001f60:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f62:	3b01      	subs	r3, #1
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001f68:	e009      	b.n	8001f7e <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f6a:	f7fe fe5d 	bl	8000c28 <HAL_GetTick>
 8001f6e:	1b80      	subs	r0, r0, r6
 8001f70:	42a8      	cmp	r0, r5
 8001f72:	d302      	bcc.n	8001f7a <HAL_SPI_Transmit+0xea>
 8001f74:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8001f78:	d14b      	bne.n	8002012 <HAL_SPI_Transmit+0x182>
 8001f7a:	2d00      	cmp	r5, #0
 8001f7c:	d04b      	beq.n	8002016 <HAL_SPI_Transmit+0x186>
    while (hspi->TxXferCount > 0U)
 8001f7e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d02c      	beq.n	8001fe0 <HAL_SPI_Transmit+0x150>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	689a      	ldr	r2, [r3, #8]
 8001f8a:	f012 0f02 	tst.w	r2, #2
 8001f8e:	d0ec      	beq.n	8001f6a <HAL_SPI_Transmit+0xda>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f90:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f92:	8812      	ldrh	r2, [r2, #0]
 8001f94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f96:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f98:	3302      	adds	r3, #2
 8001f9a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001f9c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001fa4:	e7eb      	b.n	8001f7e <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fa6:	f7fe fe3f 	bl	8000c28 <HAL_GetTick>
 8001faa:	1b80      	subs	r0, r0, r6
 8001fac:	42a8      	cmp	r0, r5
 8001fae:	d302      	bcc.n	8001fb6 <HAL_SPI_Transmit+0x126>
 8001fb0:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8001fb4:	d131      	bne.n	800201a <HAL_SPI_Transmit+0x18a>
 8001fb6:	2d00      	cmp	r5, #0
 8001fb8:	d031      	beq.n	800201e <HAL_SPI_Transmit+0x18e>
    while (hspi->TxXferCount > 0U)
 8001fba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	b17b      	cbz	r3, 8001fe0 <HAL_SPI_Transmit+0x150>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	f012 0f02 	tst.w	r2, #2
 8001fc8:	d0ed      	beq.n	8001fa6 <HAL_SPI_Transmit+0x116>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fca:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001fcc:	7812      	ldrb	r2, [r2, #0]
 8001fce:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fd0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001fd6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001fde:	e7ec      	b.n	8001fba <HAL_SPI_Transmit+0x12a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fe0:	4632      	mov	r2, r6
 8001fe2:	4629      	mov	r1, r5
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	f7ff ff01 	bl	8001dec <SPI_EndRxTxTransaction>
 8001fea:	b108      	cbz	r0, 8001ff0 <HAL_SPI_Transmit+0x160>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fec:	2320      	movs	r3, #32
 8001fee:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ff0:	68a3      	ldr	r3, [r4, #8]
 8001ff2:	b933      	cbnz	r3, 8002002 <HAL_SPI_Transmit+0x172>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	6823      	ldr	r3, [r4, #0]
 8001ff8:	68da      	ldr	r2, [r3, #12]
 8001ffa:	9201      	str	r2, [sp, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002002:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002004:	b96b      	cbnz	r3, 8002022 <HAL_SPI_Transmit+0x192>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002006:	2000      	movs	r0, #0
 8002008:	e75a      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 800200a:	2001      	movs	r0, #1
 800200c:	e758      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
 800200e:	2001      	movs	r0, #1
 8002010:	e756      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8002012:	2003      	movs	r0, #3
 8002014:	e754      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
 8002016:	2003      	movs	r0, #3
 8002018:	e752      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 800201a:	2003      	movs	r0, #3
 800201c:	e750      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
 800201e:	2003      	movs	r0, #3
 8002020:	e74e      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8002022:	2001      	movs	r0, #1
 8002024:	e74c      	b.n	8001ec0 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8002026:	2002      	movs	r0, #2
 8002028:	e750      	b.n	8001ecc <HAL_SPI_Transmit+0x3c>

0800202a <HAL_SPI_GetState>:
  return hspi->State;
 800202a:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 800202e:	4770      	bx	lr

08002030 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002030:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002032:	6a03      	ldr	r3, [r0, #32]
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800203a:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800203c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800203e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002040:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002044:	680b      	ldr	r3, [r1, #0]
 8002046:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002048:	f025 0502 	bic.w	r5, r5, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800204c:	688b      	ldr	r3, [r1, #8]
 800204e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002050:	4d10      	ldr	r5, [pc, #64]	; (8002094 <TIM_OC1_SetConfig+0x64>)
 8002052:	42a8      	cmp	r0, r5
 8002054:	d003      	beq.n	800205e <TIM_OC1_SetConfig+0x2e>
 8002056:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800205a:	42a8      	cmp	r0, r5
 800205c:	d105      	bne.n	800206a <TIM_OC1_SetConfig+0x3a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800205e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002062:	68cd      	ldr	r5, [r1, #12]
 8002064:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002066:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800206a:	4d0a      	ldr	r5, [pc, #40]	; (8002094 <TIM_OC1_SetConfig+0x64>)
 800206c:	42a8      	cmp	r0, r5
 800206e:	d003      	beq.n	8002078 <TIM_OC1_SetConfig+0x48>
 8002070:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002074:	42a8      	cmp	r0, r5
 8002076:	d105      	bne.n	8002084 <TIM_OC1_SetConfig+0x54>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002078:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800207c:	694d      	ldr	r5, [r1, #20]
 800207e:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002080:	698a      	ldr	r2, [r1, #24]
 8002082:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002084:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002086:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002088:	684a      	ldr	r2, [r1, #4]
 800208a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800208c:	6203      	str	r3, [r0, #32]
}
 800208e:	bc30      	pop	{r4, r5}
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40012c00 	.word	0x40012c00

08002098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002098:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800209a:	6a03      	ldr	r3, [r0, #32]
 800209c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020a4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020a6:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80020a8:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020ac:	680d      	ldr	r5, [r1, #0]
 80020ae:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80020b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020b4:	688d      	ldr	r5, [r1, #8]
 80020b6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80020ba:	4d12      	ldr	r5, [pc, #72]	; (8002104 <TIM_OC3_SetConfig+0x6c>)
 80020bc:	42a8      	cmp	r0, r5
 80020be:	d003      	beq.n	80020c8 <TIM_OC3_SetConfig+0x30>
 80020c0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80020c4:	42a8      	cmp	r0, r5
 80020c6:	d106      	bne.n	80020d6 <TIM_OC3_SetConfig+0x3e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80020c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80020cc:	68cd      	ldr	r5, [r1, #12]
 80020ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80020d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020d6:	4d0b      	ldr	r5, [pc, #44]	; (8002104 <TIM_OC3_SetConfig+0x6c>)
 80020d8:	42a8      	cmp	r0, r5
 80020da:	d003      	beq.n	80020e4 <TIM_OC3_SetConfig+0x4c>
 80020dc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80020e0:	42a8      	cmp	r0, r5
 80020e2:	d107      	bne.n	80020f4 <TIM_OC3_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80020e4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80020e8:	694d      	ldr	r5, [r1, #20]
 80020ea:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80020ee:	698d      	ldr	r5, [r1, #24]
 80020f0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020f4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020f6:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80020f8:	684a      	ldr	r2, [r1, #4]
 80020fa:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020fc:	6203      	str	r3, [r0, #32]
}
 80020fe:	bc30      	pop	{r4, r5}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40012c00 	.word	0x40012c00

08002108 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002108:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800210a:	6a03      	ldr	r3, [r0, #32]
 800210c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002110:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002112:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002114:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002116:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002118:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800211c:	680d      	ldr	r5, [r1, #0]
 800211e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002122:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002126:	688d      	ldr	r5, [r1, #8]
 8002128:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800212c:	4d09      	ldr	r5, [pc, #36]	; (8002154 <TIM_OC4_SetConfig+0x4c>)
 800212e:	42a8      	cmp	r0, r5
 8002130:	d003      	beq.n	800213a <TIM_OC4_SetConfig+0x32>
 8002132:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002136:	42a8      	cmp	r0, r5
 8002138:	d104      	bne.n	8002144 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800213a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800213e:	694d      	ldr	r5, [r1, #20]
 8002140:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002144:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002146:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002148:	684a      	ldr	r2, [r1, #4]
 800214a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800214c:	6203      	str	r3, [r0, #32]
}
 800214e:	bc30      	pop	{r4, r5}
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	40012c00 	.word	0x40012c00

08002158 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002158:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800215a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800215c:	6a04      	ldr	r4, [r0, #32]
 800215e:	f024 0401 	bic.w	r4, r4, #1
 8002162:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002164:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002166:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800216a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800216e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002172:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002174:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002176:	6203      	str	r3, [r0, #32]
}
 8002178:	bc10      	pop	{r4}
 800217a:	4770      	bx	lr

0800217c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800217c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800217e:	6a03      	ldr	r3, [r0, #32]
 8002180:	f023 0310 	bic.w	r3, r3, #16
 8002184:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002186:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002188:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800218a:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800218e:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002192:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002196:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800219a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800219c:	6203      	str	r3, [r0, #32]
}
 800219e:	bc10      	pop	{r4}
 80021a0:	4770      	bx	lr

080021a2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021a2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021a8:	4319      	orrs	r1, r3
 80021aa:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021ae:	6081      	str	r1, [r0, #8]
}
 80021b0:	4770      	bx	lr

080021b2 <HAL_TIM_PWM_MspInit>:
}
 80021b2:	4770      	bx	lr

080021b4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80021b4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021b6:	4a24      	ldr	r2, [pc, #144]	; (8002248 <TIM_Base_SetConfig+0x94>)
 80021b8:	4290      	cmp	r0, r2
 80021ba:	d012      	beq.n	80021e2 <TIM_Base_SetConfig+0x2e>
 80021bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021c0:	4290      	cmp	r0, r2
 80021c2:	d00e      	beq.n	80021e2 <TIM_Base_SetConfig+0x2e>
 80021c4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021c8:	d00b      	beq.n	80021e2 <TIM_Base_SetConfig+0x2e>
 80021ca:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80021ce:	4290      	cmp	r0, r2
 80021d0:	d007      	beq.n	80021e2 <TIM_Base_SetConfig+0x2e>
 80021d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021d6:	4290      	cmp	r0, r2
 80021d8:	d003      	beq.n	80021e2 <TIM_Base_SetConfig+0x2e>
 80021da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021de:	4290      	cmp	r0, r2
 80021e0:	d103      	bne.n	80021ea <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021e6:	684a      	ldr	r2, [r1, #4]
 80021e8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ea:	4a17      	ldr	r2, [pc, #92]	; (8002248 <TIM_Base_SetConfig+0x94>)
 80021ec:	4290      	cmp	r0, r2
 80021ee:	d012      	beq.n	8002216 <TIM_Base_SetConfig+0x62>
 80021f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021f4:	4290      	cmp	r0, r2
 80021f6:	d00e      	beq.n	8002216 <TIM_Base_SetConfig+0x62>
 80021f8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021fc:	d00b      	beq.n	8002216 <TIM_Base_SetConfig+0x62>
 80021fe:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002202:	4290      	cmp	r0, r2
 8002204:	d007      	beq.n	8002216 <TIM_Base_SetConfig+0x62>
 8002206:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800220a:	4290      	cmp	r0, r2
 800220c:	d003      	beq.n	8002216 <TIM_Base_SetConfig+0x62>
 800220e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002212:	4290      	cmp	r0, r2
 8002214:	d103      	bne.n	800221e <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800221a:	68ca      	ldr	r2, [r1, #12]
 800221c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800221e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002222:	694a      	ldr	r2, [r1, #20]
 8002224:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002226:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002228:	688b      	ldr	r3, [r1, #8]
 800222a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800222c:	680b      	ldr	r3, [r1, #0]
 800222e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <TIM_Base_SetConfig+0x94>)
 8002232:	4298      	cmp	r0, r3
 8002234:	d003      	beq.n	800223e <TIM_Base_SetConfig+0x8a>
 8002236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800223a:	4298      	cmp	r0, r3
 800223c:	d101      	bne.n	8002242 <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 800223e:	690b      	ldr	r3, [r1, #16]
 8002240:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002242:	2301      	movs	r3, #1
 8002244:	6143      	str	r3, [r0, #20]
}
 8002246:	4770      	bx	lr
 8002248:	40012c00 	.word	0x40012c00

0800224c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800224c:	b1a8      	cbz	r0, 800227a <HAL_TIM_Base_Init+0x2e>
{
 800224e:	b510      	push	{r4, lr}
 8002250:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002252:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002256:	b15b      	cbz	r3, 8002270 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002258:	2302      	movs	r3, #2
 800225a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800225e:	1d21      	adds	r1, r4, #4
 8002260:	6820      	ldr	r0, [r4, #0]
 8002262:	f7ff ffa7 	bl	80021b4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002266:	2301      	movs	r3, #1
 8002268:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800226c:	2000      	movs	r0, #0
}
 800226e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002270:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002274:	f002 fb12 	bl	800489c <HAL_TIM_Base_MspInit>
 8002278:	e7ee      	b.n	8002258 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800227a:	2001      	movs	r0, #1
}
 800227c:	4770      	bx	lr

0800227e <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800227e:	b1a8      	cbz	r0, 80022ac <HAL_TIM_PWM_Init+0x2e>
{
 8002280:	b510      	push	{r4, lr}
 8002282:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002284:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002288:	b15b      	cbz	r3, 80022a2 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800228a:	2302      	movs	r3, #2
 800228c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002290:	1d21      	adds	r1, r4, #4
 8002292:	6820      	ldr	r0, [r4, #0]
 8002294:	f7ff ff8e 	bl	80021b4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002298:	2301      	movs	r3, #1
 800229a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800229e:	2000      	movs	r0, #0
}
 80022a0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80022a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80022a6:	f7ff ff84 	bl	80021b2 <HAL_TIM_PWM_MspInit>
 80022aa:	e7ee      	b.n	800228a <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80022ac:	2001      	movs	r0, #1
}
 80022ae:	4770      	bx	lr

080022b0 <TIM_OC2_SetConfig>:
{
 80022b0:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022b2:	6a03      	ldr	r3, [r0, #32]
 80022b4:	f023 0310 	bic.w	r3, r3, #16
 80022b8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80022ba:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80022bc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80022be:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022c0:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022c4:	680d      	ldr	r5, [r1, #0]
 80022c6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80022ca:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80022ce:	688d      	ldr	r5, [r1, #8]
 80022d0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80022d4:	4d11      	ldr	r5, [pc, #68]	; (800231c <TIM_OC2_SetConfig+0x6c>)
 80022d6:	42a8      	cmp	r0, r5
 80022d8:	d003      	beq.n	80022e2 <TIM_OC2_SetConfig+0x32>
 80022da:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80022de:	42a8      	cmp	r0, r5
 80022e0:	d106      	bne.n	80022f0 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 80022e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022e6:	68cd      	ldr	r5, [r1, #12]
 80022e8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80022ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022f0:	4d0a      	ldr	r5, [pc, #40]	; (800231c <TIM_OC2_SetConfig+0x6c>)
 80022f2:	42a8      	cmp	r0, r5
 80022f4:	d003      	beq.n	80022fe <TIM_OC2_SetConfig+0x4e>
 80022f6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80022fa:	42a8      	cmp	r0, r5
 80022fc:	d107      	bne.n	800230e <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80022fe:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002302:	694d      	ldr	r5, [r1, #20]
 8002304:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002308:	698d      	ldr	r5, [r1, #24]
 800230a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800230e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002310:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002312:	684a      	ldr	r2, [r1, #4]
 8002314:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002316:	6203      	str	r3, [r0, #32]
}
 8002318:	bc30      	pop	{r4, r5}
 800231a:	4770      	bx	lr
 800231c:	40012c00 	.word	0x40012c00

08002320 <HAL_TIM_PWM_ConfigChannel>:
{
 8002320:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002322:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002326:	2b01      	cmp	r3, #1
 8002328:	d066      	beq.n	80023f8 <HAL_TIM_PWM_ConfigChannel+0xd8>
 800232a:	460d      	mov	r5, r1
 800232c:	4604      	mov	r4, r0
 800232e:	2301      	movs	r3, #1
 8002330:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	2302      	movs	r3, #2
 8002336:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800233a:	2a0c      	cmp	r2, #12
 800233c:	d81a      	bhi.n	8002374 <HAL_TIM_PWM_ConfigChannel+0x54>
 800233e:	e8df f002 	tbb	[pc, r2]
 8002342:	1907      	.short	0x1907
 8002344:	19201919 	.word	0x19201919
 8002348:	19341919 	.word	0x19341919
 800234c:	1919      	.short	0x1919
 800234e:	47          	.byte	0x47
 800234f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002350:	6800      	ldr	r0, [r0, #0]
 8002352:	f7ff fe6d 	bl	8002030 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002356:	6822      	ldr	r2, [r4, #0]
 8002358:	6993      	ldr	r3, [r2, #24]
 800235a:	f043 0308 	orr.w	r3, r3, #8
 800235e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002360:	6822      	ldr	r2, [r4, #0]
 8002362:	6993      	ldr	r3, [r2, #24]
 8002364:	f023 0304 	bic.w	r3, r3, #4
 8002368:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800236a:	6822      	ldr	r2, [r4, #0]
 800236c:	6993      	ldr	r3, [r2, #24]
 800236e:	6929      	ldr	r1, [r5, #16]
 8002370:	430b      	orrs	r3, r1
 8002372:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002374:	2301      	movs	r3, #1
 8002376:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800237a:	2000      	movs	r0, #0
 800237c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002380:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002382:	6800      	ldr	r0, [r0, #0]
 8002384:	f7ff ff94 	bl	80022b0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002388:	6822      	ldr	r2, [r4, #0]
 800238a:	6993      	ldr	r3, [r2, #24]
 800238c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002390:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002392:	6822      	ldr	r2, [r4, #0]
 8002394:	6993      	ldr	r3, [r2, #24]
 8002396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800239a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800239c:	6822      	ldr	r2, [r4, #0]
 800239e:	6993      	ldr	r3, [r2, #24]
 80023a0:	6929      	ldr	r1, [r5, #16]
 80023a2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80023a6:	6193      	str	r3, [r2, #24]
      break;
 80023a8:	e7e4      	b.n	8002374 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80023aa:	6800      	ldr	r0, [r0, #0]
 80023ac:	f7ff fe74 	bl	8002098 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023b0:	6822      	ldr	r2, [r4, #0]
 80023b2:	69d3      	ldr	r3, [r2, #28]
 80023b4:	f043 0308 	orr.w	r3, r3, #8
 80023b8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023ba:	6822      	ldr	r2, [r4, #0]
 80023bc:	69d3      	ldr	r3, [r2, #28]
 80023be:	f023 0304 	bic.w	r3, r3, #4
 80023c2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023c4:	6822      	ldr	r2, [r4, #0]
 80023c6:	69d3      	ldr	r3, [r2, #28]
 80023c8:	6929      	ldr	r1, [r5, #16]
 80023ca:	430b      	orrs	r3, r1
 80023cc:	61d3      	str	r3, [r2, #28]
      break;
 80023ce:	e7d1      	b.n	8002374 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023d0:	6800      	ldr	r0, [r0, #0]
 80023d2:	f7ff fe99 	bl	8002108 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023d6:	6822      	ldr	r2, [r4, #0]
 80023d8:	69d3      	ldr	r3, [r2, #28]
 80023da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023de:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023e0:	6822      	ldr	r2, [r4, #0]
 80023e2:	69d3      	ldr	r3, [r2, #28]
 80023e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023e8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023ea:	6822      	ldr	r2, [r4, #0]
 80023ec:	69d3      	ldr	r3, [r2, #28]
 80023ee:	6929      	ldr	r1, [r5, #16]
 80023f0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80023f4:	61d3      	str	r3, [r2, #28]
      break;
 80023f6:	e7bd      	b.n	8002374 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 80023f8:	2002      	movs	r0, #2
 80023fa:	e7c1      	b.n	8002380 <HAL_TIM_PWM_ConfigChannel+0x60>

080023fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023fc:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80023fe:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002400:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002404:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002408:	430b      	orrs	r3, r1
 800240a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800240c:	6083      	str	r3, [r0, #8]
}
 800240e:	bc10      	pop	{r4}
 8002410:	4770      	bx	lr

08002412 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002412:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002416:	2b01      	cmp	r3, #1
 8002418:	d066      	beq.n	80024e8 <HAL_TIM_ConfigClockSource+0xd6>
{
 800241a:	b510      	push	{r4, lr}
 800241c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800241e:	2301      	movs	r3, #1
 8002420:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002424:	2302      	movs	r3, #2
 8002426:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800242a:	6802      	ldr	r2, [r0, #0]
 800242c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800242e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002432:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002436:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002438:	680b      	ldr	r3, [r1, #0]
 800243a:	2b40      	cmp	r3, #64	; 0x40
 800243c:	d04a      	beq.n	80024d4 <HAL_TIM_ConfigClockSource+0xc2>
 800243e:	d913      	bls.n	8002468 <HAL_TIM_ConfigClockSource+0x56>
 8002440:	2b60      	cmp	r3, #96	; 0x60
 8002442:	d03d      	beq.n	80024c0 <HAL_TIM_ConfigClockSource+0xae>
 8002444:	d91e      	bls.n	8002484 <HAL_TIM_ConfigClockSource+0x72>
 8002446:	2b70      	cmp	r3, #112	; 0x70
 8002448:	d028      	beq.n	800249c <HAL_TIM_ConfigClockSource+0x8a>
 800244a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800244e:	d130      	bne.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8002450:	68cb      	ldr	r3, [r1, #12]
 8002452:	684a      	ldr	r2, [r1, #4]
 8002454:	6889      	ldr	r1, [r1, #8]
 8002456:	6800      	ldr	r0, [r0, #0]
 8002458:	f7ff ffd0 	bl	80023fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800245c:	6822      	ldr	r2, [r4, #0]
 800245e:	6893      	ldr	r3, [r2, #8]
 8002460:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002464:	6093      	str	r3, [r2, #8]
      break;
 8002466:	e024      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8002468:	2b10      	cmp	r3, #16
 800246a:	d006      	beq.n	800247a <HAL_TIM_ConfigClockSource+0x68>
 800246c:	d904      	bls.n	8002478 <HAL_TIM_ConfigClockSource+0x66>
 800246e:	2b20      	cmp	r3, #32
 8002470:	d003      	beq.n	800247a <HAL_TIM_ConfigClockSource+0x68>
 8002472:	2b30      	cmp	r3, #48	; 0x30
 8002474:	d001      	beq.n	800247a <HAL_TIM_ConfigClockSource+0x68>
 8002476:	e01c      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
 8002478:	b9db      	cbnz	r3, 80024b2 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800247a:	4619      	mov	r1, r3
 800247c:	6820      	ldr	r0, [r4, #0]
 800247e:	f7ff fe90 	bl	80021a2 <TIM_ITRx_SetConfig>
      break;
 8002482:	e016      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8002484:	2b50      	cmp	r3, #80	; 0x50
 8002486:	d114      	bne.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002488:	68ca      	ldr	r2, [r1, #12]
 800248a:	6849      	ldr	r1, [r1, #4]
 800248c:	6800      	ldr	r0, [r0, #0]
 800248e:	f7ff fe63 	bl	8002158 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002492:	2150      	movs	r1, #80	; 0x50
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	f7ff fe84 	bl	80021a2 <TIM_ITRx_SetConfig>
      break;
 800249a:	e00a      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 800249c:	68cb      	ldr	r3, [r1, #12]
 800249e:	684a      	ldr	r2, [r1, #4]
 80024a0:	6889      	ldr	r1, [r1, #8]
 80024a2:	6800      	ldr	r0, [r0, #0]
 80024a4:	f7ff ffaa 	bl	80023fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80024a8:	6822      	ldr	r2, [r4, #0]
 80024aa:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80024b0:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80024b2:	2301      	movs	r3, #1
 80024b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80024b8:	2000      	movs	r0, #0
 80024ba:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80024be:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024c0:	68ca      	ldr	r2, [r1, #12]
 80024c2:	6849      	ldr	r1, [r1, #4]
 80024c4:	6800      	ldr	r0, [r0, #0]
 80024c6:	f7ff fe59 	bl	800217c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024ca:	2160      	movs	r1, #96	; 0x60
 80024cc:	6820      	ldr	r0, [r4, #0]
 80024ce:	f7ff fe68 	bl	80021a2 <TIM_ITRx_SetConfig>
      break;
 80024d2:	e7ee      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024d4:	68ca      	ldr	r2, [r1, #12]
 80024d6:	6849      	ldr	r1, [r1, #4]
 80024d8:	6800      	ldr	r0, [r0, #0]
 80024da:	f7ff fe3d 	bl	8002158 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024de:	2140      	movs	r1, #64	; 0x40
 80024e0:	6820      	ldr	r0, [r4, #0]
 80024e2:	f7ff fe5e 	bl	80021a2 <TIM_ITRx_SetConfig>
      break;
 80024e6:	e7e4      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 80024e8:	2002      	movs	r0, #2
}
 80024ea:	4770      	bx	lr

080024ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80024ec:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80024ee:	f001 011f 	and.w	r1, r1, #31
 80024f2:	2301      	movs	r3, #1
 80024f4:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80024f8:	6a03      	ldr	r3, [r0, #32]
 80024fa:	ea23 0304 	bic.w	r3, r3, r4
 80024fe:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002500:	6a03      	ldr	r3, [r0, #32]
 8002502:	408a      	lsls	r2, r1
 8002504:	4313      	orrs	r3, r2
 8002506:	6203      	str	r3, [r0, #32]
}
 8002508:	bc10      	pop	{r4}
 800250a:	4770      	bx	lr

0800250c <HAL_TIM_PWM_Start>:
{
 800250c:	b510      	push	{r4, lr}
 800250e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002510:	2201      	movs	r2, #1
 8002512:	6800      	ldr	r0, [r0, #0]
 8002514:	f7ff ffea 	bl	80024ec <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002518:	6823      	ldr	r3, [r4, #0]
 800251a:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <HAL_TIM_PWM_Start+0x3c>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d003      	beq.n	8002528 <HAL_TIM_PWM_Start+0x1c>
 8002520:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002524:	4293      	cmp	r3, r2
 8002526:	d103      	bne.n	8002530 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8002528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800252a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800252e:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002530:	6822      	ldr	r2, [r4, #0]
 8002532:	6893      	ldr	r3, [r2, #8]
 8002534:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002538:	2b06      	cmp	r3, #6
 800253a:	d003      	beq.n	8002544 <HAL_TIM_PWM_Start+0x38>
    __HAL_TIM_ENABLE(htim);
 800253c:	6813      	ldr	r3, [r2, #0]
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	2000      	movs	r0, #0
 8002546:	bd10      	pop	{r4, pc}
 8002548:	40012c00 	.word	0x40012c00

0800254c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800254c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002550:	2b01      	cmp	r3, #1
 8002552:	d01c      	beq.n	800258e <HAL_TIMEx_MasterConfigSynchronization+0x42>
{
 8002554:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8002556:	2601      	movs	r6, #1
 8002558:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800255c:	2302      	movs	r3, #2
 800255e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002562:	6802      	ldr	r2, [r0, #0]
 8002564:	6855      	ldr	r5, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002566:	6893      	ldr	r3, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002568:	f025 0570 	bic.w	r5, r5, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800256c:	680c      	ldr	r4, [r1, #0]
 800256e:	432c      	orrs	r4, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002570:	f023 0580 	bic.w	r5, r3, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002574:	684b      	ldr	r3, [r1, #4]
 8002576:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002578:	6054      	str	r4, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800257a:	6802      	ldr	r2, [r0, #0]
 800257c:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800257e:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002582:	2300      	movs	r3, #0
 8002584:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002588:	4618      	mov	r0, r3
}
 800258a:	bc70      	pop	{r4, r5, r6}
 800258c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800258e:	2002      	movs	r0, #2
}
 8002590:	4770      	bx	lr
	...

08002594 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002594:	b538      	push	{r3, r4, r5, lr}
 8002596:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002598:	6802      	ldr	r2, [r0, #0]
 800259a:	6913      	ldr	r3, [r2, #16]
 800259c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80025a0:	68c1      	ldr	r1, [r0, #12]
 80025a2:	430b      	orrs	r3, r1
 80025a4:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025a6:	6883      	ldr	r3, [r0, #8]
 80025a8:	6902      	ldr	r2, [r0, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	6942      	ldr	r2, [r0, #20]
 80025ae:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80025b0:	6801      	ldr	r1, [r0, #0]
 80025b2:	68cb      	ldr	r3, [r1, #12]
 80025b4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80025b8:	f023 030c 	bic.w	r3, r3, #12
 80025bc:	4313      	orrs	r3, r2
 80025be:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025c0:	6802      	ldr	r2, [r0, #0]
 80025c2:	6953      	ldr	r3, [r2, #20]
 80025c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025c8:	6981      	ldr	r1, [r0, #24]
 80025ca:	430b      	orrs	r3, r1
 80025cc:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80025ce:	6802      	ldr	r2, [r0, #0]
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <UART_SetConfig+0xc4>)
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d01f      	beq.n	8002616 <UART_SetConfig+0x82>
    pclk = HAL_RCC_GetPCLK2Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80025d6:	f7ff fba1 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80025de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80025e2:	6863      	ldr	r3, [r4, #4]
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80025ea:	4d1c      	ldr	r5, [pc, #112]	; (800265c <UART_SetConfig+0xc8>)
 80025ec:	fba5 3200 	umull	r3, r2, r5, r0
 80025f0:	0951      	lsrs	r1, r2, #5
 80025f2:	2264      	movs	r2, #100	; 0x64
 80025f4:	fb02 0211 	mls	r2, r2, r1, r0
 80025f8:	0113      	lsls	r3, r2, #4
 80025fa:	3332      	adds	r3, #50	; 0x32
 80025fc:	fba5 2303 	umull	r2, r3, r5, r3
 8002600:	095b      	lsrs	r3, r3, #5
 8002602:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002606:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	6821      	ldr	r1, [r4, #0]
 8002610:	4413      	add	r3, r2
 8002612:	608b      	str	r3, [r1, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8002614:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8002616:	f7ff fb91 	bl	8001d3c <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800261a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800261e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002622:	6863      	ldr	r3, [r4, #4]
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	fbb0 f0f3 	udiv	r0, r0, r3
 800262a:	4d0c      	ldr	r5, [pc, #48]	; (800265c <UART_SetConfig+0xc8>)
 800262c:	fba5 3200 	umull	r3, r2, r5, r0
 8002630:	0951      	lsrs	r1, r2, #5
 8002632:	2264      	movs	r2, #100	; 0x64
 8002634:	fb02 0211 	mls	r2, r2, r1, r0
 8002638:	0113      	lsls	r3, r2, #4
 800263a:	3332      	adds	r3, #50	; 0x32
 800263c:	fba5 2303 	umull	r2, r3, r5, r3
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002646:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	6821      	ldr	r1, [r4, #0]
 8002650:	4413      	add	r3, r2
 8002652:	608b      	str	r3, [r1, #8]
 8002654:	e7de      	b.n	8002614 <UART_SetConfig+0x80>
 8002656:	bf00      	nop
 8002658:	40013800 	.word	0x40013800
 800265c:	51eb851f 	.word	0x51eb851f

08002660 <UART_WaitOnFlagUntilTimeout>:
{
 8002660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002664:	4605      	mov	r5, r0
 8002666:	460f      	mov	r7, r1
 8002668:	4616      	mov	r6, r2
 800266a:	4698      	mov	r8, r3
 800266c:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800266e:	682b      	ldr	r3, [r5, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	ea37 0303 	bics.w	r3, r7, r3
 8002676:	bf0c      	ite	eq
 8002678:	2301      	moveq	r3, #1
 800267a:	2300      	movne	r3, #0
 800267c:	42b3      	cmp	r3, r6
 800267e:	d11d      	bne.n	80026bc <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8002680:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8002684:	d0f3      	beq.n	800266e <UART_WaitOnFlagUntilTimeout+0xe>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002686:	b12c      	cbz	r4, 8002694 <UART_WaitOnFlagUntilTimeout+0x34>
 8002688:	f7fe face 	bl	8000c28 <HAL_GetTick>
 800268c:	eba0 0008 	sub.w	r0, r0, r8
 8002690:	42a0      	cmp	r0, r4
 8002692:	d9ec      	bls.n	800266e <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002694:	682a      	ldr	r2, [r5, #0]
 8002696:	68d3      	ldr	r3, [r2, #12]
 8002698:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800269c:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800269e:	682a      	ldr	r2, [r5, #0]
 80026a0:	6953      	ldr	r3, [r2, #20]
 80026a2:	f023 0301 	bic.w	r3, r3, #1
 80026a6:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80026a8:	2320      	movs	r3, #32
 80026aa:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80026ae:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80026b2:	2300      	movs	r3, #0
 80026b4:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 80026b8:	2003      	movs	r0, #3
 80026ba:	e000      	b.n	80026be <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 80026bc:	2000      	movs	r0, #0
}
 80026be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080026c2 <HAL_UART_Init>:
  if (huart == NULL)
 80026c2:	b358      	cbz	r0, 800271c <HAL_UART_Init+0x5a>
{
 80026c4:	b510      	push	{r4, lr}
 80026c6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80026c8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80026cc:	b30b      	cbz	r3, 8002712 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80026ce:	2324      	movs	r3, #36	; 0x24
 80026d0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80026d4:	6822      	ldr	r2, [r4, #0]
 80026d6:	68d3      	ldr	r3, [r2, #12]
 80026d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026dc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80026de:	4620      	mov	r0, r4
 80026e0:	f7ff ff58 	bl	8002594 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026e4:	6822      	ldr	r2, [r4, #0]
 80026e6:	6913      	ldr	r3, [r2, #16]
 80026e8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80026ec:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026ee:	6822      	ldr	r2, [r4, #0]
 80026f0:	6953      	ldr	r3, [r2, #20]
 80026f2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80026f6:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80026f8:	6822      	ldr	r2, [r4, #0]
 80026fa:	68d3      	ldr	r3, [r2, #12]
 80026fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002700:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002702:	2000      	movs	r0, #0
 8002704:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002706:	2320      	movs	r3, #32
 8002708:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800270c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8002710:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002712:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002716:	f002 f9b1 	bl	8004a7c <HAL_UART_MspInit>
 800271a:	e7d8      	b.n	80026ce <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800271c:	2001      	movs	r0, #1
}
 800271e:	4770      	bx	lr

08002720 <HAL_UART_Transmit>:
{
 8002720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002728:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b20      	cmp	r3, #32
 8002730:	d155      	bne.n	80027de <HAL_UART_Transmit+0xbe>
 8002732:	4604      	mov	r4, r0
 8002734:	460d      	mov	r5, r1
 8002736:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002738:	2900      	cmp	r1, #0
 800273a:	d055      	beq.n	80027e8 <HAL_UART_Transmit+0xc8>
 800273c:	2a00      	cmp	r2, #0
 800273e:	d055      	beq.n	80027ec <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8002740:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002744:	2b01      	cmp	r3, #1
 8002746:	d053      	beq.n	80027f0 <HAL_UART_Transmit+0xd0>
 8002748:	2301      	movs	r3, #1
 800274a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800274e:	2300      	movs	r3, #0
 8002750:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002752:	2321      	movs	r3, #33	; 0x21
 8002754:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002758:	f7fe fa66 	bl	8000c28 <HAL_GetTick>
 800275c:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800275e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002762:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002766:	e010      	b.n	800278a <HAL_UART_Transmit+0x6a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002768:	9600      	str	r6, [sp, #0]
 800276a:	463b      	mov	r3, r7
 800276c:	2200      	movs	r2, #0
 800276e:	2180      	movs	r1, #128	; 0x80
 8002770:	4620      	mov	r0, r4
 8002772:	f7ff ff75 	bl	8002660 <UART_WaitOnFlagUntilTimeout>
 8002776:	2800      	cmp	r0, #0
 8002778:	d13c      	bne.n	80027f4 <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800277a:	882b      	ldrh	r3, [r5, #0]
 800277c:	6822      	ldr	r2, [r4, #0]
 800277e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002782:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002784:	6923      	ldr	r3, [r4, #16]
 8002786:	b9c3      	cbnz	r3, 80027ba <HAL_UART_Transmit+0x9a>
          pData += 2U;
 8002788:	3502      	adds	r5, #2
    while (huart->TxXferCount > 0U)
 800278a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800278c:	b29b      	uxth	r3, r3
 800278e:	b1b3      	cbz	r3, 80027be <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 8002790:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002792:	3b01      	subs	r3, #1
 8002794:	b29b      	uxth	r3, r3
 8002796:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002798:	68a3      	ldr	r3, [r4, #8]
 800279a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800279e:	d0e3      	beq.n	8002768 <HAL_UART_Transmit+0x48>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027a0:	9600      	str	r6, [sp, #0]
 80027a2:	463b      	mov	r3, r7
 80027a4:	2200      	movs	r2, #0
 80027a6:	2180      	movs	r1, #128	; 0x80
 80027a8:	4620      	mov	r0, r4
 80027aa:	f7ff ff59 	bl	8002660 <UART_WaitOnFlagUntilTimeout>
 80027ae:	bb18      	cbnz	r0, 80027f8 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80027b0:	782a      	ldrb	r2, [r5, #0]
 80027b2:	6823      	ldr	r3, [r4, #0]
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	3501      	adds	r5, #1
 80027b8:	e7e7      	b.n	800278a <HAL_UART_Transmit+0x6a>
          pData += 1U;
 80027ba:	3501      	adds	r5, #1
 80027bc:	e7e5      	b.n	800278a <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027be:	9600      	str	r6, [sp, #0]
 80027c0:	463b      	mov	r3, r7
 80027c2:	2200      	movs	r2, #0
 80027c4:	2140      	movs	r1, #64	; 0x40
 80027c6:	4620      	mov	r0, r4
 80027c8:	f7ff ff4a 	bl	8002660 <UART_WaitOnFlagUntilTimeout>
 80027cc:	4603      	mov	r3, r0
 80027ce:	b9a8      	cbnz	r0, 80027fc <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 80027d0:	2220      	movs	r2, #32
 80027d2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80027d6:	2200      	movs	r2, #0
 80027d8:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 80027dc:	e000      	b.n	80027e0 <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 80027de:	2302      	movs	r3, #2
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	b002      	add	sp, #8
 80027e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e7f9      	b.n	80027e0 <HAL_UART_Transmit+0xc0>
 80027ec:	2301      	movs	r3, #1
 80027ee:	e7f7      	b.n	80027e0 <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 80027f0:	2302      	movs	r3, #2
 80027f2:	e7f5      	b.n	80027e0 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e7f3      	b.n	80027e0 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e7f1      	b.n	80027e0 <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e7ef      	b.n	80027e0 <HAL_UART_Transmit+0xc0>

08002800 <u8g_Delay>:
 #include "../Drivers/u8glib/inc/u8g_arm.h"

 static uint8_t control = 0;

 void u8g_Delay(uint16_t val)  
 {  
 8002800:	b508      	push	{r3, lr}


	 HAL_Delay(val/25);
 8002802:	4b03      	ldr	r3, [pc, #12]	; (8002810 <u8g_Delay+0x10>)
 8002804:	fba3 3000 	umull	r3, r0, r3, r0
 8002808:	08c0      	lsrs	r0, r0, #3
 800280a:	f7fe fa13 	bl	8000c34 <HAL_Delay>
 }  
 800280e:	bd08      	pop	{r3, pc}
 8002810:	51eb851f 	.word	0x51eb851f

08002814 <u8g_MicroDelay>:
 void u8g_MicroDelay(void)  
 {  
      asm("nop");
 8002814:	bf00      	nop
      asm("nop");
 8002816:	bf00      	nop
      asm("nop");
 8002818:	bf00      	nop

	 //HAL_Delay(1);
 }  
 800281a:	4770      	bx	lr

0800281c <u8g_10MicroDelay>:
 void u8g_10MicroDelay(void)  
 {  
     asm("nop");
 800281c:	bf00      	nop
     asm("nop");
 800281e:	bf00      	nop
     asm("nop");
 8002820:	bf00      	nop
     asm("nop");
 8002822:	bf00      	nop
     asm("nop");
 8002824:	bf00      	nop
     asm("nop");
 8002826:	bf00      	nop

      //HAL_Delay(1);
 }  
 8002828:	4770      	bx	lr
	...

0800282c <u8g_com_hw_spi_fn>:
 uint8_t u8g_com_hw_spi_fn(u8g_t *u8g, uint8_t msg, uint8_t arg_val, void *arg_ptr)  
 {  
 800282c:	b500      	push	{lr}
 800282e:	b083      	sub	sp, #12
 8002830:	4618      	mov	r0, r3
 8002832:	f88d 2007 	strb.w	r2, [sp, #7]
  switch(msg)  
 8002836:	3901      	subs	r1, #1
 8002838:	2906      	cmp	r1, #6
 800283a:	d807      	bhi.n	800284c <u8g_com_hw_spi_fn+0x20>
 800283c:	e8df f001 	tbb	[pc, r1]
 8002840:	06150a04 	.word	0x06150a04
 8002844:	392a      	.short	0x392a
 8002846:	39          	.byte	0x39
 8002847:	00          	.byte	0x00
  {  
   case U8G_COM_MSG_STOP:  
    break;  
   case U8G_COM_MSG_INIT:  
    u8g_MicroDelay();  
 8002848:	f7ff ffe4 	bl	8002814 <u8g_MicroDelay>
         arg_val = 0;  
    }  
    break;  
  }  
  return 1;  
 }  
 800284c:	2001      	movs	r0, #1
 800284e:	b003      	add	sp, #12
 8002850:	f85d fb04 	ldr.w	pc, [sp], #4
    u8g_10MicroDelay();  
 8002854:	f7ff ffe2 	bl	800281c <u8g_10MicroDelay>
    HAL_GPIO_WritePin(PORT_DC, DC, arg_val);  
 8002858:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800285c:	2104      	movs	r1, #4
 800285e:	481a      	ldr	r0, [pc, #104]	; (80028c8 <u8g_com_hw_spi_fn+0x9c>)
 8002860:	f7fe fb52 	bl	8000f08 <HAL_GPIO_WritePin>
    u8g_10MicroDelay();  
 8002864:	f7ff ffda 	bl	800281c <u8g_10MicroDelay>
    break;  
 8002868:	e7f0      	b.n	800284c <u8g_com_hw_spi_fn+0x20>
    if ( arg_val == 0 )  
 800286a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800286e:	b953      	cbnz	r3, 8002886 <u8g_com_hw_spi_fn+0x5a>
    	 u8g_MicroDelay();
 8002870:	f7ff ffd0 	bl	8002814 <u8g_MicroDelay>
         HAL_GPIO_WritePin(PORT_CS, CS, GPIO_PIN_SET);  
 8002874:	2201      	movs	r2, #1
 8002876:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800287a:	4814      	ldr	r0, [pc, #80]	; (80028cc <u8g_com_hw_spi_fn+0xa0>)
 800287c:	f7fe fb44 	bl	8000f08 <HAL_GPIO_WritePin>
    u8g_MicroDelay();  
 8002880:	f7ff ffc8 	bl	8002814 <u8g_MicroDelay>
    break;  
 8002884:	e7e2      	b.n	800284c <u8g_com_hw_spi_fn+0x20>
      HAL_GPIO_WritePin(PORT_CS, CS, GPIO_PIN_RESET);  
 8002886:	2200      	movs	r2, #0
 8002888:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800288c:	480f      	ldr	r0, [pc, #60]	; (80028cc <u8g_com_hw_spi_fn+0xa0>)
 800288e:	f7fe fb3b 	bl	8000f08 <HAL_GPIO_WritePin>
 8002892:	e7f5      	b.n	8002880 <u8g_com_hw_spi_fn+0x54>
     HAL_SPI_Transmit(&SPI_HANDLER, &arg_val, 1, 100);
 8002894:	2364      	movs	r3, #100	; 0x64
 8002896:	2201      	movs	r2, #1
 8002898:	f10d 0107 	add.w	r1, sp, #7
 800289c:	480c      	ldr	r0, [pc, #48]	; (80028d0 <u8g_com_hw_spi_fn+0xa4>)
 800289e:	f7ff faf7 	bl	8001e90 <HAL_SPI_Transmit>
     while(HAL_SPI_GetState(&SPI_HANDLER) != HAL_SPI_STATE_READY);  
 80028a2:	480b      	ldr	r0, [pc, #44]	; (80028d0 <u8g_com_hw_spi_fn+0xa4>)
 80028a4:	f7ff fbc1 	bl	800202a <HAL_SPI_GetState>
 80028a8:	2801      	cmp	r0, #1
 80028aa:	d1fa      	bne.n	80028a2 <u8g_com_hw_spi_fn+0x76>
     u8g_MicroDelay();  
 80028ac:	f7ff ffb2 	bl	8002814 <u8g_MicroDelay>
     break;  
 80028b0:	e7cc      	b.n	800284c <u8g_com_hw_spi_fn+0x20>
         HAL_SPI_Transmit(&SPI_HANDLER, (uint8_t *)arg_ptr, arg_val, 100);
 80028b2:	2364      	movs	r3, #100	; 0x64
 80028b4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80028b8:	4601      	mov	r1, r0
 80028ba:	4805      	ldr	r0, [pc, #20]	; (80028d0 <u8g_com_hw_spi_fn+0xa4>)
 80028bc:	f7ff fae8 	bl	8001e90 <HAL_SPI_Transmit>
         u8g_MicroDelay();  
 80028c0:	f7ff ffa8 	bl	8002814 <u8g_MicroDelay>
    break;  
 80028c4:	e7c2      	b.n	800284c <u8g_com_hw_spi_fn+0x20>
 80028c6:	bf00      	nop
 80028c8:	40011400 	.word	0x40011400
 80028cc:	40011000 	.word	0x40011000
 80028d0:	20000560 	.word	0x20000560

080028d4 <u8g_com_hw_i2c_fn>:

 uint8_t u8g_com_hw_i2c_fn(u8g_t *u8g, uint8_t msg, uint8_t arg_val, void *arg_ptr)
 {
 80028d4:	b510      	push	{r4, lr}
 80028d6:	f5ad 7d7c 	sub.w	sp, sp, #1008	; 0x3f0
 80028da:	4614      	mov	r4, r2
  switch(msg)
 80028dc:	3901      	subs	r1, #1
 80028de:	2906      	cmp	r1, #6
 80028e0:	d807      	bhi.n	80028f2 <u8g_com_hw_i2c_fn+0x1e>
 80028e2:	e8df f001 	tbb	[pc, r1]
 80028e6:	0a04      	.short	0x0a04
 80028e8:	25150606 	.word	0x25150606
 80028ec:	25          	.byte	0x25
 80028ed:	00          	.byte	0x00
  {
   case U8G_COM_MSG_STOP:
    break;

   case U8G_COM_MSG_INIT:
    u8g_MicroDelay();
 80028ee:	f7ff ff91 	bl	8002814 <u8g_MicroDelay>
   }

    break;
  }
  return 1;
 }
 80028f2:	2001      	movs	r0, #1
 80028f4:	f50d 7d7c 	add.w	sp, sp, #1008	; 0x3f0
 80028f8:	bd10      	pop	{r4, pc}
    u8g_10MicroDelay();
 80028fa:	f7ff ff8f 	bl	800281c <u8g_10MicroDelay>
    if (arg_val == 0)
 80028fe:	b91c      	cbnz	r4, 8002908 <u8g_com_hw_i2c_fn+0x34>
         control = 0;
 8002900:	4b17      	ldr	r3, [pc, #92]	; (8002960 <u8g_com_hw_i2c_fn+0x8c>)
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
 8002906:	e7f4      	b.n	80028f2 <u8g_com_hw_i2c_fn+0x1e>
         control = 0x40;
 8002908:	4b15      	ldr	r3, [pc, #84]	; (8002960 <u8g_com_hw_i2c_fn+0x8c>)
 800290a:	2240      	movs	r2, #64	; 0x40
 800290c:	701a      	strb	r2, [r3, #0]
 800290e:	e7f0      	b.n	80028f2 <u8g_com_hw_i2c_fn+0x1e>
        buffer[0] = control;
 8002910:	4b13      	ldr	r3, [pc, #76]	; (8002960 <u8g_com_hw_i2c_fn+0x8c>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	f88d 3008 	strb.w	r3, [sp, #8]
        buffer[1] = arg_val;
 8002918:	f88d 4009 	strb.w	r4, [sp, #9]
        HAL_I2C_Master_Transmit(&I2C_HANDLER, DEVICE_ADDRESS, (uint8_t*) buffer, 2, I2C_TIMEOUT);
 800291c:	f242 7310 	movw	r3, #10000	; 0x2710
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	2302      	movs	r3, #2
 8002924:	aa02      	add	r2, sp, #8
 8002926:	2178      	movs	r1, #120	; 0x78
 8002928:	480e      	ldr	r0, [pc, #56]	; (8002964 <u8g_com_hw_i2c_fn+0x90>)
 800292a:	f7fe fd73 	bl	8001414 <HAL_I2C_Master_Transmit>
        break;
 800292e:	e7e0      	b.n	80028f2 <u8g_com_hw_i2c_fn+0x1e>
           buffer[0] = control;
 8002930:	4a0b      	ldr	r2, [pc, #44]	; (8002960 <u8g_com_hw_i2c_fn+0x8c>)
 8002932:	7812      	ldrb	r2, [r2, #0]
 8002934:	f88d 2008 	strb.w	r2, [sp, #8]
           for (int i = 1; i <= arg_val; i++)
 8002938:	2201      	movs	r2, #1
 800293a:	e004      	b.n	8002946 <u8g_com_hw_i2c_fn+0x72>
                buffer[i] = *(ptr++);
 800293c:	7818      	ldrb	r0, [r3, #0]
 800293e:	a902      	add	r1, sp, #8
 8002940:	5488      	strb	r0, [r1, r2]
           for (int i = 1; i <= arg_val; i++)
 8002942:	3201      	adds	r2, #1
                buffer[i] = *(ptr++);
 8002944:	3301      	adds	r3, #1
           for (int i = 1; i <= arg_val; i++)
 8002946:	4294      	cmp	r4, r2
 8002948:	daf8      	bge.n	800293c <u8g_com_hw_i2c_fn+0x68>
           HAL_I2C_Master_Transmit(&I2C_HANDLER, DEVICE_ADDRESS, (uint8_t *)buffer, arg_val, I2C_TIMEOUT);
 800294a:	f242 7310 	movw	r3, #10000	; 0x2710
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	4623      	mov	r3, r4
 8002952:	aa02      	add	r2, sp, #8
 8002954:	2178      	movs	r1, #120	; 0x78
 8002956:	4803      	ldr	r0, [pc, #12]	; (8002964 <u8g_com_hw_i2c_fn+0x90>)
 8002958:	f7fe fd5c 	bl	8001414 <HAL_I2C_Master_Transmit>
    break;
 800295c:	e7c9      	b.n	80028f2 <u8g_com_hw_i2c_fn+0x1e>
 800295e:	bf00      	nop
 8002960:	20000234 	.word	0x20000234
 8002964:	200003fc 	.word	0x200003fc

08002968 <u8g_DrawHBitmap>:
*/

#include "../Drivers/u8glib/inc/u8g.h"

void u8g_DrawHBitmap(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t cnt, const uint8_t *bitmap)
{
 8002968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	4680      	mov	r8, r0
 8002970:	460d      	mov	r5, r1
 8002972:	4617      	mov	r7, r2
 8002974:	461c      	mov	r4, r3
 8002976:	9e08      	ldr	r6, [sp, #32]
  while( cnt > 0 )
 8002978:	e00c      	b.n	8002994 <u8g_DrawHBitmap+0x2c>
  {
    u8g_Draw8Pixel(u8g, x, y, 0, *bitmap);
 800297a:	f816 3b01 	ldrb.w	r3, [r6], #1
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2300      	movs	r3, #0
 8002982:	463a      	mov	r2, r7
 8002984:	4629      	mov	r1, r5
 8002986:	4640      	mov	r0, r8
 8002988:	f000 fbe2 	bl	8003150 <u8g_Draw8Pixel>
    bitmap++;
    cnt--;
 800298c:	3c01      	subs	r4, #1
 800298e:	b2e4      	uxtb	r4, r4
    x+=8;
 8002990:	3508      	adds	r5, #8
 8002992:	b2ed      	uxtb	r5, r5
  while( cnt > 0 )
 8002994:	2c00      	cmp	r4, #0
 8002996:	d1f0      	bne.n	800297a <u8g_DrawHBitmap+0x12>
  }
}
 8002998:	b002      	add	sp, #8
 800299a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800299e <u8g_DrawBitmap>:

void u8g_DrawBitmap(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t cnt, u8g_uint_t h, const uint8_t *bitmap)
{
 800299e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80029a2:	b083      	sub	sp, #12
 80029a4:	4681      	mov	r9, r0
 80029a6:	4688      	mov	r8, r1
 80029a8:	4615      	mov	r5, r2
 80029aa:	461f      	mov	r7, r3
 80029ac:	f89d 4028 	ldrb.w	r4, [sp, #40]	; 0x28
 80029b0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  if ( u8g_IsBBXIntersection(u8g, x, y, cnt*8, h) == 0 )
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	9400      	str	r4, [sp, #0]
 80029b6:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80029ba:	f000 f813 	bl	80029e4 <u8g_IsBBXIntersection>
 80029be:	b960      	cbnz	r0, 80029da <u8g_DrawBitmap+0x3c>
 80029c0:	e00d      	b.n	80029de <u8g_DrawBitmap+0x40>
    return;
  while( h > 0 )
  {
    u8g_DrawHBitmap(u8g, x, y, cnt, bitmap);
 80029c2:	9600      	str	r6, [sp, #0]
 80029c4:	463b      	mov	r3, r7
 80029c6:	462a      	mov	r2, r5
 80029c8:	4641      	mov	r1, r8
 80029ca:	4648      	mov	r0, r9
 80029cc:	f7ff ffcc 	bl	8002968 <u8g_DrawHBitmap>
    bitmap += cnt;
 80029d0:	443e      	add	r6, r7
    y++;
 80029d2:	3501      	adds	r5, #1
 80029d4:	b2ed      	uxtb	r5, r5
    h--;
 80029d6:	3c01      	subs	r4, #1
 80029d8:	b2e4      	uxtb	r4, r4
  while( h > 0 )
 80029da:	2c00      	cmp	r4, #0
 80029dc:	d1f1      	bne.n	80029c2 <u8g_DrawBitmap+0x24>
  }
}
 80029de:	b003      	add	sp, #12
 80029e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080029e4 <u8g_IsBBXIntersection>:
  }
}


uint8_t u8g_IsBBXIntersection(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 80029e4:	b470      	push	{r4, r5, r6}
  register u8g_uint_t tmp;
  tmp = y;
  tmp += h;
 80029e6:	f89d 400c 	ldrb.w	r4, [sp, #12]
 80029ea:	4414      	add	r4, r2
 80029ec:	b2e4      	uxtb	r4, r4
  tmp--;
 80029ee:	3c01      	subs	r4, #1
 80029f0:	b2e4      	uxtb	r4, r4
  if ( u8g_is_intersection_decision_tree(u8g->current_page.y0, u8g->current_page.y1, y, tmp) == 0 )
 80029f2:	f890 5039 	ldrb.w	r5, [r0, #57]	; 0x39
 80029f6:	f890 603b 	ldrb.w	r6, [r0, #59]	; 0x3b
  if ( v0 <= a1 )
 80029fa:	4296      	cmp	r6, r2
 80029fc:	d305      	bcc.n	8002a0a <u8g_IsBBXIntersection+0x26>
    if ( v1 >= a0 )
 80029fe:	42a5      	cmp	r5, r4
 8002a00:	d907      	bls.n	8002a12 <u8g_IsBBXIntersection+0x2e>
      if ( v0 > v1 )
 8002a02:	42a2      	cmp	r2, r4
 8002a04:	d805      	bhi.n	8002a12 <u8g_IsBBXIntersection+0x2e>
    return 0; 
 8002a06:	2000      	movs	r0, #0
 8002a08:	e01c      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
    if ( v1 >= a0 )
 8002a0a:	42a5      	cmp	r5, r4
 8002a0c:	d819      	bhi.n	8002a42 <u8g_IsBBXIntersection+0x5e>
      if ( v0 > v1 )
 8002a0e:	42a2      	cmp	r2, r4
 8002a10:	d91a      	bls.n	8002a48 <u8g_IsBBXIntersection+0x64>
  
  tmp = x;
  tmp += w;
 8002a12:	440b      	add	r3, r1
 8002a14:	b2db      	uxtb	r3, r3
  tmp--;
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b2db      	uxtb	r3, r3
  return u8g_is_intersection_decision_tree(u8g->current_page.x0, u8g->current_page.x1, x, tmp);
 8002a1a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8002a1e:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
  if ( v0 <= a1 )
 8002a22:	4288      	cmp	r0, r1
 8002a24:	d305      	bcc.n	8002a32 <u8g_IsBBXIntersection+0x4e>
    if ( v1 >= a0 )
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d910      	bls.n	8002a4c <u8g_IsBBXIntersection+0x68>
      if ( v0 > v1 )
 8002a2a:	4299      	cmp	r1, r3
 8002a2c:	d910      	bls.n	8002a50 <u8g_IsBBXIntersection+0x6c>
	return 1;
 8002a2e:	2001      	movs	r0, #1
 8002a30:	e008      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
    if ( v1 >= a0 )
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d80e      	bhi.n	8002a54 <u8g_IsBBXIntersection+0x70>
      if ( v0 > v1 )
 8002a36:	4299      	cmp	r1, r3
 8002a38:	d801      	bhi.n	8002a3e <u8g_IsBBXIntersection+0x5a>
	return 0;
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	e002      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
	return 1;
 8002a3e:	2001      	movs	r0, #1
 8002a40:	e000      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
    return 0; 
 8002a42:	2000      	movs	r0, #0
}
 8002a44:	bc70      	pop	{r4, r5, r6}
 8002a46:	4770      	bx	lr
    return 0; 
 8002a48:	2000      	movs	r0, #0
 8002a4a:	e7fb      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
      return 1;
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	e7f9      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
	return 0;
 8002a50:	2000      	movs	r0, #0
 8002a52:	e7f7      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>
      return 0;
 8002a54:	2000      	movs	r0, #0
 8002a56:	e7f5      	b.n	8002a44 <u8g_IsBBXIntersection+0x60>

08002a58 <u8g_InitCom>:
*/

#include "../Drivers/u8glib/inc/u8g.h"

uint8_t u8g_InitCom(u8g_t *u8g, u8g_dev_t *dev, uint8_t clk_cycle_time)
{
 8002a58:	b510      	push	{r4, lr}
  return dev->com_fn(u8g, U8G_COM_MSG_INIT, clk_cycle_time, NULL);
 8002a5a:	688c      	ldr	r4, [r1, #8]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	2101      	movs	r1, #1
 8002a60:	47a0      	blx	r4
}
 8002a62:	bd10      	pop	{r4, pc}

08002a64 <u8g_SetChipSelect>:
  dev->com_fn(u8g, U8G_COM_MSG_STOP, 0, NULL);
}

/* cs contains the chip number, which should be enabled */
void u8g_SetChipSelect(u8g_t *u8g, u8g_dev_t *dev, uint8_t cs)
{
 8002a64:	b510      	push	{r4, lr}
  dev->com_fn(u8g, U8G_COM_MSG_CHIP_SELECT, cs, NULL);
 8002a66:	688c      	ldr	r4, [r1, #8]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	2103      	movs	r1, #3
 8002a6c:	47a0      	blx	r4
}
 8002a6e:	bd10      	pop	{r4, pc}

08002a70 <u8g_SetResetLow>:

void u8g_SetResetLow(u8g_t *u8g, u8g_dev_t *dev)
{
 8002a70:	b510      	push	{r4, lr}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8002a72:	688c      	ldr	r4, [r1, #8]
 8002a74:	2300      	movs	r3, #0
 8002a76:	461a      	mov	r2, r3
 8002a78:	2104      	movs	r1, #4
 8002a7a:	47a0      	blx	r4
}
 8002a7c:	bd10      	pop	{r4, pc}

08002a7e <u8g_SetResetHigh>:

void u8g_SetResetHigh(u8g_t *u8g, u8g_dev_t *dev)
{
 8002a7e:	b510      	push	{r4, lr}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 1, NULL);
 8002a80:	688c      	ldr	r4, [r1, #8]
 8002a82:	2300      	movs	r3, #0
 8002a84:	2201      	movs	r2, #1
 8002a86:	2104      	movs	r1, #4
 8002a88:	47a0      	blx	r4
}
 8002a8a:	bd10      	pop	{r4, pc}

08002a8c <u8g_SetAddress>:


void u8g_SetAddress(u8g_t *u8g, u8g_dev_t *dev, uint8_t address)
{
 8002a8c:	b510      	push	{r4, lr}
  dev->com_fn(u8g, U8G_COM_MSG_ADDRESS, address, NULL);
 8002a8e:	688c      	ldr	r4, [r1, #8]
 8002a90:	2300      	movs	r3, #0
 8002a92:	2102      	movs	r1, #2
 8002a94:	47a0      	blx	r4
}
 8002a96:	bd10      	pop	{r4, pc}

08002a98 <u8g_WriteByte>:

uint8_t u8g_WriteByte(u8g_t *u8g, u8g_dev_t *dev, uint8_t val)
{
 8002a98:	b510      	push	{r4, lr}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_BYTE, val, NULL);
 8002a9a:	688c      	ldr	r4, [r1, #8]
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	2105      	movs	r1, #5
 8002aa0:	47a0      	blx	r4
}
 8002aa2:	bd10      	pop	{r4, pc}

08002aa4 <u8g_WriteSequence>:

uint8_t u8g_WriteSequence(u8g_t *u8g, u8g_dev_t *dev, uint8_t cnt, uint8_t *seq)
{
 8002aa4:	b510      	push	{r4, lr}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_SEQ, cnt, seq);
 8002aa6:	688c      	ldr	r4, [r1, #8]
 8002aa8:	2106      	movs	r1, #6
 8002aaa:	47a0      	blx	r4
}
 8002aac:	bd10      	pop	{r4, pc}

08002aae <u8g_WriteEscSeqP>:
#define U8G_ESC_255 255, 255
#define U8G_ESC_RST(x) 255, (0xc0 | ((x)&0x0f))

*/
uint8_t u8g_WriteEscSeqP(u8g_t *u8g, u8g_dev_t *dev, const uint8_t *esc_seq)
{
 8002aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ab2:	4607      	mov	r7, r0
 8002ab4:	4688      	mov	r8, r1
 8002ab6:	4615      	mov	r5, r2
  uint8_t is_escape = 0;
 8002ab8:	2600      	movs	r6, #0
 8002aba:	e007      	b.n	8002acc <u8g_WriteEscSeqP+0x1e>
    value = u8g_pgm_read(esc_seq);
    if ( is_escape == 0 )
    {
      if ( value != 255 )
      {
        if ( u8g_WriteByte(u8g, dev, value) == 0 )
 8002abc:	4622      	mov	r2, r4
 8002abe:	4641      	mov	r1, r8
 8002ac0:	4638      	mov	r0, r7
 8002ac2:	f7ff ffe9 	bl	8002a98 <u8g_WriteByte>
 8002ac6:	2800      	cmp	r0, #0
 8002ac8:	d050      	beq.n	8002b6c <u8g_WriteEscSeqP+0xbe>
      {
        u8g_Delay(value);
      }
      is_escape = 0;
    }
    esc_seq++;
 8002aca:	3501      	adds	r5, #1
    value = u8g_pgm_read(esc_seq);
 8002acc:	782c      	ldrb	r4, [r5, #0]
    if ( is_escape == 0 )
 8002ace:	b91e      	cbnz	r6, 8002ad8 <u8g_WriteEscSeqP+0x2a>
      if ( value != 255 )
 8002ad0:	2cff      	cmp	r4, #255	; 0xff
 8002ad2:	d1f3      	bne.n	8002abc <u8g_WriteEscSeqP+0xe>
        is_escape = 1;
 8002ad4:	2601      	movs	r6, #1
 8002ad6:	e7f8      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
      if ( value == 255 )
 8002ad8:	2cff      	cmp	r4, #255	; 0xff
 8002ada:	d010      	beq.n	8002afe <u8g_WriteEscSeqP+0x50>
      else if ( value == 254 )
 8002adc:	2cfe      	cmp	r4, #254	; 0xfe
 8002ade:	d046      	beq.n	8002b6e <u8g_WriteEscSeqP+0xc0>
      else if ( value >= 0x0f0 )
 8002ae0:	2cef      	cmp	r4, #239	; 0xef
 8002ae2:	d83f      	bhi.n	8002b64 <u8g_WriteEscSeqP+0xb6>
      else if ( value >= 0xe0  )
 8002ae4:	2cdf      	cmp	r4, #223	; 0xdf
 8002ae6:	d813      	bhi.n	8002b10 <u8g_WriteEscSeqP+0x62>
      else if ( value >= 0xd0 )
 8002ae8:	2ccf      	cmp	r4, #207	; 0xcf
 8002aea:	d819      	bhi.n	8002b20 <u8g_WriteEscSeqP+0x72>
      else if ( value >= 0xc0 )
 8002aec:	2cbf      	cmp	r4, #191	; 0xbf
 8002aee:	d81f      	bhi.n	8002b30 <u8g_WriteEscSeqP+0x82>
      else if ( value >= 0xbe )
 8002af0:	2cbd      	cmp	r4, #189	; 0xbd
 8002af2:	d839      	bhi.n	8002b68 <u8g_WriteEscSeqP+0xba>
      else if ( value <= 127 )
 8002af4:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002af8:	d02f      	beq.n	8002b5a <u8g_WriteEscSeqP+0xac>
      is_escape = 0;
 8002afa:	2600      	movs	r6, #0
 8002afc:	e7e5      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
        if ( u8g_WriteByte(u8g, dev, value) == 0 )
 8002afe:	4622      	mov	r2, r4
 8002b00:	4641      	mov	r1, r8
 8002b02:	4638      	mov	r0, r7
 8002b04:	f7ff ffc8 	bl	8002a98 <u8g_WriteByte>
 8002b08:	4606      	mov	r6, r0
 8002b0a:	b380      	cbz	r0, 8002b6e <u8g_WriteEscSeqP+0xc0>
      is_escape = 0;
 8002b0c:	2600      	movs	r6, #0
 8002b0e:	e7dc      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
        u8g_SetAddress(u8g, dev, value & 0x0f);
 8002b10:	f004 020f 	and.w	r2, r4, #15
 8002b14:	4641      	mov	r1, r8
 8002b16:	4638      	mov	r0, r7
 8002b18:	f7ff ffb8 	bl	8002a8c <u8g_SetAddress>
      is_escape = 0;
 8002b1c:	2600      	movs	r6, #0
 8002b1e:	e7d4      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
        u8g_SetChipSelect(u8g, dev, value & 0x0f);
 8002b20:	f004 020f 	and.w	r2, r4, #15
 8002b24:	4641      	mov	r1, r8
 8002b26:	4638      	mov	r0, r7
 8002b28:	f7ff ff9c 	bl	8002a64 <u8g_SetChipSelect>
      is_escape = 0;
 8002b2c:	2600      	movs	r6, #0
 8002b2e:	e7cc      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
        u8g_SetResetLow(u8g, dev);
 8002b30:	4641      	mov	r1, r8
 8002b32:	4638      	mov	r0, r7
 8002b34:	f7ff ff9c 	bl	8002a70 <u8g_SetResetLow>
 8002b38:	0124      	lsls	r4, r4, #4
 8002b3a:	b2e4      	uxtb	r4, r4
        value+=2;
 8002b3c:	3402      	adds	r4, #2
        u8g_Delay(value);
 8002b3e:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
 8002b42:	4620      	mov	r0, r4
 8002b44:	f7ff fe5c 	bl	8002800 <u8g_Delay>
        u8g_SetResetHigh(u8g, dev);
 8002b48:	4641      	mov	r1, r8
 8002b4a:	4638      	mov	r0, r7
 8002b4c:	f7ff ff97 	bl	8002a7e <u8g_SetResetHigh>
        u8g_Delay(value);
 8002b50:	4620      	mov	r0, r4
 8002b52:	f7ff fe55 	bl	8002800 <u8g_Delay>
      is_escape = 0;
 8002b56:	2600      	movs	r6, #0
 8002b58:	e7b7      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
        u8g_Delay(value);
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	f7ff fe50 	bl	8002800 <u8g_Delay>
      is_escape = 0;
 8002b60:	2600      	movs	r6, #0
 8002b62:	e7b2      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
 8002b64:	2600      	movs	r6, #0
 8002b66:	e7b0      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
 8002b68:	2600      	movs	r6, #0
 8002b6a:	e7ae      	b.n	8002aca <u8g_WriteEscSeqP+0x1c>
          return 0;
 8002b6c:	4606      	mov	r6, r0
  }
  return 1;
}
 8002b6e:	4630      	mov	r0, r6
 8002b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b74 <u8g_com_null_fn>:
      break;
    case U8G_COM_MSG_WRITE_SEQ:
      break;
  }
  return 1;
}
 8002b74:	2001      	movs	r0, #1
 8002b76:	4770      	bx	lr

08002b78 <u8g_dev_ssd1306_128x32_2x_fn>:
  
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
}

uint8_t u8g_dev_ssd1306_128x32_2x_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8002b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b7c:	4605      	mov	r5, r0
 8002b7e:	460c      	mov	r4, r1
 8002b80:	4616      	mov	r6, r2
 8002b82:	461f      	mov	r7, r3
  switch(msg)
 8002b84:	f1a2 030a 	sub.w	r3, r2, #10
 8002b88:	2b0b      	cmp	r3, #11
 8002b8a:	d80f      	bhi.n	8002bac <u8g_dev_ssd1306_128x32_2x_fn+0x34>
 8002b8c:	e8df f003 	tbb	[pc, r3]
 8002b90:	0e0e0e06 	.word	0x0e0e0e06
 8002b94:	645f0e0e 	.word	0x645f0e0e
 8002b98:	160e0e0e 	.word	0x160e0e0e
  {
    case U8G_DEV_MSG_INIT:
      u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_300NS);
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	f7ff ff5b 	bl	8002a58 <u8g_InitCom>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_128x32_init_seq);
 8002ba2:	4a30      	ldr	r2, [pc, #192]	; (8002c64 <u8g_dev_ssd1306_128x32_2x_fn+0xec>)
 8002ba4:	4621      	mov	r1, r4
 8002ba6:	4628      	mov	r0, r5
 8002ba8:	f7ff ff81 	bl	8002aae <u8g_WriteEscSeqP>
      return 1;
    case U8G_DEV_MSG_SLEEP_OFF:
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
      return 1;
  }
  return u8g_dev_pb16v1_base_fn(u8g, dev, msg, arg);
 8002bac:	463b      	mov	r3, r7
 8002bae:	4632      	mov	r2, r6
 8002bb0:	4621      	mov	r1, r4
 8002bb2:	4628      	mov	r0, r5
 8002bb4:	f000 fbd9 	bl	800336a <u8g_dev_pb16v1_base_fn>
}
 8002bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 8002bbc:	f8d1 8004 	ldr.w	r8, [r1, #4]
        u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_128x32_data_start);    
 8002bc0:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8002c70 <u8g_dev_ssd1306_128x32_2x_fn+0xf8>
 8002bc4:	464a      	mov	r2, r9
 8002bc6:	f7ff ff72 	bl	8002aae <u8g_WriteEscSeqP>
        u8g_WriteByte(u8g, dev, 0x0b0 | (pb->p.page*2));	/* select current page (SSD1306) */
 8002bca:	f898 2004 	ldrb.w	r2, [r8, #4]
 8002bce:	0052      	lsls	r2, r2, #1
 8002bd0:	f062 024f 	orn	r2, r2, #79	; 0x4f
 8002bd4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bd8:	4621      	mov	r1, r4
 8002bda:	4628      	mov	r0, r5
 8002bdc:	f7ff ff5c 	bl	8002a98 <u8g_WriteByte>
        u8g_SetAddress(u8g, dev, 1);					/* data mode */
 8002be0:	2201      	movs	r2, #1
 8002be2:	4621      	mov	r1, r4
 8002be4:	4628      	mov	r0, r5
 8002be6:	f7ff ff51 	bl	8002a8c <u8g_SetAddress>
	u8g_WriteSequence(u8g, dev, pb->width, pb->buf); 
 8002bea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8002bee:	f898 2005 	ldrb.w	r2, [r8, #5]
 8002bf2:	4621      	mov	r1, r4
 8002bf4:	4628      	mov	r0, r5
 8002bf6:	f7ff ff55 	bl	8002aa4 <u8g_WriteSequence>
        u8g_SetChipSelect(u8g, dev, 0);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	4621      	mov	r1, r4
 8002bfe:	4628      	mov	r0, r5
 8002c00:	f7ff ff30 	bl	8002a64 <u8g_SetChipSelect>
        u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_128x32_data_start);    
 8002c04:	464a      	mov	r2, r9
 8002c06:	4621      	mov	r1, r4
 8002c08:	4628      	mov	r0, r5
 8002c0a:	f7ff ff50 	bl	8002aae <u8g_WriteEscSeqP>
        u8g_WriteByte(u8g, dev, 0x0b0 | (pb->p.page*2+1));	/* select current page (SSD1306) */
 8002c0e:	f898 2004 	ldrb.w	r2, [r8, #4]
 8002c12:	0052      	lsls	r2, r2, #1
 8002c14:	3201      	adds	r2, #1
 8002c16:	b252      	sxtb	r2, r2
 8002c18:	f062 024f 	orn	r2, r2, #79	; 0x4f
 8002c1c:	b2d2      	uxtb	r2, r2
 8002c1e:	4621      	mov	r1, r4
 8002c20:	4628      	mov	r0, r5
 8002c22:	f7ff ff39 	bl	8002a98 <u8g_WriteByte>
        u8g_SetAddress(u8g, dev, 1);					/* data mode */
 8002c26:	2201      	movs	r2, #1
 8002c28:	4621      	mov	r1, r4
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	f7ff ff2e 	bl	8002a8c <u8g_SetAddress>
	u8g_WriteSequence(u8g, dev, pb->width, (uint8_t *)(pb->buf)+pb->width); 
 8002c30:	f898 2005 	ldrb.w	r2, [r8, #5]
 8002c34:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8002c38:	4413      	add	r3, r2
 8002c3a:	4621      	mov	r1, r4
 8002c3c:	4628      	mov	r0, r5
 8002c3e:	f7ff ff31 	bl	8002aa4 <u8g_WriteSequence>
        u8g_SetChipSelect(u8g, dev, 0);
 8002c42:	2200      	movs	r2, #0
 8002c44:	4621      	mov	r1, r4
 8002c46:	4628      	mov	r0, r5
 8002c48:	f7ff ff0c 	bl	8002a64 <u8g_SetChipSelect>
      break;
 8002c4c:	e7ae      	b.n	8002bac <u8g_dev_ssd1306_128x32_2x_fn+0x34>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_on);    
 8002c4e:	4a06      	ldr	r2, [pc, #24]	; (8002c68 <u8g_dev_ssd1306_128x32_2x_fn+0xf0>)
 8002c50:	f7ff ff2d 	bl	8002aae <u8g_WriteEscSeqP>
      return 1;
 8002c54:	2001      	movs	r0, #1
 8002c56:	e7af      	b.n	8002bb8 <u8g_dev_ssd1306_128x32_2x_fn+0x40>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
 8002c58:	4a04      	ldr	r2, [pc, #16]	; (8002c6c <u8g_dev_ssd1306_128x32_2x_fn+0xf4>)
 8002c5a:	f7ff ff28 	bl	8002aae <u8g_WriteEscSeqP>
      return 1;
 8002c5e:	2001      	movs	r0, #1
 8002c60:	e7aa      	b.n	8002bb8 <u8g_dev_ssd1306_128x32_2x_fn+0x40>
 8002c62:	bf00      	nop
 8002c64:	08006e1c 	.word	0x08006e1c
 8002c68:	08006e58 	.word	0x08006e58
 8002c6c:	08006e4c 	.word	0x08006e4c
 8002c70:	08006e44 	.word	0x08006e44

08002c74 <u8g_dev_ssd1309_128x64_fn>:
  U8G_ESC_CS(0),             /* disable chip */
  U8G_ESC_END                /* end of sequence */
};

uint8_t u8g_dev_ssd1309_128x64_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8002c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c78:	4605      	mov	r5, r0
 8002c7a:	460c      	mov	r4, r1
 8002c7c:	4616      	mov	r6, r2
 8002c7e:	461f      	mov	r7, r3
  switch(msg)
 8002c80:	f1a2 030a 	sub.w	r3, r2, #10
 8002c84:	2b0b      	cmp	r3, #11
 8002c86:	d80f      	bhi.n	8002ca8 <u8g_dev_ssd1309_128x64_fn+0x34>
 8002c88:	e8df f003 	tbb	[pc, r3]
 8002c8c:	0e0e0e06 	.word	0x0e0e0e06
 8002c90:	5651380e 	.word	0x5651380e
 8002c94:	180e0e0e 	.word	0x180e0e0e
  {
    case U8G_DEV_MSG_INIT:
      u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_300NS);
 8002c98:	2202      	movs	r2, #2
 8002c9a:	f7ff fedd 	bl	8002a58 <u8g_InitCom>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1309_128x64_init_seq);
 8002c9e:	4a29      	ldr	r2, [pc, #164]	; (8002d44 <u8g_dev_ssd1309_128x64_fn+0xd0>)
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	4628      	mov	r0, r5
 8002ca4:	f7ff ff03 	bl	8002aae <u8g_WriteEscSeqP>
      return 1;
    case U8G_DEV_MSG_SLEEP_OFF:
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
      return 1;
  }
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
 8002ca8:	463b      	mov	r3, r7
 8002caa:	4632      	mov	r2, r6
 8002cac:	4621      	mov	r1, r4
 8002cae:	4628      	mov	r0, r5
 8002cb0:	f000 fc09 	bl	80034c6 <u8g_dev_pb8v1_base_fn>
 8002cb4:	4603      	mov	r3, r0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 8002cbc:	f8d1 8004 	ldr.w	r8, [r1, #4]
        u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1309_128x64_data_start);    
 8002cc0:	4a21      	ldr	r2, [pc, #132]	; (8002d48 <u8g_dev_ssd1309_128x64_fn+0xd4>)
 8002cc2:	f7ff fef4 	bl	8002aae <u8g_WriteEscSeqP>
        u8g_WriteByte(u8g, dev, 0x0b0 | pb->p.page); /* select current page (SSD1306) */
 8002cc6:	f898 2004 	ldrb.w	r2, [r8, #4]
 8002cca:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8002cce:	4621      	mov	r1, r4
 8002cd0:	4628      	mov	r0, r5
 8002cd2:	f7ff fee1 	bl	8002a98 <u8g_WriteByte>
        u8g_SetAddress(u8g, dev, 1);           /* data mode */
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4621      	mov	r1, r4
 8002cda:	4628      	mov	r0, r5
 8002cdc:	f7ff fed6 	bl	8002a8c <u8g_SetAddress>
        if ( u8g_pb_WriteBuffer(pb, u8g, dev) == 0 )
 8002ce0:	4622      	mov	r2, r4
 8002ce2:	4629      	mov	r1, r5
 8002ce4:	4640      	mov	r0, r8
 8002ce6:	f000 fad0 	bl	800328a <u8g_pb_WriteBuffer>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2800      	cmp	r0, #0
 8002cee:	d0e2      	beq.n	8002cb6 <u8g_dev_ssd1309_128x64_fn+0x42>
        u8g_SetChipSelect(u8g, dev, 0);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	4628      	mov	r0, r5
 8002cf6:	f7ff feb5 	bl	8002a64 <u8g_SetChipSelect>
      break;
 8002cfa:	e7d5      	b.n	8002ca8 <u8g_dev_ssd1309_128x64_fn+0x34>
      u8g_SetChipSelect(u8g, dev, 1);
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f7ff feb1 	bl	8002a64 <u8g_SetChipSelect>
      u8g_SetAddress(u8g, dev, 0);          /* instruction mode */
 8002d02:	2200      	movs	r2, #0
 8002d04:	4621      	mov	r1, r4
 8002d06:	4628      	mov	r0, r5
 8002d08:	f7ff fec0 	bl	8002a8c <u8g_SetAddress>
      u8g_WriteByte(u8g, dev, 0x081);
 8002d0c:	2281      	movs	r2, #129	; 0x81
 8002d0e:	4621      	mov	r1, r4
 8002d10:	4628      	mov	r0, r5
 8002d12:	f7ff fec1 	bl	8002a98 <u8g_WriteByte>
      u8g_WriteByte(u8g, dev, (*(uint8_t *)arg) ); /* 11 Jul 2015: fixed contrast calculation */
 8002d16:	783a      	ldrb	r2, [r7, #0]
 8002d18:	4621      	mov	r1, r4
 8002d1a:	4628      	mov	r0, r5
 8002d1c:	f7ff febc 	bl	8002a98 <u8g_WriteByte>
      u8g_SetChipSelect(u8g, dev, 0);      
 8002d20:	2200      	movs	r2, #0
 8002d22:	4621      	mov	r1, r4
 8002d24:	4628      	mov	r0, r5
 8002d26:	f7ff fe9d 	bl	8002a64 <u8g_SetChipSelect>
      return 1; 
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e7c3      	b.n	8002cb6 <u8g_dev_ssd1309_128x64_fn+0x42>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_on);    
 8002d2e:	4a07      	ldr	r2, [pc, #28]	; (8002d4c <u8g_dev_ssd1309_128x64_fn+0xd8>)
 8002d30:	f7ff febd 	bl	8002aae <u8g_WriteEscSeqP>
      return 1;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e7be      	b.n	8002cb6 <u8g_dev_ssd1309_128x64_fn+0x42>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
 8002d38:	4a05      	ldr	r2, [pc, #20]	; (8002d50 <u8g_dev_ssd1309_128x64_fn+0xdc>)
 8002d3a:	f7ff feb8 	bl	8002aae <u8g_WriteEscSeqP>
      return 1;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e7b9      	b.n	8002cb6 <u8g_dev_ssd1309_128x64_fn+0x42>
 8002d42:	bf00      	nop
 8002d44:	08006e6c 	.word	0x08006e6c
 8002d48:	08006e64 	.word	0x08006e64
 8002d4c:	08006ea4 	.word	0x08006ea4
 8002d50:	08006e98 	.word	0x08006e98

08002d54 <u8g_font_get_byte>:
//static uint8_t u8g_font_get_byte(const u8g_fntpgm_uint8_t *font, uint8_t offset) U8G_NOINLINE;
static uint8_t u8g_font_get_byte(const u8g_fntpgm_uint8_t *font, uint8_t offset)
{
  font += offset;
  return u8g_pgm_read( (u8g_pgm_uint8_t *)font );  
}
 8002d54:	5c40      	ldrb	r0, [r0, r1]
 8002d56:	4770      	bx	lr

08002d58 <u8g_font_get_word>:

static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset) U8G_NOINLINE; 
static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 8002d58:	1842      	adds	r2, r0, r1
    pos = u8g_pgm_read( (u8g_pgm_uint8_t *)font );
 8002d5a:	5c43      	ldrb	r3, [r0, r1]
    font++;
    pos <<= 8;
    pos += u8g_pgm_read( (u8g_pgm_uint8_t *)font);
 8002d5c:	7850      	ldrb	r0, [r2, #1]
 8002d5e:	eb00 2003 	add.w	r0, r0, r3, lsl #8
    return pos;
}
 8002d62:	b280      	uxth	r0, r0
 8002d64:	4770      	bx	lr

08002d66 <u8g_font_GetFormat>:
/*========================================================================*/
/* direct access on the font */

static uint8_t u8g_font_GetFormat(const u8g_fntpgm_uint8_t *font) U8G_NOINLINE;
static uint8_t u8g_font_GetFormat(const u8g_fntpgm_uint8_t *font)
{
 8002d66:	b508      	push	{r3, lr}
  return u8g_font_get_byte(font, 0);
 8002d68:	2100      	movs	r1, #0
 8002d6a:	f7ff fff3 	bl	8002d54 <u8g_font_get_byte>
}
 8002d6e:	bd08      	pop	{r3, pc}

08002d70 <u8g_font_GetFontGlyphStructureSize>:

static uint8_t u8g_font_GetFontGlyphStructureSize(const u8g_fntpgm_uint8_t *font) U8G_NOINLINE;
static uint8_t u8g_font_GetFontGlyphStructureSize(const u8g_fntpgm_uint8_t *font)
{
 8002d70:	b508      	push	{r3, lr}
  switch(u8g_font_GetFormat(font))
 8002d72:	f7ff fff8 	bl	8002d66 <u8g_font_GetFormat>
 8002d76:	b118      	cbz	r0, 8002d80 <u8g_font_GetFontGlyphStructureSize+0x10>
 8002d78:	2802      	cmp	r0, #2
 8002d7a:	d001      	beq.n	8002d80 <u8g_font_GetFontGlyphStructureSize+0x10>
  {
    case 0: return 6;
    case 1: return 3;
 8002d7c:	2003      	movs	r0, #3
    case 2: return 6;
  }
  return 3;
}
 8002d7e:	bd08      	pop	{r3, pc}
    case 0: return 6;
 8002d80:	2006      	movs	r0, #6
 8002d82:	e7fc      	b.n	8002d7e <u8g_font_GetFontGlyphStructureSize+0xe>

08002d84 <u8g_font_GetGlyphDataStart>:
}


/* return the data start for a font and the glyph pointer */
static uint8_t *u8g_font_GetGlyphDataStart(const void *font, u8g_glyph_t g)
{
 8002d84:	b510      	push	{r4, lr}
 8002d86:	460c      	mov	r4, r1
  return ((u8g_fntpgm_uint8_t *)g) + u8g_font_GetFontGlyphStructureSize(font);
 8002d88:	f7ff fff2 	bl	8002d70 <u8g_font_GetFontGlyphStructureSize>
}
 8002d8c:	4420      	add	r0, r4
 8002d8e:	bd10      	pop	{r4, pc}

08002d90 <u8g_CopyGlyphDataToCache>:

/*========================================================================*/
/* glyph handling */

static void u8g_CopyGlyphDataToCache(u8g_t *u8g, u8g_glyph_t g)
{
 8002d90:	b538      	push	{r3, r4, r5, lr}
 8002d92:	4604      	mov	r4, r0
 8002d94:	460d      	mov	r5, r1
  uint8_t tmp;
  switch( u8g_font_GetFormat(u8g->font) )
 8002d96:	6880      	ldr	r0, [r0, #8]
 8002d98:	f7ff ffe5 	bl	8002d66 <u8g_font_GetFormat>
 8002d9c:	b198      	cbz	r0, 8002dc6 <u8g_CopyGlyphDataToCache+0x36>
 8002d9e:	2802      	cmp	r0, #2
 8002da0:	d011      	beq.n	8002dc6 <u8g_CopyGlyphDataToCache+0x36>
  2             data size                                           unsigned -(BBX width + 7)/8 * BBX height  --> lower 4 Bit
  2             DWIDTH                                          signed --> upper  4 Bit
  byte 0 == 255 indicates empty glyph
      */
    
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 0 );
 8002da2:	782b      	ldrb	r3, [r5, #0]
      u8g->glyph_y =  tmp & 15;
 8002da4:	f003 020f 	and.w	r2, r3, #15
      u8g->glyph_y-=2;
 8002da8:	3a02      	subs	r2, #2
 8002daa:	77a2      	strb	r2, [r4, #30]
      tmp >>= 4;
 8002dac:	091b      	lsrs	r3, r3, #4
      u8g->glyph_x =  tmp;
 8002dae:	7763      	strb	r3, [r4, #29]
    
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 8002db0:	786b      	ldrb	r3, [r5, #1]
      u8g->glyph_height =  tmp & 15;
 8002db2:	f003 020f 	and.w	r2, r3, #15
 8002db6:	f884 2020 	strb.w	r2, [r4, #32]
      tmp >>= 4;
 8002dba:	091b      	lsrs	r3, r3, #4
      u8g->glyph_width =  tmp;
 8002dbc:	77e3      	strb	r3, [r4, #31]
      
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 2 );
 8002dbe:	78ab      	ldrb	r3, [r5, #2]
      tmp >>= 4;
 8002dc0:	091b      	lsrs	r3, r3, #4
      u8g->glyph_dx = tmp;
 8002dc2:	7723      	strb	r3, [r4, #28]
    
      
      break;
  }
}
 8002dc4:	bd38      	pop	{r3, r4, r5, pc}
      u8g->glyph_width =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 0 );
 8002dc6:	782b      	ldrb	r3, [r5, #0]
 8002dc8:	77e3      	strb	r3, [r4, #31]
      u8g->glyph_height =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 8002dca:	786b      	ldrb	r3, [r5, #1]
 8002dcc:	f884 3020 	strb.w	r3, [r4, #32]
      u8g->glyph_dx =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 3 );
 8002dd0:	f995 3003 	ldrsb.w	r3, [r5, #3]
 8002dd4:	7723      	strb	r3, [r4, #28]
      u8g->glyph_x =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 4 );
 8002dd6:	f995 3004 	ldrsb.w	r3, [r5, #4]
 8002dda:	7763      	strb	r3, [r4, #29]
      u8g->glyph_y =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 5 );
 8002ddc:	f995 3005 	ldrsb.w	r3, [r5, #5]
 8002de0:	77a3      	strb	r3, [r4, #30]
      break;
 8002de2:	e7ef      	b.n	8002dc4 <u8g_CopyGlyphDataToCache+0x34>

08002de4 <u8g_FillEmptyGlyphCache>:

//void u8g_FillEmptyGlyphCache(u8g_t *u8g) U8G_NOINLINE;
static void u8g_FillEmptyGlyphCache(u8g_t *u8g)
{
  u8g->glyph_dx = 0;
 8002de4:	2300      	movs	r3, #0
 8002de6:	7703      	strb	r3, [r0, #28]
  u8g->glyph_width = 0;
 8002de8:	77c3      	strb	r3, [r0, #31]
  u8g->glyph_height = 0;
 8002dea:	f880 3020 	strb.w	r3, [r0, #32]
  u8g->glyph_x = 0;
 8002dee:	7743      	strb	r3, [r0, #29]
  u8g->glyph_y = 0;
 8002df0:	7783      	strb	r3, [r0, #30]
}
 8002df2:	4770      	bx	lr

08002df4 <u8g_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g_uint_t u8g_font_calc_vref_font(u8g_t *u8g)
{
  return 0;
}
 8002df4:	2000      	movs	r0, #0
 8002df6:	4770      	bx	lr

08002df8 <u8g_font_GetEncoding65Pos>:
{
 8002df8:	b508      	push	{r3, lr}
    return u8g_font_get_word(font, 6);
 8002dfa:	2106      	movs	r1, #6
 8002dfc:	f7ff ffac 	bl	8002d58 <u8g_font_get_word>
}
 8002e00:	bd08      	pop	{r3, pc}

08002e02 <u8g_font_GetEncoding97Pos>:
{
 8002e02:	b508      	push	{r3, lr}
    return u8g_font_get_word(font, 8);
 8002e04:	2108      	movs	r1, #8
 8002e06:	f7ff ffa7 	bl	8002d58 <u8g_font_get_word>
}
 8002e0a:	bd08      	pop	{r3, pc}

08002e0c <u8g_font_GetFontStartEncoding>:
{
 8002e0c:	b508      	push	{r3, lr}
  return u8g_font_get_byte(font, 10);
 8002e0e:	210a      	movs	r1, #10
 8002e10:	f7ff ffa0 	bl	8002d54 <u8g_font_get_byte>
}
 8002e14:	bd08      	pop	{r3, pc}

08002e16 <u8g_font_GetFontEndEncoding>:
{
 8002e16:	b508      	push	{r3, lr}
  return u8g_font_get_byte(font, 11);
 8002e18:	210b      	movs	r1, #11
 8002e1a:	f7ff ff9b 	bl	8002d54 <u8g_font_get_byte>
}
 8002e1e:	bd08      	pop	{r3, pc}

08002e20 <u8g_GetGlyph>:
{
 8002e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e24:	4682      	mov	sl, r0
 8002e26:	460f      	mov	r7, r1
  uint8_t *p = (uint8_t *)(u8g->font);
 8002e28:	6885      	ldr	r5, [r0, #8]
  uint8_t font_format = u8g_font_GetFormat(u8g->font);
 8002e2a:	4628      	mov	r0, r5
 8002e2c:	f7ff ff9b 	bl	8002d66 <u8g_font_GetFormat>
 8002e30:	4604      	mov	r4, r0
  uint8_t data_structure_size = u8g_font_GetFontGlyphStructureSize(u8g->font);
 8002e32:	4628      	mov	r0, r5
 8002e34:	f7ff ff9c 	bl	8002d70 <u8g_font_GetFontGlyphStructureSize>
 8002e38:	4681      	mov	r9, r0
  if ( font_format == 1 )
 8002e3a:	2c01      	cmp	r4, #1
 8002e3c:	d012      	beq.n	8002e64 <u8g_GetGlyph+0x44>
  uint8_t mask = 255;
 8002e3e:	f04f 08ff 	mov.w	r8, #255	; 0xff
  start = u8g_font_GetFontStartEncoding(u8g->font);
 8002e42:	4628      	mov	r0, r5
 8002e44:	f7ff ffe2 	bl	8002e0c <u8g_font_GetFontStartEncoding>
 8002e48:	4604      	mov	r4, r0
  end = u8g_font_GetFontEndEncoding(u8g->font);
 8002e4a:	4628      	mov	r0, r5
 8002e4c:	f7ff ffe3 	bl	8002e16 <u8g_font_GetFontEndEncoding>
 8002e50:	4606      	mov	r6, r0
  pos = u8g_font_GetEncoding97Pos(u8g->font);
 8002e52:	4628      	mov	r0, r5
 8002e54:	f7ff ffd5 	bl	8002e02 <u8g_font_GetEncoding97Pos>
  if ( requested_encoding >= 97 && pos > 0 )
 8002e58:	2f60      	cmp	r7, #96	; 0x60
 8002e5a:	d906      	bls.n	8002e6a <u8g_GetGlyph+0x4a>
 8002e5c:	b128      	cbz	r0, 8002e6a <u8g_GetGlyph+0x4a>
    p+= pos;
 8002e5e:	4405      	add	r5, r0
    start = 97;
 8002e60:	2461      	movs	r4, #97	; 0x61
 8002e62:	e00c      	b.n	8002e7e <u8g_GetGlyph+0x5e>
    mask = 15;
 8002e64:	f04f 080f 	mov.w	r8, #15
 8002e68:	e7eb      	b.n	8002e42 <u8g_GetGlyph+0x22>
    pos = u8g_font_GetEncoding65Pos(u8g->font);
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	f7ff ffc4 	bl	8002df8 <u8g_font_GetEncoding65Pos>
    if ( requested_encoding >= 65 && pos > 0 )
 8002e70:	2f40      	cmp	r7, #64	; 0x40
 8002e72:	d903      	bls.n	8002e7c <u8g_GetGlyph+0x5c>
 8002e74:	b110      	cbz	r0, 8002e7c <u8g_GetGlyph+0x5c>
      p+= pos;
 8002e76:	4405      	add	r5, r0
      start = 65;
 8002e78:	2441      	movs	r4, #65	; 0x41
 8002e7a:	e000      	b.n	8002e7e <u8g_GetGlyph+0x5e>
      p += U8G_FONT_DATA_STRUCT_SIZE;       /* skip font general information */  
 8002e7c:	3511      	adds	r5, #17
  if ( requested_encoding > end )
 8002e7e:	42be      	cmp	r6, r7
 8002e80:	d308      	bcc.n	8002e94 <u8g_GetGlyph+0x74>
  if ( i <= end )
 8002e82:	42b4      	cmp	r4, r6
 8002e84:	d910      	bls.n	8002ea8 <u8g_GetGlyph+0x88>
  u8g_FillEmptyGlyphCache(u8g);
 8002e86:	4650      	mov	r0, sl
 8002e88:	f7ff ffac 	bl	8002de4 <u8g_FillEmptyGlyphCache>
  return NULL;
 8002e8c:	2500      	movs	r5, #0
}
 8002e8e:	4628      	mov	r0, r5
 8002e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    u8g_FillEmptyGlyphCache(u8g);
 8002e94:	4650      	mov	r0, sl
 8002e96:	f7ff ffa5 	bl	8002de4 <u8g_FillEmptyGlyphCache>
    return NULL;                      /* not found */
 8002e9a:	2500      	movs	r5, #0
 8002e9c:	e7f7      	b.n	8002e8e <u8g_GetGlyph+0x6e>
        p += 1;
 8002e9e:	3501      	adds	r5, #1
      if ( i == end )
 8002ea0:	42b4      	cmp	r4, r6
 8002ea2:	d0f0      	beq.n	8002e86 <u8g_GetGlyph+0x66>
      i++;
 8002ea4:	3401      	adds	r4, #1
 8002ea6:	b2e4      	uxtb	r4, r4
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 8002ea8:	782b      	ldrb	r3, [r5, #0]
 8002eaa:	2bff      	cmp	r3, #255	; 0xff
 8002eac:	d0f7      	beq.n	8002e9e <u8g_GetGlyph+0x7e>
        if ( i == requested_encoding )
 8002eae:	42bc      	cmp	r4, r7
 8002eb0:	d005      	beq.n	8002ebe <u8g_GetGlyph+0x9e>
        p += u8g_pgm_read( ((u8g_pgm_uint8_t *)(p)) + 2 ) & mask;
 8002eb2:	78ab      	ldrb	r3, [r5, #2]
 8002eb4:	ea03 0308 	and.w	r3, r3, r8
        p += data_structure_size;
 8002eb8:	444b      	add	r3, r9
 8002eba:	441d      	add	r5, r3
 8002ebc:	e7f0      	b.n	8002ea0 <u8g_GetGlyph+0x80>
          u8g_CopyGlyphDataToCache(u8g, p);
 8002ebe:	4629      	mov	r1, r5
 8002ec0:	4650      	mov	r0, sl
 8002ec2:	f7ff ff65 	bl	8002d90 <u8g_CopyGlyphDataToCache>
          return p;
 8002ec6:	e7e2      	b.n	8002e8e <u8g_GetGlyph+0x6e>

08002ec8 <u8g_draw_glyph>:
{
 8002ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ecc:	b085      	sub	sp, #20
 8002ece:	4680      	mov	r8, r0
 8002ed0:	460d      	mov	r5, r1
 8002ed2:	4614      	mov	r4, r2
    u8g_glyph_t g = u8g_GetGlyph(u8g, encoding);
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	f7ff ffa3 	bl	8002e20 <u8g_GetGlyph>
    if ( g == NULL  )
 8002eda:	2800      	cmp	r0, #0
 8002edc:	d048      	beq.n	8002f70 <u8g_draw_glyph+0xa8>
 8002ede:	4601      	mov	r1, r0
    data = u8g_font_GetGlyphDataStart(u8g->font, g);
 8002ee0:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8002ee4:	f7ff ff4e 	bl	8002d84 <u8g_font_GetGlyphDataStart>
 8002ee8:	4607      	mov	r7, r0
  w = u8g->glyph_width;
 8002eea:	f898 901f 	ldrb.w	r9, [r8, #31]
  h = u8g->glyph_height;
 8002eee:	f898 b020 	ldrb.w	fp, [r8, #32]
  x += u8g->glyph_x;
 8002ef2:	f898 101d 	ldrb.w	r1, [r8, #29]
 8002ef6:	4429      	add	r1, r5
 8002ef8:	b2c9      	uxtb	r1, r1
 8002efa:	9103      	str	r1, [sp, #12]
  y -= u8g->glyph_y;
 8002efc:	f898 601e 	ldrb.w	r6, [r8, #30]
 8002f00:	1ba6      	subs	r6, r4, r6
 8002f02:	b2f6      	uxtb	r6, r6
  y--;
 8002f04:	3e01      	subs	r6, #1
 8002f06:	b2f6      	uxtb	r6, r6
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 8002f08:	eba6 060b 	sub.w	r6, r6, fp
 8002f0c:	b2f6      	uxtb	r6, r6
 8002f0e:	3601      	adds	r6, #1
 8002f10:	b2f6      	uxtb	r6, r6
 8002f12:	f8cd b000 	str.w	fp, [sp]
 8002f16:	464b      	mov	r3, r9
 8002f18:	4632      	mov	r2, r6
 8002f1a:	4640      	mov	r0, r8
 8002f1c:	f7ff fd62 	bl	80029e4 <u8g_IsBBXIntersection>
 8002f20:	b130      	cbz	r0, 8002f30 <u8g_draw_glyph+0x68>
  w += 7;
 8002f22:	f109 0907 	add.w	r9, r9, #7
  w /= 8;
 8002f26:	f3c9 09c4 	ubfx	r9, r9, #3, #5
  for( j = 0; j < h; j++ )
 8002f2a:	f04f 0a00 	mov.w	sl, #0
 8002f2e:	e017      	b.n	8002f60 <u8g_draw_glyph+0x98>
    return u8g->glyph_dx;
 8002f30:	f998 001c 	ldrsb.w	r0, [r8, #28]
 8002f34:	e01d      	b.n	8002f72 <u8g_draw_glyph+0xaa>
      u8g_Draw8Pixel(u8g, ix, iy, 0, u8g_pgm_read(data));
 8002f36:	f817 3b01 	ldrb.w	r3, [r7], #1
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	4632      	mov	r2, r6
 8002f40:	4629      	mov	r1, r5
 8002f42:	4640      	mov	r0, r8
 8002f44:	f000 f904 	bl	8003150 <u8g_Draw8Pixel>
      ix+=8;
 8002f48:	3508      	adds	r5, #8
 8002f4a:	b2ed      	uxtb	r5, r5
    for( i = 0; i < w; i++ )
 8002f4c:	3401      	adds	r4, #1
 8002f4e:	b2e4      	uxtb	r4, r4
 8002f50:	454c      	cmp	r4, r9
 8002f52:	d3f0      	bcc.n	8002f36 <u8g_draw_glyph+0x6e>
    iy++;
 8002f54:	3601      	adds	r6, #1
 8002f56:	b2f6      	uxtb	r6, r6
  for( j = 0; j < h; j++ )
 8002f58:	f10a 0a01 	add.w	sl, sl, #1
 8002f5c:	fa5f fa8a 	uxtb.w	sl, sl
 8002f60:	45da      	cmp	sl, fp
 8002f62:	d202      	bcs.n	8002f6a <u8g_draw_glyph+0xa2>
    ix = x;
 8002f64:	9d03      	ldr	r5, [sp, #12]
    for( i = 0; i < w; i++ )
 8002f66:	2400      	movs	r4, #0
 8002f68:	e7f2      	b.n	8002f50 <u8g_draw_glyph+0x88>
  return u8g->glyph_dx;
 8002f6a:	f998 001c 	ldrsb.w	r0, [r8, #28]
 8002f6e:	e000      	b.n	8002f72 <u8g_draw_glyph+0xaa>
      return 0;
 8002f70:	2000      	movs	r0, #0
}
 8002f72:	b005      	add	sp, #20
 8002f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002f78 <u8g_DrawStr>:
{
 8002f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f7c:	4680      	mov	r8, r0
 8002f7e:	460c      	mov	r4, r1
 8002f80:	4617      	mov	r7, r2
 8002f82:	461e      	mov	r6, r3
  y += u8g->font_calc_vref(u8g);
 8002f84:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f86:	4798      	blx	r3
 8002f88:	4407      	add	r7, r0
 8002f8a:	b2ff      	uxtb	r7, r7
  u8g_uint_t t = 0;
 8002f8c:	2500      	movs	r5, #0
  while( *s != '\0' )
 8002f8e:	e00a      	b.n	8002fa6 <u8g_DrawStr+0x2e>
    d = u8g_draw_glyph(u8g, x, y, *s);
 8002f90:	463a      	mov	r2, r7
 8002f92:	4621      	mov	r1, r4
 8002f94:	4640      	mov	r0, r8
 8002f96:	f7ff ff97 	bl	8002ec8 <u8g_draw_glyph>
    x += d;
 8002f9a:	b2c0      	uxtb	r0, r0
 8002f9c:	4404      	add	r4, r0
 8002f9e:	b2e4      	uxtb	r4, r4
    t += d;
 8002fa0:	4405      	add	r5, r0
 8002fa2:	b2ed      	uxtb	r5, r5
    s++;
 8002fa4:	3601      	adds	r6, #1
  while( *s != '\0' )
 8002fa6:	7833      	ldrb	r3, [r6, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1f1      	bne.n	8002f90 <u8g_DrawStr+0x18>
}
 8002fac:	4628      	mov	r0, r5
 8002fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002fb4 <u8g_SetFontPosBaseline>:

void u8g_SetFontPosBaseline(u8g_t *u8g)
{
  u8g->font_calc_vref = u8g_font_calc_vref_font;
 8002fb4:	4b01      	ldr	r3, [pc, #4]	; (8002fbc <u8g_SetFontPosBaseline+0x8>)
 8002fb6:	6243      	str	r3, [r0, #36]	; 0x24
}
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	08002df5 	.word	0x08002df5

08002fc0 <u8g_call_dev_fn>:

#include <stddef.h>
#include "../Drivers/u8glib/inc/u8g.h"

uint8_t u8g_call_dev_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8002fc0:	b510      	push	{r4, lr}
  return dev->dev_fn(u8g, dev, msg, arg); 
 8002fc2:	680c      	ldr	r4, [r1, #0]
 8002fc4:	47a0      	blx	r4
}
 8002fc6:	bd10      	pop	{r4, pc}

08002fc8 <u8g_InitLL>:

/*====================================================================*/

uint8_t u8g_InitLL(u8g_t *u8g, u8g_dev_t *dev)
{
 8002fc8:	b538      	push	{r3, r4, r5, lr}
 8002fca:	4604      	mov	r4, r0
 8002fcc:	460d      	mov	r5, r1
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8002fce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002fd0:	2002      	movs	r0, #2
 8002fd2:	4798      	blx	r3
  r =  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_INIT, NULL);
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	220a      	movs	r2, #10
 8002fd8:	4629      	mov	r1, r5
 8002fda:	4620      	mov	r0, r4
 8002fdc:	f7ff fff0 	bl	8002fc0 <u8g_call_dev_fn>
 8002fe0:	4605      	mov	r5, r0
  u8g->state_cb(U8G_STATE_MSG_BACKUP_U8G);
 8002fe2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002fe4:	2003      	movs	r0, #3
 8002fe6:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8002fe8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002fea:	2000      	movs	r0, #0
 8002fec:	4798      	blx	r3
  return r;
}
 8002fee:	4628      	mov	r0, r5
 8002ff0:	bd38      	pop	{r3, r4, r5, pc}

08002ff2 <u8g_FirstPageLL>:

void u8g_FirstPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 8002ff2:	b538      	push	{r3, r4, r5, lr}
 8002ff4:	4604      	mov	r4, r0
 8002ff6:	460d      	mov	r5, r1
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8002ff8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002ffa:	2002      	movs	r0, #2
 8002ffc:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 8002ffe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003000:	2001      	movs	r0, #1
 8003002:	4798      	blx	r3
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_FIRST, NULL);
 8003004:	2300      	movs	r3, #0
 8003006:	2214      	movs	r2, #20
 8003008:	4629      	mov	r1, r5
 800300a:	4620      	mov	r0, r4
 800300c:	f7ff ffd8 	bl	8002fc0 <u8g_call_dev_fn>
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8003010:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8003014:	2217      	movs	r2, #23
 8003016:	4629      	mov	r1, r5
 8003018:	4620      	mov	r0, r4
 800301a:	f7ff ffd1 	bl	8002fc0 <u8g_call_dev_fn>
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 800301e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003020:	2000      	movs	r0, #0
 8003022:	4798      	blx	r3
}
 8003024:	bd38      	pop	{r3, r4, r5, pc}

08003026 <u8g_NextPageLL>:

uint8_t u8g_NextPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 8003026:	b570      	push	{r4, r5, r6, lr}
 8003028:	4604      	mov	r4, r0
 800302a:	460d      	mov	r5, r1
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 800302c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800302e:	2002      	movs	r0, #2
 8003030:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 8003032:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003034:	2001      	movs	r0, #1
 8003036:	4798      	blx	r3
  r = u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_NEXT, NULL);
 8003038:	2300      	movs	r3, #0
 800303a:	2215      	movs	r2, #21
 800303c:	4629      	mov	r1, r5
 800303e:	4620      	mov	r0, r4
 8003040:	f7ff ffbe 	bl	8002fc0 <u8g_call_dev_fn>
  if ( r != 0 )
 8003044:	4606      	mov	r6, r0
 8003046:	b920      	cbnz	r0, 8003052 <u8g_NextPageLL+0x2c>
  {
    u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
  }
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8003048:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800304a:	2000      	movs	r0, #0
 800304c:	4798      	blx	r3
  return r;
}
 800304e:	4630      	mov	r0, r6
 8003050:	bd70      	pop	{r4, r5, r6, pc}
    u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8003052:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8003056:	2217      	movs	r2, #23
 8003058:	4629      	mov	r1, r5
 800305a:	4620      	mov	r0, r4
 800305c:	f7ff ffb0 	bl	8002fc0 <u8g_call_dev_fn>
 8003060:	e7f2      	b.n	8003048 <u8g_NextPageLL+0x22>

08003062 <u8g_SetContrastLL>:

uint8_t u8g_SetContrastLL(u8g_t *u8g, u8g_dev_t *dev, uint8_t contrast)
{  
 8003062:	b500      	push	{lr}
 8003064:	b083      	sub	sp, #12
 8003066:	ab02      	add	r3, sp, #8
 8003068:	f803 2d01 	strb.w	r2, [r3, #-1]!
  return u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_CONTRAST, &contrast);
 800306c:	220f      	movs	r2, #15
 800306e:	f7ff ffa7 	bl	8002fc0 <u8g_call_dev_fn>
}
 8003072:	b003      	add	sp, #12
 8003074:	f85d fb04 	ldr.w	pc, [sp], #4

08003078 <u8g_Draw8PixelLL>:
  arg->y = y;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_PIXEL, arg);
}

void u8g_Draw8PixelLL(u8g_t *u8g, u8g_dev_t *dev, u8g_uint_t x, u8g_uint_t y, uint8_t dir, uint8_t pixel)
{
 8003078:	b510      	push	{r4, lr}
  u8g_dev_arg_pixel_t *arg = &(u8g->arg_pixel);
  arg->x = x;
 800307a:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
  arg->y = y;
 800307e:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
  arg->dir = dir;
 8003082:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003086:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  arg->pixel = pixel;
 800308a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800308e:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_8PIXEL, arg);
 8003092:	f100 032d 	add.w	r3, r0, #45	; 0x2d
 8003096:	223b      	movs	r2, #59	; 0x3b
 8003098:	f7ff ff92 	bl	8002fc0 <u8g_call_dev_fn>
}
 800309c:	bd10      	pop	{r4, pc}

0800309e <u8g_GetWidthLL>:
#endif



u8g_uint_t u8g_GetWidthLL(u8g_t *u8g, u8g_dev_t *dev)
{
 800309e:	b500      	push	{lr}
 80030a0:	b083      	sub	sp, #12
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_WIDTH, &r);
 80030a2:	f10d 0307 	add.w	r3, sp, #7
 80030a6:	2246      	movs	r2, #70	; 0x46
 80030a8:	f7ff ff8a 	bl	8002fc0 <u8g_call_dev_fn>
  return r;
}
 80030ac:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80030b0:	b003      	add	sp, #12
 80030b2:	f85d fb04 	ldr.w	pc, [sp], #4

080030b6 <u8g_GetHeightLL>:

u8g_uint_t u8g_GetHeightLL(u8g_t *u8g, u8g_dev_t *dev)
{       
 80030b6:	b500      	push	{lr}
 80030b8:	b083      	sub	sp, #12
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_HEIGHT, &r);
 80030ba:	f10d 0307 	add.w	r3, sp, #7
 80030be:	2247      	movs	r2, #71	; 0x47
 80030c0:	f7ff ff7e 	bl	8002fc0 <u8g_call_dev_fn>
  return r;
}
 80030c4:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80030c8:	b003      	add	sp, #12
 80030ca:	f85d fb04 	ldr.w	pc, [sp], #4

080030ce <u8g_GetModeLL>:

u8g_uint_t u8g_GetModeLL(u8g_t *u8g, u8g_dev_t *dev)
{       
 80030ce:	b508      	push	{r3, lr}
  return u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_MODE, NULL);
 80030d0:	2300      	movs	r3, #0
 80030d2:	2248      	movs	r2, #72	; 0x48
 80030d4:	f7ff ff74 	bl	8002fc0 <u8g_call_dev_fn>
}
 80030d8:	bd08      	pop	{r3, pc}

080030da <u8g_UpdateDimension>:


/*====================================================================*/

void u8g_UpdateDimension(u8g_t *u8g)
{
 80030da:	b510      	push	{r4, lr}
 80030dc:	4604      	mov	r4, r0
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 80030de:	6841      	ldr	r1, [r0, #4]
 80030e0:	f7ff ffdd 	bl	800309e <u8g_GetWidthLL>
 80030e4:	7020      	strb	r0, [r4, #0]
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 80030e6:	6861      	ldr	r1, [r4, #4]
 80030e8:	4620      	mov	r0, r4
 80030ea:	f7ff ffe4 	bl	80030b6 <u8g_GetHeightLL>
 80030ee:	7060      	strb	r0, [r4, #1]
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 80030f0:	6861      	ldr	r1, [r4, #4]
 80030f2:	4620      	mov	r0, r4
 80030f4:	f7ff ffeb 	bl	80030ce <u8g_GetModeLL>
 80030f8:	74e0      	strb	r0, [r4, #19]
  /* 9 Dec 2012: u8g_scale.c requires update of current page */
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 80030fa:	f104 0338 	add.w	r3, r4, #56	; 0x38
 80030fe:	2217      	movs	r2, #23
 8003100:	6861      	ldr	r1, [r4, #4]
 8003102:	4620      	mov	r0, r4
 8003104:	f7ff ff5c 	bl	8002fc0 <u8g_call_dev_fn>
}
 8003108:	bd10      	pop	{r4, pc}

0800310a <u8g_Begin>:
  u8g->state_cb = u8g_state_dummy_cb;

}

uint8_t u8g_Begin(u8g_t *u8g)
{
 800310a:	b510      	push	{r4, lr}
 800310c:	4604      	mov	r4, r0
  /* call and init low level driver and com device */
  if ( u8g_InitLL(u8g, u8g->dev) == 0 )
 800310e:	6841      	ldr	r1, [r0, #4]
 8003110:	f7ff ff5a 	bl	8002fc8 <u8g_InitLL>
 8003114:	4603      	mov	r3, r0
 8003116:	b908      	cbnz	r0, 800311c <u8g_Begin+0x12>
    return 0;
  /* fetch width and height from the low level */
  u8g_UpdateDimension(u8g);
  return 1;
}
 8003118:	4618      	mov	r0, r3
 800311a:	bd10      	pop	{r4, pc}
  u8g_UpdateDimension(u8g);
 800311c:	4620      	mov	r0, r4
 800311e:	f7ff ffdc 	bl	80030da <u8g_UpdateDimension>
  return 1;
 8003122:	2301      	movs	r3, #1
 8003124:	e7f8      	b.n	8003118 <u8g_Begin+0xe>

08003126 <u8g_FirstPage>:
  return u8g_Begin(u8g);
}
#endif /* defined(U8G_WITH_PINLIST)  */

void u8g_FirstPage(u8g_t *u8g)
{
 8003126:	b508      	push	{r3, lr}
  u8g_FirstPageLL(u8g, u8g->dev);
 8003128:	6841      	ldr	r1, [r0, #4]
 800312a:	f7ff ff62 	bl	8002ff2 <u8g_FirstPageLL>
}
 800312e:	bd08      	pop	{r3, pc}

08003130 <u8g_NextPage>:

uint8_t u8g_NextPage(u8g_t *u8g)
{
 8003130:	b510      	push	{r4, lr}
 8003132:	4604      	mov	r4, r0
  if  ( u8g->cursor_fn != (u8g_draw_cursor_fn)0 )
 8003134:	6983      	ldr	r3, [r0, #24]
 8003136:	b103      	cbz	r3, 800313a <u8g_NextPage+0xa>
  {
    u8g->cursor_fn(u8g);
 8003138:	4798      	blx	r3
  }
  return u8g_NextPageLL(u8g, u8g->dev);
 800313a:	6861      	ldr	r1, [r4, #4]
 800313c:	4620      	mov	r0, r4
 800313e:	f7ff ff72 	bl	8003026 <u8g_NextPageLL>
}
 8003142:	bd10      	pop	{r4, pc}

08003144 <u8g_SetContrast>:

uint8_t u8g_SetContrast(u8g_t *u8g, uint8_t contrast)
{
 8003144:	b508      	push	{r3, lr}
  return u8g_SetContrastLL(u8g, u8g->dev, contrast);
 8003146:	460a      	mov	r2, r1
 8003148:	6841      	ldr	r1, [r0, #4]
 800314a:	f7ff ff8a 	bl	8003062 <u8g_SetContrastLL>
}
 800314e:	bd08      	pop	{r3, pc}

08003150 <u8g_Draw8Pixel>:
{
  u8g_DrawPixelLL(u8g, u8g->dev, x, y);
}

void u8g_Draw8Pixel(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, uint8_t dir, uint8_t pixel)
{
 8003150:	b530      	push	{r4, r5, lr}
 8003152:	b083      	sub	sp, #12
  u8g_Draw8PixelLL(u8g, u8g->dev, x, y, dir, pixel);
 8003154:	6844      	ldr	r4, [r0, #4]
 8003156:	f89d 5018 	ldrb.w	r5, [sp, #24]
 800315a:	9501      	str	r5, [sp, #4]
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	4613      	mov	r3, r2
 8003160:	460a      	mov	r2, r1
 8003162:	4621      	mov	r1, r4
 8003164:	f7ff ff88 	bl	8003078 <u8g_Draw8PixelLL>
}
 8003168:	b003      	add	sp, #12
 800316a:	bd30      	pop	{r4, r5, pc}

0800316c <u8g_SetColorIndex>:
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_SET_COLOR_ENTRY, &irgb);
}

void u8g_SetColorIndex(u8g_t *u8g, uint8_t idx)
{
  u8g->arg_pixel.color = idx;
 800316c:	f880 1031 	strb.w	r1, [r0, #49]	; 0x31
  /*u8g->color_index = idx; */ /* must be removed */
}
 8003170:	4770      	bx	lr
	...

08003174 <u8g_init_data>:
{
 8003174:	b570      	push	{r4, r5, r6, lr}
 8003176:	4604      	mov	r4, r0
  u8g->font = NULL;
 8003178:	2500      	movs	r5, #0
 800317a:	6085      	str	r5, [r0, #8]
  u8g->cursor_font = NULL;
 800317c:	60c5      	str	r5, [r0, #12]
  u8g->cursor_bg_color = 0;
 800317e:	7445      	strb	r5, [r0, #17]
  u8g->cursor_fg_color = 1;
 8003180:	2601      	movs	r6, #1
 8003182:	7406      	strb	r6, [r0, #16]
  u8g->cursor_encoding = 34;
 8003184:	2322      	movs	r3, #34	; 0x22
 8003186:	7483      	strb	r3, [r0, #18]
  u8g->cursor_fn = (u8g_draw_cursor_fn)0;
 8003188:	6185      	str	r5, [r0, #24]
  u8g_SetColorIndex(u8g, 1);
 800318a:	4631      	mov	r1, r6
 800318c:	f7ff ffee 	bl	800316c <u8g_SetColorIndex>
  u8g_SetFontPosBaseline(u8g);
 8003190:	4620      	mov	r0, r4
 8003192:	f7ff ff0f 	bl	8002fb4 <u8g_SetFontPosBaseline>
  u8g->font_height_mode = U8G_FONT_HEIGHT_MODE_XTEXT;
 8003196:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
  u8g->font_ref_ascent = 0;
 800319a:	f884 5029 	strb.w	r5, [r4, #41]	; 0x29
  u8g->font_ref_descent = 0;
 800319e:	f884 502a 	strb.w	r5, [r4, #42]	; 0x2a
  u8g->font_line_spacing_factor = 64;           /* 64 = 1.0, 77 = 1.2 line spacing factor */
 80031a2:	2340      	movs	r3, #64	; 0x40
 80031a4:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  u8g->line_spacing = 0;
 80031a8:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
  u8g->state_cb = u8g_state_dummy_cb;
 80031ac:	4b01      	ldr	r3, [pc, #4]	; (80031b4 <u8g_init_data+0x40>)
 80031ae:	6363      	str	r3, [r4, #52]	; 0x34
}
 80031b0:	bd70      	pop	{r4, r5, r6, pc}
 80031b2:	bf00      	nop
 80031b4:	08003577 	.word	0x08003577

080031b8 <u8g_InitComFn>:
{
 80031b8:	b570      	push	{r4, r5, r6, lr}
 80031ba:	4604      	mov	r4, r0
 80031bc:	460d      	mov	r5, r1
 80031be:	4616      	mov	r6, r2
  u8g_init_data(u8g);
 80031c0:	f7ff ffd8 	bl	8003174 <u8g_init_data>
  u8g->dev = dev;
 80031c4:	6065      	str	r5, [r4, #4]
  u8g->dev->com_fn = com_fn;
 80031c6:	60ae      	str	r6, [r5, #8]
  return u8g_Begin(u8g);
 80031c8:	4620      	mov	r0, r4
 80031ca:	f7ff ff9e 	bl	800310a <u8g_Begin>
}
 80031ce:	bd70      	pop	{r4, r5, r6, pc}

080031d0 <u8g_page_First>:
  u8g_page_First(p);
}

void u8g_page_First(u8g_page_t *p)
{
  p->page_y0 = 0;
 80031d0:	2200      	movs	r2, #0
 80031d2:	7082      	strb	r2, [r0, #2]
  p->page_y1 = p->page_height;
 80031d4:	7803      	ldrb	r3, [r0, #0]
  p->page_y1--;
 80031d6:	3b01      	subs	r3, #1
 80031d8:	70c3      	strb	r3, [r0, #3]
  p->page = 0;
 80031da:	7102      	strb	r2, [r0, #4]
}
 80031dc:	4770      	bx	lr

080031de <u8g_page_Next>:

uint8_t u8g_page_Next(u8g_page_t * p)
{
  register u8g_uint_t y1;
  p->page_y0 += p->page_height;
 80031de:	7802      	ldrb	r2, [r0, #0]
 80031e0:	7883      	ldrb	r3, [r0, #2]
 80031e2:	4413      	add	r3, r2
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	7083      	strb	r3, [r0, #2]
  if ( p->page_y0 >= p->total_height )
 80031e8:	7841      	ldrb	r1, [r0, #1]
 80031ea:	428b      	cmp	r3, r1
 80031ec:	d20c      	bcs.n	8003208 <u8g_page_Next+0x2a>
    return 0;
  p->page++;
 80031ee:	7903      	ldrb	r3, [r0, #4]
 80031f0:	3301      	adds	r3, #1
 80031f2:	7103      	strb	r3, [r0, #4]
  y1 = p->page_y1;
 80031f4:	78c3      	ldrb	r3, [r0, #3]
  y1 += p->page_height;
 80031f6:	441a      	add	r2, r3
 80031f8:	b2d2      	uxtb	r2, r2
  if ( y1 >= p->total_height )
 80031fa:	4291      	cmp	r1, r2
 80031fc:	d801      	bhi.n	8003202 <u8g_page_Next+0x24>
  {
    y1 = p->total_height;
    y1--;
 80031fe:	1e4a      	subs	r2, r1, #1
 8003200:	b2d2      	uxtb	r2, r2
  }
  p->page_y1 = y1;
 8003202:	70c2      	strb	r2, [r0, #3]
  
  return 1;
 8003204:	2001      	movs	r0, #1
 8003206:	4770      	bx	lr
    return 0;
 8003208:	2000      	movs	r0, #0
}
 800320a:	4770      	bx	lr

0800320c <u8g_pb_Clear>:

#include "../Drivers/u8glib/inc/u8g.h"

void u8g_pb_Clear(u8g_pb_t *b)
{
  uint8_t *ptr = (uint8_t *)b->buf;
 800320c:	6883      	ldr	r3, [r0, #8]
  uint8_t *end_ptr = ptr;
  end_ptr += b->width;
 800320e:	7940      	ldrb	r0, [r0, #5]
 8003210:	4418      	add	r0, r3
  do
  {
    *ptr++ = 0;
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	2100      	movs	r1, #0
 8003216:	7019      	strb	r1, [r3, #0]
 8003218:	4613      	mov	r3, r2
  } while( ptr != end_ptr );
 800321a:	4290      	cmp	r0, r2
 800321c:	d1f9      	bne.n	8003212 <u8g_pb_Clear+0x6>
}
 800321e:	4770      	bx	lr

08003220 <u8g_pb_IsYIntersection>:
  return 0;
}
*/

uint8_t u8g_pb_IsYIntersection(u8g_pb_t *pb, u8g_uint_t v0, u8g_uint_t v1)
{
 8003220:	b410      	push	{r4}
  uint8_t c1, c2, c3, tmp;
  c1 = v0 <= pb->p.page_y1;
 8003222:	78c3      	ldrb	r3, [r0, #3]
 8003224:	428b      	cmp	r3, r1
 8003226:	bf34      	ite	cc
 8003228:	2300      	movcc	r3, #0
 800322a:	2301      	movcs	r3, #1
  c2 = v1 >= pb->p.page_y0;
 800322c:	7884      	ldrb	r4, [r0, #2]
  c3 = v0 > v1;
 800322e:	4291      	cmp	r1, r2
 8003230:	bf94      	ite	ls
 8003232:	2100      	movls	r1, #0
 8003234:	2101      	movhi	r1, #1
  tmp = c1;
  c1 &= c2;
  c2 &= c3;
  c3 &= tmp;
  c1 |= c2;
  c1 |= c3;
 8003236:	ea43 0001 	orr.w	r0, r3, r1
 800323a:	4294      	cmp	r4, r2
 800323c:	bf8c      	ite	hi
 800323e:	2000      	movhi	r0, #0
 8003240:	f000 0001 	andls.w	r0, r0, #1
 8003244:	400b      	ands	r3, r1
  return c1 & 1;
}
 8003246:	4318      	orrs	r0, r3
 8003248:	bc10      	pop	{r4}
 800324a:	4770      	bx	lr

0800324c <u8g_pb_GetPageBox>:
  return u8g_pb_IsXIntersection(pb, bbx->x, tmp);
}

void u8g_pb_GetPageBox(u8g_pb_t *pb, u8g_box_t *box)
{
  box->x0 = 0;
 800324c:	2300      	movs	r3, #0
 800324e:	700b      	strb	r3, [r1, #0]
  box->y0 = pb->p.page_y0;
 8003250:	7883      	ldrb	r3, [r0, #2]
 8003252:	704b      	strb	r3, [r1, #1]
  box->x1 = pb->width;
 8003254:	7943      	ldrb	r3, [r0, #5]
  box->x1--;
 8003256:	3b01      	subs	r3, #1
 8003258:	708b      	strb	r3, [r1, #2]
  box->y1 = pb->p.page_y1;
 800325a:	78c3      	ldrb	r3, [r0, #3]
 800325c:	70cb      	strb	r3, [r1, #3]
}
 800325e:	4770      	bx	lr

08003260 <u8g_pb_Is8PixelVisible>:


uint8_t u8g_pb_Is8PixelVisible(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 8003260:	b508      	push	{r3, lr}
  u8g_uint_t v0, v1;
  v0 = arg_pixel->y;
 8003262:	784b      	ldrb	r3, [r1, #1]
  v1 = v0;
  switch( arg_pixel->dir )
 8003264:	78ca      	ldrb	r2, [r1, #3]
 8003266:	2a01      	cmp	r2, #1
 8003268:	d003      	beq.n	8003272 <u8g_pb_Is8PixelVisible+0x12>
 800326a:	2a03      	cmp	r2, #3
 800326c:	d008      	beq.n	8003280 <u8g_pb_Is8PixelVisible+0x20>
  v1 = v0;
 800326e:	461a      	mov	r2, r3
 8003270:	e002      	b.n	8003278 <u8g_pb_Is8PixelVisible+0x18>
  {
    case 0:
      break;
    case 1:  
      v1 += 8;          /* this is independent from the page height */
 8003272:	f103 0208 	add.w	r2, r3, #8
 8003276:	b2d2      	uxtb	r2, r2
      break;
    case 3: 
      v0 -= 8;
      break;
  }
  return u8g_pb_IsYIntersection(b, v0, v1);
 8003278:	4619      	mov	r1, r3
 800327a:	f7ff ffd1 	bl	8003220 <u8g_pb_IsYIntersection>
}
 800327e:	bd08      	pop	{r3, pc}
      v0 -= 8;
 8003280:	f1a3 0108 	sub.w	r1, r3, #8
  v1 = v0;
 8003284:	461a      	mov	r2, r3
      v0 -= 8;
 8003286:	b2cb      	uxtb	r3, r1
      break;
 8003288:	e7f6      	b.n	8003278 <u8g_pb_Is8PixelVisible+0x18>

0800328a <u8g_pb_WriteBuffer>:



uint8_t u8g_pb_WriteBuffer(u8g_pb_t *b, u8g_t *u8g, u8g_dev_t *dev)
{
 800328a:	b510      	push	{r4, lr}
 800328c:	460c      	mov	r4, r1
 800328e:	4611      	mov	r1, r2
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 8003290:	6883      	ldr	r3, [r0, #8]
 8003292:	7942      	ldrb	r2, [r0, #5]
 8003294:	4620      	mov	r0, r4
 8003296:	f7ff fc05 	bl	8002aa4 <u8g_WriteSequence>
}
 800329a:	bd10      	pop	{r4, pc}

0800329c <u8g_pb16v1_Clear>:
void u8g_pb16v1_Set8PixelStd(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel) U8G_NOINLINE;


void u8g_pb16v1_Clear(u8g_pb_t *b)
{
  uint8_t *ptr = (uint8_t *)b->buf;
 800329c:	6883      	ldr	r3, [r0, #8]
  uint8_t *end_ptr = ptr;
  end_ptr += b->width*2;
 800329e:	7940      	ldrb	r0, [r0, #5]
 80032a0:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  do
  {
    *ptr++ = 0;
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	2100      	movs	r1, #0
 80032a8:	7019      	strb	r1, [r3, #0]
 80032aa:	4613      	mov	r3, r2
  } while( ptr != end_ptr );
 80032ac:	4290      	cmp	r0, r2
 80032ae:	d1f9      	bne.n	80032a4 <u8g_pb16v1_Clear+0x8>
}
 80032b0:	4770      	bx	lr

080032b2 <u8g_pb16v1_set_pixel>:
  b->width = width;
  u8g_pb16v1_Clear(b);
}

void u8g_pb16v1_set_pixel(u8g_pb_t *b, u8g_uint_t x, u8g_uint_t y, uint8_t color_index)
{
 80032b2:	b430      	push	{r4, r5}
  register uint8_t mask;
  uint8_t *ptr = b->buf;
 80032b4:	6885      	ldr	r5, [r0, #8]
  
  y -= b->p.page_y0;
 80032b6:	7884      	ldrb	r4, [r0, #2]
 80032b8:	1b12      	subs	r2, r2, r4
 80032ba:	b2d2      	uxtb	r2, r2
  if ( y >= 8 )
 80032bc:	2a07      	cmp	r2, #7
 80032be:	d903      	bls.n	80032c8 <u8g_pb16v1_set_pixel+0x16>
  {
    ptr += b->width;
 80032c0:	7940      	ldrb	r0, [r0, #5]
 80032c2:	4405      	add	r5, r0
    y &= 0x07;
 80032c4:	f002 0207 	and.w	r2, r2, #7
  }
  mask = 1;
  mask <<= y;
 80032c8:	2001      	movs	r0, #1
 80032ca:	fa00 f202 	lsl.w	r2, r0, r2
 80032ce:	b2d2      	uxtb	r2, r2
  ptr += x;
  if ( color_index )
 80032d0:	b92b      	cbnz	r3, 80032de <u8g_pb16v1_set_pixel+0x2c>
    *ptr |= mask;
  }
  else
  {
    mask ^=0xff;
    *ptr &= mask;
 80032d2:	5c6b      	ldrb	r3, [r5, r1]
 80032d4:	ea23 0202 	bic.w	r2, r3, r2
 80032d8:	546a      	strb	r2, [r5, r1]
  }
}
 80032da:	bc30      	pop	{r4, r5}
 80032dc:	4770      	bx	lr
    *ptr |= mask;
 80032de:	5c6b      	ldrb	r3, [r5, r1]
 80032e0:	431a      	orrs	r2, r3
 80032e2:	546a      	strb	r2, [r5, r1]
 80032e4:	e7f9      	b.n	80032da <u8g_pb16v1_set_pixel+0x28>

080032e6 <u8g_pb16v1_SetPixel>:


void u8g_pb16v1_SetPixel(u8g_pb_t *b, const u8g_dev_arg_pixel_t * const arg_pixel)
{
  if ( arg_pixel->y < b->p.page_y0 )
 80032e6:	784a      	ldrb	r2, [r1, #1]
 80032e8:	7883      	ldrb	r3, [r0, #2]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d30d      	bcc.n	800330a <u8g_pb16v1_SetPixel+0x24>
    return;
  if ( arg_pixel->y > b->p.page_y1 )
 80032ee:	78c3      	ldrb	r3, [r0, #3]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d80a      	bhi.n	800330a <u8g_pb16v1_SetPixel+0x24>
{
 80032f4:	b510      	push	{r4, lr}
    return;
  if ( arg_pixel->x >= b->width )
 80032f6:	780c      	ldrb	r4, [r1, #0]
 80032f8:	7943      	ldrb	r3, [r0, #5]
 80032fa:	429c      	cmp	r4, r3
 80032fc:	d300      	bcc.n	8003300 <u8g_pb16v1_SetPixel+0x1a>
    return;
  u8g_pb16v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
}
 80032fe:	bd10      	pop	{r4, pc}
  u8g_pb16v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 8003300:	790b      	ldrb	r3, [r1, #4]
 8003302:	4621      	mov	r1, r4
 8003304:	f7ff ffd5 	bl	80032b2 <u8g_pb16v1_set_pixel>
 8003308:	e7f9      	b.n	80032fe <u8g_pb16v1_SetPixel+0x18>
 800330a:	4770      	bx	lr

0800330c <u8g_pb16v1_Set8PixelOpt2>:
  } while( pixel != 0  );
}


void u8g_pb16v1_Set8PixelOpt2(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 800330c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003310:	4680      	mov	r8, r0
 8003312:	460d      	mov	r5, r1
  register uint8_t pixel = arg_pixel->pixel;
 8003314:	788c      	ldrb	r4, [r1, #2]
  u8g_uint_t dx = 0;
  u8g_uint_t dy = 0;
  
  switch( arg_pixel->dir )
 8003316:	78cb      	ldrb	r3, [r1, #3]
 8003318:	2b03      	cmp	r3, #3
 800331a:	d803      	bhi.n	8003324 <u8g_pb16v1_Set8PixelOpt2+0x18>
 800331c:	e8df f003 	tbb	[pc, r3]
 8003320:	0b08050e 	.word	0x0b08050e
  u8g_uint_t dy = 0;
 8003324:	2600      	movs	r6, #0
  u8g_uint_t dx = 0;
 8003326:	4637      	mov	r7, r6
 8003328:	e015      	b.n	8003356 <u8g_pb16v1_Set8PixelOpt2+0x4a>
  {
    case 0: dx++; break;
    case 1: dy++; break;
 800332a:	2601      	movs	r6, #1
  u8g_uint_t dx = 0;
 800332c:	2700      	movs	r7, #0
    case 1: dy++; break;
 800332e:	e012      	b.n	8003356 <u8g_pb16v1_Set8PixelOpt2+0x4a>
  u8g_uint_t dy = 0;
 8003330:	2600      	movs	r6, #0
    case 2: dx--; break;
 8003332:	27ff      	movs	r7, #255	; 0xff
 8003334:	e00f      	b.n	8003356 <u8g_pb16v1_Set8PixelOpt2+0x4a>
    case 3: dy--; break;
 8003336:	26ff      	movs	r6, #255	; 0xff
  u8g_uint_t dx = 0;
 8003338:	2700      	movs	r7, #0
    case 3: dy--; break;
 800333a:	e00c      	b.n	8003356 <u8g_pb16v1_Set8PixelOpt2+0x4a>
  u8g_uint_t dy = 0;
 800333c:	2600      	movs	r6, #0
    case 0: dx++; break;
 800333e:	2701      	movs	r7, #1
 8003340:	e009      	b.n	8003356 <u8g_pb16v1_Set8PixelOpt2+0x4a>
  
  do
  {
    if ( pixel & 128 )
      u8g_pb16v1_SetPixel(b, arg_pixel);
    arg_pixel->x += dx;
 8003342:	782b      	ldrb	r3, [r5, #0]
 8003344:	443b      	add	r3, r7
 8003346:	702b      	strb	r3, [r5, #0]
    arg_pixel->y += dy;
 8003348:	786b      	ldrb	r3, [r5, #1]
 800334a:	4433      	add	r3, r6
 800334c:	706b      	strb	r3, [r5, #1]
    pixel <<= 1;
 800334e:	0064      	lsls	r4, r4, #1
  } while( pixel != 0  );
 8003350:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003354:	d007      	beq.n	8003366 <u8g_pb16v1_Set8PixelOpt2+0x5a>
    if ( pixel & 128 )
 8003356:	f014 0f80 	tst.w	r4, #128	; 0x80
 800335a:	d0f2      	beq.n	8003342 <u8g_pb16v1_Set8PixelOpt2+0x36>
      u8g_pb16v1_SetPixel(b, arg_pixel);
 800335c:	4629      	mov	r1, r5
 800335e:	4640      	mov	r0, r8
 8003360:	f7ff ffc1 	bl	80032e6 <u8g_pb16v1_SetPixel>
 8003364:	e7ed      	b.n	8003342 <u8g_pb16v1_Set8PixelOpt2+0x36>
  
}
 8003366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800336a <u8g_dev_pb16v1_base_fn>:

uint8_t u8g_dev_pb16v1_base_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 800336a:	b538      	push	{r3, r4, r5, lr}
 800336c:	461d      	mov	r5, r3
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 800336e:	684c      	ldr	r4, [r1, #4]
  switch(msg)
 8003370:	3a14      	subs	r2, #20
 8003372:	2a33      	cmp	r2, #51	; 0x33
 8003374:	d84e      	bhi.n	8003414 <u8g_dev_pb16v1_base_fn+0xaa>
 8003376:	e8df f002 	tbb	[pc, r2]
 800337a:	352d      	.short	0x352d
 800337c:	4d4d3f4d 	.word	0x4d4d3f4d
 8003380:	4d4d4d4d 	.word	0x4d4d4d4d
 8003384:	4d4d4d4d 	.word	0x4d4d4d4d
 8003388:	4d4d4d4d 	.word	0x4d4d4d4d
 800338c:	4d4d4d4d 	.word	0x4d4d4d4d
 8003390:	4d4d4d4d 	.word	0x4d4d4d4d
 8003394:	4d4d4d4d 	.word	0x4d4d4d4d
 8003398:	4d4d4d27 	.word	0x4d4d4d27
 800339c:	4d4d4d4d 	.word	0x4d4d4d4d
 80033a0:	4d4d1a4d 	.word	0x4d4d1a4d
 80033a4:	4d4d4d4d 	.word	0x4d4d4d4d
 80033a8:	4d4d4d4d 	.word	0x4d4d4d4d
 80033ac:	4945      	.short	0x4945
  {
    case U8G_DEV_MSG_SET_8PIXEL:
      if ( u8g_pb_Is8PixelVisible(pb, (u8g_dev_arg_pixel_t *)arg) )
 80033ae:	4629      	mov	r1, r5
 80033b0:	4620      	mov	r0, r4
 80033b2:	f7ff ff55 	bl	8003260 <u8g_pb_Is8PixelVisible>
 80033b6:	b908      	cbnz	r0, 80033bc <u8g_dev_pb16v1_base_fn+0x52>
    case U8G_DEV_MSG_SET_XY_CB:
      break;
    case U8G_DEV_MSG_GET_MODE:
      return U8G_MODE_BW;
  }
  return 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e02c      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
        u8g_pb16v1_Set8PixelOpt2(pb, (u8g_dev_arg_pixel_t *)arg);
 80033bc:	4629      	mov	r1, r5
 80033be:	4620      	mov	r0, r4
 80033c0:	f7ff ffa4 	bl	800330c <u8g_pb16v1_Set8PixelOpt2>
  return 1;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e026      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
        u8g_pb16v1_SetPixel(pb, (u8g_dev_arg_pixel_t *)arg);
 80033c8:	4629      	mov	r1, r5
 80033ca:	4620      	mov	r0, r4
 80033cc:	f7ff ff8b 	bl	80032e6 <u8g_pb16v1_SetPixel>
  return 1;
 80033d0:	2301      	movs	r3, #1
      break;
 80033d2:	e020      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
      u8g_pb16v1_Clear(pb);
 80033d4:	4620      	mov	r0, r4
 80033d6:	f7ff ff61 	bl	800329c <u8g_pb16v1_Clear>
      u8g_page_First(&(pb->p));
 80033da:	4620      	mov	r0, r4
 80033dc:	f7ff fef8 	bl	80031d0 <u8g_page_First>
  return 1;
 80033e0:	2301      	movs	r3, #1
      break;
 80033e2:	e018      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
      if ( u8g_page_Next(&(pb->p)) == 0 )
 80033e4:	4620      	mov	r0, r4
 80033e6:	f7ff fefa 	bl	80031de <u8g_page_Next>
 80033ea:	4603      	mov	r3, r0
 80033ec:	b198      	cbz	r0, 8003416 <u8g_dev_pb16v1_base_fn+0xac>
      u8g_pb16v1_Clear(pb);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7ff ff54 	bl	800329c <u8g_pb16v1_Clear>
  return 1;
 80033f4:	2301      	movs	r3, #1
      break;
 80033f6:	e00e      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
      u8g_pb_GetPageBox(pb, (u8g_box_t *)arg);
 80033f8:	4629      	mov	r1, r5
 80033fa:	4620      	mov	r0, r4
 80033fc:	f7ff ff26 	bl	800324c <u8g_pb_GetPageBox>
  return 1;
 8003400:	2301      	movs	r3, #1
      break;
 8003402:	e008      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
      *((u8g_uint_t *)arg) = pb->width;
 8003404:	7963      	ldrb	r3, [r4, #5]
 8003406:	702b      	strb	r3, [r5, #0]
  return 1;
 8003408:	2301      	movs	r3, #1
      break;
 800340a:	e004      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
      *((u8g_uint_t *)arg) = pb->p.total_height;
 800340c:	7863      	ldrb	r3, [r4, #1]
 800340e:	702b      	strb	r3, [r5, #0]
  return 1;
 8003410:	2301      	movs	r3, #1
      break;
 8003412:	e000      	b.n	8003416 <u8g_dev_pb16v1_base_fn+0xac>
      return U8G_MODE_BW;
 8003414:	2301      	movs	r3, #1
}
 8003416:	4618      	mov	r0, r3
 8003418:	bd38      	pop	{r3, r4, r5, pc}

0800341a <u8g_pb8v1_set_pixel>:
  b->width = width;
  u8g_pb_Clear(b);
}

void u8g_pb8v1_set_pixel(u8g_pb_t *b, u8g_uint_t x, u8g_uint_t y, uint8_t color_index)
{
 800341a:	b410      	push	{r4}
  register uint8_t mask;
  uint8_t *ptr = b->buf;
 800341c:	6884      	ldr	r4, [r0, #8]
  
  y -= b->p.page_y0;
 800341e:	7880      	ldrb	r0, [r0, #2]
 8003420:	1a10      	subs	r0, r2, r0
  mask = 1;
  y &= 0x07;
 8003422:	f000 0007 	and.w	r0, r0, #7
  mask <<= y;
 8003426:	2201      	movs	r2, #1
 8003428:	4082      	lsls	r2, r0
 800342a:	b2d2      	uxtb	r2, r2
  ptr += x;
  if ( color_index )
 800342c:	b92b      	cbnz	r3, 800343a <u8g_pb8v1_set_pixel+0x20>
    *ptr |= mask;
  }
  else
  {
    mask ^=0xff;
    *ptr &= mask;
 800342e:	5c63      	ldrb	r3, [r4, r1]
 8003430:	ea23 0202 	bic.w	r2, r3, r2
 8003434:	5462      	strb	r2, [r4, r1]
  }
}
 8003436:	bc10      	pop	{r4}
 8003438:	4770      	bx	lr
    *ptr |= mask;
 800343a:	5c63      	ldrb	r3, [r4, r1]
 800343c:	431a      	orrs	r2, r3
 800343e:	5462      	strb	r2, [r4, r1]
 8003440:	e7f9      	b.n	8003436 <u8g_pb8v1_set_pixel+0x1c>

08003442 <u8g_pb8v1_SetPixel>:


void u8g_pb8v1_SetPixel(u8g_pb_t *b, const u8g_dev_arg_pixel_t * const arg_pixel)
{
  if ( arg_pixel->y < b->p.page_y0 )
 8003442:	784a      	ldrb	r2, [r1, #1]
 8003444:	7883      	ldrb	r3, [r0, #2]
 8003446:	429a      	cmp	r2, r3
 8003448:	d30d      	bcc.n	8003466 <u8g_pb8v1_SetPixel+0x24>
    return;
  if ( arg_pixel->y > b->p.page_y1 )
 800344a:	78c3      	ldrb	r3, [r0, #3]
 800344c:	429a      	cmp	r2, r3
 800344e:	d80a      	bhi.n	8003466 <u8g_pb8v1_SetPixel+0x24>
{
 8003450:	b510      	push	{r4, lr}
    return;
  if ( arg_pixel->x >= b->width )
 8003452:	780c      	ldrb	r4, [r1, #0]
 8003454:	7943      	ldrb	r3, [r0, #5]
 8003456:	429c      	cmp	r4, r3
 8003458:	d300      	bcc.n	800345c <u8g_pb8v1_SetPixel+0x1a>
    return;
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
}
 800345a:	bd10      	pop	{r4, pc}
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 800345c:	790b      	ldrb	r3, [r1, #4]
 800345e:	4621      	mov	r1, r4
 8003460:	f7ff ffdb 	bl	800341a <u8g_pb8v1_set_pixel>
 8003464:	e7f9      	b.n	800345a <u8g_pb8v1_SetPixel+0x18>
 8003466:	4770      	bx	lr

08003468 <u8g_pb8v1_Set8PixelOpt2>:
  } while( pixel != 0  );
}


void u8g_pb8v1_Set8PixelOpt2(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 8003468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800346c:	4680      	mov	r8, r0
 800346e:	460d      	mov	r5, r1
  register uint8_t pixel = arg_pixel->pixel;
 8003470:	788c      	ldrb	r4, [r1, #2]
  u8g_uint_t dx = 0;
  u8g_uint_t dy = 0;
  
  switch( arg_pixel->dir )
 8003472:	78cb      	ldrb	r3, [r1, #3]
 8003474:	2b03      	cmp	r3, #3
 8003476:	d803      	bhi.n	8003480 <u8g_pb8v1_Set8PixelOpt2+0x18>
 8003478:	e8df f003 	tbb	[pc, r3]
 800347c:	0b08050e 	.word	0x0b08050e
  u8g_uint_t dy = 0;
 8003480:	2600      	movs	r6, #0
  u8g_uint_t dx = 0;
 8003482:	4637      	mov	r7, r6
 8003484:	e015      	b.n	80034b2 <u8g_pb8v1_Set8PixelOpt2+0x4a>
  {
    case 0: dx++; break;
    case 1: dy++; break;
 8003486:	2601      	movs	r6, #1
  u8g_uint_t dx = 0;
 8003488:	2700      	movs	r7, #0
    case 1: dy++; break;
 800348a:	e012      	b.n	80034b2 <u8g_pb8v1_Set8PixelOpt2+0x4a>
  u8g_uint_t dy = 0;
 800348c:	2600      	movs	r6, #0
    case 2: dx--; break;
 800348e:	27ff      	movs	r7, #255	; 0xff
 8003490:	e00f      	b.n	80034b2 <u8g_pb8v1_Set8PixelOpt2+0x4a>
    case 3: dy--; break;
 8003492:	26ff      	movs	r6, #255	; 0xff
  u8g_uint_t dx = 0;
 8003494:	2700      	movs	r7, #0
    case 3: dy--; break;
 8003496:	e00c      	b.n	80034b2 <u8g_pb8v1_Set8PixelOpt2+0x4a>
  u8g_uint_t dy = 0;
 8003498:	2600      	movs	r6, #0
    case 0: dx++; break;
 800349a:	2701      	movs	r7, #1
 800349c:	e009      	b.n	80034b2 <u8g_pb8v1_Set8PixelOpt2+0x4a>
  
  do
  {
    if ( pixel & 128 )
      u8g_pb8v1_SetPixel(b, arg_pixel);
    arg_pixel->x += dx;
 800349e:	782b      	ldrb	r3, [r5, #0]
 80034a0:	443b      	add	r3, r7
 80034a2:	702b      	strb	r3, [r5, #0]
    arg_pixel->y += dy;
 80034a4:	786b      	ldrb	r3, [r5, #1]
 80034a6:	4433      	add	r3, r6
 80034a8:	706b      	strb	r3, [r5, #1]
    pixel <<= 1;
 80034aa:	0064      	lsls	r4, r4, #1
  } while( pixel != 0  );
 80034ac:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80034b0:	d007      	beq.n	80034c2 <u8g_pb8v1_Set8PixelOpt2+0x5a>
    if ( pixel & 128 )
 80034b2:	f014 0f80 	tst.w	r4, #128	; 0x80
 80034b6:	d0f2      	beq.n	800349e <u8g_pb8v1_Set8PixelOpt2+0x36>
      u8g_pb8v1_SetPixel(b, arg_pixel);
 80034b8:	4629      	mov	r1, r5
 80034ba:	4640      	mov	r0, r8
 80034bc:	f7ff ffc1 	bl	8003442 <u8g_pb8v1_SetPixel>
 80034c0:	e7ed      	b.n	800349e <u8g_pb8v1_Set8PixelOpt2+0x36>
  
}
 80034c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080034c6 <u8g_dev_pb8v1_base_fn>:

uint8_t u8g_dev_pb8v1_base_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 80034c6:	b538      	push	{r3, r4, r5, lr}
 80034c8:	461d      	mov	r5, r3
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 80034ca:	684c      	ldr	r4, [r1, #4]
  switch(msg)
 80034cc:	3a14      	subs	r2, #20
 80034ce:	2a33      	cmp	r2, #51	; 0x33
 80034d0:	d84e      	bhi.n	8003570 <u8g_dev_pb8v1_base_fn+0xaa>
 80034d2:	e8df f002 	tbb	[pc, r2]
 80034d6:	352d      	.short	0x352d
 80034d8:	4d4d3f4d 	.word	0x4d4d3f4d
 80034dc:	4d4d4d4d 	.word	0x4d4d4d4d
 80034e0:	4d4d4d4d 	.word	0x4d4d4d4d
 80034e4:	4d4d4d4d 	.word	0x4d4d4d4d
 80034e8:	4d4d4d4d 	.word	0x4d4d4d4d
 80034ec:	4d4d4d4d 	.word	0x4d4d4d4d
 80034f0:	4d4d4d4d 	.word	0x4d4d4d4d
 80034f4:	4d4d4d27 	.word	0x4d4d4d27
 80034f8:	4d4d4d4d 	.word	0x4d4d4d4d
 80034fc:	4d4d1a4d 	.word	0x4d4d1a4d
 8003500:	4d4d4d4d 	.word	0x4d4d4d4d
 8003504:	4d4d4d4d 	.word	0x4d4d4d4d
 8003508:	4945      	.short	0x4945
  {
    case U8G_DEV_MSG_SET_8PIXEL:
      if ( u8g_pb_Is8PixelVisible(pb, (u8g_dev_arg_pixel_t *)arg) )
 800350a:	4629      	mov	r1, r5
 800350c:	4620      	mov	r0, r4
 800350e:	f7ff fea7 	bl	8003260 <u8g_pb_Is8PixelVisible>
 8003512:	b908      	cbnz	r0, 8003518 <u8g_dev_pb8v1_base_fn+0x52>
    case U8G_DEV_MSG_SET_XY_CB:
      break;
    case U8G_DEV_MSG_GET_MODE:
      return U8G_MODE_BW;
  }
  return 1;
 8003514:	2301      	movs	r3, #1
 8003516:	e02c      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
        u8g_pb8v1_Set8PixelOpt2(pb, (u8g_dev_arg_pixel_t *)arg);
 8003518:	4629      	mov	r1, r5
 800351a:	4620      	mov	r0, r4
 800351c:	f7ff ffa4 	bl	8003468 <u8g_pb8v1_Set8PixelOpt2>
  return 1;
 8003520:	2301      	movs	r3, #1
 8003522:	e026      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
        u8g_pb8v1_SetPixel(pb, (u8g_dev_arg_pixel_t *)arg);
 8003524:	4629      	mov	r1, r5
 8003526:	4620      	mov	r0, r4
 8003528:	f7ff ff8b 	bl	8003442 <u8g_pb8v1_SetPixel>
  return 1;
 800352c:	2301      	movs	r3, #1
      break;
 800352e:	e020      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
      u8g_pb_Clear(pb);
 8003530:	4620      	mov	r0, r4
 8003532:	f7ff fe6b 	bl	800320c <u8g_pb_Clear>
      u8g_page_First(&(pb->p));
 8003536:	4620      	mov	r0, r4
 8003538:	f7ff fe4a 	bl	80031d0 <u8g_page_First>
  return 1;
 800353c:	2301      	movs	r3, #1
      break;
 800353e:	e018      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
      if ( u8g_page_Next(&(pb->p)) == 0 )
 8003540:	4620      	mov	r0, r4
 8003542:	f7ff fe4c 	bl	80031de <u8g_page_Next>
 8003546:	4603      	mov	r3, r0
 8003548:	b198      	cbz	r0, 8003572 <u8g_dev_pb8v1_base_fn+0xac>
      u8g_pb_Clear(pb);
 800354a:	4620      	mov	r0, r4
 800354c:	f7ff fe5e 	bl	800320c <u8g_pb_Clear>
  return 1;
 8003550:	2301      	movs	r3, #1
      break;
 8003552:	e00e      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
      u8g_pb_GetPageBox(pb, (u8g_box_t *)arg);
 8003554:	4629      	mov	r1, r5
 8003556:	4620      	mov	r0, r4
 8003558:	f7ff fe78 	bl	800324c <u8g_pb_GetPageBox>
  return 1;
 800355c:	2301      	movs	r3, #1
      break;
 800355e:	e008      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
      *((u8g_uint_t *)arg) = pb->width;
 8003560:	7963      	ldrb	r3, [r4, #5]
 8003562:	702b      	strb	r3, [r5, #0]
  return 1;
 8003564:	2301      	movs	r3, #1
      break;
 8003566:	e004      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
      *((u8g_uint_t *)arg) = pb->p.total_height;
 8003568:	7863      	ldrb	r3, [r4, #1]
 800356a:	702b      	strb	r3, [r5, #0]
  return 1;
 800356c:	2301      	movs	r3, #1
      break;
 800356e:	e000      	b.n	8003572 <u8g_dev_pb8v1_base_fn+0xac>
      return U8G_MODE_BW;
 8003570:	2301      	movs	r3, #1
}
 8003572:	4618      	mov	r0, r3
 8003574:	bd38      	pop	{r3, r4, r5, pc}

08003576 <u8g_state_dummy_cb>:
#include "../Drivers/u8glib/inc/u8g.h"

void u8g_state_dummy_cb(uint8_t msg)
{
  /* the dummy procedure does nothing */
}
 8003576:	4770      	bx	lr

08003578 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(uint8_t command)
{
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	4605      	mov	r5, r0

	uint8_t buf = 0x1F;
 800357e:	ac02      	add	r4, sp, #8
 8003580:	231f      	movs	r3, #31
 8003582:	f804 3d01 	strb.w	r3, [r4, #-1]!
	HAL_SPI_Transmit(&hspi2, &buf, 1, HAL_MAX_DELAY);
 8003586:	4e0f      	ldr	r6, [pc, #60]	; (80035c4 <lcd_write_command+0x4c>)
 8003588:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800358c:	2201      	movs	r2, #1
 800358e:	4621      	mov	r1, r4
 8003590:	4630      	mov	r0, r6
 8003592:	f7fe fc7d 	bl	8001e90 <HAL_SPI_Transmit>

	buf = command & 0x0F;
 8003596:	f005 030f 	and.w	r3, r5, #15
 800359a:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_SPI_Transmit(&hspi2 , &buf, 1, HAL_MAX_DELAY);
 800359e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035a2:	2201      	movs	r2, #1
 80035a4:	4621      	mov	r1, r4
 80035a6:	4630      	mov	r0, r6
 80035a8:	f7fe fc72 	bl	8001e90 <HAL_SPI_Transmit>

	buf = (command >> 4) & 0x0F;
 80035ac:	092d      	lsrs	r5, r5, #4
 80035ae:	f88d 5007 	strb.w	r5, [sp, #7]
	HAL_SPI_Transmit(&hspi2 , &buf , 1, HAL_MAX_DELAY);
 80035b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035b6:	2201      	movs	r2, #1
 80035b8:	4621      	mov	r1, r4
 80035ba:	4630      	mov	r0, r6
 80035bc:	f7fe fc68 	bl	8001e90 <HAL_SPI_Transmit>

}
 80035c0:	b002      	add	sp, #8
 80035c2:	bd70      	pop	{r4, r5, r6, pc}
 80035c4:	20000508 	.word	0x20000508

080035c8 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(uint8_t data)
{
 80035c8:	b570      	push	{r4, r5, r6, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	4605      	mov	r5, r0
	uint8_t buf = 0x5F;
 80035ce:	ac02      	add	r4, sp, #8
 80035d0:	235f      	movs	r3, #95	; 0x5f
 80035d2:	f804 3d01 	strb.w	r3, [r4, #-1]!
	HAL_SPI_Transmit(&hspi2, &buf, 1,10);
 80035d6:	4e0e      	ldr	r6, [pc, #56]	; (8003610 <lcd_write_data+0x48>)
 80035d8:	230a      	movs	r3, #10
 80035da:	2201      	movs	r2, #1
 80035dc:	4621      	mov	r1, r4
 80035de:	4630      	mov	r0, r6
 80035e0:	f7fe fc56 	bl	8001e90 <HAL_SPI_Transmit>

	buf = data & 0x0F;
 80035e4:	f005 030f 	and.w	r3, r5, #15
 80035e8:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_SPI_Transmit(&hspi2 , &buf, 1, 10);
 80035ec:	230a      	movs	r3, #10
 80035ee:	2201      	movs	r2, #1
 80035f0:	4621      	mov	r1, r4
 80035f2:	4630      	mov	r0, r6
 80035f4:	f7fe fc4c 	bl	8001e90 <HAL_SPI_Transmit>

	buf = (data >> 4) & 0x0F;
 80035f8:	092d      	lsrs	r5, r5, #4
 80035fa:	f88d 5007 	strb.w	r5, [sp, #7]
	HAL_SPI_Transmit(&hspi2 , &buf , 1, 10);
 80035fe:	230a      	movs	r3, #10
 8003600:	2201      	movs	r2, #1
 8003602:	4621      	mov	r1, r4
 8003604:	4630      	mov	r0, r6
 8003606:	f7fe fc43 	bl	8001e90 <HAL_SPI_Transmit>
}
 800360a:	b002      	add	sp, #8
 800360c:	bd70      	pop	{r4, r5, r6, pc}
 800360e:	bf00      	nop
 8003610:	20000508 	.word	0x20000508

08003614 <Lcd_init>:
{
 8003614:	b510      	push	{r4, lr}
	 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET); // Podciagniecie RST
 8003616:	4c40      	ldr	r4, [pc, #256]	; (8003718 <Lcd_init+0x104>)
 8003618:	2201      	movs	r2, #1
 800361a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800361e:	4620      	mov	r0, r4
 8003620:	f7fd fc72 	bl	8000f08 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET); // Podciagniecie DC do zera
 8003624:	2200      	movs	r2, #0
 8003626:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800362a:	4620      	mov	r0, r4
 800362c:	f7fd fc6c 	bl	8000f08 <HAL_GPIO_WritePin>
		lcd_write_command(0x80);
 8003630:	2080      	movs	r0, #128	; 0x80
 8003632:	f7ff ffa1 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x2A);  /* **** Set "RE"=1  00101010B */
 8003636:	202a      	movs	r0, #42	; 0x2a
 8003638:	f7ff ff9e 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x71);
 800363c:	2071      	movs	r0, #113	; 0x71
 800363e:	f7ff ff9b 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xC0);
 8003642:	20c0      	movs	r0, #192	; 0xc0
 8003644:	f7ff ff98 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x00);
 8003648:	2000      	movs	r0, #0
 800364a:	f7ff ff95 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x28);
 800364e:	2028      	movs	r0, #40	; 0x28
 8003650:	f7ff ff92 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x08); /* **** Set Sleep Mode On     */
 8003654:	2008      	movs	r0, #8
 8003656:	f7ff ff8f 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x2A); /* **** Set "RE"=1  00101010B */
 800365a:	202a      	movs	r0, #42	; 0x2a
 800365c:	f7ff ff8c 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x79); /* **** Set "SD"=1  01111001B */
 8003660:	2079      	movs	r0, #121	; 0x79
 8003662:	f7ff ff89 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xD5);
 8003666:	20d5      	movs	r0, #213	; 0xd5
 8003668:	f7ff ff86 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x70);
 800366c:	2070      	movs	r0, #112	; 0x70
 800366e:	f7ff ff83 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x78); /* **** Set "SD"=0            */
 8003672:	2078      	movs	r0, #120	; 0x78
 8003674:	f7ff ff80 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x08);
 8003678:	2008      	movs	r0, #8
 800367a:	f7ff ff7d 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x06); /* **** Set Com31-->Com0  Seg0-->Seg99 */
 800367e:	2006      	movs	r0, #6
 8003680:	f7ff ff7a 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x72);
 8003684:	2072      	movs	r0, #114	; 0x72
 8003686:	f7ff ff77 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xC0);
 800368a:	20c0      	movs	r0, #192	; 0xc0
 800368c:	f7ff ff74 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x01);
 8003690:	2001      	movs	r0, #1
 8003692:	f7ff ff71 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x2A);   /* **** Set "RE"=1  */
 8003696:	202a      	movs	r0, #42	; 0x2a
 8003698:	f7ff ff6e 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x79);   /* **** Set "SD"=1 */
 800369c:	2079      	movs	r0, #121	; 0x79
 800369e:	f7ff ff6b 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xDC);    /* **** Set ROM */
 80036a2:	20dc      	movs	r0, #220	; 0xdc
 80036a4:	f7ff ff68 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x00);    /* **** Set ROM A and 8 CGRAM */
 80036a8:	2000      	movs	r0, #0
 80036aa:	f7ff ff65 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xDA);    /* **** Set Seg Pins HW Config */
 80036ae:	20da      	movs	r0, #218	; 0xda
 80036b0:	f7ff ff62 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x10);
 80036b4:	2010      	movs	r0, #16
 80036b6:	f7ff ff5f 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x81);    /* **** Set Contrast */
 80036ba:	2081      	movs	r0, #129	; 0x81
 80036bc:	f7ff ff5c 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xD9);
 80036c0:	20d9      	movs	r0, #217	; 0xd9
 80036c2:	f7ff ff59 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x8F);    /* **** Set Contrast */
 80036c6:	208f      	movs	r0, #143	; 0x8f
 80036c8:	f7ff ff56 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xF1);
 80036cc:	20f1      	movs	r0, #241	; 0xf1
 80036ce:	f7ff ff53 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xDB);   /* **** Set VCOM deselect level */
 80036d2:	20db      	movs	r0, #219	; 0xdb
 80036d4:	f7ff ff50 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x30);   /* **** VCC x 0.83              */
 80036d8:	2030      	movs	r0, #48	; 0x30
 80036da:	f7ff ff4d 	bl	8003578 <lcd_write_command>
		lcd_write_command(0xDC);   /* *Set gpio -turn EN for 15V generator on. */
 80036de:	20dc      	movs	r0, #220	; 0xdc
 80036e0:	f7ff ff4a 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x03);
 80036e4:	2003      	movs	r0, #3
 80036e6:	f7ff ff47 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x78);   /* **** Exiting Set OLED Characterization */
 80036ea:	2078      	movs	r0, #120	; 0x78
 80036ec:	f7ff ff44 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x28);
 80036f0:	2028      	movs	r0, #40	; 0x28
 80036f2:	f7ff ff41 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x06);     /* **** Set Entry Mode */
 80036f6:	2006      	movs	r0, #6
 80036f8:	f7ff ff3e 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x28);     /* **** Set "IS"=0 , "RE" =0 /28 */
 80036fc:	2028      	movs	r0, #40	; 0x28
 80036fe:	f7ff ff3b 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x01);
 8003702:	2001      	movs	r0, #1
 8003704:	f7ff ff38 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x80);     /* Set DDRAM Address to 0x80 (line 1 start)*/
 8003708:	2080      	movs	r0, #128	; 0x80
 800370a:	f7ff ff35 	bl	8003578 <lcd_write_command>
		lcd_write_command(0x0C);   /* **** Turn on Display */
 800370e:	200c      	movs	r0, #12
 8003710:	f7ff ff32 	bl	8003578 <lcd_write_command>
}
 8003714:	bd10      	pop	{r4, pc}
 8003716:	bf00      	nop
 8003718:	40010c00 	.word	0x40010c00

0800371c <Lcd_clr>:
{
 800371c:	b508      	push	{r3, lr}
	lcd_write_command(CLEAR_DISPLAY);
 800371e:	2001      	movs	r0, #1
 8003720:	f7ff ff2a 	bl	8003578 <lcd_write_command>
	lcd_write_command(RETURN_HOME);
 8003724:	2002      	movs	r0, #2
 8003726:	f7ff ff27 	bl	8003578 <lcd_write_command>
}
 800372a:	bd08      	pop	{r3, pc}

0800372c <Lcd_string>:
{
 800372c:	b538      	push	{r3, r4, r5, lr}
 800372e:	4605      	mov	r5, r0
	for(uint8_t i = 0; i < strlen(string); i++)
 8003730:	2400      	movs	r4, #0
 8003732:	e004      	b.n	800373e <Lcd_string+0x12>
		lcd_write_data(string[i]);
 8003734:	5d28      	ldrb	r0, [r5, r4]
 8003736:	f7ff ff47 	bl	80035c8 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 800373a:	3401      	adds	r4, #1
 800373c:	b2e4      	uxtb	r4, r4
 800373e:	4628      	mov	r0, r5
 8003740:	f7fc fd72 	bl	8000228 <strlen>
 8003744:	4284      	cmp	r4, r0
 8003746:	d3f5      	bcc.n	8003734 <Lcd_string+0x8>
}
 8003748:	bd38      	pop	{r3, r4, r5, pc}
	...

0800374c <Lcd_int>:
{
 800374c:	b500      	push	{lr}
 800374e:	b085      	sub	sp, #20
	sprintf(buffer, "%d", number);
 8003750:	4602      	mov	r2, r0
 8003752:	4905      	ldr	r1, [pc, #20]	; (8003768 <Lcd_int+0x1c>)
 8003754:	a801      	add	r0, sp, #4
 8003756:	f001 fed7 	bl	8005508 <siprintf>
	Lcd_string(buffer);
 800375a:	a801      	add	r0, sp, #4
 800375c:	f7ff ffe6 	bl	800372c <Lcd_string>
}
 8003760:	b005      	add	sp, #20
 8003762:	f85d fb04 	ldr.w	pc, [sp], #4
 8003766:	bf00      	nop
 8003768:	08009e80 	.word	0x08009e80

0800376c <Lcd_cursor>:
{
 800376c:	b508      	push	{r3, lr}
	lcd_write_command(SET_DDRAM_ADDR | ((row * 0x40) + col));
 800376e:	eb01 1080 	add.w	r0, r1, r0, lsl #6
 8003772:	b240      	sxtb	r0, r0
 8003774:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8003778:	b2c0      	uxtb	r0, r0
 800377a:	f7ff fefd 	bl	8003578 <lcd_write_command>
}
 800377e:	bd08      	pop	{r3, pc}

08003780 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003784:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003786:	2400      	movs	r4, #0
 8003788:	9404      	str	r4, [sp, #16]
 800378a:	9405      	str	r4, [sp, #20]
 800378c:	9406      	str	r4, [sp, #24]
 800378e:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003790:	4b3a      	ldr	r3, [pc, #232]	; (800387c <MX_GPIO_Init+0xfc>)
 8003792:	699a      	ldr	r2, [r3, #24]
 8003794:	f042 0210 	orr.w	r2, r2, #16
 8003798:	619a      	str	r2, [r3, #24]
 800379a:	699a      	ldr	r2, [r3, #24]
 800379c:	f002 0210 	and.w	r2, r2, #16
 80037a0:	9200      	str	r2, [sp, #0]
 80037a2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037a4:	699a      	ldr	r2, [r3, #24]
 80037a6:	f042 0220 	orr.w	r2, r2, #32
 80037aa:	619a      	str	r2, [r3, #24]
 80037ac:	699a      	ldr	r2, [r3, #24]
 80037ae:	f002 0220 	and.w	r2, r2, #32
 80037b2:	9201      	str	r2, [sp, #4]
 80037b4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037b6:	699a      	ldr	r2, [r3, #24]
 80037b8:	f042 0204 	orr.w	r2, r2, #4
 80037bc:	619a      	str	r2, [r3, #24]
 80037be:	699a      	ldr	r2, [r3, #24]
 80037c0:	f002 0204 	and.w	r2, r2, #4
 80037c4:	9202      	str	r2, [sp, #8]
 80037c6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037c8:	699a      	ldr	r2, [r3, #24]
 80037ca:	f042 0208 	orr.w	r2, r2, #8
 80037ce:	619a      	str	r2, [r3, #24]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	9303      	str	r3, [sp, #12]
 80037d8:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80037da:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8003888 <MX_GPIO_Init+0x108>
 80037de:	4622      	mov	r2, r4
 80037e0:	f44f 41a6 	mov.w	r1, #21248	; 0x5300
 80037e4:	4640      	mov	r0, r8
 80037e6:	f7fd fb8f 	bl	8000f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 80037ea:	4f25      	ldr	r7, [pc, #148]	; (8003880 <MX_GPIO_Init+0x100>)
 80037ec:	4622      	mov	r2, r4
 80037ee:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 80037f2:	4638      	mov	r0, r7
 80037f4:	f7fd fb88 	bl	8000f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80037f8:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800388c <MX_GPIO_Init+0x10c>
 80037fc:	4622      	mov	r2, r4
 80037fe:	2104      	movs	r1, #4
 8003800:	4648      	mov	r0, r9
 8003802:	f7fd fb81 	bl	8000f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC3 PC4 PC5 PC6 
                           PC7 PC8 PC9 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8003806:	f642 33ff 	movw	r3, #11263	; 0x2bff
 800380a:	9304      	str	r3, [sp, #16]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800380c:	2503      	movs	r5, #3
 800380e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003810:	a904      	add	r1, sp, #16
 8003812:	4638      	mov	r0, r7
 8003814:	f7fd fa7e 	bl	8000d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5 
                           PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003818:	f649 1333 	movw	r3, #39219	; 0x9933
 800381c:	9304      	str	r3, [sp, #16]
                          |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800381e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003820:	a904      	add	r1, sp, #16
 8003822:	4818      	ldr	r0, [pc, #96]	; (8003884 <MX_GPIO_Init+0x104>)
 8003824:	f7fd fa76 	bl	8000d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11 
                           PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11 
 8003828:	f640 4316 	movw	r3, #3094	; 0xc16
 800382c:	9304      	str	r3, [sp, #16]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800382e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003830:	a904      	add	r1, sp, #16
 8003832:	4640      	mov	r0, r8
 8003834:	f7fd fa6e 	bl	8000d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_8|GPIO_PIN_9;
 8003838:	f44f 43a6 	mov.w	r3, #21248	; 0x5300
 800383c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800383e:	2601      	movs	r6, #1
 8003840:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003842:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003844:	2502      	movs	r5, #2
 8003846:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003848:	a904      	add	r1, sp, #16
 800384a:	4640      	mov	r0, r8
 800384c:	f7fd fa62 	bl	8000d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8003850:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003854:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003856:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003858:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800385a:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800385c:	a904      	add	r1, sp, #16
 800385e:	4638      	mov	r0, r7
 8003860:	f7fd fa58 	bl	8000d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003864:	2304      	movs	r3, #4
 8003866:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003868:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800386c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800386e:	a904      	add	r1, sp, #16
 8003870:	4648      	mov	r0, r9
 8003872:	f7fd fa4f 	bl	8000d14 <HAL_GPIO_Init>

}
 8003876:	b009      	add	sp, #36	; 0x24
 8003878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800387c:	40021000 	.word	0x40021000
 8003880:	40011000 	.word	0x40011000
 8003884:	40010800 	.word	0x40010800
 8003888:	40010c00 	.word	0x40010c00
 800388c:	40011400 	.word	0x40011400

08003890 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003890:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8003892:	480b      	ldr	r0, [pc, #44]	; (80038c0 <MX_I2C1_Init+0x30>)
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <MX_I2C1_Init+0x34>)
 8003896:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003898:	4b0b      	ldr	r3, [pc, #44]	; (80038c8 <MX_I2C1_Init+0x38>)
 800389a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800389c:	2300      	movs	r3, #0
 800389e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80038a0:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038a6:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038a8:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80038aa:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038ac:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038ae:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80038b0:	f7fd fce0 	bl	8001274 <HAL_I2C_Init>
 80038b4:	b900      	cbnz	r0, 80038b8 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
  }

}
 80038b6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80038b8:	f000 fe96 	bl	80045e8 <Error_Handler>
}
 80038bc:	e7fb      	b.n	80038b6 <MX_I2C1_Init+0x26>
 80038be:	bf00      	nop
 80038c0:	200003fc 	.word	0x200003fc
 80038c4:	40005400 	.word	0x40005400
 80038c8:	00061a80 	.word	0x00061a80

080038cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80038cc:	b510      	push	{r4, lr}
 80038ce:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d0:	2300      	movs	r3, #0
 80038d2:	9302      	str	r3, [sp, #8]
 80038d4:	9303      	str	r3, [sp, #12]
 80038d6:	9304      	str	r3, [sp, #16]
 80038d8:	9305      	str	r3, [sp, #20]
  if(i2cHandle->Instance==I2C1)
 80038da:	6802      	ldr	r2, [r0, #0]
 80038dc:	4b11      	ldr	r3, [pc, #68]	; (8003924 <HAL_I2C_MspInit+0x58>)
 80038de:	429a      	cmp	r2, r3
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_MspInit+0x1a>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80038e2:	b006      	add	sp, #24
 80038e4:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038e6:	4c10      	ldr	r4, [pc, #64]	; (8003928 <HAL_I2C_MspInit+0x5c>)
 80038e8:	69a3      	ldr	r3, [r4, #24]
 80038ea:	f043 0308 	orr.w	r3, r3, #8
 80038ee:	61a3      	str	r3, [r4, #24]
 80038f0:	69a3      	ldr	r3, [r4, #24]
 80038f2:	f003 0308 	and.w	r3, r3, #8
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80038fa:	23c0      	movs	r3, #192	; 0xc0
 80038fc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038fe:	2312      	movs	r3, #18
 8003900:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003902:	2303      	movs	r3, #3
 8003904:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003906:	a902      	add	r1, sp, #8
 8003908:	4808      	ldr	r0, [pc, #32]	; (800392c <HAL_I2C_MspInit+0x60>)
 800390a:	f7fd fa03 	bl	8000d14 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800390e:	69e3      	ldr	r3, [r4, #28]
 8003910:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003914:	61e3      	str	r3, [r4, #28]
 8003916:	69e3      	ldr	r3, [r4, #28]
 8003918:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800391c:	9301      	str	r3, [sp, #4]
 800391e:	9b01      	ldr	r3, [sp, #4]
}
 8003920:	e7df      	b.n	80038e2 <HAL_I2C_MspInit+0x16>
 8003922:	bf00      	nop
 8003924:	40005400 	.word	0x40005400
 8003928:	40021000 	.word	0x40021000
 800392c:	40010c00 	.word	0x40010c00

08003930 <display_battery>:
#include "../Drivers/u8glib/inc/u8g.h"
#include "../Drivers/u8glib/inc/u8g_arm.h"
#include "../Drivers/u8glib/pictures.h"

void display_battery(double value) //USE OLED #1 (LEFT) to display battery level
{
 8003930:	b570      	push	{r4, r5, r6, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	4604      	mov	r4, r0
 8003936:	460d      	mov	r5, r1
	char output[10] = "";
 8003938:	2600      	movs	r6, #0
 800393a:	9605      	str	r6, [sp, #20]
 800393c:	9606      	str	r6, [sp, #24]
 800393e:	f8ad 601c 	strh.w	r6, [sp, #28]
	snprintf(output, 10, "%4.1f", value); //Convert to string and format
 8003942:	e9cd 4500 	strd	r4, r5, [sp]
 8003946:	4a17      	ldr	r2, [pc, #92]	; (80039a4 <display_battery+0x74>)
 8003948:	210a      	movs	r1, #10
 800394a:	a805      	add	r0, sp, #20
 800394c:	f001 fda8 	bl	80054a0 <sniprintf>

	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 4, 1, 0, 0, 10); //USTAW ADRES
 8003950:	230a      	movs	r3, #10
 8003952:	9302      	str	r3, [sp, #8]
 8003954:	9601      	str	r6, [sp, #4]
 8003956:	9600      	str	r6, [sp, #0]
 8003958:	2301      	movs	r3, #1
 800395a:	2204      	movs	r2, #4
 800395c:	21e0      	movs	r1, #224	; 0xe0
 800395e:	4812      	ldr	r0, [pc, #72]	; (80039a8 <display_battery+0x78>)
 8003960:	f7fd fe12 	bl	8001588 <HAL_I2C_Mem_Write>
	//u8g_small.font = u8g_font_fub30r;

	u8g_FirstPage(&u8g_small);
 8003964:	4811      	ldr	r0, [pc, #68]	; (80039ac <display_battery+0x7c>)
 8003966:	f7ff fbde 	bl	8003126 <u8g_FirstPage>
 800396a:	e009      	b.n	8003980 <display_battery+0x50>
		{
			u8g_DrawStr(&u8g_small, 31, 32, output);
		}
		else
		{
			u8g_DrawStr(&u8g_small, 20, 32, output);
 800396c:	ab05      	add	r3, sp, #20
 800396e:	2220      	movs	r2, #32
 8003970:	2114      	movs	r1, #20
 8003972:	480e      	ldr	r0, [pc, #56]	; (80039ac <display_battery+0x7c>)
 8003974:	f7ff fb00 	bl	8002f78 <u8g_DrawStr>
		}

	} while ( u8g_NextPage(&u8g_small) );
 8003978:	480c      	ldr	r0, [pc, #48]	; (80039ac <display_battery+0x7c>)
 800397a:	f7ff fbd9 	bl	8003130 <u8g_NextPage>
 800397e:	b170      	cbz	r0, 800399e <display_battery+0x6e>
		if(value <=9)
 8003980:	2200      	movs	r2, #0
 8003982:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <display_battery+0x80>)
 8003984:	4620      	mov	r0, r4
 8003986:	4629      	mov	r1, r5
 8003988:	f7fd f88e 	bl	8000aa8 <__aeabi_dcmple>
 800398c:	2800      	cmp	r0, #0
 800398e:	d0ed      	beq.n	800396c <display_battery+0x3c>
			u8g_DrawStr(&u8g_small, 31, 32, output);
 8003990:	ab05      	add	r3, sp, #20
 8003992:	2220      	movs	r2, #32
 8003994:	211f      	movs	r1, #31
 8003996:	4805      	ldr	r0, [pc, #20]	; (80039ac <display_battery+0x7c>)
 8003998:	f7ff faee 	bl	8002f78 <u8g_DrawStr>
 800399c:	e7ec      	b.n	8003978 <display_battery+0x48>

}
 800399e:	b008      	add	sp, #32
 80039a0:	bd70      	pop	{r4, r5, r6, pc}
 80039a2:	bf00      	nop
 80039a4:	0800a284 	.word	0x0800a284
 80039a8:	200003fc 	.word	0x200003fc
 80039ac:	200004cc 	.word	0x200004cc
 80039b0:	40220000 	.word	0x40220000

080039b4 <display_gear>:

void display_gear(int state) //USE OLED #2 (CENTER) to display gear setting (R N D)
{
 80039b4:	b510      	push	{r4, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 10, 10, 0, 0, 10); //USTAW ADRES
 80039ba:	220a      	movs	r2, #10
 80039bc:	9202      	str	r2, [sp, #8]
 80039be:	2300      	movs	r3, #0
 80039c0:	9301      	str	r3, [sp, #4]
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	4613      	mov	r3, r2
 80039c6:	21e0      	movs	r1, #224	; 0xe0
 80039c8:	4822      	ldr	r0, [pc, #136]	; (8003a54 <display_gear+0xa0>)
 80039ca:	f7fd fddd 	bl	8001588 <HAL_I2C_Mem_Write>
	switch (state)
 80039ce:	2c01      	cmp	r4, #1
 80039d0:	d018      	beq.n	8003a04 <display_gear+0x50>
 80039d2:	2c02      	cmp	r4, #2
 80039d4:	d02a      	beq.n	8003a2c <display_gear+0x78>
 80039d6:	b10c      	cbz	r4, 80039dc <display_gear+0x28>
	    		u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, reverse);
	    	} while ( u8g_NextPage(&u8g_small) );

	        break;
	}
}
 80039d8:	b004      	add	sp, #16
 80039da:	bd10      	pop	{r4, pc}
	    	u8g_FirstPage(&u8g_small);
 80039dc:	481e      	ldr	r0, [pc, #120]	; (8003a58 <display_gear+0xa4>)
 80039de:	f7ff fba2 	bl	8003126 <u8g_FirstPage>
	    		u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, neutral);
 80039e2:	4c1d      	ldr	r4, [pc, #116]	; (8003a58 <display_gear+0xa4>)
 80039e4:	4b1d      	ldr	r3, [pc, #116]	; (8003a5c <display_gear+0xa8>)
 80039e6:	9301      	str	r3, [sp, #4]
 80039e8:	2340      	movs	r3, #64	; 0x40
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	2310      	movs	r3, #16
 80039ee:	2200      	movs	r2, #0
 80039f0:	4611      	mov	r1, r2
 80039f2:	4620      	mov	r0, r4
 80039f4:	f7fe ffd3 	bl	800299e <u8g_DrawBitmap>
	    	} while ( u8g_NextPage(&u8g_small) );
 80039f8:	4620      	mov	r0, r4
 80039fa:	f7ff fb99 	bl	8003130 <u8g_NextPage>
 80039fe:	2800      	cmp	r0, #0
 8003a00:	d1ef      	bne.n	80039e2 <display_gear+0x2e>
 8003a02:	e7e9      	b.n	80039d8 <display_gear+0x24>
	    	u8g_FirstPage(&u8g_small);
 8003a04:	4814      	ldr	r0, [pc, #80]	; (8003a58 <display_gear+0xa4>)
 8003a06:	f7ff fb8e 	bl	8003126 <u8g_FirstPage>
	    		u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, drive);
 8003a0a:	4c13      	ldr	r4, [pc, #76]	; (8003a58 <display_gear+0xa4>)
 8003a0c:	4b14      	ldr	r3, [pc, #80]	; (8003a60 <display_gear+0xac>)
 8003a0e:	9301      	str	r3, [sp, #4]
 8003a10:	2340      	movs	r3, #64	; 0x40
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	2310      	movs	r3, #16
 8003a16:	2200      	movs	r2, #0
 8003a18:	4611      	mov	r1, r2
 8003a1a:	4620      	mov	r0, r4
 8003a1c:	f7fe ffbf 	bl	800299e <u8g_DrawBitmap>
	    	} while ( u8g_NextPage(&u8g_small) );
 8003a20:	4620      	mov	r0, r4
 8003a22:	f7ff fb85 	bl	8003130 <u8g_NextPage>
 8003a26:	2800      	cmp	r0, #0
 8003a28:	d1ef      	bne.n	8003a0a <display_gear+0x56>
 8003a2a:	e7d5      	b.n	80039d8 <display_gear+0x24>
	    	u8g_FirstPage(&u8g_small);
 8003a2c:	480a      	ldr	r0, [pc, #40]	; (8003a58 <display_gear+0xa4>)
 8003a2e:	f7ff fb7a 	bl	8003126 <u8g_FirstPage>
	    		u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, reverse);
 8003a32:	4c09      	ldr	r4, [pc, #36]	; (8003a58 <display_gear+0xa4>)
 8003a34:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <display_gear+0xb0>)
 8003a36:	9301      	str	r3, [sp, #4]
 8003a38:	2340      	movs	r3, #64	; 0x40
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	2310      	movs	r3, #16
 8003a3e:	2200      	movs	r2, #0
 8003a40:	4611      	mov	r1, r2
 8003a42:	4620      	mov	r0, r4
 8003a44:	f7fe ffab 	bl	800299e <u8g_DrawBitmap>
	    	} while ( u8g_NextPage(&u8g_small) );
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f7ff fb71 	bl	8003130 <u8g_NextPage>
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d1ef      	bne.n	8003a32 <display_gear+0x7e>
 8003a52:	e7c1      	b.n	80039d8 <display_gear+0x24>
 8003a54:	200003fc 	.word	0x200003fc
 8003a58:	200004cc 	.word	0x200004cc
 8003a5c:	0800a568 	.word	0x0800a568
 8003a60:	0800a2a4 	.word	0x0800a2a4
 8003a64:	0800ab68 	.word	0x0800ab68

08003a68 <display_power_disable>:


void display_power_disable(void)
{
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	b084      	sub	sp, #16
	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 1, 1, 0, 0, 10); //USTAW ADRES
 8003a6c:	230a      	movs	r3, #10
 8003a6e:	9302      	str	r3, [sp, #8]
 8003a70:	2300      	movs	r3, #0
 8003a72:	9301      	str	r3, [sp, #4]
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	2301      	movs	r3, #1
 8003a78:	461a      	mov	r2, r3
 8003a7a:	21e0      	movs	r1, #224	; 0xe0
 8003a7c:	480b      	ldr	r0, [pc, #44]	; (8003aac <display_power_disable+0x44>)
 8003a7e:	f7fd fd83 	bl	8001588 <HAL_I2C_Mem_Write>
	u8g_FirstPage(&u8g_small);
 8003a82:	480b      	ldr	r0, [pc, #44]	; (8003ab0 <display_power_disable+0x48>)
 8003a84:	f7ff fb4f 	bl	8003126 <u8g_FirstPage>
		do
		{
			u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, blank_small);
 8003a88:	4c09      	ldr	r4, [pc, #36]	; (8003ab0 <display_power_disable+0x48>)
 8003a8a:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <display_power_disable+0x4c>)
 8003a8c:	9301      	str	r3, [sp, #4]
 8003a8e:	2340      	movs	r3, #64	; 0x40
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	2310      	movs	r3, #16
 8003a94:	2200      	movs	r2, #0
 8003a96:	4611      	mov	r1, r2
 8003a98:	4620      	mov	r0, r4
 8003a9a:	f7fe ff80 	bl	800299e <u8g_DrawBitmap>
		} while ( u8g_NextPage(&u8g_small) );
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	f7ff fb46 	bl	8003130 <u8g_NextPage>
 8003aa4:	2800      	cmp	r0, #0
 8003aa6:	d1ef      	bne.n	8003a88 <display_power_disable+0x20>
}
 8003aa8:	b004      	add	sp, #16
 8003aaa:	bd10      	pop	{r4, pc}
 8003aac:	200003fc 	.word	0x200003fc
 8003ab0:	200004cc 	.word	0x200004cc
 8003ab4:	08009e84 	.word	0x08009e84

08003ab8 <display_battery_disable>:

void display_battery_disable(void)
{
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	b084      	sub	sp, #16
	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 4, 1, 0, 0, 10); //USTAW ADRES
 8003abc:	230a      	movs	r3, #10
 8003abe:	9302      	str	r3, [sp, #8]
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	9301      	str	r3, [sp, #4]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	2204      	movs	r2, #4
 8003aca:	21e0      	movs	r1, #224	; 0xe0
 8003acc:	480b      	ldr	r0, [pc, #44]	; (8003afc <display_battery_disable+0x44>)
 8003ace:	f7fd fd5b 	bl	8001588 <HAL_I2C_Mem_Write>
	u8g_FirstPage(&u8g_small);
 8003ad2:	480b      	ldr	r0, [pc, #44]	; (8003b00 <display_battery_disable+0x48>)
 8003ad4:	f7ff fb27 	bl	8003126 <u8g_FirstPage>
		do
		{
			u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, blank_small);
 8003ad8:	4c09      	ldr	r4, [pc, #36]	; (8003b00 <display_battery_disable+0x48>)
 8003ada:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <display_battery_disable+0x4c>)
 8003adc:	9301      	str	r3, [sp, #4]
 8003ade:	2340      	movs	r3, #64	; 0x40
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	2310      	movs	r3, #16
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	4620      	mov	r0, r4
 8003aea:	f7fe ff58 	bl	800299e <u8g_DrawBitmap>
		} while ( u8g_NextPage(&u8g_small) );
 8003aee:	4620      	mov	r0, r4
 8003af0:	f7ff fb1e 	bl	8003130 <u8g_NextPage>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d1ef      	bne.n	8003ad8 <display_battery_disable+0x20>

}
 8003af8:	b004      	add	sp, #16
 8003afa:	bd10      	pop	{r4, pc}
 8003afc:	200003fc 	.word	0x200003fc
 8003b00:	200004cc 	.word	0x200004cc
 8003b04:	08009e84 	.word	0x08009e84

08003b08 <display_gear_disable>:
void display_gear_disable(void)
{
 8003b08:	b510      	push	{r4, lr}
 8003b0a:	b084      	sub	sp, #16
	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 10, 10, 0, 0, 10); //USTAW ADRES
 8003b0c:	220a      	movs	r2, #10
 8003b0e:	9202      	str	r2, [sp, #8]
 8003b10:	2300      	movs	r3, #0
 8003b12:	9301      	str	r3, [sp, #4]
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	4613      	mov	r3, r2
 8003b18:	21e0      	movs	r1, #224	; 0xe0
 8003b1a:	480c      	ldr	r0, [pc, #48]	; (8003b4c <display_gear_disable+0x44>)
 8003b1c:	f7fd fd34 	bl	8001588 <HAL_I2C_Mem_Write>
	u8g_FirstPage(&u8g_small);
 8003b20:	480b      	ldr	r0, [pc, #44]	; (8003b50 <display_gear_disable+0x48>)
 8003b22:	f7ff fb00 	bl	8003126 <u8g_FirstPage>
		do
		{
			u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, blank_small);
 8003b26:	4c0a      	ldr	r4, [pc, #40]	; (8003b50 <display_gear_disable+0x48>)
 8003b28:	4b0a      	ldr	r3, [pc, #40]	; (8003b54 <display_gear_disable+0x4c>)
 8003b2a:	9301      	str	r3, [sp, #4]
 8003b2c:	2340      	movs	r3, #64	; 0x40
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	2310      	movs	r3, #16
 8003b32:	2200      	movs	r2, #0
 8003b34:	4611      	mov	r1, r2
 8003b36:	4620      	mov	r0, r4
 8003b38:	f7fe ff31 	bl	800299e <u8g_DrawBitmap>
		} while ( u8g_NextPage(&u8g_small) );
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	f7ff faf7 	bl	8003130 <u8g_NextPage>
 8003b42:	2800      	cmp	r0, #0
 8003b44:	d1ef      	bne.n	8003b26 <display_gear_disable+0x1e>

}
 8003b46:	b004      	add	sp, #16
 8003b48:	bd10      	pop	{r4, pc}
 8003b4a:	bf00      	nop
 8003b4c:	200003fc 	.word	0x200003fc
 8003b50:	200004cc 	.word	0x200004cc
 8003b54:	08009e84 	.word	0x08009e84

08003b58 <display_power>:



void display_power(double value,uint8_t charging) //USE OLED #3 (RIGHT) to display current power consumption
{
 8003b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b5a:	b089      	sub	sp, #36	; 0x24
 8003b5c:	4604      	mov	r4, r0
 8003b5e:	460d      	mov	r5, r1
 8003b60:	4616      	mov	r6, r2

	char output[10] = "";
 8003b62:	2700      	movs	r7, #0
 8003b64:	9705      	str	r7, [sp, #20]
 8003b66:	9706      	str	r7, [sp, #24]
 8003b68:	f8ad 701c 	strh.w	r7, [sp, #28]
	snprintf(output, 10, "%4.1f", value); //Convert to string and format
 8003b6c:	e9cd 4500 	strd	r4, r5, [sp]
 8003b70:	4a1d      	ldr	r2, [pc, #116]	; (8003be8 <display_power+0x90>)
 8003b72:	210a      	movs	r1, #10
 8003b74:	a805      	add	r0, sp, #20
 8003b76:	f001 fc93 	bl	80054a0 <sniprintf>

	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 1, 1, 0, 0, 10); //USTAW ADRES
 8003b7a:	230a      	movs	r3, #10
 8003b7c:	9302      	str	r3, [sp, #8]
 8003b7e:	9701      	str	r7, [sp, #4]
 8003b80:	9700      	str	r7, [sp, #0]
 8003b82:	2301      	movs	r3, #1
 8003b84:	461a      	mov	r2, r3
 8003b86:	21e0      	movs	r1, #224	; 0xe0
 8003b88:	4818      	ldr	r0, [pc, #96]	; (8003bec <display_power+0x94>)
 8003b8a:	f7fd fcfd 	bl	8001588 <HAL_I2C_Mem_Write>
	//u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, blank_small);



	u8g_FirstPage(&u8g_small);
 8003b8e:	4818      	ldr	r0, [pc, #96]	; (8003bf0 <display_power+0x98>)
 8003b90:	f7ff fac9 	bl	8003126 <u8g_FirstPage>
 8003b94:	e014      	b.n	8003bc0 <display_power+0x68>
	do
	{
		if(charging == 1)
		{
			u8g_DrawBitmap(&u8g_small, 0, 0, 16, 64, charge);
 8003b96:	4b17      	ldr	r3, [pc, #92]	; (8003bf4 <display_power+0x9c>)
 8003b98:	9301      	str	r3, [sp, #4]
 8003b9a:	2340      	movs	r3, #64	; 0x40
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	2310      	movs	r3, #16
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	4812      	ldr	r0, [pc, #72]	; (8003bf0 <display_power+0x98>)
 8003ba6:	f7fe fefa 	bl	800299e <u8g_DrawBitmap>
 8003baa:	e00b      	b.n	8003bc4 <display_power+0x6c>
		{
			u8g_DrawStr(&u8g_small, 31, 32, output);
		}
		else
		{
			u8g_DrawStr(&u8g_small, 20, 32, output);
 8003bac:	ab05      	add	r3, sp, #20
 8003bae:	2220      	movs	r2, #32
 8003bb0:	2114      	movs	r1, #20
 8003bb2:	480f      	ldr	r0, [pc, #60]	; (8003bf0 <display_power+0x98>)
 8003bb4:	f7ff f9e0 	bl	8002f78 <u8g_DrawStr>
		}
	} while ( u8g_NextPage(&u8g_small) );
 8003bb8:	480d      	ldr	r0, [pc, #52]	; (8003bf0 <display_power+0x98>)
 8003bba:	f7ff fab9 	bl	8003130 <u8g_NextPage>
 8003bbe:	b180      	cbz	r0, 8003be2 <display_power+0x8a>
		if(charging == 1)
 8003bc0:	2e01      	cmp	r6, #1
 8003bc2:	d0e8      	beq.n	8003b96 <display_power+0x3e>
		if(value <=9)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <display_power+0xa0>)
 8003bc8:	4620      	mov	r0, r4
 8003bca:	4629      	mov	r1, r5
 8003bcc:	f7fc ff6c 	bl	8000aa8 <__aeabi_dcmple>
 8003bd0:	2800      	cmp	r0, #0
 8003bd2:	d0eb      	beq.n	8003bac <display_power+0x54>
			u8g_DrawStr(&u8g_small, 31, 32, output);
 8003bd4:	ab05      	add	r3, sp, #20
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	211f      	movs	r1, #31
 8003bda:	4805      	ldr	r0, [pc, #20]	; (8003bf0 <display_power+0x98>)
 8003bdc:	f7ff f9cc 	bl	8002f78 <u8g_DrawStr>
 8003be0:	e7ea      	b.n	8003bb8 <display_power+0x60>



}
 8003be2:	b009      	add	sp, #36	; 0x24
 8003be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003be6:	bf00      	nop
 8003be8:	0800a284 	.word	0x0800a284
 8003bec:	200003fc 	.word	0x200003fc
 8003bf0:	200004cc 	.word	0x200004cc
 8003bf4:	0800a084 	.word	0x0800a084
 8003bf8:	40220000 	.word	0x40220000
 8003bfc:	00000000 	.word	0x00000000

08003c00 <display_speed>:

void display_speed(double value, uint8_t cruise)
{
 8003c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c02:	b089      	sub	sp, #36	; 0x24
 8003c04:	4604      	mov	r4, r0
 8003c06:	460d      	mov	r5, r1
 8003c08:	4616      	mov	r6, r2
		char output[10];
		char output_cruise[10];

		snprintf(output, 10, "%3.0f", value); //Convert to string and format
 8003c0a:	e9cd 4500 	strd	r4, r5, [sp]
 8003c0e:	4a38      	ldr	r2, [pc, #224]	; (8003cf0 <display_speed+0xf0>)
 8003c10:	210a      	movs	r1, #10
 8003c12:	a805      	add	r0, sp, #20
 8003c14:	f001 fc44 	bl	80054a0 <sniprintf>
		snprintf(output_cruise, 10, "%d", cruise); //Convert to string and format
 8003c18:	4633      	mov	r3, r6
 8003c1a:	4a36      	ldr	r2, [pc, #216]	; (8003cf4 <display_speed+0xf4>)
 8003c1c:	210a      	movs	r1, #10
 8003c1e:	a802      	add	r0, sp, #8
 8003c20:	f001 fc3e 	bl	80054a0 <sniprintf>
		u8g_FirstPage(&u8g_big);
 8003c24:	4834      	ldr	r0, [pc, #208]	; (8003cf8 <display_speed+0xf8>)
 8003c26:	f7ff fa7e 	bl	8003126 <u8g_FirstPage>
 8003c2a:	e020      	b.n	8003c6e <display_speed+0x6e>
		do
		{

			if(value <= 9)
			{
				u8g_big.font = u8g_font_fur49n;
 8003c2c:	4832      	ldr	r0, [pc, #200]	; (8003cf8 <display_speed+0xf8>)
 8003c2e:	4b33      	ldr	r3, [pc, #204]	; (8003cfc <display_speed+0xfc>)
 8003c30:	6083      	str	r3, [r0, #8]
				u8g_DrawStr(&u8g_big, 72, 50, output);
 8003c32:	ab05      	add	r3, sp, #20
 8003c34:	2232      	movs	r2, #50	; 0x32
 8003c36:	2148      	movs	r1, #72	; 0x48
 8003c38:	f7ff f99e 	bl	8002f78 <u8g_DrawStr>
 8003c3c:	e01f      	b.n	8003c7e <display_speed+0x7e>
			{
				u8g_big.font = u8g_font_fur49n;
				u8g_DrawStr(&u8g_big, 34, 50, output);
			}

			if(value > 99)
 8003c3e:	a32a      	add	r3, pc, #168	; (adr r3, 8003ce8 <display_speed+0xe8>)
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	4620      	mov	r0, r4
 8003c46:	4629      	mov	r1, r5
 8003c48:	f7fc ff42 	bl	8000ad0 <__aeabi_dcmpgt>
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	d130      	bne.n	8003cb2 <display_speed+0xb2>



			//u8g_DrawHLine(&u8g_big, 0, 54, 128);

			u8g_big.font = u8g_font_6x10;
 8003c50:	4829      	ldr	r0, [pc, #164]	; (8003cf8 <display_speed+0xf8>)
 8003c52:	4b2b      	ldr	r3, [pc, #172]	; (8003d00 <display_speed+0x100>)
 8003c54:	6083      	str	r3, [r0, #8]
			u8g_DrawStr(&u8g_big, 104,63, "km/h");
 8003c56:	4b2b      	ldr	r3, [pc, #172]	; (8003d04 <display_speed+0x104>)
 8003c58:	223f      	movs	r2, #63	; 0x3f
 8003c5a:	2168      	movs	r1, #104	; 0x68
 8003c5c:	f7ff f98c 	bl	8002f78 <u8g_DrawStr>


			if(cruise > 0)
 8003c60:	2e00      	cmp	r6, #0
 8003c62:	d12f      	bne.n	8003cc4 <display_speed+0xc4>





		} while ( u8g_NextPage(&u8g_big) );
 8003c64:	4824      	ldr	r0, [pc, #144]	; (8003cf8 <display_speed+0xf8>)
 8003c66:	f7ff fa63 	bl	8003130 <u8g_NextPage>
 8003c6a:	2800      	cmp	r0, #0
 8003c6c:	d038      	beq.n	8003ce0 <display_speed+0xe0>
			if(value <= 9)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	4b25      	ldr	r3, [pc, #148]	; (8003d08 <display_speed+0x108>)
 8003c72:	4620      	mov	r0, r4
 8003c74:	4629      	mov	r1, r5
 8003c76:	f7fc ff17 	bl	8000aa8 <__aeabi_dcmple>
 8003c7a:	2800      	cmp	r0, #0
 8003c7c:	d1d6      	bne.n	8003c2c <display_speed+0x2c>
			if((value > 9) && (value <= 99))
 8003c7e:	2200      	movs	r2, #0
 8003c80:	4b21      	ldr	r3, [pc, #132]	; (8003d08 <display_speed+0x108>)
 8003c82:	4620      	mov	r0, r4
 8003c84:	4629      	mov	r1, r5
 8003c86:	f7fc ff23 	bl	8000ad0 <__aeabi_dcmpgt>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d0d7      	beq.n	8003c3e <display_speed+0x3e>
 8003c8e:	a316      	add	r3, pc, #88	; (adr r3, 8003ce8 <display_speed+0xe8>)
 8003c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c94:	4620      	mov	r0, r4
 8003c96:	4629      	mov	r1, r5
 8003c98:	f7fc ff06 	bl	8000aa8 <__aeabi_dcmple>
 8003c9c:	2800      	cmp	r0, #0
 8003c9e:	d0ce      	beq.n	8003c3e <display_speed+0x3e>
				u8g_big.font = u8g_font_fur49n;
 8003ca0:	4815      	ldr	r0, [pc, #84]	; (8003cf8 <display_speed+0xf8>)
 8003ca2:	4b16      	ldr	r3, [pc, #88]	; (8003cfc <display_speed+0xfc>)
 8003ca4:	6083      	str	r3, [r0, #8]
				u8g_DrawStr(&u8g_big, 34, 50, output);
 8003ca6:	ab05      	add	r3, sp, #20
 8003ca8:	2232      	movs	r2, #50	; 0x32
 8003caa:	2122      	movs	r1, #34	; 0x22
 8003cac:	f7ff f964 	bl	8002f78 <u8g_DrawStr>
 8003cb0:	e7c5      	b.n	8003c3e <display_speed+0x3e>
				u8g_big.font = u8g_font_fur49n;
 8003cb2:	4811      	ldr	r0, [pc, #68]	; (8003cf8 <display_speed+0xf8>)
 8003cb4:	4b11      	ldr	r3, [pc, #68]	; (8003cfc <display_speed+0xfc>)
 8003cb6:	6083      	str	r3, [r0, #8]
				u8g_DrawStr(&u8g_big, 1, 50, output);
 8003cb8:	ab05      	add	r3, sp, #20
 8003cba:	2232      	movs	r2, #50	; 0x32
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	f7ff f95b 	bl	8002f78 <u8g_DrawStr>
 8003cc2:	e7c5      	b.n	8003c50 <display_speed+0x50>
				u8g_DrawStr(&u8g_big, 1,63, "set ");
 8003cc4:	4f0c      	ldr	r7, [pc, #48]	; (8003cf8 <display_speed+0xf8>)
 8003cc6:	4b11      	ldr	r3, [pc, #68]	; (8003d0c <display_speed+0x10c>)
 8003cc8:	223f      	movs	r2, #63	; 0x3f
 8003cca:	2101      	movs	r1, #1
 8003ccc:	4638      	mov	r0, r7
 8003cce:	f7ff f953 	bl	8002f78 <u8g_DrawStr>
				u8g_DrawStr(&u8g_big, 22,63, output_cruise);
 8003cd2:	ab02      	add	r3, sp, #8
 8003cd4:	223f      	movs	r2, #63	; 0x3f
 8003cd6:	2116      	movs	r1, #22
 8003cd8:	4638      	mov	r0, r7
 8003cda:	f7ff f94d 	bl	8002f78 <u8g_DrawStr>
 8003cde:	e7c1      	b.n	8003c64 <display_speed+0x64>



}
 8003ce0:	b009      	add	sp, #36	; 0x24
 8003ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ce4:	f3af 8000 	nop.w
 8003ce8:	00000000 	.word	0x00000000
 8003cec:	4058c000 	.word	0x4058c000
 8003cf0:	0800a28c 	.word	0x0800a28c
 8003cf4:	08009e80 	.word	0x08009e80
 8003cf8:	20000490 	.word	0x20000490
 8003cfc:	08009404 	.word	0x08009404
 8003d00:	08006eb0 	.word	0x08006eb0
 8003d04:	0800a294 	.word	0x0800a294
 8003d08:	40220000 	.word	0x40220000
 8003d0c:	0800a29c 	.word	0x0800a29c

08003d10 <displays_init>:

void displays_init(void)
{
 8003d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d14:	b084      	sub	sp, #16




	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_15,GPIO_PIN_SET);// MUSI BYC
 8003d16:	2201      	movs	r2, #1
 8003d18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d1c:	4834      	ldr	r0, [pc, #208]	; (8003df0 <displays_init+0xe0>)
 8003d1e:	f7fd f8f3 	bl	8000f08 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_12,GPIO_PIN_SET); // (reset i2c)
 8003d22:	2201      	movs	r2, #1
 8003d24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d28:	4832      	ldr	r0, [pc, #200]	; (8003df4 <displays_init+0xe4>)
 8003d2a:	f7fd f8ed 	bl	8000f08 <HAL_GPIO_WritePin>


	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET); // MUSI BYC mux+
 8003d2e:	4c32      	ldr	r4, [pc, #200]	; (8003df8 <displays_init+0xe8>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d36:	4620      	mov	r0, r4
 8003d38:	f7fd f8e6 	bl	8000f08 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET); // MUSI BYC mux
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d42:	4620      	mov	r0, r4
 8003d44:	f7fd f8e0 	bl	8000f08 <HAL_GPIO_WritePin>

	  	u8g_InitComFn(&u8g_big, &u8g_dev_ssd1309_128x64_hw_spi, u8g_com_hw_spi_fn);
 8003d48:	4a2c      	ldr	r2, [pc, #176]	; (8003dfc <displays_init+0xec>)
 8003d4a:	492d      	ldr	r1, [pc, #180]	; (8003e00 <displays_init+0xf0>)
 8003d4c:	482d      	ldr	r0, [pc, #180]	; (8003e04 <displays_init+0xf4>)
 8003d4e:	f7ff fa33 	bl	80031b8 <u8g_InitComFn>


		HAL_I2C_Mem_Write(&hi2c1, 0xE0, 1, 1, 0, 0, HAL_MAX_DELAY); //USTAW ADRES
 8003d52:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8003e14 <displays_init+0x104>
 8003d56:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8003d5a:	f8cd a008 	str.w	sl, [sp, #8]
 8003d5e:	2500      	movs	r5, #0
 8003d60:	9501      	str	r5, [sp, #4]
 8003d62:	9500      	str	r5, [sp, #0]
 8003d64:	2301      	movs	r3, #1
 8003d66:	461a      	mov	r2, r3
 8003d68:	21e0      	movs	r1, #224	; 0xe0
 8003d6a:	4648      	mov	r0, r9
 8003d6c:	f7fd fc0c 	bl	8001588 <HAL_I2C_Mem_Write>
		HAL_Delay(5);
 8003d70:	2005      	movs	r0, #5
 8003d72:	f7fc ff5f 	bl	8000c34 <HAL_Delay>
		u8g_InitComFn(&u8g_small, &u8g_dev_ssd1306_128x32_2x_i2c, u8g_com_hw_i2c_fn); //here we init our u8glib driver
 8003d76:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8003e18 <displays_init+0x108>
 8003d7a:	4f23      	ldr	r7, [pc, #140]	; (8003e08 <displays_init+0xf8>)
 8003d7c:	4c23      	ldr	r4, [pc, #140]	; (8003e0c <displays_init+0xfc>)
 8003d7e:	4642      	mov	r2, r8
 8003d80:	4639      	mov	r1, r7
 8003d82:	4620      	mov	r0, r4
 8003d84:	f7ff fa18 	bl	80031b8 <u8g_InitComFn>
		u8g_small.font = u8g_font_fub30r;
 8003d88:	4e21      	ldr	r6, [pc, #132]	; (8003e10 <displays_init+0x100>)
 8003d8a:	60a6      	str	r6, [r4, #8]
		HAL_Delay(5);
 8003d8c:	2005      	movs	r0, #5
 8003d8e:	f7fc ff51 	bl	8000c34 <HAL_Delay>
		HAL_I2C_Mem_Write(&hi2c1, 0xE0, 2, 1, 0, 0, HAL_MAX_DELAY); //USTAW ADRES
 8003d92:	f8cd a008 	str.w	sl, [sp, #8]
 8003d96:	9501      	str	r5, [sp, #4]
 8003d98:	9500      	str	r5, [sp, #0]
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	21e0      	movs	r1, #224	; 0xe0
 8003da0:	4648      	mov	r0, r9
 8003da2:	f7fd fbf1 	bl	8001588 <HAL_I2C_Mem_Write>
		HAL_Delay(5);
 8003da6:	2005      	movs	r0, #5
 8003da8:	f7fc ff44 	bl	8000c34 <HAL_Delay>
		u8g_InitComFn(&u8g_small, &u8g_dev_ssd1306_128x32_2x_i2c, u8g_com_hw_i2c_fn); //here we init our u8glib driver
 8003dac:	4642      	mov	r2, r8
 8003dae:	4639      	mov	r1, r7
 8003db0:	4620      	mov	r0, r4
 8003db2:	f7ff fa01 	bl	80031b8 <u8g_InitComFn>
		u8g_small.font = u8g_font_fub30r;
 8003db6:	60a6      	str	r6, [r4, #8]
		HAL_Delay(5);
 8003db8:	2005      	movs	r0, #5
 8003dba:	f7fc ff3b 	bl	8000c34 <HAL_Delay>
	  	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 4, 1, 0, 0, HAL_MAX_DELAY); //USTAW ADRES
 8003dbe:	f8cd a008 	str.w	sl, [sp, #8]
 8003dc2:	9501      	str	r5, [sp, #4]
 8003dc4:	9500      	str	r5, [sp, #0]
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	2204      	movs	r2, #4
 8003dca:	21e0      	movs	r1, #224	; 0xe0
 8003dcc:	4648      	mov	r0, r9
 8003dce:	f7fd fbdb 	bl	8001588 <HAL_I2C_Mem_Write>
		HAL_Delay(5);
 8003dd2:	2005      	movs	r0, #5
 8003dd4:	f7fc ff2e 	bl	8000c34 <HAL_Delay>
	  	u8g_InitComFn(&u8g_small, &u8g_dev_ssd1306_128x32_2x_i2c, u8g_com_hw_i2c_fn); //here we init our u8glib driver
 8003dd8:	4642      	mov	r2, r8
 8003dda:	4639      	mov	r1, r7
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f7ff f9eb 	bl	80031b8 <u8g_InitComFn>
		u8g_small.font = u8g_font_fub30r;
 8003de2:	60a6      	str	r6, [r4, #8]

	  HAL_Delay(100);
 8003de4:	2064      	movs	r0, #100	; 0x64
 8003de6:	f7fc ff25 	bl	8000c34 <HAL_Delay>
}
 8003dea:	b004      	add	sp, #16
 8003dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003df0:	40010800 	.word	0x40010800
 8003df4:	40011000 	.word	0x40011000
 8003df8:	40010c00 	.word	0x40010c00
 8003dfc:	0800282d 	.word	0x0800282d
 8003e00:	20000020 	.word	0x20000020
 8003e04:	20000490 	.word	0x20000490
 8003e08:	20000008 	.word	0x20000008
 8003e0c:	200004cc 	.word	0x200004cc
 8003e10:	080075fc 	.word	0x080075fc
 8003e14:	200003fc 	.word	0x200003fc
 8003e18:	080028d5 	.word	0x080028d5

08003e1c <display_logo>:

void display_logo(void)
{
 8003e1c:	b510      	push	{r4, lr}
 8003e1e:	b082      	sub	sp, #8
	u8g_FirstPage(&u8g_big);
 8003e20:	480a      	ldr	r0, [pc, #40]	; (8003e4c <display_logo+0x30>)
 8003e22:	f7ff f980 	bl	8003126 <u8g_FirstPage>
	do
	{
	u8g_DrawBitmap(&u8g_big, 0, 0, 16, 64, psd_logo_big);
 8003e26:	4c09      	ldr	r4, [pc, #36]	; (8003e4c <display_logo+0x30>)
 8003e28:	4b09      	ldr	r3, [pc, #36]	; (8003e50 <display_logo+0x34>)
 8003e2a:	9301      	str	r3, [sp, #4]
 8003e2c:	2340      	movs	r3, #64	; 0x40
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2310      	movs	r3, #16
 8003e32:	2200      	movs	r2, #0
 8003e34:	4611      	mov	r1, r2
 8003e36:	4620      	mov	r0, r4
 8003e38:	f7fe fdb1 	bl	800299e <u8g_DrawBitmap>
	} while ( u8g_NextPage(&u8g_big) );
 8003e3c:	4620      	mov	r0, r4
 8003e3e:	f7ff f977 	bl	8003130 <u8g_NextPage>
 8003e42:	2800      	cmp	r0, #0
 8003e44:	d1ef      	bne.n	8003e26 <display_logo+0xa>

}
 8003e46:	b002      	add	sp, #8
 8003e48:	bd10      	pop	{r4, pc}
 8003e4a:	bf00      	nop
 8003e4c:	20000490 	.word	0x20000490
 8003e50:	0800a768 	.word	0x0800a768

08003e54 <displays_set_brightness>:

void displays_set_brightness(uint8_t val)
{
 8003e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e58:	b084      	sub	sp, #16
 8003e5a:	4680      	mov	r8, r0

	u8g_SetContrast(&u8g_big, val);
 8003e5c:	4601      	mov	r1, r0
 8003e5e:	4819      	ldr	r0, [pc, #100]	; (8003ec4 <displays_set_brightness+0x70>)
 8003e60:	f7ff f970 	bl	8003144 <u8g_SetContrast>

	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 1, 1, 0, 0, HAL_MAX_DELAY); //USTAW ADRES
 8003e64:	4f18      	ldr	r7, [pc, #96]	; (8003ec8 <displays_set_brightness+0x74>)
 8003e66:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003e6a:	9502      	str	r5, [sp, #8]
 8003e6c:	2400      	movs	r4, #0
 8003e6e:	9401      	str	r4, [sp, #4]
 8003e70:	9400      	str	r4, [sp, #0]
 8003e72:	2301      	movs	r3, #1
 8003e74:	461a      	mov	r2, r3
 8003e76:	21e0      	movs	r1, #224	; 0xe0
 8003e78:	4638      	mov	r0, r7
 8003e7a:	f7fd fb85 	bl	8001588 <HAL_I2C_Mem_Write>
	u8g_SetContrast(&u8g_small, val);
 8003e7e:	4e13      	ldr	r6, [pc, #76]	; (8003ecc <displays_set_brightness+0x78>)
 8003e80:	4641      	mov	r1, r8
 8003e82:	4630      	mov	r0, r6
 8003e84:	f7ff f95e 	bl	8003144 <u8g_SetContrast>
	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 2, 1, 0, 0, HAL_MAX_DELAY); //USTAW ADRES
 8003e88:	9502      	str	r5, [sp, #8]
 8003e8a:	9401      	str	r4, [sp, #4]
 8003e8c:	9400      	str	r4, [sp, #0]
 8003e8e:	2301      	movs	r3, #1
 8003e90:	2202      	movs	r2, #2
 8003e92:	21e0      	movs	r1, #224	; 0xe0
 8003e94:	4638      	mov	r0, r7
 8003e96:	f7fd fb77 	bl	8001588 <HAL_I2C_Mem_Write>
	u8g_SetContrast(&u8g_small, val);
 8003e9a:	4641      	mov	r1, r8
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f7ff f951 	bl	8003144 <u8g_SetContrast>
	HAL_I2C_Mem_Write(&hi2c1, 0xE0, 4, 1, 0, 0, HAL_MAX_DELAY); //USTAW ADRES
 8003ea2:	9502      	str	r5, [sp, #8]
 8003ea4:	9401      	str	r4, [sp, #4]
 8003ea6:	9400      	str	r4, [sp, #0]
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	2204      	movs	r2, #4
 8003eac:	21e0      	movs	r1, #224	; 0xe0
 8003eae:	4638      	mov	r0, r7
 8003eb0:	f7fd fb6a 	bl	8001588 <HAL_I2C_Mem_Write>
	u8g_SetContrast(&u8g_small, val);
 8003eb4:	4641      	mov	r1, r8
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	f7ff f944 	bl	8003144 <u8g_SetContrast>

}
 8003ebc:	b004      	add	sp, #16
 8003ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ec2:	bf00      	nop
 8003ec4:	20000490 	.word	0x20000490
 8003ec8:	200003fc 	.word	0x200003fc
 8003ecc:	200004cc 	.word	0x200004cc

08003ed0 <ws_senddata>:
#include "../GUI/ws_leds.h"
#include "stm32f1xx_hal.h"
#include <math.h>

void ws_senddata(void)
{
 8003ed0:	b500      	push	{lr}
 8003ed2:	b085      	sub	sp, #20
	char uart_buffer[9] = {ws_spd,ws_spd_lim,ws_bat,ws_powr,ws_powr_mod,ws_leds1,ws_leds2,ws_led_bright,ws_mod};
 8003ed4:	4b16      	ldr	r3, [pc, #88]	; (8003f30 <ws_senddata+0x60>)
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	f88d 3004 	strb.w	r3, [sp, #4]
 8003edc:	4b15      	ldr	r3, [pc, #84]	; (8003f34 <ws_senddata+0x64>)
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	f88d 3005 	strb.w	r3, [sp, #5]
 8003ee4:	4b14      	ldr	r3, [pc, #80]	; (8003f38 <ws_senddata+0x68>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	f88d 3006 	strb.w	r3, [sp, #6]
 8003eec:	4b13      	ldr	r3, [pc, #76]	; (8003f3c <ws_senddata+0x6c>)
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	f88d 3007 	strb.w	r3, [sp, #7]
 8003ef4:	4b12      	ldr	r3, [pc, #72]	; (8003f40 <ws_senddata+0x70>)
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	f88d 3008 	strb.w	r3, [sp, #8]
 8003efc:	4b11      	ldr	r3, [pc, #68]	; (8003f44 <ws_senddata+0x74>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	f88d 3009 	strb.w	r3, [sp, #9]
 8003f04:	4b10      	ldr	r3, [pc, #64]	; (8003f48 <ws_senddata+0x78>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	f88d 300a 	strb.w	r3, [sp, #10]
 8003f0c:	4b0f      	ldr	r3, [pc, #60]	; (8003f4c <ws_senddata+0x7c>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	f88d 300b 	strb.w	r3, [sp, #11]
 8003f14:	4b0e      	ldr	r3, [pc, #56]	; (8003f50 <ws_senddata+0x80>)
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	f88d 300c 	strb.w	r3, [sp, #12]
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_buffer,9, 100);
 8003f1c:	2364      	movs	r3, #100	; 0x64
 8003f1e:	2209      	movs	r2, #9
 8003f20:	a901      	add	r1, sp, #4
 8003f22:	480c      	ldr	r0, [pc, #48]	; (8003f54 <ws_senddata+0x84>)
 8003f24:	f7fe fbfc 	bl	8002720 <HAL_UART_Transmit>
}
 8003f28:	b005      	add	sp, #20
 8003f2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f2e:	bf00      	nop
 8003f30:	200003e7 	.word	0x200003e7
 8003f34:	200003e8 	.word	0x200003e8
 8003f38:	200003e0 	.word	0x200003e0
 8003f3c:	200003e5 	.word	0x200003e5
 8003f40:	200003e6 	.word	0x200003e6
 8003f44:	200003e2 	.word	0x200003e2
 8003f48:	200003e3 	.word	0x200003e3
 8003f4c:	200003e1 	.word	0x200003e1
 8003f50:	200003e4 	.word	0x200003e4
 8003f54:	200005b8 	.word	0x200005b8

08003f58 <ws_set_leds>:

void ws_set_leds(uint8_t byte1,uint8_t byte2)
{
	ws_leds1 = byte1;
 8003f58:	4b02      	ldr	r3, [pc, #8]	; (8003f64 <ws_set_leds+0xc>)
 8003f5a:	7018      	strb	r0, [r3, #0]
	ws_leds2 = byte2;
 8003f5c:	4b02      	ldr	r3, [pc, #8]	; (8003f68 <ws_set_leds+0x10>)
 8003f5e:	7019      	strb	r1, [r3, #0]
}
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	200003e2 	.word	0x200003e2
 8003f68:	200003e3 	.word	0x200003e3

08003f6c <ws_set_speed>:

void ws_set_speed(uint8_t x)
{
 8003f6c:	b508      	push	{r3, lr}
	uint8_t buf = floor(x/2.5);
 8003f6e:	f7fc fab5 	bl	80004dc <__aeabi_i2d>
 8003f72:	2200      	movs	r2, #0
 8003f74:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <ws_set_speed+0x24>)
 8003f76:	f7fc fc45 	bl	8000804 <__aeabi_ddiv>
 8003f7a:	f002 feb5 	bl	8006ce8 <floor>
 8003f7e:	f7fc fdef 	bl	8000b60 <__aeabi_d2uiz>
 8003f82:	b2c0      	uxtb	r0, r0
	if(buf > 56)
 8003f84:	2838      	cmp	r0, #56	; 0x38
 8003f86:	d900      	bls.n	8003f8a <ws_set_speed+0x1e>
	{
		buf = 56;
 8003f88:	2038      	movs	r0, #56	; 0x38
	}
	ws_spd = buf;
 8003f8a:	4b02      	ldr	r3, [pc, #8]	; (8003f94 <ws_set_speed+0x28>)
 8003f8c:	7018      	strb	r0, [r3, #0]

}
 8003f8e:	bd08      	pop	{r3, pc}
 8003f90:	40040000 	.word	0x40040000
 8003f94:	200003e7 	.word	0x200003e7

08003f98 <ws_set_power>:
void ws_set_power(double x, uint8_t charging)
{
 8003f98:	b5d0      	push	{r4, r6, r7, lr}
 8003f9a:	4606      	mov	r6, r0
 8003f9c:	460f      	mov	r7, r1

	if(charging == 0)
 8003f9e:	4614      	mov	r4, r2
 8003fa0:	b982      	cbnz	r2, 8003fc4 <ws_set_power+0x2c>
	{
		uint8_t buf = floor(x/0.75);
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	4b11      	ldr	r3, [pc, #68]	; (8003fec <ws_set_power+0x54>)
 8003fa6:	f7fc fc2d 	bl	8000804 <__aeabi_ddiv>
 8003faa:	f002 fe9d 	bl	8006ce8 <floor>
 8003fae:	f7fc fdd7 	bl	8000b60 <__aeabi_d2uiz>
 8003fb2:	b2c0      	uxtb	r0, r0
		if(buf > 16)
 8003fb4:	2810      	cmp	r0, #16
 8003fb6:	d900      	bls.n	8003fba <ws_set_power+0x22>
		{
			buf = 16;
 8003fb8:	2010      	movs	r0, #16
		}
		ws_powr = buf;
 8003fba:	4b0d      	ldr	r3, [pc, #52]	; (8003ff0 <ws_set_power+0x58>)
 8003fbc:	7018      	strb	r0, [r3, #0]

		ws_powr_mod = 0;
 8003fbe:	4b0d      	ldr	r3, [pc, #52]	; (8003ff4 <ws_set_power+0x5c>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	701a      	strb	r2, [r3, #0]
	}
	if(charging == 1)
 8003fc4:	2c01      	cmp	r4, #1
 8003fc6:	d000      	beq.n	8003fca <ws_set_power+0x32>
		ws_powr = buf;

		ws_powr_mod = 1;
	}

}
 8003fc8:	bdd0      	pop	{r4, r6, r7, pc}
		uint8_t buf = floor(x);
 8003fca:	4630      	mov	r0, r6
 8003fcc:	4639      	mov	r1, r7
 8003fce:	f002 fe8b 	bl	8006ce8 <floor>
 8003fd2:	f7fc fdc5 	bl	8000b60 <__aeabi_d2uiz>
 8003fd6:	b2c0      	uxtb	r0, r0
		if(buf > 3)
 8003fd8:	2803      	cmp	r0, #3
 8003fda:	d900      	bls.n	8003fde <ws_set_power+0x46>
			buf = 3;
 8003fdc:	2003      	movs	r0, #3
		ws_powr = buf;
 8003fde:	4b04      	ldr	r3, [pc, #16]	; (8003ff0 <ws_set_power+0x58>)
 8003fe0:	7018      	strb	r0, [r3, #0]
		ws_powr_mod = 1;
 8003fe2:	4b04      	ldr	r3, [pc, #16]	; (8003ff4 <ws_set_power+0x5c>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	701a      	strb	r2, [r3, #0]
}
 8003fe8:	e7ee      	b.n	8003fc8 <ws_set_power+0x30>
 8003fea:	bf00      	nop
 8003fec:	3fe80000 	.word	0x3fe80000
 8003ff0:	200003e5 	.word	0x200003e5
 8003ff4:	200003e6 	.word	0x200003e6

08003ff8 <ws_set_battery>:
void ws_set_battery(double x)
{
 8003ff8:	b570      	push	{r4, r5, r6, lr}
 8003ffa:	4604      	mov	r4, r0
 8003ffc:	460d      	mov	r5, r1
	if(x == 0)
	{
		buf = 0;
	}

	if((x <= 6.66)&&(x > 0))
 8003ffe:	a326      	add	r3, pc, #152	; (adr r3, 8004098 <ws_set_battery+0xa0>)
 8004000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004004:	f7fc fd50 	bl	8000aa8 <__aeabi_dcmple>
 8004008:	b150      	cbz	r0, 8004020 <ws_set_battery+0x28>
 800400a:	2200      	movs	r2, #0
 800400c:	2300      	movs	r3, #0
 800400e:	4620      	mov	r0, r4
 8004010:	4629      	mov	r1, r5
 8004012:	f7fc fd5d 	bl	8000ad0 <__aeabi_dcmpgt>
 8004016:	b108      	cbz	r0, 800401c <ws_set_battery+0x24>
	{
		buf = 1;
 8004018:	2601      	movs	r6, #1
 800401a:	e002      	b.n	8004022 <ws_set_battery+0x2a>
	if((x <= 6.66)&&(x > 0))
 800401c:	2600      	movs	r6, #0
 800401e:	e000      	b.n	8004022 <ws_set_battery+0x2a>
 8004020:	2600      	movs	r6, #0
	}

	if((x > 6.66)&&(x <= 13.33))
 8004022:	a31d      	add	r3, pc, #116	; (adr r3, 8004098 <ws_set_battery+0xa0>)
 8004024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004028:	4620      	mov	r0, r4
 800402a:	4629      	mov	r1, r5
 800402c:	f7fc fd50 	bl	8000ad0 <__aeabi_dcmpgt>
 8004030:	b140      	cbz	r0, 8004044 <ws_set_battery+0x4c>
 8004032:	a31b      	add	r3, pc, #108	; (adr r3, 80040a0 <ws_set_battery+0xa8>)
 8004034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004038:	4620      	mov	r0, r4
 800403a:	4629      	mov	r1, r5
 800403c:	f7fc fd34 	bl	8000aa8 <__aeabi_dcmple>
 8004040:	b100      	cbz	r0, 8004044 <ws_set_battery+0x4c>
	{
		buf = 2;
 8004042:	2602      	movs	r6, #2
	}

	if((x > 13.33)&&(x <= 20))
 8004044:	a316      	add	r3, pc, #88	; (adr r3, 80040a0 <ws_set_battery+0xa8>)
 8004046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404a:	4620      	mov	r0, r4
 800404c:	4629      	mov	r1, r5
 800404e:	f7fc fd3f 	bl	8000ad0 <__aeabi_dcmpgt>
 8004052:	b138      	cbz	r0, 8004064 <ws_set_battery+0x6c>
 8004054:	2200      	movs	r2, #0
 8004056:	4b14      	ldr	r3, [pc, #80]	; (80040a8 <ws_set_battery+0xb0>)
 8004058:	4620      	mov	r0, r4
 800405a:	4629      	mov	r1, r5
 800405c:	f7fc fd24 	bl	8000aa8 <__aeabi_dcmple>
 8004060:	b100      	cbz	r0, 8004064 <ws_set_battery+0x6c>
	{
		buf = 3;
 8004062:	2603      	movs	r6, #3
	}

	if(x > 20)
 8004064:	2200      	movs	r2, #0
 8004066:	4b10      	ldr	r3, [pc, #64]	; (80040a8 <ws_set_battery+0xb0>)
 8004068:	4620      	mov	r0, r4
 800406a:	4629      	mov	r1, r5
 800406c:	f7fc fd30 	bl	8000ad0 <__aeabi_dcmpgt>
 8004070:	b150      	cbz	r0, 8004088 <ws_set_battery+0x90>
	{
		buf = floor(x/5.25);
 8004072:	2200      	movs	r2, #0
 8004074:	4b0d      	ldr	r3, [pc, #52]	; (80040ac <ws_set_battery+0xb4>)
 8004076:	4620      	mov	r0, r4
 8004078:	4629      	mov	r1, r5
 800407a:	f7fc fbc3 	bl	8000804 <__aeabi_ddiv>
 800407e:	f002 fe33 	bl	8006ce8 <floor>
 8004082:	f7fc fd6d 	bl	8000b60 <__aeabi_d2uiz>
 8004086:	b2c6      	uxtb	r6, r0
	}


	if(buf > 19)
 8004088:	2e13      	cmp	r6, #19
 800408a:	d900      	bls.n	800408e <ws_set_battery+0x96>
	{
		buf = 19;
 800408c:	2613      	movs	r6, #19
	}
	ws_bat = buf;
 800408e:	4b08      	ldr	r3, [pc, #32]	; (80040b0 <ws_set_battery+0xb8>)
 8004090:	701e      	strb	r6, [r3, #0]
}
 8004092:	bd70      	pop	{r4, r5, r6, pc}
 8004094:	f3af 8000 	nop.w
 8004098:	0a3d70a4 	.word	0x0a3d70a4
 800409c:	401aa3d7 	.word	0x401aa3d7
 80040a0:	c28f5c29 	.word	0xc28f5c29
 80040a4:	402aa8f5 	.word	0x402aa8f5
 80040a8:	40340000 	.word	0x40340000
 80040ac:	40150000 	.word	0x40150000
 80040b0:	200003e0 	.word	0x200003e0

080040b4 <ws_set_brightness>:

void ws_set_brightness(uint8_t y)
{
	ws_led_bright = y;
 80040b4:	4b01      	ldr	r3, [pc, #4]	; (80040bc <ws_set_brightness+0x8>)
 80040b6:	7018      	strb	r0, [r3, #0]

}
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	200003e1 	.word	0x200003e1

080040c0 <set_backlight>:
#include "../PWM/pwm.h"
#include "stm32f1xx_hal.h"

void set_backlight(int bl)
{
	  TIM3->CCR1 = bl;
 80040c0:	4b02      	ldr	r3, [pc, #8]	; (80040cc <set_backlight+0xc>)
 80040c2:	6358      	str	r0, [r3, #52]	; 0x34
	  TIM3->CCR2 = bl;
 80040c4:	6398      	str	r0, [r3, #56]	; 0x38
	  TIM3->CCR3 = bl;
 80040c6:	63d8      	str	r0, [r3, #60]	; 0x3c
}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	40000400 	.word	0x40000400

080040d0 <pwm_init>:

void pwm_init()
{
 80040d0:	b510      	push	{r4, lr}
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // Uruchamia generowanie PWM przez timer 4 na kanale 1
 80040d2:	4c07      	ldr	r4, [pc, #28]	; (80040f0 <pwm_init+0x20>)
 80040d4:	2100      	movs	r1, #0
 80040d6:	4620      	mov	r0, r4
 80040d8:	f7fe fa18 	bl	800250c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // Uruchamia generowanie PWM przez timer 4 na kanale 2
 80040dc:	2104      	movs	r1, #4
 80040de:	4620      	mov	r0, r4
 80040e0:	f7fe fa14 	bl	800250c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // Uruchamia generowanie PWM przez timer 4 na kanale 3
 80040e4:	2108      	movs	r1, #8
 80040e6:	4620      	mov	r0, r4
 80040e8:	f7fe fa10 	bl	800250c <HAL_TIM_PWM_Start>
}
 80040ec:	bd10      	pop	{r4, pc}
 80040ee:	bf00      	nop
 80040f0:	20000450 	.word	0x20000450

080040f4 <gui_init>:
#include "../PWM/pwm.c"
#include "string.h"


void gui_init()
{
 80040f4:	b508      	push	{r3, lr}
	  displays_init(); //inicjalizacja wywielaczy
 80040f6:	f7ff fe0b 	bl	8003d10 <displays_init>
	  Lcd_init();
 80040fa:	f7ff fa8b 	bl	8003614 <Lcd_init>
	  pwm_init();
 80040fe:	f7ff ffe7 	bl	80040d0 <pwm_init>
	  ws_set_brightness(gui_brightness);
 8004102:	4b05      	ldr	r3, [pc, #20]	; (8004118 <gui_init+0x24>)
 8004104:	7818      	ldrb	r0, [r3, #0]
 8004106:	f7ff ffd5 	bl	80040b4 <ws_set_brightness>
	  ws_senddata();
 800410a:	f7ff fee1 	bl	8003ed0 <ws_senddata>
	  set_backlight(0);
 800410e:	2000      	movs	r0, #0
 8004110:	f7ff ffd6 	bl	80040c0 <set_backlight>


}
 8004114:	bd08      	pop	{r3, pc}
 8004116:	bf00      	nop
 8004118:	20000040 	.word	0x20000040
 800411c:	00000000 	.word	0x00000000

08004120 <gui_screen_intro>:
	}

}

void gui_screen_intro()
{
 8004120:	b5d0      	push	{r4, r6, r7, lr}
	display_logo();
 8004122:	f7ff fe7b 	bl	8003e1c <display_logo>
	display_power_disable();
 8004126:	f7ff fc9f 	bl	8003a68 <display_power_disable>
	display_battery_disable();
 800412a:	f7ff fcc5 	bl	8003ab8 <display_battery_disable>
	display_gear_disable();
 800412e:	f7ff fceb 	bl	8003b08 <display_gear_disable>

	 ws_set_leds(0xFF,0xFF);
 8004132:	21ff      	movs	r1, #255	; 0xff
 8004134:	4608      	mov	r0, r1
 8004136:	f7ff ff0f 	bl	8003f58 <ws_set_leds>
	 ws_senddata();
 800413a:	f7ff fec9 	bl	8003ed0 <ws_senddata>



	Lcd_clr();
 800413e:	f7ff faed 	bl	800371c <Lcd_clr>
	asm("nop");
 8004142:	bf00      	nop
	Lcd_string("   PUT Solar");
 8004144:	4824      	ldr	r0, [pc, #144]	; (80041d8 <gui_screen_intro+0xb8>)
 8004146:	f7ff faf1 	bl	800372c <Lcd_string>
	Lcd_cursor(1,0);
 800414a:	2100      	movs	r1, #0
 800414c:	2001      	movs	r0, #1
 800414e:	f7ff fb0d 	bl	800376c <Lcd_cursor>
	Lcd_string("    Dynamics");
 8004152:	4822      	ldr	r0, [pc, #136]	; (80041dc <gui_screen_intro+0xbc>)
 8004154:	f7ff faea 	bl	800372c <Lcd_string>

	HAL_Delay(200);
 8004158:	20c8      	movs	r0, #200	; 0xc8
 800415a:	f7fc fd6b 	bl	8000c34 <HAL_Delay>

	for( int j = 1; j <= (gui_brightness*0.7); j++ )
 800415e:	2401      	movs	r4, #1
 8004160:	e006      	b.n	8004170 <gui_screen_intro+0x50>
	{
		set_backlight(j);
 8004162:	4620      	mov	r0, r4
 8004164:	f7ff ffac 	bl	80040c0 <set_backlight>
		HAL_Delay(10);
 8004168:	200a      	movs	r0, #10
 800416a:	f7fc fd63 	bl	8000c34 <HAL_Delay>
	for( int j = 1; j <= (gui_brightness*0.7); j++ )
 800416e:	3401      	adds	r4, #1
 8004170:	4620      	mov	r0, r4
 8004172:	f7fc f9b3 	bl	80004dc <__aeabi_i2d>
 8004176:	4606      	mov	r6, r0
 8004178:	460f      	mov	r7, r1
 800417a:	4b19      	ldr	r3, [pc, #100]	; (80041e0 <gui_screen_intro+0xc0>)
 800417c:	7818      	ldrb	r0, [r3, #0]
 800417e:	f7fc f9ad 	bl	80004dc <__aeabi_i2d>
 8004182:	a313      	add	r3, pc, #76	; (adr r3, 80041d0 <gui_screen_intro+0xb0>)
 8004184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004188:	f7fc fa12 	bl	80005b0 <__aeabi_dmul>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	4630      	mov	r0, r6
 8004192:	4639      	mov	r1, r7
 8004194:	f7fc fc88 	bl	8000aa8 <__aeabi_dcmple>
 8004198:	2800      	cmp	r0, #0
 800419a:	d1e2      	bne.n	8004162 <gui_screen_intro+0x42>
	}

	 ws_set_leds(0,0);
 800419c:	2100      	movs	r1, #0
 800419e:	4608      	mov	r0, r1
 80041a0:	f7ff feda 	bl	8003f58 <ws_set_leds>
	 ws_senddata();
 80041a4:	f7ff fe94 	bl	8003ed0 <ws_senddata>


	set_backlight(gui_brightness*0.7);
 80041a8:	4b0d      	ldr	r3, [pc, #52]	; (80041e0 <gui_screen_intro+0xc0>)
 80041aa:	7818      	ldrb	r0, [r3, #0]
 80041ac:	f7fc f996 	bl	80004dc <__aeabi_i2d>
 80041b0:	a307      	add	r3, pc, #28	; (adr r3, 80041d0 <gui_screen_intro+0xb0>)
 80041b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b6:	f7fc f9fb 	bl	80005b0 <__aeabi_dmul>
 80041ba:	f7fc fca9 	bl	8000b10 <__aeabi_d2iz>
 80041be:	f7ff ff7f 	bl	80040c0 <set_backlight>

	HAL_Delay(100);
 80041c2:	2064      	movs	r0, #100	; 0x64
 80041c4:	f7fc fd36 	bl	8000c34 <HAL_Delay>
}
 80041c8:	bdd0      	pop	{r4, r6, r7, pc}
 80041ca:	bf00      	nop
 80041cc:	f3af 8000 	nop.w
 80041d0:	66666666 	.word	0x66666666
 80041d4:	3fe66666 	.word	0x3fe66666
 80041d8:	0800a528 	.word	0x0800a528
 80041dc:	0800a538 	.word	0x0800a538
 80041e0:	20000040 	.word	0x20000040

080041e4 <gui_display_statement>:



void gui_display_statement(uint8_t number)
{
 80041e4:	b508      	push	{r3, lr}

	switch(number)
 80041e6:	3801      	subs	r0, #1
 80041e8:	2806      	cmp	r0, #6
 80041ea:	d812      	bhi.n	8004212 <gui_display_statement+0x2e>
 80041ec:	e8df f000 	tbb	[pc, r0]
 80041f0:	2e201204 	.word	0x2e201204
 80041f4:	4a3c      	.short	0x4a3c
 80041f6:	58          	.byte	0x58
 80041f7:	00          	.byte	0x00
	{

			case 1:

				Lcd_clr();
 80041f8:	f7ff fa90 	bl	800371c <Lcd_clr>
				asm("nop");
 80041fc:	bf00      	nop
				Lcd_string("  Low Battery");
 80041fe:	482f      	ldr	r0, [pc, #188]	; (80042bc <gui_display_statement+0xd8>)
 8004200:	f7ff fa94 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 8004204:	2100      	movs	r1, #0
 8004206:	2001      	movs	r0, #1
 8004208:	f7ff fab0 	bl	800376c <Lcd_cursor>
				Lcd_string("");
 800420c:	482c      	ldr	r0, [pc, #176]	; (80042c0 <gui_display_statement+0xdc>)
 800420e:	f7ff fa8d 	bl	800372c <Lcd_string>
	    break;
	}



}
 8004212:	bd08      	pop	{r3, pc}
				Lcd_clr();
 8004214:	f7ff fa82 	bl	800371c <Lcd_clr>
				asm("nop");
 8004218:	bf00      	nop
				Lcd_string(" Cruise control");
 800421a:	482a      	ldr	r0, [pc, #168]	; (80042c4 <gui_display_statement+0xe0>)
 800421c:	f7ff fa86 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 8004220:	2100      	movs	r1, #0
 8004222:	2001      	movs	r0, #1
 8004224:	f7ff faa2 	bl	800376c <Lcd_cursor>
				Lcd_string("       ENABLED");
 8004228:	4827      	ldr	r0, [pc, #156]	; (80042c8 <gui_display_statement+0xe4>)
 800422a:	f7ff fa7f 	bl	800372c <Lcd_string>
				break;
 800422e:	e7f0      	b.n	8004212 <gui_display_statement+0x2e>
				Lcd_clr();
 8004230:	f7ff fa74 	bl	800371c <Lcd_clr>
				asm("nop");
 8004234:	bf00      	nop
				Lcd_string(" Cruise control");
 8004236:	4823      	ldr	r0, [pc, #140]	; (80042c4 <gui_display_statement+0xe0>)
 8004238:	f7ff fa78 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 800423c:	2100      	movs	r1, #0
 800423e:	2001      	movs	r0, #1
 8004240:	f7ff fa94 	bl	800376c <Lcd_cursor>
				Lcd_string("    DISABLED");
 8004244:	4821      	ldr	r0, [pc, #132]	; (80042cc <gui_display_statement+0xe8>)
 8004246:	f7ff fa71 	bl	800372c <Lcd_string>
				break;
 800424a:	e7e2      	b.n	8004212 <gui_display_statement+0x2e>
				Lcd_clr();
 800424c:	f7ff fa66 	bl	800371c <Lcd_clr>
				asm("nop");
 8004250:	bf00      	nop
				Lcd_string("     Charging");
 8004252:	481f      	ldr	r0, [pc, #124]	; (80042d0 <gui_display_statement+0xec>)
 8004254:	f7ff fa6a 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 8004258:	2100      	movs	r1, #0
 800425a:	2001      	movs	r0, #1
 800425c:	f7ff fa86 	bl	800376c <Lcd_cursor>
				Lcd_string("");
 8004260:	4817      	ldr	r0, [pc, #92]	; (80042c0 <gui_display_statement+0xdc>)
 8004262:	f7ff fa63 	bl	800372c <Lcd_string>
				break;
 8004266:	e7d4      	b.n	8004212 <gui_display_statement+0x2e>
				Lcd_clr();
 8004268:	f7ff fa58 	bl	800371c <Lcd_clr>
				asm("nop");
 800426c:	bf00      	nop
				Lcd_string("     Motor");
 800426e:	4819      	ldr	r0, [pc, #100]	; (80042d4 <gui_display_statement+0xf0>)
 8004270:	f7ff fa5c 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 8004274:	2100      	movs	r1, #0
 8004276:	2001      	movs	r0, #1
 8004278:	f7ff fa78 	bl	800376c <Lcd_cursor>
				Lcd_string("    Failure");
 800427c:	4816      	ldr	r0, [pc, #88]	; (80042d8 <gui_display_statement+0xf4>)
 800427e:	f7ff fa55 	bl	800372c <Lcd_string>
				break;
 8004282:	e7c6      	b.n	8004212 <gui_display_statement+0x2e>
				Lcd_clr();
 8004284:	f7ff fa4a 	bl	800371c <Lcd_clr>
				asm("nop");
 8004288:	bf00      	nop
				Lcd_string("    Battery");
 800428a:	4814      	ldr	r0, [pc, #80]	; (80042dc <gui_display_statement+0xf8>)
 800428c:	f7ff fa4e 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 8004290:	2100      	movs	r1, #0
 8004292:	2001      	movs	r0, #1
 8004294:	f7ff fa6a 	bl	800376c <Lcd_cursor>
				Lcd_string("    Failure");
 8004298:	480f      	ldr	r0, [pc, #60]	; (80042d8 <gui_display_statement+0xf4>)
 800429a:	f7ff fa47 	bl	800372c <Lcd_string>
				break;
 800429e:	e7b8      	b.n	8004212 <gui_display_statement+0x2e>
				Lcd_clr();
 80042a0:	f7ff fa3c 	bl	800371c <Lcd_clr>
				asm("nop");
 80042a4:	bf00      	nop
				Lcd_string("  Unidentified");
 80042a6:	480e      	ldr	r0, [pc, #56]	; (80042e0 <gui_display_statement+0xfc>)
 80042a8:	f7ff fa40 	bl	800372c <Lcd_string>
				Lcd_cursor(1,0);
 80042ac:	2100      	movs	r1, #0
 80042ae:	2001      	movs	r0, #1
 80042b0:	f7ff fa5c 	bl	800376c <Lcd_cursor>
				Lcd_string("    Failure");
 80042b4:	4808      	ldr	r0, [pc, #32]	; (80042d8 <gui_display_statement+0xf4>)
 80042b6:	f7ff fa39 	bl	800372c <Lcd_string>
}
 80042ba:	e7aa      	b.n	8004212 <gui_display_statement+0x2e>
 80042bc:	0800a4a4 	.word	0x0800a4a4
 80042c0:	0800a560 	.word	0x0800a560
 80042c4:	0800a4b4 	.word	0x0800a4b4
 80042c8:	0800a4c4 	.word	0x0800a4c4
 80042cc:	0800a4d4 	.word	0x0800a4d4
 80042d0:	0800a4e4 	.word	0x0800a4e4
 80042d4:	0800a4f4 	.word	0x0800a4f4
 80042d8:	0800a500 	.word	0x0800a500
 80042dc:	0800a50c 	.word	0x0800a50c
 80042e0:	0800a518 	.word	0x0800a518
 80042e4:	00000000 	.word	0x00000000

080042e8 <gui_screen_main>:
{
 80042e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ea:	b083      	sub	sp, #12
	TEST_counter++;
 80042ec:	4aa2      	ldr	r2, [pc, #648]	; (8004578 <gui_screen_main+0x290>)
 80042ee:	8813      	ldrh	r3, [r2, #0]
 80042f0:	3301      	adds	r3, #1
 80042f2:	8013      	strh	r3, [r2, #0]
	TEST_counter2++;
 80042f4:	4aa1      	ldr	r2, [pc, #644]	; (800457c <gui_screen_main+0x294>)
 80042f6:	8813      	ldrh	r3, [r2, #0]
 80042f8:	3301      	adds	r3, #1
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	8013      	strh	r3, [r2, #0]
	if(TEST_counter2 > 3)
 80042fe:	2b03      	cmp	r3, #3
 8004300:	d90b      	bls.n	800431a <gui_screen_main+0x32>
		TEST_counter2 = 0;
 8004302:	4613      	mov	r3, r2
 8004304:	2200      	movs	r2, #0
 8004306:	801a      	strh	r2, [r3, #0]
		gui_battery=gui_battery-0.5;
 8004308:	4c9d      	ldr	r4, [pc, #628]	; (8004580 <gui_screen_main+0x298>)
 800430a:	2200      	movs	r2, #0
 800430c:	4b9d      	ldr	r3, [pc, #628]	; (8004584 <gui_screen_main+0x29c>)
 800430e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8004312:	f7fb ff95 	bl	8000240 <__aeabi_dsub>
 8004316:	e9c4 0100 	strd	r0, r1, [r4]
	if(gui_battery < 1)
 800431a:	2200      	movs	r2, #0
 800431c:	4b9a      	ldr	r3, [pc, #616]	; (8004588 <gui_screen_main+0x2a0>)
 800431e:	4998      	ldr	r1, [pc, #608]	; (8004580 <gui_screen_main+0x298>)
 8004320:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004324:	f7fc fbb6 	bl	8000a94 <__aeabi_dcmplt>
 8004328:	2800      	cmp	r0, #0
 800432a:	f040 80ad 	bne.w	8004488 <gui_screen_main+0x1a0>
	TEST_counter3++;
 800432e:	4a97      	ldr	r2, [pc, #604]	; (800458c <gui_screen_main+0x2a4>)
 8004330:	8813      	ldrh	r3, [r2, #0]
 8004332:	3301      	adds	r3, #1
 8004334:	b29b      	uxth	r3, r3
 8004336:	8013      	strh	r3, [r2, #0]
	if(TEST_counter3 >2)
 8004338:	2b02      	cmp	r3, #2
 800433a:	d90b      	bls.n	8004354 <gui_screen_main+0x6c>
		TEST_counter3=0;
 800433c:	4613      	mov	r3, r2
 800433e:	2200      	movs	r2, #0
 8004340:	801a      	strh	r2, [r3, #0]
		if(TEST_flag==0)
 8004342:	4b93      	ldr	r3, [pc, #588]	; (8004590 <gui_screen_main+0x2a8>)
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	f040 80a7 	bne.w	800449a <gui_screen_main+0x1b2>
			gui_speed++;
 800434c:	4a91      	ldr	r2, [pc, #580]	; (8004594 <gui_screen_main+0x2ac>)
 800434e:	7813      	ldrb	r3, [r2, #0]
 8004350:	3301      	adds	r3, #1
 8004352:	7013      	strb	r3, [r2, #0]
	if(gui_speed > 140)
 8004354:	4b8f      	ldr	r3, [pc, #572]	; (8004594 <gui_screen_main+0x2ac>)
 8004356:	781c      	ldrb	r4, [r3, #0]
 8004358:	2c8c      	cmp	r4, #140	; 0x8c
 800435a:	d902      	bls.n	8004362 <gui_screen_main+0x7a>
		TEST_flag=1;
 800435c:	4b8c      	ldr	r3, [pc, #560]	; (8004590 <gui_screen_main+0x2a8>)
 800435e:	2201      	movs	r2, #1
 8004360:	701a      	strb	r2, [r3, #0]
	if(gui_speed < 1)
 8004362:	b914      	cbnz	r4, 800436a <gui_screen_main+0x82>
		TEST_flag=0;
 8004364:	4b8a      	ldr	r3, [pc, #552]	; (8004590 <gui_screen_main+0x2a8>)
 8004366:	2200      	movs	r2, #0
 8004368:	701a      	strb	r2, [r3, #0]
	gui_charging = 0;
 800436a:	4b8b      	ldr	r3, [pc, #556]	; (8004598 <gui_screen_main+0x2b0>)
 800436c:	2200      	movs	r2, #0
 800436e:	701a      	strb	r2, [r3, #0]
	if(TEST_flag == 0 && gui_power != 12)
 8004370:	4b87      	ldr	r3, [pc, #540]	; (8004590 <gui_screen_main+0x2a8>)
 8004372:	781d      	ldrb	r5, [r3, #0]
 8004374:	bb55      	cbnz	r5, 80043cc <gui_screen_main+0xe4>
 8004376:	4b89      	ldr	r3, [pc, #548]	; (800459c <gui_screen_main+0x2b4>)
 8004378:	e9d3 6700 	ldrd	r6, r7, [r3]
 800437c:	2200      	movs	r2, #0
 800437e:	4b88      	ldr	r3, [pc, #544]	; (80045a0 <gui_screen_main+0x2b8>)
 8004380:	4630      	mov	r0, r6
 8004382:	4639      	mov	r1, r7
 8004384:	f7fc fb7c 	bl	8000a80 <__aeabi_dcmpeq>
 8004388:	bb00      	cbnz	r0, 80043cc <gui_screen_main+0xe4>
		TEST_counter2++;
 800438a:	4a7c      	ldr	r2, [pc, #496]	; (800457c <gui_screen_main+0x294>)
 800438c:	8813      	ldrh	r3, [r2, #0]
 800438e:	3301      	adds	r3, #1
 8004390:	b29b      	uxth	r3, r3
 8004392:	8013      	strh	r3, [r2, #0]
		if(TEST_counter2 > 3)
 8004394:	2b03      	cmp	r3, #3
 8004396:	d90c      	bls.n	80043b2 <gui_screen_main+0xca>
			TEST_counter2 = 0;
 8004398:	4613      	mov	r3, r2
 800439a:	2200      	movs	r2, #0
 800439c:	801a      	strh	r2, [r3, #0]
			gui_power=gui_power+0.2;
 800439e:	a372      	add	r3, pc, #456	; (adr r3, 8004568 <gui_screen_main+0x280>)
 80043a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a4:	4630      	mov	r0, r6
 80043a6:	4639      	mov	r1, r7
 80043a8:	f7fb ff4c 	bl	8000244 <__adddf3>
 80043ac:	4b7b      	ldr	r3, [pc, #492]	; (800459c <gui_screen_main+0x2b4>)
 80043ae:	e9c3 0100 	strd	r0, r1, [r3]
		if(gui_power > 12)
 80043b2:	2200      	movs	r2, #0
 80043b4:	4b7a      	ldr	r3, [pc, #488]	; (80045a0 <gui_screen_main+0x2b8>)
 80043b6:	4979      	ldr	r1, [pc, #484]	; (800459c <gui_screen_main+0x2b4>)
 80043b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80043bc:	f7fc fb88 	bl	8000ad0 <__aeabi_dcmpgt>
 80043c0:	b120      	cbz	r0, 80043cc <gui_screen_main+0xe4>
			gui_power = 12;
 80043c2:	4b76      	ldr	r3, [pc, #472]	; (800459c <gui_screen_main+0x2b4>)
 80043c4:	2000      	movs	r0, #0
 80043c6:	4976      	ldr	r1, [pc, #472]	; (80045a0 <gui_screen_main+0x2b8>)
 80043c8:	e9c3 0100 	strd	r0, r1, [r3]
	if(TEST_flag == 1)
 80043cc:	2d01      	cmp	r5, #1
 80043ce:	d069      	beq.n	80044a4 <gui_screen_main+0x1bc>
	TEST_counter4++;
 80043d0:	4a74      	ldr	r2, [pc, #464]	; (80045a4 <gui_screen_main+0x2bc>)
 80043d2:	8813      	ldrh	r3, [r2, #0]
 80043d4:	3301      	adds	r3, #1
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	8013      	strh	r3, [r2, #0]
	if(TEST_counter4 > 20)
 80043da:	2b14      	cmp	r3, #20
 80043dc:	d90f      	bls.n	80043fe <gui_screen_main+0x116>
		TEST_counter4 = 0;
 80043de:	4613      	mov	r3, r2
 80043e0:	2200      	movs	r2, #0
 80043e2:	801a      	strh	r2, [r3, #0]
		if(TEST_poprz_stan == 0)
 80043e4:	4b70      	ldr	r3, [pc, #448]	; (80045a8 <gui_screen_main+0x2c0>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d17b      	bne.n	80044e4 <gui_screen_main+0x1fc>
			gui_leds_byte1 = 0b11000101;
 80043ec:	4b6f      	ldr	r3, [pc, #444]	; (80045ac <gui_screen_main+0x2c4>)
 80043ee:	22c5      	movs	r2, #197	; 0xc5
 80043f0:	701a      	strb	r2, [r3, #0]
			gui_leds_byte2 = 0b00100001;
 80043f2:	4b6f      	ldr	r3, [pc, #444]	; (80045b0 <gui_screen_main+0x2c8>)
 80043f4:	2221      	movs	r2, #33	; 0x21
 80043f6:	701a      	strb	r2, [r3, #0]
			TEST_poprz_stan = 1;
 80043f8:	4b6b      	ldr	r3, [pc, #428]	; (80045a8 <gui_screen_main+0x2c0>)
 80043fa:	2201      	movs	r2, #1
 80043fc:	701a      	strb	r2, [r3, #0]
	gui_picture_iteration++;
 80043fe:	4a6d      	ldr	r2, [pc, #436]	; (80045b4 <gui_screen_main+0x2cc>)
 8004400:	7813      	ldrb	r3, [r2, #0]
 8004402:	3301      	adds	r3, #1
 8004404:	b2db      	uxtb	r3, r3
 8004406:	7013      	strb	r3, [r2, #0]
	 if(gui_picture_iteration > 7)
 8004408:	2b07      	cmp	r3, #7
 800440a:	d902      	bls.n	8004412 <gui_screen_main+0x12a>
		 gui_picture_iteration = 0;
 800440c:	4613      	mov	r3, r2
 800440e:	2200      	movs	r2, #0
 8004410:	701a      	strb	r2, [r3, #0]
	display_speed(gui_speed, gui_cruise_speed_set);
 8004412:	4b69      	ldr	r3, [pc, #420]	; (80045b8 <gui_screen_main+0x2d0>)
 8004414:	781d      	ldrb	r5, [r3, #0]
 8004416:	4620      	mov	r0, r4
 8004418:	f7fc f850 	bl	80004bc <__aeabi_ui2d>
 800441c:	462a      	mov	r2, r5
 800441e:	f7ff fbef 	bl	8003c00 <display_speed>
	ws_set_leds(gui_leds_byte1 ,gui_leds_byte2);
 8004422:	4b63      	ldr	r3, [pc, #396]	; (80045b0 <gui_screen_main+0x2c8>)
 8004424:	7819      	ldrb	r1, [r3, #0]
 8004426:	4b61      	ldr	r3, [pc, #388]	; (80045ac <gui_screen_main+0x2c4>)
 8004428:	7818      	ldrb	r0, [r3, #0]
 800442a:	f7ff fd95 	bl	8003f58 <ws_set_leds>
	ws_set_speed(gui_speed);
 800442e:	4b59      	ldr	r3, [pc, #356]	; (8004594 <gui_screen_main+0x2ac>)
 8004430:	7818      	ldrb	r0, [r3, #0]
 8004432:	f7ff fd9b 	bl	8003f6c <ws_set_speed>
	ws_set_power(gui_power, gui_charging);
 8004436:	4b58      	ldr	r3, [pc, #352]	; (8004598 <gui_screen_main+0x2b0>)
 8004438:	781a      	ldrb	r2, [r3, #0]
 800443a:	4b58      	ldr	r3, [pc, #352]	; (800459c <gui_screen_main+0x2b4>)
 800443c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004440:	f7ff fdaa 	bl	8003f98 <ws_set_power>
	ws_set_battery(gui_battery);
 8004444:	4b4e      	ldr	r3, [pc, #312]	; (8004580 <gui_screen_main+0x298>)
 8004446:	e9d3 0100 	ldrd	r0, r1, [r3]
 800444a:	f7ff fdd5 	bl	8003ff8 <ws_set_battery>
	ws_senddata();
 800444e:	f7ff fd3f 	bl	8003ed0 <ws_senddata>
	if((gui_picture_iteration == 0)||(gui_picture_iteration == 2)||(gui_picture_iteration == 4)||(gui_picture_iteration == 6))
 8004452:	4b58      	ldr	r3, [pc, #352]	; (80045b4 <gui_screen_main+0x2cc>)
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	b12b      	cbz	r3, 8004464 <gui_screen_main+0x17c>
 8004458:	2b02      	cmp	r3, #2
 800445a:	d003      	beq.n	8004464 <gui_screen_main+0x17c>
 800445c:	2b04      	cmp	r3, #4
 800445e:	d001      	beq.n	8004464 <gui_screen_main+0x17c>
 8004460:	2b06      	cmp	r3, #6
 8004462:	d10b      	bne.n	800447c <gui_screen_main+0x194>
		display_power(gui_power,gui_charging);
 8004464:	4b4c      	ldr	r3, [pc, #304]	; (8004598 <gui_screen_main+0x2b0>)
 8004466:	781a      	ldrb	r2, [r3, #0]
 8004468:	4b4c      	ldr	r3, [pc, #304]	; (800459c <gui_screen_main+0x2b4>)
 800446a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800446e:	f7ff fb73 	bl	8003b58 <display_power>
		display_battery(gui_battery);
 8004472:	4b43      	ldr	r3, [pc, #268]	; (8004580 <gui_screen_main+0x298>)
 8004474:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004478:	f7ff fa5a 	bl	8003930 <display_battery>
	if(gui_picture_iteration == 7)
 800447c:	4b4d      	ldr	r3, [pc, #308]	; (80045b4 <gui_screen_main+0x2cc>)
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	2b07      	cmp	r3, #7
 8004482:	d039      	beq.n	80044f8 <gui_screen_main+0x210>
}
 8004484:	b003      	add	sp, #12
 8004486:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gui_battery = 100;
 8004488:	4b3d      	ldr	r3, [pc, #244]	; (8004580 <gui_screen_main+0x298>)
 800448a:	2000      	movs	r0, #0
 800448c:	494b      	ldr	r1, [pc, #300]	; (80045bc <gui_screen_main+0x2d4>)
 800448e:	e9c3 0100 	strd	r0, r1, [r3]
		TEST_flag = 0;
 8004492:	4b3f      	ldr	r3, [pc, #252]	; (8004590 <gui_screen_main+0x2a8>)
 8004494:	2200      	movs	r2, #0
 8004496:	701a      	strb	r2, [r3, #0]
 8004498:	e749      	b.n	800432e <gui_screen_main+0x46>
			gui_speed--;
 800449a:	4a3e      	ldr	r2, [pc, #248]	; (8004594 <gui_screen_main+0x2ac>)
 800449c:	7813      	ldrb	r3, [r2, #0]
 800449e:	3b01      	subs	r3, #1
 80044a0:	7013      	strb	r3, [r2, #0]
 80044a2:	e757      	b.n	8004354 <gui_screen_main+0x6c>
		TEST_counter2++;
 80044a4:	4a35      	ldr	r2, [pc, #212]	; (800457c <gui_screen_main+0x294>)
 80044a6:	8813      	ldrh	r3, [r2, #0]
 80044a8:	3301      	adds	r3, #1
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	8013      	strh	r3, [r2, #0]
		if(TEST_counter2 > 3)
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d98e      	bls.n	80043d0 <gui_screen_main+0xe8>
			TEST_counter2 = 0;
 80044b2:	4613      	mov	r3, r2
 80044b4:	2200      	movs	r2, #0
 80044b6:	801a      	strh	r2, [r3, #0]
			gui_power=gui_power-0.3;
 80044b8:	4d38      	ldr	r5, [pc, #224]	; (800459c <gui_screen_main+0x2b4>)
 80044ba:	a32d      	add	r3, pc, #180	; (adr r3, 8004570 <gui_screen_main+0x288>)
 80044bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c0:	e9d5 0100 	ldrd	r0, r1, [r5]
 80044c4:	f7fb febc 	bl	8000240 <__aeabi_dsub>
 80044c8:	e9c5 0100 	strd	r0, r1, [r5]
			if(gui_power<0)
 80044cc:	2200      	movs	r2, #0
 80044ce:	2300      	movs	r3, #0
 80044d0:	f7fc fae0 	bl	8000a94 <__aeabi_dcmplt>
 80044d4:	2800      	cmp	r0, #0
 80044d6:	f43f af7b 	beq.w	80043d0 <gui_screen_main+0xe8>
				gui_power=0;
 80044da:	2000      	movs	r0, #0
 80044dc:	2100      	movs	r1, #0
 80044de:	e9c5 0100 	strd	r0, r1, [r5]
 80044e2:	e775      	b.n	80043d0 <gui_screen_main+0xe8>
			gui_leds_byte1 =0b01000101;
 80044e4:	4b31      	ldr	r3, [pc, #196]	; (80045ac <gui_screen_main+0x2c4>)
 80044e6:	2245      	movs	r2, #69	; 0x45
 80044e8:	701a      	strb	r2, [r3, #0]
			gui_leds_byte2 = 0b01100000;
 80044ea:	4b31      	ldr	r3, [pc, #196]	; (80045b0 <gui_screen_main+0x2c8>)
 80044ec:	2260      	movs	r2, #96	; 0x60
 80044ee:	701a      	strb	r2, [r3, #0]
			TEST_poprz_stan = 0;
 80044f0:	4b2d      	ldr	r3, [pc, #180]	; (80045a8 <gui_screen_main+0x2c0>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	701a      	strb	r2, [r3, #0]
 80044f6:	e782      	b.n	80043fe <gui_screen_main+0x116>
		display_gear(gui_gear);
 80044f8:	4b31      	ldr	r3, [pc, #196]	; (80045c0 <gui_screen_main+0x2d8>)
 80044fa:	7818      	ldrb	r0, [r3, #0]
 80044fc:	f7ff fa5a 	bl	80039b4 <display_gear>
		displays_set_brightness(255);
 8004500:	20ff      	movs	r0, #255	; 0xff
 8004502:	f7ff fca7 	bl	8003e54 <displays_set_brightness>
		 ws_set_leds(0xFF,0xFF);
 8004506:	21ff      	movs	r1, #255	; 0xff
 8004508:	4608      	mov	r0, r1
 800450a:	f7ff fd25 	bl	8003f58 <ws_set_leds>
		if(gui_statement != 0)
 800450e:	4b2d      	ldr	r3, [pc, #180]	; (80045c4 <gui_screen_main+0x2dc>)
 8004510:	7818      	ldrb	r0, [r3, #0]
 8004512:	bb28      	cbnz	r0, 8004560 <gui_screen_main+0x278>
			Lcd_clr();
 8004514:	f7ff f902 	bl	800371c <Lcd_clr>
			asm("nop");
 8004518:	bf00      	nop
			Lcd_string("     ");
 800451a:	482b      	ldr	r0, [pc, #172]	; (80045c8 <gui_screen_main+0x2e0>)
 800451c:	f7ff f906 	bl	800372c <Lcd_string>
			Lcd_int(gui_h);
 8004520:	4b2a      	ldr	r3, [pc, #168]	; (80045cc <gui_screen_main+0x2e4>)
 8004522:	7818      	ldrb	r0, [r3, #0]
 8004524:	f7ff f912 	bl	800374c <Lcd_int>
			Lcd_string(":");
 8004528:	4829      	ldr	r0, [pc, #164]	; (80045d0 <gui_screen_main+0x2e8>)
 800452a:	f7ff f8ff 	bl	800372c <Lcd_string>
			Lcd_int(gui_m);
 800452e:	4b29      	ldr	r3, [pc, #164]	; (80045d4 <gui_screen_main+0x2ec>)
 8004530:	7818      	ldrb	r0, [r3, #0]
 8004532:	f7ff f90b 	bl	800374c <Lcd_int>
			snprintf(output, 10, "%.6d", gui_trip); //Convert to string and format
 8004536:	4b28      	ldr	r3, [pc, #160]	; (80045d8 <gui_screen_main+0x2f0>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a28      	ldr	r2, [pc, #160]	; (80045dc <gui_screen_main+0x2f4>)
 800453c:	210a      	movs	r1, #10
 800453e:	4668      	mov	r0, sp
 8004540:	f000 ffae 	bl	80054a0 <sniprintf>
			Lcd_cursor(1,0);
 8004544:	2100      	movs	r1, #0
 8004546:	2001      	movs	r0, #1
 8004548:	f7ff f910 	bl	800376c <Lcd_cursor>
			Lcd_string("    ");
 800454c:	4824      	ldr	r0, [pc, #144]	; (80045e0 <gui_screen_main+0x2f8>)
 800454e:	f7ff f8ed 	bl	800372c <Lcd_string>
			Lcd_string(output);
 8004552:	4668      	mov	r0, sp
 8004554:	f7ff f8ea 	bl	800372c <Lcd_string>
			Lcd_string(" km");
 8004558:	4822      	ldr	r0, [pc, #136]	; (80045e4 <gui_screen_main+0x2fc>)
 800455a:	f7ff f8e7 	bl	800372c <Lcd_string>
}
 800455e:	e791      	b.n	8004484 <gui_screen_main+0x19c>
			gui_display_statement(gui_statement);
 8004560:	f7ff fe40 	bl	80041e4 <gui_display_statement>
 8004564:	e78e      	b.n	8004484 <gui_screen_main+0x19c>
 8004566:	bf00      	nop
 8004568:	9999999a 	.word	0x9999999a
 800456c:	3fc99999 	.word	0x3fc99999
 8004570:	33333333 	.word	0x33333333
 8004574:	3fd33333 	.word	0x3fd33333
 8004578:	200003bc 	.word	0x200003bc
 800457c:	200003be 	.word	0x200003be
 8004580:	20000038 	.word	0x20000038
 8004584:	3fe00000 	.word	0x3fe00000
 8004588:	3ff00000 	.word	0x3ff00000
 800458c:	200003c0 	.word	0x200003c0
 8004590:	200003c4 	.word	0x200003c4
 8004594:	200003d8 	.word	0x200003d8
 8004598:	200003c6 	.word	0x200003c6
 800459c:	200003d0 	.word	0x200003d0
 80045a0:	40280000 	.word	0x40280000
 80045a4:	200003c2 	.word	0x200003c2
 80045a8:	200003c5 	.word	0x200003c5
 80045ac:	200003c8 	.word	0x200003c8
 80045b0:	200003c9 	.word	0x200003c9
 80045b4:	200003ca 	.word	0x200003ca
 80045b8:	200003c7 	.word	0x200003c7
 80045bc:	40590000 	.word	0x40590000
 80045c0:	20000041 	.word	0x20000041
 80045c4:	200003d9 	.word	0x200003d9
 80045c8:	0800a548 	.word	0x0800a548
 80045cc:	20000042 	.word	0x20000042
 80045d0:	0800a550 	.word	0x0800a550
 80045d4:	20000043 	.word	0x20000043
 80045d8:	200003dc 	.word	0x200003dc
 80045dc:	0800a554 	.word	0x0800a554
 80045e0:	0800a55c 	.word	0x0800a55c
 80045e4:	0800a564 	.word	0x0800a564

080045e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80045e8:	e7fe      	b.n	80045e8 <Error_Handler>

080045ea <SystemClock_Config>:
{
 80045ea:	b500      	push	{lr}
 80045ec:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80045ee:	2300      	movs	r3, #0
 80045f0:	9309      	str	r3, [sp, #36]	; 0x24
 80045f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80045f4:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045f6:	9301      	str	r3, [sp, #4]
 80045f8:	9302      	str	r3, [sp, #8]
 80045fa:	9303      	str	r3, [sp, #12]
 80045fc:	9304      	str	r3, [sp, #16]
 80045fe:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004600:	2201      	movs	r2, #1
 8004602:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004604:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004608:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800460a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800460e:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004610:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004612:	2202      	movs	r2, #2
 8004614:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004616:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004618:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800461c:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800461e:	a806      	add	r0, sp, #24
 8004620:	f7fd f87c 	bl	800171c <HAL_RCC_OscConfig>
 8004624:	b980      	cbnz	r0, 8004648 <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004626:	230f      	movs	r3, #15
 8004628:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800462a:	2102      	movs	r1, #2
 800462c:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800462e:	2300      	movs	r3, #0
 8004630:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004632:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004636:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004638:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800463a:	a801      	add	r0, sp, #4
 800463c:	f7fd fab4 	bl	8001ba8 <HAL_RCC_ClockConfig>
 8004640:	b920      	cbnz	r0, 800464c <SystemClock_Config+0x62>
}
 8004642:	b011      	add	sp, #68	; 0x44
 8004644:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004648:	f7ff ffce 	bl	80045e8 <Error_Handler>
    Error_Handler();
 800464c:	f7ff ffcc 	bl	80045e8 <Error_Handler>

08004650 <main>:
{
 8004650:	b508      	push	{r3, lr}
  HAL_Init();
 8004652:	f7fc facb 	bl	8000bec <HAL_Init>
  SystemClock_Config();
 8004656:	f7ff ffc8 	bl	80045ea <SystemClock_Config>
  MX_GPIO_Init();
 800465a:	f7ff f891 	bl	8003780 <MX_GPIO_Init>
  MX_I2C1_Init();
 800465e:	f7ff f917 	bl	8003890 <MX_I2C1_Init>
  MX_SPI2_Init();
 8004662:	f000 f80f 	bl	8004684 <MX_SPI2_Init>
  MX_SPI3_Init();
 8004666:	f000 f82f 	bl	80046c8 <MX_SPI3_Init>
  MX_TIM3_Init();
 800466a:	f000 f967 	bl	800493c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800466e:	f000 f9d1 	bl	8004a14 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004672:	f000 f9e9 	bl	8004a48 <MX_USART2_UART_Init>
  gui_init();
 8004676:	f7ff fd3d 	bl	80040f4 <gui_init>
 gui_screen_intro(); //test
 800467a:	f7ff fd51 	bl	8004120 <gui_screen_intro>
	 gui_screen_main();
 800467e:	f7ff fe33 	bl	80042e8 <gui_screen_main>
 8004682:	e7fc      	b.n	800467e <main+0x2e>

08004684 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004684:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 8004686:	480e      	ldr	r0, [pc, #56]	; (80046c0 <MX_SPI2_Init+0x3c>)
 8004688:	4b0e      	ldr	r3, [pc, #56]	; (80046c4 <MX_SPI2_Init+0x40>)
 800468a:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800468c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004690:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004692:	2300      	movs	r3, #0
 8004694:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004696:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004698:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800469a:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800469c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046a0:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80046a2:	2218      	movs	r2, #24
 80046a4:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80046a6:	2280      	movs	r2, #128	; 0x80
 80046a8:	6202      	str	r2, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80046aa:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046ac:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80046ae:	230a      	movs	r3, #10
 80046b0:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80046b2:	f7fd fbaf 	bl	8001e14 <HAL_SPI_Init>
 80046b6:	b900      	cbnz	r0, 80046ba <MX_SPI2_Init+0x36>
  {
    Error_Handler();
  }

}
 80046b8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80046ba:	f7ff ff95 	bl	80045e8 <Error_Handler>
}
 80046be:	e7fb      	b.n	80046b8 <MX_SPI2_Init+0x34>
 80046c0:	20000508 	.word	0x20000508
 80046c4:	40003800 	.word	0x40003800

080046c8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80046c8:	b508      	push	{r3, lr}

  hspi3.Instance = SPI3;
 80046ca:	480e      	ldr	r0, [pc, #56]	; (8004704 <MX_SPI3_Init+0x3c>)
 80046cc:	4b0e      	ldr	r3, [pc, #56]	; (8004708 <MX_SPI3_Init+0x40>)
 80046ce:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80046d0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80046d4:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80046d6:	2300      	movs	r3, #0
 80046d8:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80046da:	60c3      	str	r3, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80046dc:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80046de:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80046e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046e4:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80046e6:	2208      	movs	r2, #8
 80046e8:	61c2      	str	r2, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80046ea:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80046ec:	6243      	str	r3, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046ee:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80046f0:	230a      	movs	r3, #10
 80046f2:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80046f4:	f7fd fb8e 	bl	8001e14 <HAL_SPI_Init>
 80046f8:	b900      	cbnz	r0, 80046fc <MX_SPI3_Init+0x34>
  {
    Error_Handler();
  }

}
 80046fa:	bd08      	pop	{r3, pc}
    Error_Handler();
 80046fc:	f7ff ff74 	bl	80045e8 <Error_Handler>
}
 8004700:	e7fb      	b.n	80046fa <MX_SPI3_Init+0x32>
 8004702:	bf00      	nop
 8004704:	20000560 	.word	0x20000560
 8004708:	40003c00 	.word	0x40003c00

0800470c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800470c:	b500      	push	{lr}
 800470e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004710:	2300      	movs	r3, #0
 8004712:	9304      	str	r3, [sp, #16]
 8004714:	9305      	str	r3, [sp, #20]
 8004716:	9306      	str	r3, [sp, #24]
 8004718:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI2)
 800471a:	6803      	ldr	r3, [r0, #0]
 800471c:	4a22      	ldr	r2, [pc, #136]	; (80047a8 <HAL_SPI_MspInit+0x9c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d005      	beq.n	800472e <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI3)
 8004722:	4a22      	ldr	r2, [pc, #136]	; (80047ac <HAL_SPI_MspInit+0xa0>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d021      	beq.n	800476c <HAL_SPI_MspInit+0x60>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004728:	b009      	add	sp, #36	; 0x24
 800472a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI2_CLK_ENABLE();
 800472e:	4b20      	ldr	r3, [pc, #128]	; (80047b0 <HAL_SPI_MspInit+0xa4>)
 8004730:	69da      	ldr	r2, [r3, #28]
 8004732:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004736:	61da      	str	r2, [r3, #28]
 8004738:	69da      	ldr	r2, [r3, #28]
 800473a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800473e:	9200      	str	r2, [sp, #0]
 8004740:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004742:	699a      	ldr	r2, [r3, #24]
 8004744:	f042 0208 	orr.w	r2, r2, #8
 8004748:	619a      	str	r2, [r3, #24]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	9301      	str	r3, [sp, #4]
 8004752:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004754:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004758:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800475a:	2302      	movs	r3, #2
 800475c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800475e:	2303      	movs	r3, #3
 8004760:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004762:	a904      	add	r1, sp, #16
 8004764:	4813      	ldr	r0, [pc, #76]	; (80047b4 <HAL_SPI_MspInit+0xa8>)
 8004766:	f7fc fad5 	bl	8000d14 <HAL_GPIO_Init>
 800476a:	e7dd      	b.n	8004728 <HAL_SPI_MspInit+0x1c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800476c:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <HAL_SPI_MspInit+0xa4>)
 800476e:	69da      	ldr	r2, [r3, #28]
 8004770:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004774:	61da      	str	r2, [r3, #28]
 8004776:	69da      	ldr	r2, [r3, #28]
 8004778:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800477c:	9202      	str	r2, [sp, #8]
 800477e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004780:	699a      	ldr	r2, [r3, #24]
 8004782:	f042 0208 	orr.w	r2, r2, #8
 8004786:	619a      	str	r2, [r3, #24]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	f003 0308 	and.w	r3, r3, #8
 800478e:	9303      	str	r3, [sp, #12]
 8004790:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004792:	2328      	movs	r3, #40	; 0x28
 8004794:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004796:	2302      	movs	r3, #2
 8004798:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800479a:	2303      	movs	r3, #3
 800479c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800479e:	a904      	add	r1, sp, #16
 80047a0:	4804      	ldr	r0, [pc, #16]	; (80047b4 <HAL_SPI_MspInit+0xa8>)
 80047a2:	f7fc fab7 	bl	8000d14 <HAL_GPIO_Init>
}
 80047a6:	e7bf      	b.n	8004728 <HAL_SPI_MspInit+0x1c>
 80047a8:	40003800 	.word	0x40003800
 80047ac:	40003c00 	.word	0x40003c00
 80047b0:	40021000 	.word	0x40021000
 80047b4:	40010c00 	.word	0x40010c00

080047b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047b8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80047ba:	4b0e      	ldr	r3, [pc, #56]	; (80047f4 <HAL_MspInit+0x3c>)
 80047bc:	699a      	ldr	r2, [r3, #24]
 80047be:	f042 0201 	orr.w	r2, r2, #1
 80047c2:	619a      	str	r2, [r3, #24]
 80047c4:	699a      	ldr	r2, [r3, #24]
 80047c6:	f002 0201 	and.w	r2, r2, #1
 80047ca:	9200      	str	r2, [sp, #0]
 80047cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80047ce:	69da      	ldr	r2, [r3, #28]
 80047d0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80047d4:	61da      	str	r2, [r3, #28]
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047dc:	9301      	str	r3, [sp, #4]
 80047de:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80047e0:	4a05      	ldr	r2, [pc, #20]	; (80047f8 <HAL_MspInit+0x40>)
 80047e2:	6853      	ldr	r3, [r2, #4]
 80047e4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80047e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047ee:	b002      	add	sp, #8
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40021000 	.word	0x40021000
 80047f8:	40010000 	.word	0x40010000

080047fc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80047fc:	4770      	bx	lr

080047fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047fe:	e7fe      	b.n	80047fe <HardFault_Handler>

08004800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004800:	e7fe      	b.n	8004800 <MemManage_Handler>

08004802 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004802:	e7fe      	b.n	8004802 <BusFault_Handler>

08004804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004804:	e7fe      	b.n	8004804 <UsageFault_Handler>

08004806 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004806:	4770      	bx	lr

08004808 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004808:	4770      	bx	lr

0800480a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800480a:	4770      	bx	lr

0800480c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800480c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800480e:	f7fc f9ff 	bl	8000c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004812:	bd08      	pop	{r3, pc}

08004814 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004814:	b508      	push	{r3, lr}
 8004816:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004818:	4a0b      	ldr	r2, [pc, #44]	; (8004848 <_sbrk+0x34>)
 800481a:	6812      	ldr	r2, [r2, #0]
 800481c:	b142      	cbz	r2, 8004830 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 800481e:	4a0a      	ldr	r2, [pc, #40]	; (8004848 <_sbrk+0x34>)
 8004820:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8004822:	4403      	add	r3, r0
 8004824:	466a      	mov	r2, sp
 8004826:	4293      	cmp	r3, r2
 8004828:	d806      	bhi.n	8004838 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800482a:	4a07      	ldr	r2, [pc, #28]	; (8004848 <_sbrk+0x34>)
 800482c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800482e:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8004830:	4a05      	ldr	r2, [pc, #20]	; (8004848 <_sbrk+0x34>)
 8004832:	4906      	ldr	r1, [pc, #24]	; (800484c <_sbrk+0x38>)
 8004834:	6011      	str	r1, [r2, #0]
 8004836:	e7f2      	b.n	800481e <_sbrk+0xa>
		errno = ENOMEM;
 8004838:	f000 f9b0 	bl	8004b9c <__errno>
 800483c:	230c      	movs	r3, #12
 800483e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004840:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004844:	e7f3      	b.n	800482e <_sbrk+0x1a>
 8004846:	bf00      	nop
 8004848:	200003ec 	.word	0x200003ec
 800484c:	20000640 	.word	0x20000640

08004850 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004850:	4b0f      	ldr	r3, [pc, #60]	; (8004890 <SystemInit+0x40>)
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	f042 0201 	orr.w	r2, r2, #1
 8004858:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800485a:	6859      	ldr	r1, [r3, #4]
 800485c:	4a0d      	ldr	r2, [pc, #52]	; (8004894 <SystemInit+0x44>)
 800485e:	400a      	ands	r2, r1
 8004860:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004868:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800486c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004874:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800487c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800487e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004882:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004884:	4b04      	ldr	r3, [pc, #16]	; (8004898 <SystemInit+0x48>)
 8004886:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800488a:	609a      	str	r2, [r3, #8]
#endif 
}
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40021000 	.word	0x40021000
 8004894:	f8ff0000 	.word	0xf8ff0000
 8004898:	e000ed00 	.word	0xe000ed00

0800489c <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 800489c:	6802      	ldr	r2, [r0, #0]
 800489e:	4b09      	ldr	r3, [pc, #36]	; (80048c4 <HAL_TIM_Base_MspInit+0x28>)
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d000      	beq.n	80048a6 <HAL_TIM_Base_MspInit+0xa>
 80048a4:	4770      	bx	lr
{
 80048a6:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80048a8:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80048ac:	69da      	ldr	r2, [r3, #28]
 80048ae:	f042 0202 	orr.w	r2, r2, #2
 80048b2:	61da      	str	r2, [r3, #28]
 80048b4:	69db      	ldr	r3, [r3, #28]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	9301      	str	r3, [sp, #4]
 80048bc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80048be:	b002      	add	sp, #8
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40000400 	.word	0x40000400

080048c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80048c8:	b510      	push	{r4, lr}
 80048ca:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048cc:	2300      	movs	r3, #0
 80048ce:	9302      	str	r3, [sp, #8]
 80048d0:	9303      	str	r3, [sp, #12]
 80048d2:	9304      	str	r3, [sp, #16]
 80048d4:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM3)
 80048d6:	6802      	ldr	r2, [r0, #0]
 80048d8:	4b15      	ldr	r3, [pc, #84]	; (8004930 <HAL_TIM_MspPostInit+0x68>)
 80048da:	429a      	cmp	r2, r3
 80048dc:	d001      	beq.n	80048e2 <HAL_TIM_MspPostInit+0x1a>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80048de:	b006      	add	sp, #24
 80048e0:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048e2:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80048e6:	699a      	ldr	r2, [r3, #24]
 80048e8:	f042 0204 	orr.w	r2, r2, #4
 80048ec:	619a      	str	r2, [r3, #24]
 80048ee:	699a      	ldr	r2, [r3, #24]
 80048f0:	f002 0204 	and.w	r2, r2, #4
 80048f4:	9200      	str	r2, [sp, #0]
 80048f6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048f8:	699a      	ldr	r2, [r3, #24]
 80048fa:	f042 0208 	orr.w	r2, r2, #8
 80048fe:	619a      	str	r2, [r3, #24]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	9301      	str	r3, [sp, #4]
 8004908:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800490a:	23c0      	movs	r3, #192	; 0xc0
 800490c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800490e:	2402      	movs	r4, #2
 8004910:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004912:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004914:	a902      	add	r1, sp, #8
 8004916:	4807      	ldr	r0, [pc, #28]	; (8004934 <HAL_TIM_MspPostInit+0x6c>)
 8004918:	f7fc f9fc 	bl	8000d14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800491c:	2301      	movs	r3, #1
 800491e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004920:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004922:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004924:	a902      	add	r1, sp, #8
 8004926:	4804      	ldr	r0, [pc, #16]	; (8004938 <HAL_TIM_MspPostInit+0x70>)
 8004928:	f7fc f9f4 	bl	8000d14 <HAL_GPIO_Init>
}
 800492c:	e7d7      	b.n	80048de <HAL_TIM_MspPostInit+0x16>
 800492e:	bf00      	nop
 8004930:	40000400 	.word	0x40000400
 8004934:	40010800 	.word	0x40010800
 8004938:	40010c00 	.word	0x40010c00

0800493c <MX_TIM3_Init>:
{
 800493c:	b500      	push	{lr}
 800493e:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004940:	2300      	movs	r3, #0
 8004942:	930a      	str	r3, [sp, #40]	; 0x28
 8004944:	930b      	str	r3, [sp, #44]	; 0x2c
 8004946:	930c      	str	r3, [sp, #48]	; 0x30
 8004948:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800494a:	9308      	str	r3, [sp, #32]
 800494c:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800494e:	9301      	str	r3, [sp, #4]
 8004950:	9302      	str	r3, [sp, #8]
 8004952:	9303      	str	r3, [sp, #12]
 8004954:	9304      	str	r3, [sp, #16]
 8004956:	9305      	str	r3, [sp, #20]
 8004958:	9306      	str	r3, [sp, #24]
 800495a:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 800495c:	482b      	ldr	r0, [pc, #172]	; (8004a0c <MX_TIM3_Init+0xd0>)
 800495e:	4a2c      	ldr	r2, [pc, #176]	; (8004a10 <MX_TIM3_Init+0xd4>)
 8004960:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 4999;
 8004962:	f241 3287 	movw	r2, #4999	; 0x1387
 8004966:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004968:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 99;
 800496a:	2263      	movs	r2, #99	; 0x63
 800496c:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800496e:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004970:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004972:	f7fd fc6b 	bl	800224c <HAL_TIM_Base_Init>
 8004976:	2800      	cmp	r0, #0
 8004978:	d132      	bne.n	80049e0 <MX_TIM3_Init+0xa4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800497a:	a90e      	add	r1, sp, #56	; 0x38
 800497c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004980:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004984:	4821      	ldr	r0, [pc, #132]	; (8004a0c <MX_TIM3_Init+0xd0>)
 8004986:	f7fd fd44 	bl	8002412 <HAL_TIM_ConfigClockSource>
 800498a:	bb60      	cbnz	r0, 80049e6 <MX_TIM3_Init+0xaa>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800498c:	481f      	ldr	r0, [pc, #124]	; (8004a0c <MX_TIM3_Init+0xd0>)
 800498e:	f7fd fc76 	bl	800227e <HAL_TIM_PWM_Init>
 8004992:	bb58      	cbnz	r0, 80049ec <MX_TIM3_Init+0xb0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004994:	2300      	movs	r3, #0
 8004996:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004998:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800499a:	a908      	add	r1, sp, #32
 800499c:	481b      	ldr	r0, [pc, #108]	; (8004a0c <MX_TIM3_Init+0xd0>)
 800499e:	f7fd fdd5 	bl	800254c <HAL_TIMEx_MasterConfigSynchronization>
 80049a2:	bb30      	cbnz	r0, 80049f2 <MX_TIM3_Init+0xb6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80049a4:	2360      	movs	r3, #96	; 0x60
 80049a6:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80049a8:	2200      	movs	r2, #0
 80049aa:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80049ac:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80049ae:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049b0:	a901      	add	r1, sp, #4
 80049b2:	4816      	ldr	r0, [pc, #88]	; (8004a0c <MX_TIM3_Init+0xd0>)
 80049b4:	f7fd fcb4 	bl	8002320 <HAL_TIM_PWM_ConfigChannel>
 80049b8:	b9f0      	cbnz	r0, 80049f8 <MX_TIM3_Init+0xbc>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80049ba:	2204      	movs	r2, #4
 80049bc:	eb0d 0102 	add.w	r1, sp, r2
 80049c0:	4812      	ldr	r0, [pc, #72]	; (8004a0c <MX_TIM3_Init+0xd0>)
 80049c2:	f7fd fcad 	bl	8002320 <HAL_TIM_PWM_ConfigChannel>
 80049c6:	b9d0      	cbnz	r0, 80049fe <MX_TIM3_Init+0xc2>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80049c8:	2208      	movs	r2, #8
 80049ca:	a901      	add	r1, sp, #4
 80049cc:	480f      	ldr	r0, [pc, #60]	; (8004a0c <MX_TIM3_Init+0xd0>)
 80049ce:	f7fd fca7 	bl	8002320 <HAL_TIM_PWM_ConfigChannel>
 80049d2:	b9b8      	cbnz	r0, 8004a04 <MX_TIM3_Init+0xc8>
  HAL_TIM_MspPostInit(&htim3);
 80049d4:	480d      	ldr	r0, [pc, #52]	; (8004a0c <MX_TIM3_Init+0xd0>)
 80049d6:	f7ff ff77 	bl	80048c8 <HAL_TIM_MspPostInit>
}
 80049da:	b00f      	add	sp, #60	; 0x3c
 80049dc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80049e0:	f7ff fe02 	bl	80045e8 <Error_Handler>
 80049e4:	e7c9      	b.n	800497a <MX_TIM3_Init+0x3e>
    Error_Handler();
 80049e6:	f7ff fdff 	bl	80045e8 <Error_Handler>
 80049ea:	e7cf      	b.n	800498c <MX_TIM3_Init+0x50>
    Error_Handler();
 80049ec:	f7ff fdfc 	bl	80045e8 <Error_Handler>
 80049f0:	e7d0      	b.n	8004994 <MX_TIM3_Init+0x58>
    Error_Handler();
 80049f2:	f7ff fdf9 	bl	80045e8 <Error_Handler>
 80049f6:	e7d5      	b.n	80049a4 <MX_TIM3_Init+0x68>
    Error_Handler();
 80049f8:	f7ff fdf6 	bl	80045e8 <Error_Handler>
 80049fc:	e7dd      	b.n	80049ba <MX_TIM3_Init+0x7e>
    Error_Handler();
 80049fe:	f7ff fdf3 	bl	80045e8 <Error_Handler>
 8004a02:	e7e1      	b.n	80049c8 <MX_TIM3_Init+0x8c>
    Error_Handler();
 8004a04:	f7ff fdf0 	bl	80045e8 <Error_Handler>
 8004a08:	e7e4      	b.n	80049d4 <MX_TIM3_Init+0x98>
 8004a0a:	bf00      	nop
 8004a0c:	20000450 	.word	0x20000450
 8004a10:	40000400 	.word	0x40000400

08004a14 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004a14:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8004a16:	480a      	ldr	r0, [pc, #40]	; (8004a40 <MX_USART1_UART_Init+0x2c>)
 8004a18:	4b0a      	ldr	r3, [pc, #40]	; (8004a44 <MX_USART1_UART_Init+0x30>)
 8004a1a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8004a1c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004a20:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a22:	2300      	movs	r3, #0
 8004a24:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004a26:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004a28:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004a2a:	220c      	movs	r2, #12
 8004a2c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a2e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a30:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a32:	f7fd fe46 	bl	80026c2 <HAL_UART_Init>
 8004a36:	b900      	cbnz	r0, 8004a3a <MX_USART1_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 8004a38:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004a3a:	f7ff fdd5 	bl	80045e8 <Error_Handler>
}
 8004a3e:	e7fb      	b.n	8004a38 <MX_USART1_UART_Init+0x24>
 8004a40:	200005b8 	.word	0x200005b8
 8004a44:	40013800 	.word	0x40013800

08004a48 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004a48:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004a4a:	480a      	ldr	r0, [pc, #40]	; (8004a74 <MX_USART2_UART_Init+0x2c>)
 8004a4c:	4b0a      	ldr	r3, [pc, #40]	; (8004a78 <MX_USART2_UART_Init+0x30>)
 8004a4e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 9600;
 8004a50:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8004a54:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004a56:	2300      	movs	r3, #0
 8004a58:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004a5a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004a5c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004a5e:	220c      	movs	r2, #12
 8004a60:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a62:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a64:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004a66:	f7fd fe2c 	bl	80026c2 <HAL_UART_Init>
 8004a6a:	b900      	cbnz	r0, 8004a6e <MX_USART2_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 8004a6c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004a6e:	f7ff fdbb 	bl	80045e8 <Error_Handler>
}
 8004a72:	e7fb      	b.n	8004a6c <MX_USART2_UART_Init+0x24>
 8004a74:	200005f8 	.word	0x200005f8
 8004a78:	40004400 	.word	0x40004400

08004a7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004a7c:	b510      	push	{r4, lr}
 8004a7e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a80:	2300      	movs	r3, #0
 8004a82:	9304      	str	r3, [sp, #16]
 8004a84:	9305      	str	r3, [sp, #20]
 8004a86:	9306      	str	r3, [sp, #24]
 8004a88:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART1)
 8004a8a:	6803      	ldr	r3, [r0, #0]
 8004a8c:	4a2c      	ldr	r2, [pc, #176]	; (8004b40 <HAL_UART_MspInit+0xc4>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d004      	beq.n	8004a9c <HAL_UART_MspInit+0x20>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8004a92:	4a2c      	ldr	r2, [pc, #176]	; (8004b44 <HAL_UART_MspInit+0xc8>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d02b      	beq.n	8004af0 <HAL_UART_MspInit+0x74>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004a98:	b008      	add	sp, #32
 8004a9a:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a9c:	4b2a      	ldr	r3, [pc, #168]	; (8004b48 <HAL_UART_MspInit+0xcc>)
 8004a9e:	699a      	ldr	r2, [r3, #24]
 8004aa0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004aa4:	619a      	str	r2, [r3, #24]
 8004aa6:	699a      	ldr	r2, [r3, #24]
 8004aa8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004aac:	9200      	str	r2, [sp, #0]
 8004aae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	f042 0204 	orr.w	r2, r2, #4
 8004ab6:	619a      	str	r2, [r3, #24]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f003 0304 	and.w	r3, r3, #4
 8004abe:	9301      	str	r3, [sp, #4]
 8004ac0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004ac2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ac6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac8:	2302      	movs	r3, #2
 8004aca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004acc:	2303      	movs	r3, #3
 8004ace:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ad0:	4c1e      	ldr	r4, [pc, #120]	; (8004b4c <HAL_UART_MspInit+0xd0>)
 8004ad2:	a904      	add	r1, sp, #16
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f7fc f91d 	bl	8000d14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ade:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ae4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ae6:	a904      	add	r1, sp, #16
 8004ae8:	4620      	mov	r0, r4
 8004aea:	f7fc f913 	bl	8000d14 <HAL_GPIO_Init>
 8004aee:	e7d3      	b.n	8004a98 <HAL_UART_MspInit+0x1c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004af0:	4b15      	ldr	r3, [pc, #84]	; (8004b48 <HAL_UART_MspInit+0xcc>)
 8004af2:	69da      	ldr	r2, [r3, #28]
 8004af4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004af8:	61da      	str	r2, [r3, #28]
 8004afa:	69da      	ldr	r2, [r3, #28]
 8004afc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004b00:	9202      	str	r2, [sp, #8]
 8004b02:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b04:	699a      	ldr	r2, [r3, #24]
 8004b06:	f042 0204 	orr.w	r2, r2, #4
 8004b0a:	619a      	str	r2, [r3, #24]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	f003 0304 	and.w	r3, r3, #4
 8004b12:	9303      	str	r3, [sp, #12]
 8004b14:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004b16:	2304      	movs	r3, #4
 8004b18:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b22:	4c0a      	ldr	r4, [pc, #40]	; (8004b4c <HAL_UART_MspInit+0xd0>)
 8004b24:	a904      	add	r1, sp, #16
 8004b26:	4620      	mov	r0, r4
 8004b28:	f7fc f8f4 	bl	8000d14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b30:	2300      	movs	r3, #0
 8004b32:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b34:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b36:	a904      	add	r1, sp, #16
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f7fc f8eb 	bl	8000d14 <HAL_GPIO_Init>
}
 8004b3e:	e7ab      	b.n	8004a98 <HAL_UART_MspInit+0x1c>
 8004b40:	40013800 	.word	0x40013800
 8004b44:	40004400 	.word	0x40004400
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	40010800 	.word	0x40010800

08004b50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004b50:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004b52:	e003      	b.n	8004b5c <LoopCopyDataInit>

08004b54 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004b54:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004b56:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004b58:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004b5a:	3104      	adds	r1, #4

08004b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004b5c:	480a      	ldr	r0, [pc, #40]	; (8004b88 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004b5e:	4b0b      	ldr	r3, [pc, #44]	; (8004b8c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004b60:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004b62:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004b64:	d3f6      	bcc.n	8004b54 <CopyDataInit>
  ldr r2, =_sbss
 8004b66:	4a0a      	ldr	r2, [pc, #40]	; (8004b90 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004b68:	e002      	b.n	8004b70 <LoopFillZerobss>

08004b6a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004b6a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004b6c:	f842 3b04 	str.w	r3, [r2], #4

08004b70 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004b70:	4b08      	ldr	r3, [pc, #32]	; (8004b94 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004b72:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004b74:	d3f9      	bcc.n	8004b6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b76:	f7ff fe6b 	bl	8004850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b7a:	f000 f815 	bl	8004ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b7e:	f7ff fd67 	bl	8004650 <main>
  bx lr
 8004b82:	4770      	bx	lr
  ldr r3, =_sidata
 8004b84:	0800afe8 	.word	0x0800afe8
  ldr r0, =_sdata
 8004b88:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004b8c:	20000218 	.word	0x20000218
  ldr r2, =_sbss
 8004b90:	20000218 	.word	0x20000218
  ldr r3, = _ebss
 8004b94:	2000063c 	.word	0x2000063c

08004b98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b98:	e7fe      	b.n	8004b98 <ADC1_2_IRQHandler>
	...

08004b9c <__errno>:
 8004b9c:	4b01      	ldr	r3, [pc, #4]	; (8004ba4 <__errno+0x8>)
 8004b9e:	6818      	ldr	r0, [r3, #0]
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20000048 	.word	0x20000048

08004ba8 <__libc_init_array>:
 8004ba8:	b570      	push	{r4, r5, r6, lr}
 8004baa:	2500      	movs	r5, #0
 8004bac:	4e0c      	ldr	r6, [pc, #48]	; (8004be0 <__libc_init_array+0x38>)
 8004bae:	4c0d      	ldr	r4, [pc, #52]	; (8004be4 <__libc_init_array+0x3c>)
 8004bb0:	1ba4      	subs	r4, r4, r6
 8004bb2:	10a4      	asrs	r4, r4, #2
 8004bb4:	42a5      	cmp	r5, r4
 8004bb6:	d109      	bne.n	8004bcc <__libc_init_array+0x24>
 8004bb8:	f002 f91a 	bl	8006df0 <_init>
 8004bbc:	2500      	movs	r5, #0
 8004bbe:	4e0a      	ldr	r6, [pc, #40]	; (8004be8 <__libc_init_array+0x40>)
 8004bc0:	4c0a      	ldr	r4, [pc, #40]	; (8004bec <__libc_init_array+0x44>)
 8004bc2:	1ba4      	subs	r4, r4, r6
 8004bc4:	10a4      	asrs	r4, r4, #2
 8004bc6:	42a5      	cmp	r5, r4
 8004bc8:	d105      	bne.n	8004bd6 <__libc_init_array+0x2e>
 8004bca:	bd70      	pop	{r4, r5, r6, pc}
 8004bcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bd0:	4798      	blx	r3
 8004bd2:	3501      	adds	r5, #1
 8004bd4:	e7ee      	b.n	8004bb4 <__libc_init_array+0xc>
 8004bd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bda:	4798      	blx	r3
 8004bdc:	3501      	adds	r5, #1
 8004bde:	e7f2      	b.n	8004bc6 <__libc_init_array+0x1e>
 8004be0:	0800afe0 	.word	0x0800afe0
 8004be4:	0800afe0 	.word	0x0800afe0
 8004be8:	0800afe0 	.word	0x0800afe0
 8004bec:	0800afe4 	.word	0x0800afe4

08004bf0 <memset>:
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	4402      	add	r2, r0
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d100      	bne.n	8004bfa <memset+0xa>
 8004bf8:	4770      	bx	lr
 8004bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8004bfe:	e7f9      	b.n	8004bf4 <memset+0x4>

08004c00 <__cvt>:
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c06:	461e      	mov	r6, r3
 8004c08:	bfbb      	ittet	lt
 8004c0a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004c0e:	461e      	movlt	r6, r3
 8004c10:	2300      	movge	r3, #0
 8004c12:	232d      	movlt	r3, #45	; 0x2d
 8004c14:	b088      	sub	sp, #32
 8004c16:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004c18:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004c1c:	f027 0720 	bic.w	r7, r7, #32
 8004c20:	2f46      	cmp	r7, #70	; 0x46
 8004c22:	4614      	mov	r4, r2
 8004c24:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004c26:	700b      	strb	r3, [r1, #0]
 8004c28:	d004      	beq.n	8004c34 <__cvt+0x34>
 8004c2a:	2f45      	cmp	r7, #69	; 0x45
 8004c2c:	d100      	bne.n	8004c30 <__cvt+0x30>
 8004c2e:	3501      	adds	r5, #1
 8004c30:	2302      	movs	r3, #2
 8004c32:	e000      	b.n	8004c36 <__cvt+0x36>
 8004c34:	2303      	movs	r3, #3
 8004c36:	aa07      	add	r2, sp, #28
 8004c38:	9204      	str	r2, [sp, #16]
 8004c3a:	aa06      	add	r2, sp, #24
 8004c3c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c40:	e9cd 3500 	strd	r3, r5, [sp]
 8004c44:	4622      	mov	r2, r4
 8004c46:	4633      	mov	r3, r6
 8004c48:	f000 fd0e 	bl	8005668 <_dtoa_r>
 8004c4c:	2f47      	cmp	r7, #71	; 0x47
 8004c4e:	4680      	mov	r8, r0
 8004c50:	d102      	bne.n	8004c58 <__cvt+0x58>
 8004c52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c54:	07db      	lsls	r3, r3, #31
 8004c56:	d526      	bpl.n	8004ca6 <__cvt+0xa6>
 8004c58:	2f46      	cmp	r7, #70	; 0x46
 8004c5a:	eb08 0905 	add.w	r9, r8, r5
 8004c5e:	d111      	bne.n	8004c84 <__cvt+0x84>
 8004c60:	f898 3000 	ldrb.w	r3, [r8]
 8004c64:	2b30      	cmp	r3, #48	; 0x30
 8004c66:	d10a      	bne.n	8004c7e <__cvt+0x7e>
 8004c68:	2200      	movs	r2, #0
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	4631      	mov	r1, r6
 8004c70:	f7fb ff06 	bl	8000a80 <__aeabi_dcmpeq>
 8004c74:	b918      	cbnz	r0, 8004c7e <__cvt+0x7e>
 8004c76:	f1c5 0501 	rsb	r5, r5, #1
 8004c7a:	f8ca 5000 	str.w	r5, [sl]
 8004c7e:	f8da 3000 	ldr.w	r3, [sl]
 8004c82:	4499      	add	r9, r3
 8004c84:	2200      	movs	r2, #0
 8004c86:	2300      	movs	r3, #0
 8004c88:	4620      	mov	r0, r4
 8004c8a:	4631      	mov	r1, r6
 8004c8c:	f7fb fef8 	bl	8000a80 <__aeabi_dcmpeq>
 8004c90:	b938      	cbnz	r0, 8004ca2 <__cvt+0xa2>
 8004c92:	2230      	movs	r2, #48	; 0x30
 8004c94:	9b07      	ldr	r3, [sp, #28]
 8004c96:	454b      	cmp	r3, r9
 8004c98:	d205      	bcs.n	8004ca6 <__cvt+0xa6>
 8004c9a:	1c59      	adds	r1, r3, #1
 8004c9c:	9107      	str	r1, [sp, #28]
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	e7f8      	b.n	8004c94 <__cvt+0x94>
 8004ca2:	f8cd 901c 	str.w	r9, [sp, #28]
 8004ca6:	4640      	mov	r0, r8
 8004ca8:	9b07      	ldr	r3, [sp, #28]
 8004caa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004cac:	eba3 0308 	sub.w	r3, r3, r8
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	b008      	add	sp, #32
 8004cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004cb8 <__exponent>:
 8004cb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cba:	2900      	cmp	r1, #0
 8004cbc:	bfb4      	ite	lt
 8004cbe:	232d      	movlt	r3, #45	; 0x2d
 8004cc0:	232b      	movge	r3, #43	; 0x2b
 8004cc2:	4604      	mov	r4, r0
 8004cc4:	bfb8      	it	lt
 8004cc6:	4249      	neglt	r1, r1
 8004cc8:	2909      	cmp	r1, #9
 8004cca:	f804 2b02 	strb.w	r2, [r4], #2
 8004cce:	7043      	strb	r3, [r0, #1]
 8004cd0:	dd21      	ble.n	8004d16 <__exponent+0x5e>
 8004cd2:	f10d 0307 	add.w	r3, sp, #7
 8004cd6:	461f      	mov	r7, r3
 8004cd8:	260a      	movs	r6, #10
 8004cda:	fb91 f5f6 	sdiv	r5, r1, r6
 8004cde:	fb06 1115 	mls	r1, r6, r5, r1
 8004ce2:	2d09      	cmp	r5, #9
 8004ce4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004ce8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004cec:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	dc09      	bgt.n	8004d08 <__exponent+0x50>
 8004cf4:	3130      	adds	r1, #48	; 0x30
 8004cf6:	3b02      	subs	r3, #2
 8004cf8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004cfc:	42bb      	cmp	r3, r7
 8004cfe:	4622      	mov	r2, r4
 8004d00:	d304      	bcc.n	8004d0c <__exponent+0x54>
 8004d02:	1a10      	subs	r0, r2, r0
 8004d04:	b003      	add	sp, #12
 8004d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d08:	4613      	mov	r3, r2
 8004d0a:	e7e6      	b.n	8004cda <__exponent+0x22>
 8004d0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d10:	f804 2b01 	strb.w	r2, [r4], #1
 8004d14:	e7f2      	b.n	8004cfc <__exponent+0x44>
 8004d16:	2330      	movs	r3, #48	; 0x30
 8004d18:	4419      	add	r1, r3
 8004d1a:	7083      	strb	r3, [r0, #2]
 8004d1c:	1d02      	adds	r2, r0, #4
 8004d1e:	70c1      	strb	r1, [r0, #3]
 8004d20:	e7ef      	b.n	8004d02 <__exponent+0x4a>
	...

08004d24 <_printf_float>:
 8004d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d28:	b091      	sub	sp, #68	; 0x44
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004d2e:	4693      	mov	fp, r2
 8004d30:	461e      	mov	r6, r3
 8004d32:	4605      	mov	r5, r0
 8004d34:	f001 fa4c 	bl	80061d0 <_localeconv_r>
 8004d38:	6803      	ldr	r3, [r0, #0]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8004d3e:	f7fb fa73 	bl	8000228 <strlen>
 8004d42:	2300      	movs	r3, #0
 8004d44:	930e      	str	r3, [sp, #56]	; 0x38
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	900a      	str	r0, [sp, #40]	; 0x28
 8004d4a:	3307      	adds	r3, #7
 8004d4c:	f023 0307 	bic.w	r3, r3, #7
 8004d50:	f103 0208 	add.w	r2, r3, #8
 8004d54:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004d58:	f8d4 a000 	ldr.w	sl, [r4]
 8004d5c:	603a      	str	r2, [r7, #0]
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d66:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004d6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d74:	4ba6      	ldr	r3, [pc, #664]	; (8005010 <_printf_float+0x2ec>)
 8004d76:	4638      	mov	r0, r7
 8004d78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d7a:	f7fb feb3 	bl	8000ae4 <__aeabi_dcmpun>
 8004d7e:	bb68      	cbnz	r0, 8004ddc <_printf_float+0xb8>
 8004d80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d84:	4ba2      	ldr	r3, [pc, #648]	; (8005010 <_printf_float+0x2ec>)
 8004d86:	4638      	mov	r0, r7
 8004d88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d8a:	f7fb fe8d 	bl	8000aa8 <__aeabi_dcmple>
 8004d8e:	bb28      	cbnz	r0, 8004ddc <_printf_float+0xb8>
 8004d90:	2200      	movs	r2, #0
 8004d92:	2300      	movs	r3, #0
 8004d94:	4638      	mov	r0, r7
 8004d96:	4649      	mov	r1, r9
 8004d98:	f7fb fe7c 	bl	8000a94 <__aeabi_dcmplt>
 8004d9c:	b110      	cbz	r0, 8004da4 <_printf_float+0x80>
 8004d9e:	232d      	movs	r3, #45	; 0x2d
 8004da0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004da4:	4f9b      	ldr	r7, [pc, #620]	; (8005014 <_printf_float+0x2f0>)
 8004da6:	4b9c      	ldr	r3, [pc, #624]	; (8005018 <_printf_float+0x2f4>)
 8004da8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004dac:	bf98      	it	ls
 8004dae:	461f      	movls	r7, r3
 8004db0:	2303      	movs	r3, #3
 8004db2:	f04f 0900 	mov.w	r9, #0
 8004db6:	6123      	str	r3, [r4, #16]
 8004db8:	f02a 0304 	bic.w	r3, sl, #4
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	9600      	str	r6, [sp, #0]
 8004dc0:	465b      	mov	r3, fp
 8004dc2:	aa0f      	add	r2, sp, #60	; 0x3c
 8004dc4:	4621      	mov	r1, r4
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	f000 f9e2 	bl	8005190 <_printf_common>
 8004dcc:	3001      	adds	r0, #1
 8004dce:	f040 8090 	bne.w	8004ef2 <_printf_float+0x1ce>
 8004dd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dd6:	b011      	add	sp, #68	; 0x44
 8004dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ddc:	463a      	mov	r2, r7
 8004dde:	464b      	mov	r3, r9
 8004de0:	4638      	mov	r0, r7
 8004de2:	4649      	mov	r1, r9
 8004de4:	f7fb fe7e 	bl	8000ae4 <__aeabi_dcmpun>
 8004de8:	b110      	cbz	r0, 8004df0 <_printf_float+0xcc>
 8004dea:	4f8c      	ldr	r7, [pc, #560]	; (800501c <_printf_float+0x2f8>)
 8004dec:	4b8c      	ldr	r3, [pc, #560]	; (8005020 <_printf_float+0x2fc>)
 8004dee:	e7db      	b.n	8004da8 <_printf_float+0x84>
 8004df0:	6863      	ldr	r3, [r4, #4]
 8004df2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004df6:	1c59      	adds	r1, r3, #1
 8004df8:	a80d      	add	r0, sp, #52	; 0x34
 8004dfa:	a90e      	add	r1, sp, #56	; 0x38
 8004dfc:	d140      	bne.n	8004e80 <_printf_float+0x15c>
 8004dfe:	2306      	movs	r3, #6
 8004e00:	6063      	str	r3, [r4, #4]
 8004e02:	f04f 0c00 	mov.w	ip, #0
 8004e06:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004e0a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004e0e:	6863      	ldr	r3, [r4, #4]
 8004e10:	6022      	str	r2, [r4, #0]
 8004e12:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	463a      	mov	r2, r7
 8004e1a:	464b      	mov	r3, r9
 8004e1c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004e20:	4628      	mov	r0, r5
 8004e22:	f7ff feed 	bl	8004c00 <__cvt>
 8004e26:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004e2a:	2b47      	cmp	r3, #71	; 0x47
 8004e2c:	4607      	mov	r7, r0
 8004e2e:	d109      	bne.n	8004e44 <_printf_float+0x120>
 8004e30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e32:	1cd8      	adds	r0, r3, #3
 8004e34:	db02      	blt.n	8004e3c <_printf_float+0x118>
 8004e36:	6862      	ldr	r2, [r4, #4]
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	dd47      	ble.n	8004ecc <_printf_float+0x1a8>
 8004e3c:	f1a8 0802 	sub.w	r8, r8, #2
 8004e40:	fa5f f888 	uxtb.w	r8, r8
 8004e44:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004e48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004e4a:	d824      	bhi.n	8004e96 <_printf_float+0x172>
 8004e4c:	3901      	subs	r1, #1
 8004e4e:	4642      	mov	r2, r8
 8004e50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e54:	910d      	str	r1, [sp, #52]	; 0x34
 8004e56:	f7ff ff2f 	bl	8004cb8 <__exponent>
 8004e5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e5c:	4681      	mov	r9, r0
 8004e5e:	1813      	adds	r3, r2, r0
 8004e60:	2a01      	cmp	r2, #1
 8004e62:	6123      	str	r3, [r4, #16]
 8004e64:	dc02      	bgt.n	8004e6c <_printf_float+0x148>
 8004e66:	6822      	ldr	r2, [r4, #0]
 8004e68:	07d1      	lsls	r1, r2, #31
 8004e6a:	d501      	bpl.n	8004e70 <_printf_float+0x14c>
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	6123      	str	r3, [r4, #16]
 8004e70:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d0a2      	beq.n	8004dbe <_printf_float+0x9a>
 8004e78:	232d      	movs	r3, #45	; 0x2d
 8004e7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e7e:	e79e      	b.n	8004dbe <_printf_float+0x9a>
 8004e80:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004e84:	f000 816e 	beq.w	8005164 <_printf_float+0x440>
 8004e88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e8c:	d1b9      	bne.n	8004e02 <_printf_float+0xde>
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1b7      	bne.n	8004e02 <_printf_float+0xde>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e7b4      	b.n	8004e00 <_printf_float+0xdc>
 8004e96:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004e9a:	d119      	bne.n	8004ed0 <_printf_float+0x1ac>
 8004e9c:	2900      	cmp	r1, #0
 8004e9e:	6863      	ldr	r3, [r4, #4]
 8004ea0:	dd0c      	ble.n	8004ebc <_printf_float+0x198>
 8004ea2:	6121      	str	r1, [r4, #16]
 8004ea4:	b913      	cbnz	r3, 8004eac <_printf_float+0x188>
 8004ea6:	6822      	ldr	r2, [r4, #0]
 8004ea8:	07d2      	lsls	r2, r2, #31
 8004eaa:	d502      	bpl.n	8004eb2 <_printf_float+0x18e>
 8004eac:	3301      	adds	r3, #1
 8004eae:	440b      	add	r3, r1
 8004eb0:	6123      	str	r3, [r4, #16]
 8004eb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004eb4:	f04f 0900 	mov.w	r9, #0
 8004eb8:	65a3      	str	r3, [r4, #88]	; 0x58
 8004eba:	e7d9      	b.n	8004e70 <_printf_float+0x14c>
 8004ebc:	b913      	cbnz	r3, 8004ec4 <_printf_float+0x1a0>
 8004ebe:	6822      	ldr	r2, [r4, #0]
 8004ec0:	07d0      	lsls	r0, r2, #31
 8004ec2:	d501      	bpl.n	8004ec8 <_printf_float+0x1a4>
 8004ec4:	3302      	adds	r3, #2
 8004ec6:	e7f3      	b.n	8004eb0 <_printf_float+0x18c>
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e7f1      	b.n	8004eb0 <_printf_float+0x18c>
 8004ecc:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004ed0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	db05      	blt.n	8004ee4 <_printf_float+0x1c0>
 8004ed8:	6822      	ldr	r2, [r4, #0]
 8004eda:	6123      	str	r3, [r4, #16]
 8004edc:	07d1      	lsls	r1, r2, #31
 8004ede:	d5e8      	bpl.n	8004eb2 <_printf_float+0x18e>
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	e7e5      	b.n	8004eb0 <_printf_float+0x18c>
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	bfcc      	ite	gt
 8004ee8:	2301      	movgt	r3, #1
 8004eea:	f1c3 0302 	rsble	r3, r3, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	e7de      	b.n	8004eb0 <_printf_float+0x18c>
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	055a      	lsls	r2, r3, #21
 8004ef6:	d407      	bmi.n	8004f08 <_printf_float+0x1e4>
 8004ef8:	6923      	ldr	r3, [r4, #16]
 8004efa:	463a      	mov	r2, r7
 8004efc:	4659      	mov	r1, fp
 8004efe:	4628      	mov	r0, r5
 8004f00:	47b0      	blx	r6
 8004f02:	3001      	adds	r0, #1
 8004f04:	d129      	bne.n	8004f5a <_printf_float+0x236>
 8004f06:	e764      	b.n	8004dd2 <_printf_float+0xae>
 8004f08:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004f0c:	f240 80d7 	bls.w	80050be <_printf_float+0x39a>
 8004f10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f14:	2200      	movs	r2, #0
 8004f16:	2300      	movs	r3, #0
 8004f18:	f7fb fdb2 	bl	8000a80 <__aeabi_dcmpeq>
 8004f1c:	b388      	cbz	r0, 8004f82 <_printf_float+0x25e>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	4a40      	ldr	r2, [pc, #256]	; (8005024 <_printf_float+0x300>)
 8004f22:	4659      	mov	r1, fp
 8004f24:	4628      	mov	r0, r5
 8004f26:	47b0      	blx	r6
 8004f28:	3001      	adds	r0, #1
 8004f2a:	f43f af52 	beq.w	8004dd2 <_printf_float+0xae>
 8004f2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004f32:	429a      	cmp	r2, r3
 8004f34:	db02      	blt.n	8004f3c <_printf_float+0x218>
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	07d8      	lsls	r0, r3, #31
 8004f3a:	d50e      	bpl.n	8004f5a <_printf_float+0x236>
 8004f3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f40:	4659      	mov	r1, fp
 8004f42:	4628      	mov	r0, r5
 8004f44:	47b0      	blx	r6
 8004f46:	3001      	adds	r0, #1
 8004f48:	f43f af43 	beq.w	8004dd2 <_printf_float+0xae>
 8004f4c:	2700      	movs	r7, #0
 8004f4e:	f104 081a 	add.w	r8, r4, #26
 8004f52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f54:	3b01      	subs	r3, #1
 8004f56:	42bb      	cmp	r3, r7
 8004f58:	dc09      	bgt.n	8004f6e <_printf_float+0x24a>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	079f      	lsls	r7, r3, #30
 8004f5e:	f100 80fd 	bmi.w	800515c <_printf_float+0x438>
 8004f62:	68e0      	ldr	r0, [r4, #12]
 8004f64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f66:	4298      	cmp	r0, r3
 8004f68:	bfb8      	it	lt
 8004f6a:	4618      	movlt	r0, r3
 8004f6c:	e733      	b.n	8004dd6 <_printf_float+0xb2>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4642      	mov	r2, r8
 8004f72:	4659      	mov	r1, fp
 8004f74:	4628      	mov	r0, r5
 8004f76:	47b0      	blx	r6
 8004f78:	3001      	adds	r0, #1
 8004f7a:	f43f af2a 	beq.w	8004dd2 <_printf_float+0xae>
 8004f7e:	3701      	adds	r7, #1
 8004f80:	e7e7      	b.n	8004f52 <_printf_float+0x22e>
 8004f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	dc2b      	bgt.n	8004fe0 <_printf_float+0x2bc>
 8004f88:	2301      	movs	r3, #1
 8004f8a:	4a26      	ldr	r2, [pc, #152]	; (8005024 <_printf_float+0x300>)
 8004f8c:	4659      	mov	r1, fp
 8004f8e:	4628      	mov	r0, r5
 8004f90:	47b0      	blx	r6
 8004f92:	3001      	adds	r0, #1
 8004f94:	f43f af1d 	beq.w	8004dd2 <_printf_float+0xae>
 8004f98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f9a:	b923      	cbnz	r3, 8004fa6 <_printf_float+0x282>
 8004f9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f9e:	b913      	cbnz	r3, 8004fa6 <_printf_float+0x282>
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	07d9      	lsls	r1, r3, #31
 8004fa4:	d5d9      	bpl.n	8004f5a <_printf_float+0x236>
 8004fa6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004faa:	4659      	mov	r1, fp
 8004fac:	4628      	mov	r0, r5
 8004fae:	47b0      	blx	r6
 8004fb0:	3001      	adds	r0, #1
 8004fb2:	f43f af0e 	beq.w	8004dd2 <_printf_float+0xae>
 8004fb6:	f04f 0800 	mov.w	r8, #0
 8004fba:	f104 091a 	add.w	r9, r4, #26
 8004fbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fc0:	425b      	negs	r3, r3
 8004fc2:	4543      	cmp	r3, r8
 8004fc4:	dc01      	bgt.n	8004fca <_printf_float+0x2a6>
 8004fc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fc8:	e797      	b.n	8004efa <_printf_float+0x1d6>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	464a      	mov	r2, r9
 8004fce:	4659      	mov	r1, fp
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	47b0      	blx	r6
 8004fd4:	3001      	adds	r0, #1
 8004fd6:	f43f aefc 	beq.w	8004dd2 <_printf_float+0xae>
 8004fda:	f108 0801 	add.w	r8, r8, #1
 8004fde:	e7ee      	b.n	8004fbe <_printf_float+0x29a>
 8004fe0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fe2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	bfa8      	it	ge
 8004fe8:	461a      	movge	r2, r3
 8004fea:	2a00      	cmp	r2, #0
 8004fec:	4690      	mov	r8, r2
 8004fee:	dd07      	ble.n	8005000 <_printf_float+0x2dc>
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	4659      	mov	r1, fp
 8004ff4:	463a      	mov	r2, r7
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	47b0      	blx	r6
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f43f aee9 	beq.w	8004dd2 <_printf_float+0xae>
 8005000:	f104 031a 	add.w	r3, r4, #26
 8005004:	f04f 0a00 	mov.w	sl, #0
 8005008:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800500c:	930b      	str	r3, [sp, #44]	; 0x2c
 800500e:	e015      	b.n	800503c <_printf_float+0x318>
 8005010:	7fefffff 	.word	0x7fefffff
 8005014:	0800ad84 	.word	0x0800ad84
 8005018:	0800ad80 	.word	0x0800ad80
 800501c:	0800ad8c 	.word	0x0800ad8c
 8005020:	0800ad88 	.word	0x0800ad88
 8005024:	0800ad90 	.word	0x0800ad90
 8005028:	2301      	movs	r3, #1
 800502a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800502c:	4659      	mov	r1, fp
 800502e:	4628      	mov	r0, r5
 8005030:	47b0      	blx	r6
 8005032:	3001      	adds	r0, #1
 8005034:	f43f aecd 	beq.w	8004dd2 <_printf_float+0xae>
 8005038:	f10a 0a01 	add.w	sl, sl, #1
 800503c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8005040:	eba9 0308 	sub.w	r3, r9, r8
 8005044:	4553      	cmp	r3, sl
 8005046:	dcef      	bgt.n	8005028 <_printf_float+0x304>
 8005048:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800504c:	429a      	cmp	r2, r3
 800504e:	444f      	add	r7, r9
 8005050:	db14      	blt.n	800507c <_printf_float+0x358>
 8005052:	6823      	ldr	r3, [r4, #0]
 8005054:	07da      	lsls	r2, r3, #31
 8005056:	d411      	bmi.n	800507c <_printf_float+0x358>
 8005058:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800505a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800505c:	eba3 0209 	sub.w	r2, r3, r9
 8005060:	eba3 0901 	sub.w	r9, r3, r1
 8005064:	4591      	cmp	r9, r2
 8005066:	bfa8      	it	ge
 8005068:	4691      	movge	r9, r2
 800506a:	f1b9 0f00 	cmp.w	r9, #0
 800506e:	dc0d      	bgt.n	800508c <_printf_float+0x368>
 8005070:	2700      	movs	r7, #0
 8005072:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005076:	f104 081a 	add.w	r8, r4, #26
 800507a:	e018      	b.n	80050ae <_printf_float+0x38a>
 800507c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005080:	4659      	mov	r1, fp
 8005082:	4628      	mov	r0, r5
 8005084:	47b0      	blx	r6
 8005086:	3001      	adds	r0, #1
 8005088:	d1e6      	bne.n	8005058 <_printf_float+0x334>
 800508a:	e6a2      	b.n	8004dd2 <_printf_float+0xae>
 800508c:	464b      	mov	r3, r9
 800508e:	463a      	mov	r2, r7
 8005090:	4659      	mov	r1, fp
 8005092:	4628      	mov	r0, r5
 8005094:	47b0      	blx	r6
 8005096:	3001      	adds	r0, #1
 8005098:	d1ea      	bne.n	8005070 <_printf_float+0x34c>
 800509a:	e69a      	b.n	8004dd2 <_printf_float+0xae>
 800509c:	2301      	movs	r3, #1
 800509e:	4642      	mov	r2, r8
 80050a0:	4659      	mov	r1, fp
 80050a2:	4628      	mov	r0, r5
 80050a4:	47b0      	blx	r6
 80050a6:	3001      	adds	r0, #1
 80050a8:	f43f ae93 	beq.w	8004dd2 <_printf_float+0xae>
 80050ac:	3701      	adds	r7, #1
 80050ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80050b2:	1a9b      	subs	r3, r3, r2
 80050b4:	eba3 0309 	sub.w	r3, r3, r9
 80050b8:	42bb      	cmp	r3, r7
 80050ba:	dcef      	bgt.n	800509c <_printf_float+0x378>
 80050bc:	e74d      	b.n	8004f5a <_printf_float+0x236>
 80050be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80050c0:	2a01      	cmp	r2, #1
 80050c2:	dc01      	bgt.n	80050c8 <_printf_float+0x3a4>
 80050c4:	07db      	lsls	r3, r3, #31
 80050c6:	d538      	bpl.n	800513a <_printf_float+0x416>
 80050c8:	2301      	movs	r3, #1
 80050ca:	463a      	mov	r2, r7
 80050cc:	4659      	mov	r1, fp
 80050ce:	4628      	mov	r0, r5
 80050d0:	47b0      	blx	r6
 80050d2:	3001      	adds	r0, #1
 80050d4:	f43f ae7d 	beq.w	8004dd2 <_printf_float+0xae>
 80050d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050dc:	4659      	mov	r1, fp
 80050de:	4628      	mov	r0, r5
 80050e0:	47b0      	blx	r6
 80050e2:	3001      	adds	r0, #1
 80050e4:	f107 0701 	add.w	r7, r7, #1
 80050e8:	f43f ae73 	beq.w	8004dd2 <_printf_float+0xae>
 80050ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050f2:	2200      	movs	r2, #0
 80050f4:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80050f8:	2300      	movs	r3, #0
 80050fa:	f7fb fcc1 	bl	8000a80 <__aeabi_dcmpeq>
 80050fe:	b9c0      	cbnz	r0, 8005132 <_printf_float+0x40e>
 8005100:	4643      	mov	r3, r8
 8005102:	463a      	mov	r2, r7
 8005104:	4659      	mov	r1, fp
 8005106:	4628      	mov	r0, r5
 8005108:	47b0      	blx	r6
 800510a:	3001      	adds	r0, #1
 800510c:	d10d      	bne.n	800512a <_printf_float+0x406>
 800510e:	e660      	b.n	8004dd2 <_printf_float+0xae>
 8005110:	2301      	movs	r3, #1
 8005112:	4642      	mov	r2, r8
 8005114:	4659      	mov	r1, fp
 8005116:	4628      	mov	r0, r5
 8005118:	47b0      	blx	r6
 800511a:	3001      	adds	r0, #1
 800511c:	f43f ae59 	beq.w	8004dd2 <_printf_float+0xae>
 8005120:	3701      	adds	r7, #1
 8005122:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005124:	3b01      	subs	r3, #1
 8005126:	42bb      	cmp	r3, r7
 8005128:	dcf2      	bgt.n	8005110 <_printf_float+0x3ec>
 800512a:	464b      	mov	r3, r9
 800512c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005130:	e6e4      	b.n	8004efc <_printf_float+0x1d8>
 8005132:	2700      	movs	r7, #0
 8005134:	f104 081a 	add.w	r8, r4, #26
 8005138:	e7f3      	b.n	8005122 <_printf_float+0x3fe>
 800513a:	2301      	movs	r3, #1
 800513c:	e7e1      	b.n	8005102 <_printf_float+0x3de>
 800513e:	2301      	movs	r3, #1
 8005140:	4642      	mov	r2, r8
 8005142:	4659      	mov	r1, fp
 8005144:	4628      	mov	r0, r5
 8005146:	47b0      	blx	r6
 8005148:	3001      	adds	r0, #1
 800514a:	f43f ae42 	beq.w	8004dd2 <_printf_float+0xae>
 800514e:	3701      	adds	r7, #1
 8005150:	68e3      	ldr	r3, [r4, #12]
 8005152:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005154:	1a9b      	subs	r3, r3, r2
 8005156:	42bb      	cmp	r3, r7
 8005158:	dcf1      	bgt.n	800513e <_printf_float+0x41a>
 800515a:	e702      	b.n	8004f62 <_printf_float+0x23e>
 800515c:	2700      	movs	r7, #0
 800515e:	f104 0819 	add.w	r8, r4, #25
 8005162:	e7f5      	b.n	8005150 <_printf_float+0x42c>
 8005164:	2b00      	cmp	r3, #0
 8005166:	f43f ae94 	beq.w	8004e92 <_printf_float+0x16e>
 800516a:	f04f 0c00 	mov.w	ip, #0
 800516e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8005172:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8005176:	6022      	str	r2, [r4, #0]
 8005178:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800517c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8005180:	9300      	str	r3, [sp, #0]
 8005182:	463a      	mov	r2, r7
 8005184:	464b      	mov	r3, r9
 8005186:	4628      	mov	r0, r5
 8005188:	f7ff fd3a 	bl	8004c00 <__cvt>
 800518c:	4607      	mov	r7, r0
 800518e:	e64f      	b.n	8004e30 <_printf_float+0x10c>

08005190 <_printf_common>:
 8005190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005194:	4691      	mov	r9, r2
 8005196:	461f      	mov	r7, r3
 8005198:	688a      	ldr	r2, [r1, #8]
 800519a:	690b      	ldr	r3, [r1, #16]
 800519c:	4606      	mov	r6, r0
 800519e:	4293      	cmp	r3, r2
 80051a0:	bfb8      	it	lt
 80051a2:	4613      	movlt	r3, r2
 80051a4:	f8c9 3000 	str.w	r3, [r9]
 80051a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051ac:	460c      	mov	r4, r1
 80051ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051b2:	b112      	cbz	r2, 80051ba <_printf_common+0x2a>
 80051b4:	3301      	adds	r3, #1
 80051b6:	f8c9 3000 	str.w	r3, [r9]
 80051ba:	6823      	ldr	r3, [r4, #0]
 80051bc:	0699      	lsls	r1, r3, #26
 80051be:	bf42      	ittt	mi
 80051c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80051c4:	3302      	addmi	r3, #2
 80051c6:	f8c9 3000 	strmi.w	r3, [r9]
 80051ca:	6825      	ldr	r5, [r4, #0]
 80051cc:	f015 0506 	ands.w	r5, r5, #6
 80051d0:	d107      	bne.n	80051e2 <_printf_common+0x52>
 80051d2:	f104 0a19 	add.w	sl, r4, #25
 80051d6:	68e3      	ldr	r3, [r4, #12]
 80051d8:	f8d9 2000 	ldr.w	r2, [r9]
 80051dc:	1a9b      	subs	r3, r3, r2
 80051de:	42ab      	cmp	r3, r5
 80051e0:	dc29      	bgt.n	8005236 <_printf_common+0xa6>
 80051e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80051e6:	6822      	ldr	r2, [r4, #0]
 80051e8:	3300      	adds	r3, #0
 80051ea:	bf18      	it	ne
 80051ec:	2301      	movne	r3, #1
 80051ee:	0692      	lsls	r2, r2, #26
 80051f0:	d42e      	bmi.n	8005250 <_printf_common+0xc0>
 80051f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051f6:	4639      	mov	r1, r7
 80051f8:	4630      	mov	r0, r6
 80051fa:	47c0      	blx	r8
 80051fc:	3001      	adds	r0, #1
 80051fe:	d021      	beq.n	8005244 <_printf_common+0xb4>
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	68e5      	ldr	r5, [r4, #12]
 8005204:	f003 0306 	and.w	r3, r3, #6
 8005208:	2b04      	cmp	r3, #4
 800520a:	bf18      	it	ne
 800520c:	2500      	movne	r5, #0
 800520e:	f8d9 2000 	ldr.w	r2, [r9]
 8005212:	f04f 0900 	mov.w	r9, #0
 8005216:	bf08      	it	eq
 8005218:	1aad      	subeq	r5, r5, r2
 800521a:	68a3      	ldr	r3, [r4, #8]
 800521c:	6922      	ldr	r2, [r4, #16]
 800521e:	bf08      	it	eq
 8005220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005224:	4293      	cmp	r3, r2
 8005226:	bfc4      	itt	gt
 8005228:	1a9b      	subgt	r3, r3, r2
 800522a:	18ed      	addgt	r5, r5, r3
 800522c:	341a      	adds	r4, #26
 800522e:	454d      	cmp	r5, r9
 8005230:	d11a      	bne.n	8005268 <_printf_common+0xd8>
 8005232:	2000      	movs	r0, #0
 8005234:	e008      	b.n	8005248 <_printf_common+0xb8>
 8005236:	2301      	movs	r3, #1
 8005238:	4652      	mov	r2, sl
 800523a:	4639      	mov	r1, r7
 800523c:	4630      	mov	r0, r6
 800523e:	47c0      	blx	r8
 8005240:	3001      	adds	r0, #1
 8005242:	d103      	bne.n	800524c <_printf_common+0xbc>
 8005244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800524c:	3501      	adds	r5, #1
 800524e:	e7c2      	b.n	80051d6 <_printf_common+0x46>
 8005250:	2030      	movs	r0, #48	; 0x30
 8005252:	18e1      	adds	r1, r4, r3
 8005254:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800525e:	4422      	add	r2, r4
 8005260:	3302      	adds	r3, #2
 8005262:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005266:	e7c4      	b.n	80051f2 <_printf_common+0x62>
 8005268:	2301      	movs	r3, #1
 800526a:	4622      	mov	r2, r4
 800526c:	4639      	mov	r1, r7
 800526e:	4630      	mov	r0, r6
 8005270:	47c0      	blx	r8
 8005272:	3001      	adds	r0, #1
 8005274:	d0e6      	beq.n	8005244 <_printf_common+0xb4>
 8005276:	f109 0901 	add.w	r9, r9, #1
 800527a:	e7d8      	b.n	800522e <_printf_common+0x9e>

0800527c <_printf_i>:
 800527c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005280:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005284:	460c      	mov	r4, r1
 8005286:	7e09      	ldrb	r1, [r1, #24]
 8005288:	b085      	sub	sp, #20
 800528a:	296e      	cmp	r1, #110	; 0x6e
 800528c:	4617      	mov	r7, r2
 800528e:	4606      	mov	r6, r0
 8005290:	4698      	mov	r8, r3
 8005292:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005294:	f000 80b3 	beq.w	80053fe <_printf_i+0x182>
 8005298:	d822      	bhi.n	80052e0 <_printf_i+0x64>
 800529a:	2963      	cmp	r1, #99	; 0x63
 800529c:	d036      	beq.n	800530c <_printf_i+0x90>
 800529e:	d80a      	bhi.n	80052b6 <_printf_i+0x3a>
 80052a0:	2900      	cmp	r1, #0
 80052a2:	f000 80b9 	beq.w	8005418 <_printf_i+0x19c>
 80052a6:	2958      	cmp	r1, #88	; 0x58
 80052a8:	f000 8083 	beq.w	80053b2 <_printf_i+0x136>
 80052ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80052b4:	e032      	b.n	800531c <_printf_i+0xa0>
 80052b6:	2964      	cmp	r1, #100	; 0x64
 80052b8:	d001      	beq.n	80052be <_printf_i+0x42>
 80052ba:	2969      	cmp	r1, #105	; 0x69
 80052bc:	d1f6      	bne.n	80052ac <_printf_i+0x30>
 80052be:	6820      	ldr	r0, [r4, #0]
 80052c0:	6813      	ldr	r3, [r2, #0]
 80052c2:	0605      	lsls	r5, r0, #24
 80052c4:	f103 0104 	add.w	r1, r3, #4
 80052c8:	d52a      	bpl.n	8005320 <_printf_i+0xa4>
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6011      	str	r1, [r2, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	da03      	bge.n	80052da <_printf_i+0x5e>
 80052d2:	222d      	movs	r2, #45	; 0x2d
 80052d4:	425b      	negs	r3, r3
 80052d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80052da:	486f      	ldr	r0, [pc, #444]	; (8005498 <_printf_i+0x21c>)
 80052dc:	220a      	movs	r2, #10
 80052de:	e039      	b.n	8005354 <_printf_i+0xd8>
 80052e0:	2973      	cmp	r1, #115	; 0x73
 80052e2:	f000 809d 	beq.w	8005420 <_printf_i+0x1a4>
 80052e6:	d808      	bhi.n	80052fa <_printf_i+0x7e>
 80052e8:	296f      	cmp	r1, #111	; 0x6f
 80052ea:	d020      	beq.n	800532e <_printf_i+0xb2>
 80052ec:	2970      	cmp	r1, #112	; 0x70
 80052ee:	d1dd      	bne.n	80052ac <_printf_i+0x30>
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	f043 0320 	orr.w	r3, r3, #32
 80052f6:	6023      	str	r3, [r4, #0]
 80052f8:	e003      	b.n	8005302 <_printf_i+0x86>
 80052fa:	2975      	cmp	r1, #117	; 0x75
 80052fc:	d017      	beq.n	800532e <_printf_i+0xb2>
 80052fe:	2978      	cmp	r1, #120	; 0x78
 8005300:	d1d4      	bne.n	80052ac <_printf_i+0x30>
 8005302:	2378      	movs	r3, #120	; 0x78
 8005304:	4865      	ldr	r0, [pc, #404]	; (800549c <_printf_i+0x220>)
 8005306:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800530a:	e055      	b.n	80053b8 <_printf_i+0x13c>
 800530c:	6813      	ldr	r3, [r2, #0]
 800530e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005312:	1d19      	adds	r1, r3, #4
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6011      	str	r1, [r2, #0]
 8005318:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800531c:	2301      	movs	r3, #1
 800531e:	e08c      	b.n	800543a <_printf_i+0x1be>
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005326:	6011      	str	r1, [r2, #0]
 8005328:	bf18      	it	ne
 800532a:	b21b      	sxthne	r3, r3
 800532c:	e7cf      	b.n	80052ce <_printf_i+0x52>
 800532e:	6813      	ldr	r3, [r2, #0]
 8005330:	6825      	ldr	r5, [r4, #0]
 8005332:	1d18      	adds	r0, r3, #4
 8005334:	6010      	str	r0, [r2, #0]
 8005336:	0628      	lsls	r0, r5, #24
 8005338:	d501      	bpl.n	800533e <_printf_i+0xc2>
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	e002      	b.n	8005344 <_printf_i+0xc8>
 800533e:	0668      	lsls	r0, r5, #25
 8005340:	d5fb      	bpl.n	800533a <_printf_i+0xbe>
 8005342:	881b      	ldrh	r3, [r3, #0]
 8005344:	296f      	cmp	r1, #111	; 0x6f
 8005346:	bf14      	ite	ne
 8005348:	220a      	movne	r2, #10
 800534a:	2208      	moveq	r2, #8
 800534c:	4852      	ldr	r0, [pc, #328]	; (8005498 <_printf_i+0x21c>)
 800534e:	2100      	movs	r1, #0
 8005350:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005354:	6865      	ldr	r5, [r4, #4]
 8005356:	2d00      	cmp	r5, #0
 8005358:	60a5      	str	r5, [r4, #8]
 800535a:	f2c0 8095 	blt.w	8005488 <_printf_i+0x20c>
 800535e:	6821      	ldr	r1, [r4, #0]
 8005360:	f021 0104 	bic.w	r1, r1, #4
 8005364:	6021      	str	r1, [r4, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d13d      	bne.n	80053e6 <_printf_i+0x16a>
 800536a:	2d00      	cmp	r5, #0
 800536c:	f040 808e 	bne.w	800548c <_printf_i+0x210>
 8005370:	4665      	mov	r5, ip
 8005372:	2a08      	cmp	r2, #8
 8005374:	d10b      	bne.n	800538e <_printf_i+0x112>
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	07db      	lsls	r3, r3, #31
 800537a:	d508      	bpl.n	800538e <_printf_i+0x112>
 800537c:	6923      	ldr	r3, [r4, #16]
 800537e:	6862      	ldr	r2, [r4, #4]
 8005380:	429a      	cmp	r2, r3
 8005382:	bfde      	ittt	le
 8005384:	2330      	movle	r3, #48	; 0x30
 8005386:	f805 3c01 	strble.w	r3, [r5, #-1]
 800538a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800538e:	ebac 0305 	sub.w	r3, ip, r5
 8005392:	6123      	str	r3, [r4, #16]
 8005394:	f8cd 8000 	str.w	r8, [sp]
 8005398:	463b      	mov	r3, r7
 800539a:	aa03      	add	r2, sp, #12
 800539c:	4621      	mov	r1, r4
 800539e:	4630      	mov	r0, r6
 80053a0:	f7ff fef6 	bl	8005190 <_printf_common>
 80053a4:	3001      	adds	r0, #1
 80053a6:	d14d      	bne.n	8005444 <_printf_i+0x1c8>
 80053a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053ac:	b005      	add	sp, #20
 80053ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053b2:	4839      	ldr	r0, [pc, #228]	; (8005498 <_printf_i+0x21c>)
 80053b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80053b8:	6813      	ldr	r3, [r2, #0]
 80053ba:	6821      	ldr	r1, [r4, #0]
 80053bc:	1d1d      	adds	r5, r3, #4
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6015      	str	r5, [r2, #0]
 80053c2:	060a      	lsls	r2, r1, #24
 80053c4:	d50b      	bpl.n	80053de <_printf_i+0x162>
 80053c6:	07ca      	lsls	r2, r1, #31
 80053c8:	bf44      	itt	mi
 80053ca:	f041 0120 	orrmi.w	r1, r1, #32
 80053ce:	6021      	strmi	r1, [r4, #0]
 80053d0:	b91b      	cbnz	r3, 80053da <_printf_i+0x15e>
 80053d2:	6822      	ldr	r2, [r4, #0]
 80053d4:	f022 0220 	bic.w	r2, r2, #32
 80053d8:	6022      	str	r2, [r4, #0]
 80053da:	2210      	movs	r2, #16
 80053dc:	e7b7      	b.n	800534e <_printf_i+0xd2>
 80053de:	064d      	lsls	r5, r1, #25
 80053e0:	bf48      	it	mi
 80053e2:	b29b      	uxthmi	r3, r3
 80053e4:	e7ef      	b.n	80053c6 <_printf_i+0x14a>
 80053e6:	4665      	mov	r5, ip
 80053e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80053ec:	fb02 3311 	mls	r3, r2, r1, r3
 80053f0:	5cc3      	ldrb	r3, [r0, r3]
 80053f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80053f6:	460b      	mov	r3, r1
 80053f8:	2900      	cmp	r1, #0
 80053fa:	d1f5      	bne.n	80053e8 <_printf_i+0x16c>
 80053fc:	e7b9      	b.n	8005372 <_printf_i+0xf6>
 80053fe:	6813      	ldr	r3, [r2, #0]
 8005400:	6825      	ldr	r5, [r4, #0]
 8005402:	1d18      	adds	r0, r3, #4
 8005404:	6961      	ldr	r1, [r4, #20]
 8005406:	6010      	str	r0, [r2, #0]
 8005408:	0628      	lsls	r0, r5, #24
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	d501      	bpl.n	8005412 <_printf_i+0x196>
 800540e:	6019      	str	r1, [r3, #0]
 8005410:	e002      	b.n	8005418 <_printf_i+0x19c>
 8005412:	066a      	lsls	r2, r5, #25
 8005414:	d5fb      	bpl.n	800540e <_printf_i+0x192>
 8005416:	8019      	strh	r1, [r3, #0]
 8005418:	2300      	movs	r3, #0
 800541a:	4665      	mov	r5, ip
 800541c:	6123      	str	r3, [r4, #16]
 800541e:	e7b9      	b.n	8005394 <_printf_i+0x118>
 8005420:	6813      	ldr	r3, [r2, #0]
 8005422:	1d19      	adds	r1, r3, #4
 8005424:	6011      	str	r1, [r2, #0]
 8005426:	681d      	ldr	r5, [r3, #0]
 8005428:	6862      	ldr	r2, [r4, #4]
 800542a:	2100      	movs	r1, #0
 800542c:	4628      	mov	r0, r5
 800542e:	f000 fee5 	bl	80061fc <memchr>
 8005432:	b108      	cbz	r0, 8005438 <_printf_i+0x1bc>
 8005434:	1b40      	subs	r0, r0, r5
 8005436:	6060      	str	r0, [r4, #4]
 8005438:	6863      	ldr	r3, [r4, #4]
 800543a:	6123      	str	r3, [r4, #16]
 800543c:	2300      	movs	r3, #0
 800543e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005442:	e7a7      	b.n	8005394 <_printf_i+0x118>
 8005444:	6923      	ldr	r3, [r4, #16]
 8005446:	462a      	mov	r2, r5
 8005448:	4639      	mov	r1, r7
 800544a:	4630      	mov	r0, r6
 800544c:	47c0      	blx	r8
 800544e:	3001      	adds	r0, #1
 8005450:	d0aa      	beq.n	80053a8 <_printf_i+0x12c>
 8005452:	6823      	ldr	r3, [r4, #0]
 8005454:	079b      	lsls	r3, r3, #30
 8005456:	d413      	bmi.n	8005480 <_printf_i+0x204>
 8005458:	68e0      	ldr	r0, [r4, #12]
 800545a:	9b03      	ldr	r3, [sp, #12]
 800545c:	4298      	cmp	r0, r3
 800545e:	bfb8      	it	lt
 8005460:	4618      	movlt	r0, r3
 8005462:	e7a3      	b.n	80053ac <_printf_i+0x130>
 8005464:	2301      	movs	r3, #1
 8005466:	464a      	mov	r2, r9
 8005468:	4639      	mov	r1, r7
 800546a:	4630      	mov	r0, r6
 800546c:	47c0      	blx	r8
 800546e:	3001      	adds	r0, #1
 8005470:	d09a      	beq.n	80053a8 <_printf_i+0x12c>
 8005472:	3501      	adds	r5, #1
 8005474:	68e3      	ldr	r3, [r4, #12]
 8005476:	9a03      	ldr	r2, [sp, #12]
 8005478:	1a9b      	subs	r3, r3, r2
 800547a:	42ab      	cmp	r3, r5
 800547c:	dcf2      	bgt.n	8005464 <_printf_i+0x1e8>
 800547e:	e7eb      	b.n	8005458 <_printf_i+0x1dc>
 8005480:	2500      	movs	r5, #0
 8005482:	f104 0919 	add.w	r9, r4, #25
 8005486:	e7f5      	b.n	8005474 <_printf_i+0x1f8>
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1ac      	bne.n	80053e6 <_printf_i+0x16a>
 800548c:	7803      	ldrb	r3, [r0, #0]
 800548e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005492:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005496:	e76c      	b.n	8005372 <_printf_i+0xf6>
 8005498:	0800ad92 	.word	0x0800ad92
 800549c:	0800ada3 	.word	0x0800ada3

080054a0 <sniprintf>:
 80054a0:	b40c      	push	{r2, r3}
 80054a2:	b530      	push	{r4, r5, lr}
 80054a4:	4b17      	ldr	r3, [pc, #92]	; (8005504 <sniprintf+0x64>)
 80054a6:	1e0c      	subs	r4, r1, #0
 80054a8:	b09d      	sub	sp, #116	; 0x74
 80054aa:	681d      	ldr	r5, [r3, #0]
 80054ac:	da08      	bge.n	80054c0 <sniprintf+0x20>
 80054ae:	238b      	movs	r3, #139	; 0x8b
 80054b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054b4:	602b      	str	r3, [r5, #0]
 80054b6:	b01d      	add	sp, #116	; 0x74
 80054b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054bc:	b002      	add	sp, #8
 80054be:	4770      	bx	lr
 80054c0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80054c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80054c8:	bf0c      	ite	eq
 80054ca:	4623      	moveq	r3, r4
 80054cc:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80054d0:	9304      	str	r3, [sp, #16]
 80054d2:	9307      	str	r3, [sp, #28]
 80054d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80054d8:	9002      	str	r0, [sp, #8]
 80054da:	9006      	str	r0, [sp, #24]
 80054dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80054e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80054e2:	ab21      	add	r3, sp, #132	; 0x84
 80054e4:	a902      	add	r1, sp, #8
 80054e6:	4628      	mov	r0, r5
 80054e8:	9301      	str	r3, [sp, #4]
 80054ea:	f001 fa8b 	bl	8006a04 <_svfiprintf_r>
 80054ee:	1c43      	adds	r3, r0, #1
 80054f0:	bfbc      	itt	lt
 80054f2:	238b      	movlt	r3, #139	; 0x8b
 80054f4:	602b      	strlt	r3, [r5, #0]
 80054f6:	2c00      	cmp	r4, #0
 80054f8:	d0dd      	beq.n	80054b6 <sniprintf+0x16>
 80054fa:	2200      	movs	r2, #0
 80054fc:	9b02      	ldr	r3, [sp, #8]
 80054fe:	701a      	strb	r2, [r3, #0]
 8005500:	e7d9      	b.n	80054b6 <sniprintf+0x16>
 8005502:	bf00      	nop
 8005504:	20000048 	.word	0x20000048

08005508 <siprintf>:
 8005508:	b40e      	push	{r1, r2, r3}
 800550a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800550e:	b500      	push	{lr}
 8005510:	b09c      	sub	sp, #112	; 0x70
 8005512:	ab1d      	add	r3, sp, #116	; 0x74
 8005514:	9002      	str	r0, [sp, #8]
 8005516:	9006      	str	r0, [sp, #24]
 8005518:	9107      	str	r1, [sp, #28]
 800551a:	9104      	str	r1, [sp, #16]
 800551c:	4808      	ldr	r0, [pc, #32]	; (8005540 <siprintf+0x38>)
 800551e:	4909      	ldr	r1, [pc, #36]	; (8005544 <siprintf+0x3c>)
 8005520:	f853 2b04 	ldr.w	r2, [r3], #4
 8005524:	9105      	str	r1, [sp, #20]
 8005526:	6800      	ldr	r0, [r0, #0]
 8005528:	a902      	add	r1, sp, #8
 800552a:	9301      	str	r3, [sp, #4]
 800552c:	f001 fa6a 	bl	8006a04 <_svfiprintf_r>
 8005530:	2200      	movs	r2, #0
 8005532:	9b02      	ldr	r3, [sp, #8]
 8005534:	701a      	strb	r2, [r3, #0]
 8005536:	b01c      	add	sp, #112	; 0x70
 8005538:	f85d eb04 	ldr.w	lr, [sp], #4
 800553c:	b003      	add	sp, #12
 800553e:	4770      	bx	lr
 8005540:	20000048 	.word	0x20000048
 8005544:	ffff0208 	.word	0xffff0208

08005548 <quorem>:
 8005548:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554c:	6903      	ldr	r3, [r0, #16]
 800554e:	690c      	ldr	r4, [r1, #16]
 8005550:	4680      	mov	r8, r0
 8005552:	42a3      	cmp	r3, r4
 8005554:	f2c0 8084 	blt.w	8005660 <quorem+0x118>
 8005558:	3c01      	subs	r4, #1
 800555a:	f101 0714 	add.w	r7, r1, #20
 800555e:	f100 0614 	add.w	r6, r0, #20
 8005562:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005566:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800556a:	3501      	adds	r5, #1
 800556c:	fbb0 f5f5 	udiv	r5, r0, r5
 8005570:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005574:	eb06 030c 	add.w	r3, r6, ip
 8005578:	eb07 090c 	add.w	r9, r7, ip
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	b39d      	cbz	r5, 80055e8 <quorem+0xa0>
 8005580:	f04f 0a00 	mov.w	sl, #0
 8005584:	4638      	mov	r0, r7
 8005586:	46b6      	mov	lr, r6
 8005588:	46d3      	mov	fp, sl
 800558a:	f850 2b04 	ldr.w	r2, [r0], #4
 800558e:	b293      	uxth	r3, r2
 8005590:	fb05 a303 	mla	r3, r5, r3, sl
 8005594:	0c12      	lsrs	r2, r2, #16
 8005596:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800559a:	fb05 a202 	mla	r2, r5, r2, sl
 800559e:	b29b      	uxth	r3, r3
 80055a0:	ebab 0303 	sub.w	r3, fp, r3
 80055a4:	f8de b000 	ldr.w	fp, [lr]
 80055a8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80055ac:	fa1f fb8b 	uxth.w	fp, fp
 80055b0:	445b      	add	r3, fp
 80055b2:	fa1f fb82 	uxth.w	fp, r2
 80055b6:	f8de 2000 	ldr.w	r2, [lr]
 80055ba:	4581      	cmp	r9, r0
 80055bc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80055c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055ca:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80055ce:	f84e 3b04 	str.w	r3, [lr], #4
 80055d2:	d2da      	bcs.n	800558a <quorem+0x42>
 80055d4:	f856 300c 	ldr.w	r3, [r6, ip]
 80055d8:	b933      	cbnz	r3, 80055e8 <quorem+0xa0>
 80055da:	9b01      	ldr	r3, [sp, #4]
 80055dc:	3b04      	subs	r3, #4
 80055de:	429e      	cmp	r6, r3
 80055e0:	461a      	mov	r2, r3
 80055e2:	d331      	bcc.n	8005648 <quorem+0x100>
 80055e4:	f8c8 4010 	str.w	r4, [r8, #16]
 80055e8:	4640      	mov	r0, r8
 80055ea:	f001 f835 	bl	8006658 <__mcmp>
 80055ee:	2800      	cmp	r0, #0
 80055f0:	db26      	blt.n	8005640 <quorem+0xf8>
 80055f2:	4630      	mov	r0, r6
 80055f4:	f04f 0c00 	mov.w	ip, #0
 80055f8:	3501      	adds	r5, #1
 80055fa:	f857 1b04 	ldr.w	r1, [r7], #4
 80055fe:	f8d0 e000 	ldr.w	lr, [r0]
 8005602:	b28b      	uxth	r3, r1
 8005604:	ebac 0303 	sub.w	r3, ip, r3
 8005608:	fa1f f28e 	uxth.w	r2, lr
 800560c:	4413      	add	r3, r2
 800560e:	0c0a      	lsrs	r2, r1, #16
 8005610:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005614:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005618:	b29b      	uxth	r3, r3
 800561a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800561e:	45b9      	cmp	r9, r7
 8005620:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005624:	f840 3b04 	str.w	r3, [r0], #4
 8005628:	d2e7      	bcs.n	80055fa <quorem+0xb2>
 800562a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800562e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005632:	b92a      	cbnz	r2, 8005640 <quorem+0xf8>
 8005634:	3b04      	subs	r3, #4
 8005636:	429e      	cmp	r6, r3
 8005638:	461a      	mov	r2, r3
 800563a:	d30b      	bcc.n	8005654 <quorem+0x10c>
 800563c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005640:	4628      	mov	r0, r5
 8005642:	b003      	add	sp, #12
 8005644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005648:	6812      	ldr	r2, [r2, #0]
 800564a:	3b04      	subs	r3, #4
 800564c:	2a00      	cmp	r2, #0
 800564e:	d1c9      	bne.n	80055e4 <quorem+0x9c>
 8005650:	3c01      	subs	r4, #1
 8005652:	e7c4      	b.n	80055de <quorem+0x96>
 8005654:	6812      	ldr	r2, [r2, #0]
 8005656:	3b04      	subs	r3, #4
 8005658:	2a00      	cmp	r2, #0
 800565a:	d1ef      	bne.n	800563c <quorem+0xf4>
 800565c:	3c01      	subs	r4, #1
 800565e:	e7ea      	b.n	8005636 <quorem+0xee>
 8005660:	2000      	movs	r0, #0
 8005662:	e7ee      	b.n	8005642 <quorem+0xfa>
 8005664:	0000      	movs	r0, r0
	...

08005668 <_dtoa_r>:
 8005668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800566c:	4616      	mov	r6, r2
 800566e:	461f      	mov	r7, r3
 8005670:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005672:	b095      	sub	sp, #84	; 0x54
 8005674:	4604      	mov	r4, r0
 8005676:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800567a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800567e:	b93d      	cbnz	r5, 8005690 <_dtoa_r+0x28>
 8005680:	2010      	movs	r0, #16
 8005682:	f000 fdb3 	bl	80061ec <malloc>
 8005686:	6260      	str	r0, [r4, #36]	; 0x24
 8005688:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800568c:	6005      	str	r5, [r0, #0]
 800568e:	60c5      	str	r5, [r0, #12]
 8005690:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005692:	6819      	ldr	r1, [r3, #0]
 8005694:	b151      	cbz	r1, 80056ac <_dtoa_r+0x44>
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	2301      	movs	r3, #1
 800569a:	4093      	lsls	r3, r2
 800569c:	604a      	str	r2, [r1, #4]
 800569e:	608b      	str	r3, [r1, #8]
 80056a0:	4620      	mov	r0, r4
 80056a2:	f000 fdf8 	bl	8006296 <_Bfree>
 80056a6:	2200      	movs	r2, #0
 80056a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	1e3b      	subs	r3, r7, #0
 80056ae:	bfaf      	iteee	ge
 80056b0:	2300      	movge	r3, #0
 80056b2:	2201      	movlt	r2, #1
 80056b4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80056b8:	9303      	strlt	r3, [sp, #12]
 80056ba:	bfac      	ite	ge
 80056bc:	f8c8 3000 	strge.w	r3, [r8]
 80056c0:	f8c8 2000 	strlt.w	r2, [r8]
 80056c4:	4bae      	ldr	r3, [pc, #696]	; (8005980 <_dtoa_r+0x318>)
 80056c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80056ca:	ea33 0308 	bics.w	r3, r3, r8
 80056ce:	d11b      	bne.n	8005708 <_dtoa_r+0xa0>
 80056d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80056d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80056d6:	6013      	str	r3, [r2, #0]
 80056d8:	9b02      	ldr	r3, [sp, #8]
 80056da:	b923      	cbnz	r3, 80056e6 <_dtoa_r+0x7e>
 80056dc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80056e0:	2800      	cmp	r0, #0
 80056e2:	f000 8545 	beq.w	8006170 <_dtoa_r+0xb08>
 80056e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056e8:	b953      	cbnz	r3, 8005700 <_dtoa_r+0x98>
 80056ea:	4ba6      	ldr	r3, [pc, #664]	; (8005984 <_dtoa_r+0x31c>)
 80056ec:	e021      	b.n	8005732 <_dtoa_r+0xca>
 80056ee:	4ba6      	ldr	r3, [pc, #664]	; (8005988 <_dtoa_r+0x320>)
 80056f0:	9306      	str	r3, [sp, #24]
 80056f2:	3308      	adds	r3, #8
 80056f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80056f6:	6013      	str	r3, [r2, #0]
 80056f8:	9806      	ldr	r0, [sp, #24]
 80056fa:	b015      	add	sp, #84	; 0x54
 80056fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005700:	4ba0      	ldr	r3, [pc, #640]	; (8005984 <_dtoa_r+0x31c>)
 8005702:	9306      	str	r3, [sp, #24]
 8005704:	3303      	adds	r3, #3
 8005706:	e7f5      	b.n	80056f4 <_dtoa_r+0x8c>
 8005708:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800570c:	2200      	movs	r2, #0
 800570e:	2300      	movs	r3, #0
 8005710:	4630      	mov	r0, r6
 8005712:	4639      	mov	r1, r7
 8005714:	f7fb f9b4 	bl	8000a80 <__aeabi_dcmpeq>
 8005718:	4682      	mov	sl, r0
 800571a:	b160      	cbz	r0, 8005736 <_dtoa_r+0xce>
 800571c:	2301      	movs	r3, #1
 800571e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8520 	beq.w	800616a <_dtoa_r+0xb02>
 800572a:	4b98      	ldr	r3, [pc, #608]	; (800598c <_dtoa_r+0x324>)
 800572c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800572e:	6013      	str	r3, [r2, #0]
 8005730:	3b01      	subs	r3, #1
 8005732:	9306      	str	r3, [sp, #24]
 8005734:	e7e0      	b.n	80056f8 <_dtoa_r+0x90>
 8005736:	ab12      	add	r3, sp, #72	; 0x48
 8005738:	9301      	str	r3, [sp, #4]
 800573a:	ab13      	add	r3, sp, #76	; 0x4c
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	4632      	mov	r2, r6
 8005740:	463b      	mov	r3, r7
 8005742:	4620      	mov	r0, r4
 8005744:	f001 f800 	bl	8006748 <__d2b>
 8005748:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800574c:	4683      	mov	fp, r0
 800574e:	2d00      	cmp	r5, #0
 8005750:	d07d      	beq.n	800584e <_dtoa_r+0x1e6>
 8005752:	46b0      	mov	r8, r6
 8005754:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005758:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800575c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005760:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005764:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005768:	2200      	movs	r2, #0
 800576a:	4b89      	ldr	r3, [pc, #548]	; (8005990 <_dtoa_r+0x328>)
 800576c:	4640      	mov	r0, r8
 800576e:	4649      	mov	r1, r9
 8005770:	f7fa fd66 	bl	8000240 <__aeabi_dsub>
 8005774:	a37c      	add	r3, pc, #496	; (adr r3, 8005968 <_dtoa_r+0x300>)
 8005776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577a:	f7fa ff19 	bl	80005b0 <__aeabi_dmul>
 800577e:	a37c      	add	r3, pc, #496	; (adr r3, 8005970 <_dtoa_r+0x308>)
 8005780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005784:	f7fa fd5e 	bl	8000244 <__adddf3>
 8005788:	4606      	mov	r6, r0
 800578a:	4628      	mov	r0, r5
 800578c:	460f      	mov	r7, r1
 800578e:	f7fa fea5 	bl	80004dc <__aeabi_i2d>
 8005792:	a379      	add	r3, pc, #484	; (adr r3, 8005978 <_dtoa_r+0x310>)
 8005794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005798:	f7fa ff0a 	bl	80005b0 <__aeabi_dmul>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4630      	mov	r0, r6
 80057a2:	4639      	mov	r1, r7
 80057a4:	f7fa fd4e 	bl	8000244 <__adddf3>
 80057a8:	4606      	mov	r6, r0
 80057aa:	460f      	mov	r7, r1
 80057ac:	f7fb f9b0 	bl	8000b10 <__aeabi_d2iz>
 80057b0:	2200      	movs	r2, #0
 80057b2:	4682      	mov	sl, r0
 80057b4:	2300      	movs	r3, #0
 80057b6:	4630      	mov	r0, r6
 80057b8:	4639      	mov	r1, r7
 80057ba:	f7fb f96b 	bl	8000a94 <__aeabi_dcmplt>
 80057be:	b148      	cbz	r0, 80057d4 <_dtoa_r+0x16c>
 80057c0:	4650      	mov	r0, sl
 80057c2:	f7fa fe8b 	bl	80004dc <__aeabi_i2d>
 80057c6:	4632      	mov	r2, r6
 80057c8:	463b      	mov	r3, r7
 80057ca:	f7fb f959 	bl	8000a80 <__aeabi_dcmpeq>
 80057ce:	b908      	cbnz	r0, 80057d4 <_dtoa_r+0x16c>
 80057d0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80057d4:	f1ba 0f16 	cmp.w	sl, #22
 80057d8:	d85a      	bhi.n	8005890 <_dtoa_r+0x228>
 80057da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057de:	496d      	ldr	r1, [pc, #436]	; (8005994 <_dtoa_r+0x32c>)
 80057e0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80057e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057e8:	f7fb f972 	bl	8000ad0 <__aeabi_dcmpgt>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d051      	beq.n	8005894 <_dtoa_r+0x22c>
 80057f0:	2300      	movs	r3, #0
 80057f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80057f6:	930d      	str	r3, [sp, #52]	; 0x34
 80057f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057fa:	1b5d      	subs	r5, r3, r5
 80057fc:	1e6b      	subs	r3, r5, #1
 80057fe:	9307      	str	r3, [sp, #28]
 8005800:	bf43      	ittte	mi
 8005802:	2300      	movmi	r3, #0
 8005804:	f1c5 0901 	rsbmi	r9, r5, #1
 8005808:	9307      	strmi	r3, [sp, #28]
 800580a:	f04f 0900 	movpl.w	r9, #0
 800580e:	f1ba 0f00 	cmp.w	sl, #0
 8005812:	db41      	blt.n	8005898 <_dtoa_r+0x230>
 8005814:	9b07      	ldr	r3, [sp, #28]
 8005816:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800581a:	4453      	add	r3, sl
 800581c:	9307      	str	r3, [sp, #28]
 800581e:	2300      	movs	r3, #0
 8005820:	9308      	str	r3, [sp, #32]
 8005822:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005824:	2b09      	cmp	r3, #9
 8005826:	f200 808f 	bhi.w	8005948 <_dtoa_r+0x2e0>
 800582a:	2b05      	cmp	r3, #5
 800582c:	bfc4      	itt	gt
 800582e:	3b04      	subgt	r3, #4
 8005830:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005832:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005834:	bfc8      	it	gt
 8005836:	2500      	movgt	r5, #0
 8005838:	f1a3 0302 	sub.w	r3, r3, #2
 800583c:	bfd8      	it	le
 800583e:	2501      	movle	r5, #1
 8005840:	2b03      	cmp	r3, #3
 8005842:	f200 808d 	bhi.w	8005960 <_dtoa_r+0x2f8>
 8005846:	e8df f003 	tbb	[pc, r3]
 800584a:	7d7b      	.short	0x7d7b
 800584c:	6f2f      	.short	0x6f2f
 800584e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005852:	441d      	add	r5, r3
 8005854:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005858:	2820      	cmp	r0, #32
 800585a:	dd13      	ble.n	8005884 <_dtoa_r+0x21c>
 800585c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005860:	9b02      	ldr	r3, [sp, #8]
 8005862:	fa08 f800 	lsl.w	r8, r8, r0
 8005866:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800586a:	fa23 f000 	lsr.w	r0, r3, r0
 800586e:	ea48 0000 	orr.w	r0, r8, r0
 8005872:	f7fa fe23 	bl	80004bc <__aeabi_ui2d>
 8005876:	2301      	movs	r3, #1
 8005878:	4680      	mov	r8, r0
 800587a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800587e:	3d01      	subs	r5, #1
 8005880:	9310      	str	r3, [sp, #64]	; 0x40
 8005882:	e771      	b.n	8005768 <_dtoa_r+0x100>
 8005884:	9b02      	ldr	r3, [sp, #8]
 8005886:	f1c0 0020 	rsb	r0, r0, #32
 800588a:	fa03 f000 	lsl.w	r0, r3, r0
 800588e:	e7f0      	b.n	8005872 <_dtoa_r+0x20a>
 8005890:	2301      	movs	r3, #1
 8005892:	e7b0      	b.n	80057f6 <_dtoa_r+0x18e>
 8005894:	900d      	str	r0, [sp, #52]	; 0x34
 8005896:	e7af      	b.n	80057f8 <_dtoa_r+0x190>
 8005898:	f1ca 0300 	rsb	r3, sl, #0
 800589c:	9308      	str	r3, [sp, #32]
 800589e:	2300      	movs	r3, #0
 80058a0:	eba9 090a 	sub.w	r9, r9, sl
 80058a4:	930c      	str	r3, [sp, #48]	; 0x30
 80058a6:	e7bc      	b.n	8005822 <_dtoa_r+0x1ba>
 80058a8:	2301      	movs	r3, #1
 80058aa:	9309      	str	r3, [sp, #36]	; 0x24
 80058ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	dd74      	ble.n	800599c <_dtoa_r+0x334>
 80058b2:	4698      	mov	r8, r3
 80058b4:	9304      	str	r3, [sp, #16]
 80058b6:	2200      	movs	r2, #0
 80058b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80058ba:	6072      	str	r2, [r6, #4]
 80058bc:	2204      	movs	r2, #4
 80058be:	f102 0014 	add.w	r0, r2, #20
 80058c2:	4298      	cmp	r0, r3
 80058c4:	6871      	ldr	r1, [r6, #4]
 80058c6:	d96e      	bls.n	80059a6 <_dtoa_r+0x33e>
 80058c8:	4620      	mov	r0, r4
 80058ca:	f000 fcb0 	bl	800622e <_Balloc>
 80058ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058d0:	6030      	str	r0, [r6, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f1b8 0f0e 	cmp.w	r8, #14
 80058d8:	9306      	str	r3, [sp, #24]
 80058da:	f200 80ed 	bhi.w	8005ab8 <_dtoa_r+0x450>
 80058de:	2d00      	cmp	r5, #0
 80058e0:	f000 80ea 	beq.w	8005ab8 <_dtoa_r+0x450>
 80058e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058e8:	f1ba 0f00 	cmp.w	sl, #0
 80058ec:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80058f0:	dd77      	ble.n	80059e2 <_dtoa_r+0x37a>
 80058f2:	4a28      	ldr	r2, [pc, #160]	; (8005994 <_dtoa_r+0x32c>)
 80058f4:	f00a 030f 	and.w	r3, sl, #15
 80058f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80058fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005900:	06f0      	lsls	r0, r6, #27
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800590a:	d568      	bpl.n	80059de <_dtoa_r+0x376>
 800590c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005910:	4b21      	ldr	r3, [pc, #132]	; (8005998 <_dtoa_r+0x330>)
 8005912:	2503      	movs	r5, #3
 8005914:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005918:	f7fa ff74 	bl	8000804 <__aeabi_ddiv>
 800591c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005920:	f006 060f 	and.w	r6, r6, #15
 8005924:	4f1c      	ldr	r7, [pc, #112]	; (8005998 <_dtoa_r+0x330>)
 8005926:	e04f      	b.n	80059c8 <_dtoa_r+0x360>
 8005928:	2301      	movs	r3, #1
 800592a:	9309      	str	r3, [sp, #36]	; 0x24
 800592c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800592e:	4453      	add	r3, sl
 8005930:	f103 0801 	add.w	r8, r3, #1
 8005934:	9304      	str	r3, [sp, #16]
 8005936:	4643      	mov	r3, r8
 8005938:	2b01      	cmp	r3, #1
 800593a:	bfb8      	it	lt
 800593c:	2301      	movlt	r3, #1
 800593e:	e7ba      	b.n	80058b6 <_dtoa_r+0x24e>
 8005940:	2300      	movs	r3, #0
 8005942:	e7b2      	b.n	80058aa <_dtoa_r+0x242>
 8005944:	2300      	movs	r3, #0
 8005946:	e7f0      	b.n	800592a <_dtoa_r+0x2c2>
 8005948:	2501      	movs	r5, #1
 800594a:	2300      	movs	r3, #0
 800594c:	9509      	str	r5, [sp, #36]	; 0x24
 800594e:	931e      	str	r3, [sp, #120]	; 0x78
 8005950:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005954:	2200      	movs	r2, #0
 8005956:	9304      	str	r3, [sp, #16]
 8005958:	4698      	mov	r8, r3
 800595a:	2312      	movs	r3, #18
 800595c:	921f      	str	r2, [sp, #124]	; 0x7c
 800595e:	e7aa      	b.n	80058b6 <_dtoa_r+0x24e>
 8005960:	2301      	movs	r3, #1
 8005962:	9309      	str	r3, [sp, #36]	; 0x24
 8005964:	e7f4      	b.n	8005950 <_dtoa_r+0x2e8>
 8005966:	bf00      	nop
 8005968:	636f4361 	.word	0x636f4361
 800596c:	3fd287a7 	.word	0x3fd287a7
 8005970:	8b60c8b3 	.word	0x8b60c8b3
 8005974:	3fc68a28 	.word	0x3fc68a28
 8005978:	509f79fb 	.word	0x509f79fb
 800597c:	3fd34413 	.word	0x3fd34413
 8005980:	7ff00000 	.word	0x7ff00000
 8005984:	0800adbd 	.word	0x0800adbd
 8005988:	0800adb4 	.word	0x0800adb4
 800598c:	0800ad91 	.word	0x0800ad91
 8005990:	3ff80000 	.word	0x3ff80000
 8005994:	0800adf0 	.word	0x0800adf0
 8005998:	0800adc8 	.word	0x0800adc8
 800599c:	2301      	movs	r3, #1
 800599e:	9304      	str	r3, [sp, #16]
 80059a0:	4698      	mov	r8, r3
 80059a2:	461a      	mov	r2, r3
 80059a4:	e7da      	b.n	800595c <_dtoa_r+0x2f4>
 80059a6:	3101      	adds	r1, #1
 80059a8:	6071      	str	r1, [r6, #4]
 80059aa:	0052      	lsls	r2, r2, #1
 80059ac:	e787      	b.n	80058be <_dtoa_r+0x256>
 80059ae:	07f1      	lsls	r1, r6, #31
 80059b0:	d508      	bpl.n	80059c4 <_dtoa_r+0x35c>
 80059b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059ba:	f7fa fdf9 	bl	80005b0 <__aeabi_dmul>
 80059be:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80059c2:	3501      	adds	r5, #1
 80059c4:	1076      	asrs	r6, r6, #1
 80059c6:	3708      	adds	r7, #8
 80059c8:	2e00      	cmp	r6, #0
 80059ca:	d1f0      	bne.n	80059ae <_dtoa_r+0x346>
 80059cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80059d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d4:	f7fa ff16 	bl	8000804 <__aeabi_ddiv>
 80059d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059dc:	e01b      	b.n	8005a16 <_dtoa_r+0x3ae>
 80059de:	2502      	movs	r5, #2
 80059e0:	e7a0      	b.n	8005924 <_dtoa_r+0x2bc>
 80059e2:	f000 80a4 	beq.w	8005b2e <_dtoa_r+0x4c6>
 80059e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80059ea:	f1ca 0600 	rsb	r6, sl, #0
 80059ee:	4ba0      	ldr	r3, [pc, #640]	; (8005c70 <_dtoa_r+0x608>)
 80059f0:	f006 020f 	and.w	r2, r6, #15
 80059f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fc:	f7fa fdd8 	bl	80005b0 <__aeabi_dmul>
 8005a00:	2502      	movs	r5, #2
 8005a02:	2300      	movs	r3, #0
 8005a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a08:	4f9a      	ldr	r7, [pc, #616]	; (8005c74 <_dtoa_r+0x60c>)
 8005a0a:	1136      	asrs	r6, r6, #4
 8005a0c:	2e00      	cmp	r6, #0
 8005a0e:	f040 8083 	bne.w	8005b18 <_dtoa_r+0x4b0>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1e0      	bne.n	80059d8 <_dtoa_r+0x370>
 8005a16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f000 808a 	beq.w	8005b32 <_dtoa_r+0x4ca>
 8005a1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a22:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005a26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	4b92      	ldr	r3, [pc, #584]	; (8005c78 <_dtoa_r+0x610>)
 8005a2e:	f7fb f831 	bl	8000a94 <__aeabi_dcmplt>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	d07d      	beq.n	8005b32 <_dtoa_r+0x4ca>
 8005a36:	f1b8 0f00 	cmp.w	r8, #0
 8005a3a:	d07a      	beq.n	8005b32 <_dtoa_r+0x4ca>
 8005a3c:	9b04      	ldr	r3, [sp, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	dd36      	ble.n	8005ab0 <_dtoa_r+0x448>
 8005a42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a46:	2200      	movs	r2, #0
 8005a48:	4b8c      	ldr	r3, [pc, #560]	; (8005c7c <_dtoa_r+0x614>)
 8005a4a:	f7fa fdb1 	bl	80005b0 <__aeabi_dmul>
 8005a4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a52:	9e04      	ldr	r6, [sp, #16]
 8005a54:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8005a58:	3501      	adds	r5, #1
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	f7fa fd3e 	bl	80004dc <__aeabi_i2d>
 8005a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a64:	f7fa fda4 	bl	80005b0 <__aeabi_dmul>
 8005a68:	2200      	movs	r2, #0
 8005a6a:	4b85      	ldr	r3, [pc, #532]	; (8005c80 <_dtoa_r+0x618>)
 8005a6c:	f7fa fbea 	bl	8000244 <__adddf3>
 8005a70:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005a74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005a78:	950b      	str	r5, [sp, #44]	; 0x2c
 8005a7a:	2e00      	cmp	r6, #0
 8005a7c:	d15c      	bne.n	8005b38 <_dtoa_r+0x4d0>
 8005a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a82:	2200      	movs	r2, #0
 8005a84:	4b7f      	ldr	r3, [pc, #508]	; (8005c84 <_dtoa_r+0x61c>)
 8005a86:	f7fa fbdb 	bl	8000240 <__aeabi_dsub>
 8005a8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a8c:	462b      	mov	r3, r5
 8005a8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a92:	f7fb f81d 	bl	8000ad0 <__aeabi_dcmpgt>
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f040 8281 	bne.w	8005f9e <_dtoa_r+0x936>
 8005a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005aa2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005aa6:	f7fa fff5 	bl	8000a94 <__aeabi_dcmplt>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	f040 8275 	bne.w	8005f9a <_dtoa_r+0x932>
 8005ab0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005ab4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f2c0 814b 	blt.w	8005d56 <_dtoa_r+0x6ee>
 8005ac0:	f1ba 0f0e 	cmp.w	sl, #14
 8005ac4:	f300 8147 	bgt.w	8005d56 <_dtoa_r+0x6ee>
 8005ac8:	4b69      	ldr	r3, [pc, #420]	; (8005c70 <_dtoa_r+0x608>)
 8005aca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ad6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f280 80d7 	bge.w	8005c8c <_dtoa_r+0x624>
 8005ade:	f1b8 0f00 	cmp.w	r8, #0
 8005ae2:	f300 80d3 	bgt.w	8005c8c <_dtoa_r+0x624>
 8005ae6:	f040 8257 	bne.w	8005f98 <_dtoa_r+0x930>
 8005aea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005aee:	2200      	movs	r2, #0
 8005af0:	4b64      	ldr	r3, [pc, #400]	; (8005c84 <_dtoa_r+0x61c>)
 8005af2:	f7fa fd5d 	bl	80005b0 <__aeabi_dmul>
 8005af6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005afa:	f7fa ffdf 	bl	8000abc <__aeabi_dcmpge>
 8005afe:	4646      	mov	r6, r8
 8005b00:	4647      	mov	r7, r8
 8005b02:	2800      	cmp	r0, #0
 8005b04:	f040 822d 	bne.w	8005f62 <_dtoa_r+0x8fa>
 8005b08:	9b06      	ldr	r3, [sp, #24]
 8005b0a:	9a06      	ldr	r2, [sp, #24]
 8005b0c:	1c5d      	adds	r5, r3, #1
 8005b0e:	2331      	movs	r3, #49	; 0x31
 8005b10:	f10a 0a01 	add.w	sl, sl, #1
 8005b14:	7013      	strb	r3, [r2, #0]
 8005b16:	e228      	b.n	8005f6a <_dtoa_r+0x902>
 8005b18:	07f2      	lsls	r2, r6, #31
 8005b1a:	d505      	bpl.n	8005b28 <_dtoa_r+0x4c0>
 8005b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b20:	f7fa fd46 	bl	80005b0 <__aeabi_dmul>
 8005b24:	2301      	movs	r3, #1
 8005b26:	3501      	adds	r5, #1
 8005b28:	1076      	asrs	r6, r6, #1
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	e76e      	b.n	8005a0c <_dtoa_r+0x3a4>
 8005b2e:	2502      	movs	r5, #2
 8005b30:	e771      	b.n	8005a16 <_dtoa_r+0x3ae>
 8005b32:	4657      	mov	r7, sl
 8005b34:	4646      	mov	r6, r8
 8005b36:	e790      	b.n	8005a5a <_dtoa_r+0x3f2>
 8005b38:	4b4d      	ldr	r3, [pc, #308]	; (8005c70 <_dtoa_r+0x608>)
 8005b3a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b3e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d048      	beq.n	8005bda <_dtoa_r+0x572>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	494e      	ldr	r1, [pc, #312]	; (8005c88 <_dtoa_r+0x620>)
 8005b50:	f7fa fe58 	bl	8000804 <__aeabi_ddiv>
 8005b54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b58:	f7fa fb72 	bl	8000240 <__aeabi_dsub>
 8005b5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b60:	9d06      	ldr	r5, [sp, #24]
 8005b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b66:	f7fa ffd3 	bl	8000b10 <__aeabi_d2iz>
 8005b6a:	9011      	str	r0, [sp, #68]	; 0x44
 8005b6c:	f7fa fcb6 	bl	80004dc <__aeabi_i2d>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b78:	f7fa fb62 	bl	8000240 <__aeabi_dsub>
 8005b7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b82:	3330      	adds	r3, #48	; 0x30
 8005b84:	f805 3b01 	strb.w	r3, [r5], #1
 8005b88:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b8c:	f7fa ff82 	bl	8000a94 <__aeabi_dcmplt>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	d163      	bne.n	8005c5c <_dtoa_r+0x5f4>
 8005b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b98:	2000      	movs	r0, #0
 8005b9a:	4937      	ldr	r1, [pc, #220]	; (8005c78 <_dtoa_r+0x610>)
 8005b9c:	f7fa fb50 	bl	8000240 <__aeabi_dsub>
 8005ba0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ba4:	f7fa ff76 	bl	8000a94 <__aeabi_dcmplt>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	f040 80b5 	bne.w	8005d18 <_dtoa_r+0x6b0>
 8005bae:	9b06      	ldr	r3, [sp, #24]
 8005bb0:	1aeb      	subs	r3, r5, r3
 8005bb2:	429e      	cmp	r6, r3
 8005bb4:	f77f af7c 	ble.w	8005ab0 <_dtoa_r+0x448>
 8005bb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	4b2f      	ldr	r3, [pc, #188]	; (8005c7c <_dtoa_r+0x614>)
 8005bc0:	f7fa fcf6 	bl	80005b0 <__aeabi_dmul>
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005bca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bce:	4b2b      	ldr	r3, [pc, #172]	; (8005c7c <_dtoa_r+0x614>)
 8005bd0:	f7fa fcee 	bl	80005b0 <__aeabi_dmul>
 8005bd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bd8:	e7c3      	b.n	8005b62 <_dtoa_r+0x4fa>
 8005bda:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005bde:	f7fa fce7 	bl	80005b0 <__aeabi_dmul>
 8005be2:	9b06      	ldr	r3, [sp, #24]
 8005be4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005be8:	199d      	adds	r5, r3, r6
 8005bea:	461e      	mov	r6, r3
 8005bec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bf0:	f7fa ff8e 	bl	8000b10 <__aeabi_d2iz>
 8005bf4:	9011      	str	r0, [sp, #68]	; 0x44
 8005bf6:	f7fa fc71 	bl	80004dc <__aeabi_i2d>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c02:	f7fa fb1d 	bl	8000240 <__aeabi_dsub>
 8005c06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c0c:	3330      	adds	r3, #48	; 0x30
 8005c0e:	f806 3b01 	strb.w	r3, [r6], #1
 8005c12:	42ae      	cmp	r6, r5
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	d124      	bne.n	8005c64 <_dtoa_r+0x5fc>
 8005c1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c1e:	4b1a      	ldr	r3, [pc, #104]	; (8005c88 <_dtoa_r+0x620>)
 8005c20:	f7fa fb10 	bl	8000244 <__adddf3>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c2c:	f7fa ff50 	bl	8000ad0 <__aeabi_dcmpgt>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	d171      	bne.n	8005d18 <_dtoa_r+0x6b0>
 8005c34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005c38:	2000      	movs	r0, #0
 8005c3a:	4913      	ldr	r1, [pc, #76]	; (8005c88 <_dtoa_r+0x620>)
 8005c3c:	f7fa fb00 	bl	8000240 <__aeabi_dsub>
 8005c40:	4602      	mov	r2, r0
 8005c42:	460b      	mov	r3, r1
 8005c44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c48:	f7fa ff24 	bl	8000a94 <__aeabi_dcmplt>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	f43f af2f 	beq.w	8005ab0 <_dtoa_r+0x448>
 8005c52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005c56:	1e6a      	subs	r2, r5, #1
 8005c58:	2b30      	cmp	r3, #48	; 0x30
 8005c5a:	d001      	beq.n	8005c60 <_dtoa_r+0x5f8>
 8005c5c:	46ba      	mov	sl, r7
 8005c5e:	e04a      	b.n	8005cf6 <_dtoa_r+0x68e>
 8005c60:	4615      	mov	r5, r2
 8005c62:	e7f6      	b.n	8005c52 <_dtoa_r+0x5ea>
 8005c64:	4b05      	ldr	r3, [pc, #20]	; (8005c7c <_dtoa_r+0x614>)
 8005c66:	f7fa fca3 	bl	80005b0 <__aeabi_dmul>
 8005c6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c6e:	e7bd      	b.n	8005bec <_dtoa_r+0x584>
 8005c70:	0800adf0 	.word	0x0800adf0
 8005c74:	0800adc8 	.word	0x0800adc8
 8005c78:	3ff00000 	.word	0x3ff00000
 8005c7c:	40240000 	.word	0x40240000
 8005c80:	401c0000 	.word	0x401c0000
 8005c84:	40140000 	.word	0x40140000
 8005c88:	3fe00000 	.word	0x3fe00000
 8005c8c:	9d06      	ldr	r5, [sp, #24]
 8005c8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c96:	4630      	mov	r0, r6
 8005c98:	4639      	mov	r1, r7
 8005c9a:	f7fa fdb3 	bl	8000804 <__aeabi_ddiv>
 8005c9e:	f7fa ff37 	bl	8000b10 <__aeabi_d2iz>
 8005ca2:	4681      	mov	r9, r0
 8005ca4:	f7fa fc1a 	bl	80004dc <__aeabi_i2d>
 8005ca8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cac:	f7fa fc80 	bl	80005b0 <__aeabi_dmul>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4630      	mov	r0, r6
 8005cb6:	4639      	mov	r1, r7
 8005cb8:	f7fa fac2 	bl	8000240 <__aeabi_dsub>
 8005cbc:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005cc0:	f805 6b01 	strb.w	r6, [r5], #1
 8005cc4:	9e06      	ldr	r6, [sp, #24]
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	1bae      	subs	r6, r5, r6
 8005cca:	45b0      	cmp	r8, r6
 8005ccc:	460b      	mov	r3, r1
 8005cce:	d135      	bne.n	8005d3c <_dtoa_r+0x6d4>
 8005cd0:	f7fa fab8 	bl	8000244 <__adddf3>
 8005cd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cd8:	4606      	mov	r6, r0
 8005cda:	460f      	mov	r7, r1
 8005cdc:	f7fa fef8 	bl	8000ad0 <__aeabi_dcmpgt>
 8005ce0:	b9c8      	cbnz	r0, 8005d16 <_dtoa_r+0x6ae>
 8005ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	4639      	mov	r1, r7
 8005cea:	f7fa fec9 	bl	8000a80 <__aeabi_dcmpeq>
 8005cee:	b110      	cbz	r0, 8005cf6 <_dtoa_r+0x68e>
 8005cf0:	f019 0f01 	tst.w	r9, #1
 8005cf4:	d10f      	bne.n	8005d16 <_dtoa_r+0x6ae>
 8005cf6:	4659      	mov	r1, fp
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	f000 facc 	bl	8006296 <_Bfree>
 8005cfe:	2300      	movs	r3, #0
 8005d00:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005d02:	702b      	strb	r3, [r5, #0]
 8005d04:	f10a 0301 	add.w	r3, sl, #1
 8005d08:	6013      	str	r3, [r2, #0]
 8005d0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f43f acf3 	beq.w	80056f8 <_dtoa_r+0x90>
 8005d12:	601d      	str	r5, [r3, #0]
 8005d14:	e4f0      	b.n	80056f8 <_dtoa_r+0x90>
 8005d16:	4657      	mov	r7, sl
 8005d18:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005d1c:	1e6b      	subs	r3, r5, #1
 8005d1e:	2a39      	cmp	r2, #57	; 0x39
 8005d20:	d106      	bne.n	8005d30 <_dtoa_r+0x6c8>
 8005d22:	9a06      	ldr	r2, [sp, #24]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d107      	bne.n	8005d38 <_dtoa_r+0x6d0>
 8005d28:	2330      	movs	r3, #48	; 0x30
 8005d2a:	7013      	strb	r3, [r2, #0]
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	3701      	adds	r7, #1
 8005d30:	781a      	ldrb	r2, [r3, #0]
 8005d32:	3201      	adds	r2, #1
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	e791      	b.n	8005c5c <_dtoa_r+0x5f4>
 8005d38:	461d      	mov	r5, r3
 8005d3a:	e7ed      	b.n	8005d18 <_dtoa_r+0x6b0>
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	4b99      	ldr	r3, [pc, #612]	; (8005fa4 <_dtoa_r+0x93c>)
 8005d40:	f7fa fc36 	bl	80005b0 <__aeabi_dmul>
 8005d44:	2200      	movs	r2, #0
 8005d46:	2300      	movs	r3, #0
 8005d48:	4606      	mov	r6, r0
 8005d4a:	460f      	mov	r7, r1
 8005d4c:	f7fa fe98 	bl	8000a80 <__aeabi_dcmpeq>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d09e      	beq.n	8005c92 <_dtoa_r+0x62a>
 8005d54:	e7cf      	b.n	8005cf6 <_dtoa_r+0x68e>
 8005d56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d58:	2a00      	cmp	r2, #0
 8005d5a:	f000 8088 	beq.w	8005e6e <_dtoa_r+0x806>
 8005d5e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d60:	2a01      	cmp	r2, #1
 8005d62:	dc6d      	bgt.n	8005e40 <_dtoa_r+0x7d8>
 8005d64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d66:	2a00      	cmp	r2, #0
 8005d68:	d066      	beq.n	8005e38 <_dtoa_r+0x7d0>
 8005d6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d6e:	464d      	mov	r5, r9
 8005d70:	9e08      	ldr	r6, [sp, #32]
 8005d72:	9a07      	ldr	r2, [sp, #28]
 8005d74:	2101      	movs	r1, #1
 8005d76:	441a      	add	r2, r3
 8005d78:	4620      	mov	r0, r4
 8005d7a:	4499      	add	r9, r3
 8005d7c:	9207      	str	r2, [sp, #28]
 8005d7e:	f000 fb2a 	bl	80063d6 <__i2b>
 8005d82:	4607      	mov	r7, r0
 8005d84:	2d00      	cmp	r5, #0
 8005d86:	dd0b      	ble.n	8005da0 <_dtoa_r+0x738>
 8005d88:	9b07      	ldr	r3, [sp, #28]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	dd08      	ble.n	8005da0 <_dtoa_r+0x738>
 8005d8e:	42ab      	cmp	r3, r5
 8005d90:	bfa8      	it	ge
 8005d92:	462b      	movge	r3, r5
 8005d94:	9a07      	ldr	r2, [sp, #28]
 8005d96:	eba9 0903 	sub.w	r9, r9, r3
 8005d9a:	1aed      	subs	r5, r5, r3
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	9307      	str	r3, [sp, #28]
 8005da0:	9b08      	ldr	r3, [sp, #32]
 8005da2:	b1eb      	cbz	r3, 8005de0 <_dtoa_r+0x778>
 8005da4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d065      	beq.n	8005e76 <_dtoa_r+0x80e>
 8005daa:	b18e      	cbz	r6, 8005dd0 <_dtoa_r+0x768>
 8005dac:	4639      	mov	r1, r7
 8005dae:	4632      	mov	r2, r6
 8005db0:	4620      	mov	r0, r4
 8005db2:	f000 fbaf 	bl	8006514 <__pow5mult>
 8005db6:	465a      	mov	r2, fp
 8005db8:	4601      	mov	r1, r0
 8005dba:	4607      	mov	r7, r0
 8005dbc:	4620      	mov	r0, r4
 8005dbe:	f000 fb13 	bl	80063e8 <__multiply>
 8005dc2:	4659      	mov	r1, fp
 8005dc4:	900a      	str	r0, [sp, #40]	; 0x28
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	f000 fa65 	bl	8006296 <_Bfree>
 8005dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dce:	469b      	mov	fp, r3
 8005dd0:	9b08      	ldr	r3, [sp, #32]
 8005dd2:	1b9a      	subs	r2, r3, r6
 8005dd4:	d004      	beq.n	8005de0 <_dtoa_r+0x778>
 8005dd6:	4659      	mov	r1, fp
 8005dd8:	4620      	mov	r0, r4
 8005dda:	f000 fb9b 	bl	8006514 <__pow5mult>
 8005dde:	4683      	mov	fp, r0
 8005de0:	2101      	movs	r1, #1
 8005de2:	4620      	mov	r0, r4
 8005de4:	f000 faf7 	bl	80063d6 <__i2b>
 8005de8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dea:	4606      	mov	r6, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f000 81c6 	beq.w	800617e <_dtoa_r+0xb16>
 8005df2:	461a      	mov	r2, r3
 8005df4:	4601      	mov	r1, r0
 8005df6:	4620      	mov	r0, r4
 8005df8:	f000 fb8c 	bl	8006514 <__pow5mult>
 8005dfc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005dfe:	4606      	mov	r6, r0
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	dc3e      	bgt.n	8005e82 <_dtoa_r+0x81a>
 8005e04:	9b02      	ldr	r3, [sp, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d137      	bne.n	8005e7a <_dtoa_r+0x812>
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d134      	bne.n	8005e7e <_dtoa_r+0x816>
 8005e14:	9b03      	ldr	r3, [sp, #12]
 8005e16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e1a:	0d1b      	lsrs	r3, r3, #20
 8005e1c:	051b      	lsls	r3, r3, #20
 8005e1e:	b12b      	cbz	r3, 8005e2c <_dtoa_r+0x7c4>
 8005e20:	9b07      	ldr	r3, [sp, #28]
 8005e22:	f109 0901 	add.w	r9, r9, #1
 8005e26:	3301      	adds	r3, #1
 8005e28:	9307      	str	r3, [sp, #28]
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	9308      	str	r3, [sp, #32]
 8005e2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d128      	bne.n	8005e86 <_dtoa_r+0x81e>
 8005e34:	2001      	movs	r0, #1
 8005e36:	e02e      	b.n	8005e96 <_dtoa_r+0x82e>
 8005e38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e3a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e3e:	e796      	b.n	8005d6e <_dtoa_r+0x706>
 8005e40:	9b08      	ldr	r3, [sp, #32]
 8005e42:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8005e46:	42b3      	cmp	r3, r6
 8005e48:	bfb7      	itett	lt
 8005e4a:	9b08      	ldrlt	r3, [sp, #32]
 8005e4c:	1b9e      	subge	r6, r3, r6
 8005e4e:	1af2      	sublt	r2, r6, r3
 8005e50:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005e52:	bfbf      	itttt	lt
 8005e54:	9608      	strlt	r6, [sp, #32]
 8005e56:	189b      	addlt	r3, r3, r2
 8005e58:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005e5a:	2600      	movlt	r6, #0
 8005e5c:	f1b8 0f00 	cmp.w	r8, #0
 8005e60:	bfb9      	ittee	lt
 8005e62:	eba9 0508 	sublt.w	r5, r9, r8
 8005e66:	2300      	movlt	r3, #0
 8005e68:	464d      	movge	r5, r9
 8005e6a:	4643      	movge	r3, r8
 8005e6c:	e781      	b.n	8005d72 <_dtoa_r+0x70a>
 8005e6e:	9e08      	ldr	r6, [sp, #32]
 8005e70:	464d      	mov	r5, r9
 8005e72:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005e74:	e786      	b.n	8005d84 <_dtoa_r+0x71c>
 8005e76:	9a08      	ldr	r2, [sp, #32]
 8005e78:	e7ad      	b.n	8005dd6 <_dtoa_r+0x76e>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e7d6      	b.n	8005e2c <_dtoa_r+0x7c4>
 8005e7e:	9b02      	ldr	r3, [sp, #8]
 8005e80:	e7d4      	b.n	8005e2c <_dtoa_r+0x7c4>
 8005e82:	2300      	movs	r3, #0
 8005e84:	9308      	str	r3, [sp, #32]
 8005e86:	6933      	ldr	r3, [r6, #16]
 8005e88:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e8c:	6918      	ldr	r0, [r3, #16]
 8005e8e:	f000 fa54 	bl	800633a <__hi0bits>
 8005e92:	f1c0 0020 	rsb	r0, r0, #32
 8005e96:	9b07      	ldr	r3, [sp, #28]
 8005e98:	4418      	add	r0, r3
 8005e9a:	f010 001f 	ands.w	r0, r0, #31
 8005e9e:	d047      	beq.n	8005f30 <_dtoa_r+0x8c8>
 8005ea0:	f1c0 0320 	rsb	r3, r0, #32
 8005ea4:	2b04      	cmp	r3, #4
 8005ea6:	dd3b      	ble.n	8005f20 <_dtoa_r+0x8b8>
 8005ea8:	9b07      	ldr	r3, [sp, #28]
 8005eaa:	f1c0 001c 	rsb	r0, r0, #28
 8005eae:	4481      	add	r9, r0
 8005eb0:	4405      	add	r5, r0
 8005eb2:	4403      	add	r3, r0
 8005eb4:	9307      	str	r3, [sp, #28]
 8005eb6:	f1b9 0f00 	cmp.w	r9, #0
 8005eba:	dd05      	ble.n	8005ec8 <_dtoa_r+0x860>
 8005ebc:	4659      	mov	r1, fp
 8005ebe:	464a      	mov	r2, r9
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	f000 fb75 	bl	80065b0 <__lshift>
 8005ec6:	4683      	mov	fp, r0
 8005ec8:	9b07      	ldr	r3, [sp, #28]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	dd05      	ble.n	8005eda <_dtoa_r+0x872>
 8005ece:	4631      	mov	r1, r6
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f000 fb6c 	bl	80065b0 <__lshift>
 8005ed8:	4606      	mov	r6, r0
 8005eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005edc:	b353      	cbz	r3, 8005f34 <_dtoa_r+0x8cc>
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4658      	mov	r0, fp
 8005ee2:	f000 fbb9 	bl	8006658 <__mcmp>
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	da24      	bge.n	8005f34 <_dtoa_r+0x8cc>
 8005eea:	2300      	movs	r3, #0
 8005eec:	4659      	mov	r1, fp
 8005eee:	220a      	movs	r2, #10
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 f9e7 	bl	80062c4 <__multadd>
 8005ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ef8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005efc:	4683      	mov	fp, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8144 	beq.w	800618c <_dtoa_r+0xb24>
 8005f04:	2300      	movs	r3, #0
 8005f06:	4639      	mov	r1, r7
 8005f08:	220a      	movs	r2, #10
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	f000 f9da 	bl	80062c4 <__multadd>
 8005f10:	9b04      	ldr	r3, [sp, #16]
 8005f12:	4607      	mov	r7, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	dc4d      	bgt.n	8005fb4 <_dtoa_r+0x94c>
 8005f18:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	dd4a      	ble.n	8005fb4 <_dtoa_r+0x94c>
 8005f1e:	e011      	b.n	8005f44 <_dtoa_r+0x8dc>
 8005f20:	d0c9      	beq.n	8005eb6 <_dtoa_r+0x84e>
 8005f22:	9a07      	ldr	r2, [sp, #28]
 8005f24:	331c      	adds	r3, #28
 8005f26:	441a      	add	r2, r3
 8005f28:	4499      	add	r9, r3
 8005f2a:	441d      	add	r5, r3
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	e7c1      	b.n	8005eb4 <_dtoa_r+0x84c>
 8005f30:	4603      	mov	r3, r0
 8005f32:	e7f6      	b.n	8005f22 <_dtoa_r+0x8ba>
 8005f34:	f1b8 0f00 	cmp.w	r8, #0
 8005f38:	dc36      	bgt.n	8005fa8 <_dtoa_r+0x940>
 8005f3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	dd33      	ble.n	8005fa8 <_dtoa_r+0x940>
 8005f40:	f8cd 8010 	str.w	r8, [sp, #16]
 8005f44:	9b04      	ldr	r3, [sp, #16]
 8005f46:	b963      	cbnz	r3, 8005f62 <_dtoa_r+0x8fa>
 8005f48:	4631      	mov	r1, r6
 8005f4a:	2205      	movs	r2, #5
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	f000 f9b9 	bl	80062c4 <__multadd>
 8005f52:	4601      	mov	r1, r0
 8005f54:	4606      	mov	r6, r0
 8005f56:	4658      	mov	r0, fp
 8005f58:	f000 fb7e 	bl	8006658 <__mcmp>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	f73f add3 	bgt.w	8005b08 <_dtoa_r+0x4a0>
 8005f62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005f64:	9d06      	ldr	r5, [sp, #24]
 8005f66:	ea6f 0a03 	mvn.w	sl, r3
 8005f6a:	f04f 0900 	mov.w	r9, #0
 8005f6e:	4631      	mov	r1, r6
 8005f70:	4620      	mov	r0, r4
 8005f72:	f000 f990 	bl	8006296 <_Bfree>
 8005f76:	2f00      	cmp	r7, #0
 8005f78:	f43f aebd 	beq.w	8005cf6 <_dtoa_r+0x68e>
 8005f7c:	f1b9 0f00 	cmp.w	r9, #0
 8005f80:	d005      	beq.n	8005f8e <_dtoa_r+0x926>
 8005f82:	45b9      	cmp	r9, r7
 8005f84:	d003      	beq.n	8005f8e <_dtoa_r+0x926>
 8005f86:	4649      	mov	r1, r9
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f000 f984 	bl	8006296 <_Bfree>
 8005f8e:	4639      	mov	r1, r7
 8005f90:	4620      	mov	r0, r4
 8005f92:	f000 f980 	bl	8006296 <_Bfree>
 8005f96:	e6ae      	b.n	8005cf6 <_dtoa_r+0x68e>
 8005f98:	2600      	movs	r6, #0
 8005f9a:	4637      	mov	r7, r6
 8005f9c:	e7e1      	b.n	8005f62 <_dtoa_r+0x8fa>
 8005f9e:	46ba      	mov	sl, r7
 8005fa0:	4637      	mov	r7, r6
 8005fa2:	e5b1      	b.n	8005b08 <_dtoa_r+0x4a0>
 8005fa4:	40240000 	.word	0x40240000
 8005fa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005faa:	f8cd 8010 	str.w	r8, [sp, #16]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 80f3 	beq.w	800619a <_dtoa_r+0xb32>
 8005fb4:	2d00      	cmp	r5, #0
 8005fb6:	dd05      	ble.n	8005fc4 <_dtoa_r+0x95c>
 8005fb8:	4639      	mov	r1, r7
 8005fba:	462a      	mov	r2, r5
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	f000 faf7 	bl	80065b0 <__lshift>
 8005fc2:	4607      	mov	r7, r0
 8005fc4:	9b08      	ldr	r3, [sp, #32]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d04c      	beq.n	8006064 <_dtoa_r+0x9fc>
 8005fca:	6879      	ldr	r1, [r7, #4]
 8005fcc:	4620      	mov	r0, r4
 8005fce:	f000 f92e 	bl	800622e <_Balloc>
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	f107 010c 	add.w	r1, r7, #12
 8005fda:	3202      	adds	r2, #2
 8005fdc:	0092      	lsls	r2, r2, #2
 8005fde:	300c      	adds	r0, #12
 8005fe0:	f000 f91a 	bl	8006218 <memcpy>
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	4629      	mov	r1, r5
 8005fe8:	4620      	mov	r0, r4
 8005fea:	f000 fae1 	bl	80065b0 <__lshift>
 8005fee:	46b9      	mov	r9, r7
 8005ff0:	4607      	mov	r7, r0
 8005ff2:	9b06      	ldr	r3, [sp, #24]
 8005ff4:	9307      	str	r3, [sp, #28]
 8005ff6:	9b02      	ldr	r3, [sp, #8]
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	9308      	str	r3, [sp, #32]
 8005ffe:	4631      	mov	r1, r6
 8006000:	4658      	mov	r0, fp
 8006002:	f7ff faa1 	bl	8005548 <quorem>
 8006006:	4649      	mov	r1, r9
 8006008:	4605      	mov	r5, r0
 800600a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800600e:	4658      	mov	r0, fp
 8006010:	f000 fb22 	bl	8006658 <__mcmp>
 8006014:	463a      	mov	r2, r7
 8006016:	9002      	str	r0, [sp, #8]
 8006018:	4631      	mov	r1, r6
 800601a:	4620      	mov	r0, r4
 800601c:	f000 fb36 	bl	800668c <__mdiff>
 8006020:	68c3      	ldr	r3, [r0, #12]
 8006022:	4602      	mov	r2, r0
 8006024:	bb03      	cbnz	r3, 8006068 <_dtoa_r+0xa00>
 8006026:	4601      	mov	r1, r0
 8006028:	9009      	str	r0, [sp, #36]	; 0x24
 800602a:	4658      	mov	r0, fp
 800602c:	f000 fb14 	bl	8006658 <__mcmp>
 8006030:	4603      	mov	r3, r0
 8006032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006034:	4611      	mov	r1, r2
 8006036:	4620      	mov	r0, r4
 8006038:	9309      	str	r3, [sp, #36]	; 0x24
 800603a:	f000 f92c 	bl	8006296 <_Bfree>
 800603e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006040:	b9a3      	cbnz	r3, 800606c <_dtoa_r+0xa04>
 8006042:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006044:	b992      	cbnz	r2, 800606c <_dtoa_r+0xa04>
 8006046:	9a08      	ldr	r2, [sp, #32]
 8006048:	b982      	cbnz	r2, 800606c <_dtoa_r+0xa04>
 800604a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800604e:	d029      	beq.n	80060a4 <_dtoa_r+0xa3c>
 8006050:	9b02      	ldr	r3, [sp, #8]
 8006052:	2b00      	cmp	r3, #0
 8006054:	dd01      	ble.n	800605a <_dtoa_r+0x9f2>
 8006056:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800605a:	9b07      	ldr	r3, [sp, #28]
 800605c:	1c5d      	adds	r5, r3, #1
 800605e:	f883 8000 	strb.w	r8, [r3]
 8006062:	e784      	b.n	8005f6e <_dtoa_r+0x906>
 8006064:	4638      	mov	r0, r7
 8006066:	e7c2      	b.n	8005fee <_dtoa_r+0x986>
 8006068:	2301      	movs	r3, #1
 800606a:	e7e3      	b.n	8006034 <_dtoa_r+0x9cc>
 800606c:	9a02      	ldr	r2, [sp, #8]
 800606e:	2a00      	cmp	r2, #0
 8006070:	db04      	blt.n	800607c <_dtoa_r+0xa14>
 8006072:	d123      	bne.n	80060bc <_dtoa_r+0xa54>
 8006074:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006076:	bb0a      	cbnz	r2, 80060bc <_dtoa_r+0xa54>
 8006078:	9a08      	ldr	r2, [sp, #32]
 800607a:	b9fa      	cbnz	r2, 80060bc <_dtoa_r+0xa54>
 800607c:	2b00      	cmp	r3, #0
 800607e:	ddec      	ble.n	800605a <_dtoa_r+0x9f2>
 8006080:	4659      	mov	r1, fp
 8006082:	2201      	movs	r2, #1
 8006084:	4620      	mov	r0, r4
 8006086:	f000 fa93 	bl	80065b0 <__lshift>
 800608a:	4631      	mov	r1, r6
 800608c:	4683      	mov	fp, r0
 800608e:	f000 fae3 	bl	8006658 <__mcmp>
 8006092:	2800      	cmp	r0, #0
 8006094:	dc03      	bgt.n	800609e <_dtoa_r+0xa36>
 8006096:	d1e0      	bne.n	800605a <_dtoa_r+0x9f2>
 8006098:	f018 0f01 	tst.w	r8, #1
 800609c:	d0dd      	beq.n	800605a <_dtoa_r+0x9f2>
 800609e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80060a2:	d1d8      	bne.n	8006056 <_dtoa_r+0x9ee>
 80060a4:	9b07      	ldr	r3, [sp, #28]
 80060a6:	9a07      	ldr	r2, [sp, #28]
 80060a8:	1c5d      	adds	r5, r3, #1
 80060aa:	2339      	movs	r3, #57	; 0x39
 80060ac:	7013      	strb	r3, [r2, #0]
 80060ae:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060b2:	1e6a      	subs	r2, r5, #1
 80060b4:	2b39      	cmp	r3, #57	; 0x39
 80060b6:	d04d      	beq.n	8006154 <_dtoa_r+0xaec>
 80060b8:	3301      	adds	r3, #1
 80060ba:	e052      	b.n	8006162 <_dtoa_r+0xafa>
 80060bc:	9a07      	ldr	r2, [sp, #28]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f102 0501 	add.w	r5, r2, #1
 80060c4:	dd06      	ble.n	80060d4 <_dtoa_r+0xa6c>
 80060c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80060ca:	d0eb      	beq.n	80060a4 <_dtoa_r+0xa3c>
 80060cc:	f108 0801 	add.w	r8, r8, #1
 80060d0:	9b07      	ldr	r3, [sp, #28]
 80060d2:	e7c4      	b.n	800605e <_dtoa_r+0x9f6>
 80060d4:	9b06      	ldr	r3, [sp, #24]
 80060d6:	9a04      	ldr	r2, [sp, #16]
 80060d8:	1aeb      	subs	r3, r5, r3
 80060da:	4293      	cmp	r3, r2
 80060dc:	f805 8c01 	strb.w	r8, [r5, #-1]
 80060e0:	d021      	beq.n	8006126 <_dtoa_r+0xabe>
 80060e2:	4659      	mov	r1, fp
 80060e4:	2300      	movs	r3, #0
 80060e6:	220a      	movs	r2, #10
 80060e8:	4620      	mov	r0, r4
 80060ea:	f000 f8eb 	bl	80062c4 <__multadd>
 80060ee:	45b9      	cmp	r9, r7
 80060f0:	4683      	mov	fp, r0
 80060f2:	f04f 0300 	mov.w	r3, #0
 80060f6:	f04f 020a 	mov.w	r2, #10
 80060fa:	4649      	mov	r1, r9
 80060fc:	4620      	mov	r0, r4
 80060fe:	d105      	bne.n	800610c <_dtoa_r+0xaa4>
 8006100:	f000 f8e0 	bl	80062c4 <__multadd>
 8006104:	4681      	mov	r9, r0
 8006106:	4607      	mov	r7, r0
 8006108:	9507      	str	r5, [sp, #28]
 800610a:	e778      	b.n	8005ffe <_dtoa_r+0x996>
 800610c:	f000 f8da 	bl	80062c4 <__multadd>
 8006110:	4639      	mov	r1, r7
 8006112:	4681      	mov	r9, r0
 8006114:	2300      	movs	r3, #0
 8006116:	220a      	movs	r2, #10
 8006118:	4620      	mov	r0, r4
 800611a:	f000 f8d3 	bl	80062c4 <__multadd>
 800611e:	4607      	mov	r7, r0
 8006120:	e7f2      	b.n	8006108 <_dtoa_r+0xaa0>
 8006122:	f04f 0900 	mov.w	r9, #0
 8006126:	4659      	mov	r1, fp
 8006128:	2201      	movs	r2, #1
 800612a:	4620      	mov	r0, r4
 800612c:	f000 fa40 	bl	80065b0 <__lshift>
 8006130:	4631      	mov	r1, r6
 8006132:	4683      	mov	fp, r0
 8006134:	f000 fa90 	bl	8006658 <__mcmp>
 8006138:	2800      	cmp	r0, #0
 800613a:	dcb8      	bgt.n	80060ae <_dtoa_r+0xa46>
 800613c:	d102      	bne.n	8006144 <_dtoa_r+0xadc>
 800613e:	f018 0f01 	tst.w	r8, #1
 8006142:	d1b4      	bne.n	80060ae <_dtoa_r+0xa46>
 8006144:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006148:	1e6a      	subs	r2, r5, #1
 800614a:	2b30      	cmp	r3, #48	; 0x30
 800614c:	f47f af0f 	bne.w	8005f6e <_dtoa_r+0x906>
 8006150:	4615      	mov	r5, r2
 8006152:	e7f7      	b.n	8006144 <_dtoa_r+0xadc>
 8006154:	9b06      	ldr	r3, [sp, #24]
 8006156:	4293      	cmp	r3, r2
 8006158:	d105      	bne.n	8006166 <_dtoa_r+0xafe>
 800615a:	2331      	movs	r3, #49	; 0x31
 800615c:	9a06      	ldr	r2, [sp, #24]
 800615e:	f10a 0a01 	add.w	sl, sl, #1
 8006162:	7013      	strb	r3, [r2, #0]
 8006164:	e703      	b.n	8005f6e <_dtoa_r+0x906>
 8006166:	4615      	mov	r5, r2
 8006168:	e7a1      	b.n	80060ae <_dtoa_r+0xa46>
 800616a:	4b17      	ldr	r3, [pc, #92]	; (80061c8 <_dtoa_r+0xb60>)
 800616c:	f7ff bae1 	b.w	8005732 <_dtoa_r+0xca>
 8006170:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006172:	2b00      	cmp	r3, #0
 8006174:	f47f aabb 	bne.w	80056ee <_dtoa_r+0x86>
 8006178:	4b14      	ldr	r3, [pc, #80]	; (80061cc <_dtoa_r+0xb64>)
 800617a:	f7ff bada 	b.w	8005732 <_dtoa_r+0xca>
 800617e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006180:	2b01      	cmp	r3, #1
 8006182:	f77f ae3f 	ble.w	8005e04 <_dtoa_r+0x79c>
 8006186:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006188:	9308      	str	r3, [sp, #32]
 800618a:	e653      	b.n	8005e34 <_dtoa_r+0x7cc>
 800618c:	9b04      	ldr	r3, [sp, #16]
 800618e:	2b00      	cmp	r3, #0
 8006190:	dc03      	bgt.n	800619a <_dtoa_r+0xb32>
 8006192:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006194:	2b02      	cmp	r3, #2
 8006196:	f73f aed5 	bgt.w	8005f44 <_dtoa_r+0x8dc>
 800619a:	9d06      	ldr	r5, [sp, #24]
 800619c:	4631      	mov	r1, r6
 800619e:	4658      	mov	r0, fp
 80061a0:	f7ff f9d2 	bl	8005548 <quorem>
 80061a4:	9b06      	ldr	r3, [sp, #24]
 80061a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80061aa:	f805 8b01 	strb.w	r8, [r5], #1
 80061ae:	9a04      	ldr	r2, [sp, #16]
 80061b0:	1aeb      	subs	r3, r5, r3
 80061b2:	429a      	cmp	r2, r3
 80061b4:	ddb5      	ble.n	8006122 <_dtoa_r+0xaba>
 80061b6:	4659      	mov	r1, fp
 80061b8:	2300      	movs	r3, #0
 80061ba:	220a      	movs	r2, #10
 80061bc:	4620      	mov	r0, r4
 80061be:	f000 f881 	bl	80062c4 <__multadd>
 80061c2:	4683      	mov	fp, r0
 80061c4:	e7ea      	b.n	800619c <_dtoa_r+0xb34>
 80061c6:	bf00      	nop
 80061c8:	0800ad90 	.word	0x0800ad90
 80061cc:	0800adb4 	.word	0x0800adb4

080061d0 <_localeconv_r>:
 80061d0:	4b04      	ldr	r3, [pc, #16]	; (80061e4 <_localeconv_r+0x14>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6a18      	ldr	r0, [r3, #32]
 80061d6:	4b04      	ldr	r3, [pc, #16]	; (80061e8 <_localeconv_r+0x18>)
 80061d8:	2800      	cmp	r0, #0
 80061da:	bf08      	it	eq
 80061dc:	4618      	moveq	r0, r3
 80061de:	30f0      	adds	r0, #240	; 0xf0
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	20000048 	.word	0x20000048
 80061e8:	200000ac 	.word	0x200000ac

080061ec <malloc>:
 80061ec:	4b02      	ldr	r3, [pc, #8]	; (80061f8 <malloc+0xc>)
 80061ee:	4601      	mov	r1, r0
 80061f0:	6818      	ldr	r0, [r3, #0]
 80061f2:	f000 bb53 	b.w	800689c <_malloc_r>
 80061f6:	bf00      	nop
 80061f8:	20000048 	.word	0x20000048

080061fc <memchr>:
 80061fc:	b510      	push	{r4, lr}
 80061fe:	b2c9      	uxtb	r1, r1
 8006200:	4402      	add	r2, r0
 8006202:	4290      	cmp	r0, r2
 8006204:	4603      	mov	r3, r0
 8006206:	d101      	bne.n	800620c <memchr+0x10>
 8006208:	2300      	movs	r3, #0
 800620a:	e003      	b.n	8006214 <memchr+0x18>
 800620c:	781c      	ldrb	r4, [r3, #0]
 800620e:	3001      	adds	r0, #1
 8006210:	428c      	cmp	r4, r1
 8006212:	d1f6      	bne.n	8006202 <memchr+0x6>
 8006214:	4618      	mov	r0, r3
 8006216:	bd10      	pop	{r4, pc}

08006218 <memcpy>:
 8006218:	b510      	push	{r4, lr}
 800621a:	1e43      	subs	r3, r0, #1
 800621c:	440a      	add	r2, r1
 800621e:	4291      	cmp	r1, r2
 8006220:	d100      	bne.n	8006224 <memcpy+0xc>
 8006222:	bd10      	pop	{r4, pc}
 8006224:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006228:	f803 4f01 	strb.w	r4, [r3, #1]!
 800622c:	e7f7      	b.n	800621e <memcpy+0x6>

0800622e <_Balloc>:
 800622e:	b570      	push	{r4, r5, r6, lr}
 8006230:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006232:	4604      	mov	r4, r0
 8006234:	460e      	mov	r6, r1
 8006236:	b93d      	cbnz	r5, 8006248 <_Balloc+0x1a>
 8006238:	2010      	movs	r0, #16
 800623a:	f7ff ffd7 	bl	80061ec <malloc>
 800623e:	6260      	str	r0, [r4, #36]	; 0x24
 8006240:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006244:	6005      	str	r5, [r0, #0]
 8006246:	60c5      	str	r5, [r0, #12]
 8006248:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800624a:	68eb      	ldr	r3, [r5, #12]
 800624c:	b183      	cbz	r3, 8006270 <_Balloc+0x42>
 800624e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006256:	b9b8      	cbnz	r0, 8006288 <_Balloc+0x5a>
 8006258:	2101      	movs	r1, #1
 800625a:	fa01 f506 	lsl.w	r5, r1, r6
 800625e:	1d6a      	adds	r2, r5, #5
 8006260:	0092      	lsls	r2, r2, #2
 8006262:	4620      	mov	r0, r4
 8006264:	f000 fabf 	bl	80067e6 <_calloc_r>
 8006268:	b160      	cbz	r0, 8006284 <_Balloc+0x56>
 800626a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800626e:	e00e      	b.n	800628e <_Balloc+0x60>
 8006270:	2221      	movs	r2, #33	; 0x21
 8006272:	2104      	movs	r1, #4
 8006274:	4620      	mov	r0, r4
 8006276:	f000 fab6 	bl	80067e6 <_calloc_r>
 800627a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800627c:	60e8      	str	r0, [r5, #12]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1e4      	bne.n	800624e <_Balloc+0x20>
 8006284:	2000      	movs	r0, #0
 8006286:	bd70      	pop	{r4, r5, r6, pc}
 8006288:	6802      	ldr	r2, [r0, #0]
 800628a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800628e:	2300      	movs	r3, #0
 8006290:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006294:	e7f7      	b.n	8006286 <_Balloc+0x58>

08006296 <_Bfree>:
 8006296:	b570      	push	{r4, r5, r6, lr}
 8006298:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800629a:	4606      	mov	r6, r0
 800629c:	460d      	mov	r5, r1
 800629e:	b93c      	cbnz	r4, 80062b0 <_Bfree+0x1a>
 80062a0:	2010      	movs	r0, #16
 80062a2:	f7ff ffa3 	bl	80061ec <malloc>
 80062a6:	6270      	str	r0, [r6, #36]	; 0x24
 80062a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062ac:	6004      	str	r4, [r0, #0]
 80062ae:	60c4      	str	r4, [r0, #12]
 80062b0:	b13d      	cbz	r5, 80062c2 <_Bfree+0x2c>
 80062b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80062b4:	686a      	ldr	r2, [r5, #4]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062bc:	6029      	str	r1, [r5, #0]
 80062be:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80062c2:	bd70      	pop	{r4, r5, r6, pc}

080062c4 <__multadd>:
 80062c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062c8:	461f      	mov	r7, r3
 80062ca:	4606      	mov	r6, r0
 80062cc:	460c      	mov	r4, r1
 80062ce:	2300      	movs	r3, #0
 80062d0:	690d      	ldr	r5, [r1, #16]
 80062d2:	f101 0c14 	add.w	ip, r1, #20
 80062d6:	f8dc 0000 	ldr.w	r0, [ip]
 80062da:	3301      	adds	r3, #1
 80062dc:	b281      	uxth	r1, r0
 80062de:	fb02 7101 	mla	r1, r2, r1, r7
 80062e2:	0c00      	lsrs	r0, r0, #16
 80062e4:	0c0f      	lsrs	r7, r1, #16
 80062e6:	fb02 7000 	mla	r0, r2, r0, r7
 80062ea:	b289      	uxth	r1, r1
 80062ec:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80062f0:	429d      	cmp	r5, r3
 80062f2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80062f6:	f84c 1b04 	str.w	r1, [ip], #4
 80062fa:	dcec      	bgt.n	80062d6 <__multadd+0x12>
 80062fc:	b1d7      	cbz	r7, 8006334 <__multadd+0x70>
 80062fe:	68a3      	ldr	r3, [r4, #8]
 8006300:	42ab      	cmp	r3, r5
 8006302:	dc12      	bgt.n	800632a <__multadd+0x66>
 8006304:	6861      	ldr	r1, [r4, #4]
 8006306:	4630      	mov	r0, r6
 8006308:	3101      	adds	r1, #1
 800630a:	f7ff ff90 	bl	800622e <_Balloc>
 800630e:	4680      	mov	r8, r0
 8006310:	6922      	ldr	r2, [r4, #16]
 8006312:	f104 010c 	add.w	r1, r4, #12
 8006316:	3202      	adds	r2, #2
 8006318:	0092      	lsls	r2, r2, #2
 800631a:	300c      	adds	r0, #12
 800631c:	f7ff ff7c 	bl	8006218 <memcpy>
 8006320:	4621      	mov	r1, r4
 8006322:	4630      	mov	r0, r6
 8006324:	f7ff ffb7 	bl	8006296 <_Bfree>
 8006328:	4644      	mov	r4, r8
 800632a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800632e:	3501      	adds	r5, #1
 8006330:	615f      	str	r7, [r3, #20]
 8006332:	6125      	str	r5, [r4, #16]
 8006334:	4620      	mov	r0, r4
 8006336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800633a <__hi0bits>:
 800633a:	0c02      	lsrs	r2, r0, #16
 800633c:	0412      	lsls	r2, r2, #16
 800633e:	4603      	mov	r3, r0
 8006340:	b9b2      	cbnz	r2, 8006370 <__hi0bits+0x36>
 8006342:	0403      	lsls	r3, r0, #16
 8006344:	2010      	movs	r0, #16
 8006346:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800634a:	bf04      	itt	eq
 800634c:	021b      	lsleq	r3, r3, #8
 800634e:	3008      	addeq	r0, #8
 8006350:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006354:	bf04      	itt	eq
 8006356:	011b      	lsleq	r3, r3, #4
 8006358:	3004      	addeq	r0, #4
 800635a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800635e:	bf04      	itt	eq
 8006360:	009b      	lsleq	r3, r3, #2
 8006362:	3002      	addeq	r0, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	db06      	blt.n	8006376 <__hi0bits+0x3c>
 8006368:	005b      	lsls	r3, r3, #1
 800636a:	d503      	bpl.n	8006374 <__hi0bits+0x3a>
 800636c:	3001      	adds	r0, #1
 800636e:	4770      	bx	lr
 8006370:	2000      	movs	r0, #0
 8006372:	e7e8      	b.n	8006346 <__hi0bits+0xc>
 8006374:	2020      	movs	r0, #32
 8006376:	4770      	bx	lr

08006378 <__lo0bits>:
 8006378:	6803      	ldr	r3, [r0, #0]
 800637a:	4601      	mov	r1, r0
 800637c:	f013 0207 	ands.w	r2, r3, #7
 8006380:	d00b      	beq.n	800639a <__lo0bits+0x22>
 8006382:	07da      	lsls	r2, r3, #31
 8006384:	d423      	bmi.n	80063ce <__lo0bits+0x56>
 8006386:	0798      	lsls	r0, r3, #30
 8006388:	bf49      	itett	mi
 800638a:	085b      	lsrmi	r3, r3, #1
 800638c:	089b      	lsrpl	r3, r3, #2
 800638e:	2001      	movmi	r0, #1
 8006390:	600b      	strmi	r3, [r1, #0]
 8006392:	bf5c      	itt	pl
 8006394:	600b      	strpl	r3, [r1, #0]
 8006396:	2002      	movpl	r0, #2
 8006398:	4770      	bx	lr
 800639a:	b298      	uxth	r0, r3
 800639c:	b9a8      	cbnz	r0, 80063ca <__lo0bits+0x52>
 800639e:	2010      	movs	r0, #16
 80063a0:	0c1b      	lsrs	r3, r3, #16
 80063a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80063a6:	bf04      	itt	eq
 80063a8:	0a1b      	lsreq	r3, r3, #8
 80063aa:	3008      	addeq	r0, #8
 80063ac:	071a      	lsls	r2, r3, #28
 80063ae:	bf04      	itt	eq
 80063b0:	091b      	lsreq	r3, r3, #4
 80063b2:	3004      	addeq	r0, #4
 80063b4:	079a      	lsls	r2, r3, #30
 80063b6:	bf04      	itt	eq
 80063b8:	089b      	lsreq	r3, r3, #2
 80063ba:	3002      	addeq	r0, #2
 80063bc:	07da      	lsls	r2, r3, #31
 80063be:	d402      	bmi.n	80063c6 <__lo0bits+0x4e>
 80063c0:	085b      	lsrs	r3, r3, #1
 80063c2:	d006      	beq.n	80063d2 <__lo0bits+0x5a>
 80063c4:	3001      	adds	r0, #1
 80063c6:	600b      	str	r3, [r1, #0]
 80063c8:	4770      	bx	lr
 80063ca:	4610      	mov	r0, r2
 80063cc:	e7e9      	b.n	80063a2 <__lo0bits+0x2a>
 80063ce:	2000      	movs	r0, #0
 80063d0:	4770      	bx	lr
 80063d2:	2020      	movs	r0, #32
 80063d4:	4770      	bx	lr

080063d6 <__i2b>:
 80063d6:	b510      	push	{r4, lr}
 80063d8:	460c      	mov	r4, r1
 80063da:	2101      	movs	r1, #1
 80063dc:	f7ff ff27 	bl	800622e <_Balloc>
 80063e0:	2201      	movs	r2, #1
 80063e2:	6144      	str	r4, [r0, #20]
 80063e4:	6102      	str	r2, [r0, #16]
 80063e6:	bd10      	pop	{r4, pc}

080063e8 <__multiply>:
 80063e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ec:	4614      	mov	r4, r2
 80063ee:	690a      	ldr	r2, [r1, #16]
 80063f0:	6923      	ldr	r3, [r4, #16]
 80063f2:	4688      	mov	r8, r1
 80063f4:	429a      	cmp	r2, r3
 80063f6:	bfbe      	ittt	lt
 80063f8:	460b      	movlt	r3, r1
 80063fa:	46a0      	movlt	r8, r4
 80063fc:	461c      	movlt	r4, r3
 80063fe:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006402:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006406:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800640a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800640e:	eb07 0609 	add.w	r6, r7, r9
 8006412:	42b3      	cmp	r3, r6
 8006414:	bfb8      	it	lt
 8006416:	3101      	addlt	r1, #1
 8006418:	f7ff ff09 	bl	800622e <_Balloc>
 800641c:	f100 0514 	add.w	r5, r0, #20
 8006420:	462b      	mov	r3, r5
 8006422:	2200      	movs	r2, #0
 8006424:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006428:	4573      	cmp	r3, lr
 800642a:	d316      	bcc.n	800645a <__multiply+0x72>
 800642c:	f104 0214 	add.w	r2, r4, #20
 8006430:	f108 0114 	add.w	r1, r8, #20
 8006434:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006438:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	9b00      	ldr	r3, [sp, #0]
 8006440:	9201      	str	r2, [sp, #4]
 8006442:	4293      	cmp	r3, r2
 8006444:	d80c      	bhi.n	8006460 <__multiply+0x78>
 8006446:	2e00      	cmp	r6, #0
 8006448:	dd03      	ble.n	8006452 <__multiply+0x6a>
 800644a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800644e:	2b00      	cmp	r3, #0
 8006450:	d05d      	beq.n	800650e <__multiply+0x126>
 8006452:	6106      	str	r6, [r0, #16]
 8006454:	b003      	add	sp, #12
 8006456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800645a:	f843 2b04 	str.w	r2, [r3], #4
 800645e:	e7e3      	b.n	8006428 <__multiply+0x40>
 8006460:	f8b2 b000 	ldrh.w	fp, [r2]
 8006464:	f1bb 0f00 	cmp.w	fp, #0
 8006468:	d023      	beq.n	80064b2 <__multiply+0xca>
 800646a:	4689      	mov	r9, r1
 800646c:	46ac      	mov	ip, r5
 800646e:	f04f 0800 	mov.w	r8, #0
 8006472:	f859 4b04 	ldr.w	r4, [r9], #4
 8006476:	f8dc a000 	ldr.w	sl, [ip]
 800647a:	b2a3      	uxth	r3, r4
 800647c:	fa1f fa8a 	uxth.w	sl, sl
 8006480:	fb0b a303 	mla	r3, fp, r3, sl
 8006484:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006488:	f8dc 4000 	ldr.w	r4, [ip]
 800648c:	4443      	add	r3, r8
 800648e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006492:	fb0b 840a 	mla	r4, fp, sl, r8
 8006496:	46e2      	mov	sl, ip
 8006498:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800649c:	b29b      	uxth	r3, r3
 800649e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80064a2:	454f      	cmp	r7, r9
 80064a4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80064a8:	f84a 3b04 	str.w	r3, [sl], #4
 80064ac:	d82b      	bhi.n	8006506 <__multiply+0x11e>
 80064ae:	f8cc 8004 	str.w	r8, [ip, #4]
 80064b2:	9b01      	ldr	r3, [sp, #4]
 80064b4:	3204      	adds	r2, #4
 80064b6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80064ba:	f1ba 0f00 	cmp.w	sl, #0
 80064be:	d020      	beq.n	8006502 <__multiply+0x11a>
 80064c0:	4689      	mov	r9, r1
 80064c2:	46a8      	mov	r8, r5
 80064c4:	f04f 0b00 	mov.w	fp, #0
 80064c8:	682b      	ldr	r3, [r5, #0]
 80064ca:	f8b9 c000 	ldrh.w	ip, [r9]
 80064ce:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	fb0a 440c 	mla	r4, sl, ip, r4
 80064d8:	46c4      	mov	ip, r8
 80064da:	445c      	add	r4, fp
 80064dc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80064e0:	f84c 3b04 	str.w	r3, [ip], #4
 80064e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80064e8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80064ec:	0c1b      	lsrs	r3, r3, #16
 80064ee:	fb0a b303 	mla	r3, sl, r3, fp
 80064f2:	454f      	cmp	r7, r9
 80064f4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80064f8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80064fc:	d805      	bhi.n	800650a <__multiply+0x122>
 80064fe:	f8c8 3004 	str.w	r3, [r8, #4]
 8006502:	3504      	adds	r5, #4
 8006504:	e79b      	b.n	800643e <__multiply+0x56>
 8006506:	46d4      	mov	ip, sl
 8006508:	e7b3      	b.n	8006472 <__multiply+0x8a>
 800650a:	46e0      	mov	r8, ip
 800650c:	e7dd      	b.n	80064ca <__multiply+0xe2>
 800650e:	3e01      	subs	r6, #1
 8006510:	e799      	b.n	8006446 <__multiply+0x5e>
	...

08006514 <__pow5mult>:
 8006514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006518:	4615      	mov	r5, r2
 800651a:	f012 0203 	ands.w	r2, r2, #3
 800651e:	4606      	mov	r6, r0
 8006520:	460f      	mov	r7, r1
 8006522:	d007      	beq.n	8006534 <__pow5mult+0x20>
 8006524:	4c21      	ldr	r4, [pc, #132]	; (80065ac <__pow5mult+0x98>)
 8006526:	3a01      	subs	r2, #1
 8006528:	2300      	movs	r3, #0
 800652a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800652e:	f7ff fec9 	bl	80062c4 <__multadd>
 8006532:	4607      	mov	r7, r0
 8006534:	10ad      	asrs	r5, r5, #2
 8006536:	d035      	beq.n	80065a4 <__pow5mult+0x90>
 8006538:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800653a:	b93c      	cbnz	r4, 800654c <__pow5mult+0x38>
 800653c:	2010      	movs	r0, #16
 800653e:	f7ff fe55 	bl	80061ec <malloc>
 8006542:	6270      	str	r0, [r6, #36]	; 0x24
 8006544:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006548:	6004      	str	r4, [r0, #0]
 800654a:	60c4      	str	r4, [r0, #12]
 800654c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006550:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006554:	b94c      	cbnz	r4, 800656a <__pow5mult+0x56>
 8006556:	f240 2171 	movw	r1, #625	; 0x271
 800655a:	4630      	mov	r0, r6
 800655c:	f7ff ff3b 	bl	80063d6 <__i2b>
 8006560:	2300      	movs	r3, #0
 8006562:	4604      	mov	r4, r0
 8006564:	f8c8 0008 	str.w	r0, [r8, #8]
 8006568:	6003      	str	r3, [r0, #0]
 800656a:	f04f 0800 	mov.w	r8, #0
 800656e:	07eb      	lsls	r3, r5, #31
 8006570:	d50a      	bpl.n	8006588 <__pow5mult+0x74>
 8006572:	4639      	mov	r1, r7
 8006574:	4622      	mov	r2, r4
 8006576:	4630      	mov	r0, r6
 8006578:	f7ff ff36 	bl	80063e8 <__multiply>
 800657c:	4681      	mov	r9, r0
 800657e:	4639      	mov	r1, r7
 8006580:	4630      	mov	r0, r6
 8006582:	f7ff fe88 	bl	8006296 <_Bfree>
 8006586:	464f      	mov	r7, r9
 8006588:	106d      	asrs	r5, r5, #1
 800658a:	d00b      	beq.n	80065a4 <__pow5mult+0x90>
 800658c:	6820      	ldr	r0, [r4, #0]
 800658e:	b938      	cbnz	r0, 80065a0 <__pow5mult+0x8c>
 8006590:	4622      	mov	r2, r4
 8006592:	4621      	mov	r1, r4
 8006594:	4630      	mov	r0, r6
 8006596:	f7ff ff27 	bl	80063e8 <__multiply>
 800659a:	6020      	str	r0, [r4, #0]
 800659c:	f8c0 8000 	str.w	r8, [r0]
 80065a0:	4604      	mov	r4, r0
 80065a2:	e7e4      	b.n	800656e <__pow5mult+0x5a>
 80065a4:	4638      	mov	r0, r7
 80065a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065aa:	bf00      	nop
 80065ac:	0800aeb8 	.word	0x0800aeb8

080065b0 <__lshift>:
 80065b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065b4:	460c      	mov	r4, r1
 80065b6:	4607      	mov	r7, r0
 80065b8:	4616      	mov	r6, r2
 80065ba:	6923      	ldr	r3, [r4, #16]
 80065bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065c0:	eb0a 0903 	add.w	r9, sl, r3
 80065c4:	6849      	ldr	r1, [r1, #4]
 80065c6:	68a3      	ldr	r3, [r4, #8]
 80065c8:	f109 0501 	add.w	r5, r9, #1
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	db32      	blt.n	8006636 <__lshift+0x86>
 80065d0:	4638      	mov	r0, r7
 80065d2:	f7ff fe2c 	bl	800622e <_Balloc>
 80065d6:	2300      	movs	r3, #0
 80065d8:	4680      	mov	r8, r0
 80065da:	461a      	mov	r2, r3
 80065dc:	f100 0114 	add.w	r1, r0, #20
 80065e0:	4553      	cmp	r3, sl
 80065e2:	db2b      	blt.n	800663c <__lshift+0x8c>
 80065e4:	6920      	ldr	r0, [r4, #16]
 80065e6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065ea:	f104 0314 	add.w	r3, r4, #20
 80065ee:	f016 021f 	ands.w	r2, r6, #31
 80065f2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065f6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065fa:	d025      	beq.n	8006648 <__lshift+0x98>
 80065fc:	2000      	movs	r0, #0
 80065fe:	f1c2 0e20 	rsb	lr, r2, #32
 8006602:	468a      	mov	sl, r1
 8006604:	681e      	ldr	r6, [r3, #0]
 8006606:	4096      	lsls	r6, r2
 8006608:	4330      	orrs	r0, r6
 800660a:	f84a 0b04 	str.w	r0, [sl], #4
 800660e:	f853 0b04 	ldr.w	r0, [r3], #4
 8006612:	459c      	cmp	ip, r3
 8006614:	fa20 f00e 	lsr.w	r0, r0, lr
 8006618:	d814      	bhi.n	8006644 <__lshift+0x94>
 800661a:	6048      	str	r0, [r1, #4]
 800661c:	b108      	cbz	r0, 8006622 <__lshift+0x72>
 800661e:	f109 0502 	add.w	r5, r9, #2
 8006622:	3d01      	subs	r5, #1
 8006624:	4638      	mov	r0, r7
 8006626:	f8c8 5010 	str.w	r5, [r8, #16]
 800662a:	4621      	mov	r1, r4
 800662c:	f7ff fe33 	bl	8006296 <_Bfree>
 8006630:	4640      	mov	r0, r8
 8006632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006636:	3101      	adds	r1, #1
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	e7c7      	b.n	80065cc <__lshift+0x1c>
 800663c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006640:	3301      	adds	r3, #1
 8006642:	e7cd      	b.n	80065e0 <__lshift+0x30>
 8006644:	4651      	mov	r1, sl
 8006646:	e7dc      	b.n	8006602 <__lshift+0x52>
 8006648:	3904      	subs	r1, #4
 800664a:	f853 2b04 	ldr.w	r2, [r3], #4
 800664e:	459c      	cmp	ip, r3
 8006650:	f841 2f04 	str.w	r2, [r1, #4]!
 8006654:	d8f9      	bhi.n	800664a <__lshift+0x9a>
 8006656:	e7e4      	b.n	8006622 <__lshift+0x72>

08006658 <__mcmp>:
 8006658:	6903      	ldr	r3, [r0, #16]
 800665a:	690a      	ldr	r2, [r1, #16]
 800665c:	b530      	push	{r4, r5, lr}
 800665e:	1a9b      	subs	r3, r3, r2
 8006660:	d10c      	bne.n	800667c <__mcmp+0x24>
 8006662:	0092      	lsls	r2, r2, #2
 8006664:	3014      	adds	r0, #20
 8006666:	3114      	adds	r1, #20
 8006668:	1884      	adds	r4, r0, r2
 800666a:	4411      	add	r1, r2
 800666c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006670:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006674:	4295      	cmp	r5, r2
 8006676:	d003      	beq.n	8006680 <__mcmp+0x28>
 8006678:	d305      	bcc.n	8006686 <__mcmp+0x2e>
 800667a:	2301      	movs	r3, #1
 800667c:	4618      	mov	r0, r3
 800667e:	bd30      	pop	{r4, r5, pc}
 8006680:	42a0      	cmp	r0, r4
 8006682:	d3f3      	bcc.n	800666c <__mcmp+0x14>
 8006684:	e7fa      	b.n	800667c <__mcmp+0x24>
 8006686:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800668a:	e7f7      	b.n	800667c <__mcmp+0x24>

0800668c <__mdiff>:
 800668c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006690:	460d      	mov	r5, r1
 8006692:	4607      	mov	r7, r0
 8006694:	4611      	mov	r1, r2
 8006696:	4628      	mov	r0, r5
 8006698:	4614      	mov	r4, r2
 800669a:	f7ff ffdd 	bl	8006658 <__mcmp>
 800669e:	1e06      	subs	r6, r0, #0
 80066a0:	d108      	bne.n	80066b4 <__mdiff+0x28>
 80066a2:	4631      	mov	r1, r6
 80066a4:	4638      	mov	r0, r7
 80066a6:	f7ff fdc2 	bl	800622e <_Balloc>
 80066aa:	2301      	movs	r3, #1
 80066ac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80066b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066b4:	bfa4      	itt	ge
 80066b6:	4623      	movge	r3, r4
 80066b8:	462c      	movge	r4, r5
 80066ba:	4638      	mov	r0, r7
 80066bc:	6861      	ldr	r1, [r4, #4]
 80066be:	bfa6      	itte	ge
 80066c0:	461d      	movge	r5, r3
 80066c2:	2600      	movge	r6, #0
 80066c4:	2601      	movlt	r6, #1
 80066c6:	f7ff fdb2 	bl	800622e <_Balloc>
 80066ca:	f04f 0e00 	mov.w	lr, #0
 80066ce:	60c6      	str	r6, [r0, #12]
 80066d0:	692b      	ldr	r3, [r5, #16]
 80066d2:	6926      	ldr	r6, [r4, #16]
 80066d4:	f104 0214 	add.w	r2, r4, #20
 80066d8:	f105 0914 	add.w	r9, r5, #20
 80066dc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80066e0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80066e4:	f100 0114 	add.w	r1, r0, #20
 80066e8:	f852 ab04 	ldr.w	sl, [r2], #4
 80066ec:	f859 5b04 	ldr.w	r5, [r9], #4
 80066f0:	fa1f f38a 	uxth.w	r3, sl
 80066f4:	4473      	add	r3, lr
 80066f6:	b2ac      	uxth	r4, r5
 80066f8:	1b1b      	subs	r3, r3, r4
 80066fa:	0c2c      	lsrs	r4, r5, #16
 80066fc:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006700:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006704:	b29b      	uxth	r3, r3
 8006706:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800670a:	45c8      	cmp	r8, r9
 800670c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006710:	4694      	mov	ip, r2
 8006712:	f841 4b04 	str.w	r4, [r1], #4
 8006716:	d8e7      	bhi.n	80066e8 <__mdiff+0x5c>
 8006718:	45bc      	cmp	ip, r7
 800671a:	d304      	bcc.n	8006726 <__mdiff+0x9a>
 800671c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006720:	b183      	cbz	r3, 8006744 <__mdiff+0xb8>
 8006722:	6106      	str	r6, [r0, #16]
 8006724:	e7c4      	b.n	80066b0 <__mdiff+0x24>
 8006726:	f85c 4b04 	ldr.w	r4, [ip], #4
 800672a:	b2a2      	uxth	r2, r4
 800672c:	4472      	add	r2, lr
 800672e:	1413      	asrs	r3, r2, #16
 8006730:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006734:	b292      	uxth	r2, r2
 8006736:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800673a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800673e:	f841 2b04 	str.w	r2, [r1], #4
 8006742:	e7e9      	b.n	8006718 <__mdiff+0x8c>
 8006744:	3e01      	subs	r6, #1
 8006746:	e7e9      	b.n	800671c <__mdiff+0x90>

08006748 <__d2b>:
 8006748:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800674c:	461c      	mov	r4, r3
 800674e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8006752:	2101      	movs	r1, #1
 8006754:	4690      	mov	r8, r2
 8006756:	f7ff fd6a 	bl	800622e <_Balloc>
 800675a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800675e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006762:	4607      	mov	r7, r0
 8006764:	bb34      	cbnz	r4, 80067b4 <__d2b+0x6c>
 8006766:	9201      	str	r2, [sp, #4]
 8006768:	f1b8 0200 	subs.w	r2, r8, #0
 800676c:	d027      	beq.n	80067be <__d2b+0x76>
 800676e:	a802      	add	r0, sp, #8
 8006770:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006774:	f7ff fe00 	bl	8006378 <__lo0bits>
 8006778:	9900      	ldr	r1, [sp, #0]
 800677a:	b1f0      	cbz	r0, 80067ba <__d2b+0x72>
 800677c:	9a01      	ldr	r2, [sp, #4]
 800677e:	f1c0 0320 	rsb	r3, r0, #32
 8006782:	fa02 f303 	lsl.w	r3, r2, r3
 8006786:	430b      	orrs	r3, r1
 8006788:	40c2      	lsrs	r2, r0
 800678a:	617b      	str	r3, [r7, #20]
 800678c:	9201      	str	r2, [sp, #4]
 800678e:	9b01      	ldr	r3, [sp, #4]
 8006790:	2b00      	cmp	r3, #0
 8006792:	bf14      	ite	ne
 8006794:	2102      	movne	r1, #2
 8006796:	2101      	moveq	r1, #1
 8006798:	61bb      	str	r3, [r7, #24]
 800679a:	6139      	str	r1, [r7, #16]
 800679c:	b1c4      	cbz	r4, 80067d0 <__d2b+0x88>
 800679e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80067a2:	4404      	add	r4, r0
 80067a4:	6034      	str	r4, [r6, #0]
 80067a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80067aa:	6028      	str	r0, [r5, #0]
 80067ac:	4638      	mov	r0, r7
 80067ae:	b002      	add	sp, #8
 80067b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067b4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80067b8:	e7d5      	b.n	8006766 <__d2b+0x1e>
 80067ba:	6179      	str	r1, [r7, #20]
 80067bc:	e7e7      	b.n	800678e <__d2b+0x46>
 80067be:	a801      	add	r0, sp, #4
 80067c0:	f7ff fdda 	bl	8006378 <__lo0bits>
 80067c4:	2101      	movs	r1, #1
 80067c6:	9b01      	ldr	r3, [sp, #4]
 80067c8:	6139      	str	r1, [r7, #16]
 80067ca:	617b      	str	r3, [r7, #20]
 80067cc:	3020      	adds	r0, #32
 80067ce:	e7e5      	b.n	800679c <__d2b+0x54>
 80067d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80067d4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80067d8:	6030      	str	r0, [r6, #0]
 80067da:	6918      	ldr	r0, [r3, #16]
 80067dc:	f7ff fdad 	bl	800633a <__hi0bits>
 80067e0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80067e4:	e7e1      	b.n	80067aa <__d2b+0x62>

080067e6 <_calloc_r>:
 80067e6:	b538      	push	{r3, r4, r5, lr}
 80067e8:	fb02 f401 	mul.w	r4, r2, r1
 80067ec:	4621      	mov	r1, r4
 80067ee:	f000 f855 	bl	800689c <_malloc_r>
 80067f2:	4605      	mov	r5, r0
 80067f4:	b118      	cbz	r0, 80067fe <_calloc_r+0x18>
 80067f6:	4622      	mov	r2, r4
 80067f8:	2100      	movs	r1, #0
 80067fa:	f7fe f9f9 	bl	8004bf0 <memset>
 80067fe:	4628      	mov	r0, r5
 8006800:	bd38      	pop	{r3, r4, r5, pc}
	...

08006804 <_free_r>:
 8006804:	b538      	push	{r3, r4, r5, lr}
 8006806:	4605      	mov	r5, r0
 8006808:	2900      	cmp	r1, #0
 800680a:	d043      	beq.n	8006894 <_free_r+0x90>
 800680c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006810:	1f0c      	subs	r4, r1, #4
 8006812:	2b00      	cmp	r3, #0
 8006814:	bfb8      	it	lt
 8006816:	18e4      	addlt	r4, r4, r3
 8006818:	f000 fa27 	bl	8006c6a <__malloc_lock>
 800681c:	4a1e      	ldr	r2, [pc, #120]	; (8006898 <_free_r+0x94>)
 800681e:	6813      	ldr	r3, [r2, #0]
 8006820:	4610      	mov	r0, r2
 8006822:	b933      	cbnz	r3, 8006832 <_free_r+0x2e>
 8006824:	6063      	str	r3, [r4, #4]
 8006826:	6014      	str	r4, [r2, #0]
 8006828:	4628      	mov	r0, r5
 800682a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800682e:	f000 ba1d 	b.w	8006c6c <__malloc_unlock>
 8006832:	42a3      	cmp	r3, r4
 8006834:	d90b      	bls.n	800684e <_free_r+0x4a>
 8006836:	6821      	ldr	r1, [r4, #0]
 8006838:	1862      	adds	r2, r4, r1
 800683a:	4293      	cmp	r3, r2
 800683c:	bf01      	itttt	eq
 800683e:	681a      	ldreq	r2, [r3, #0]
 8006840:	685b      	ldreq	r3, [r3, #4]
 8006842:	1852      	addeq	r2, r2, r1
 8006844:	6022      	streq	r2, [r4, #0]
 8006846:	6063      	str	r3, [r4, #4]
 8006848:	6004      	str	r4, [r0, #0]
 800684a:	e7ed      	b.n	8006828 <_free_r+0x24>
 800684c:	4613      	mov	r3, r2
 800684e:	685a      	ldr	r2, [r3, #4]
 8006850:	b10a      	cbz	r2, 8006856 <_free_r+0x52>
 8006852:	42a2      	cmp	r2, r4
 8006854:	d9fa      	bls.n	800684c <_free_r+0x48>
 8006856:	6819      	ldr	r1, [r3, #0]
 8006858:	1858      	adds	r0, r3, r1
 800685a:	42a0      	cmp	r0, r4
 800685c:	d10b      	bne.n	8006876 <_free_r+0x72>
 800685e:	6820      	ldr	r0, [r4, #0]
 8006860:	4401      	add	r1, r0
 8006862:	1858      	adds	r0, r3, r1
 8006864:	4282      	cmp	r2, r0
 8006866:	6019      	str	r1, [r3, #0]
 8006868:	d1de      	bne.n	8006828 <_free_r+0x24>
 800686a:	6810      	ldr	r0, [r2, #0]
 800686c:	6852      	ldr	r2, [r2, #4]
 800686e:	4401      	add	r1, r0
 8006870:	6019      	str	r1, [r3, #0]
 8006872:	605a      	str	r2, [r3, #4]
 8006874:	e7d8      	b.n	8006828 <_free_r+0x24>
 8006876:	d902      	bls.n	800687e <_free_r+0x7a>
 8006878:	230c      	movs	r3, #12
 800687a:	602b      	str	r3, [r5, #0]
 800687c:	e7d4      	b.n	8006828 <_free_r+0x24>
 800687e:	6820      	ldr	r0, [r4, #0]
 8006880:	1821      	adds	r1, r4, r0
 8006882:	428a      	cmp	r2, r1
 8006884:	bf01      	itttt	eq
 8006886:	6811      	ldreq	r1, [r2, #0]
 8006888:	6852      	ldreq	r2, [r2, #4]
 800688a:	1809      	addeq	r1, r1, r0
 800688c:	6021      	streq	r1, [r4, #0]
 800688e:	6062      	str	r2, [r4, #4]
 8006890:	605c      	str	r4, [r3, #4]
 8006892:	e7c9      	b.n	8006828 <_free_r+0x24>
 8006894:	bd38      	pop	{r3, r4, r5, pc}
 8006896:	bf00      	nop
 8006898:	200003f0 	.word	0x200003f0

0800689c <_malloc_r>:
 800689c:	b570      	push	{r4, r5, r6, lr}
 800689e:	1ccd      	adds	r5, r1, #3
 80068a0:	f025 0503 	bic.w	r5, r5, #3
 80068a4:	3508      	adds	r5, #8
 80068a6:	2d0c      	cmp	r5, #12
 80068a8:	bf38      	it	cc
 80068aa:	250c      	movcc	r5, #12
 80068ac:	2d00      	cmp	r5, #0
 80068ae:	4606      	mov	r6, r0
 80068b0:	db01      	blt.n	80068b6 <_malloc_r+0x1a>
 80068b2:	42a9      	cmp	r1, r5
 80068b4:	d903      	bls.n	80068be <_malloc_r+0x22>
 80068b6:	230c      	movs	r3, #12
 80068b8:	6033      	str	r3, [r6, #0]
 80068ba:	2000      	movs	r0, #0
 80068bc:	bd70      	pop	{r4, r5, r6, pc}
 80068be:	f000 f9d4 	bl	8006c6a <__malloc_lock>
 80068c2:	4a21      	ldr	r2, [pc, #132]	; (8006948 <_malloc_r+0xac>)
 80068c4:	6814      	ldr	r4, [r2, #0]
 80068c6:	4621      	mov	r1, r4
 80068c8:	b991      	cbnz	r1, 80068f0 <_malloc_r+0x54>
 80068ca:	4c20      	ldr	r4, [pc, #128]	; (800694c <_malloc_r+0xb0>)
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	b91b      	cbnz	r3, 80068d8 <_malloc_r+0x3c>
 80068d0:	4630      	mov	r0, r6
 80068d2:	f000 f98f 	bl	8006bf4 <_sbrk_r>
 80068d6:	6020      	str	r0, [r4, #0]
 80068d8:	4629      	mov	r1, r5
 80068da:	4630      	mov	r0, r6
 80068dc:	f000 f98a 	bl	8006bf4 <_sbrk_r>
 80068e0:	1c43      	adds	r3, r0, #1
 80068e2:	d124      	bne.n	800692e <_malloc_r+0x92>
 80068e4:	230c      	movs	r3, #12
 80068e6:	4630      	mov	r0, r6
 80068e8:	6033      	str	r3, [r6, #0]
 80068ea:	f000 f9bf 	bl	8006c6c <__malloc_unlock>
 80068ee:	e7e4      	b.n	80068ba <_malloc_r+0x1e>
 80068f0:	680b      	ldr	r3, [r1, #0]
 80068f2:	1b5b      	subs	r3, r3, r5
 80068f4:	d418      	bmi.n	8006928 <_malloc_r+0x8c>
 80068f6:	2b0b      	cmp	r3, #11
 80068f8:	d90f      	bls.n	800691a <_malloc_r+0x7e>
 80068fa:	600b      	str	r3, [r1, #0]
 80068fc:	18cc      	adds	r4, r1, r3
 80068fe:	50cd      	str	r5, [r1, r3]
 8006900:	4630      	mov	r0, r6
 8006902:	f000 f9b3 	bl	8006c6c <__malloc_unlock>
 8006906:	f104 000b 	add.w	r0, r4, #11
 800690a:	1d23      	adds	r3, r4, #4
 800690c:	f020 0007 	bic.w	r0, r0, #7
 8006910:	1ac3      	subs	r3, r0, r3
 8006912:	d0d3      	beq.n	80068bc <_malloc_r+0x20>
 8006914:	425a      	negs	r2, r3
 8006916:	50e2      	str	r2, [r4, r3]
 8006918:	e7d0      	b.n	80068bc <_malloc_r+0x20>
 800691a:	684b      	ldr	r3, [r1, #4]
 800691c:	428c      	cmp	r4, r1
 800691e:	bf16      	itet	ne
 8006920:	6063      	strne	r3, [r4, #4]
 8006922:	6013      	streq	r3, [r2, #0]
 8006924:	460c      	movne	r4, r1
 8006926:	e7eb      	b.n	8006900 <_malloc_r+0x64>
 8006928:	460c      	mov	r4, r1
 800692a:	6849      	ldr	r1, [r1, #4]
 800692c:	e7cc      	b.n	80068c8 <_malloc_r+0x2c>
 800692e:	1cc4      	adds	r4, r0, #3
 8006930:	f024 0403 	bic.w	r4, r4, #3
 8006934:	42a0      	cmp	r0, r4
 8006936:	d005      	beq.n	8006944 <_malloc_r+0xa8>
 8006938:	1a21      	subs	r1, r4, r0
 800693a:	4630      	mov	r0, r6
 800693c:	f000 f95a 	bl	8006bf4 <_sbrk_r>
 8006940:	3001      	adds	r0, #1
 8006942:	d0cf      	beq.n	80068e4 <_malloc_r+0x48>
 8006944:	6025      	str	r5, [r4, #0]
 8006946:	e7db      	b.n	8006900 <_malloc_r+0x64>
 8006948:	200003f0 	.word	0x200003f0
 800694c:	200003f4 	.word	0x200003f4

08006950 <__ssputs_r>:
 8006950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006954:	688e      	ldr	r6, [r1, #8]
 8006956:	4682      	mov	sl, r0
 8006958:	429e      	cmp	r6, r3
 800695a:	460c      	mov	r4, r1
 800695c:	4690      	mov	r8, r2
 800695e:	4699      	mov	r9, r3
 8006960:	d837      	bhi.n	80069d2 <__ssputs_r+0x82>
 8006962:	898a      	ldrh	r2, [r1, #12]
 8006964:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006968:	d031      	beq.n	80069ce <__ssputs_r+0x7e>
 800696a:	2302      	movs	r3, #2
 800696c:	6825      	ldr	r5, [r4, #0]
 800696e:	6909      	ldr	r1, [r1, #16]
 8006970:	1a6f      	subs	r7, r5, r1
 8006972:	6965      	ldr	r5, [r4, #20]
 8006974:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006978:	fb95 f5f3 	sdiv	r5, r5, r3
 800697c:	f109 0301 	add.w	r3, r9, #1
 8006980:	443b      	add	r3, r7
 8006982:	429d      	cmp	r5, r3
 8006984:	bf38      	it	cc
 8006986:	461d      	movcc	r5, r3
 8006988:	0553      	lsls	r3, r2, #21
 800698a:	d530      	bpl.n	80069ee <__ssputs_r+0x9e>
 800698c:	4629      	mov	r1, r5
 800698e:	f7ff ff85 	bl	800689c <_malloc_r>
 8006992:	4606      	mov	r6, r0
 8006994:	b950      	cbnz	r0, 80069ac <__ssputs_r+0x5c>
 8006996:	230c      	movs	r3, #12
 8006998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800699c:	f8ca 3000 	str.w	r3, [sl]
 80069a0:	89a3      	ldrh	r3, [r4, #12]
 80069a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069a6:	81a3      	strh	r3, [r4, #12]
 80069a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ac:	463a      	mov	r2, r7
 80069ae:	6921      	ldr	r1, [r4, #16]
 80069b0:	f7ff fc32 	bl	8006218 <memcpy>
 80069b4:	89a3      	ldrh	r3, [r4, #12]
 80069b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80069ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069be:	81a3      	strh	r3, [r4, #12]
 80069c0:	6126      	str	r6, [r4, #16]
 80069c2:	443e      	add	r6, r7
 80069c4:	6026      	str	r6, [r4, #0]
 80069c6:	464e      	mov	r6, r9
 80069c8:	6165      	str	r5, [r4, #20]
 80069ca:	1bed      	subs	r5, r5, r7
 80069cc:	60a5      	str	r5, [r4, #8]
 80069ce:	454e      	cmp	r6, r9
 80069d0:	d900      	bls.n	80069d4 <__ssputs_r+0x84>
 80069d2:	464e      	mov	r6, r9
 80069d4:	4632      	mov	r2, r6
 80069d6:	4641      	mov	r1, r8
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	f000 f92d 	bl	8006c38 <memmove>
 80069de:	68a3      	ldr	r3, [r4, #8]
 80069e0:	2000      	movs	r0, #0
 80069e2:	1b9b      	subs	r3, r3, r6
 80069e4:	60a3      	str	r3, [r4, #8]
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	441e      	add	r6, r3
 80069ea:	6026      	str	r6, [r4, #0]
 80069ec:	e7dc      	b.n	80069a8 <__ssputs_r+0x58>
 80069ee:	462a      	mov	r2, r5
 80069f0:	f000 f93d 	bl	8006c6e <_realloc_r>
 80069f4:	4606      	mov	r6, r0
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d1e2      	bne.n	80069c0 <__ssputs_r+0x70>
 80069fa:	6921      	ldr	r1, [r4, #16]
 80069fc:	4650      	mov	r0, sl
 80069fe:	f7ff ff01 	bl	8006804 <_free_r>
 8006a02:	e7c8      	b.n	8006996 <__ssputs_r+0x46>

08006a04 <_svfiprintf_r>:
 8006a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a08:	461d      	mov	r5, r3
 8006a0a:	898b      	ldrh	r3, [r1, #12]
 8006a0c:	b09d      	sub	sp, #116	; 0x74
 8006a0e:	061f      	lsls	r7, r3, #24
 8006a10:	4680      	mov	r8, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	4616      	mov	r6, r2
 8006a16:	d50f      	bpl.n	8006a38 <_svfiprintf_r+0x34>
 8006a18:	690b      	ldr	r3, [r1, #16]
 8006a1a:	b96b      	cbnz	r3, 8006a38 <_svfiprintf_r+0x34>
 8006a1c:	2140      	movs	r1, #64	; 0x40
 8006a1e:	f7ff ff3d 	bl	800689c <_malloc_r>
 8006a22:	6020      	str	r0, [r4, #0]
 8006a24:	6120      	str	r0, [r4, #16]
 8006a26:	b928      	cbnz	r0, 8006a34 <_svfiprintf_r+0x30>
 8006a28:	230c      	movs	r3, #12
 8006a2a:	f8c8 3000 	str.w	r3, [r8]
 8006a2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a32:	e0c8      	b.n	8006bc6 <_svfiprintf_r+0x1c2>
 8006a34:	2340      	movs	r3, #64	; 0x40
 8006a36:	6163      	str	r3, [r4, #20]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a3c:	2320      	movs	r3, #32
 8006a3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a42:	2330      	movs	r3, #48	; 0x30
 8006a44:	f04f 0b01 	mov.w	fp, #1
 8006a48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a4c:	9503      	str	r5, [sp, #12]
 8006a4e:	4637      	mov	r7, r6
 8006a50:	463d      	mov	r5, r7
 8006a52:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006a56:	b10b      	cbz	r3, 8006a5c <_svfiprintf_r+0x58>
 8006a58:	2b25      	cmp	r3, #37	; 0x25
 8006a5a:	d13e      	bne.n	8006ada <_svfiprintf_r+0xd6>
 8006a5c:	ebb7 0a06 	subs.w	sl, r7, r6
 8006a60:	d00b      	beq.n	8006a7a <_svfiprintf_r+0x76>
 8006a62:	4653      	mov	r3, sl
 8006a64:	4632      	mov	r2, r6
 8006a66:	4621      	mov	r1, r4
 8006a68:	4640      	mov	r0, r8
 8006a6a:	f7ff ff71 	bl	8006950 <__ssputs_r>
 8006a6e:	3001      	adds	r0, #1
 8006a70:	f000 80a4 	beq.w	8006bbc <_svfiprintf_r+0x1b8>
 8006a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a76:	4453      	add	r3, sl
 8006a78:	9309      	str	r3, [sp, #36]	; 0x24
 8006a7a:	783b      	ldrb	r3, [r7, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f000 809d 	beq.w	8006bbc <_svfiprintf_r+0x1b8>
 8006a82:	2300      	movs	r3, #0
 8006a84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a8c:	9304      	str	r3, [sp, #16]
 8006a8e:	9307      	str	r3, [sp, #28]
 8006a90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a94:	931a      	str	r3, [sp, #104]	; 0x68
 8006a96:	462f      	mov	r7, r5
 8006a98:	2205      	movs	r2, #5
 8006a9a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006a9e:	4850      	ldr	r0, [pc, #320]	; (8006be0 <_svfiprintf_r+0x1dc>)
 8006aa0:	f7ff fbac 	bl	80061fc <memchr>
 8006aa4:	9b04      	ldr	r3, [sp, #16]
 8006aa6:	b9d0      	cbnz	r0, 8006ade <_svfiprintf_r+0xda>
 8006aa8:	06d9      	lsls	r1, r3, #27
 8006aaa:	bf44      	itt	mi
 8006aac:	2220      	movmi	r2, #32
 8006aae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ab2:	071a      	lsls	r2, r3, #28
 8006ab4:	bf44      	itt	mi
 8006ab6:	222b      	movmi	r2, #43	; 0x2b
 8006ab8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006abc:	782a      	ldrb	r2, [r5, #0]
 8006abe:	2a2a      	cmp	r2, #42	; 0x2a
 8006ac0:	d015      	beq.n	8006aee <_svfiprintf_r+0xea>
 8006ac2:	462f      	mov	r7, r5
 8006ac4:	2000      	movs	r0, #0
 8006ac6:	250a      	movs	r5, #10
 8006ac8:	9a07      	ldr	r2, [sp, #28]
 8006aca:	4639      	mov	r1, r7
 8006acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ad0:	3b30      	subs	r3, #48	; 0x30
 8006ad2:	2b09      	cmp	r3, #9
 8006ad4:	d94d      	bls.n	8006b72 <_svfiprintf_r+0x16e>
 8006ad6:	b1b8      	cbz	r0, 8006b08 <_svfiprintf_r+0x104>
 8006ad8:	e00f      	b.n	8006afa <_svfiprintf_r+0xf6>
 8006ada:	462f      	mov	r7, r5
 8006adc:	e7b8      	b.n	8006a50 <_svfiprintf_r+0x4c>
 8006ade:	4a40      	ldr	r2, [pc, #256]	; (8006be0 <_svfiprintf_r+0x1dc>)
 8006ae0:	463d      	mov	r5, r7
 8006ae2:	1a80      	subs	r0, r0, r2
 8006ae4:	fa0b f000 	lsl.w	r0, fp, r0
 8006ae8:	4318      	orrs	r0, r3
 8006aea:	9004      	str	r0, [sp, #16]
 8006aec:	e7d3      	b.n	8006a96 <_svfiprintf_r+0x92>
 8006aee:	9a03      	ldr	r2, [sp, #12]
 8006af0:	1d11      	adds	r1, r2, #4
 8006af2:	6812      	ldr	r2, [r2, #0]
 8006af4:	9103      	str	r1, [sp, #12]
 8006af6:	2a00      	cmp	r2, #0
 8006af8:	db01      	blt.n	8006afe <_svfiprintf_r+0xfa>
 8006afa:	9207      	str	r2, [sp, #28]
 8006afc:	e004      	b.n	8006b08 <_svfiprintf_r+0x104>
 8006afe:	4252      	negs	r2, r2
 8006b00:	f043 0302 	orr.w	r3, r3, #2
 8006b04:	9207      	str	r2, [sp, #28]
 8006b06:	9304      	str	r3, [sp, #16]
 8006b08:	783b      	ldrb	r3, [r7, #0]
 8006b0a:	2b2e      	cmp	r3, #46	; 0x2e
 8006b0c:	d10c      	bne.n	8006b28 <_svfiprintf_r+0x124>
 8006b0e:	787b      	ldrb	r3, [r7, #1]
 8006b10:	2b2a      	cmp	r3, #42	; 0x2a
 8006b12:	d133      	bne.n	8006b7c <_svfiprintf_r+0x178>
 8006b14:	9b03      	ldr	r3, [sp, #12]
 8006b16:	3702      	adds	r7, #2
 8006b18:	1d1a      	adds	r2, r3, #4
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	9203      	str	r2, [sp, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bfb8      	it	lt
 8006b22:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006b26:	9305      	str	r3, [sp, #20]
 8006b28:	4d2e      	ldr	r5, [pc, #184]	; (8006be4 <_svfiprintf_r+0x1e0>)
 8006b2a:	2203      	movs	r2, #3
 8006b2c:	7839      	ldrb	r1, [r7, #0]
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f7ff fb64 	bl	80061fc <memchr>
 8006b34:	b138      	cbz	r0, 8006b46 <_svfiprintf_r+0x142>
 8006b36:	2340      	movs	r3, #64	; 0x40
 8006b38:	1b40      	subs	r0, r0, r5
 8006b3a:	fa03 f000 	lsl.w	r0, r3, r0
 8006b3e:	9b04      	ldr	r3, [sp, #16]
 8006b40:	3701      	adds	r7, #1
 8006b42:	4303      	orrs	r3, r0
 8006b44:	9304      	str	r3, [sp, #16]
 8006b46:	7839      	ldrb	r1, [r7, #0]
 8006b48:	2206      	movs	r2, #6
 8006b4a:	4827      	ldr	r0, [pc, #156]	; (8006be8 <_svfiprintf_r+0x1e4>)
 8006b4c:	1c7e      	adds	r6, r7, #1
 8006b4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b52:	f7ff fb53 	bl	80061fc <memchr>
 8006b56:	2800      	cmp	r0, #0
 8006b58:	d038      	beq.n	8006bcc <_svfiprintf_r+0x1c8>
 8006b5a:	4b24      	ldr	r3, [pc, #144]	; (8006bec <_svfiprintf_r+0x1e8>)
 8006b5c:	bb13      	cbnz	r3, 8006ba4 <_svfiprintf_r+0x1a0>
 8006b5e:	9b03      	ldr	r3, [sp, #12]
 8006b60:	3307      	adds	r3, #7
 8006b62:	f023 0307 	bic.w	r3, r3, #7
 8006b66:	3308      	adds	r3, #8
 8006b68:	9303      	str	r3, [sp, #12]
 8006b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b6c:	444b      	add	r3, r9
 8006b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b70:	e76d      	b.n	8006a4e <_svfiprintf_r+0x4a>
 8006b72:	fb05 3202 	mla	r2, r5, r2, r3
 8006b76:	2001      	movs	r0, #1
 8006b78:	460f      	mov	r7, r1
 8006b7a:	e7a6      	b.n	8006aca <_svfiprintf_r+0xc6>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	250a      	movs	r5, #10
 8006b80:	4619      	mov	r1, r3
 8006b82:	3701      	adds	r7, #1
 8006b84:	9305      	str	r3, [sp, #20]
 8006b86:	4638      	mov	r0, r7
 8006b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b8c:	3a30      	subs	r2, #48	; 0x30
 8006b8e:	2a09      	cmp	r2, #9
 8006b90:	d903      	bls.n	8006b9a <_svfiprintf_r+0x196>
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d0c8      	beq.n	8006b28 <_svfiprintf_r+0x124>
 8006b96:	9105      	str	r1, [sp, #20]
 8006b98:	e7c6      	b.n	8006b28 <_svfiprintf_r+0x124>
 8006b9a:	fb05 2101 	mla	r1, r5, r1, r2
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	4607      	mov	r7, r0
 8006ba2:	e7f0      	b.n	8006b86 <_svfiprintf_r+0x182>
 8006ba4:	ab03      	add	r3, sp, #12
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	4622      	mov	r2, r4
 8006baa:	4b11      	ldr	r3, [pc, #68]	; (8006bf0 <_svfiprintf_r+0x1ec>)
 8006bac:	a904      	add	r1, sp, #16
 8006bae:	4640      	mov	r0, r8
 8006bb0:	f7fe f8b8 	bl	8004d24 <_printf_float>
 8006bb4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006bb8:	4681      	mov	r9, r0
 8006bba:	d1d6      	bne.n	8006b6a <_svfiprintf_r+0x166>
 8006bbc:	89a3      	ldrh	r3, [r4, #12]
 8006bbe:	065b      	lsls	r3, r3, #25
 8006bc0:	f53f af35 	bmi.w	8006a2e <_svfiprintf_r+0x2a>
 8006bc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bc6:	b01d      	add	sp, #116	; 0x74
 8006bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bcc:	ab03      	add	r3, sp, #12
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	4622      	mov	r2, r4
 8006bd2:	4b07      	ldr	r3, [pc, #28]	; (8006bf0 <_svfiprintf_r+0x1ec>)
 8006bd4:	a904      	add	r1, sp, #16
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	f7fe fb50 	bl	800527c <_printf_i>
 8006bdc:	e7ea      	b.n	8006bb4 <_svfiprintf_r+0x1b0>
 8006bde:	bf00      	nop
 8006be0:	0800aec4 	.word	0x0800aec4
 8006be4:	0800aeca 	.word	0x0800aeca
 8006be8:	0800aece 	.word	0x0800aece
 8006bec:	08004d25 	.word	0x08004d25
 8006bf0:	08006951 	.word	0x08006951

08006bf4 <_sbrk_r>:
 8006bf4:	b538      	push	{r3, r4, r5, lr}
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	4c05      	ldr	r4, [pc, #20]	; (8006c10 <_sbrk_r+0x1c>)
 8006bfa:	4605      	mov	r5, r0
 8006bfc:	4608      	mov	r0, r1
 8006bfe:	6023      	str	r3, [r4, #0]
 8006c00:	f7fd fe08 	bl	8004814 <_sbrk>
 8006c04:	1c43      	adds	r3, r0, #1
 8006c06:	d102      	bne.n	8006c0e <_sbrk_r+0x1a>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	b103      	cbz	r3, 8006c0e <_sbrk_r+0x1a>
 8006c0c:	602b      	str	r3, [r5, #0]
 8006c0e:	bd38      	pop	{r3, r4, r5, pc}
 8006c10:	20000638 	.word	0x20000638

08006c14 <__ascii_mbtowc>:
 8006c14:	b082      	sub	sp, #8
 8006c16:	b901      	cbnz	r1, 8006c1a <__ascii_mbtowc+0x6>
 8006c18:	a901      	add	r1, sp, #4
 8006c1a:	b142      	cbz	r2, 8006c2e <__ascii_mbtowc+0x1a>
 8006c1c:	b14b      	cbz	r3, 8006c32 <__ascii_mbtowc+0x1e>
 8006c1e:	7813      	ldrb	r3, [r2, #0]
 8006c20:	600b      	str	r3, [r1, #0]
 8006c22:	7812      	ldrb	r2, [r2, #0]
 8006c24:	1c10      	adds	r0, r2, #0
 8006c26:	bf18      	it	ne
 8006c28:	2001      	movne	r0, #1
 8006c2a:	b002      	add	sp, #8
 8006c2c:	4770      	bx	lr
 8006c2e:	4610      	mov	r0, r2
 8006c30:	e7fb      	b.n	8006c2a <__ascii_mbtowc+0x16>
 8006c32:	f06f 0001 	mvn.w	r0, #1
 8006c36:	e7f8      	b.n	8006c2a <__ascii_mbtowc+0x16>

08006c38 <memmove>:
 8006c38:	4288      	cmp	r0, r1
 8006c3a:	b510      	push	{r4, lr}
 8006c3c:	eb01 0302 	add.w	r3, r1, r2
 8006c40:	d807      	bhi.n	8006c52 <memmove+0x1a>
 8006c42:	1e42      	subs	r2, r0, #1
 8006c44:	4299      	cmp	r1, r3
 8006c46:	d00a      	beq.n	8006c5e <memmove+0x26>
 8006c48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c4c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006c50:	e7f8      	b.n	8006c44 <memmove+0xc>
 8006c52:	4283      	cmp	r3, r0
 8006c54:	d9f5      	bls.n	8006c42 <memmove+0xa>
 8006c56:	1881      	adds	r1, r0, r2
 8006c58:	1ad2      	subs	r2, r2, r3
 8006c5a:	42d3      	cmn	r3, r2
 8006c5c:	d100      	bne.n	8006c60 <memmove+0x28>
 8006c5e:	bd10      	pop	{r4, pc}
 8006c60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c64:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006c68:	e7f7      	b.n	8006c5a <memmove+0x22>

08006c6a <__malloc_lock>:
 8006c6a:	4770      	bx	lr

08006c6c <__malloc_unlock>:
 8006c6c:	4770      	bx	lr

08006c6e <_realloc_r>:
 8006c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c70:	4607      	mov	r7, r0
 8006c72:	4614      	mov	r4, r2
 8006c74:	460e      	mov	r6, r1
 8006c76:	b921      	cbnz	r1, 8006c82 <_realloc_r+0x14>
 8006c78:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c7c:	4611      	mov	r1, r2
 8006c7e:	f7ff be0d 	b.w	800689c <_malloc_r>
 8006c82:	b922      	cbnz	r2, 8006c8e <_realloc_r+0x20>
 8006c84:	f7ff fdbe 	bl	8006804 <_free_r>
 8006c88:	4625      	mov	r5, r4
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c8e:	f000 f821 	bl	8006cd4 <_malloc_usable_size_r>
 8006c92:	42a0      	cmp	r0, r4
 8006c94:	d20f      	bcs.n	8006cb6 <_realloc_r+0x48>
 8006c96:	4621      	mov	r1, r4
 8006c98:	4638      	mov	r0, r7
 8006c9a:	f7ff fdff 	bl	800689c <_malloc_r>
 8006c9e:	4605      	mov	r5, r0
 8006ca0:	2800      	cmp	r0, #0
 8006ca2:	d0f2      	beq.n	8006c8a <_realloc_r+0x1c>
 8006ca4:	4631      	mov	r1, r6
 8006ca6:	4622      	mov	r2, r4
 8006ca8:	f7ff fab6 	bl	8006218 <memcpy>
 8006cac:	4631      	mov	r1, r6
 8006cae:	4638      	mov	r0, r7
 8006cb0:	f7ff fda8 	bl	8006804 <_free_r>
 8006cb4:	e7e9      	b.n	8006c8a <_realloc_r+0x1c>
 8006cb6:	4635      	mov	r5, r6
 8006cb8:	e7e7      	b.n	8006c8a <_realloc_r+0x1c>

08006cba <__ascii_wctomb>:
 8006cba:	b149      	cbz	r1, 8006cd0 <__ascii_wctomb+0x16>
 8006cbc:	2aff      	cmp	r2, #255	; 0xff
 8006cbe:	bf8b      	itete	hi
 8006cc0:	238a      	movhi	r3, #138	; 0x8a
 8006cc2:	700a      	strbls	r2, [r1, #0]
 8006cc4:	6003      	strhi	r3, [r0, #0]
 8006cc6:	2001      	movls	r0, #1
 8006cc8:	bf88      	it	hi
 8006cca:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006cce:	4770      	bx	lr
 8006cd0:	4608      	mov	r0, r1
 8006cd2:	4770      	bx	lr

08006cd4 <_malloc_usable_size_r>:
 8006cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cd8:	1f18      	subs	r0, r3, #4
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	bfbc      	itt	lt
 8006cde:	580b      	ldrlt	r3, [r1, r0]
 8006ce0:	18c0      	addlt	r0, r0, r3
 8006ce2:	4770      	bx	lr
 8006ce4:	0000      	movs	r0, r0
	...

08006ce8 <floor>:
 8006ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cec:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8006cf0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8006cf4:	2e13      	cmp	r6, #19
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	4605      	mov	r5, r0
 8006cfe:	dc35      	bgt.n	8006d6c <floor+0x84>
 8006d00:	2e00      	cmp	r6, #0
 8006d02:	da16      	bge.n	8006d32 <floor+0x4a>
 8006d04:	a336      	add	r3, pc, #216	; (adr r3, 8006de0 <floor+0xf8>)
 8006d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0a:	f7f9 fa9b 	bl	8000244 <__adddf3>
 8006d0e:	2200      	movs	r2, #0
 8006d10:	2300      	movs	r3, #0
 8006d12:	f7f9 fedd 	bl	8000ad0 <__aeabi_dcmpgt>
 8006d16:	b148      	cbz	r0, 8006d2c <floor+0x44>
 8006d18:	2c00      	cmp	r4, #0
 8006d1a:	da5b      	bge.n	8006dd4 <floor+0xec>
 8006d1c:	2500      	movs	r5, #0
 8006d1e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006d22:	4a31      	ldr	r2, [pc, #196]	; (8006de8 <floor+0x100>)
 8006d24:	433b      	orrs	r3, r7
 8006d26:	42ab      	cmp	r3, r5
 8006d28:	bf18      	it	ne
 8006d2a:	4614      	movne	r4, r2
 8006d2c:	4623      	mov	r3, r4
 8006d2e:	462f      	mov	r7, r5
 8006d30:	e026      	b.n	8006d80 <floor+0x98>
 8006d32:	4a2e      	ldr	r2, [pc, #184]	; (8006dec <floor+0x104>)
 8006d34:	fa42 f806 	asr.w	r8, r2, r6
 8006d38:	ea01 0208 	and.w	r2, r1, r8
 8006d3c:	4302      	orrs	r2, r0
 8006d3e:	d01f      	beq.n	8006d80 <floor+0x98>
 8006d40:	a327      	add	r3, pc, #156	; (adr r3, 8006de0 <floor+0xf8>)
 8006d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d46:	f7f9 fa7d 	bl	8000244 <__adddf3>
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	f7f9 febf 	bl	8000ad0 <__aeabi_dcmpgt>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d0ea      	beq.n	8006d2c <floor+0x44>
 8006d56:	2c00      	cmp	r4, #0
 8006d58:	bfbe      	ittt	lt
 8006d5a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006d5e:	fa43 f606 	asrlt.w	r6, r3, r6
 8006d62:	19a4      	addlt	r4, r4, r6
 8006d64:	ea24 0408 	bic.w	r4, r4, r8
 8006d68:	2500      	movs	r5, #0
 8006d6a:	e7df      	b.n	8006d2c <floor+0x44>
 8006d6c:	2e33      	cmp	r6, #51	; 0x33
 8006d6e:	dd0b      	ble.n	8006d88 <floor+0xa0>
 8006d70:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006d74:	d104      	bne.n	8006d80 <floor+0x98>
 8006d76:	4602      	mov	r2, r0
 8006d78:	f7f9 fa64 	bl	8000244 <__adddf3>
 8006d7c:	4607      	mov	r7, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4638      	mov	r0, r7
 8006d82:	4619      	mov	r1, r3
 8006d84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d8c:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8006d90:	fa22 f808 	lsr.w	r8, r2, r8
 8006d94:	ea18 0f00 	tst.w	r8, r0
 8006d98:	d0f2      	beq.n	8006d80 <floor+0x98>
 8006d9a:	a311      	add	r3, pc, #68	; (adr r3, 8006de0 <floor+0xf8>)
 8006d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da0:	f7f9 fa50 	bl	8000244 <__adddf3>
 8006da4:	2200      	movs	r2, #0
 8006da6:	2300      	movs	r3, #0
 8006da8:	f7f9 fe92 	bl	8000ad0 <__aeabi_dcmpgt>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d0bd      	beq.n	8006d2c <floor+0x44>
 8006db0:	2c00      	cmp	r4, #0
 8006db2:	da02      	bge.n	8006dba <floor+0xd2>
 8006db4:	2e14      	cmp	r6, #20
 8006db6:	d103      	bne.n	8006dc0 <floor+0xd8>
 8006db8:	3401      	adds	r4, #1
 8006dba:	ea25 0508 	bic.w	r5, r5, r8
 8006dbe:	e7b5      	b.n	8006d2c <floor+0x44>
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006dc6:	fa03 f606 	lsl.w	r6, r3, r6
 8006dca:	4435      	add	r5, r6
 8006dcc:	42bd      	cmp	r5, r7
 8006dce:	bf38      	it	cc
 8006dd0:	18e4      	addcc	r4, r4, r3
 8006dd2:	e7f2      	b.n	8006dba <floor+0xd2>
 8006dd4:	2500      	movs	r5, #0
 8006dd6:	462c      	mov	r4, r5
 8006dd8:	e7a8      	b.n	8006d2c <floor+0x44>
 8006dda:	bf00      	nop
 8006ddc:	f3af 8000 	nop.w
 8006de0:	8800759c 	.word	0x8800759c
 8006de4:	7e37e43c 	.word	0x7e37e43c
 8006de8:	bff00000 	.word	0xbff00000
 8006dec:	000fffff 	.word	0x000fffff

08006df0 <_init>:
 8006df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df2:	bf00      	nop
 8006df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006df6:	bc08      	pop	{r3}
 8006df8:	469e      	mov	lr, r3
 8006dfa:	4770      	bx	lr

08006dfc <_fini>:
 8006dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfe:	bf00      	nop
 8006e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e02:	bc08      	pop	{r3}
 8006e04:	469e      	mov	lr, r3
 8006e06:	4770      	bx	lr
