# Processor-Design
This project contains the detailed discussion of implementing a processor with Field Programmable Gate Array using Vivado 2019.1. Main task is filtering the input image and then down sampling it by Â½ in each dimension using the processor. Report is furnished with methods and theories used for filtering and down sampling an image. 
