# egre365-lab4
VHDL Model of a simple ALU
consists of
|two 16 bit input bus 
|16 bit output bus
|3 bit mode bus
|output enable
|all zero indicator
|cout/carry
