
---------- Begin Simulation Statistics ----------
final_tick                               153952449000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 418300                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665332                       # Number of bytes of host memory used
host_op_rate                                   419122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.06                       # Real time elapsed on the host
host_tick_rate                              643983482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153952                       # Number of seconds simulated
sim_ticks                                153952449000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.539524                       # CPI: cycles per instruction
system.cpu.discardedOps                        191087                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        21838551                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.649551                       # IPC: instructions per cycle
system.cpu.numCycles                        153952449                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132113898                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        129901                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       462682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       926148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            246                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486550                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735625                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81016                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104645                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102533                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899651                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51563622                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51563622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51565257                       # number of overall hits
system.cpu.dcache.overall_hits::total        51565257                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       477578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         477578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       484364                       # number of overall misses
system.cpu.dcache.overall_misses::total        484364                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22130345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22130345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22130345000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22130345000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52041200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52041200                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52049621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52049621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009177                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46338.702788                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46338.702788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45689.491787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45689.491787                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441977                       # number of writebacks
system.cpu.dcache.writebacks::total            441977                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16367                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16367                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       463190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       463190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19375340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19375340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19576465000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19576465000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42009.709222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42009.709222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42264.437920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42264.437920                       # average overall mshr miss latency
system.cpu.dcache.replacements                 462678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40864125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40864125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       228007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        228007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7798911000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7798911000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41092132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41092132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34204.699856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34204.699856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7213620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7213620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31881.007836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31881.007836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10699497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10699497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       249571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       249571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14331434000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14331434000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57424.276058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57424.276058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       234944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       234944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12161720000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12161720000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51764.335331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51764.335331                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.805843                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.805843                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    201125000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    201125000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101629.610915                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101629.610915                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.662573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            463190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.326525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.662573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416860766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416860766                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689168                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026907                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7519698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7519698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7519698                       # number of overall hits
system.cpu.icache.overall_hits::total         7519698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          278                       # number of overall misses
system.cpu.icache.overall_misses::total           278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33525000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33525000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33525000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33525000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7519976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7519976                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7519976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7519976                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 120593.525180                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 120593.525180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 120593.525180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 120593.525180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32969000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32969000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 118593.525180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 118593.525180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 118593.525180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 118593.525180                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7519698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7519698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33525000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33525000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7519976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7519976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 120593.525180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 120593.525180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 118593.525180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 118593.525180                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           242.730201                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7519976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27050.273381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   242.730201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.474082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.474082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60160086                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60160086                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 153952449000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               390188                       # number of demand (read+write) hits
system.l2.demand_hits::total                   390198                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data              390188                       # number of overall hits
system.l2.overall_hits::total                  390198                       # number of overall hits
system.l2.demand_misses::.cpu.inst                268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73002                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73270                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               268                       # number of overall misses
system.l2.overall_misses::.cpu.data             73002                       # number of overall misses
system.l2.overall_misses::total                 73270                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9796325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9828217000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31892000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9796325000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9828217000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           463190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               463468                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          463190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              463468                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.157607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158091                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.157607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158091                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst       119000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 134192.556368                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134136.986488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst       119000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 134192.556368                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134136.986488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40164                       # number of writebacks
system.l2.writebacks::total                     40164                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         72998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73264                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        72998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73264                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8335890000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8362265000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8335890000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8362265000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.157598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.157598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158078                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99154.135338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 114193.402559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114138.799410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99154.135338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 114193.402559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114138.799410                       # average overall mshr miss latency
system.l2.replacements                          56883                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441977                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441977                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            179969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54975                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54975                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7657051000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7657051000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        234944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            234944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.233992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.233992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 139282.419281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139282.419281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6557551000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6557551000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.233992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 119282.419281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119282.419281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       119000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       119000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26375000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26375000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99154.135338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99154.135338                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        210219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            210219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2139274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2139274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       228246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        228246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.078981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118670.549731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118670.549731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1778339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1778339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.078963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98670.532098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98670.532098                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16031.507313                       # Cycle average of tags in use
system.l2.tags.total_refs                      926034                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73267                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.639169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.542436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.509761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15994.455116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978486                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14889907                       # Number of tag accesses
system.l2.tags.data_accesses                 14889907                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    160656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    291992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015202554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9766                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9766                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151004                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73264                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40164                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293056                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160656                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293056                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160656                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   62482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.007782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.368235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.556795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9758     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9766                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.407998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.240225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8452     86.55%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.68%     87.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              392      4.01%     91.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.35%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              784      8.03%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.12%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9766                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18755584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10281984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    121.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  142581167000                       # Total gap between requests
system.mem_ctrls.avgGap                    1257019.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18687488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10281024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 442318.394038668426                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121384804.992611721158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 66780516.105982832611                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1064                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       291992                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       160656                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     40828500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  16125330000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3271788918000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38372.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     55225.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20365183.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18687488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18755584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10281984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10281984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        72998                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          73264                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40164                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40164                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       442318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121384805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        121827123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       442318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       442318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     66786752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        66786752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     66786752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       442318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121384805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       188613875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               293056                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              160641                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9984                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10671358500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1465280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16166158500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36414.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55164.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              262081                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             144410                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   615.104182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   503.709024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   345.732044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          599      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1431      3.03%      4.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16650     35.27%     39.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          695      1.47%     41.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         6078     12.88%     53.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1383      2.93%     56.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2721      5.76%     62.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          915      1.94%     64.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16734     35.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18755584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10281024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              121.827123                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               66.780516                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       169953420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        90332385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1049008800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     421462800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12152662080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14868998340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  46596479040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   75348896865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.429674                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 120946039250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5140720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27865689750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       167097420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        88814385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1043411040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     417083220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12152662080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14810206830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  46645987680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   75325262655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.276157                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 121076222500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5140720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27735506500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40164                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16473                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       203165                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 203165                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29037568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29037568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73264                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           772525000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1271878750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            228524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       482141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           234944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          234944                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       228246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1389058                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1389616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    231722752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              231794432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           56883                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10281984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           520351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 519995     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    356      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             520351                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 153952449000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4461980000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2503998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4168713996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
