
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010be4 <.init>:
   10be4:	push	{r3, lr}
   10be8:	bl	11090 <__lxstat64@plt+0x234>
   10bec:	pop	{r3, pc}

Disassembly of section .plt:

00010bf0 <calloc@plt-0x14>:
   10bf0:	push	{lr}		; (str lr, [sp, #-4]!)
   10bf4:	ldr	lr, [pc, #4]	; 10c00 <calloc@plt-0x4>
   10bf8:	add	lr, pc, lr
   10bfc:	ldr	pc, [lr, #8]!
   10c00:	andeq	r7, r1, r0, lsl #8

00010c04 <calloc@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #94208	; 0x17000
   10c0c:	ldr	pc, [ip, #1024]!	; 0x400

00010c10 <fputs_unlocked@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #94208	; 0x17000
   10c18:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c1c <raise@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #94208	; 0x17000
   10c24:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c28 <strcmp@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #94208	; 0x17000
   10c30:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c34 <strtol@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #94208	; 0x17000
   10c3c:	ldr	pc, [ip, #992]!	; 0x3e0

00010c40 <fflush@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #94208	; 0x17000
   10c48:	ldr	pc, [ip, #984]!	; 0x3d8

00010c4c <free@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #94208	; 0x17000
   10c54:	ldr	pc, [ip, #976]!	; 0x3d0

00010c58 <_exit@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #94208	; 0x17000
   10c60:	ldr	pc, [ip, #968]!	; 0x3c8

00010c64 <memcpy@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #94208	; 0x17000
   10c6c:	ldr	pc, [ip, #960]!	; 0x3c0

00010c70 <mbsinit@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #94208	; 0x17000
   10c78:	ldr	pc, [ip, #952]!	; 0x3b8

00010c7c <memcmp@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #94208	; 0x17000
   10c84:	ldr	pc, [ip, #944]!	; 0x3b0

00010c88 <fputc_unlocked@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #94208	; 0x17000
   10c90:	ldr	pc, [ip, #936]!	; 0x3a8

00010c94 <dcgettext@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #94208	; 0x17000
   10c9c:	ldr	pc, [ip, #928]!	; 0x3a0

00010ca0 <realloc@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #94208	; 0x17000
   10ca8:	ldr	pc, [ip, #920]!	; 0x398

00010cac <textdomain@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #94208	; 0x17000
   10cb4:	ldr	pc, [ip, #912]!	; 0x390

00010cb8 <geteuid@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #94208	; 0x17000
   10cc0:	ldr	pc, [ip, #904]!	; 0x388

00010cc4 <iswprint@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #94208	; 0x17000
   10ccc:	ldr	pc, [ip, #896]!	; 0x380

00010cd0 <getegid@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #94208	; 0x17000
   10cd8:	ldr	pc, [ip, #888]!	; 0x378

00010cdc <fwrite@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #94208	; 0x17000
   10ce4:	ldr	pc, [ip, #880]!	; 0x370

00010ce8 <lseek64@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #94208	; 0x17000
   10cf0:	ldr	pc, [ip, #872]!	; 0x368

00010cf4 <__ctype_get_mb_cur_max@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #94208	; 0x17000
   10cfc:	ldr	pc, [ip, #864]!	; 0x360

00010d00 <__fpending@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #94208	; 0x17000
   10d08:	ldr	pc, [ip, #856]!	; 0x358

00010d0c <mbrtowc@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #94208	; 0x17000
   10d14:	ldr	pc, [ip, #848]!	; 0x350

00010d18 <error@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #94208	; 0x17000
   10d20:	ldr	pc, [ip, #840]!	; 0x348

00010d24 <malloc@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #94208	; 0x17000
   10d2c:	ldr	pc, [ip, #832]!	; 0x340

00010d30 <error_at_line@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #94208	; 0x17000
   10d38:	ldr	pc, [ip, #824]!	; 0x338

00010d3c <__libc_start_main@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #94208	; 0x17000
   10d44:	ldr	pc, [ip, #816]!	; 0x330

00010d48 <__freading@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #94208	; 0x17000
   10d50:	ldr	pc, [ip, #808]!	; 0x328

00010d54 <__gmon_start__@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #94208	; 0x17000
   10d5c:	ldr	pc, [ip, #800]!	; 0x320

00010d60 <__ctype_b_loc@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #94208	; 0x17000
   10d68:	ldr	pc, [ip, #792]!	; 0x318

00010d6c <exit@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #94208	; 0x17000
   10d74:	ldr	pc, [ip, #784]!	; 0x310

00010d78 <strlen@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #94208	; 0x17000
   10d80:	ldr	pc, [ip, #776]!	; 0x308

00010d84 <__errno_location@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #94208	; 0x17000
   10d8c:	ldr	pc, [ip, #768]!	; 0x300

00010d90 <__cxa_atexit@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #94208	; 0x17000
   10d98:	ldr	pc, [ip, #760]!	; 0x2f8

00010d9c <__vasprintf_chk@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #94208	; 0x17000
   10da4:	ldr	pc, [ip, #752]!	; 0x2f0

00010da8 <memset@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #94208	; 0x17000
   10db0:	ldr	pc, [ip, #744]!	; 0x2e8

00010db4 <__printf_chk@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #94208	; 0x17000
   10dbc:	ldr	pc, [ip, #736]!	; 0x2e0

00010dc0 <fileno@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #94208	; 0x17000
   10dc8:	ldr	pc, [ip, #728]!	; 0x2d8

00010dcc <__fprintf_chk@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #94208	; 0x17000
   10dd4:	ldr	pc, [ip, #720]!	; 0x2d0

00010dd8 <fclose@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #94208	; 0x17000
   10de0:	ldr	pc, [ip, #712]!	; 0x2c8

00010de4 <fseeko64@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #94208	; 0x17000
   10dec:	ldr	pc, [ip, #704]!	; 0x2c0

00010df0 <setlocale@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #94208	; 0x17000
   10df8:	ldr	pc, [ip, #696]!	; 0x2b8

00010dfc <strrchr@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #94208	; 0x17000
   10e04:	ldr	pc, [ip, #688]!	; 0x2b0

00010e08 <nl_langinfo@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #94208	; 0x17000
   10e10:	ldr	pc, [ip, #680]!	; 0x2a8

00010e14 <euidaccess@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #94208	; 0x17000
   10e1c:	ldr	pc, [ip, #672]!	; 0x2a0

00010e20 <bindtextdomain@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #94208	; 0x17000
   10e28:	ldr	pc, [ip, #664]!	; 0x298

00010e2c <__xstat64@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #94208	; 0x17000
   10e34:	ldr	pc, [ip, #656]!	; 0x290

00010e38 <isatty@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #94208	; 0x17000
   10e40:	ldr	pc, [ip, #648]!	; 0x288

00010e44 <strncmp@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #94208	; 0x17000
   10e4c:	ldr	pc, [ip, #640]!	; 0x280

00010e50 <abort@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #94208	; 0x17000
   10e58:	ldr	pc, [ip, #632]!	; 0x278

00010e5c <__lxstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #94208	; 0x17000
   10e64:	ldr	pc, [ip, #624]!	; 0x270

Disassembly of section .text:

00010e68 <.text>:
   10e68:	strd	r4, [sp, #-16]!
   10e6c:	mov	r5, r0
   10e70:	movw	r4, #33092	; 0x8144
   10e74:	movt	r4, #2
   10e78:	ldr	r0, [r1]
   10e7c:	str	r6, [sp, #8]
   10e80:	mov	r6, r1
   10e84:	str	lr, [sp, #12]
   10e88:	sub	sp, sp, #16
   10e8c:	bl	12c7c <__lxstat64@plt+0x1e20>
   10e90:	movw	r1, #26748	; 0x687c
   10e94:	movt	r1, #1
   10e98:	mov	r0, #6
   10e9c:	bl	10df0 <setlocale@plt>
   10ea0:	movw	r1, #30076	; 0x757c
   10ea4:	movt	r1, #1
   10ea8:	movw	r0, #29908	; 0x74d4
   10eac:	movt	r0, #1
   10eb0:	bl	10e20 <bindtextdomain@plt>
   10eb4:	movw	r0, #29908	; 0x74d4
   10eb8:	movt	r0, #1
   10ebc:	bl	10cac <textdomain@plt>
   10ec0:	mov	r2, #2
   10ec4:	movw	r3, #33000	; 0x80e8
   10ec8:	movt	r3, #2
   10ecc:	movw	r0, #11032	; 0x2b18
   10ed0:	movt	r0, #1
   10ed4:	str	r2, [r3]
   10ed8:	bl	16638 <__lxstat64@plt+0x57dc>
   10edc:	cmp	r5, #2
   10ee0:	str	r6, [r4]
   10ee4:	beq	10f4c <__lxstat64@plt+0xf0>
   10ee8:	cmp	r5, #1
   10eec:	ble	10fa8 <__lxstat64@plt+0x14c>
   10ef0:	sub	r3, r5, #-1073741823	; 0xc0000001
   10ef4:	movw	r1, #30160	; 0x75d0
   10ef8:	movt	r1, #1
   10efc:	ldr	r0, [r6, r3, lsl #2]
   10f00:	bl	10c28 <strcmp@plt>
   10f04:	subs	r6, r0, #0
   10f08:	bne	10fa8 <__lxstat64@plt+0x14c>
   10f0c:	sub	r2, r5, #1
   10f10:	mov	r3, #1
   10f14:	sub	r0, r5, #2
   10f18:	strd	r2, [r4, #4]
   10f1c:	bl	11fec <__lxstat64@plt+0x1190>
   10f20:	ldmib	r4, {r3, r5}
   10f24:	cmp	r5, r3
   10f28:	eoreq	r0, r0, #1
   10f2c:	uxtbeq	r5, r0
   10f30:	bne	11020 <__lxstat64@plt+0x1c4>
   10f34:	mov	r0, r5
   10f38:	add	sp, sp, #16
   10f3c:	ldrd	r4, [sp]
   10f40:	ldr	r6, [sp, #8]
   10f44:	add	sp, sp, #12
   10f48:	pop	{pc}		; (ldr pc, [sp], #4)
   10f4c:	ldr	r6, [r6, #4]
   10f50:	movw	r1, #30100	; 0x7594
   10f54:	movt	r1, #1
   10f58:	mov	r0, r6
   10f5c:	bl	10c28 <strcmp@plt>
   10f60:	cmp	r0, #0
   10f64:	beq	11050 <__lxstat64@plt+0x1f4>
   10f68:	movw	r1, #30108	; 0x759c
   10f6c:	movt	r1, #1
   10f70:	mov	r0, r6
   10f74:	bl	10c28 <strcmp@plt>
   10f78:	subs	r5, r0, #0
   10f7c:	beq	10fd8 <__lxstat64@plt+0x17c>
   10f80:	mov	r0, r6
   10f84:	movw	r1, #30160	; 0x75d0
   10f88:	movt	r1, #1
   10f8c:	bl	10c28 <strcmp@plt>
   10f90:	cmp	r0, #0
   10f94:	moveq	r3, #1
   10f98:	moveq	r5, r3
   10f9c:	streq	r3, [r4, #4]
   10fa0:	streq	r3, [r4, #8]
   10fa4:	beq	10f34 <__lxstat64@plt+0xd8>
   10fa8:	mov	r2, #5
   10fac:	movw	r1, #30164	; 0x75d4
   10fb0:	movt	r1, #1
   10fb4:	mov	r0, #0
   10fb8:	bl	10c94 <dcgettext@plt>
   10fbc:	mov	r4, r0
   10fc0:	movw	r0, #30160	; 0x75d0
   10fc4:	movt	r0, #1
   10fc8:	bl	14f6c <__lxstat64@plt+0x4110>
   10fcc:	mov	r1, r0
   10fd0:	mov	r0, r4
   10fd4:	bl	11280 <__lxstat64@plt+0x424>
   10fd8:	movw	r1, #30120	; 0x75a8
   10fdc:	movt	r1, #1
   10fe0:	movw	r2, #30140	; 0x75bc
   10fe4:	movt	r2, #1
   10fe8:	movw	r3, #32996	; 0x80e4
   10fec:	movt	r3, #2
   10ff0:	movw	r0, #33084	; 0x813c
   10ff4:	movt	r0, #2
   10ff8:	str	r2, [sp]
   10ffc:	movw	r2, #29904	; 0x74d0
   11000:	movt	r2, #1
   11004:	stmib	sp, {r1, r5}
   11008:	movw	r1, #29836	; 0x748c
   1100c:	movt	r1, #1
   11010:	ldr	r0, [r0]
   11014:	ldr	r3, [r3]
   11018:	bl	1572c <__lxstat64@plt+0x48d0>
   1101c:	b	10f34 <__lxstat64@plt+0xd8>
   11020:	mov	r0, r6
   11024:	mov	r2, #5
   11028:	movw	r1, #30176	; 0x75e0
   1102c:	movt	r1, #1
   11030:	bl	10c94 <dcgettext@plt>
   11034:	ldr	r3, [r4]
   11038:	mov	r6, r0
   1103c:	ldr	r0, [r3, r5, lsl #2]
   11040:	bl	14f6c <__lxstat64@plt+0x4110>
   11044:	mov	r1, r0
   11048:	mov	r0, r6
   1104c:	bl	11280 <__lxstat64@plt+0x424>
   11050:	bl	12664 <__lxstat64@plt+0x1808>
   11054:	mov	fp, #0
   11058:	mov	lr, #0
   1105c:	pop	{r1}		; (ldr r1, [sp], #4)
   11060:	mov	r2, sp
   11064:	push	{r2}		; (str r2, [sp, #-4]!)
   11068:	push	{r0}		; (str r0, [sp, #-4]!)
   1106c:	ldr	ip, [pc, #16]	; 11084 <__lxstat64@plt+0x228>
   11070:	push	{ip}		; (str ip, [sp, #-4]!)
   11074:	ldr	r0, [pc, #12]	; 11088 <__lxstat64@plt+0x22c>
   11078:	ldr	r3, [pc, #12]	; 1108c <__lxstat64@plt+0x230>
   1107c:	bl	10d3c <__libc_start_main@plt>
   11080:	bl	10e50 <abort@plt>
   11084:	andeq	r6, r1, r4, lsr r6
   11088:	andeq	r0, r1, r8, ror #28
   1108c:	ldrdeq	r6, [r1], -r4
   11090:	ldr	r3, [pc, #20]	; 110ac <__lxstat64@plt+0x250>
   11094:	ldr	r2, [pc, #20]	; 110b0 <__lxstat64@plt+0x254>
   11098:	add	r3, pc, r3
   1109c:	ldr	r2, [r3, r2]
   110a0:	cmp	r2, #0
   110a4:	bxeq	lr
   110a8:	b	10d54 <__gmon_start__@plt>
   110ac:	andeq	r6, r1, r0, ror #30
   110b0:	ldrdeq	r0, [r0], -r8
   110b4:	ldr	r0, [pc, #24]	; 110d4 <__lxstat64@plt+0x278>
   110b8:	ldr	r3, [pc, #24]	; 110d8 <__lxstat64@plt+0x27c>
   110bc:	cmp	r3, r0
   110c0:	bxeq	lr
   110c4:	ldr	r3, [pc, #16]	; 110dc <__lxstat64@plt+0x280>
   110c8:	cmp	r3, #0
   110cc:	bxeq	lr
   110d0:	bx	r3
   110d4:	andeq	r8, r2, ip, lsr #2
   110d8:	andeq	r8, r2, ip, lsr #2
   110dc:	andeq	r0, r0, r0
   110e0:	ldr	r0, [pc, #36]	; 1110c <__lxstat64@plt+0x2b0>
   110e4:	ldr	r1, [pc, #36]	; 11110 <__lxstat64@plt+0x2b4>
   110e8:	sub	r1, r1, r0
   110ec:	asr	r1, r1, #2
   110f0:	add	r1, r1, r1, lsr #31
   110f4:	asrs	r1, r1, #1
   110f8:	bxeq	lr
   110fc:	ldr	r3, [pc, #16]	; 11114 <__lxstat64@plt+0x2b8>
   11100:	cmp	r3, #0
   11104:	bxeq	lr
   11108:	bx	r3
   1110c:	andeq	r8, r2, ip, lsr #2
   11110:	andeq	r8, r2, ip, lsr #2
   11114:	andeq	r0, r0, r0
   11118:	push	{r4, lr}
   1111c:	ldr	r4, [pc, #24]	; 1113c <__lxstat64@plt+0x2e0>
   11120:	ldrb	r3, [r4]
   11124:	cmp	r3, #0
   11128:	popne	{r4, pc}
   1112c:	bl	110b4 <__lxstat64@plt+0x258>
   11130:	mov	r3, #1
   11134:	strb	r3, [r4]
   11138:	pop	{r4, pc}
   1113c:	andeq	r8, r2, r0, asr #2
   11140:	b	110e0 <__lxstat64@plt+0x284>
   11144:	movw	r1, #26260	; 0x6694
   11148:	movt	r1, #1
   1114c:	str	r4, [sp, #-8]!
   11150:	mov	r4, r0
   11154:	str	lr, [sp, #4]
   11158:	bl	10c28 <strcmp@plt>
   1115c:	cmp	r0, #0
   11160:	beq	1117c <__lxstat64@plt+0x320>
   11164:	movw	r1, #26264	; 0x6698
   11168:	movt	r1, #1
   1116c:	mov	r0, r4
   11170:	bl	10c28 <strcmp@plt>
   11174:	cmp	r0, #0
   11178:	bne	1118c <__lxstat64@plt+0x330>
   1117c:	mov	r0, #1
   11180:	ldr	r4, [sp]
   11184:	add	sp, sp, #4
   11188:	pop	{pc}		; (ldr pc, [sp], #4)
   1118c:	movw	r1, #26268	; 0x669c
   11190:	movt	r1, #1
   11194:	mov	r0, r4
   11198:	bl	10c28 <strcmp@plt>
   1119c:	cmp	r0, #0
   111a0:	beq	1117c <__lxstat64@plt+0x320>
   111a4:	movw	r1, #26272	; 0x66a0
   111a8:	movt	r1, #1
   111ac:	mov	r0, r4
   111b0:	bl	10c28 <strcmp@plt>
   111b4:	cmp	r0, #0
   111b8:	beq	1117c <__lxstat64@plt+0x320>
   111bc:	movw	r1, #26276	; 0x66a4
   111c0:	movt	r1, #1
   111c4:	mov	r0, r4
   111c8:	bl	10c28 <strcmp@plt>
   111cc:	cmp	r0, #0
   111d0:	beq	1117c <__lxstat64@plt+0x320>
   111d4:	movw	r1, #26280	; 0x66a8
   111d8:	movt	r1, #1
   111dc:	mov	r0, r4
   111e0:	bl	10c28 <strcmp@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	1117c <__lxstat64@plt+0x320>
   111ec:	movw	r1, #26284	; 0x66ac
   111f0:	movt	r1, #1
   111f4:	mov	r0, r4
   111f8:	bl	10c28 <strcmp@plt>
   111fc:	cmp	r0, #0
   11200:	beq	1117c <__lxstat64@plt+0x320>
   11204:	movw	r1, #26288	; 0x66b0
   11208:	movt	r1, #1
   1120c:	mov	r0, r4
   11210:	bl	10c28 <strcmp@plt>
   11214:	cmp	r0, #0
   11218:	beq	1117c <__lxstat64@plt+0x320>
   1121c:	movw	r1, #26292	; 0x66b4
   11220:	movt	r1, #1
   11224:	mov	r0, r4
   11228:	bl	10c28 <strcmp@plt>
   1122c:	cmp	r0, #0
   11230:	beq	1117c <__lxstat64@plt+0x320>
   11234:	movw	r1, #26296	; 0x66b8
   11238:	movt	r1, #1
   1123c:	mov	r0, r4
   11240:	bl	10c28 <strcmp@plt>
   11244:	cmp	r0, #0
   11248:	beq	1117c <__lxstat64@plt+0x320>
   1124c:	movw	r1, #26300	; 0x66bc
   11250:	movt	r1, #1
   11254:	mov	r0, r4
   11258:	bl	10c28 <strcmp@plt>
   1125c:	cmp	r0, #0
   11260:	beq	1117c <__lxstat64@plt+0x320>
   11264:	mov	r0, r4
   11268:	movw	r1, #26304	; 0x66c0
   1126c:	movt	r1, #1
   11270:	bl	10c28 <strcmp@plt>
   11274:	clz	r0, r0
   11278:	lsr	r0, r0, #5
   1127c:	b	11180 <__lxstat64@plt+0x324>
   11280:	push	{r0, r1, r2, r3}
   11284:	mov	r1, #0
   11288:	mov	r0, r1
   1128c:	push	{lr}		; (str lr, [sp, #-4]!)
   11290:	sub	sp, sp, #12
   11294:	add	ip, sp, #20
   11298:	ldr	r2, [sp, #16]
   1129c:	mov	r3, ip
   112a0:	str	ip, [sp, #4]
   112a4:	bl	15288 <__lxstat64@plt+0x442c>
   112a8:	mov	r0, #2
   112ac:	bl	10d6c <exit@plt>
   112b0:	strd	r4, [sp, #-16]!
   112b4:	mov	r4, r0
   112b8:	str	r6, [sp, #8]
   112bc:	str	lr, [sp, #12]
   112c0:	bl	10d60 <__ctype_b_loc@plt>
   112c4:	ldr	ip, [r0]
   112c8:	mov	r3, r4
   112cc:	mov	r0, r3
   112d0:	add	r3, r3, #1
   112d4:	ldrb	r2, [r3, #-1]
   112d8:	lsl	r1, r2, #1
   112dc:	ldrh	r1, [ip, r1]
   112e0:	tst	r1, #1
   112e4:	bne	112cc <__lxstat64@plt+0x470>
   112e8:	cmp	r2, #43	; 0x2b
   112ec:	moveq	r0, r3
   112f0:	beq	11300 <__lxstat64@plt+0x4a4>
   112f4:	cmp	r2, #45	; 0x2d
   112f8:	movne	r3, r0
   112fc:	addeq	r3, r0, #1
   11300:	mov	r2, r3
   11304:	ldrb	r1, [r2], #1
   11308:	sub	r1, r1, #48	; 0x30
   1130c:	cmp	r1, #9
   11310:	bhi	11370 <__lxstat64@plt+0x514>
   11314:	ldrb	r3, [r3, #1]
   11318:	sub	r1, r3, #48	; 0x30
   1131c:	cmp	r1, #9
   11320:	bhi	11348 <__lxstat64@plt+0x4ec>
   11324:	ldrb	r3, [r2, #1]!
   11328:	sub	r1, r3, #48	; 0x30
   1132c:	cmp	r1, #9
   11330:	bls	11324 <__lxstat64@plt+0x4c8>
   11334:	lsl	r1, r3, #1
   11338:	ldrh	r1, [ip, r1]
   1133c:	tst	r1, #1
   11340:	beq	11358 <__lxstat64@plt+0x4fc>
   11344:	ldrb	r3, [r2, #1]!
   11348:	lsl	r1, r3, #1
   1134c:	ldrh	r1, [ip, r1]
   11350:	tst	r1, #1
   11354:	bne	11344 <__lxstat64@plt+0x4e8>
   11358:	cmp	r3, #0
   1135c:	bne	11370 <__lxstat64@plt+0x514>
   11360:	ldrd	r4, [sp]
   11364:	ldr	r6, [sp, #8]
   11368:	add	sp, sp, #12
   1136c:	pop	{pc}		; (ldr pc, [sp], #4)
   11370:	mov	r2, #5
   11374:	movw	r1, #26308	; 0x66c4
   11378:	movt	r1, #1
   1137c:	mov	r0, #0
   11380:	bl	10c94 <dcgettext@plt>
   11384:	mov	r5, r0
   11388:	mov	r0, r4
   1138c:	bl	14f6c <__lxstat64@plt+0x4110>
   11390:	mov	r1, r0
   11394:	mov	r0, r5
   11398:	bl	11280 <__lxstat64@plt+0x424>
   1139c:	mov	r2, #5
   113a0:	movw	r1, #26328	; 0x66d8
   113a4:	movt	r1, #1
   113a8:	mov	r0, #0
   113ac:	str	r4, [sp, #-8]!
   113b0:	str	lr, [sp, #4]
   113b4:	bl	10c94 <dcgettext@plt>
   113b8:	movw	r3, #33092	; 0x8144
   113bc:	movt	r3, #2
   113c0:	ldm	r3, {r1, r2}
   113c4:	mov	r4, r0
   113c8:	sub	r3, r2, #-1073741823	; 0xc0000001
   113cc:	ldr	r0, [r1, r3, lsl #2]
   113d0:	bl	14f6c <__lxstat64@plt+0x4110>
   113d4:	mov	r1, r0
   113d8:	mov	r0, r4
   113dc:	bl	11280 <__lxstat64@plt+0x424>
   113e0:	movw	r3, #33092	; 0x8144
   113e4:	movt	r3, #2
   113e8:	ldmib	r3, {r0, r2}
   113ec:	add	r1, r2, #1
   113f0:	cmp	r1, r0
   113f4:	str	r1, [r3, #8]
   113f8:	bge	11408 <__lxstat64@plt+0x5ac>
   113fc:	add	r2, r2, #2
   11400:	str	r2, [r3, #8]
   11404:	bx	lr
   11408:	str	r4, [sp, #-8]!
   1140c:	str	lr, [sp, #4]
   11410:	bl	1139c <__lxstat64@plt+0x540>
   11414:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11418:	movw	r4, #33092	; 0x8144
   1141c:	movt	r4, #2
   11420:	strd	r6, [sp, #8]
   11424:	ldr	r6, [r4, #8]
   11428:	strd	r8, [sp, #16]
   1142c:	subs	r9, r0, #0
   11430:	str	lr, [sp, #24]
   11434:	sub	sp, sp, #212	; 0xd4
   11438:	add	r5, r6, #1
   1143c:	beq	11450 <__lxstat64@plt+0x5f4>
   11440:	add	r3, r6, #2
   11444:	mov	r6, r5
   11448:	str	r5, [r4, #8]
   1144c:	mov	r5, r3
   11450:	ldr	r8, [r4]
   11454:	ldr	r3, [r4, #4]
   11458:	sub	r3, r3, #2
   1145c:	cmp	r3, r5
   11460:	ble	114f8 <__lxstat64@plt+0x69c>
   11464:	add	r3, r6, #2
   11468:	movw	r1, #26400	; 0x6720
   1146c:	movt	r1, #1
   11470:	ldr	r0, [r8, r3, lsl #2]
   11474:	bl	10c28 <strcmp@plt>
   11478:	cmp	r0, #0
   1147c:	moveq	r7, #1
   11480:	streq	r5, [r4, #8]
   11484:	bne	114f8 <__lxstat64@plt+0x69c>
   11488:	ldr	r0, [r8, r5, lsl #2]
   1148c:	lsl	r5, r5, #2
   11490:	ldrb	r3, [r0]
   11494:	cmp	r3, #45	; 0x2d
   11498:	beq	11548 <__lxstat64@plt+0x6ec>
   1149c:	cmp	r3, #61	; 0x3d
   114a0:	beq	11500 <__lxstat64@plt+0x6a4>
   114a4:	movw	r1, #26264	; 0x6698
   114a8:	movt	r1, #1
   114ac:	bl	10c28 <strcmp@plt>
   114b0:	cmp	r0, #0
   114b4:	bne	11934 <__lxstat64@plt+0xad8>
   114b8:	ldr	r5, [r4, #8]
   114bc:	add	r3, r8, r5, lsl #2
   114c0:	ldr	r0, [r8, r5, lsl #2]
   114c4:	add	r5, r5, #3
   114c8:	ldr	r1, [r3, #8]
   114cc:	bl	10c28 <strcmp@plt>
   114d0:	adds	r7, r0, #0
   114d4:	str	r5, [r4, #8]
   114d8:	movne	r7, #1
   114dc:	mov	r0, r7
   114e0:	add	sp, sp, #212	; 0xd4
   114e4:	ldrd	r4, [sp]
   114e8:	ldrd	r6, [sp, #8]
   114ec:	ldrd	r8, [sp, #16]
   114f0:	add	sp, sp, #24
   114f4:	pop	{pc}		; (ldr pc, [sp], #4)
   114f8:	mov	r7, #0
   114fc:	b	11488 <__lxstat64@plt+0x62c>
   11500:	ldrb	r3, [r0, #1]
   11504:	cmp	r3, #0
   11508:	beq	11520 <__lxstat64@plt+0x6c4>
   1150c:	cmp	r3, #61	; 0x3d
   11510:	bne	114a4 <__lxstat64@plt+0x648>
   11514:	ldrb	r3, [r0, #2]
   11518:	cmp	r3, #0
   1151c:	bne	114a4 <__lxstat64@plt+0x648>
   11520:	ldr	r5, [r4, #8]
   11524:	add	r3, r8, r5, lsl #2
   11528:	ldr	r0, [r8, r5, lsl #2]
   1152c:	add	r5, r5, #3
   11530:	ldr	r1, [r3, #8]
   11534:	bl	10c28 <strcmp@plt>
   11538:	clz	r7, r0
   1153c:	str	r5, [r4, #8]
   11540:	lsr	r7, r7, #5
   11544:	b	114dc <__lxstat64@plt+0x680>
   11548:	ldrb	r3, [r0, #1]
   1154c:	cmp	r3, #103	; 0x67
   11550:	cmpne	r3, #108	; 0x6c
   11554:	bne	11638 <__lxstat64@plt+0x7dc>
   11558:	ldrb	r2, [r0, #2]
   1155c:	cmp	r2, #116	; 0x74
   11560:	cmpne	r2, #101	; 0x65
   11564:	bne	11638 <__lxstat64@plt+0x7dc>
   11568:	ldrb	r1, [r0, #3]
   1156c:	cmp	r1, #0
   11570:	beq	117f0 <__lxstat64@plt+0x994>
   11574:	cmp	r3, #110	; 0x6e
   11578:	bne	11648 <__lxstat64@plt+0x7ec>
   1157c:	cmp	r2, #116	; 0x74
   11580:	bne	117ac <__lxstat64@plt+0x950>
   11584:	ldrb	r0, [r0, #3]
   11588:	cmp	r0, #0
   1158c:	bne	117ac <__lxstat64@plt+0x950>
   11590:	ldr	r3, [r4, #8]
   11594:	orrs	r7, r7, r9
   11598:	add	r3, r3, #3
   1159c:	str	r3, [r4, #8]
   115a0:	bne	118f8 <__lxstat64@plt+0xa9c>
   115a4:	add	r6, r6, #1073741824	; 0x40000000
   115a8:	add	r2, sp, #104	; 0x68
   115ac:	mov	r0, #3
   115b0:	ldr	r1, [r8, r6, lsl #2]
   115b4:	lsl	r6, r6, #2
   115b8:	bl	10e2c <__xstat64@plt>
   115bc:	cmp	r0, #0
   115c0:	add	r6, r6, #8
   115c4:	add	r2, sp, #104	; 0x68
   115c8:	mov	r0, #3
   115cc:	ldr	r1, [r8, r6]
   115d0:	bne	11898 <__lxstat64@plt+0xa3c>
   115d4:	ldr	r7, [sp, #184]	; 0xb8
   115d8:	ldr	r4, [sp, #188]	; 0xbc
   115dc:	bl	10e2c <__xstat64@plt>
   115e0:	cmp	r0, #0
   115e4:	movne	r7, #1
   115e8:	bne	114dc <__lxstat64@plt+0x680>
   115ec:	ldr	r1, [sp, #184]	; 0xb8
   115f0:	ldr	r2, [sp, #188]	; 0xbc
   115f4:	cmp	r7, r1
   115f8:	movge	r3, #0
   115fc:	movlt	r3, #1
   11600:	cmp	r7, r1
   11604:	rsble	r3, r3, #0
   11608:	rsbgt	r3, r3, #1
   1160c:	cmp	r4, r2
   11610:	movge	r7, #0
   11614:	movlt	r7, #1
   11618:	cmp	r4, r2
   1161c:	rsble	r7, r7, #0
   11620:	rsbgt	r7, r7, #1
   11624:	add	r7, r7, r3, lsl #1
   11628:	cmp	r7, #0
   1162c:	movle	r7, #0
   11630:	movgt	r7, #1
   11634:	b	114dc <__lxstat64@plt+0x680>
   11638:	cmp	r3, #101	; 0x65
   1163c:	beq	11704 <__lxstat64@plt+0x8a8>
   11640:	cmp	r3, #110	; 0x6e
   11644:	beq	117d8 <__lxstat64@plt+0x97c>
   11648:	cmp	r3, #111	; 0x6f
   1164c:	bne	117a4 <__lxstat64@plt+0x948>
   11650:	ldrb	r3, [r0, #2]
   11654:	cmp	r3, #116	; 0x74
   11658:	bne	117ac <__lxstat64@plt+0x950>
   1165c:	ldrb	r0, [r0, #3]
   11660:	cmp	r0, #0
   11664:	bne	117ac <__lxstat64@plt+0x950>
   11668:	ldr	r3, [r4, #8]
   1166c:	orrs	r7, r7, r9
   11670:	add	r3, r3, #3
   11674:	str	r3, [r4, #8]
   11678:	bne	11920 <__lxstat64@plt+0xac4>
   1167c:	add	r6, r6, #1073741824	; 0x40000000
   11680:	add	r2, sp, #104	; 0x68
   11684:	mov	r0, #3
   11688:	ldr	r1, [r8, r6, lsl #2]
   1168c:	lsl	r6, r6, #2
   11690:	bl	10e2c <__xstat64@plt>
   11694:	cmp	r0, #0
   11698:	add	r6, r6, #8
   1169c:	add	r2, sp, #104	; 0x68
   116a0:	mov	r0, #3
   116a4:	ldr	r1, [r8, r6]
   116a8:	bne	118a0 <__lxstat64@plt+0xa44>
   116ac:	ldr	r5, [sp, #184]	; 0xb8
   116b0:	ldr	r4, [sp, #188]	; 0xbc
   116b4:	bl	10e2c <__xstat64@plt>
   116b8:	cmp	r0, #0
   116bc:	bne	114dc <__lxstat64@plt+0x680>
   116c0:	ldr	r7, [sp, #184]	; 0xb8
   116c4:	ldr	r2, [sp, #188]	; 0xbc
   116c8:	cmp	r7, r5
   116cc:	movle	r3, #0
   116d0:	movgt	r3, #1
   116d4:	cmp	r7, r5
   116d8:	rsbge	r3, r3, #0
   116dc:	rsblt	r3, r3, #1
   116e0:	cmp	r4, r2
   116e4:	movge	r7, #0
   116e8:	movlt	r7, #1
   116ec:	cmp	r4, r2
   116f0:	rsble	r7, r7, #0
   116f4:	rsbgt	r7, r7, #1
   116f8:	add	r7, r7, r3, lsl #1
   116fc:	lsr	r7, r7, #31
   11700:	b	114dc <__lxstat64@plt+0x680>
   11704:	ldrb	r3, [r0, #2]
   11708:	cmp	r3, #113	; 0x71
   1170c:	beq	117e4 <__lxstat64@plt+0x988>
   11710:	cmp	r3, #102	; 0x66
   11714:	bne	117ac <__lxstat64@plt+0x950>
   11718:	ldrb	r0, [r0, #3]
   1171c:	cmp	r0, #0
   11720:	bne	117ac <__lxstat64@plt+0x950>
   11724:	ldr	r3, [r4, #8]
   11728:	orrs	r7, r7, r9
   1172c:	add	r3, r3, #3
   11730:	str	r3, [r4, #8]
   11734:	bne	1190c <__lxstat64@plt+0xab0>
   11738:	add	r6, r6, #1073741824	; 0x40000000
   1173c:	mov	r2, sp
   11740:	mov	r0, #3
   11744:	ldr	r1, [r8, r6, lsl #2]
   11748:	lsl	r6, r6, #2
   1174c:	bl	10e2c <__xstat64@plt>
   11750:	cmp	r0, #0
   11754:	bne	114dc <__lxstat64@plt+0x680>
   11758:	add	r6, r8, r6
   1175c:	add	r2, sp, #104	; 0x68
   11760:	mov	r0, #3
   11764:	ldr	r1, [r6, #8]
   11768:	bl	10e2c <__xstat64@plt>
   1176c:	cmp	r0, #0
   11770:	bne	114dc <__lxstat64@plt+0x680>
   11774:	ldrd	r0, [sp]
   11778:	ldrd	r2, [sp, #104]	; 0x68
   1177c:	cmp	r1, r3
   11780:	cmpeq	r0, r2
   11784:	bne	114dc <__lxstat64@plt+0x680>
   11788:	ldrd	r0, [sp, #96]	; 0x60
   1178c:	ldrd	r2, [sp, #200]	; 0xc8
   11790:	cmp	r1, r3
   11794:	cmpeq	r0, r2
   11798:	moveq	r7, #1
   1179c:	movne	r7, #0
   117a0:	b	114dc <__lxstat64@plt+0x680>
   117a4:	cmp	r3, #101	; 0x65
   117a8:	beq	118cc <__lxstat64@plt+0xa70>
   117ac:	mov	r2, #5
   117b0:	movw	r1, #26428	; 0x673c
   117b4:	movt	r1, #1
   117b8:	mov	r0, #0
   117bc:	bl	10c94 <dcgettext@plt>
   117c0:	mov	r4, r0
   117c4:	ldr	r0, [r8, r5]
   117c8:	bl	14f6c <__lxstat64@plt+0x4110>
   117cc:	mov	r1, r0
   117d0:	mov	r0, r4
   117d4:	bl	11280 <__lxstat64@plt+0x424>
   117d8:	ldrb	r2, [r0, #2]
   117dc:	cmp	r2, #101	; 0x65
   117e0:	bne	1157c <__lxstat64@plt+0x720>
   117e4:	ldrb	r3, [r0, #3]
   117e8:	cmp	r3, #0
   117ec:	bne	117ac <__lxstat64@plt+0x950>
   117f0:	add	r6, r6, #1073741824	; 0x40000000
   117f4:	cmp	r9, #0
   117f8:	lsl	r9, r6, #2
   117fc:	ldr	r0, [r8, r6, lsl #2]
   11800:	beq	118b0 <__lxstat64@plt+0xa54>
   11804:	bl	10d78 <strlen@plt>
   11808:	mov	r2, sp
   1180c:	mov	r1, #0
   11810:	bl	12c04 <__lxstat64@plt+0x1da8>
   11814:	mov	r6, r0
   11818:	ldr	r3, [r4]
   1181c:	cmp	r7, #0
   11820:	add	r3, r3, r9
   11824:	beq	118bc <__lxstat64@plt+0xa60>
   11828:	ldr	r0, [r3, #12]
   1182c:	bl	10d78 <strlen@plt>
   11830:	mov	r1, #0
   11834:	add	r2, sp, #104	; 0x68
   11838:	bl	12c04 <__lxstat64@plt+0x1da8>
   1183c:	mov	r1, r0
   11840:	mov	r0, r6
   11844:	bl	14f84 <__lxstat64@plt+0x4128>
   11848:	ldr	r2, [r4]
   1184c:	ldr	r3, [r4, #8]
   11850:	ldr	r2, [r2, r5]
   11854:	add	r3, r3, #3
   11858:	str	r3, [r4, #8]
   1185c:	ldrb	r3, [r2, #2]
   11860:	ldrb	r2, [r2, #1]
   11864:	sub	r3, r3, #101	; 0x65
   11868:	clz	r3, r3
   1186c:	cmp	r2, #108	; 0x6c
   11870:	lsr	r3, r3, #5
   11874:	beq	118d4 <__lxstat64@plt+0xa78>
   11878:	cmp	r2, #103	; 0x67
   1187c:	beq	118e4 <__lxstat64@plt+0xa88>
   11880:	adds	r7, r0, #0
   11884:	movne	r7, #1
   11888:	sub	r7, r7, r3
   1188c:	clz	r7, r7
   11890:	lsr	r7, r7, #5
   11894:	b	114dc <__lxstat64@plt+0x680>
   11898:	bl	10e2c <__xstat64@plt>
   1189c:	b	114dc <__lxstat64@plt+0x680>
   118a0:	bl	10e2c <__xstat64@plt>
   118a4:	cmp	r0, #0
   118a8:	moveq	r7, #1
   118ac:	b	114dc <__lxstat64@plt+0x680>
   118b0:	bl	112b0 <__lxstat64@plt+0x454>
   118b4:	mov	r6, r0
   118b8:	b	11818 <__lxstat64@plt+0x9bc>
   118bc:	ldr	r0, [r3, #8]
   118c0:	bl	112b0 <__lxstat64@plt+0x454>
   118c4:	mov	r1, r0
   118c8:	b	11840 <__lxstat64@plt+0x9e4>
   118cc:	ldrb	r3, [r0, #2]
   118d0:	b	11710 <__lxstat64@plt+0x8b4>
   118d4:	cmp	r3, r0
   118d8:	movle	r7, #0
   118dc:	movgt	r7, #1
   118e0:	b	114dc <__lxstat64@plt+0x680>
   118e4:	rsb	r3, r3, #0
   118e8:	cmp	r3, r0
   118ec:	movge	r7, #0
   118f0:	movlt	r7, #1
   118f4:	b	114dc <__lxstat64@plt+0x680>
   118f8:	movw	r1, #26356	; 0x66f4
   118fc:	movt	r1, #1
   11900:	mov	r2, #5
   11904:	bl	10c94 <dcgettext@plt>
   11908:	bl	11280 <__lxstat64@plt+0x424>
   1190c:	movw	r1, #26380	; 0x670c
   11910:	movt	r1, #1
   11914:	mov	r2, #5
   11918:	bl	10c94 <dcgettext@plt>
   1191c:	bl	11280 <__lxstat64@plt+0x424>
   11920:	movw	r1, #26404	; 0x6724
   11924:	movt	r1, #1
   11928:	mov	r2, #5
   1192c:	bl	10c94 <dcgettext@plt>
   11930:	bl	11280 <__lxstat64@plt+0x424>
   11934:	bl	10e50 <abort@plt>
   11938:	strd	r4, [sp, #-16]!
   1193c:	movw	r4, #33092	; 0x8144
   11940:	movt	r4, #2
   11944:	ldr	r5, [r4]
   11948:	str	r6, [sp, #8]
   1194c:	ldr	r6, [r4, #8]
   11950:	str	lr, [sp, #12]
   11954:	sub	sp, sp, #104	; 0x68
   11958:	ldr	r3, [r5, r6, lsl #2]
   1195c:	ldrb	r3, [r3, #1]
   11960:	sub	r3, r3, #71	; 0x47
   11964:	cmp	r3, #51	; 0x33
   11968:	ldrls	pc, [pc, r3, lsl #2]
   1196c:	b	11eec <__lxstat64@plt+0x1090>
   11970:	muleq	r1, ip, lr
   11974:	andeq	r1, r1, ip, ror #29
   11978:	andeq	r1, r1, ip, ror #29
   1197c:	andeq	r1, r1, ip, ror #29
   11980:	andeq	r1, r1, ip, ror #29
   11984:	andeq	r1, r1, r0, ror #28
   11988:	andeq	r1, r1, ip, ror #29
   1198c:	andeq	r1, r1, r8, ror #27
   11990:	muleq	r1, r8, sp
   11994:	andeq	r1, r1, ip, ror #29
   11998:	andeq	r1, r1, ip, ror #29
   1199c:	andeq	r1, r1, ip, ror #29
   119a0:	andeq	r1, r1, ip, asr sp
   119a4:	andeq	r1, r1, ip, ror #29
   119a8:	andeq	r1, r1, ip, ror #29
   119ac:	andeq	r1, r1, ip, ror #29
   119b0:	andeq	r1, r1, ip, ror #29
   119b4:	andeq	r1, r1, ip, ror #29
   119b8:	andeq	r1, r1, ip, ror #29
   119bc:	andeq	r1, r1, ip, ror #29
   119c0:	andeq	r1, r1, ip, ror #29
   119c4:	andeq	r1, r1, ip, ror #29
   119c8:	andeq	r1, r1, ip, ror #29
   119cc:	andeq	r1, r1, ip, ror #29
   119d0:	andeq	r1, r1, ip, ror #29
   119d4:	andeq	r1, r1, ip, ror #29
   119d8:	andeq	r1, r1, ip, ror #29
   119dc:	andeq	r1, r1, r0, lsr #26
   119e0:	andeq	r1, r1, r4, ror #25
   119e4:	andeq	r1, r1, r8, lsr #25
   119e8:	andeq	r1, r1, r0, lsl #25
   119ec:	andeq	r1, r1, r4, asr #24
   119f0:	andeq	r1, r1, r4, lsl ip
   119f4:	andeq	r1, r1, r0, ror #28
   119f8:	andeq	r1, r1, ip, ror #29
   119fc:	andeq	r1, r1, ip, ror #29
   11a00:	andeq	r1, r1, r4, ror #23
   11a04:	andeq	r1, r1, ip, ror #29
   11a08:	andeq	r1, r1, ip, ror #29
   11a0c:	andeq	r1, r1, r4, asr #23
   11a10:	andeq	r1, r1, ip, ror #29
   11a14:	andeq	r1, r1, r8, lsl #23
   11a18:	andeq	r1, r1, ip, ror #29
   11a1c:	andeq	r1, r1, r8, ror fp
   11a20:	andeq	r1, r1, ip, lsr fp
   11a24:	ldrdeq	r1, [r1], -r8
   11a28:	andeq	r1, r1, r8, lsr #21
   11a2c:	andeq	r1, r1, ip, ror #29
   11a30:	muleq	r1, r8, sl
   11a34:	andeq	r1, r1, r4, ror sl
   11a38:	andeq	r1, r1, ip, ror #29
   11a3c:	andeq	r1, r1, r0, asr #20
   11a40:	bl	113e0 <__lxstat64@plt+0x584>
   11a44:	ldr	r3, [r4, #8]
   11a48:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a4c:	ldr	r3, [r5, r3, lsl #2]
   11a50:	ldrb	r3, [r3]
   11a54:	clz	r2, r3
   11a58:	lsr	r2, r2, #5
   11a5c:	mov	r0, r2
   11a60:	add	sp, sp, #104	; 0x68
   11a64:	ldrd	r4, [sp]
   11a68:	ldr	r6, [sp, #8]
   11a6c:	add	sp, sp, #12
   11a70:	pop	{pc}		; (ldr pc, [sp], #4)
   11a74:	bl	113e0 <__lxstat64@plt+0x584>
   11a78:	ldr	r3, [r4, #8]
   11a7c:	mov	r1, #1
   11a80:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a84:	ldr	r0, [r5, r3, lsl #2]
   11a88:	bl	10e14 <euidaccess@plt>
   11a8c:	clz	r2, r0
   11a90:	lsr	r2, r2, #5
   11a94:	b	11a5c <__lxstat64@plt+0xc00>
   11a98:	bl	113e0 <__lxstat64@plt+0x584>
   11a9c:	mov	r1, #2
   11aa0:	ldr	r3, [r4, #8]
   11aa4:	b	11a80 <__lxstat64@plt+0xc24>
   11aa8:	bl	113e0 <__lxstat64@plt+0x584>
   11aac:	ldr	r3, [r4, #8]
   11ab0:	mov	r2, sp
   11ab4:	mov	r0, #3
   11ab8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11abc:	ldr	r1, [r5, r3, lsl #2]
   11ac0:	bl	10e2c <__xstat64@plt>
   11ac4:	cmp	r0, #0
   11ac8:	bne	11f24 <__lxstat64@plt+0x10c8>
   11acc:	ldr	r3, [sp, #16]
   11ad0:	ubfx	r2, r3, #11, #1
   11ad4:	b	11a5c <__lxstat64@plt+0xc00>
   11ad8:	bl	113e0 <__lxstat64@plt+0x584>
   11adc:	ldr	r3, [r4, #8]
   11ae0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ae4:	ldr	r0, [r5, r3, lsl #2]
   11ae8:	bl	112b0 <__lxstat64@plt+0x454>
   11aec:	mov	r5, r0
   11af0:	bl	10d84 <__errno_location@plt>
   11af4:	mov	r4, r0
   11af8:	mov	r3, #0
   11afc:	mov	r1, r3
   11b00:	mov	r2, #10
   11b04:	mov	r0, r5
   11b08:	str	r3, [r4]
   11b0c:	bl	10c34 <strtol@plt>
   11b10:	ldr	r3, [r4]
   11b14:	subs	r2, r3, #34	; 0x22
   11b18:	movne	r2, #1
   11b1c:	cmp	r0, #0
   11b20:	movlt	r2, #0
   11b24:	cmp	r2, #0
   11b28:	beq	11a5c <__lxstat64@plt+0xc00>
   11b2c:	bl	10e38 <isatty@plt>
   11b30:	adds	r2, r0, #0
   11b34:	movne	r2, #1
   11b38:	b	11a5c <__lxstat64@plt+0xc00>
   11b3c:	bl	113e0 <__lxstat64@plt+0x584>
   11b40:	ldr	r3, [r4, #8]
   11b44:	mov	r2, sp
   11b48:	mov	r0, #3
   11b4c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b50:	ldr	r1, [r5, r3, lsl #2]
   11b54:	bl	10e2c <__xstat64@plt>
   11b58:	cmp	r0, #0
   11b5c:	bne	11f24 <__lxstat64@plt+0x10c8>
   11b60:	ldrd	r2, [sp, #48]	; 0x30
   11b64:	cmp	r2, #1
   11b68:	sbcs	r3, r3, #0
   11b6c:	movge	r2, #1
   11b70:	movlt	r2, #0
   11b74:	b	11a5c <__lxstat64@plt+0xc00>
   11b78:	bl	113e0 <__lxstat64@plt+0x584>
   11b7c:	mov	r1, #4
   11b80:	ldr	r3, [r4, #8]
   11b84:	b	11a80 <__lxstat64@plt+0xc24>
   11b88:	bl	113e0 <__lxstat64@plt+0x584>
   11b8c:	ldr	r3, [r4, #8]
   11b90:	mov	r2, sp
   11b94:	mov	r0, #3
   11b98:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b9c:	ldr	r1, [r5, r3, lsl #2]
   11ba0:	bl	10e2c <__xstat64@plt>
   11ba4:	cmp	r0, #0
   11ba8:	bne	11f24 <__lxstat64@plt+0x10c8>
   11bac:	ldr	r3, [sp, #16]
   11bb0:	and	r3, r3, #61440	; 0xf000
   11bb4:	sub	r2, r3, #4096	; 0x1000
   11bb8:	clz	r2, r2
   11bbc:	lsr	r2, r2, #5
   11bc0:	b	11a5c <__lxstat64@plt+0xc00>
   11bc4:	bl	113e0 <__lxstat64@plt+0x584>
   11bc8:	ldr	r3, [r4, #8]
   11bcc:	sub	r3, r3, #-1073741823	; 0xc0000001
   11bd0:	ldr	r3, [r5, r3, lsl #2]
   11bd4:	ldrb	r3, [r3]
   11bd8:	adds	r2, r3, #0
   11bdc:	movne	r2, #1
   11be0:	b	11a5c <__lxstat64@plt+0xc00>
   11be4:	bl	113e0 <__lxstat64@plt+0x584>
   11be8:	ldr	r3, [r4, #8]
   11bec:	mov	r2, sp
   11bf0:	mov	r0, #3
   11bf4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11bf8:	ldr	r1, [r5, r3, lsl #2]
   11bfc:	bl	10e2c <__xstat64@plt>
   11c00:	cmp	r0, #0
   11c04:	bne	11f24 <__lxstat64@plt+0x10c8>
   11c08:	ldr	r3, [sp, #16]
   11c0c:	ubfx	r2, r3, #9, #1
   11c10:	b	11a5c <__lxstat64@plt+0xc00>
   11c14:	bl	113e0 <__lxstat64@plt+0x584>
   11c18:	ldr	r3, [r4, #8]
   11c1c:	mov	r2, sp
   11c20:	mov	r0, #3
   11c24:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c28:	ldr	r1, [r5, r3, lsl #2]
   11c2c:	bl	10e2c <__xstat64@plt>
   11c30:	cmp	r0, #0
   11c34:	bne	11f24 <__lxstat64@plt+0x10c8>
   11c38:	ldr	r3, [sp, #16]
   11c3c:	ubfx	r2, r3, #10, #1
   11c40:	b	11a5c <__lxstat64@plt+0xc00>
   11c44:	bl	113e0 <__lxstat64@plt+0x584>
   11c48:	ldr	r3, [r4, #8]
   11c4c:	mov	r2, sp
   11c50:	mov	r0, #3
   11c54:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c58:	ldr	r1, [r5, r3, lsl #2]
   11c5c:	bl	10e2c <__xstat64@plt>
   11c60:	cmp	r0, #0
   11c64:	bne	11f24 <__lxstat64@plt+0x10c8>
   11c68:	ldr	r3, [sp, #16]
   11c6c:	and	r3, r3, #61440	; 0xf000
   11c70:	sub	r2, r3, #32768	; 0x8000
   11c74:	clz	r2, r2
   11c78:	lsr	r2, r2, #5
   11c7c:	b	11a5c <__lxstat64@plt+0xc00>
   11c80:	bl	113e0 <__lxstat64@plt+0x584>
   11c84:	ldr	r3, [r4, #8]
   11c88:	mov	r2, sp
   11c8c:	mov	r0, #3
   11c90:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c94:	ldr	r1, [r5, r3, lsl #2]
   11c98:	bl	10e2c <__xstat64@plt>
   11c9c:	clz	r2, r0
   11ca0:	lsr	r2, r2, #5
   11ca4:	b	11a5c <__lxstat64@plt+0xc00>
   11ca8:	bl	113e0 <__lxstat64@plt+0x584>
   11cac:	ldr	r3, [r4, #8]
   11cb0:	mov	r2, sp
   11cb4:	mov	r0, #3
   11cb8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cbc:	ldr	r1, [r5, r3, lsl #2]
   11cc0:	bl	10e2c <__xstat64@plt>
   11cc4:	cmp	r0, #0
   11cc8:	bne	11f24 <__lxstat64@plt+0x10c8>
   11ccc:	ldr	r3, [sp, #16]
   11cd0:	and	r3, r3, #61440	; 0xf000
   11cd4:	sub	r2, r3, #16384	; 0x4000
   11cd8:	clz	r2, r2
   11cdc:	lsr	r2, r2, #5
   11ce0:	b	11a5c <__lxstat64@plt+0xc00>
   11ce4:	bl	113e0 <__lxstat64@plt+0x584>
   11ce8:	ldr	r3, [r4, #8]
   11cec:	mov	r2, sp
   11cf0:	mov	r0, #3
   11cf4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cf8:	ldr	r1, [r5, r3, lsl #2]
   11cfc:	bl	10e2c <__xstat64@plt>
   11d00:	cmp	r0, #0
   11d04:	bne	11f24 <__lxstat64@plt+0x10c8>
   11d08:	ldr	r3, [sp, #16]
   11d0c:	and	r3, r3, #61440	; 0xf000
   11d10:	sub	r2, r3, #8192	; 0x2000
   11d14:	clz	r2, r2
   11d18:	lsr	r2, r2, #5
   11d1c:	b	11a5c <__lxstat64@plt+0xc00>
   11d20:	bl	113e0 <__lxstat64@plt+0x584>
   11d24:	ldr	r3, [r4, #8]
   11d28:	mov	r2, sp
   11d2c:	mov	r0, #3
   11d30:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d34:	ldr	r1, [r5, r3, lsl #2]
   11d38:	bl	10e2c <__xstat64@plt>
   11d3c:	cmp	r0, #0
   11d40:	bne	11f24 <__lxstat64@plt+0x10c8>
   11d44:	ldr	r3, [sp, #16]
   11d48:	and	r3, r3, #61440	; 0xf000
   11d4c:	sub	r2, r3, #24576	; 0x6000
   11d50:	clz	r2, r2
   11d54:	lsr	r2, r2, #5
   11d58:	b	11a5c <__lxstat64@plt+0xc00>
   11d5c:	bl	113e0 <__lxstat64@plt+0x584>
   11d60:	ldr	r3, [r4, #8]
   11d64:	mov	r2, sp
   11d68:	mov	r0, #3
   11d6c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d70:	ldr	r1, [r5, r3, lsl #2]
   11d74:	bl	10e2c <__xstat64@plt>
   11d78:	cmp	r0, #0
   11d7c:	bne	11f24 <__lxstat64@plt+0x10c8>
   11d80:	ldr	r3, [sp, #16]
   11d84:	and	r3, r3, #61440	; 0xf000
   11d88:	sub	r2, r3, #49152	; 0xc000
   11d8c:	clz	r2, r2
   11d90:	lsr	r2, r2, #5
   11d94:	b	11a5c <__lxstat64@plt+0xc00>
   11d98:	bl	113e0 <__lxstat64@plt+0x584>
   11d9c:	ldr	r3, [r4, #8]
   11da0:	mov	r2, sp
   11da4:	mov	r0, #3
   11da8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11dac:	ldr	r1, [r5, r3, lsl #2]
   11db0:	bl	10e2c <__xstat64@plt>
   11db4:	subs	r4, r0, #0
   11db8:	bne	11f24 <__lxstat64@plt+0x10c8>
   11dbc:	bl	10d84 <__errno_location@plt>
   11dc0:	str	r4, [r0]
   11dc4:	mov	r5, r0
   11dc8:	bl	10cb8 <geteuid@plt>
   11dcc:	cmn	r0, #1
   11dd0:	beq	11f2c <__lxstat64@plt+0x10d0>
   11dd4:	ldr	r3, [sp, #24]
   11dd8:	sub	r2, r3, r0
   11ddc:	clz	r2, r2
   11de0:	lsr	r2, r2, #5
   11de4:	b	11a5c <__lxstat64@plt+0xc00>
   11de8:	bl	113e0 <__lxstat64@plt+0x584>
   11dec:	ldr	r3, [r4, #8]
   11df0:	mov	r2, sp
   11df4:	mov	r0, #3
   11df8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11dfc:	ldr	r1, [r5, r3, lsl #2]
   11e00:	bl	10e2c <__xstat64@plt>
   11e04:	cmp	r0, #0
   11e08:	bne	11f24 <__lxstat64@plt+0x10c8>
   11e0c:	ldr	ip, [sp, #72]	; 0x48
   11e10:	ldr	r1, [sp, #76]	; 0x4c
   11e14:	ldr	r3, [sp, #80]	; 0x50
   11e18:	ldr	r0, [sp, #84]	; 0x54
   11e1c:	cmp	ip, r3
   11e20:	movle	r2, #0
   11e24:	movgt	r2, #1
   11e28:	cmp	ip, r3
   11e2c:	rsbge	r2, r2, #0
   11e30:	rsblt	r2, r2, #1
   11e34:	cmp	r0, r1
   11e38:	movge	r3, #0
   11e3c:	movlt	r3, #1
   11e40:	cmp	r0, r1
   11e44:	rsble	r3, r3, #0
   11e48:	rsbgt	r3, r3, #1
   11e4c:	add	r3, r3, r2, lsl #1
   11e50:	cmp	r3, #0
   11e54:	movle	r2, #0
   11e58:	movgt	r2, #1
   11e5c:	b	11a5c <__lxstat64@plt+0xc00>
   11e60:	bl	113e0 <__lxstat64@plt+0x584>
   11e64:	ldr	r3, [r4, #8]
   11e68:	mov	r2, sp
   11e6c:	mov	r0, #3
   11e70:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e74:	ldr	r1, [r5, r3, lsl #2]
   11e78:	bl	10e5c <__lxstat64@plt>
   11e7c:	cmp	r0, #0
   11e80:	bne	11f24 <__lxstat64@plt+0x10c8>
   11e84:	ldr	r3, [sp, #16]
   11e88:	and	r3, r3, #61440	; 0xf000
   11e8c:	sub	r2, r3, #40960	; 0xa000
   11e90:	clz	r2, r2
   11e94:	lsr	r2, r2, #5
   11e98:	b	11a5c <__lxstat64@plt+0xc00>
   11e9c:	bl	113e0 <__lxstat64@plt+0x584>
   11ea0:	ldr	r3, [r4, #8]
   11ea4:	mov	r2, sp
   11ea8:	mov	r0, #3
   11eac:	sub	r3, r3, #-1073741823	; 0xc0000001
   11eb0:	ldr	r1, [r5, r3, lsl #2]
   11eb4:	bl	10e2c <__xstat64@plt>
   11eb8:	subs	r4, r0, #0
   11ebc:	bne	11f24 <__lxstat64@plt+0x10c8>
   11ec0:	bl	10d84 <__errno_location@plt>
   11ec4:	str	r4, [r0]
   11ec8:	mov	r5, r0
   11ecc:	bl	10cd0 <getegid@plt>
   11ed0:	cmn	r0, #1
   11ed4:	beq	11f18 <__lxstat64@plt+0x10bc>
   11ed8:	ldr	r3, [sp, #28]
   11edc:	sub	r2, r3, r0
   11ee0:	clz	r2, r2
   11ee4:	lsr	r2, r2, #5
   11ee8:	b	11a5c <__lxstat64@plt+0xc00>
   11eec:	mov	r2, #5
   11ef0:	movw	r1, #26456	; 0x6758
   11ef4:	movt	r1, #1
   11ef8:	mov	r0, #0
   11efc:	bl	10c94 <dcgettext@plt>
   11f00:	mov	r4, r0
   11f04:	ldr	r0, [r5, r6, lsl #2]
   11f08:	bl	14f6c <__lxstat64@plt+0x4110>
   11f0c:	mov	r1, r0
   11f10:	mov	r0, r4
   11f14:	bl	11280 <__lxstat64@plt+0x424>
   11f18:	ldr	r3, [r5]
   11f1c:	cmp	r3, #0
   11f20:	beq	11ed8 <__lxstat64@plt+0x107c>
   11f24:	mov	r2, #0
   11f28:	b	11a5c <__lxstat64@plt+0xc00>
   11f2c:	ldr	r3, [r5]
   11f30:	cmp	r3, #0
   11f34:	bne	11f24 <__lxstat64@plt+0x10c8>
   11f38:	b	11dd4 <__lxstat64@plt+0xf78>
   11f3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11f40:	movw	r4, #33092	; 0x8144
   11f44:	movt	r4, #2
   11f48:	strd	r6, [sp, #8]
   11f4c:	movw	r1, #26484	; 0x6774
   11f50:	movt	r1, #1
   11f54:	ldr	r6, [r4]
   11f58:	str	r8, [sp, #16]
   11f5c:	ldr	r5, [r4, #8]
   11f60:	str	lr, [sp, #20]
   11f64:	ldr	r7, [r6, r5, lsl #2]
   11f68:	mov	r0, r7
   11f6c:	bl	10c28 <strcmp@plt>
   11f70:	cmp	r0, #0
   11f74:	beq	11fb4 <__lxstat64@plt+0x1158>
   11f78:	ldrb	r3, [r7]
   11f7c:	cmp	r3, #45	; 0x2d
   11f80:	bne	11fe8 <__lxstat64@plt+0x118c>
   11f84:	ldrb	r3, [r7, #1]
   11f88:	cmp	r3, #0
   11f8c:	beq	11fe8 <__lxstat64@plt+0x118c>
   11f90:	ldrb	r3, [r7, #2]
   11f94:	cmp	r3, #0
   11f98:	bne	11fe8 <__lxstat64@plt+0x118c>
   11f9c:	ldrd	r4, [sp]
   11fa0:	ldrd	r6, [sp, #8]
   11fa4:	ldr	r8, [sp, #16]
   11fa8:	ldr	lr, [sp, #20]
   11fac:	add	sp, sp, #24
   11fb0:	b	11938 <__lxstat64@plt+0xadc>
   11fb4:	lsl	r8, r5, #2
   11fb8:	add	r5, r5, #2
   11fbc:	add	r6, r6, r8
   11fc0:	str	r5, [r4, #8]
   11fc4:	ldr	r3, [r6, #4]
   11fc8:	ldrd	r4, [sp]
   11fcc:	ldrd	r6, [sp, #8]
   11fd0:	ldrb	r0, [r3]
   11fd4:	ldr	r8, [sp, #16]
   11fd8:	add	sp, sp, #20
   11fdc:	clz	r0, r0
   11fe0:	lsr	r0, r0, #5
   11fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   11fe8:	bl	1139c <__lxstat64@plt+0x540>
   11fec:	sub	r0, r0, #1
   11ff0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11ff4:	strd	r6, [sp, #8]
   11ff8:	str	r8, [sp, #16]
   11ffc:	str	lr, [sp, #20]
   12000:	cmp	r0, #3
   12004:	ldrls	pc, [pc, r0, lsl #2]
   12008:	b	12154 <__lxstat64@plt+0x12f8>
   1200c:	andeq	r2, r1, r0, lsr #1
   12010:	andeq	r2, r1, r8, lsl #1
   12014:	andeq	r2, r1, r0, ror r0
   12018:	andeq	r2, r1, ip, lsl r0
   1201c:	movw	r4, #33092	; 0x8144
   12020:	movt	r4, #2
   12024:	ldr	r6, [r4]
   12028:	movw	r1, #26484	; 0x6774
   1202c:	movt	r1, #1
   12030:	ldr	r5, [r4, #8]
   12034:	ldr	r7, [r6, r5, lsl #2]
   12038:	lsl	r8, r5, #2
   1203c:	mov	r0, r7
   12040:	bl	10c28 <strcmp@plt>
   12044:	cmp	r0, #0
   12048:	bne	120dc <__lxstat64@plt+0x1280>
   1204c:	ldr	r3, [r4, #4]
   12050:	add	r5, r5, #1
   12054:	str	r5, [r4, #8]
   12058:	cmp	r5, r3
   1205c:	bge	12150 <__lxstat64@plt+0x12f4>
   12060:	bl	124e4 <__lxstat64@plt+0x1688>
   12064:	eor	r0, r0, #1
   12068:	uxtb	r0, r0
   1206c:	b	120c8 <__lxstat64@plt+0x126c>
   12070:	ldrd	r4, [sp]
   12074:	ldrd	r6, [sp, #8]
   12078:	ldr	r8, [sp, #16]
   1207c:	ldr	lr, [sp, #20]
   12080:	add	sp, sp, #24
   12084:	b	124e4 <__lxstat64@plt+0x1688>
   12088:	ldrd	r4, [sp]
   1208c:	ldrd	r6, [sp, #8]
   12090:	ldr	r8, [sp, #16]
   12094:	ldr	lr, [sp, #20]
   12098:	add	sp, sp, #24
   1209c:	b	11f3c <__lxstat64@plt+0x10e0>
   120a0:	movw	r3, #33092	; 0x8144
   120a4:	movt	r3, #2
   120a8:	ldr	r1, [r3]
   120ac:	ldr	r2, [r3, #8]
   120b0:	ldr	r1, [r1, r2, lsl #2]
   120b4:	add	r2, r2, #1
   120b8:	str	r2, [r3, #8]
   120bc:	ldrb	r0, [r1]
   120c0:	adds	r0, r0, #0
   120c4:	movne	r0, #1
   120c8:	ldrd	r4, [sp]
   120cc:	ldrd	r6, [sp, #8]
   120d0:	ldr	r8, [sp, #16]
   120d4:	add	sp, sp, #20
   120d8:	pop	{pc}		; (ldr pc, [sp], #4)
   120dc:	mov	r0, r7
   120e0:	movw	r1, #26488	; 0x6778
   120e4:	movt	r1, #1
   120e8:	bl	10c28 <strcmp@plt>
   120ec:	cmp	r0, #0
   120f0:	bne	12110 <__lxstat64@plt+0x12b4>
   120f4:	add	r6, r6, r8
   120f8:	movw	r1, #26492	; 0x677c
   120fc:	movt	r1, #1
   12100:	ldr	r0, [r6, #12]
   12104:	bl	10c28 <strcmp@plt>
   12108:	cmp	r0, #0
   1210c:	beq	12134 <__lxstat64@plt+0x12d8>
   12110:	ldr	r3, [r4, #4]
   12114:	cmp	r5, r3
   12118:	bge	12150 <__lxstat64@plt+0x12f4>
   1211c:	ldrd	r4, [sp]
   12120:	ldrd	r6, [sp, #8]
   12124:	ldr	r8, [sp, #16]
   12128:	ldr	lr, [sp, #20]
   1212c:	add	sp, sp, #24
   12130:	b	12164 <__lxstat64@plt+0x1308>
   12134:	add	r5, r5, #1
   12138:	str	r5, [r4, #8]
   1213c:	bl	11f3c <__lxstat64@plt+0x10e0>
   12140:	ldr	r3, [r4, #8]
   12144:	add	r3, r3, #1
   12148:	str	r3, [r4, #8]
   1214c:	b	120c8 <__lxstat64@plt+0x126c>
   12150:	bl	1139c <__lxstat64@plt+0x540>
   12154:	movw	r4, #33092	; 0x8144
   12158:	movt	r4, #2
   1215c:	ldr	r5, [r4, #8]
   12160:	b	12110 <__lxstat64@plt+0x12b4>
   12164:	movw	r3, #26492	; 0x677c
   12168:	movt	r3, #1
   1216c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12170:	movw	r5, #33092	; 0x8144
   12174:	movt	r5, #2
   12178:	strd	r6, [sp, #8]
   1217c:	strd	r8, [sp, #16]
   12180:	strd	sl, [sp, #24]
   12184:	str	lr, [sp, #32]
   12188:	sub	sp, sp, #20
   1218c:	ldr	r7, [r5, #4]
   12190:	str	r3, [sp, #8]
   12194:	movw	r3, #26400	; 0x6720
   12198:	movt	r3, #1
   1219c:	ldr	r4, [r5, #8]
   121a0:	str	r3, [sp, #12]
   121a4:	mov	r3, #0
   121a8:	str	r3, [sp, #4]
   121ac:	movw	r3, #26532	; 0x67a4
   121b0:	movt	r3, #1
   121b4:	cmp	r4, r7
   121b8:	mov	r9, #1
   121bc:	str	r3, [sp]
   121c0:	bge	12320 <__lxstat64@plt+0x14c4>
   121c4:	ldr	sl, [r5]
   121c8:	ldr	fp, [sl, r4, lsl #2]
   121cc:	add	r1, sl, r4, lsl #2
   121d0:	ldrb	r6, [fp]
   121d4:	cmp	r6, #33	; 0x21
   121d8:	bne	12418 <__lxstat64@plt+0x15bc>
   121dc:	ldrb	r2, [fp, #1]
   121e0:	cmp	r2, #0
   121e4:	bne	12420 <__lxstat64@plt+0x15c4>
   121e8:	add	r4, r4, #1
   121ec:	cmp	r4, r7
   121f0:	str	r4, [r5, #8]
   121f4:	bge	12320 <__lxstat64@plt+0x14c4>
   121f8:	mov	r8, #1
   121fc:	b	12220 <__lxstat64@plt+0x13c4>
   12200:	ldrb	r3, [fp, #1]
   12204:	cmp	r3, #0
   12208:	bne	12324 <__lxstat64@plt+0x14c8>
   1220c:	add	r4, r4, #1
   12210:	cmp	r4, r7
   12214:	beq	1245c <__lxstat64@plt+0x1600>
   12218:	eor	r8, r8, #1
   1221c:	mov	r2, #1
   12220:	ldr	fp, [r1, #4]!
   12224:	ldrb	r0, [fp]
   12228:	cmp	r0, #33	; 0x21
   1222c:	beq	12200 <__lxstat64@plt+0x13a4>
   12230:	cmp	r2, #0
   12234:	mov	r6, r0
   12238:	strne	r4, [r5, #8]
   1223c:	cmp	r6, #40	; 0x28
   12240:	bne	1232c <__lxstat64@plt+0x14d0>
   12244:	ldrb	r2, [fp, #1]
   12248:	cmp	r2, #0
   1224c:	bne	1232c <__lxstat64@plt+0x14d0>
   12250:	add	fp, r4, #1
   12254:	cmp	fp, r7
   12258:	str	fp, [r5, #8]
   1225c:	bge	12320 <__lxstat64@plt+0x14c4>
   12260:	add	r2, r4, #2
   12264:	cmp	r2, r7
   12268:	bge	12454 <__lxstat64@plt+0x15f8>
   1226c:	sub	r2, r7, #1
   12270:	add	sl, sl, fp, lsl #2
   12274:	mov	r6, #1
   12278:	sub	r4, r2, r4
   1227c:	ldr	r0, [sl, #4]!
   12280:	ldr	r1, [sp, #8]
   12284:	bl	10c28 <strcmp@plt>
   12288:	cmp	r0, #0
   1228c:	beq	122a4 <__lxstat64@plt+0x1448>
   12290:	cmp	r6, #4
   12294:	beq	123c0 <__lxstat64@plt+0x1564>
   12298:	add	r6, r6, #1
   1229c:	cmp	r6, r4
   122a0:	bne	1227c <__lxstat64@plt+0x1420>
   122a4:	mov	r0, r6
   122a8:	bl	11fec <__lxstat64@plt+0x1190>
   122ac:	ldr	r3, [r5]
   122b0:	ldr	r4, [r5, #8]
   122b4:	ldr	r3, [r3, r4, lsl #2]
   122b8:	cmp	r3, #0
   122bc:	beq	124b4 <__lxstat64@plt+0x1658>
   122c0:	ldrb	r2, [r3]
   122c4:	cmp	r2, #41	; 0x29
   122c8:	bne	12464 <__lxstat64@plt+0x1608>
   122cc:	ldrb	r3, [r3, #1]
   122d0:	cmp	r3, #0
   122d4:	bne	12464 <__lxstat64@plt+0x1608>
   122d8:	add	r4, r4, #1
   122dc:	str	r4, [r5, #8]
   122e0:	ldr	r7, [r5, #4]
   122e4:	eor	r0, r0, r8
   122e8:	and	r9, r9, r0
   122ec:	cmp	r7, r4
   122f0:	ble	12428 <__lxstat64@plt+0x15cc>
   122f4:	ldr	r3, [r5]
   122f8:	ldr	r1, [sp]
   122fc:	ldr	r6, [r3, r4, lsl #2]
   12300:	mov	r0, r6
   12304:	bl	10c28 <strcmp@plt>
   12308:	cmp	r0, #0
   1230c:	bne	123d8 <__lxstat64@plt+0x157c>
   12310:	add	r4, r4, #1
   12314:	cmp	r4, r7
   12318:	str	r4, [r5, #8]
   1231c:	blt	121c4 <__lxstat64@plt+0x1368>
   12320:	bl	1139c <__lxstat64@plt+0x540>
   12324:	cmp	r2, #0
   12328:	strne	r4, [r5, #8]
   1232c:	sub	r7, r7, r4
   12330:	cmp	r7, #3
   12334:	ble	12390 <__lxstat64@plt+0x1534>
   12338:	mov	r0, fp
   1233c:	ldr	r1, [sp, #12]
   12340:	bl	10c28 <strcmp@plt>
   12344:	cmp	r0, #0
   12348:	bne	12360 <__lxstat64@plt+0x1504>
   1234c:	add	r2, r4, #2
   12350:	ldr	r0, [sl, r2, lsl #2]
   12354:	bl	11144 <__lxstat64@plt+0x2e8>
   12358:	cmp	r0, #0
   1235c:	bne	12408 <__lxstat64@plt+0x15ac>
   12360:	add	r2, r4, #1
   12364:	ldr	r0, [sl, r2, lsl #2]
   12368:	bl	11144 <__lxstat64@plt+0x2e8>
   1236c:	cmp	r0, #0
   12370:	bne	123c8 <__lxstat64@plt+0x156c>
   12374:	cmp	r6, #45	; 0x2d
   12378:	beq	1239c <__lxstat64@plt+0x1540>
   1237c:	add	r4, r4, #1
   12380:	adds	r0, r6, #0
   12384:	movne	r0, #1
   12388:	str	r4, [r5, #8]
   1238c:	b	122e0 <__lxstat64@plt+0x1484>
   12390:	beq	12360 <__lxstat64@plt+0x1504>
   12394:	cmp	r6, #45	; 0x2d
   12398:	bne	1237c <__lxstat64@plt+0x1520>
   1239c:	ldrb	r3, [fp, #1]
   123a0:	cmp	r3, #0
   123a4:	beq	1237c <__lxstat64@plt+0x1520>
   123a8:	ldrb	r3, [fp, #2]
   123ac:	cmp	r3, #0
   123b0:	bne	1237c <__lxstat64@plt+0x1520>
   123b4:	bl	11938 <__lxstat64@plt+0xadc>
   123b8:	ldr	r4, [r5, #8]
   123bc:	b	122e0 <__lxstat64@plt+0x1484>
   123c0:	sub	r6, r7, fp
   123c4:	b	122a4 <__lxstat64@plt+0x1448>
   123c8:	mov	r0, #0
   123cc:	bl	11414 <__lxstat64@plt+0x5b8>
   123d0:	ldr	r4, [r5, #8]
   123d4:	b	122e0 <__lxstat64@plt+0x1484>
   123d8:	ldr	r3, [sp, #4]
   123dc:	mov	r0, r6
   123e0:	movw	r1, #26536	; 0x67a8
   123e4:	movt	r1, #1
   123e8:	orr	r3, r3, r9
   123ec:	str	r3, [sp, #4]
   123f0:	bl	10c28 <strcmp@plt>
   123f4:	cmp	r0, #0
   123f8:	bne	12434 <__lxstat64@plt+0x15d8>
   123fc:	add	r4, r4, #1
   12400:	str	r4, [r5, #8]
   12404:	b	121ac <__lxstat64@plt+0x1350>
   12408:	mov	r0, #1
   1240c:	bl	11414 <__lxstat64@plt+0x5b8>
   12410:	ldr	r4, [r5, #8]
   12414:	b	122e0 <__lxstat64@plt+0x1484>
   12418:	mov	r8, #0
   1241c:	b	1223c <__lxstat64@plt+0x13e0>
   12420:	mov	r8, #0
   12424:	b	1232c <__lxstat64@plt+0x14d0>
   12428:	ldr	r3, [sp, #4]
   1242c:	orr	r3, r3, r9
   12430:	str	r3, [sp, #4]
   12434:	ldr	r0, [sp, #4]
   12438:	add	sp, sp, #20
   1243c:	ldrd	r4, [sp]
   12440:	ldrd	r6, [sp, #8]
   12444:	ldrd	r8, [sp, #16]
   12448:	ldrd	sl, [sp, #24]
   1244c:	add	sp, sp, #32
   12450:	pop	{pc}		; (ldr pc, [sp], #4)
   12454:	mov	r6, #1
   12458:	b	122a4 <__lxstat64@plt+0x1448>
   1245c:	str	r4, [r5, #8]
   12460:	bl	1139c <__lxstat64@plt+0x540>
   12464:	mov	r2, #5
   12468:	movw	r1, #26508	; 0x678c
   1246c:	movt	r1, #1
   12470:	mov	r0, #0
   12474:	bl	10c94 <dcgettext@plt>
   12478:	mov	r4, r0
   1247c:	movw	r1, #26492	; 0x677c
   12480:	movt	r1, #1
   12484:	mov	r0, #0
   12488:	bl	14f5c <__lxstat64@plt+0x4100>
   1248c:	ldr	r3, [r5]
   12490:	mov	r6, r0
   12494:	mov	r0, #1
   12498:	ldr	r2, [r5, #8]
   1249c:	ldr	r1, [r3, r2, lsl #2]
   124a0:	bl	14f5c <__lxstat64@plt+0x4100>
   124a4:	mov	r2, r0
   124a8:	mov	r1, r6
   124ac:	mov	r0, r4
   124b0:	bl	11280 <__lxstat64@plt+0x424>
   124b4:	mov	r0, r3
   124b8:	mov	r2, #5
   124bc:	movw	r1, #26496	; 0x6780
   124c0:	movt	r1, #1
   124c4:	bl	10c94 <dcgettext@plt>
   124c8:	mov	r4, r0
   124cc:	movw	r0, #26492	; 0x677c
   124d0:	movt	r0, #1
   124d4:	bl	14f6c <__lxstat64@plt+0x4110>
   124d8:	mov	r1, r0
   124dc:	mov	r0, r4
   124e0:	bl	11280 <__lxstat64@plt+0x424>
   124e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   124e8:	movw	r4, #33092	; 0x8144
   124ec:	movt	r4, #2
   124f0:	strd	r6, [sp, #8]
   124f4:	strd	r8, [sp, #16]
   124f8:	ldr	r6, [r4]
   124fc:	str	sl, [sp, #24]
   12500:	ldr	r8, [r4, #8]
   12504:	str	lr, [sp, #28]
   12508:	add	r5, r8, #1
   1250c:	ldr	r7, [r6, r5, lsl #2]
   12510:	add	r9, r6, r5, lsl #2
   12514:	mov	r0, r7
   12518:	bl	11144 <__lxstat64@plt+0x2e8>
   1251c:	cmp	r0, #0
   12520:	bne	12614 <__lxstat64@plt+0x17b8>
   12524:	ldr	sl, [r9, #-4]
   12528:	movw	r1, #26484	; 0x6774
   1252c:	movt	r1, #1
   12530:	mov	r0, sl
   12534:	bl	10c28 <strcmp@plt>
   12538:	cmp	r0, #0
   1253c:	bne	12574 <__lxstat64@plt+0x1718>
   12540:	ldr	r3, [r4, #4]
   12544:	str	r5, [r4, #8]
   12548:	cmp	r5, r3
   1254c:	bge	12660 <__lxstat64@plt+0x1804>
   12550:	bl	11f3c <__lxstat64@plt+0x10e0>
   12554:	eor	r0, r0, #1
   12558:	uxtb	r0, r0
   1255c:	ldrd	r4, [sp]
   12560:	ldrd	r6, [sp, #8]
   12564:	ldrd	r8, [sp, #16]
   12568:	ldr	sl, [sp, #24]
   1256c:	add	sp, sp, #28
   12570:	pop	{pc}		; (ldr pc, [sp], #4)
   12574:	mov	r0, sl
   12578:	movw	r1, #26488	; 0x6778
   1257c:	movt	r1, #1
   12580:	bl	10c28 <strcmp@plt>
   12584:	cmp	r0, #0
   12588:	bne	125bc <__lxstat64@plt+0x1760>
   1258c:	movw	r1, #26492	; 0x677c
   12590:	movt	r1, #1
   12594:	ldr	r0, [r9, #4]
   12598:	bl	10c28 <strcmp@plt>
   1259c:	cmp	r0, #0
   125a0:	bne	125bc <__lxstat64@plt+0x1760>
   125a4:	ldrb	r0, [r7]
   125a8:	add	r8, r8, #3
   125ac:	str	r8, [r4, #8]
   125b0:	adds	r0, r0, #0
   125b4:	movne	r0, #1
   125b8:	b	1255c <__lxstat64@plt+0x1700>
   125bc:	movw	r1, #26532	; 0x67a4
   125c0:	movt	r1, #1
   125c4:	mov	r0, r7
   125c8:	bl	10c28 <strcmp@plt>
   125cc:	cmp	r0, #0
   125d0:	beq	125ec <__lxstat64@plt+0x1790>
   125d4:	mov	r0, r7
   125d8:	movw	r1, #26536	; 0x67a8
   125dc:	movt	r1, #1
   125e0:	bl	10c28 <strcmp@plt>
   125e4:	cmp	r0, #0
   125e8:	bne	12634 <__lxstat64@plt+0x17d8>
   125ec:	ldr	r3, [r4, #4]
   125f0:	cmp	r8, r3
   125f4:	bge	12660 <__lxstat64@plt+0x1804>
   125f8:	ldrd	r4, [sp]
   125fc:	ldrd	r6, [sp, #8]
   12600:	ldrd	r8, [sp, #16]
   12604:	ldr	sl, [sp, #24]
   12608:	ldr	lr, [sp, #28]
   1260c:	add	sp, sp, #32
   12610:	b	12164 <__lxstat64@plt+0x1308>
   12614:	mov	r0, #0
   12618:	ldrd	r4, [sp]
   1261c:	ldrd	r6, [sp, #8]
   12620:	ldrd	r8, [sp, #16]
   12624:	ldr	sl, [sp, #24]
   12628:	ldr	lr, [sp, #28]
   1262c:	add	sp, sp, #32
   12630:	b	11414 <__lxstat64@plt+0x5b8>
   12634:	mov	r2, #5
   12638:	movw	r1, #26540	; 0x67ac
   1263c:	movt	r1, #1
   12640:	mov	r0, #0
   12644:	bl	10c94 <dcgettext@plt>
   12648:	mov	r4, r0
   1264c:	ldr	r0, [r6, r5, lsl #2]
   12650:	bl	14f6c <__lxstat64@plt+0x4110>
   12654:	mov	r1, r0
   12658:	mov	r0, r4
   1265c:	bl	11280 <__lxstat64@plt+0x424>
   12660:	bl	1139c <__lxstat64@plt+0x540>
   12664:	subs	r6, r0, #0
   12668:	str	r7, [sp, #-8]!
   1266c:	str	lr, [sp, #4]
   12670:	sub	sp, sp, #56	; 0x38
   12674:	beq	126bc <__lxstat64@plt+0x1860>
   12678:	movw	r3, #33080	; 0x8138
   1267c:	movt	r3, #2
   12680:	ldr	r4, [r3]
   12684:	mov	r2, #5
   12688:	movw	r1, #26572	; 0x67cc
   1268c:	movt	r1, #1
   12690:	mov	r0, #0
   12694:	bl	10c94 <dcgettext@plt>
   12698:	movw	r3, #33112	; 0x8158
   1269c:	movt	r3, #2
   126a0:	mov	r2, r0
   126a4:	mov	r1, #1
   126a8:	ldr	r3, [r3]
   126ac:	mov	r0, r4
   126b0:	bl	10dcc <__fprintf_chk@plt>
   126b4:	mov	r0, r6
   126b8:	bl	10d6c <exit@plt>
   126bc:	mov	r2, #5
   126c0:	movw	r1, #26612	; 0x67f4
   126c4:	movt	r1, #1
   126c8:	movw	r7, #33084	; 0x813c
   126cc:	movt	r7, #2
   126d0:	bl	10c94 <dcgettext@plt>
   126d4:	ldr	r1, [r7]
   126d8:	bl	10c10 <fputs_unlocked@plt>
   126dc:	mov	r2, #5
   126e0:	movw	r1, #26700	; 0x684c
   126e4:	movt	r1, #1
   126e8:	mov	r0, r6
   126ec:	bl	10c94 <dcgettext@plt>
   126f0:	ldr	r1, [r7]
   126f4:	bl	10c10 <fputs_unlocked@plt>
   126f8:	mov	r2, #5
   126fc:	movw	r1, #26752	; 0x6880
   12700:	movt	r1, #1
   12704:	mov	r0, r6
   12708:	bl	10c94 <dcgettext@plt>
   1270c:	ldr	r1, [r7]
   12710:	bl	10c10 <fputs_unlocked@plt>
   12714:	mov	r2, #5
   12718:	movw	r1, #26800	; 0x68b0
   1271c:	movt	r1, #1
   12720:	mov	r0, r6
   12724:	bl	10c94 <dcgettext@plt>
   12728:	ldr	r1, [r7]
   1272c:	bl	10c10 <fputs_unlocked@plt>
   12730:	mov	r2, #5
   12734:	movw	r1, #26856	; 0x68e8
   12738:	movt	r1, #1
   1273c:	mov	r0, r6
   12740:	bl	10c94 <dcgettext@plt>
   12744:	ldr	r1, [r7]
   12748:	bl	10c10 <fputs_unlocked@plt>
   1274c:	mov	r2, #5
   12750:	movw	r1, #26976	; 0x6960
   12754:	movt	r1, #1
   12758:	mov	r0, r6
   1275c:	bl	10c94 <dcgettext@plt>
   12760:	ldr	r1, [r7]
   12764:	bl	10c10 <fputs_unlocked@plt>
   12768:	mov	r2, #5
   1276c:	movw	r1, #27228	; 0x6a5c
   12770:	movt	r1, #1
   12774:	mov	r0, r6
   12778:	bl	10c94 <dcgettext@plt>
   1277c:	ldr	r1, [r7]
   12780:	bl	10c10 <fputs_unlocked@plt>
   12784:	mov	r2, #5
   12788:	movw	r1, #27480	; 0x6b58
   1278c:	movt	r1, #1
   12790:	mov	r0, r6
   12794:	bl	10c94 <dcgettext@plt>
   12798:	ldr	r1, [r7]
   1279c:	bl	10c10 <fputs_unlocked@plt>
   127a0:	mov	r2, #5
   127a4:	movw	r1, #27856	; 0x6cd0
   127a8:	movt	r1, #1
   127ac:	mov	r0, r6
   127b0:	bl	10c94 <dcgettext@plt>
   127b4:	ldr	r1, [r7]
   127b8:	bl	10c10 <fputs_unlocked@plt>
   127bc:	mov	r2, #5
   127c0:	movw	r1, #28048	; 0x6d90
   127c4:	movt	r1, #1
   127c8:	mov	r0, r6
   127cc:	bl	10c94 <dcgettext@plt>
   127d0:	ldr	r1, [r7]
   127d4:	bl	10c10 <fputs_unlocked@plt>
   127d8:	mov	r2, #5
   127dc:	movw	r1, #28220	; 0x6e3c
   127e0:	movt	r1, #1
   127e4:	mov	r0, r6
   127e8:	bl	10c94 <dcgettext@plt>
   127ec:	ldr	r1, [r7]
   127f0:	bl	10c10 <fputs_unlocked@plt>
   127f4:	mov	r2, #5
   127f8:	movw	r1, #28496	; 0x6f50
   127fc:	movt	r1, #1
   12800:	mov	r0, r6
   12804:	bl	10c94 <dcgettext@plt>
   12808:	ldr	r1, [r7]
   1280c:	bl	10c10 <fputs_unlocked@plt>
   12810:	mov	r2, #5
   12814:	movw	r1, #28856	; 0x70b8
   12818:	movt	r1, #1
   1281c:	mov	r0, r6
   12820:	bl	10c94 <dcgettext@plt>
   12824:	ldr	r1, [r7]
   12828:	bl	10c10 <fputs_unlocked@plt>
   1282c:	mov	r2, #5
   12830:	movw	r1, #29144	; 0x71d8
   12834:	movt	r1, #1
   12838:	mov	r0, r6
   1283c:	bl	10c94 <dcgettext@plt>
   12840:	ldr	r1, [r7]
   12844:	bl	10c10 <fputs_unlocked@plt>
   12848:	mov	r2, #5
   1284c:	movw	r1, #29372	; 0x72bc
   12850:	movt	r1, #1
   12854:	mov	r0, r6
   12858:	bl	10c94 <dcgettext@plt>
   1285c:	ldr	r1, [r7]
   12860:	bl	10c10 <fputs_unlocked@plt>
   12864:	mov	r2, #5
   12868:	movw	r1, #29496	; 0x7338
   1286c:	movt	r1, #1
   12870:	mov	r0, r6
   12874:	bl	10c94 <dcgettext@plt>
   12878:	ldr	r1, [r7]
   1287c:	bl	10c10 <fputs_unlocked@plt>
   12880:	mov	r2, #5
   12884:	movw	r1, #29632	; 0x73c0
   12888:	movt	r1, #1
   1288c:	mov	r0, r6
   12890:	bl	10c94 <dcgettext@plt>
   12894:	mov	r4, r0
   12898:	mov	r2, #5
   1289c:	movw	r1, #29824	; 0x7480
   128a0:	movt	r1, #1
   128a4:	mov	r0, r6
   128a8:	bl	10c94 <dcgettext@plt>
   128ac:	mov	r2, r0
   128b0:	mov	r1, r4
   128b4:	mov	r0, #1
   128b8:	bl	10db4 <__printf_chk@plt>
   128bc:	movw	lr, #26204	; 0x665c
   128c0:	movt	lr, #1
   128c4:	ldr	ip, [lr]
   128c8:	ldr	r4, [lr, #4]
   128cc:	ldrd	r8, [lr, #8]
   128d0:	subs	r1, ip, #0
   128d4:	str	ip, [sp]
   128d8:	ldrd	r2, [lr, #16]
   128dc:	str	r4, [sp, #4]
   128e0:	ldrd	r4, [lr, #24]
   128e4:	strd	r8, [sp, #8]
   128e8:	ldrd	r8, [lr, #32]
   128ec:	strd	r2, [sp, #16]
   128f0:	ldrd	r2, [lr, #40]	; 0x28
   128f4:	strd	r4, [sp, #24]
   128f8:	ldrd	r4, [lr, #48]	; 0x30
   128fc:	strd	r8, [sp, #32]
   12900:	strd	r2, [sp, #40]	; 0x28
   12904:	strd	r4, [sp, #48]	; 0x30
   12908:	movwne	r5, #29836	; 0x748c
   1290c:	mov	r4, sp
   12910:	movtne	r5, #1
   12914:	bne	12a0c <__lxstat64@plt+0x1bb0>
   12918:	ldr	r4, [r4, #4]
   1291c:	movw	r1, #29840	; 0x7490
   12920:	movt	r1, #1
   12924:	mov	r2, #5
   12928:	cmp	r4, #0
   1292c:	beq	12a20 <__lxstat64@plt+0x1bc4>
   12930:	mov	r0, #0
   12934:	bl	10c94 <dcgettext@plt>
   12938:	mov	r1, r0
   1293c:	movw	r3, #29864	; 0x74a8
   12940:	movt	r3, #1
   12944:	movw	r2, #29904	; 0x74d0
   12948:	movt	r2, #1
   1294c:	mov	r0, #1
   12950:	bl	10db4 <__printf_chk@plt>
   12954:	mov	r1, #0
   12958:	mov	r0, #5
   1295c:	bl	10df0 <setlocale@plt>
   12960:	cmp	r0, #0
   12964:	movweq	r5, #29836	; 0x748c
   12968:	movteq	r5, #1
   1296c:	beq	12990 <__lxstat64@plt+0x1b34>
   12970:	movw	r1, #29920	; 0x74e0
   12974:	movt	r1, #1
   12978:	mov	r2, #3
   1297c:	movw	r5, #29836	; 0x748c
   12980:	movt	r5, #1
   12984:	bl	10e44 <strncmp@plt>
   12988:	cmp	r0, #0
   1298c:	bne	12ad8 <__lxstat64@plt+0x1c7c>
   12990:	mov	r2, #5
   12994:	movw	r1, #29996	; 0x752c
   12998:	movt	r1, #1
   1299c:	mov	r0, #0
   129a0:	bl	10c94 <dcgettext@plt>
   129a4:	mov	r1, r0
   129a8:	movw	r3, #29836	; 0x748c
   129ac:	movt	r3, #1
   129b0:	movw	r2, #29864	; 0x74a8
   129b4:	movt	r2, #1
   129b8:	mov	r0, #1
   129bc:	bl	10db4 <__printf_chk@plt>
   129c0:	mov	r2, #5
   129c4:	movw	r1, #30024	; 0x7548
   129c8:	movt	r1, #1
   129cc:	mov	r0, #0
   129d0:	bl	10c94 <dcgettext@plt>
   129d4:	movw	r2, #30200	; 0x75f8
   129d8:	movt	r2, #1
   129dc:	cmp	r4, r5
   129e0:	movw	r3, #26748	; 0x687c
   129e4:	movt	r3, #1
   129e8:	mov	r1, r0
   129ec:	moveq	r3, r2
   129f0:	mov	r2, r4
   129f4:	mov	r0, #1
   129f8:	bl	10db4 <__printf_chk@plt>
   129fc:	b	126b4 <__lxstat64@plt+0x1858>
   12a00:	ldr	r1, [r4, #8]!
   12a04:	cmp	r1, #0
   12a08:	beq	12918 <__lxstat64@plt+0x1abc>
   12a0c:	mov	r0, r5
   12a10:	bl	10c28 <strcmp@plt>
   12a14:	cmp	r0, #0
   12a18:	bne	12a00 <__lxstat64@plt+0x1ba4>
   12a1c:	b	12918 <__lxstat64@plt+0x1abc>
   12a20:	mov	r0, r4
   12a24:	bl	10c94 <dcgettext@plt>
   12a28:	mov	r1, r0
   12a2c:	movw	r3, #29864	; 0x74a8
   12a30:	movt	r3, #1
   12a34:	movw	r2, #29904	; 0x74d0
   12a38:	movt	r2, #1
   12a3c:	mov	r0, #1
   12a40:	bl	10db4 <__printf_chk@plt>
   12a44:	mov	r1, r4
   12a48:	mov	r0, #5
   12a4c:	bl	10df0 <setlocale@plt>
   12a50:	cmp	r0, #0
   12a54:	beq	12a70 <__lxstat64@plt+0x1c14>
   12a58:	movw	r1, #29920	; 0x74e0
   12a5c:	movt	r1, #1
   12a60:	mov	r2, #3
   12a64:	bl	10e44 <strncmp@plt>
   12a68:	cmp	r0, #0
   12a6c:	bne	12acc <__lxstat64@plt+0x1c70>
   12a70:	mov	r2, #5
   12a74:	movw	r1, #29996	; 0x752c
   12a78:	movt	r1, #1
   12a7c:	mov	r0, #0
   12a80:	bl	10c94 <dcgettext@plt>
   12a84:	mov	r1, r0
   12a88:	movw	r3, #29836	; 0x748c
   12a8c:	movt	r3, #1
   12a90:	movw	r2, #29864	; 0x74a8
   12a94:	movt	r2, #1
   12a98:	mov	r0, #1
   12a9c:	bl	10db4 <__printf_chk@plt>
   12aa0:	movw	r1, #30024	; 0x7548
   12aa4:	movt	r1, #1
   12aa8:	mov	r2, #5
   12aac:	mov	r0, #0
   12ab0:	bl	10c94 <dcgettext@plt>
   12ab4:	movw	r4, #29836	; 0x748c
   12ab8:	movt	r4, #1
   12abc:	movw	r3, #30200	; 0x75f8
   12ac0:	movt	r3, #1
   12ac4:	mov	r1, r0
   12ac8:	b	129f0 <__lxstat64@plt+0x1b94>
   12acc:	movw	r5, #29836	; 0x748c
   12ad0:	movt	r5, #1
   12ad4:	mov	r4, r5
   12ad8:	mov	r2, #5
   12adc:	movw	r1, #29924	; 0x74e4
   12ae0:	movt	r1, #1
   12ae4:	mov	r0, #0
   12ae8:	bl	10c94 <dcgettext@plt>
   12aec:	ldr	r1, [r7]
   12af0:	bl	10c10 <fputs_unlocked@plt>
   12af4:	b	12990 <__lxstat64@plt+0x1b34>
   12af8:	movw	r3, #33104	; 0x8150
   12afc:	movt	r3, #2
   12b00:	str	r0, [r3]
   12b04:	bx	lr
   12b08:	movw	r3, #33104	; 0x8150
   12b0c:	movt	r3, #2
   12b10:	strb	r0, [r3, #4]
   12b14:	bx	lr
   12b18:	movw	r3, #33084	; 0x813c
   12b1c:	movt	r3, #2
   12b20:	strd	r4, [sp, #-16]!
   12b24:	ldr	r0, [r3]
   12b28:	str	r6, [sp, #8]
   12b2c:	str	lr, [sp, #12]
   12b30:	sub	sp, sp, #8
   12b34:	bl	15f84 <__lxstat64@plt+0x5128>
   12b38:	cmp	r0, #0
   12b3c:	beq	12b68 <__lxstat64@plt+0x1d0c>
   12b40:	movw	r4, #33104	; 0x8150
   12b44:	movt	r4, #2
   12b48:	ldrb	r6, [r4, #4]
   12b4c:	bl	10d84 <__errno_location@plt>
   12b50:	mov	r5, r0
   12b54:	cmp	r6, #0
   12b58:	beq	12b94 <__lxstat64@plt+0x1d38>
   12b5c:	ldr	r3, [r0]
   12b60:	cmp	r3, #32
   12b64:	bne	12b94 <__lxstat64@plt+0x1d38>
   12b68:	movw	r3, #33080	; 0x8138
   12b6c:	movt	r3, #2
   12b70:	ldr	r0, [r3]
   12b74:	bl	15f84 <__lxstat64@plt+0x5128>
   12b78:	cmp	r0, #0
   12b7c:	bne	12bdc <__lxstat64@plt+0x1d80>
   12b80:	add	sp, sp, #8
   12b84:	ldrd	r4, [sp]
   12b88:	ldr	r6, [sp, #8]
   12b8c:	add	sp, sp, #12
   12b90:	pop	{pc}		; (ldr pc, [sp], #4)
   12b94:	movw	r1, #30316	; 0x766c
   12b98:	movt	r1, #1
   12b9c:	mov	r2, #5
   12ba0:	mov	r0, #0
   12ba4:	bl	10c94 <dcgettext@plt>
   12ba8:	mov	r6, r0
   12bac:	ldr	r0, [r4]
   12bb0:	cmp	r0, #0
   12bb4:	beq	12bec <__lxstat64@plt+0x1d90>
   12bb8:	ldr	r4, [r5]
   12bbc:	bl	14d80 <__lxstat64@plt+0x3f24>
   12bc0:	mov	r3, r0
   12bc4:	movw	r2, #30328	; 0x7678
   12bc8:	movt	r2, #1
   12bcc:	mov	r0, #0
   12bd0:	str	r6, [sp]
   12bd4:	mov	r1, r4
   12bd8:	bl	10d18 <error@plt>
   12bdc:	movw	r3, #33000	; 0x80e8
   12be0:	movt	r3, #2
   12be4:	ldr	r0, [r3]
   12be8:	bl	10c58 <_exit@plt>
   12bec:	mov	r3, r6
   12bf0:	movw	r2, #30332	; 0x767c
   12bf4:	movt	r2, #1
   12bf8:	ldr	r1, [r5]
   12bfc:	bl	10d18 <error@plt>
   12c00:	b	12bdc <__lxstat64@plt+0x1d80>
   12c04:	mov	r3, #0
   12c08:	strd	r4, [sp, #-16]!
   12c0c:	mov	r4, r0
   12c10:	mov	r5, r1
   12c14:	str	r6, [sp, #8]
   12c18:	add	r6, r2, #20
   12c1c:	str	lr, [sp, #12]
   12c20:	strb	r3, [r2, #20]
   12c24:	mov	r0, r4
   12c28:	mov	r1, r5
   12c2c:	mov	r2, #10
   12c30:	mov	r3, #0
   12c34:	bl	16460 <__lxstat64@plt+0x5604>
   12c38:	add	ip, r2, #48	; 0x30
   12c3c:	mov	r0, r4
   12c40:	mov	r1, r5
   12c44:	mov	r2, #10
   12c48:	mov	r3, #0
   12c4c:	strb	ip, [r6, #-1]!
   12c50:	bl	16460 <__lxstat64@plt+0x5604>
   12c54:	cmp	r5, #0
   12c58:	mov	r5, r1
   12c5c:	cmpeq	r4, #9
   12c60:	mov	r4, r0
   12c64:	bhi	12c24 <__lxstat64@plt+0x1dc8>
   12c68:	mov	r0, r6
   12c6c:	ldrd	r4, [sp]
   12c70:	ldr	r6, [sp, #8]
   12c74:	add	sp, sp, #12
   12c78:	pop	{pc}		; (ldr pc, [sp], #4)
   12c7c:	strd	r4, [sp, #-16]!
   12c80:	subs	r4, r0, #0
   12c84:	str	r6, [sp, #8]
   12c88:	str	lr, [sp, #12]
   12c8c:	beq	12d24 <__lxstat64@plt+0x1ec8>
   12c90:	mov	r1, #47	; 0x2f
   12c94:	bl	10dfc <strrchr@plt>
   12c98:	subs	r5, r0, #0
   12c9c:	beq	12cfc <__lxstat64@plt+0x1ea0>
   12ca0:	add	r6, r5, #1
   12ca4:	sub	r3, r6, r4
   12ca8:	cmp	r3, #6
   12cac:	ble	12cfc <__lxstat64@plt+0x1ea0>
   12cb0:	movw	r1, #30392	; 0x76b8
   12cb4:	movt	r1, #1
   12cb8:	mov	r2, #7
   12cbc:	sub	r0, r5, #6
   12cc0:	bl	10e44 <strncmp@plt>
   12cc4:	cmp	r0, #0
   12cc8:	bne	12cfc <__lxstat64@plt+0x1ea0>
   12ccc:	movw	r1, #30400	; 0x76c0
   12cd0:	movt	r1, #1
   12cd4:	mov	r2, #3
   12cd8:	mov	r0, r6
   12cdc:	bl	10e44 <strncmp@plt>
   12ce0:	cmp	r0, #0
   12ce4:	movne	r4, r6
   12ce8:	bne	12cfc <__lxstat64@plt+0x1ea0>
   12cec:	add	r4, r5, #4
   12cf0:	movw	r3, #33072	; 0x8130
   12cf4:	movt	r3, #2
   12cf8:	str	r4, [r3]
   12cfc:	movw	r2, #33112	; 0x8158
   12d00:	movt	r2, #2
   12d04:	ldr	r6, [sp, #8]
   12d08:	movw	r3, #33076	; 0x8134
   12d0c:	movt	r3, #2
   12d10:	str	r4, [r2]
   12d14:	str	r4, [r3]
   12d18:	ldrd	r4, [sp]
   12d1c:	add	sp, sp, #12
   12d20:	pop	{pc}		; (ldr pc, [sp], #4)
   12d24:	movw	r3, #33080	; 0x8138
   12d28:	movt	r3, #2
   12d2c:	movw	r0, #30336	; 0x7680
   12d30:	movt	r0, #1
   12d34:	ldr	r3, [r3]
   12d38:	mov	r2, #55	; 0x37
   12d3c:	mov	r1, #1
   12d40:	bl	10cdc <fwrite@plt>
   12d44:	bl	10e50 <abort@plt>
   12d48:	strd	r4, [sp, #-16]!
   12d4c:	mov	r4, #0
   12d50:	mov	r5, #0
   12d54:	cmp	r1, #10
   12d58:	str	r6, [sp, #8]
   12d5c:	strd	r4, [r0]
   12d60:	strd	r4, [r0, #8]
   12d64:	str	lr, [sp, #12]
   12d68:	strd	r4, [r0, #16]
   12d6c:	strd	r4, [r0, #24]
   12d70:	strd	r4, [r0, #32]
   12d74:	strd	r4, [r0, #40]	; 0x28
   12d78:	beq	12d90 <__lxstat64@plt+0x1f34>
   12d7c:	ldrd	r4, [sp]
   12d80:	str	r1, [r0]
   12d84:	ldr	r6, [sp, #8]
   12d88:	add	sp, sp, #12
   12d8c:	pop	{pc}		; (ldr pc, [sp], #4)
   12d90:	bl	10e50 <abort@plt>
   12d94:	mov	r2, #5
   12d98:	strd	r4, [sp, #-16]!
   12d9c:	mov	r5, r0
   12da0:	str	r6, [sp, #8]
   12da4:	mov	r6, r1
   12da8:	mov	r1, r0
   12dac:	mov	r0, #0
   12db0:	str	lr, [sp, #12]
   12db4:	bl	10c94 <dcgettext@plt>
   12db8:	cmp	r5, r0
   12dbc:	mov	r4, r0
   12dc0:	beq	12dd8 <__lxstat64@plt+0x1f7c>
   12dc4:	mov	r0, r4
   12dc8:	ldrd	r4, [sp]
   12dcc:	ldr	r6, [sp, #8]
   12dd0:	add	sp, sp, #12
   12dd4:	pop	{pc}		; (ldr pc, [sp], #4)
   12dd8:	bl	16250 <__lxstat64@plt+0x53f4>
   12ddc:	ldrb	r3, [r0]
   12de0:	bic	r3, r3, #32
   12de4:	cmp	r3, #85	; 0x55
   12de8:	bne	12e50 <__lxstat64@plt+0x1ff4>
   12dec:	ldrb	r3, [r0, #1]
   12df0:	bic	r3, r3, #32
   12df4:	cmp	r3, #84	; 0x54
   12df8:	bne	12ed0 <__lxstat64@plt+0x2074>
   12dfc:	ldrb	r3, [r0, #2]
   12e00:	bic	r3, r3, #32
   12e04:	cmp	r3, #70	; 0x46
   12e08:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e0c:	ldrb	r3, [r0, #3]
   12e10:	cmp	r3, #45	; 0x2d
   12e14:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e18:	ldrb	r3, [r0, #4]
   12e1c:	cmp	r3, #56	; 0x38
   12e20:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e24:	ldrb	r3, [r0, #5]
   12e28:	cmp	r3, #0
   12e2c:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e30:	ldrb	r2, [r4]
   12e34:	movw	r3, #30492	; 0x771c
   12e38:	movt	r3, #1
   12e3c:	movw	r4, #30504	; 0x7728
   12e40:	movt	r4, #1
   12e44:	cmp	r2, #96	; 0x60
   12e48:	movne	r4, r3
   12e4c:	b	12dc4 <__lxstat64@plt+0x1f68>
   12e50:	cmp	r3, #71	; 0x47
   12e54:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e58:	ldrb	r3, [r0, #1]
   12e5c:	bic	r3, r3, #32
   12e60:	cmp	r3, #66	; 0x42
   12e64:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e68:	ldrb	r3, [r0, #2]
   12e6c:	cmp	r3, #49	; 0x31
   12e70:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e74:	ldrb	r3, [r0, #3]
   12e78:	cmp	r3, #56	; 0x38
   12e7c:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e80:	ldrb	r3, [r0, #4]
   12e84:	cmp	r3, #48	; 0x30
   12e88:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e8c:	ldrb	r3, [r0, #5]
   12e90:	cmp	r3, #51	; 0x33
   12e94:	bne	12ed0 <__lxstat64@plt+0x2074>
   12e98:	ldrb	r3, [r0, #6]
   12e9c:	cmp	r3, #48	; 0x30
   12ea0:	bne	12ed0 <__lxstat64@plt+0x2074>
   12ea4:	ldrb	r3, [r0, #7]
   12ea8:	cmp	r3, #0
   12eac:	bne	12ed0 <__lxstat64@plt+0x2074>
   12eb0:	ldrb	r2, [r4]
   12eb4:	movw	r3, #30496	; 0x7720
   12eb8:	movt	r3, #1
   12ebc:	movw	r4, #30500	; 0x7724
   12ec0:	movt	r4, #1
   12ec4:	cmp	r2, #96	; 0x60
   12ec8:	movne	r4, r3
   12ecc:	b	12dc4 <__lxstat64@plt+0x1f68>
   12ed0:	movw	r3, #30508	; 0x772c
   12ed4:	movt	r3, #1
   12ed8:	cmp	r6, #9
   12edc:	movw	r4, #30488	; 0x7718
   12ee0:	movt	r4, #1
   12ee4:	movne	r4, r3
   12ee8:	b	12dc4 <__lxstat64@plt+0x1f68>
   12eec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12ef0:	strd	r6, [sp, #8]
   12ef4:	strd	r8, [sp, #16]
   12ef8:	strd	sl, [sp, #24]
   12efc:	mov	fp, r0
   12f00:	mov	sl, r1
   12f04:	str	lr, [sp, #32]
   12f08:	sub	sp, sp, #116	; 0x74
   12f0c:	ldr	r8, [sp, #152]	; 0x98
   12f10:	str	r3, [sp, #28]
   12f14:	ldr	r3, [sp, #156]	; 0x9c
   12f18:	str	r2, [sp, #32]
   12f1c:	and	r4, r3, #2
   12f20:	ubfx	r3, r3, #1, #1
   12f24:	str	r3, [sp, #44]	; 0x2c
   12f28:	bl	10cf4 <__ctype_get_mb_cur_max@plt>
   12f2c:	str	r0, [sp, #64]	; 0x40
   12f30:	cmp	r8, #10
   12f34:	ldrls	pc, [pc, r8, lsl #2]
   12f38:	b	146a8 <__lxstat64@plt+0x384c>
   12f3c:	andeq	r3, r1, r0, asr #6
   12f40:	ldrdeq	r3, [r1], -ip
   12f44:			; <UNDEFINED> instruction: 0x000139b8
   12f48:	strdeq	r3, [r1], -ip
   12f4c:	andeq	r3, r1, r4, lsr #5
   12f50:	strdeq	r3, [r1], -r0
   12f54:	andeq	r3, r1, r0, ror r3
   12f58:	andeq	r3, r1, ip, lsr #7
   12f5c:	andeq	r2, r1, r8, ror #30
   12f60:	andeq	r2, r1, r8, ror #30
   12f64:	andeq	r2, r1, r8, ror #30
   12f68:	cmp	r8, #10
   12f6c:	beq	12f98 <__lxstat64@plt+0x213c>
   12f70:	mov	r1, r8
   12f74:	movw	r0, #30512	; 0x7730
   12f78:	movt	r0, #1
   12f7c:	bl	12d94 <__lxstat64@plt+0x1f38>
   12f80:	mov	r1, r8
   12f84:	str	r0, [sp, #164]	; 0xa4
   12f88:	movw	r0, #30508	; 0x772c
   12f8c:	movt	r0, #1
   12f90:	bl	12d94 <__lxstat64@plt+0x1f38>
   12f94:	str	r0, [sp, #168]	; 0xa8
   12f98:	cmp	r4, #0
   12f9c:	movne	r4, #0
   12fa0:	beq	14384 <__lxstat64@plt+0x3528>
   12fa4:	mov	r3, #1
   12fa8:	mov	r5, #0
   12fac:	ldr	r0, [sp, #168]	; 0xa8
   12fb0:	str	r3, [sp, #36]	; 0x24
   12fb4:	str	r3, [sp, #40]	; 0x28
   12fb8:	str	r5, [sp, #68]	; 0x44
   12fbc:	bl	10d78 <strlen@plt>
   12fc0:	ldr	r3, [sp, #168]	; 0xa8
   12fc4:	str	r5, [sp, #48]	; 0x30
   12fc8:	str	r0, [sp, #56]	; 0x38
   12fcc:	str	r3, [sp, #60]	; 0x3c
   12fd0:	str	r5, [sp, #72]	; 0x48
   12fd4:	str	r8, [sp, #152]	; 0x98
   12fd8:	mov	r8, fp
   12fdc:	mov	r9, #0
   12fe0:	ldr	fp, [sp, #152]	; 0x98
   12fe4:	ldr	r3, [sp, #28]
   12fe8:	cmn	r3, #1
   12fec:	beq	1354c <__lxstat64@plt+0x26f0>
   12ff0:	ldr	r3, [sp, #28]
   12ff4:	subs	r6, r3, r9
   12ff8:	movne	r6, #1
   12ffc:	cmp	r6, #0
   13000:	beq	13564 <__lxstat64@plt+0x2708>
   13004:	ldr	r0, [sp, #32]
   13008:	ldr	r7, [sp, #40]	; 0x28
   1300c:	add	r3, r0, r9
   13010:	cmp	fp, #2
   13014:	moveq	r7, #0
   13018:	andne	r7, r7, #1
   1301c:	str	r3, [sp, #52]	; 0x34
   13020:	cmp	r7, #0
   13024:	beq	13a00 <__lxstat64@plt+0x2ba4>
   13028:	ldr	r2, [sp, #56]	; 0x38
   1302c:	cmp	r2, #0
   13030:	beq	13c9c <__lxstat64@plt+0x2e40>
   13034:	ldr	r1, [sp, #28]
   13038:	cmp	r2, #1
   1303c:	mov	r3, r2
   13040:	movls	r3, #0
   13044:	movhi	r3, #1
   13048:	add	r5, r9, r2
   1304c:	cmn	r1, #1
   13050:	movne	r3, #0
   13054:	cmp	r3, #0
   13058:	beq	13064 <__lxstat64@plt+0x2208>
   1305c:	bl	10d78 <strlen@plt>
   13060:	str	r0, [sp, #28]
   13064:	ldr	r3, [sp, #28]
   13068:	cmp	r5, r3
   1306c:	bhi	13c9c <__lxstat64@plt+0x2e40>
   13070:	ldr	r0, [sp, #52]	; 0x34
   13074:	ldr	r2, [sp, #56]	; 0x38
   13078:	ldr	r1, [sp, #60]	; 0x3c
   1307c:	bl	10c7c <memcmp@plt>
   13080:	cmp	r0, #0
   13084:	bne	13c9c <__lxstat64@plt+0x2e40>
   13088:	ldr	r3, [sp, #44]	; 0x2c
   1308c:	cmp	r3, #0
   13090:	bne	145cc <__lxstat64@plt+0x3770>
   13094:	ldr	r3, [sp, #52]	; 0x34
   13098:	ldrb	r5, [r3]
   1309c:	cmp	r5, #126	; 0x7e
   130a0:	ldrls	pc, [pc, r5, lsl #2]
   130a4:	b	1395c <__lxstat64@plt+0x2b00>
   130a8:	andeq	r3, r1, r0, ror #16
   130ac:	andeq	r3, r1, ip, asr r9
   130b0:	andeq	r3, r1, ip, asr r9
   130b4:	andeq	r3, r1, ip, asr r9
   130b8:	andeq	r3, r1, ip, asr r9
   130bc:	andeq	r3, r1, ip, asr r9
   130c0:	andeq	r3, r1, ip, asr r9
   130c4:	andeq	r3, r1, r4, lsr r8
   130c8:	andeq	r3, r1, ip, lsr #16
   130cc:	andeq	r3, r1, r4, ror r7
   130d0:	andeq	r3, r1, r0, lsr #16
   130d4:	andeq	r3, r1, ip, ror #14
   130d8:	strdeq	r3, [r1], -ip
   130dc:	andeq	r3, r1, r8, asr #16
   130e0:	andeq	r3, r1, ip, asr r9
   130e4:	andeq	r3, r1, ip, asr r9
   130e8:	andeq	r3, r1, ip, asr r9
   130ec:	andeq	r3, r1, ip, asr r9
   130f0:	andeq	r3, r1, ip, asr r9
   130f4:	andeq	r3, r1, ip, asr r9
   130f8:	andeq	r3, r1, ip, asr r9
   130fc:	andeq	r3, r1, ip, asr r9
   13100:	andeq	r3, r1, ip, asr r9
   13104:	andeq	r3, r1, ip, asr r9
   13108:	andeq	r3, r1, ip, asr r9
   1310c:	andeq	r3, r1, ip, asr r9
   13110:	andeq	r3, r1, ip, asr r9
   13114:	andeq	r3, r1, ip, asr r9
   13118:	andeq	r3, r1, ip, asr r9
   1311c:	andeq	r3, r1, ip, asr r9
   13120:	andeq	r3, r1, ip, asr r9
   13124:	andeq	r3, r1, ip, asr r9
   13128:	andeq	r3, r1, r8, lsr r9
   1312c:	andeq	r3, r1, r0, asr #16
   13130:	andeq	r3, r1, r0, asr #16
   13134:	andeq	r3, r1, ip, lsl r9
   13138:	andeq	r3, r1, r0, asr #16
   1313c:	andeq	r3, r1, r0, asr r9
   13140:	andeq	r3, r1, r0, asr #16
   13144:	muleq	r1, ip, r6
   13148:	andeq	r3, r1, r0, asr #16
   1314c:	andeq	r3, r1, r0, asr #16
   13150:	andeq	r3, r1, r0, asr #16
   13154:	andeq	r3, r1, r0, asr r9
   13158:	andeq	r3, r1, r0, asr r9
   1315c:	andeq	r3, r1, r0, asr r9
   13160:	andeq	r3, r1, r0, asr r9
   13164:	andeq	r3, r1, r0, asr r9
   13168:	andeq	r3, r1, r0, asr r9
   1316c:	andeq	r3, r1, r0, asr r9
   13170:	andeq	r3, r1, r0, asr r9
   13174:	andeq	r3, r1, r0, asr r9
   13178:	andeq	r3, r1, r0, asr r9
   1317c:	andeq	r3, r1, r0, asr r9
   13180:	andeq	r3, r1, r0, asr r9
   13184:	andeq	r3, r1, r0, asr r9
   13188:	andeq	r3, r1, r0, asr r9
   1318c:	andeq	r3, r1, r0, asr r9
   13190:	andeq	r3, r1, r0, asr r9
   13194:	andeq	r3, r1, r0, asr #16
   13198:	andeq	r3, r1, r0, asr #16
   1319c:	andeq	r3, r1, r0, asr #16
   131a0:	andeq	r3, r1, r0, asr #16
   131a4:	andeq	r3, r1, r0, ror r6
   131a8:	andeq	r3, r1, ip, asr r9
   131ac:	andeq	r3, r1, r0, asr r9
   131b0:	andeq	r3, r1, r0, asr r9
   131b4:	andeq	r3, r1, r0, asr r9
   131b8:	andeq	r3, r1, r0, asr r9
   131bc:	andeq	r3, r1, r0, asr r9
   131c0:	andeq	r3, r1, r0, asr r9
   131c4:	andeq	r3, r1, r0, asr r9
   131c8:	andeq	r3, r1, r0, asr r9
   131cc:	andeq	r3, r1, r0, asr r9
   131d0:	andeq	r3, r1, r0, asr r9
   131d4:	andeq	r3, r1, r0, asr r9
   131d8:	andeq	r3, r1, r0, asr r9
   131dc:	andeq	r3, r1, r0, asr r9
   131e0:	andeq	r3, r1, r0, asr r9
   131e4:	andeq	r3, r1, r0, asr r9
   131e8:	andeq	r3, r1, r0, asr r9
   131ec:	andeq	r3, r1, r0, asr r9
   131f0:	andeq	r3, r1, r0, asr r9
   131f4:	andeq	r3, r1, r0, asr r9
   131f8:	andeq	r3, r1, r0, asr r9
   131fc:	andeq	r3, r1, r0, asr r9
   13200:	andeq	r3, r1, r0, asr r9
   13204:	andeq	r3, r1, r0, asr r9
   13208:	andeq	r3, r1, r0, asr r9
   1320c:	andeq	r3, r1, r0, asr r9
   13210:	andeq	r3, r1, r0, asr r9
   13214:	andeq	r3, r1, r0, asr #16
   13218:	andeq	r3, r1, r8, lsl r6
   1321c:	andeq	r3, r1, r0, asr r9
   13220:	andeq	r3, r1, r0, asr #16
   13224:	andeq	r3, r1, r0, asr r9
   13228:	andeq	r3, r1, r0, asr #16
   1322c:	andeq	r3, r1, r0, asr r9
   13230:	andeq	r3, r1, r0, asr r9
   13234:	andeq	r3, r1, r0, asr r9
   13238:	andeq	r3, r1, r0, asr r9
   1323c:	andeq	r3, r1, r0, asr r9
   13240:	andeq	r3, r1, r0, asr r9
   13244:	andeq	r3, r1, r0, asr r9
   13248:	andeq	r3, r1, r0, asr r9
   1324c:	andeq	r3, r1, r0, asr r9
   13250:	andeq	r3, r1, r0, asr r9
   13254:	andeq	r3, r1, r0, asr r9
   13258:	andeq	r3, r1, r0, asr r9
   1325c:	andeq	r3, r1, r0, asr r9
   13260:	andeq	r3, r1, r0, asr r9
   13264:	andeq	r3, r1, r0, asr r9
   13268:	andeq	r3, r1, r0, asr r9
   1326c:	andeq	r3, r1, r0, asr r9
   13270:	andeq	r3, r1, r0, asr r9
   13274:	andeq	r3, r1, r0, asr r9
   13278:	andeq	r3, r1, r0, asr r9
   1327c:	andeq	r3, r1, r0, asr r9
   13280:	andeq	r3, r1, r0, asr r9
   13284:	andeq	r3, r1, r0, asr r9
   13288:	andeq	r3, r1, r0, asr r9
   1328c:	andeq	r3, r1, r0, asr r9
   13290:	andeq	r3, r1, r0, asr r9
   13294:	andeq	r3, r1, ip, lsr r4
   13298:	andeq	r3, r1, r0, asr #16
   1329c:	andeq	r3, r1, ip, lsr r4
   132a0:	andeq	r3, r1, ip, lsl r9
   132a4:	cmp	r4, #0
   132a8:	moveq	r3, #1
   132ac:	streq	r3, [sp, #40]	; 0x28
   132b0:	beq	139c4 <__lxstat64@plt+0x2b68>
   132b4:	mov	r3, #0
   132b8:	mov	r2, #1
   132bc:	mov	r4, r3
   132c0:	str	r2, [sp, #36]	; 0x24
   132c4:	str	r2, [sp, #44]	; 0x2c
   132c8:	str	r2, [sp, #56]	; 0x38
   132cc:	str	r3, [sp, #68]	; 0x44
   132d0:	movw	r3, #30508	; 0x772c
   132d4:	movt	r3, #1
   132d8:	str	r4, [sp, #40]	; 0x28
   132dc:	mov	r8, #2
   132e0:	str	r4, [sp, #48]	; 0x30
   132e4:	str	r3, [sp, #60]	; 0x3c
   132e8:	str	r4, [sp, #72]	; 0x48
   132ec:	b	12fd4 <__lxstat64@plt+0x2178>
   132f0:	cmp	r4, #0
   132f4:	bne	14540 <__lxstat64@plt+0x36e4>
   132f8:	cmp	sl, #0
   132fc:	beq	14300 <__lxstat64@plt+0x34a4>
   13300:	mov	r3, #34	; 0x22
   13304:	mov	r1, r4
   13308:	mov	r2, #1
   1330c:	strb	r3, [fp]
   13310:	movw	r3, #30488	; 0x7718
   13314:	movt	r3, #1
   13318:	mov	r4, r2
   1331c:	str	r2, [sp, #36]	; 0x24
   13320:	str	r2, [sp, #40]	; 0x28
   13324:	str	r1, [sp, #44]	; 0x2c
   13328:	str	r1, [sp, #48]	; 0x30
   1332c:	str	r2, [sp, #56]	; 0x38
   13330:	str	r3, [sp, #60]	; 0x3c
   13334:	str	r1, [sp, #68]	; 0x44
   13338:	str	r1, [sp, #72]	; 0x48
   1333c:	b	12fd4 <__lxstat64@plt+0x2178>
   13340:	mov	r3, #0
   13344:	mov	r4, r8
   13348:	str	r3, [sp, #40]	; 0x28
   1334c:	str	r3, [sp, #44]	; 0x2c
   13350:	str	r3, [sp, #48]	; 0x30
   13354:	str	r8, [sp, #56]	; 0x38
   13358:	str	r3, [sp, #60]	; 0x3c
   1335c:	str	r3, [sp, #68]	; 0x44
   13360:	mov	r3, #1
   13364:	str	r3, [sp, #36]	; 0x24
   13368:	str	r8, [sp, #72]	; 0x48
   1336c:	b	12fd4 <__lxstat64@plt+0x2178>
   13370:	mov	r3, #1
   13374:	mov	r2, #0
   13378:	mov	r4, r2
   1337c:	mov	r8, #5
   13380:	str	r3, [sp, #36]	; 0x24
   13384:	str	r3, [sp, #40]	; 0x28
   13388:	str	r3, [sp, #44]	; 0x2c
   1338c:	str	r2, [sp, #48]	; 0x30
   13390:	str	r3, [sp, #56]	; 0x38
   13394:	movw	r3, #30488	; 0x7718
   13398:	movt	r3, #1
   1339c:	str	r3, [sp, #60]	; 0x3c
   133a0:	str	r2, [sp, #68]	; 0x44
   133a4:	str	r2, [sp, #72]	; 0x48
   133a8:	b	12fd4 <__lxstat64@plt+0x2178>
   133ac:	mov	r3, #0
   133b0:	mov	r2, #1
   133b4:	mov	r4, r3
   133b8:	str	r2, [sp, #36]	; 0x24
   133bc:	str	r2, [sp, #40]	; 0x28
   133c0:	str	r3, [sp, #44]	; 0x2c
   133c4:	str	r3, [sp, #48]	; 0x30
   133c8:	str	r3, [sp, #56]	; 0x38
   133cc:	str	r3, [sp, #60]	; 0x3c
   133d0:	str	r3, [sp, #68]	; 0x44
   133d4:	str	r3, [sp, #72]	; 0x48
   133d8:	b	12fd4 <__lxstat64@plt+0x2178>
   133dc:	mov	r2, #1
   133e0:	mov	r3, #0
   133e4:	mov	r4, r3
   133e8:	str	r2, [sp, #36]	; 0x24
   133ec:	str	r2, [sp, #44]	; 0x2c
   133f0:	str	r8, [sp, #56]	; 0x38
   133f4:	str	r3, [sp, #68]	; 0x44
   133f8:	b	132d0 <__lxstat64@plt+0x2474>
   133fc:	mov	r3, #1
   13400:	mov	r2, #0
   13404:	mov	r4, r2
   13408:	mov	r8, #2
   1340c:	str	r3, [sp, #36]	; 0x24
   13410:	str	r3, [sp, #40]	; 0x28
   13414:	str	r3, [sp, #44]	; 0x2c
   13418:	str	r2, [sp, #48]	; 0x30
   1341c:	str	r3, [sp, #56]	; 0x38
   13420:	movw	r3, #30508	; 0x772c
   13424:	movt	r3, #1
   13428:	str	r3, [sp, #60]	; 0x3c
   1342c:	str	r2, [sp, #68]	; 0x44
   13430:	str	r2, [sp, #72]	; 0x48
   13434:	b	12fd4 <__lxstat64@plt+0x2178>
   13438:	mov	r7, #0
   1343c:	ldr	r3, [sp, #28]
   13440:	cmn	r3, #1
   13444:	beq	13f1c <__lxstat64@plt+0x30c0>
   13448:	ldr	r3, [sp, #28]
   1344c:	subs	r2, r3, #1
   13450:	movne	r2, #1
   13454:	sub	r3, fp, #2
   13458:	cmp	r2, #0
   1345c:	clz	r3, r3
   13460:	lsr	r3, r3, #5
   13464:	bne	13470 <__lxstat64@plt+0x2614>
   13468:	cmp	r9, #0
   1346c:	beq	13c7c <__lxstat64@plt+0x2e20>
   13470:	mov	r6, #0
   13474:	ldr	r2, [sp, #40]	; 0x28
   13478:	eor	r2, r2, #1
   1347c:	orrs	r3, r3, r2
   13480:	bne	13658 <__lxstat64@plt+0x27fc>
   13484:	ldr	r2, [sp, #160]	; 0xa0
   13488:	cmp	r2, #0
   1348c:	beq	134ac <__lxstat64@plt+0x2650>
   13490:	ldr	r0, [sp, #160]	; 0xa0
   13494:	ubfx	r1, r5, #5, #8
   13498:	and	r2, r5, #31
   1349c:	ldr	r1, [r0, r1, lsl #2]
   134a0:	lsr	r2, r1, r2
   134a4:	tst	r2, #1
   134a8:	bne	134b4 <__lxstat64@plt+0x2658>
   134ac:	cmp	r7, #0
   134b0:	beq	13724 <__lxstat64@plt+0x28c8>
   134b4:	ldr	r2, [sp, #44]	; 0x2c
   134b8:	sub	r3, fp, #2
   134bc:	clz	r3, r3
   134c0:	lsr	r3, r3, #5
   134c4:	cmp	r2, #0
   134c8:	bne	14270 <__lxstat64@plt+0x3414>
   134cc:	ldr	r2, [sp, #48]	; 0x30
   134d0:	eor	r2, r2, #1
   134d4:	ands	r3, r3, r2
   134d8:	beq	13510 <__lxstat64@plt+0x26b4>
   134dc:	cmp	sl, r4
   134e0:	str	r3, [sp, #48]	; 0x30
   134e4:	movhi	r2, #39	; 0x27
   134e8:	strbhi	r2, [r8, r4]
   134ec:	add	r2, r4, #1
   134f0:	cmp	sl, r2
   134f4:	movhi	r1, #36	; 0x24
   134f8:	strbhi	r1, [r8, r2]
   134fc:	add	r2, r4, #2
   13500:	add	r4, r4, #3
   13504:	cmp	sl, r2
   13508:	movhi	r1, #39	; 0x27
   1350c:	strbhi	r1, [r8, r2]
   13510:	cmp	r4, sl
   13514:	add	r9, r9, #1
   13518:	movcc	r3, #92	; 0x5c
   1351c:	strbcc	r3, [r8, r4]
   13520:	add	r4, r4, #1
   13524:	cmp	r4, sl
   13528:	ldr	r3, [sp, #36]	; 0x24
   1352c:	strbcc	r5, [r8, r4]
   13530:	cmp	r6, #0
   13534:	add	r4, r4, #1
   13538:	moveq	r3, #0
   1353c:	str	r3, [sp, #36]	; 0x24
   13540:	ldr	r3, [sp, #28]
   13544:	cmn	r3, #1
   13548:	bne	12ff0 <__lxstat64@plt+0x2194>
   1354c:	ldr	r3, [sp, #32]
   13550:	ldrb	r6, [r3, r9]
   13554:	adds	r6, r6, #0
   13558:	movne	r6, #1
   1355c:	cmp	r6, #0
   13560:	bne	13004 <__lxstat64@plt+0x21a8>
   13564:	str	fp, [sp, #152]	; 0x98
   13568:	mov	fp, r8
   1356c:	cmp	r4, #0
   13570:	ldr	r1, [sp, #44]	; 0x2c
   13574:	movne	r3, #0
   13578:	ldr	r8, [sp, #152]	; 0x98
   1357c:	sub	r2, r8, #2
   13580:	clz	r2, r2
   13584:	lsr	r2, r2, #5
   13588:	andeq	r3, r2, r1
   1358c:	cmp	r3, #0
   13590:	bne	1464c <__lxstat64@plt+0x37f0>
   13594:	eor	r3, r1, #1
   13598:	ands	r2, r2, r3
   1359c:	beq	14578 <__lxstat64@plt+0x371c>
   135a0:	ldr	r3, [sp, #68]	; 0x44
   135a4:	cmp	r3, #0
   135a8:	beq	1457c <__lxstat64@plt+0x3720>
   135ac:	ldr	r3, [sp, #36]	; 0x24
   135b0:	cmp	r3, #0
   135b4:	bne	14608 <__lxstat64@plt+0x37ac>
   135b8:	ldr	r3, [sp, #72]	; 0x48
   135bc:	adds	r3, r3, #0
   135c0:	movne	r3, #1
   135c4:	cmp	sl, #0
   135c8:	movne	r3, #0
   135cc:	cmp	r3, #0
   135d0:	ldreq	r2, [sp, #68]	; 0x44
   135d4:	beq	1457c <__lxstat64@plt+0x3720>
   135d8:	ldr	r2, [sp, #72]	; 0x48
   135dc:	str	r3, [sp, #68]	; 0x44
   135e0:	movw	r3, #30508	; 0x772c
   135e4:	movt	r3, #1
   135e8:	mov	r1, #39	; 0x27
   135ec:	mov	r4, #1
   135f0:	ldr	sl, [sp, #72]	; 0x48
   135f4:	mov	r8, #2
   135f8:	str	r3, [sp, #60]	; 0x3c
   135fc:	mov	r3, #0
   13600:	strb	r1, [fp]
   13604:	str	r3, [sp, #44]	; 0x2c
   13608:	str	r4, [sp, #56]	; 0x38
   1360c:	str	r2, [sp, #72]	; 0x48
   13610:	b	12fd4 <__lxstat64@plt+0x2178>
   13614:	mov	r7, #0
   13618:	cmp	fp, #2
   1361c:	beq	13efc <__lxstat64@plt+0x30a0>
   13620:	ldr	r2, [sp, #40]	; 0x28
   13624:	ldr	r3, [sp, #56]	; 0x38
   13628:	ldr	r1, [sp, #44]	; 0x2c
   1362c:	cmp	r3, #0
   13630:	moveq	r3, #0
   13634:	andne	r3, r2, r1
   13638:	cmp	r3, #0
   1363c:	moveq	r5, #92	; 0x5c
   13640:	moveq	r3, r5
   13644:	bne	13f08 <__lxstat64@plt+0x30ac>
   13648:	ldr	r2, [sp, #40]	; 0x28
   1364c:	cmp	r2, #0
   13650:	bne	14344 <__lxstat64@plt+0x34e8>
   13654:	mov	r6, #0
   13658:	ldr	r3, [sp, #44]	; 0x2c
   1365c:	cmp	r3, #0
   13660:	beq	13ef4 <__lxstat64@plt+0x3098>
   13664:	mov	r3, #0
   13668:	b	13484 <__lxstat64@plt+0x2628>
   1366c:	mov	r7, #0
   13670:	cmp	fp, #2
   13674:	beq	13f6c <__lxstat64@plt+0x3110>
   13678:	cmp	fp, #5
   1367c:	beq	13f30 <__lxstat64@plt+0x30d4>
   13680:	sub	r3, fp, #2
   13684:	mov	r6, #0
   13688:	clz	r3, r3
   1368c:	mov	r5, #63	; 0x3f
   13690:	lsr	r3, r3, #5
   13694:	b	13474 <__lxstat64@plt+0x2618>
   13698:	mov	r7, #0
   1369c:	cmp	fp, #2
   136a0:	movne	r3, #0
   136a4:	movne	r5, #39	; 0x27
   136a8:	strne	r6, [sp, #68]	; 0x44
   136ac:	bne	13474 <__lxstat64@plt+0x2618>
   136b0:	ldr	r3, [sp, #44]	; 0x2c
   136b4:	cmp	r3, #0
   136b8:	bne	14374 <__lxstat64@plt+0x3518>
   136bc:	ldr	r3, [sp, #72]	; 0x48
   136c0:	cmp	sl, #0
   136c4:	clz	r3, r3
   136c8:	lsr	r3, r3, #5
   136cc:	moveq	r3, #0
   136d0:	cmp	r3, #0
   136d4:	bne	142a0 <__lxstat64@plt+0x3444>
   136d8:	cmp	sl, r4
   136dc:	movhi	r3, #39	; 0x27
   136e0:	strbhi	r3, [r8, r4]
   136e4:	add	r3, r4, #1
   136e8:	cmp	sl, r3
   136ec:	movhi	r2, #92	; 0x5c
   136f0:	strbhi	r2, [r8, r3]
   136f4:	add	r3, r4, #2
   136f8:	cmp	sl, r3
   136fc:	bls	13708 <__lxstat64@plt+0x28ac>
   13700:	mov	r2, #39	; 0x27
   13704:	strb	r2, [r8, r3]
   13708:	mov	r3, #0
   1370c:	cmp	r7, #0
   13710:	add	r4, r4, #3
   13714:	mov	r5, #39	; 0x27
   13718:	str	r3, [sp, #48]	; 0x30
   1371c:	str	r6, [sp, #68]	; 0x44
   13720:	bne	134b4 <__lxstat64@plt+0x2658>
   13724:	ldr	r2, [sp, #48]	; 0x30
   13728:	eor	r3, r3, #1
   1372c:	add	r9, r9, #1
   13730:	and	r3, r3, r2
   13734:	uxtb	r3, r3
   13738:	cmp	r3, #0
   1373c:	beq	13524 <__lxstat64@plt+0x26c8>
   13740:	cmp	sl, r4
   13744:	movhi	r3, #39	; 0x27
   13748:	strbhi	r3, [r8, r4]
   1374c:	add	r3, r4, #1
   13750:	add	r4, r4, #2
   13754:	cmp	sl, r3
   13758:	movhi	r2, #39	; 0x27
   1375c:	strbhi	r2, [r8, r3]
   13760:	mov	r3, #0
   13764:	str	r3, [sp, #48]	; 0x30
   13768:	b	13524 <__lxstat64@plt+0x26c8>
   1376c:	mov	r3, #118	; 0x76
   13770:	b	13648 <__lxstat64@plt+0x27ec>
   13774:	mov	r3, #116	; 0x74
   13778:	ldr	r2, [sp, #44]	; 0x2c
   1377c:	cmp	fp, #2
   13780:	movne	r2, #0
   13784:	andeq	r2, r2, #1
   13788:	cmp	r2, #0
   1378c:	beq	13648 <__lxstat64@plt+0x27ec>
   13790:	mov	fp, r8
   13794:	mov	r8, #2
   13798:	ldr	r3, [sp, #40]	; 0x28
   1379c:	cmp	r3, #0
   137a0:	movne	r8, #4
   137a4:	mov	lr, #0
   137a8:	mov	r0, fp
   137ac:	ldr	r2, [sp, #32]
   137b0:	ldr	r3, [sp, #156]	; 0x9c
   137b4:	ldr	r1, [sp, #164]	; 0xa4
   137b8:	bic	ip, r3, #2
   137bc:	ldr	r3, [sp, #28]
   137c0:	stm	sp, {r8, ip, lr}
   137c4:	ldr	ip, [sp, #168]	; 0xa8
   137c8:	str	r1, [sp, #12]
   137cc:	mov	r1, sl
   137d0:	str	ip, [sp, #16]
   137d4:	bl	12eec <__lxstat64@plt+0x2090>
   137d8:	mov	r4, r0
   137dc:	mov	r0, r4
   137e0:	add	sp, sp, #116	; 0x74
   137e4:	ldrd	r4, [sp]
   137e8:	ldrd	r6, [sp, #8]
   137ec:	ldrd	r8, [sp, #16]
   137f0:	ldrd	sl, [sp, #24]
   137f4:	add	sp, sp, #32
   137f8:	pop	{pc}		; (ldr pc, [sp], #4)
   137fc:	mov	r5, #102	; 0x66
   13800:	ldr	r2, [sp, #44]	; 0x2c
   13804:	sub	r3, fp, #2
   13808:	clz	r3, r3
   1380c:	lsr	r3, r3, #5
   13810:	cmp	r2, #0
   13814:	bne	14270 <__lxstat64@plt+0x3414>
   13818:	mov	r6, r2
   1381c:	b	13510 <__lxstat64@plt+0x26b4>
   13820:	mov	r5, #110	; 0x6e
   13824:	mov	r6, #0
   13828:	b	134b4 <__lxstat64@plt+0x2658>
   1382c:	mov	r5, #98	; 0x62
   13830:	b	13800 <__lxstat64@plt+0x29a4>
   13834:	mov	r5, #97	; 0x61
   13838:	b	13800 <__lxstat64@plt+0x29a4>
   1383c:	mov	r7, #0
   13840:	mov	r6, #0
   13844:	b	13664 <__lxstat64@plt+0x2808>
   13848:	mov	r5, #114	; 0x72
   1384c:	b	13824 <__lxstat64@plt+0x29c8>
   13850:	ldr	r3, [sp, #44]	; 0x2c
   13854:	cmp	r3, #0
   13858:	bne	145e8 <__lxstat64@plt+0x378c>
   1385c:	mov	r7, r3
   13860:	ldr	r3, [sp, #48]	; 0x30
   13864:	sub	r2, fp, #2
   13868:	clz	r2, r2
   1386c:	lsr	r2, r2, #5
   13870:	eor	r3, r3, #1
   13874:	ands	r3, r2, r3
   13878:	beq	1428c <__lxstat64@plt+0x3430>
   1387c:	cmp	sl, r4
   13880:	movhi	r1, #39	; 0x27
   13884:	strbhi	r1, [r8, r4]
   13888:	add	r1, r4, #1
   1388c:	cmp	sl, r1
   13890:	movhi	r0, #36	; 0x24
   13894:	strbhi	r0, [r8, r1]
   13898:	add	r1, r4, #2
   1389c:	cmp	sl, r1
   138a0:	movhi	r0, #39	; 0x27
   138a4:	strbhi	r0, [r8, r1]
   138a8:	add	r1, r4, #3
   138ac:	cmp	sl, r1
   138b0:	bls	142e4 <__lxstat64@plt+0x3488>
   138b4:	mov	r4, r1
   138b8:	mov	r1, #92	; 0x5c
   138bc:	mov	r0, r4
   138c0:	str	r3, [sp, #48]	; 0x30
   138c4:	strb	r1, [r8, r4]
   138c8:	cmp	fp, #2
   138cc:	add	r4, r4, #1
   138d0:	beq	14334 <__lxstat64@plt+0x34d8>
   138d4:	ldr	r1, [sp, #28]
   138d8:	add	r3, r9, #1
   138dc:	cmp	r3, r1
   138e0:	bcs	138f8 <__lxstat64@plt+0x2a9c>
   138e4:	ldr	r1, [sp, #32]
   138e8:	ldrb	r3, [r1, r3]
   138ec:	sub	r3, r3, #48	; 0x30
   138f0:	cmp	r3, #9
   138f4:	bls	1434c <__lxstat64@plt+0x34f0>
   138f8:	mov	r5, #48	; 0x30
   138fc:	ldr	r3, [sp, #40]	; 0x28
   13900:	eor	r3, r3, #1
   13904:	orrs	r2, r2, r3
   13908:	mov	r3, r6
   1390c:	moveq	r6, r2
   13910:	beq	13484 <__lxstat64@plt+0x2628>
   13914:	mov	r6, #0
   13918:	b	134ac <__lxstat64@plt+0x2650>
   1391c:	cmp	r9, #0
   13920:	mov	r2, r7
   13924:	bne	13ec4 <__lxstat64@plt+0x3068>
   13928:	mov	r6, r7
   1392c:	mov	r3, r9
   13930:	mov	r7, r2
   13934:	b	13474 <__lxstat64@plt+0x2618>
   13938:	mov	r2, r7
   1393c:	mov	r6, r7
   13940:	mov	r3, #0
   13944:	mov	r7, r2
   13948:	mov	r5, #32
   1394c:	b	13474 <__lxstat64@plt+0x2618>
   13950:	mov	r6, r7
   13954:	b	13664 <__lxstat64@plt+0x2808>
   13958:	mov	r7, #0
   1395c:	ldr	r3, [sp, #64]	; 0x40
   13960:	cmp	r3, #1
   13964:	bne	13f84 <__lxstat64@plt+0x3128>
   13968:	bl	10d60 <__ctype_b_loc@plt>
   1396c:	ldr	r2, [r0]
   13970:	sxth	r3, r5
   13974:	lsl	r3, r3, #1
   13978:	ldr	r1, [sp, #64]	; 0x40
   1397c:	ldrh	r3, [r2, r3]
   13980:	mov	ip, r1
   13984:	and	r3, r3, #16384	; 0x4000
   13988:	cmp	r3, #0
   1398c:	ldr	r3, [sp, #40]	; 0x28
   13990:	movne	r6, #1
   13994:	moveq	r6, #0
   13998:	movne	r2, #0
   1399c:	andeq	r2, r3, #1
   139a0:	cmp	r2, #0
   139a4:	bne	142cc <__lxstat64@plt+0x3470>
   139a8:	sub	r3, fp, #2
   139ac:	clz	r3, r3
   139b0:	lsr	r3, r3, #5
   139b4:	b	13474 <__lxstat64@plt+0x2618>
   139b8:	cmp	r4, #0
   139bc:	bne	1465c <__lxstat64@plt+0x3800>
   139c0:	str	r4, [sp, #40]	; 0x28
   139c4:	cmp	sl, #0
   139c8:	bne	1468c <__lxstat64@plt+0x3830>
   139cc:	mov	r3, #1
   139d0:	movw	r2, #30508	; 0x772c
   139d4:	movt	r2, #1
   139d8:	mov	r4, r3
   139dc:	mov	r8, #2
   139e0:	str	r3, [sp, #36]	; 0x24
   139e4:	str	sl, [sp, #44]	; 0x2c
   139e8:	str	sl, [sp, #48]	; 0x30
   139ec:	str	r3, [sp, #56]	; 0x38
   139f0:	str	r2, [sp, #60]	; 0x3c
   139f4:	str	sl, [sp, #68]	; 0x44
   139f8:	str	sl, [sp, #72]	; 0x48
   139fc:	b	12fd4 <__lxstat64@plt+0x2178>
   13a00:	ldr	r3, [sp, #32]
   13a04:	ldrb	r5, [r3, r9]
   13a08:	cmp	r5, #126	; 0x7e
   13a0c:	ldrls	pc, [pc, r5, lsl #2]
   13a10:	b	1395c <__lxstat64@plt+0x2b00>
   13a14:	andeq	r3, r1, r8, lsr ip
   13a18:	andeq	r3, r1, ip, asr r9
   13a1c:	andeq	r3, r1, ip, asr r9
   13a20:	andeq	r3, r1, ip, asr r9
   13a24:	andeq	r3, r1, ip, asr r9
   13a28:	andeq	r3, r1, ip, asr r9
   13a2c:	andeq	r3, r1, ip, asr r9
   13a30:	andeq	r3, r1, r0, lsr ip
   13a34:	andeq	r3, r1, r8, lsr #24
   13a38:	andeq	r3, r1, r4, ror r7
   13a3c:	andeq	r3, r1, r0, lsr #24
   13a40:	andeq	r3, r1, ip, ror #14
   13a44:	andeq	r3, r1, r8, lsl ip
   13a48:	andeq	r3, r1, r0, lsl ip
   13a4c:	andeq	r3, r1, ip, asr r9
   13a50:	andeq	r3, r1, ip, asr r9
   13a54:	andeq	r3, r1, ip, asr r9
   13a58:	andeq	r3, r1, ip, asr r9
   13a5c:	andeq	r3, r1, ip, asr r9
   13a60:	andeq	r3, r1, ip, asr r9
   13a64:	andeq	r3, r1, ip, asr r9
   13a68:	andeq	r3, r1, ip, asr r9
   13a6c:	andeq	r3, r1, ip, asr r9
   13a70:	andeq	r3, r1, ip, asr r9
   13a74:	andeq	r3, r1, ip, asr r9
   13a78:	andeq	r3, r1, ip, asr r9
   13a7c:	andeq	r3, r1, ip, asr r9
   13a80:	andeq	r3, r1, ip, asr r9
   13a84:	andeq	r3, r1, ip, asr r9
   13a88:	andeq	r3, r1, ip, asr r9
   13a8c:	andeq	r3, r1, ip, asr r9
   13a90:	andeq	r3, r1, ip, asr r9
   13a94:	andeq	r3, r1, ip, lsl #25
   13a98:	andeq	r3, r1, ip, ror #24
   13a9c:	andeq	r3, r1, ip, ror #24
   13aa0:	andeq	r3, r1, ip, asr ip
   13aa4:	andeq	r3, r1, ip, ror #24
   13aa8:	andeq	r3, r1, r8, lsr #19
   13aac:	andeq	r3, r1, ip, ror #24
   13ab0:	muleq	r1, ip, r6
   13ab4:	andeq	r3, r1, ip, ror #24
   13ab8:	andeq	r3, r1, ip, ror #24
   13abc:	andeq	r3, r1, ip, ror #24
   13ac0:	andeq	r3, r1, r8, lsr #19
   13ac4:	andeq	r3, r1, r8, lsr #19
   13ac8:	andeq	r3, r1, r8, lsr #19
   13acc:	andeq	r3, r1, r8, lsr #19
   13ad0:	andeq	r3, r1, r8, lsr #19
   13ad4:	andeq	r3, r1, r8, lsr #19
   13ad8:	andeq	r3, r1, r8, lsr #19
   13adc:	andeq	r3, r1, r8, lsr #19
   13ae0:	andeq	r3, r1, r8, lsr #19
   13ae4:	andeq	r3, r1, r8, lsr #19
   13ae8:	andeq	r3, r1, r8, lsr #19
   13aec:	andeq	r3, r1, r8, lsr #19
   13af0:	andeq	r3, r1, r8, lsr #19
   13af4:	andeq	r3, r1, r8, lsr #19
   13af8:	andeq	r3, r1, r8, lsr #19
   13afc:	andeq	r3, r1, r8, lsr #19
   13b00:	andeq	r3, r1, ip, ror #24
   13b04:	andeq	r3, r1, ip, ror #24
   13b08:	andeq	r3, r1, ip, ror #24
   13b0c:	andeq	r3, r1, ip, ror #24
   13b10:	andeq	r3, r1, r0, ror r6
   13b14:	andeq	r3, r1, ip, asr r9
   13b18:	andeq	r3, r1, r8, lsr #19
   13b1c:	andeq	r3, r1, r8, lsr #19
   13b20:	andeq	r3, r1, r8, lsr #19
   13b24:	andeq	r3, r1, r8, lsr #19
   13b28:	andeq	r3, r1, r8, lsr #19
   13b2c:	andeq	r3, r1, r8, lsr #19
   13b30:	andeq	r3, r1, r8, lsr #19
   13b34:	andeq	r3, r1, r8, lsr #19
   13b38:	andeq	r3, r1, r8, lsr #19
   13b3c:	andeq	r3, r1, r8, lsr #19
   13b40:	andeq	r3, r1, r8, lsr #19
   13b44:	andeq	r3, r1, r8, lsr #19
   13b48:	andeq	r3, r1, r8, lsr #19
   13b4c:	andeq	r3, r1, r8, lsr #19
   13b50:	andeq	r3, r1, r8, lsr #19
   13b54:	andeq	r3, r1, r8, lsr #19
   13b58:	andeq	r3, r1, r8, lsr #19
   13b5c:	andeq	r3, r1, r8, lsr #19
   13b60:	andeq	r3, r1, r8, lsr #19
   13b64:	andeq	r3, r1, r8, lsr #19
   13b68:	andeq	r3, r1, r8, lsr #19
   13b6c:	andeq	r3, r1, r8, lsr #19
   13b70:	andeq	r3, r1, r8, lsr #19
   13b74:	andeq	r3, r1, r8, lsr #19
   13b78:	andeq	r3, r1, r8, lsr #19
   13b7c:	andeq	r3, r1, r8, lsr #19
   13b80:	andeq	r3, r1, ip, ror #24
   13b84:	andeq	r3, r1, r8, lsl r6
   13b88:	andeq	r3, r1, r8, lsr #19
   13b8c:	andeq	r3, r1, ip, ror #24
   13b90:	andeq	r3, r1, r8, lsr #19
   13b94:	andeq	r3, r1, ip, ror #24
   13b98:	andeq	r3, r1, r8, lsr #19
   13b9c:	andeq	r3, r1, r8, lsr #19
   13ba0:	andeq	r3, r1, r8, lsr #19
   13ba4:	andeq	r3, r1, r8, lsr #19
   13ba8:	andeq	r3, r1, r8, lsr #19
   13bac:	andeq	r3, r1, r8, lsr #19
   13bb0:	andeq	r3, r1, r8, lsr #19
   13bb4:	andeq	r3, r1, r8, lsr #19
   13bb8:	andeq	r3, r1, r8, lsr #19
   13bbc:	andeq	r3, r1, r8, lsr #19
   13bc0:	andeq	r3, r1, r8, lsr #19
   13bc4:	andeq	r3, r1, r8, lsr #19
   13bc8:	andeq	r3, r1, r8, lsr #19
   13bcc:	andeq	r3, r1, r8, lsr #19
   13bd0:	andeq	r3, r1, r8, lsr #19
   13bd4:	andeq	r3, r1, r8, lsr #19
   13bd8:	andeq	r3, r1, r8, lsr #19
   13bdc:	andeq	r3, r1, r8, lsr #19
   13be0:	andeq	r3, r1, r8, lsr #19
   13be4:	andeq	r3, r1, r8, lsr #19
   13be8:	andeq	r3, r1, r8, lsr #19
   13bec:	andeq	r3, r1, r8, lsr #19
   13bf0:	andeq	r3, r1, r8, lsr #19
   13bf4:	andeq	r3, r1, r8, lsr #19
   13bf8:	andeq	r3, r1, r8, lsr #19
   13bfc:	andeq	r3, r1, r8, lsr #19
   13c00:	andeq	r3, r1, ip, lsr r4
   13c04:	andeq	r3, r1, ip, ror #24
   13c08:	andeq	r3, r1, ip, lsr r4
   13c0c:	andeq	r3, r1, ip, asr ip
   13c10:	mov	r3, #114	; 0x72
   13c14:	b	13778 <__lxstat64@plt+0x291c>
   13c18:	mov	r3, #102	; 0x66
   13c1c:	b	13648 <__lxstat64@plt+0x27ec>
   13c20:	mov	r3, #110	; 0x6e
   13c24:	b	13778 <__lxstat64@plt+0x291c>
   13c28:	mov	r3, #98	; 0x62
   13c2c:	b	13648 <__lxstat64@plt+0x27ec>
   13c30:	mov	r3, #97	; 0x61
   13c34:	b	13648 <__lxstat64@plt+0x27ec>
   13c38:	ldr	r3, [sp, #40]	; 0x28
   13c3c:	cmp	r3, #0
   13c40:	bne	13850 <__lxstat64@plt+0x29f4>
   13c44:	ldr	r3, [sp, #156]	; 0x9c
   13c48:	tst	r3, #1
   13c4c:	addne	r9, r9, #1
   13c50:	bne	12fe4 <__lxstat64@plt+0x2188>
   13c54:	ldr	r7, [sp, #40]	; 0x28
   13c58:	b	13654 <__lxstat64@plt+0x27f8>
   13c5c:	sub	r3, fp, #2
   13c60:	clz	r3, r3
   13c64:	lsr	r3, r3, #5
   13c68:	b	13468 <__lxstat64@plt+0x260c>
   13c6c:	sub	r3, fp, #2
   13c70:	mov	r6, #0
   13c74:	clz	r3, r3
   13c78:	lsr	r3, r3, #5
   13c7c:	ldr	r2, [sp, #44]	; 0x2c
   13c80:	tst	r2, r3
   13c84:	beq	13474 <__lxstat64@plt+0x2618>
   13c88:	b	13790 <__lxstat64@plt+0x2934>
   13c8c:	sub	r3, fp, #2
   13c90:	clz	r3, r3
   13c94:	lsr	r3, r3, #5
   13c98:	b	13c7c <__lxstat64@plt+0x2e20>
   13c9c:	ldr	r3, [sp, #52]	; 0x34
   13ca0:	ldrb	r5, [r3]
   13ca4:	cmp	r5, #126	; 0x7e
   13ca8:	ldrls	pc, [pc, r5, lsl #2]
   13cac:	b	13958 <__lxstat64@plt+0x2afc>
   13cb0:	andeq	r3, r1, r0, asr r8
   13cb4:	andeq	r3, r1, r8, asr r9
   13cb8:	andeq	r3, r1, r8, asr r9
   13cbc:	andeq	r3, r1, r8, asr r9
   13cc0:	andeq	r3, r1, r8, asr r9
   13cc4:	andeq	r3, r1, r8, asr r9
   13cc8:	andeq	r3, r1, r8, asr r9
   13ccc:	andeq	r3, r1, r4, lsr r8
   13cd0:	andeq	r3, r1, ip, lsr #16
   13cd4:	andeq	r3, r1, r8, ror #29
   13cd8:	andeq	r3, r1, r0, lsr #16
   13cdc:	ldrdeq	r3, [r1], -ip
   13ce0:	strdeq	r3, [r1], -ip
   13ce4:	andeq	r3, r1, r8, asr #16
   13ce8:	andeq	r3, r1, r8, asr r9
   13cec:	andeq	r3, r1, r8, asr r9
   13cf0:	andeq	r3, r1, r8, asr r9
   13cf4:	andeq	r3, r1, r8, asr r9
   13cf8:	andeq	r3, r1, r8, asr r9
   13cfc:	andeq	r3, r1, r8, asr r9
   13d00:	andeq	r3, r1, r8, asr r9
   13d04:	andeq	r3, r1, r8, asr r9
   13d08:	andeq	r3, r1, r8, asr r9
   13d0c:	andeq	r3, r1, r8, asr r9
   13d10:	andeq	r3, r1, r8, asr r9
   13d14:	andeq	r3, r1, r8, asr r9
   13d18:	andeq	r3, r1, r8, asr r9
   13d1c:	andeq	r3, r1, r8, asr r9
   13d20:	andeq	r3, r1, r8, asr r9
   13d24:	andeq	r3, r1, r8, asr r9
   13d28:	andeq	r3, r1, r8, asr r9
   13d2c:	andeq	r3, r1, r8, asr r9
   13d30:	ldrdeq	r3, [r1], -r4
   13d34:	andeq	r3, r1, ip, lsr r8
   13d38:	andeq	r3, r1, ip, lsr r8
   13d3c:			; <UNDEFINED> instruction: 0x00013eb8
   13d40:	andeq	r3, r1, ip, lsr r8
   13d44:	andeq	r3, r1, ip, lsr #29
   13d48:	andeq	r3, r1, ip, lsr r8
   13d4c:	muleq	r1, r8, r6
   13d50:	andeq	r3, r1, ip, lsr r8
   13d54:	andeq	r3, r1, ip, lsr r8
   13d58:	andeq	r3, r1, ip, lsr r8
   13d5c:	andeq	r3, r1, ip, lsr #29
   13d60:	andeq	r3, r1, ip, lsr #29
   13d64:	andeq	r3, r1, ip, lsr #29
   13d68:	andeq	r3, r1, ip, lsr #29
   13d6c:	andeq	r3, r1, ip, lsr #29
   13d70:	andeq	r3, r1, ip, lsr #29
   13d74:	andeq	r3, r1, ip, lsr #29
   13d78:	andeq	r3, r1, ip, lsr #29
   13d7c:	andeq	r3, r1, ip, lsr #29
   13d80:	andeq	r3, r1, ip, lsr #29
   13d84:	andeq	r3, r1, ip, lsr #29
   13d88:	andeq	r3, r1, ip, lsr #29
   13d8c:	andeq	r3, r1, ip, lsr #29
   13d90:	andeq	r3, r1, ip, lsr #29
   13d94:	andeq	r3, r1, ip, lsr #29
   13d98:	andeq	r3, r1, ip, lsr #29
   13d9c:	andeq	r3, r1, ip, lsr r8
   13da0:	andeq	r3, r1, ip, lsr r8
   13da4:	andeq	r3, r1, ip, lsr r8
   13da8:	andeq	r3, r1, ip, lsr r8
   13dac:	andeq	r3, r1, ip, ror #12
   13db0:	andeq	r3, r1, r8, asr r9
   13db4:	andeq	r3, r1, ip, lsr #29
   13db8:	andeq	r3, r1, ip, lsr #29
   13dbc:	andeq	r3, r1, ip, lsr #29
   13dc0:	andeq	r3, r1, ip, lsr #29
   13dc4:	andeq	r3, r1, ip, lsr #29
   13dc8:	andeq	r3, r1, ip, lsr #29
   13dcc:	andeq	r3, r1, ip, lsr #29
   13dd0:	andeq	r3, r1, ip, lsr #29
   13dd4:	andeq	r3, r1, ip, lsr #29
   13dd8:	andeq	r3, r1, ip, lsr #29
   13ddc:	andeq	r3, r1, ip, lsr #29
   13de0:	andeq	r3, r1, ip, lsr #29
   13de4:	andeq	r3, r1, ip, lsr #29
   13de8:	andeq	r3, r1, ip, lsr #29
   13dec:	andeq	r3, r1, ip, lsr #29
   13df0:	andeq	r3, r1, ip, lsr #29
   13df4:	andeq	r3, r1, ip, lsr #29
   13df8:	andeq	r3, r1, ip, lsr #29
   13dfc:	andeq	r3, r1, ip, lsr #29
   13e00:	andeq	r3, r1, ip, lsr #29
   13e04:	andeq	r3, r1, ip, lsr #29
   13e08:	andeq	r3, r1, ip, lsr #29
   13e0c:	andeq	r3, r1, ip, lsr #29
   13e10:	andeq	r3, r1, ip, lsr #29
   13e14:	andeq	r3, r1, ip, lsr #29
   13e18:	andeq	r3, r1, ip, lsr #29
   13e1c:	andeq	r3, r1, ip, lsr r8
   13e20:	andeq	r3, r1, r4, lsl r6
   13e24:	andeq	r3, r1, ip, lsr #29
   13e28:	andeq	r3, r1, ip, lsr r8
   13e2c:	andeq	r3, r1, ip, lsr #29
   13e30:	andeq	r3, r1, ip, lsr r8
   13e34:	andeq	r3, r1, ip, lsr #29
   13e38:	andeq	r3, r1, ip, lsr #29
   13e3c:	andeq	r3, r1, ip, lsr #29
   13e40:	andeq	r3, r1, ip, lsr #29
   13e44:	andeq	r3, r1, ip, lsr #29
   13e48:	andeq	r3, r1, ip, lsr #29
   13e4c:	andeq	r3, r1, ip, lsr #29
   13e50:	andeq	r3, r1, ip, lsr #29
   13e54:	andeq	r3, r1, ip, lsr #29
   13e58:	andeq	r3, r1, ip, lsr #29
   13e5c:	andeq	r3, r1, ip, lsr #29
   13e60:	andeq	r3, r1, ip, lsr #29
   13e64:	andeq	r3, r1, ip, lsr #29
   13e68:	andeq	r3, r1, ip, lsr #29
   13e6c:	andeq	r3, r1, ip, lsr #29
   13e70:	andeq	r3, r1, ip, lsr #29
   13e74:	andeq	r3, r1, ip, lsr #29
   13e78:	andeq	r3, r1, ip, lsr #29
   13e7c:	andeq	r3, r1, ip, lsr #29
   13e80:	andeq	r3, r1, ip, lsr #29
   13e84:	andeq	r3, r1, ip, lsr #29
   13e88:	andeq	r3, r1, ip, lsr #29
   13e8c:	andeq	r3, r1, ip, lsr #29
   13e90:	andeq	r3, r1, ip, lsr #29
   13e94:	andeq	r3, r1, ip, lsr #29
   13e98:	andeq	r3, r1, ip, lsr #29
   13e9c:	andeq	r3, r1, r8, lsr r4
   13ea0:	andeq	r3, r1, ip, lsr r8
   13ea4:	andeq	r3, r1, r8, lsr r4
   13ea8:			; <UNDEFINED> instruction: 0x00013eb8
   13eac:	mov	r6, r7
   13eb0:	mov	r7, #0
   13eb4:	b	13664 <__lxstat64@plt+0x2808>
   13eb8:	cmp	r9, #0
   13ebc:	mov	r2, #0
   13ec0:	beq	13928 <__lxstat64@plt+0x2acc>
   13ec4:	mov	r6, #0
   13ec8:	mov	r7, r2
   13ecc:	mov	r3, r6
   13ed0:	b	13484 <__lxstat64@plt+0x2628>
   13ed4:	mov	r2, #0
   13ed8:	b	1393c <__lxstat64@plt+0x2ae0>
   13edc:	mov	r7, #0
   13ee0:	mov	r3, #118	; 0x76
   13ee4:	b	13648 <__lxstat64@plt+0x27ec>
   13ee8:	mov	r7, #0
   13eec:	mov	r3, #116	; 0x74
   13ef0:	b	13778 <__lxstat64@plt+0x291c>
   13ef4:	ldr	r3, [sp, #44]	; 0x2c
   13ef8:	b	134ac <__lxstat64@plt+0x2650>
   13efc:	ldr	r3, [sp, #44]	; 0x2c
   13f00:	cmp	r3, #0
   13f04:	bne	14374 <__lxstat64@plt+0x3518>
   13f08:	add	r9, r9, #1
   13f0c:	mov	r6, #0
   13f10:	ldr	r3, [sp, #48]	; 0x30
   13f14:	mov	r5, #92	; 0x5c
   13f18:	b	13738 <__lxstat64@plt+0x28dc>
   13f1c:	ldr	r3, [sp, #32]
   13f20:	ldrb	r2, [r3, #1]
   13f24:	adds	r2, r2, #0
   13f28:	movne	r2, #1
   13f2c:	b	13454 <__lxstat64@plt+0x25f8>
   13f30:	ldr	r3, [sp, #156]	; 0x9c
   13f34:	ands	r3, r3, #4
   13f38:	beq	13f60 <__lxstat64@plt+0x3104>
   13f3c:	ldr	r2, [sp, #28]
   13f40:	add	r3, r9, #2
   13f44:	cmp	r3, r2
   13f48:	bcs	13f5c <__lxstat64@plt+0x3100>
   13f4c:	ldr	r2, [sp, #52]	; 0x34
   13f50:	ldrb	r5, [r2, #1]
   13f54:	cmp	r5, #63	; 0x3f
   13f58:	beq	143d8 <__lxstat64@plt+0x357c>
   13f5c:	mov	r3, #0
   13f60:	mov	r5, #63	; 0x3f
   13f64:	mov	r6, r3
   13f68:	b	13474 <__lxstat64@plt+0x2618>
   13f6c:	ldr	r3, [sp, #44]	; 0x2c
   13f70:	cmp	r3, #0
   13f74:	bne	14374 <__lxstat64@plt+0x3518>
   13f78:	mov	r6, r3
   13f7c:	mov	r5, #63	; 0x3f
   13f80:	b	134ac <__lxstat64@plt+0x2650>
   13f84:	ldr	r1, [sp, #28]
   13f88:	mov	r2, #0
   13f8c:	mov	r3, #0
   13f90:	strd	r2, [sp, #104]	; 0x68
   13f94:	cmn	r1, #1
   13f98:	bne	13fa8 <__lxstat64@plt+0x314c>
   13f9c:	ldr	r0, [sp, #32]
   13fa0:	bl	10d78 <strlen@plt>
   13fa4:	str	r0, [sp, #28]
   13fa8:	str	r8, [sp, #76]	; 0x4c
   13fac:	mov	r3, #0
   13fb0:	str	sl, [sp, #80]	; 0x50
   13fb4:	ldr	sl, [sp, #32]
   13fb8:	str	r5, [sp, #84]	; 0x54
   13fbc:	mov	r5, r3
   13fc0:	ldr	r8, [sp, #44]	; 0x2c
   13fc4:	str	r7, [sp, #88]	; 0x58
   13fc8:	str	r4, [sp, #92]	; 0x5c
   13fcc:	ldr	r2, [sp, #28]
   13fd0:	add	r4, r9, r5
   13fd4:	add	r3, sp, #104	; 0x68
   13fd8:	add	r7, sl, r4
   13fdc:	add	r0, sp, #100	; 0x64
   13fe0:	mov	r1, r7
   13fe4:	sub	r2, r2, r4
   13fe8:	bl	1629c <__lxstat64@plt+0x5440>
   13fec:	subs	r1, r0, #0
   13ff0:	beq	1403c <__lxstat64@plt+0x31e0>
   13ff4:	cmn	r1, #1
   13ff8:	beq	143b4 <__lxstat64@plt+0x3558>
   13ffc:	cmn	r1, #2
   14000:	beq	144d4 <__lxstat64@plt+0x3678>
   14004:	cmp	fp, #2
   14008:	movne	r3, #0
   1400c:	andeq	r3, r8, #1
   14010:	cmp	r3, #0
   14014:	bne	141a0 <__lxstat64@plt+0x3344>
   14018:	ldr	r0, [sp, #100]	; 0x64
   1401c:	add	r5, r5, r1
   14020:	bl	10cc4 <iswprint@plt>
   14024:	cmp	r0, #0
   14028:	add	r0, sp, #104	; 0x68
   1402c:	moveq	r6, #0
   14030:	bl	10c70 <mbsinit@plt>
   14034:	cmp	r0, #0
   14038:	beq	13fcc <__lxstat64@plt+0x3170>
   1403c:	ldr	r3, [sp, #40]	; 0x28
   14040:	mov	ip, r5
   14044:	eor	r2, r6, #1
   14048:	ldr	r8, [sp, #76]	; 0x4c
   1404c:	ldr	sl, [sp, #80]	; 0x50
   14050:	and	r2, r2, r3
   14054:	ldr	r5, [sp, #84]	; 0x54
   14058:	ldr	r7, [sp, #88]	; 0x58
   1405c:	ldr	r4, [sp, #92]	; 0x5c
   14060:	cmp	ip, #1
   14064:	bls	139a0 <__lxstat64@plt+0x2b44>
   14068:	add	r1, ip, r9
   1406c:	mov	r0, #39	; 0x27
   14070:	ldr	lr, [sp, #52]	; 0x34
   14074:	mov	ip, #0
   14078:	str	r6, [sp, #52]	; 0x34
   1407c:	ldr	r6, [sp, #48]	; 0x30
   14080:	b	1413c <__lxstat64@plt+0x32e0>
   14084:	ldr	ip, [sp, #44]	; 0x2c
   14088:	sub	r3, fp, #2
   1408c:	clz	r3, r3
   14090:	lsr	r3, r3, #5
   14094:	cmp	ip, #0
   14098:	bne	142ac <__lxstat64@plt+0x3450>
   1409c:	eor	ip, r6, #1
   140a0:	ands	r3, r3, ip
   140a4:	beq	140d4 <__lxstat64@plt+0x3278>
   140a8:	cmp	sl, r4
   140ac:	add	ip, r4, #1
   140b0:	strbhi	r0, [r8, r4]
   140b4:	cmp	sl, ip
   140b8:	movhi	r6, #36	; 0x24
   140bc:	strbhi	r6, [r8, ip]
   140c0:	add	ip, r4, #2
   140c4:	mov	r6, r3
   140c8:	cmp	sl, ip
   140cc:	add	r4, r4, #3
   140d0:	strbhi	r0, [r8, ip]
   140d4:	cmp	sl, r4
   140d8:	movhi	r3, #92	; 0x5c
   140dc:	strbhi	r3, [r8, r4]
   140e0:	add	r3, r4, #1
   140e4:	cmp	sl, r3
   140e8:	bls	140f8 <__lxstat64@plt+0x329c>
   140ec:	lsr	ip, r5, #6
   140f0:	add	ip, ip, #48	; 0x30
   140f4:	strb	ip, [r8, r3]
   140f8:	add	r3, r4, #2
   140fc:	cmp	sl, r3
   14100:	bls	14110 <__lxstat64@plt+0x32b4>
   14104:	ubfx	ip, r5, #3, #3
   14108:	add	ip, ip, #48	; 0x30
   1410c:	strb	ip, [r8, r3]
   14110:	add	r9, r9, #1
   14114:	and	r5, r5, #7
   14118:	cmp	r9, r1
   1411c:	add	r5, r5, #48	; 0x30
   14120:	add	r4, r4, #3
   14124:	bcs	142d8 <__lxstat64@plt+0x347c>
   14128:	mov	ip, r2
   1412c:	cmp	sl, r4
   14130:	strbhi	r5, [r8, r4]
   14134:	add	r4, r4, #1
   14138:	ldrb	r5, [lr, #1]!
   1413c:	cmp	r2, #0
   14140:	bne	14084 <__lxstat64@plt+0x3228>
   14144:	eor	r3, ip, #1
   14148:	cmp	r7, #0
   1414c:	and	r3, r3, r6
   14150:	uxtb	r3, r3
   14154:	beq	14168 <__lxstat64@plt+0x330c>
   14158:	cmp	sl, r4
   1415c:	movhi	r7, #92	; 0x5c
   14160:	strbhi	r7, [r8, r4]
   14164:	add	r4, r4, #1
   14168:	add	r9, r9, #1
   1416c:	cmp	r9, r1
   14170:	bcs	142c0 <__lxstat64@plt+0x3464>
   14174:	cmp	r3, #0
   14178:	beq	142f8 <__lxstat64@plt+0x349c>
   1417c:	cmp	sl, r4
   14180:	add	r3, r4, #1
   14184:	mov	r7, #0
   14188:	strbhi	r0, [r8, r4]
   1418c:	cmp	sl, r3
   14190:	add	r4, r4, #2
   14194:	mov	r6, r7
   14198:	strbhi	r0, [r8, r3]
   1419c:	b	1412c <__lxstat64@plt+0x32d0>
   141a0:	cmp	r1, #1
   141a4:	beq	14018 <__lxstat64@plt+0x31bc>
   141a8:	add	r2, r4, #1
   141ac:	add	r3, sl, r1
   141b0:	add	r2, sl, r2
   141b4:	add	r4, r3, r4
   141b8:	ldrb	r3, [r2], #1
   141bc:	sub	r3, r3, #91	; 0x5b
   141c0:	cmp	r3, #33	; 0x21
   141c4:	ldrls	pc, [pc, r3, lsl #2]
   141c8:	b	14254 <__lxstat64@plt+0x33f8>
   141cc:	andeq	r4, r1, r0, ror #4
   141d0:	andeq	r4, r1, r0, ror #4
   141d4:	andeq	r4, r1, r4, asr r2
   141d8:	andeq	r4, r1, r0, ror #4
   141dc:	andeq	r4, r1, r4, asr r2
   141e0:	andeq	r4, r1, r0, ror #4
   141e4:	andeq	r4, r1, r4, asr r2
   141e8:	andeq	r4, r1, r4, asr r2
   141ec:	andeq	r4, r1, r4, asr r2
   141f0:	andeq	r4, r1, r4, asr r2
   141f4:	andeq	r4, r1, r4, asr r2
   141f8:	andeq	r4, r1, r4, asr r2
   141fc:	andeq	r4, r1, r4, asr r2
   14200:	andeq	r4, r1, r4, asr r2
   14204:	andeq	r4, r1, r4, asr r2
   14208:	andeq	r4, r1, r4, asr r2
   1420c:	andeq	r4, r1, r4, asr r2
   14210:	andeq	r4, r1, r4, asr r2
   14214:	andeq	r4, r1, r4, asr r2
   14218:	andeq	r4, r1, r4, asr r2
   1421c:	andeq	r4, r1, r4, asr r2
   14220:	andeq	r4, r1, r4, asr r2
   14224:	andeq	r4, r1, r4, asr r2
   14228:	andeq	r4, r1, r4, asr r2
   1422c:	andeq	r4, r1, r4, asr r2
   14230:	andeq	r4, r1, r4, asr r2
   14234:	andeq	r4, r1, r4, asr r2
   14238:	andeq	r4, r1, r4, asr r2
   1423c:	andeq	r4, r1, r4, asr r2
   14240:	andeq	r4, r1, r4, asr r2
   14244:	andeq	r4, r1, r4, asr r2
   14248:	andeq	r4, r1, r4, asr r2
   1424c:	andeq	r4, r1, r4, asr r2
   14250:	andeq	r4, r1, r0, ror #4
   14254:	cmp	r4, r2
   14258:	bne	141b8 <__lxstat64@plt+0x335c>
   1425c:	b	14018 <__lxstat64@plt+0x31bc>
   14260:	mov	r8, #2
   14264:	ldr	fp, [sp, #76]	; 0x4c
   14268:	ldr	sl, [sp, #80]	; 0x50
   1426c:	b	13798 <__lxstat64@plt+0x293c>
   14270:	ldr	r2, [sp, #40]	; 0x28
   14274:	str	fp, [sp, #152]	; 0x98
   14278:	mov	fp, r8
   1427c:	ldr	r8, [sp, #152]	; 0x98
   14280:	and	r2, r2, r3
   14284:	str	r2, [sp, #40]	; 0x28
   14288:	b	13798 <__lxstat64@plt+0x293c>
   1428c:	cmp	sl, r4
   14290:	movls	r0, r4
   14294:	bls	138c8 <__lxstat64@plt+0x2a6c>
   14298:	ldr	r3, [sp, #48]	; 0x30
   1429c:	b	138b8 <__lxstat64@plt+0x2a5c>
   142a0:	str	sl, [sp, #72]	; 0x48
   142a4:	ldr	sl, [sp, #44]	; 0x2c
   142a8:	b	13708 <__lxstat64@plt+0x28ac>
   142ac:	str	r3, [sp, #40]	; 0x28
   142b0:	str	fp, [sp, #152]	; 0x98
   142b4:	mov	fp, r8
   142b8:	ldr	r8, [sp, #152]	; 0x98
   142bc:	b	13798 <__lxstat64@plt+0x293c>
   142c0:	str	r6, [sp, #48]	; 0x30
   142c4:	ldr	r6, [sp, #52]	; 0x34
   142c8:	b	13738 <__lxstat64@plt+0x28dc>
   142cc:	mov	r6, #0
   142d0:	ldr	r2, [sp, #40]	; 0x28
   142d4:	b	14068 <__lxstat64@plt+0x320c>
   142d8:	str	r6, [sp, #48]	; 0x30
   142dc:	ldr	r6, [sp, #52]	; 0x34
   142e0:	b	13524 <__lxstat64@plt+0x26c8>
   142e4:	add	r4, r4, #4
   142e8:	mov	r6, #0
   142ec:	str	r3, [sp, #48]	; 0x30
   142f0:	mov	r5, #48	; 0x30
   142f4:	b	134ac <__lxstat64@plt+0x2650>
   142f8:	mov	r7, r3
   142fc:	b	1412c <__lxstat64@plt+0x32d0>
   14300:	mov	r3, #1
   14304:	movw	r2, #30488	; 0x7718
   14308:	movt	r2, #1
   1430c:	mov	r4, r3
   14310:	str	r3, [sp, #36]	; 0x24
   14314:	str	r3, [sp, #40]	; 0x28
   14318:	str	sl, [sp, #44]	; 0x2c
   1431c:	str	sl, [sp, #48]	; 0x30
   14320:	str	r3, [sp, #56]	; 0x38
   14324:	str	r2, [sp, #60]	; 0x3c
   14328:	str	sl, [sp, #68]	; 0x44
   1432c:	str	sl, [sp, #72]	; 0x48
   14330:	b	12fd4 <__lxstat64@plt+0x2178>
   14334:	mov	r3, r6
   14338:	mov	r5, #48	; 0x30
   1433c:	mov	r6, #0
   14340:	b	134ac <__lxstat64@plt+0x2650>
   14344:	mov	r5, r3
   14348:	b	13824 <__lxstat64@plt+0x29c8>
   1434c:	cmp	sl, r4
   14350:	mov	r5, #48	; 0x30
   14354:	movhi	r3, #48	; 0x30
   14358:	strbhi	r3, [r8, r4]
   1435c:	add	r3, r0, #2
   14360:	add	r4, r0, #3
   14364:	cmp	sl, r3
   14368:	movhi	r1, #48	; 0x30
   1436c:	strbhi	r1, [r8, r3]
   14370:	b	138fc <__lxstat64@plt+0x2aa0>
   14374:	str	fp, [sp, #152]	; 0x98
   14378:	mov	fp, r8
   1437c:	ldr	r8, [sp, #152]	; 0x98
   14380:	b	13798 <__lxstat64@plt+0x293c>
   14384:	ldr	r3, [sp, #164]	; 0xa4
   14388:	ldrb	r3, [r3]
   1438c:	cmp	r3, #0
   14390:	beq	12fa4 <__lxstat64@plt+0x2148>
   14394:	ldr	r2, [sp, #164]	; 0xa4
   14398:	cmp	sl, r4
   1439c:	strbhi	r3, [fp, r4]
   143a0:	add	r4, r4, #1
   143a4:	ldrb	r3, [r2, #1]!
   143a8:	cmp	r3, #0
   143ac:	bne	14398 <__lxstat64@plt+0x353c>
   143b0:	b	12fa4 <__lxstat64@plt+0x2148>
   143b4:	mov	ip, r5
   143b8:	mov	r6, #0
   143bc:	ldr	r2, [sp, #40]	; 0x28
   143c0:	ldr	r8, [sp, #76]	; 0x4c
   143c4:	ldr	sl, [sp, #80]	; 0x50
   143c8:	ldr	r5, [sp, #84]	; 0x54
   143cc:	ldr	r7, [sp, #88]	; 0x58
   143d0:	ldr	r4, [sp, #92]	; 0x5c
   143d4:	b	14060 <__lxstat64@plt+0x3204>
   143d8:	ldr	r2, [sp, #32]
   143dc:	ldrb	r1, [r2, r3]
   143e0:	sub	r2, r1, #33	; 0x21
   143e4:	cmp	r2, #29
   143e8:	ldrls	pc, [pc, r2, lsl #2]
   143ec:	b	144c8 <__lxstat64@plt+0x366c>
   143f0:	andeq	r4, r1, r8, ror #8
   143f4:	andeq	r4, r1, r8, asr #9
   143f8:	andeq	r4, r1, r8, asr #9
   143fc:	andeq	r4, r1, r8, asr #9
   14400:	andeq	r4, r1, r8, asr #9
   14404:	andeq	r4, r1, r8, asr #9
   14408:	andeq	r4, r1, r8, ror #8
   1440c:	andeq	r4, r1, r8, ror #8
   14410:	andeq	r4, r1, r8, ror #8
   14414:	andeq	r4, r1, r8, asr #9
   14418:	andeq	r4, r1, r8, asr #9
   1441c:	andeq	r4, r1, r8, asr #9
   14420:	andeq	r4, r1, r8, ror #8
   14424:	andeq	r4, r1, r8, asr #9
   14428:	andeq	r4, r1, r8, ror #8
   1442c:	andeq	r4, r1, r8, asr #9
   14430:	andeq	r4, r1, r8, asr #9
   14434:	andeq	r4, r1, r8, asr #9
   14438:	andeq	r4, r1, r8, asr #9
   1443c:	andeq	r4, r1, r8, asr #9
   14440:	andeq	r4, r1, r8, asr #9
   14444:	andeq	r4, r1, r8, asr #9
   14448:	andeq	r4, r1, r8, asr #9
   1444c:	andeq	r4, r1, r8, asr #9
   14450:	andeq	r4, r1, r8, asr #9
   14454:	andeq	r4, r1, r8, asr #9
   14458:	andeq	r4, r1, r8, asr #9
   1445c:	andeq	r4, r1, r8, ror #8
   14460:	andeq	r4, r1, r8, ror #8
   14464:	andeq	r4, r1, r8, ror #8
   14468:	ldr	r2, [sp, #44]	; 0x2c
   1446c:	cmp	r2, #0
   14470:	bne	145cc <__lxstat64@plt+0x3770>
   14474:	cmp	sl, r4
   14478:	mov	r5, r1
   1447c:	movhi	r2, #63	; 0x3f
   14480:	mov	r9, r3
   14484:	strbhi	r2, [r8, r4]
   14488:	add	r2, r4, #1
   1448c:	cmp	sl, r2
   14490:	movhi	r0, #34	; 0x22
   14494:	strbhi	r0, [r8, r2]
   14498:	add	r2, r4, #2
   1449c:	cmp	sl, r2
   144a0:	movhi	r0, #34	; 0x22
   144a4:	strbhi	r0, [r8, r2]
   144a8:	add	r2, r4, #3
   144ac:	add	r4, r4, #4
   144b0:	cmp	sl, r2
   144b4:	movhi	r0, #63	; 0x3f
   144b8:	strbhi	r0, [r8, r2]
   144bc:	mov	r2, #0
   144c0:	mov	r6, r2
   144c4:	b	138fc <__lxstat64@plt+0x2aa0>
   144c8:	mov	r3, #0
   144cc:	mov	r6, r3
   144d0:	b	13474 <__lxstat64@plt+0x2618>
   144d4:	ldr	r0, [sp, #28]
   144d8:	mov	r1, r4
   144dc:	mov	r2, r7
   144e0:	mov	r3, r5
   144e4:	mov	ip, r5
   144e8:	ldr	r8, [sp, #76]	; 0x4c
   144ec:	ldr	sl, [sp, #80]	; 0x50
   144f0:	cmp	r1, r0
   144f4:	ldr	r5, [sp, #84]	; 0x54
   144f8:	ldr	r7, [sp, #88]	; 0x58
   144fc:	ldr	r4, [sp, #92]	; 0x5c
   14500:	bcs	14534 <__lxstat64@plt+0x36d8>
   14504:	ldrb	r6, [r2]
   14508:	cmp	r6, #0
   1450c:	bne	14520 <__lxstat64@plt+0x36c4>
   14510:	b	14654 <__lxstat64@plt+0x37f8>
   14514:	ldrb	r6, [r2, #1]!
   14518:	cmp	r6, #0
   1451c:	beq	145dc <__lxstat64@plt+0x3780>
   14520:	add	r3, r3, #1
   14524:	add	r1, r9, r3
   14528:	cmp	r1, r0
   1452c:	bcc	14514 <__lxstat64@plt+0x36b8>
   14530:	mov	ip, r3
   14534:	mov	r6, #0
   14538:	ldr	r2, [sp, #40]	; 0x28
   1453c:	b	14060 <__lxstat64@plt+0x3204>
   14540:	mov	r3, #1
   14544:	mov	r2, #0
   14548:	mov	r4, r2
   1454c:	str	r3, [sp, #36]	; 0x24
   14550:	str	r3, [sp, #40]	; 0x28
   14554:	str	r3, [sp, #44]	; 0x2c
   14558:	str	r2, [sp, #48]	; 0x30
   1455c:	str	r3, [sp, #56]	; 0x38
   14560:	movw	r3, #30488	; 0x7718
   14564:	movt	r3, #1
   14568:	str	r3, [sp, #60]	; 0x3c
   1456c:	str	r2, [sp, #68]	; 0x44
   14570:	str	r2, [sp, #72]	; 0x48
   14574:	b	12fd4 <__lxstat64@plt+0x2178>
   14578:	mov	r2, r3
   1457c:	ldr	r3, [sp, #60]	; 0x3c
   14580:	cmp	r3, #0
   14584:	moveq	r2, #0
   14588:	andne	r2, r2, #1
   1458c:	cmp	r2, #0
   14590:	beq	145bc <__lxstat64@plt+0x3760>
   14594:	mov	r2, r3
   14598:	ldrb	r3, [r3]
   1459c:	cmp	r3, #0
   145a0:	beq	145bc <__lxstat64@plt+0x3760>
   145a4:	cmp	sl, r4
   145a8:	strbhi	r3, [fp, r4]
   145ac:	add	r4, r4, #1
   145b0:	ldrb	r3, [r2, #1]!
   145b4:	cmp	r3, #0
   145b8:	bne	145a4 <__lxstat64@plt+0x3748>
   145bc:	cmp	sl, r4
   145c0:	movhi	r3, #0
   145c4:	strbhi	r3, [fp, r4]
   145c8:	b	137dc <__lxstat64@plt+0x2980>
   145cc:	str	fp, [sp, #152]	; 0x98
   145d0:	mov	fp, r8
   145d4:	ldr	r8, [sp, #152]	; 0x98
   145d8:	b	137a4 <__lxstat64@plt+0x2948>
   145dc:	mov	ip, r3
   145e0:	ldr	r2, [sp, #40]	; 0x28
   145e4:	b	14060 <__lxstat64@plt+0x3204>
   145e8:	str	fp, [sp, #152]	; 0x98
   145ec:	mov	fp, r8
   145f0:	ldr	r8, [sp, #152]	; 0x98
   145f4:	sub	r3, r8, #2
   145f8:	clz	r3, r3
   145fc:	lsr	r3, r3, #5
   14600:	str	r3, [sp, #40]	; 0x28
   14604:	b	13798 <__lxstat64@plt+0x293c>
   14608:	mov	ip, #5
   1460c:	ldr	r3, [sp, #28]
   14610:	str	ip, [sp]
   14614:	ldr	r2, [sp, #156]	; 0x9c
   14618:	ldr	ip, [sp, #164]	; 0xa4
   1461c:	ldr	r0, [sp, #160]	; 0xa0
   14620:	str	r2, [sp, #4]
   14624:	ldr	r2, [sp, #32]
   14628:	ldr	r1, [sp, #72]	; 0x48
   1462c:	str	ip, [sp, #12]
   14630:	ldr	ip, [sp, #168]	; 0xa8
   14634:	str	r0, [sp, #8]
   14638:	mov	r0, fp
   1463c:	str	ip, [sp, #16]
   14640:	bl	12eec <__lxstat64@plt+0x2090>
   14644:	mov	r4, r0
   14648:	b	137dc <__lxstat64@plt+0x2980>
   1464c:	mov	r8, #2
   14650:	b	13798 <__lxstat64@plt+0x293c>
   14654:	ldr	r2, [sp, #40]	; 0x28
   14658:	b	14060 <__lxstat64@plt+0x3204>
   1465c:	mov	r3, #0
   14660:	mov	r2, #1
   14664:	mov	r4, r3
   14668:	strd	r2, [sp, #36]	; 0x24
   1466c:	strd	r2, [sp, #44]	; 0x2c
   14670:	str	r2, [sp, #56]	; 0x38
   14674:	str	r3, [sp, #68]	; 0x44
   14678:	str	r3, [sp, #72]	; 0x48
   1467c:	movw	r3, #30508	; 0x772c
   14680:	movt	r3, #1
   14684:	str	r3, [sp, #60]	; 0x3c
   14688:	b	12fd4 <__lxstat64@plt+0x2178>
   1468c:	mov	r3, #0
   14690:	mov	r1, #1
   14694:	mov	r2, r3
   14698:	str	r1, [sp, #36]	; 0x24
   1469c:	str	r3, [sp, #48]	; 0x30
   146a0:	str	sl, [sp, #72]	; 0x48
   146a4:	b	135dc <__lxstat64@plt+0x2780>
   146a8:	bl	10e50 <abort@plt>
   146ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   146b0:	mov	r4, r0
   146b4:	mov	r5, r3
   146b8:	strd	r6, [sp, #8]
   146bc:	movw	r7, #33004	; 0x80ec
   146c0:	movt	r7, #2
   146c4:	strd	r8, [sp, #16]
   146c8:	strd	sl, [sp, #24]
   146cc:	mov	sl, r1
   146d0:	mov	fp, r2
   146d4:	str	lr, [sp, #32]
   146d8:	sub	sp, sp, #60	; 0x3c
   146dc:	bl	10d84 <__errno_location@plt>
   146e0:	mov	r8, r0
   146e4:	cmn	r4, #-2147483647	; 0x80000001
   146e8:	ldr	r6, [r7]
   146ec:	movne	r0, #0
   146f0:	moveq	r0, #1
   146f4:	ldr	r3, [r8]
   146f8:	orrs	r0, r0, r4, lsr #31
   146fc:	str	r3, [sp, #28]
   14700:	bne	14890 <__lxstat64@plt+0x3a34>
   14704:	ldr	r3, [r7, #4]
   14708:	cmp	r3, r4
   1470c:	bgt	1476c <__lxstat64@plt+0x3910>
   14710:	add	r1, r7, #8
   14714:	sub	r2, r4, r3
   14718:	str	r3, [sp, #52]	; 0x34
   1471c:	cmp	r6, r1
   14720:	add	r2, r2, #1
   14724:	beq	14868 <__lxstat64@plt+0x3a0c>
   14728:	mov	r1, #8
   1472c:	mov	r0, r6
   14730:	mvn	r3, #-2147483648	; 0x80000000
   14734:	str	r1, [sp]
   14738:	add	r1, sp, #52	; 0x34
   1473c:	bl	15a34 <__lxstat64@plt+0x4bd8>
   14740:	mov	r6, r0
   14744:	str	r0, [r7]
   14748:	ldr	r0, [r7, #4]
   1474c:	mov	r1, #0
   14750:	ldr	r2, [sp, #52]	; 0x34
   14754:	sub	r2, r2, r0
   14758:	add	r0, r6, r0, lsl #3
   1475c:	lsl	r2, r2, #3
   14760:	bl	10da8 <memset@plt>
   14764:	ldr	r3, [sp, #52]	; 0x34
   14768:	str	r3, [r7, #4]
   1476c:	ldr	r1, [r5, #4]
   14770:	add	r0, r6, r4, lsl #3
   14774:	add	ip, r5, #8
   14778:	mov	r3, fp
   1477c:	mov	r2, sl
   14780:	ldr	r7, [r0, #4]
   14784:	str	r0, [sp, #36]	; 0x24
   14788:	str	ip, [sp, #40]	; 0x28
   1478c:	orr	r0, r1, #1
   14790:	ldr	r9, [r6, r4, lsl #3]
   14794:	str	ip, [sp, #8]
   14798:	ldr	lr, [r5, #44]	; 0x2c
   1479c:	str	r0, [sp, #4]
   147a0:	ldr	ip, [r5]
   147a4:	mov	r1, r9
   147a8:	str	ip, [sp, #32]
   147ac:	ldr	ip, [r5, #40]	; 0x28
   147b0:	str	ip, [sp, #12]
   147b4:	ldr	ip, [sp, #32]
   147b8:	str	lr, [sp, #16]
   147bc:	str	r0, [sp, #44]	; 0x2c
   147c0:	mov	r0, r7
   147c4:	str	ip, [sp]
   147c8:	bl	12eec <__lxstat64@plt+0x2090>
   147cc:	cmp	r9, r0
   147d0:	bhi	14840 <__lxstat64@plt+0x39e4>
   147d4:	add	r9, r0, #1
   147d8:	movw	r3, #33116	; 0x815c
   147dc:	movt	r3, #2
   147e0:	cmp	r7, r3
   147e4:	str	r9, [r6, r4, lsl #3]
   147e8:	beq	147f4 <__lxstat64@plt+0x3998>
   147ec:	mov	r0, r7
   147f0:	bl	16120 <__lxstat64@plt+0x52c4>
   147f4:	mov	r0, r9
   147f8:	bl	15884 <__lxstat64@plt+0x4a28>
   147fc:	ldr	ip, [r5]
   14800:	mov	r3, fp
   14804:	mov	r2, sl
   14808:	mov	r1, r9
   1480c:	mov	r7, r0
   14810:	ldr	lr, [sp, #36]	; 0x24
   14814:	ldr	r4, [r5, #40]	; 0x28
   14818:	str	r0, [lr, #4]
   1481c:	ldr	lr, [r5, #44]	; 0x2c
   14820:	str	ip, [sp]
   14824:	ldr	ip, [sp, #44]	; 0x2c
   14828:	str	ip, [sp, #4]
   1482c:	ldr	ip, [sp, #40]	; 0x28
   14830:	str	r4, [sp, #12]
   14834:	str	lr, [sp, #16]
   14838:	str	ip, [sp, #8]
   1483c:	bl	12eec <__lxstat64@plt+0x2090>
   14840:	ldr	r3, [sp, #28]
   14844:	mov	r0, r7
   14848:	str	r3, [r8]
   1484c:	add	sp, sp, #60	; 0x3c
   14850:	ldrd	r4, [sp]
   14854:	ldrd	r6, [sp, #8]
   14858:	ldrd	r8, [sp, #16]
   1485c:	ldrd	sl, [sp, #24]
   14860:	add	sp, sp, #32
   14864:	pop	{pc}		; (ldr pc, [sp], #4)
   14868:	mov	r1, #8
   1486c:	mvn	r3, #-2147483648	; 0x80000000
   14870:	str	r1, [sp]
   14874:	add	r1, sp, #52	; 0x34
   14878:	bl	15a34 <__lxstat64@plt+0x4bd8>
   1487c:	ldrd	r2, [r7, #8]
   14880:	mov	r6, r0
   14884:	str	r0, [r7]
   14888:	strd	r2, [r0]
   1488c:	b	14748 <__lxstat64@plt+0x38ec>
   14890:	bl	10e50 <abort@plt>
   14894:	strd	r4, [sp, #-16]!
   14898:	mov	r5, r0
   1489c:	str	r6, [sp, #8]
   148a0:	str	lr, [sp, #12]
   148a4:	bl	10d84 <__errno_location@plt>
   148a8:	mov	r4, r0
   148ac:	cmp	r5, #0
   148b0:	ldr	r0, [pc, #32]	; 148d8 <__lxstat64@plt+0x3a7c>
   148b4:	mov	r1, #48	; 0x30
   148b8:	movne	r0, r5
   148bc:	ldr	r6, [r4]
   148c0:	bl	15bac <__lxstat64@plt+0x4d50>
   148c4:	str	r6, [r4]
   148c8:	ldrd	r4, [sp]
   148cc:	ldr	r6, [sp, #8]
   148d0:	add	sp, sp, #12
   148d4:	pop	{pc}		; (ldr pc, [sp], #4)
   148d8:	andeq	r8, r2, ip, asr r2
   148dc:	ldr	r3, [pc, #12]	; 148f0 <__lxstat64@plt+0x3a94>
   148e0:	cmp	r0, #0
   148e4:	moveq	r0, r3
   148e8:	ldr	r0, [r0]
   148ec:	bx	lr
   148f0:	andeq	r8, r2, ip, asr r2
   148f4:	ldr	r3, [pc, #12]	; 14908 <__lxstat64@plt+0x3aac>
   148f8:	cmp	r0, #0
   148fc:	moveq	r0, r3
   14900:	str	r1, [r0]
   14904:	bx	lr
   14908:	andeq	r8, r2, ip, asr r2
   1490c:	ldr	r3, [pc, #52]	; 14948 <__lxstat64@plt+0x3aec>
   14910:	cmp	r0, #0
   14914:	push	{lr}		; (str lr, [sp, #-4]!)
   14918:	lsr	lr, r1, #5
   1491c:	and	r1, r1, #31
   14920:	moveq	r0, r3
   14924:	add	r3, r0, #8
   14928:	ldr	ip, [r3, lr, lsl #2]
   1492c:	lsr	r0, ip, r1
   14930:	eor	r2, r2, r0
   14934:	and	r0, r0, #1
   14938:	and	r2, r2, #1
   1493c:	eor	r1, ip, r2, lsl r1
   14940:	str	r1, [r3, lr, lsl #2]
   14944:	pop	{pc}		; (ldr pc, [sp], #4)
   14948:	andeq	r8, r2, ip, asr r2
   1494c:	ldr	r3, [pc, #16]	; 14964 <__lxstat64@plt+0x3b08>
   14950:	cmp	r0, #0
   14954:	movne	r3, r0
   14958:	ldr	r0, [r3, #4]
   1495c:	str	r1, [r3, #4]
   14960:	bx	lr
   14964:	andeq	r8, r2, ip, asr r2
   14968:	ldr	r3, [pc, #48]	; 149a0 <__lxstat64@plt+0x3b44>
   1496c:	cmp	r0, #0
   14970:	mov	ip, #10
   14974:	moveq	r0, r3
   14978:	cmp	r2, #0
   1497c:	cmpne	r1, #0
   14980:	str	ip, [r0]
   14984:	beq	14994 <__lxstat64@plt+0x3b38>
   14988:	str	r1, [r0, #40]	; 0x28
   1498c:	str	r2, [r0, #44]	; 0x2c
   14990:	bx	lr
   14994:	str	r4, [sp, #-8]!
   14998:	str	lr, [sp, #4]
   1499c:	bl	10e50 <abort@plt>
   149a0:	andeq	r8, r2, ip, asr r2
   149a4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   149a8:	strd	r6, [sp, #8]
   149ac:	mov	r7, r0
   149b0:	mov	r6, r1
   149b4:	strd	r8, [sp, #16]
   149b8:	mov	r8, r2
   149bc:	mov	r9, r3
   149c0:	str	lr, [sp, #24]
   149c4:	sub	sp, sp, #28
   149c8:	ldr	r4, [sp, #56]	; 0x38
   149cc:	ldr	ip, [pc, #104]	; 14a3c <__lxstat64@plt+0x3be0>
   149d0:	cmp	r4, #0
   149d4:	moveq	r4, ip
   149d8:	bl	10d84 <__errno_location@plt>
   149dc:	ldr	ip, [r4, #44]	; 0x2c
   149e0:	mov	r5, r0
   149e4:	mov	r1, r6
   149e8:	add	lr, r4, #8
   149ec:	mov	r3, r9
   149f0:	ldr	r6, [r5]
   149f4:	mov	r2, r8
   149f8:	mov	r0, r7
   149fc:	str	ip, [sp, #16]
   14a00:	ldr	ip, [r4, #40]	; 0x28
   14a04:	str	lr, [sp, #8]
   14a08:	str	ip, [sp, #12]
   14a0c:	ldr	ip, [r4, #4]
   14a10:	str	ip, [sp, #4]
   14a14:	ldr	ip, [r4]
   14a18:	str	ip, [sp]
   14a1c:	bl	12eec <__lxstat64@plt+0x2090>
   14a20:	str	r6, [r5]
   14a24:	add	sp, sp, #28
   14a28:	ldrd	r4, [sp]
   14a2c:	ldrd	r6, [sp, #8]
   14a30:	ldrd	r8, [sp, #16]
   14a34:	add	sp, sp, #24
   14a38:	pop	{pc}		; (ldr pc, [sp], #4)
   14a3c:	andeq	r8, r2, ip, asr r2
   14a40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14a44:	cmp	r3, #0
   14a48:	ldr	r4, [pc, #220]	; 14b2c <__lxstat64@plt+0x3cd0>
   14a4c:	movne	r4, r3
   14a50:	strd	r6, [sp, #8]
   14a54:	mov	r6, r2
   14a58:	strd	r8, [sp, #16]
   14a5c:	mov	r9, r0
   14a60:	strd	sl, [sp, #24]
   14a64:	mov	sl, r1
   14a68:	str	lr, [sp, #32]
   14a6c:	sub	sp, sp, #44	; 0x2c
   14a70:	bl	10d84 <__errno_location@plt>
   14a74:	ldr	r5, [r4, #4]
   14a78:	mov	r7, r0
   14a7c:	mov	r1, #0
   14a80:	add	r8, r4, #8
   14a84:	mov	r3, sl
   14a88:	ldr	ip, [r4, #44]	; 0x2c
   14a8c:	mov	r2, r9
   14a90:	mov	r0, r1
   14a94:	ldr	lr, [r7]
   14a98:	cmp	r6, r1
   14a9c:	orreq	r5, r5, #1
   14aa0:	str	ip, [sp, #16]
   14aa4:	ldr	ip, [r4, #40]	; 0x28
   14aa8:	stmib	sp, {r5, r8, ip}
   14aac:	ldr	ip, [r4]
   14ab0:	str	lr, [sp, #28]
   14ab4:	str	ip, [sp]
   14ab8:	bl	12eec <__lxstat64@plt+0x2090>
   14abc:	add	r1, r0, #1
   14ac0:	mov	fp, r0
   14ac4:	mov	r0, r1
   14ac8:	str	r1, [sp, #36]	; 0x24
   14acc:	bl	15884 <__lxstat64@plt+0x4a28>
   14ad0:	ldr	ip, [r4, #44]	; 0x2c
   14ad4:	mov	r3, sl
   14ad8:	mov	r2, r9
   14adc:	ldr	r1, [sp, #36]	; 0x24
   14ae0:	str	ip, [sp, #16]
   14ae4:	ldr	ip, [r4, #40]	; 0x28
   14ae8:	str	r0, [sp, #32]
   14aec:	stmib	sp, {r5, r8, ip}
   14af0:	ldr	ip, [r4]
   14af4:	str	ip, [sp]
   14af8:	bl	12eec <__lxstat64@plt+0x2090>
   14afc:	ldr	lr, [sp, #28]
   14b00:	cmp	r6, #0
   14b04:	ldr	r0, [sp, #32]
   14b08:	str	lr, [r7]
   14b0c:	strne	fp, [r6]
   14b10:	add	sp, sp, #44	; 0x2c
   14b14:	ldrd	r4, [sp]
   14b18:	ldrd	r6, [sp, #8]
   14b1c:	ldrd	r8, [sp, #16]
   14b20:	ldrd	sl, [sp, #24]
   14b24:	add	sp, sp, #32
   14b28:	pop	{pc}		; (ldr pc, [sp], #4)
   14b2c:	andeq	r8, r2, ip, asr r2
   14b30:	mov	r3, r2
   14b34:	mov	r2, #0
   14b38:	b	14a40 <__lxstat64@plt+0x3be4>
   14b3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14b40:	movw	r5, #33004	; 0x80ec
   14b44:	movt	r5, #2
   14b48:	ldr	r3, [r5, #4]
   14b4c:	strd	r6, [sp, #8]
   14b50:	str	r8, [sp, #16]
   14b54:	str	lr, [sp, #20]
   14b58:	ldr	r7, [r5]
   14b5c:	cmp	r3, #1
   14b60:	ble	14b84 <__lxstat64@plt+0x3d28>
   14b64:	mov	r4, #1
   14b68:	add	r6, r7, #4
   14b6c:	ldr	r0, [r6, r4, lsl #3]
   14b70:	add	r4, r4, #1
   14b74:	bl	16120 <__lxstat64@plt+0x52c4>
   14b78:	ldr	r3, [r5, #4]
   14b7c:	cmp	r3, r4
   14b80:	bgt	14b6c <__lxstat64@plt+0x3d10>
   14b84:	ldr	r0, [r7, #4]
   14b88:	movw	r4, #33116	; 0x815c
   14b8c:	movt	r4, #2
   14b90:	cmp	r0, r4
   14b94:	beq	14ba8 <__lxstat64@plt+0x3d4c>
   14b98:	bl	16120 <__lxstat64@plt+0x52c4>
   14b9c:	mov	r3, #256	; 0x100
   14ba0:	str	r3, [r5, #8]
   14ba4:	str	r4, [r5, #12]
   14ba8:	ldr	r4, [pc, #44]	; 14bdc <__lxstat64@plt+0x3d80>
   14bac:	cmp	r7, r4
   14bb0:	beq	14bc0 <__lxstat64@plt+0x3d64>
   14bb4:	mov	r0, r7
   14bb8:	bl	16120 <__lxstat64@plt+0x52c4>
   14bbc:	str	r4, [r5]
   14bc0:	mov	r3, #1
   14bc4:	ldrd	r6, [sp, #8]
   14bc8:	str	r3, [r5, #4]
   14bcc:	ldrd	r4, [sp]
   14bd0:	ldr	r8, [sp, #16]
   14bd4:	add	sp, sp, #20
   14bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bdc:	strdeq	r8, [r2], -r4
   14be0:	ldr	r3, [pc, #4]	; 14bec <__lxstat64@plt+0x3d90>
   14be4:	mvn	r2, #0
   14be8:	b	146ac <__lxstat64@plt+0x3850>
   14bec:	andeq	r8, r2, ip, asr r2
   14bf0:	ldr	r3, [pc]	; 14bf8 <__lxstat64@plt+0x3d9c>
   14bf4:	b	146ac <__lxstat64@plt+0x3850>
   14bf8:	andeq	r8, r2, ip, asr r2
   14bfc:	mov	r1, r0
   14c00:	ldr	r3, [pc, #8]	; 14c10 <__lxstat64@plt+0x3db4>
   14c04:	mvn	r2, #0
   14c08:	mov	r0, #0
   14c0c:	b	146ac <__lxstat64@plt+0x3850>
   14c10:	andeq	r8, r2, ip, asr r2
   14c14:	mov	r2, r1
   14c18:	ldr	r3, [pc, #8]	; 14c28 <__lxstat64@plt+0x3dcc>
   14c1c:	mov	r1, r0
   14c20:	mov	r0, #0
   14c24:	b	146ac <__lxstat64@plt+0x3850>
   14c28:	andeq	r8, r2, ip, asr r2
   14c2c:	strd	r4, [sp, #-12]!
   14c30:	mov	r5, r2
   14c34:	mov	r4, r0
   14c38:	str	lr, [sp, #8]
   14c3c:	sub	sp, sp, #52	; 0x34
   14c40:	mov	r0, sp
   14c44:	bl	12d48 <__lxstat64@plt+0x1eec>
   14c48:	mov	r3, sp
   14c4c:	mov	r1, r5
   14c50:	mov	r0, r4
   14c54:	mvn	r2, #0
   14c58:	bl	146ac <__lxstat64@plt+0x3850>
   14c5c:	add	sp, sp, #52	; 0x34
   14c60:	ldrd	r4, [sp]
   14c64:	add	sp, sp, #8
   14c68:	pop	{pc}		; (ldr pc, [sp], #4)
   14c6c:	strd	r4, [sp, #-16]!
   14c70:	mov	r5, r2
   14c74:	mov	r4, r0
   14c78:	str	r6, [sp, #8]
   14c7c:	mov	r6, r3
   14c80:	str	lr, [sp, #12]
   14c84:	sub	sp, sp, #48	; 0x30
   14c88:	mov	r0, sp
   14c8c:	bl	12d48 <__lxstat64@plt+0x1eec>
   14c90:	mov	r3, sp
   14c94:	mov	r2, r6
   14c98:	mov	r1, r5
   14c9c:	mov	r0, r4
   14ca0:	bl	146ac <__lxstat64@plt+0x3850>
   14ca4:	add	sp, sp, #48	; 0x30
   14ca8:	ldrd	r4, [sp]
   14cac:	ldr	r6, [sp, #8]
   14cb0:	add	sp, sp, #12
   14cb4:	pop	{pc}		; (ldr pc, [sp], #4)
   14cb8:	mov	r2, r1
   14cbc:	mov	r1, r0
   14cc0:	mov	r0, #0
   14cc4:	b	14c2c <__lxstat64@plt+0x3dd0>
   14cc8:	mov	r3, r2
   14ccc:	mov	r2, r1
   14cd0:	mov	r1, r0
   14cd4:	mov	r0, #0
   14cd8:	b	14c6c <__lxstat64@plt+0x3e10>
   14cdc:	ldr	ip, [pc, #140]	; 14d70 <__lxstat64@plt+0x3f14>
   14ce0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14ce4:	ldrd	r4, [ip]
   14ce8:	strd	r6, [sp, #8]
   14cec:	ldrd	r6, [ip, #8]
   14cf0:	strd	r8, [sp, #16]
   14cf4:	lsr	r9, r2, #5
   14cf8:	str	lr, [sp, #24]
   14cfc:	sub	sp, sp, #52	; 0x34
   14d00:	and	lr, r2, #31
   14d04:	add	r8, sp, #8
   14d08:	mov	r2, r1
   14d0c:	strd	r4, [sp]
   14d10:	mov	r1, r0
   14d14:	mov	r3, sp
   14d18:	strd	r6, [sp, #8]
   14d1c:	mov	r0, #0
   14d20:	ldrd	r4, [ip, #16]
   14d24:	ldrd	r6, [ip, #24]
   14d28:	strd	r4, [sp, #16]
   14d2c:	ldrd	r4, [ip, #32]
   14d30:	strd	r6, [sp, #24]
   14d34:	ldrd	r6, [ip, #40]	; 0x28
   14d38:	strd	r4, [sp, #32]
   14d3c:	strd	r6, [sp, #40]	; 0x28
   14d40:	ldr	ip, [r8, r9, lsl #2]
   14d44:	mvn	r4, ip, lsr lr
   14d48:	and	r4, r4, #1
   14d4c:	eor	lr, ip, r4, lsl lr
   14d50:	str	lr, [r8, r9, lsl #2]
   14d54:	bl	146ac <__lxstat64@plt+0x3850>
   14d58:	add	sp, sp, #52	; 0x34
   14d5c:	ldrd	r4, [sp]
   14d60:	ldrd	r6, [sp, #8]
   14d64:	ldrd	r8, [sp, #16]
   14d68:	add	sp, sp, #24
   14d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d70:	andeq	r8, r2, ip, asr r2
   14d74:	mov	r2, r1
   14d78:	mvn	r1, #0
   14d7c:	b	14cdc <__lxstat64@plt+0x3e80>
   14d80:	mov	r2, #58	; 0x3a
   14d84:	mvn	r1, #0
   14d88:	b	14cdc <__lxstat64@plt+0x3e80>
   14d8c:	mov	r2, #58	; 0x3a
   14d90:	b	14cdc <__lxstat64@plt+0x3e80>
   14d94:	strd	r4, [sp, #-20]!	; 0xffffffec
   14d98:	strd	r6, [sp, #8]
   14d9c:	mov	r6, r0
   14da0:	mov	r7, r2
   14da4:	str	lr, [sp, #16]
   14da8:	sub	sp, sp, #100	; 0x64
   14dac:	mov	r0, sp
   14db0:	bl	12d48 <__lxstat64@plt+0x1eec>
   14db4:	ldrd	r4, [sp, #8]
   14db8:	mov	r1, r7
   14dbc:	mov	r0, r6
   14dc0:	add	r3, sp, #48	; 0x30
   14dc4:	mvn	r2, #0
   14dc8:	ldrd	r6, [sp]
   14dcc:	strd	r4, [sp, #56]	; 0x38
   14dd0:	ldrd	r4, [sp, #16]
   14dd4:	strd	r6, [sp, #48]	; 0x30
   14dd8:	ldrd	r6, [sp, #32]
   14ddc:	ldr	lr, [sp, #60]	; 0x3c
   14de0:	strd	r4, [sp, #64]	; 0x40
   14de4:	ldrd	r4, [sp, #24]
   14de8:	mvn	ip, lr
   14dec:	and	ip, ip, #67108864	; 0x4000000
   14df0:	strd	r4, [sp, #72]	; 0x48
   14df4:	eor	ip, ip, lr
   14df8:	ldrd	r4, [sp, #40]	; 0x28
   14dfc:	str	ip, [sp, #60]	; 0x3c
   14e00:	strd	r6, [sp, #80]	; 0x50
   14e04:	strd	r4, [sp, #88]	; 0x58
   14e08:	bl	146ac <__lxstat64@plt+0x3850>
   14e0c:	add	sp, sp, #100	; 0x64
   14e10:	ldrd	r4, [sp]
   14e14:	ldrd	r6, [sp, #8]
   14e18:	add	sp, sp, #16
   14e1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e20:	ldr	ip, [pc, #156]	; 14ec4 <__lxstat64@plt+0x4068>
   14e24:	cmp	r2, #0
   14e28:	cmpne	r1, #0
   14e2c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14e30:	strd	r6, [sp, #8]
   14e34:	mov	r6, r2
   14e38:	str	r8, [sp, #16]
   14e3c:	mov	r8, r3
   14e40:	strd	sl, [sp, #20]
   14e44:	ldrd	r4, [ip]
   14e48:	str	lr, [sp, #28]
   14e4c:	sub	sp, sp, #48	; 0x30
   14e50:	mov	lr, #10
   14e54:	ldrd	r2, [ip, #8]
   14e58:	ldrd	sl, [ip, #16]
   14e5c:	strd	r4, [sp]
   14e60:	ldrd	r4, [ip, #32]
   14e64:	str	lr, [sp]
   14e68:	strd	r2, [sp, #8]
   14e6c:	strd	sl, [sp, #16]
   14e70:	ldrd	r2, [ip, #24]
   14e74:	ldrd	sl, [ip, #40]	; 0x28
   14e78:	strd	r2, [sp, #24]
   14e7c:	strd	r4, [sp, #32]
   14e80:	strd	sl, [sp, #40]	; 0x28
   14e84:	beq	14ec0 <__lxstat64@plt+0x4064>
   14e88:	ldr	r2, [sp, #80]	; 0x50
   14e8c:	mov	r7, r1
   14e90:	mov	r3, sp
   14e94:	mov	r1, r8
   14e98:	str	r7, [sp, #40]	; 0x28
   14e9c:	str	r6, [sp, #44]	; 0x2c
   14ea0:	bl	146ac <__lxstat64@plt+0x3850>
   14ea4:	add	sp, sp, #48	; 0x30
   14ea8:	ldrd	r4, [sp]
   14eac:	ldrd	r6, [sp, #8]
   14eb0:	ldr	r8, [sp, #16]
   14eb4:	ldrd	sl, [sp, #20]
   14eb8:	add	sp, sp, #28
   14ebc:	pop	{pc}		; (ldr pc, [sp], #4)
   14ec0:	bl	10e50 <abort@plt>
   14ec4:	andeq	r8, r2, ip, asr r2
   14ec8:	mvn	ip, #0
   14ecc:	push	{lr}		; (str lr, [sp, #-4]!)
   14ed0:	sub	sp, sp, #12
   14ed4:	str	ip, [sp]
   14ed8:	bl	14e20 <__lxstat64@plt+0x3fc4>
   14edc:	add	sp, sp, #12
   14ee0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ee4:	mvn	ip, #0
   14ee8:	push	{lr}		; (str lr, [sp, #-4]!)
   14eec:	sub	sp, sp, #12
   14ef0:	mov	r3, r2
   14ef4:	mov	r2, r1
   14ef8:	mov	r1, r0
   14efc:	mov	r0, #0
   14f00:	str	ip, [sp]
   14f04:	bl	14e20 <__lxstat64@plt+0x3fc4>
   14f08:	add	sp, sp, #12
   14f0c:	pop	{pc}		; (ldr pc, [sp], #4)
   14f10:	push	{lr}		; (str lr, [sp, #-4]!)
   14f14:	sub	sp, sp, #12
   14f18:	str	r3, [sp]
   14f1c:	mov	r3, r2
   14f20:	mov	r2, r1
   14f24:	mov	r1, r0
   14f28:	mov	r0, #0
   14f2c:	bl	14e20 <__lxstat64@plt+0x3fc4>
   14f30:	add	sp, sp, #12
   14f34:	pop	{pc}		; (ldr pc, [sp], #4)
   14f38:	ldr	r3, [pc]	; 14f40 <__lxstat64@plt+0x40e4>
   14f3c:	b	146ac <__lxstat64@plt+0x3850>
   14f40:	strdeq	r8, [r2], -ip
   14f44:	mov	r2, r1
   14f48:	ldr	r3, [pc, #8]	; 14f58 <__lxstat64@plt+0x40fc>
   14f4c:	mov	r1, r0
   14f50:	mov	r0, #0
   14f54:	b	146ac <__lxstat64@plt+0x3850>
   14f58:	strdeq	r8, [r2], -ip
   14f5c:	ldr	r3, [pc, #4]	; 14f68 <__lxstat64@plt+0x410c>
   14f60:	mvn	r2, #0
   14f64:	b	146ac <__lxstat64@plt+0x3850>
   14f68:	strdeq	r8, [r2], -ip
   14f6c:	mov	r1, r0
   14f70:	ldr	r3, [pc, #8]	; 14f80 <__lxstat64@plt+0x4124>
   14f74:	mvn	r2, #0
   14f78:	mov	r0, #0
   14f7c:	b	146ac <__lxstat64@plt+0x3850>
   14f80:	strdeq	r8, [r2], -ip
   14f84:	mov	r3, r0
   14f88:	push	{lr}		; (str lr, [sp, #-4]!)
   14f8c:	ldrb	r0, [r0]
   14f90:	ldrb	r2, [r1]
   14f94:	cmp	r0, #45	; 0x2d
   14f98:	beq	15038 <__lxstat64@plt+0x41dc>
   14f9c:	cmp	r2, #45	; 0x2d
   14fa0:	beq	15074 <__lxstat64@plt+0x4218>
   14fa4:	cmp	r0, #48	; 0x30
   14fa8:	beq	15144 <__lxstat64@plt+0x42e8>
   14fac:	cmp	r2, #48	; 0x30
   14fb0:	beq	1513c <__lxstat64@plt+0x42e0>
   14fb4:	cmp	r2, r0
   14fb8:	sub	ip, r0, #48	; 0x30
   14fbc:	bne	14fdc <__lxstat64@plt+0x4180>
   14fc0:	cmp	ip, #9
   14fc4:	bhi	1516c <__lxstat64@plt+0x4310>
   14fc8:	ldrb	r0, [r3, #1]!
   14fcc:	ldrb	r2, [r1, #1]!
   14fd0:	sub	ip, r0, #48	; 0x30
   14fd4:	cmp	r0, r2
   14fd8:	beq	14fc0 <__lxstat64@plt+0x4164>
   14fdc:	cmp	ip, #9
   14fe0:	sub	r0, r0, r2
   14fe4:	bhi	15170 <__lxstat64@plt+0x4314>
   14fe8:	mov	lr, #0
   14fec:	ldrb	ip, [r3, #1]!
   14ff0:	add	lr, lr, #1
   14ff4:	sub	ip, ip, #48	; 0x30
   14ff8:	cmp	ip, #9
   14ffc:	bls	14fec <__lxstat64@plt+0x4190>
   15000:	sub	r3, r2, #48	; 0x30
   15004:	cmp	r3, #9
   15008:	bhi	15188 <__lxstat64@plt+0x432c>
   1500c:	mov	r2, #0
   15010:	ldrb	r3, [r1, #1]!
   15014:	add	r2, r2, #1
   15018:	sub	r3, r3, #48	; 0x30
   1501c:	cmp	r3, #9
   15020:	bls	15010 <__lxstat64@plt+0x41b4>
   15024:	cmp	lr, r2
   15028:	beq	15154 <__lxstat64@plt+0x42f8>
   1502c:	bcs	1508c <__lxstat64@plt+0x4230>
   15030:	mvn	r0, #0
   15034:	pop	{pc}		; (ldr pc, [sp], #4)
   15038:	ldrb	r0, [r3, #1]!
   1503c:	cmp	r0, #48	; 0x30
   15040:	beq	15038 <__lxstat64@plt+0x41dc>
   15044:	cmp	r2, #45	; 0x2d
   15048:	sub	ip, r0, #48	; 0x30
   1504c:	beq	150b4 <__lxstat64@plt+0x4258>
   15050:	cmp	ip, #9
   15054:	bls	15030 <__lxstat64@plt+0x41d4>
   15058:	cmp	r2, #48	; 0x30
   1505c:	beq	1514c <__lxstat64@plt+0x42f0>
   15060:	sub	r0, r2, #48	; 0x30
   15064:	cmp	r0, #9
   15068:	movhi	r0, #0
   1506c:	mvnls	r0, #0
   15070:	pop	{pc}		; (ldr pc, [sp], #4)
   15074:	ldrb	r2, [r1, #1]!
   15078:	cmp	r2, #48	; 0x30
   1507c:	beq	15074 <__lxstat64@plt+0x4218>
   15080:	sub	r2, r2, #48	; 0x30
   15084:	cmp	r2, #9
   15088:	bhi	15098 <__lxstat64@plt+0x423c>
   1508c:	mov	r0, #1
   15090:	pop	{pc}		; (ldr pc, [sp], #4)
   15094:	ldrb	r0, [r3, #1]!
   15098:	cmp	r0, #48	; 0x30
   1509c:	beq	15094 <__lxstat64@plt+0x4238>
   150a0:	sub	r0, r0, #48	; 0x30
   150a4:	cmp	r0, #9
   150a8:	movhi	r0, #0
   150ac:	movls	r0, #1
   150b0:	b	15090 <__lxstat64@plt+0x4234>
   150b4:	ldrb	r2, [r1, #1]!
   150b8:	cmp	r2, #48	; 0x30
   150bc:	beq	150b4 <__lxstat64@plt+0x4258>
   150c0:	cmp	r0, r2
   150c4:	bne	150e4 <__lxstat64@plt+0x4288>
   150c8:	cmp	ip, #9
   150cc:	bhi	15194 <__lxstat64@plt+0x4338>
   150d0:	ldrb	r0, [r3, #1]!
   150d4:	ldrb	r2, [r1, #1]!
   150d8:	sub	ip, r0, #48	; 0x30
   150dc:	cmp	r0, r2
   150e0:	beq	150c8 <__lxstat64@plt+0x426c>
   150e4:	cmp	ip, #9
   150e8:	sub	r0, r2, r0
   150ec:	bhi	15198 <__lxstat64@plt+0x433c>
   150f0:	mov	lr, #0
   150f4:	ldrb	ip, [r3, #1]!
   150f8:	add	lr, lr, #1
   150fc:	sub	ip, ip, #48	; 0x30
   15100:	cmp	ip, #9
   15104:	bls	150f4 <__lxstat64@plt+0x4298>
   15108:	sub	r2, r2, #48	; 0x30
   1510c:	cmp	r2, #9
   15110:	bhi	151ac <__lxstat64@plt+0x4350>
   15114:	mov	r2, #0
   15118:	ldrb	r3, [r1, #1]!
   1511c:	add	r2, r2, #1
   15120:	sub	r3, r3, #48	; 0x30
   15124:	cmp	r3, #9
   15128:	bls	15118 <__lxstat64@plt+0x42bc>
   1512c:	cmp	r2, lr
   15130:	beq	15160 <__lxstat64@plt+0x4304>
   15134:	bhi	1508c <__lxstat64@plt+0x4230>
   15138:	b	15030 <__lxstat64@plt+0x41d4>
   1513c:	ldrb	r2, [r1, #1]!
   15140:	b	14fac <__lxstat64@plt+0x4150>
   15144:	ldrb	r0, [r3, #1]!
   15148:	b	14fa4 <__lxstat64@plt+0x4148>
   1514c:	ldrb	r2, [r1, #1]!
   15150:	b	15058 <__lxstat64@plt+0x41fc>
   15154:	cmp	lr, #0
   15158:	moveq	r0, #0
   1515c:	b	15090 <__lxstat64@plt+0x4234>
   15160:	cmp	r2, #0
   15164:	moveq	r0, #0
   15168:	b	15090 <__lxstat64@plt+0x4234>
   1516c:	sub	r0, r0, r2
   15170:	sub	r3, r2, #48	; 0x30
   15174:	cmp	r3, #9
   15178:	movls	lr, #0
   1517c:	bls	1500c <__lxstat64@plt+0x41b0>
   15180:	mov	r0, #0
   15184:	b	15090 <__lxstat64@plt+0x4234>
   15188:	adds	r0, lr, #0
   1518c:	movne	r0, #1
   15190:	b	15090 <__lxstat64@plt+0x4234>
   15194:	sub	r0, r2, r0
   15198:	sub	r2, r2, #48	; 0x30
   1519c:	cmp	r2, #9
   151a0:	movls	lr, #0
   151a4:	bls	15114 <__lxstat64@plt+0x42b8>
   151a8:	b	15180 <__lxstat64@plt+0x4324>
   151ac:	adds	r0, lr, #0
   151b0:	movne	r0, #1
   151b4:	rsb	r0, r0, #0
   151b8:	b	15090 <__lxstat64@plt+0x4234>
   151bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   151c0:	mov	r5, r2
   151c4:	strd	r6, [sp, #8]
   151c8:	mov	r6, r0
   151cc:	mov	r7, r1
   151d0:	str	r8, [sp, #16]
   151d4:	mov	r8, r3
   151d8:	str	lr, [sp, #20]
   151dc:	sub	sp, sp, #8
   151e0:	ldrd	r0, [sp, #32]
   151e4:	bl	15dd4 <__lxstat64@plt+0x4f78>
   151e8:	subs	r4, r0, #0
   151ec:	beq	15258 <__lxstat64@plt+0x43fc>
   151f0:	cmp	r5, #0
   151f4:	beq	1523c <__lxstat64@plt+0x43e0>
   151f8:	movw	ip, #30332	; 0x767c
   151fc:	movt	ip, #1
   15200:	mov	r3, r8
   15204:	mov	r2, r5
   15208:	mov	r1, r7
   1520c:	mov	r0, r6
   15210:	str	ip, [sp]
   15214:	str	r4, [sp, #4]
   15218:	bl	10d30 <error_at_line@plt>
   1521c:	mov	r0, r4
   15220:	add	sp, sp, #8
   15224:	ldrd	r4, [sp]
   15228:	ldrd	r6, [sp, #8]
   1522c:	ldr	r8, [sp, #16]
   15230:	ldr	lr, [sp, #20]
   15234:	add	sp, sp, #24
   15238:	b	16120 <__lxstat64@plt+0x52c4>
   1523c:	mov	r1, r7
   15240:	mov	r0, r6
   15244:	movw	r2, #30332	; 0x767c
   15248:	movt	r2, #1
   1524c:	mov	r3, r4
   15250:	bl	10d18 <error@plt>
   15254:	b	1521c <__lxstat64@plt+0x43c0>
   15258:	bl	10d84 <__errno_location@plt>
   1525c:	ldr	r5, [r0]
   15260:	mov	r2, #5
   15264:	movw	r1, #30620	; 0x779c
   15268:	movt	r1, #1
   1526c:	mov	r0, r4
   15270:	bl	10c94 <dcgettext@plt>
   15274:	mov	r2, r0
   15278:	mov	r0, r4
   1527c:	mov	r1, r5
   15280:	bl	10d18 <error@plt>
   15284:	bl	10e50 <abort@plt>
   15288:	push	{lr}		; (str lr, [sp, #-4]!)
   1528c:	sub	sp, sp, #12
   15290:	strd	r2, [sp]
   15294:	mov	r3, #0
   15298:	mov	r2, r3
   1529c:	bl	151bc <__lxstat64@plt+0x4360>
   152a0:	add	sp, sp, #12
   152a4:	pop	{pc}		; (ldr pc, [sp], #4)
   152a8:	cmp	r1, #0
   152ac:	strd	r4, [sp, #-16]!
   152b0:	mov	ip, r3
   152b4:	str	r6, [sp, #8]
   152b8:	mov	r4, r0
   152bc:	str	lr, [sp, #12]
   152c0:	sub	sp, sp, #32
   152c4:	ldr	r5, [sp, #48]	; 0x30
   152c8:	ldr	r6, [sp, #52]	; 0x34
   152cc:	beq	15410 <__lxstat64@plt+0x45b4>
   152d0:	mov	r3, r1
   152d4:	mov	r1, #1
   152d8:	stm	sp, {r2, ip}
   152dc:	movw	r2, #30652	; 0x77bc
   152e0:	movt	r2, #1
   152e4:	bl	10dcc <__fprintf_chk@plt>
   152e8:	mov	r2, #5
   152ec:	movw	r1, #30672	; 0x77d0
   152f0:	movt	r1, #1
   152f4:	mov	r0, #0
   152f8:	bl	10c94 <dcgettext@plt>
   152fc:	movw	ip, #2022	; 0x7e6
   15300:	mov	r3, r0
   15304:	mov	r1, #1
   15308:	movw	r2, #31400	; 0x7aa8
   1530c:	movt	r2, #1
   15310:	mov	r0, r4
   15314:	str	ip, [sp]
   15318:	bl	10dcc <__fprintf_chk@plt>
   1531c:	mov	r1, r4
   15320:	mov	r0, #10
   15324:	bl	10c88 <fputc_unlocked@plt>
   15328:	mov	r2, #5
   1532c:	movw	r1, #30676	; 0x77d4
   15330:	movt	r1, #1
   15334:	mov	r0, #0
   15338:	bl	10c94 <dcgettext@plt>
   1533c:	mov	r2, r0
   15340:	mov	r1, #1
   15344:	movw	r3, #30848	; 0x7880
   15348:	movt	r3, #1
   1534c:	mov	r0, r4
   15350:	bl	10dcc <__fprintf_chk@plt>
   15354:	mov	r1, r4
   15358:	mov	r0, #10
   1535c:	bl	10c88 <fputc_unlocked@plt>
   15360:	cmp	r6, #9
   15364:	ldrls	pc, [pc, r6, lsl #2]
   15368:	b	1567c <__lxstat64@plt+0x4820>
   1536c:	strdeq	r5, [r1], -ip
   15370:	andeq	r5, r1, ip, lsr #8
   15374:	andeq	r5, r1, r8, ror #8
   15378:	andeq	r5, r1, r8, lsr #9
   1537c:	strdeq	r5, [r1], -r0
   15380:	andeq	r5, r1, r8, lsr #10
   15384:	andeq	r5, r1, r0, ror r5
   15388:	andeq	r5, r1, r4, asr #11
   1538c:	andeq	r5, r1, ip, lsl r6
   15390:	muleq	r1, r4, r3
   15394:	movw	r1, #31152	; 0x79b0
   15398:	movt	r1, #1
   1539c:	mov	r2, #5
   153a0:	mov	r0, #0
   153a4:	bl	10c94 <dcgettext@plt>
   153a8:	ldr	lr, [r5, #4]
   153ac:	mov	r2, r0
   153b0:	mov	r1, #1
   153b4:	mov	r0, r4
   153b8:	ldr	r3, [r5, #8]
   153bc:	ldr	ip, [r5, #32]
   153c0:	str	lr, [sp]
   153c4:	ldr	lr, [r5, #12]
   153c8:	str	ip, [sp, #28]
   153cc:	ldr	ip, [r5, #28]
   153d0:	str	r3, [sp, #4]
   153d4:	ldr	r3, [r5, #16]
   153d8:	str	lr, [sp, #8]
   153dc:	ldr	lr, [r5, #20]
   153e0:	str	ip, [sp, #24]
   153e4:	ldr	ip, [r5, #24]
   153e8:	str	r3, [sp, #12]
   153ec:	ldr	r3, [r5]
   153f0:	str	lr, [sp, #16]
   153f4:	str	ip, [sp, #20]
   153f8:	bl	10dcc <__fprintf_chk@plt>
   153fc:	add	sp, sp, #32
   15400:	ldrd	r4, [sp]
   15404:	ldr	r6, [sp, #8]
   15408:	add	sp, sp, #12
   1540c:	pop	{pc}		; (ldr pc, [sp], #4)
   15410:	mov	r3, r2
   15414:	mov	r1, #1
   15418:	str	ip, [sp]
   1541c:	movw	r2, #30664	; 0x77c8
   15420:	movt	r2, #1
   15424:	bl	10dcc <__fprintf_chk@plt>
   15428:	b	152e8 <__lxstat64@plt+0x448c>
   1542c:	mov	r2, #5
   15430:	movw	r1, #30884	; 0x78a4
   15434:	movt	r1, #1
   15438:	mov	r0, #0
   1543c:	bl	10c94 <dcgettext@plt>
   15440:	ldr	r3, [r5]
   15444:	mov	r2, r0
   15448:	mov	r1, #1
   1544c:	mov	r0, r4
   15450:	add	sp, sp, #32
   15454:	ldrd	r4, [sp]
   15458:	ldr	r6, [sp, #8]
   1545c:	ldr	lr, [sp, #12]
   15460:	add	sp, sp, #16
   15464:	b	10dcc <__fprintf_chk@plt>
   15468:	mov	r2, #5
   1546c:	movw	r1, #30900	; 0x78b4
   15470:	movt	r1, #1
   15474:	mov	r0, #0
   15478:	bl	10c94 <dcgettext@plt>
   1547c:	ldm	r5, {r3, ip}
   15480:	mov	r2, r0
   15484:	mov	r1, #1
   15488:	mov	r0, r4
   1548c:	str	ip, [sp, #48]	; 0x30
   15490:	add	sp, sp, #32
   15494:	ldrd	r4, [sp]
   15498:	ldr	r6, [sp, #8]
   1549c:	ldr	lr, [sp, #12]
   154a0:	add	sp, sp, #16
   154a4:	b	10dcc <__fprintf_chk@plt>
   154a8:	mov	r2, #5
   154ac:	movw	r1, #30924	; 0x78cc
   154b0:	movt	r1, #1
   154b4:	mov	r0, #0
   154b8:	bl	10c94 <dcgettext@plt>
   154bc:	ldm	r5, {r3, lr}
   154c0:	mov	r2, r0
   154c4:	mov	r1, #1
   154c8:	mov	r0, r4
   154cc:	ldr	ip, [r5, #8]
   154d0:	str	lr, [sp, #48]	; 0x30
   154d4:	str	ip, [sp, #52]	; 0x34
   154d8:	add	sp, sp, #32
   154dc:	ldrd	r4, [sp]
   154e0:	ldr	r6, [sp, #8]
   154e4:	ldr	lr, [sp, #12]
   154e8:	add	sp, sp, #16
   154ec:	b	10dcc <__fprintf_chk@plt>
   154f0:	mov	r2, #5
   154f4:	movw	r1, #30952	; 0x78e8
   154f8:	movt	r1, #1
   154fc:	mov	r0, #0
   15500:	bl	10c94 <dcgettext@plt>
   15504:	ldmib	r5, {r3, ip, lr}
   15508:	mov	r2, r0
   1550c:	mov	r1, #1
   15510:	mov	r0, r4
   15514:	str	r3, [sp]
   15518:	ldr	r3, [r5]
   1551c:	stmib	sp, {ip, lr}
   15520:	bl	10dcc <__fprintf_chk@plt>
   15524:	b	153fc <__lxstat64@plt+0x45a0>
   15528:	mov	r2, #5
   1552c:	movw	r1, #30984	; 0x7908
   15530:	movt	r1, #1
   15534:	mov	r0, #0
   15538:	bl	10c94 <dcgettext@plt>
   1553c:	ldmib	r5, {ip, lr}
   15540:	mov	r2, r0
   15544:	mov	r1, #1
   15548:	mov	r0, r4
   1554c:	ldr	r3, [r5, #16]
   15550:	str	ip, [sp]
   15554:	ldr	ip, [r5, #12]
   15558:	str	r3, [sp, #12]
   1555c:	ldr	r3, [r5]
   15560:	str	lr, [sp, #4]
   15564:	str	ip, [sp, #8]
   15568:	bl	10dcc <__fprintf_chk@plt>
   1556c:	b	153fc <__lxstat64@plt+0x45a0>
   15570:	mov	r2, #5
   15574:	movw	r1, #31020	; 0x792c
   15578:	movt	r1, #1
   1557c:	mov	r0, #0
   15580:	bl	10c94 <dcgettext@plt>
   15584:	ldr	lr, [r5, #4]
   15588:	mov	r2, r0
   1558c:	mov	r1, #1
   15590:	mov	r0, r4
   15594:	ldr	r3, [r5, #8]
   15598:	ldr	ip, [r5, #20]
   1559c:	str	lr, [sp]
   155a0:	ldr	lr, [r5, #12]
   155a4:	str	ip, [sp, #16]
   155a8:	ldr	ip, [r5, #16]
   155ac:	str	r3, [sp, #4]
   155b0:	ldr	r3, [r5]
   155b4:	str	lr, [sp, #8]
   155b8:	str	ip, [sp, #12]
   155bc:	bl	10dcc <__fprintf_chk@plt>
   155c0:	b	153fc <__lxstat64@plt+0x45a0>
   155c4:	mov	r2, #5
   155c8:	movw	r1, #31060	; 0x7954
   155cc:	movt	r1, #1
   155d0:	mov	r0, #0
   155d4:	bl	10c94 <dcgettext@plt>
   155d8:	ldmib	r5, {r3, ip}
   155dc:	mov	r2, r0
   155e0:	mov	r1, #1
   155e4:	mov	r0, r4
   155e8:	ldr	lr, [r5, #24]
   155ec:	str	r3, [sp]
   155f0:	ldr	r3, [r5, #12]
   155f4:	str	lr, [sp, #20]
   155f8:	ldr	lr, [r5, #20]
   155fc:	str	ip, [sp, #4]
   15600:	ldr	ip, [r5, #16]
   15604:	str	r3, [sp, #8]
   15608:	ldr	r3, [r5]
   1560c:	str	ip, [sp, #12]
   15610:	str	lr, [sp, #16]
   15614:	bl	10dcc <__fprintf_chk@plt>
   15618:	b	153fc <__lxstat64@plt+0x45a0>
   1561c:	mov	r2, #5
   15620:	movw	r1, #31104	; 0x7980
   15624:	movt	r1, #1
   15628:	mov	r0, #0
   1562c:	bl	10c94 <dcgettext@plt>
   15630:	ldmib	r5, {ip, lr}
   15634:	mov	r2, r0
   15638:	mov	r1, #1
   1563c:	mov	r0, r4
   15640:	ldr	r3, [r5, #28]
   15644:	str	ip, [sp]
   15648:	ldr	ip, [r5, #12]
   1564c:	str	r3, [sp, #24]
   15650:	ldr	r3, [r5, #24]
   15654:	str	lr, [sp, #4]
   15658:	ldr	lr, [r5, #16]
   1565c:	str	ip, [sp, #8]
   15660:	ldr	ip, [r5, #20]
   15664:	str	r3, [sp, #20]
   15668:	ldr	r3, [r5]
   1566c:	str	lr, [sp, #12]
   15670:	str	ip, [sp, #16]
   15674:	bl	10dcc <__fprintf_chk@plt>
   15678:	b	153fc <__lxstat64@plt+0x45a0>
   1567c:	movw	r1, #31204	; 0x79e4
   15680:	movt	r1, #1
   15684:	b	1539c <__lxstat64@plt+0x4540>
   15688:	strd	r4, [sp, #-12]!
   1568c:	str	lr, [sp, #8]
   15690:	sub	sp, sp, #12
   15694:	ldr	r5, [sp, #24]
   15698:	ldr	ip, [r5]
   1569c:	cmp	ip, #0
   156a0:	beq	156bc <__lxstat64@plt+0x4860>
   156a4:	mov	lr, r5
   156a8:	mov	ip, #0
   156ac:	ldr	r4, [lr, #4]!
   156b0:	add	ip, ip, #1
   156b4:	cmp	r4, #0
   156b8:	bne	156ac <__lxstat64@plt+0x4850>
   156bc:	stm	sp, {r5, ip}
   156c0:	bl	152a8 <__lxstat64@plt+0x444c>
   156c4:	add	sp, sp, #12
   156c8:	ldrd	r4, [sp]
   156cc:	add	sp, sp, #8
   156d0:	pop	{pc}		; (ldr pc, [sp], #4)
   156d4:	strd	r4, [sp, #-16]!
   156d8:	mov	ip, #0
   156dc:	str	r6, [sp, #8]
   156e0:	str	lr, [sp, #12]
   156e4:	sub	sp, sp, #48	; 0x30
   156e8:	ldr	r5, [sp, #64]	; 0x40
   156ec:	add	r6, sp, #8
   156f0:	mov	r4, r6
   156f4:	ldr	lr, [r5], #4
   156f8:	cmp	lr, #0
   156fc:	str	lr, [r4], #4
   15700:	beq	15710 <__lxstat64@plt+0x48b4>
   15704:	add	ip, ip, #1
   15708:	cmp	ip, #10
   1570c:	bne	156f4 <__lxstat64@plt+0x4898>
   15710:	stm	sp, {r6, ip}
   15714:	bl	152a8 <__lxstat64@plt+0x444c>
   15718:	add	sp, sp, #48	; 0x30
   1571c:	ldrd	r4, [sp]
   15720:	ldr	r6, [sp, #8]
   15724:	add	sp, sp, #12
   15728:	pop	{pc}		; (ldr pc, [sp], #4)
   1572c:	push	{r3}		; (str r3, [sp, #-4]!)
   15730:	mov	ip, #0
   15734:	strd	r4, [sp, #-12]!
   15738:	str	lr, [sp, #8]
   1573c:	sub	sp, sp, #56	; 0x38
   15740:	add	r3, sp, #72	; 0x48
   15744:	add	r5, sp, #16
   15748:	mov	r4, r3
   1574c:	mov	lr, r5
   15750:	str	r3, [sp, #12]
   15754:	ldr	r3, [r4], #4
   15758:	cmp	r3, #0
   1575c:	str	r3, [lr], #4
   15760:	beq	15770 <__lxstat64@plt+0x4914>
   15764:	add	ip, ip, #1
   15768:	cmp	ip, #10
   1576c:	bne	15754 <__lxstat64@plt+0x48f8>
   15770:	ldr	r3, [sp, #68]	; 0x44
   15774:	stm	sp, {r5, ip}
   15778:	bl	152a8 <__lxstat64@plt+0x444c>
   1577c:	add	sp, sp, #56	; 0x38
   15780:	ldrd	r4, [sp]
   15784:	ldr	lr, [sp, #8]
   15788:	add	sp, sp, #12
   1578c:	add	sp, sp, #4
   15790:	bx	lr
   15794:	movw	r3, #33084	; 0x813c
   15798:	movt	r3, #2
   1579c:	str	r4, [sp, #-8]!
   157a0:	mov	r0, #10
   157a4:	ldr	r1, [r3]
   157a8:	str	lr, [sp, #4]
   157ac:	bl	10c88 <fputc_unlocked@plt>
   157b0:	mov	r2, #5
   157b4:	movw	r1, #31264	; 0x7a20
   157b8:	movt	r1, #1
   157bc:	mov	r0, #0
   157c0:	bl	10c94 <dcgettext@plt>
   157c4:	mov	r1, r0
   157c8:	movw	r2, #31284	; 0x7a34
   157cc:	movt	r2, #1
   157d0:	mov	r0, #1
   157d4:	bl	10db4 <__printf_chk@plt>
   157d8:	mov	r2, #5
   157dc:	movw	r1, #31308	; 0x7a4c
   157e0:	movt	r1, #1
   157e4:	mov	r0, #0
   157e8:	bl	10c94 <dcgettext@plt>
   157ec:	mov	r1, r0
   157f0:	movw	r3, #29864	; 0x74a8
   157f4:	movt	r3, #1
   157f8:	movw	r2, #29904	; 0x74d0
   157fc:	movt	r2, #1
   15800:	mov	r0, #1
   15804:	bl	10db4 <__printf_chk@plt>
   15808:	mov	r2, #5
   1580c:	movw	r1, #31328	; 0x7a60
   15810:	movt	r1, #1
   15814:	mov	r0, #0
   15818:	bl	10c94 <dcgettext@plt>
   1581c:	mov	r1, r0
   15820:	movw	r2, #31368	; 0x7a88
   15824:	movt	r2, #1
   15828:	mov	r0, #1
   1582c:	ldr	r4, [sp]
   15830:	ldr	lr, [sp, #4]
   15834:	add	sp, sp, #8
   15838:	b	10db4 <__printf_chk@plt>
   1583c:	str	r4, [sp, #-8]!
   15840:	str	lr, [sp, #4]
   15844:	bl	15ef0 <__lxstat64@plt+0x5094>
   15848:	cmp	r0, #0
   1584c:	beq	1585c <__lxstat64@plt+0x4a00>
   15850:	ldr	r4, [sp]
   15854:	add	sp, sp, #4
   15858:	pop	{pc}		; (ldr pc, [sp], #4)
   1585c:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15860:	str	r4, [sp, #-8]!
   15864:	str	lr, [sp, #4]
   15868:	bl	15ef0 <__lxstat64@plt+0x5094>
   1586c:	cmp	r0, #0
   15870:	beq	15880 <__lxstat64@plt+0x4a24>
   15874:	ldr	r4, [sp]
   15878:	add	sp, sp, #4
   1587c:	pop	{pc}		; (ldr pc, [sp], #4)
   15880:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15884:	str	r4, [sp, #-8]!
   15888:	str	lr, [sp, #4]
   1588c:	bl	15ef0 <__lxstat64@plt+0x5094>
   15890:	cmp	r0, #0
   15894:	beq	158a4 <__lxstat64@plt+0x4a48>
   15898:	ldr	r4, [sp]
   1589c:	add	sp, sp, #4
   158a0:	pop	{pc}		; (ldr pc, [sp], #4)
   158a4:	bl	15cb4 <__lxstat64@plt+0x4e58>
   158a8:	strd	r4, [sp, #-16]!
   158ac:	mov	r5, r0
   158b0:	mov	r4, r1
   158b4:	str	r6, [sp, #8]
   158b8:	str	lr, [sp, #12]
   158bc:	bl	15f2c <__lxstat64@plt+0x50d0>
   158c0:	cmp	r0, #0
   158c4:	beq	158d8 <__lxstat64@plt+0x4a7c>
   158c8:	ldrd	r4, [sp]
   158cc:	ldr	r6, [sp, #8]
   158d0:	add	sp, sp, #12
   158d4:	pop	{pc}		; (ldr pc, [sp], #4)
   158d8:	adds	r4, r4, #0
   158dc:	movne	r4, #1
   158e0:	cmp	r5, #0
   158e4:	moveq	r4, #1
   158e8:	cmp	r4, #0
   158ec:	beq	158c8 <__lxstat64@plt+0x4a6c>
   158f0:	bl	15cb4 <__lxstat64@plt+0x4e58>
   158f4:	cmp	r1, #0
   158f8:	orreq	r1, r1, #1
   158fc:	str	r4, [sp, #-8]!
   15900:	str	lr, [sp, #4]
   15904:	bl	15f2c <__lxstat64@plt+0x50d0>
   15908:	cmp	r0, #0
   1590c:	beq	1591c <__lxstat64@plt+0x4ac0>
   15910:	ldr	r4, [sp]
   15914:	add	sp, sp, #4
   15918:	pop	{pc}		; (ldr pc, [sp], #4)
   1591c:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15920:	strd	r4, [sp, #-16]!
   15924:	mov	r4, r0
   15928:	mov	r5, r2
   1592c:	str	r6, [sp, #8]
   15930:	mov	r6, r1
   15934:	str	lr, [sp, #12]
   15938:	bl	1630c <__lxstat64@plt+0x54b0>
   1593c:	cmp	r0, #0
   15940:	beq	15954 <__lxstat64@plt+0x4af8>
   15944:	ldrd	r4, [sp]
   15948:	ldr	r6, [sp, #8]
   1594c:	add	sp, sp, #12
   15950:	pop	{pc}		; (ldr pc, [sp], #4)
   15954:	cmp	r4, #0
   15958:	beq	15968 <__lxstat64@plt+0x4b0c>
   1595c:	cmp	r6, #0
   15960:	cmpne	r5, #0
   15964:	beq	15944 <__lxstat64@plt+0x4ae8>
   15968:	bl	15cb4 <__lxstat64@plt+0x4e58>
   1596c:	b	15920 <__lxstat64@plt+0x4ac4>
   15970:	cmp	r2, #0
   15974:	cmpne	r1, #0
   15978:	str	r4, [sp, #-8]!
   1597c:	moveq	r2, #1
   15980:	str	lr, [sp, #4]
   15984:	moveq	r1, r2
   15988:	bl	1630c <__lxstat64@plt+0x54b0>
   1598c:	cmp	r0, #0
   15990:	beq	159a0 <__lxstat64@plt+0x4b44>
   15994:	ldr	r4, [sp]
   15998:	add	sp, sp, #4
   1599c:	pop	{pc}		; (ldr pc, [sp], #4)
   159a0:	bl	15cb4 <__lxstat64@plt+0x4e58>
   159a4:	mov	r2, r1
   159a8:	mov	r1, r0
   159ac:	mov	r0, #0
   159b0:	b	15920 <__lxstat64@plt+0x4ac4>
   159b4:	mov	r2, r1
   159b8:	mov	r1, r0
   159bc:	mov	r0, #0
   159c0:	b	15970 <__lxstat64@plt+0x4b14>
   159c4:	cmp	r0, #0
   159c8:	strd	r4, [sp, #-16]!
   159cc:	mov	r5, r1
   159d0:	ldr	r4, [r1]
   159d4:	str	r6, [sp, #8]
   159d8:	str	lr, [sp, #12]
   159dc:	beq	15a0c <__lxstat64@plt+0x4bb0>
   159e0:	lsr	r3, r4, #1
   159e4:	add	r3, r3, #1
   159e8:	adds	r4, r4, r3
   159ec:	bcs	15a28 <__lxstat64@plt+0x4bcc>
   159f0:	mov	r1, r4
   159f4:	bl	15920 <__lxstat64@plt+0x4ac4>
   159f8:	ldr	r6, [sp, #8]
   159fc:	str	r4, [r5]
   15a00:	ldrd	r4, [sp]
   15a04:	add	sp, sp, #12
   15a08:	pop	{pc}		; (ldr pc, [sp], #4)
   15a0c:	cmp	r4, #0
   15a10:	bne	159f0 <__lxstat64@plt+0x4b94>
   15a14:	mov	r4, #64	; 0x40
   15a18:	udiv	r4, r4, r2
   15a1c:	cmp	r2, #64	; 0x40
   15a20:	addhi	r4, r4, #1
   15a24:	b	159f0 <__lxstat64@plt+0x4b94>
   15a28:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15a2c:	mov	r2, #1
   15a30:	b	159c4 <__lxstat64@plt+0x4b68>
   15a34:	ldr	ip, [r1]
   15a38:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15a3c:	mov	r5, r1
   15a40:	strd	r6, [sp, #8]
   15a44:	str	lr, [sp, #28]
   15a48:	strd	r8, [sp, #16]
   15a4c:	asr	lr, ip, #1
   15a50:	ldr	r8, [sp, #32]
   15a54:	str	sl, [sp, #24]
   15a58:	adds	r4, ip, lr
   15a5c:	mvn	lr, r3
   15a60:	lsr	lr, lr, #31
   15a64:	mvnvs	r4, #-2147483648	; 0x80000000
   15a68:	cmp	r3, r4
   15a6c:	movge	r1, #0
   15a70:	andlt	r1, lr, #1
   15a74:	cmp	r1, #0
   15a78:	movne	r4, r3
   15a7c:	smull	r6, r7, r4, r8
   15a80:	cmp	r7, r6, asr #31
   15a84:	bne	15b0c <__lxstat64@plt+0x4cb0>
   15a88:	cmp	r6, #63	; 0x3f
   15a8c:	mov	r1, r6
   15a90:	ble	15af4 <__lxstat64@plt+0x4c98>
   15a94:	cmp	r0, #0
   15a98:	sub	r6, r4, ip
   15a9c:	streq	r0, [r5]
   15aa0:	cmp	r6, r2
   15aa4:	bge	15ad4 <__lxstat64@plt+0x4c78>
   15aa8:	adds	r4, ip, r2
   15aac:	bvs	15b08 <__lxstat64@plt+0x4cac>
   15ab0:	cmp	r4, r3
   15ab4:	movle	r3, #0
   15ab8:	andgt	r3, lr, #1
   15abc:	cmp	r3, #0
   15ac0:	bne	15b08 <__lxstat64@plt+0x4cac>
   15ac4:	smull	r8, r9, r4, r8
   15ac8:	cmp	r9, r8, asr #31
   15acc:	mov	r1, r8
   15ad0:	bne	15b08 <__lxstat64@plt+0x4cac>
   15ad4:	bl	158a8 <__lxstat64@plt+0x4a4c>
   15ad8:	ldrd	r6, [sp, #8]
   15adc:	ldrd	r8, [sp, #16]
   15ae0:	ldr	sl, [sp, #24]
   15ae4:	str	r4, [r5]
   15ae8:	ldrd	r4, [sp]
   15aec:	add	sp, sp, #28
   15af0:	pop	{pc}		; (ldr pc, [sp], #4)
   15af4:	mov	r6, #64	; 0x40
   15af8:	sdiv	r4, r6, r8
   15afc:	mls	r1, r8, r4, r6
   15b00:	sub	r1, r6, r1
   15b04:	b	15a94 <__lxstat64@plt+0x4c38>
   15b08:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15b0c:	mvn	r6, #-2147483648	; 0x80000000
   15b10:	b	15af8 <__lxstat64@plt+0x4c9c>
   15b14:	mov	r1, #1
   15b18:	str	r4, [sp, #-8]!
   15b1c:	str	lr, [sp, #4]
   15b20:	bl	15e7c <__lxstat64@plt+0x5020>
   15b24:	cmp	r0, #0
   15b28:	beq	15b38 <__lxstat64@plt+0x4cdc>
   15b2c:	ldr	r4, [sp]
   15b30:	add	sp, sp, #4
   15b34:	pop	{pc}		; (ldr pc, [sp], #4)
   15b38:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15b3c:	mov	r1, #1
   15b40:	str	r4, [sp, #-8]!
   15b44:	str	lr, [sp, #4]
   15b48:	bl	15e7c <__lxstat64@plt+0x5020>
   15b4c:	cmp	r0, #0
   15b50:	beq	15b60 <__lxstat64@plt+0x4d04>
   15b54:	ldr	r4, [sp]
   15b58:	add	sp, sp, #4
   15b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   15b60:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15b64:	str	r4, [sp, #-8]!
   15b68:	str	lr, [sp, #4]
   15b6c:	bl	15e7c <__lxstat64@plt+0x5020>
   15b70:	cmp	r0, #0
   15b74:	beq	15b84 <__lxstat64@plt+0x4d28>
   15b78:	ldr	r4, [sp]
   15b7c:	add	sp, sp, #4
   15b80:	pop	{pc}		; (ldr pc, [sp], #4)
   15b84:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15b88:	str	r4, [sp, #-8]!
   15b8c:	str	lr, [sp, #4]
   15b90:	bl	15e7c <__lxstat64@plt+0x5020>
   15b94:	cmp	r0, #0
   15b98:	beq	15ba8 <__lxstat64@plt+0x4d4c>
   15b9c:	ldr	r4, [sp]
   15ba0:	add	sp, sp, #4
   15ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   15ba8:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15bac:	strd	r4, [sp, #-16]!
   15bb0:	mov	r4, r1
   15bb4:	str	r6, [sp, #8]
   15bb8:	mov	r6, r0
   15bbc:	mov	r0, r1
   15bc0:	str	lr, [sp, #12]
   15bc4:	bl	15ef0 <__lxstat64@plt+0x5094>
   15bc8:	subs	r5, r0, #0
   15bcc:	beq	15bf0 <__lxstat64@plt+0x4d94>
   15bd0:	mov	r2, r4
   15bd4:	mov	r1, r6
   15bd8:	bl	10c64 <memcpy@plt>
   15bdc:	mov	r0, r5
   15be0:	ldrd	r4, [sp]
   15be4:	ldr	r6, [sp, #8]
   15be8:	add	sp, sp, #12
   15bec:	pop	{pc}		; (ldr pc, [sp], #4)
   15bf0:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15bf4:	strd	r4, [sp, #-16]!
   15bf8:	mov	r4, r1
   15bfc:	str	r6, [sp, #8]
   15c00:	mov	r6, r0
   15c04:	mov	r0, r1
   15c08:	str	lr, [sp, #12]
   15c0c:	bl	15ef0 <__lxstat64@plt+0x5094>
   15c10:	subs	r5, r0, #0
   15c14:	beq	15c38 <__lxstat64@plt+0x4ddc>
   15c18:	mov	r2, r4
   15c1c:	mov	r1, r6
   15c20:	bl	10c64 <memcpy@plt>
   15c24:	mov	r0, r5
   15c28:	ldrd	r4, [sp]
   15c2c:	ldr	r6, [sp, #8]
   15c30:	add	sp, sp, #12
   15c34:	pop	{pc}		; (ldr pc, [sp], #4)
   15c38:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15c3c:	strd	r4, [sp, #-16]!
   15c40:	mov	r4, r1
   15c44:	str	r6, [sp, #8]
   15c48:	mov	r6, r0
   15c4c:	add	r0, r1, #1
   15c50:	str	lr, [sp, #12]
   15c54:	bl	15ef0 <__lxstat64@plt+0x5094>
   15c58:	subs	r5, r0, #0
   15c5c:	beq	15c88 <__lxstat64@plt+0x4e2c>
   15c60:	mov	r3, #0
   15c64:	mov	r1, r6
   15c68:	mov	r2, r4
   15c6c:	strb	r3, [r5, r4]
   15c70:	bl	10c64 <memcpy@plt>
   15c74:	mov	r0, r5
   15c78:	ldrd	r4, [sp]
   15c7c:	ldr	r6, [sp, #8]
   15c80:	add	sp, sp, #12
   15c84:	pop	{pc}		; (ldr pc, [sp], #4)
   15c88:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15c8c:	str	r4, [sp, #-8]!
   15c90:	mov	r4, r0
   15c94:	str	lr, [sp, #4]
   15c98:	bl	10d78 <strlen@plt>
   15c9c:	add	r1, r0, #1
   15ca0:	mov	r0, r4
   15ca4:	ldr	r4, [sp]
   15ca8:	ldr	lr, [sp, #4]
   15cac:	add	sp, sp, #8
   15cb0:	b	15bac <__lxstat64@plt+0x4d50>
   15cb4:	movw	r3, #33000	; 0x80e8
   15cb8:	movt	r3, #2
   15cbc:	str	r4, [sp, #-8]!
   15cc0:	ldr	r4, [r3]
   15cc4:	mov	r2, #5
   15cc8:	movw	r1, #31448	; 0x7ad8
   15ccc:	movt	r1, #1
   15cd0:	mov	r0, #0
   15cd4:	str	lr, [sp, #4]
   15cd8:	bl	10c94 <dcgettext@plt>
   15cdc:	mov	r3, r0
   15ce0:	movw	r2, #30332	; 0x767c
   15ce4:	movt	r2, #1
   15ce8:	mov	r1, #0
   15cec:	mov	r0, r4
   15cf0:	bl	10d18 <error@plt>
   15cf4:	bl	10e50 <abort@plt>
   15cf8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   15cfc:	strd	r6, [sp, #8]
   15d00:	subs	r7, r0, #0
   15d04:	strd	r8, [sp, #16]
   15d08:	str	lr, [sp, #24]
   15d0c:	sub	sp, sp, #12
   15d10:	str	r1, [sp, #4]
   15d14:	beq	15dc0 <__lxstat64@plt+0x4f64>
   15d18:	mov	r8, r1
   15d1c:	mov	r5, r1
   15d20:	mov	r6, r7
   15d24:	mov	r4, #0
   15d28:	add	r5, r5, #4
   15d2c:	ldr	r0, [r5, #-4]
   15d30:	str	r5, [sp, #4]
   15d34:	bl	10d78 <strlen@plt>
   15d38:	adds	r4, r0, r4
   15d3c:	mvncs	r4, #0
   15d40:	subs	r6, r6, #1
   15d44:	bne	15d28 <__lxstat64@plt+0x4ecc>
   15d48:	cmp	r4, #0
   15d4c:	blt	15db0 <__lxstat64@plt+0x4f54>
   15d50:	add	r0, r4, #1
   15d54:	bl	1583c <__lxstat64@plt+0x49e0>
   15d58:	mov	r6, r0
   15d5c:	mov	r4, r0
   15d60:	ldr	r9, [r8], #4
   15d64:	mov	r0, r9
   15d68:	bl	10d78 <strlen@plt>
   15d6c:	mov	r5, r0
   15d70:	mov	r2, r0
   15d74:	mov	r1, r9
   15d78:	mov	r0, r4
   15d7c:	bl	10c64 <memcpy@plt>
   15d80:	subs	r7, r7, #1
   15d84:	add	r4, r4, r5
   15d88:	bne	15d60 <__lxstat64@plt+0x4f04>
   15d8c:	mov	r3, #0
   15d90:	strb	r3, [r4]
   15d94:	mov	r0, r6
   15d98:	add	sp, sp, #12
   15d9c:	ldrd	r4, [sp]
   15da0:	ldrd	r6, [sp, #8]
   15da4:	ldrd	r8, [sp, #16]
   15da8:	add	sp, sp, #24
   15dac:	pop	{pc}		; (ldr pc, [sp], #4)
   15db0:	bl	10d84 <__errno_location@plt>
   15db4:	mov	r3, #75	; 0x4b
   15db8:	str	r3, [r0]
   15dbc:	b	15d94 <__lxstat64@plt+0x4f38>
   15dc0:	mov	r0, #1
   15dc4:	bl	1583c <__lxstat64@plt+0x49e0>
   15dc8:	mov	r4, r0
   15dcc:	mov	r6, r0
   15dd0:	b	15d8c <__lxstat64@plt+0x4f30>
   15dd4:	push	{lr}		; (str lr, [sp, #-4]!)
   15dd8:	sub	sp, sp, #12
   15ddc:	ldrb	ip, [r0]
   15de0:	cmp	ip, #0
   15de4:	beq	15e2c <__lxstat64@plt+0x4fd0>
   15de8:	cmp	ip, #37	; 0x25
   15dec:	bne	15e3c <__lxstat64@plt+0x4fe0>
   15df0:	ldrb	r3, [r0, #1]
   15df4:	cmp	r3, #115	; 0x73
   15df8:	bne	15e3c <__lxstat64@plt+0x4fe0>
   15dfc:	mov	ip, #0
   15e00:	add	r2, r0, #1
   15e04:	b	15e1c <__lxstat64@plt+0x4fc0>
   15e08:	cmp	lr, #37	; 0x25
   15e0c:	bne	15e3c <__lxstat64@plt+0x4fe0>
   15e10:	ldrb	lr, [r2, ip, lsl #1]
   15e14:	cmp	lr, #115	; 0x73
   15e18:	bne	15e3c <__lxstat64@plt+0x4fe0>
   15e1c:	add	ip, ip, #1
   15e20:	ldrb	lr, [r0, ip, lsl #1]
   15e24:	cmp	lr, #0
   15e28:	bne	15e08 <__lxstat64@plt+0x4fac>
   15e2c:	mov	r0, ip
   15e30:	bl	15cf8 <__lxstat64@plt+0x4e9c>
   15e34:	add	sp, sp, #12
   15e38:	pop	{pc}		; (ldr pc, [sp], #4)
   15e3c:	mov	r3, r1
   15e40:	mov	r2, r0
   15e44:	mov	r1, #1
   15e48:	add	r0, sp, #4
   15e4c:	bl	10d9c <__vasprintf_chk@plt>
   15e50:	cmp	r0, #0
   15e54:	blt	15e64 <__lxstat64@plt+0x5008>
   15e58:	ldr	r0, [sp, #4]
   15e5c:	add	sp, sp, #12
   15e60:	pop	{pc}		; (ldr pc, [sp], #4)
   15e64:	bl	10d84 <__errno_location@plt>
   15e68:	ldr	r3, [r0]
   15e6c:	cmp	r3, #12
   15e70:	movne	r0, #0
   15e74:	bne	15e5c <__lxstat64@plt+0x5000>
   15e78:	bl	15cb4 <__lxstat64@plt+0x4e58>
   15e7c:	cmp	r1, #0
   15e80:	cmpne	r0, #0
   15e84:	beq	15ed0 <__lxstat64@plt+0x5074>
   15e88:	strd	r4, [sp, #-16]!
   15e8c:	umull	r4, r5, r0, r1
   15e90:	str	r6, [sp, #8]
   15e94:	str	lr, [sp, #12]
   15e98:	adds	r3, r5, #0
   15e9c:	movne	r3, #1
   15ea0:	cmp	r4, #0
   15ea4:	blt	15eb0 <__lxstat64@plt+0x5054>
   15ea8:	cmp	r3, #0
   15eac:	beq	15edc <__lxstat64@plt+0x5080>
   15eb0:	bl	10d84 <__errno_location@plt>
   15eb4:	mov	r3, #12
   15eb8:	ldrd	r4, [sp]
   15ebc:	ldr	r6, [sp, #8]
   15ec0:	add	sp, sp, #12
   15ec4:	str	r3, [r0]
   15ec8:	mov	r0, #0
   15ecc:	pop	{pc}		; (ldr pc, [sp], #4)
   15ed0:	mov	r1, #1
   15ed4:	mov	r0, r1
   15ed8:	b	10c04 <calloc@plt>
   15edc:	ldrd	r4, [sp]
   15ee0:	ldr	r6, [sp, #8]
   15ee4:	ldr	lr, [sp, #12]
   15ee8:	add	sp, sp, #16
   15eec:	b	10c04 <calloc@plt>
   15ef0:	cmp	r0, #0
   15ef4:	beq	15f00 <__lxstat64@plt+0x50a4>
   15ef8:	blt	15f08 <__lxstat64@plt+0x50ac>
   15efc:	b	10d24 <malloc@plt>
   15f00:	mov	r0, #1
   15f04:	b	10d24 <malloc@plt>
   15f08:	str	r4, [sp, #-8]!
   15f0c:	str	lr, [sp, #4]
   15f10:	bl	10d84 <__errno_location@plt>
   15f14:	mov	r3, #12
   15f18:	ldr	r4, [sp]
   15f1c:	add	sp, sp, #4
   15f20:	str	r3, [r0]
   15f24:	mov	r0, #0
   15f28:	pop	{pc}		; (ldr pc, [sp], #4)
   15f2c:	cmp	r0, #0
   15f30:	beq	15f58 <__lxstat64@plt+0x50fc>
   15f34:	cmp	r1, #0
   15f38:	str	r4, [sp, #-8]!
   15f3c:	str	lr, [sp, #4]
   15f40:	beq	15f60 <__lxstat64@plt+0x5104>
   15f44:	blt	15f74 <__lxstat64@plt+0x5118>
   15f48:	ldr	r4, [sp]
   15f4c:	ldr	lr, [sp, #4]
   15f50:	add	sp, sp, #8
   15f54:	b	10ca0 <realloc@plt>
   15f58:	mov	r0, r1
   15f5c:	b	15ef0 <__lxstat64@plt+0x5094>
   15f60:	bl	16120 <__lxstat64@plt+0x52c4>
   15f64:	ldr	r4, [sp]
   15f68:	add	sp, sp, #4
   15f6c:	mov	r0, #0
   15f70:	pop	{pc}		; (ldr pc, [sp], #4)
   15f74:	bl	10d84 <__errno_location@plt>
   15f78:	mov	r3, #12
   15f7c:	str	r3, [r0]
   15f80:	b	15f64 <__lxstat64@plt+0x5108>
   15f84:	strd	r4, [sp, #-16]!
   15f88:	mov	r4, r0
   15f8c:	str	r6, [sp, #8]
   15f90:	str	lr, [sp, #12]
   15f94:	bl	10d00 <__fpending@plt>
   15f98:	ldr	r5, [r4]
   15f9c:	mov	r6, r0
   15fa0:	mov	r0, r4
   15fa4:	bl	1600c <__lxstat64@plt+0x51b0>
   15fa8:	mov	r4, r0
   15fac:	and	r5, r5, #32
   15fb0:	cmp	r5, #0
   15fb4:	bne	15fec <__lxstat64@plt+0x5190>
   15fb8:	cmp	r0, #0
   15fbc:	beq	15fd8 <__lxstat64@plt+0x517c>
   15fc0:	cmp	r6, #0
   15fc4:	bne	16004 <__lxstat64@plt+0x51a8>
   15fc8:	bl	10d84 <__errno_location@plt>
   15fcc:	ldr	r4, [r0]
   15fd0:	subs	r4, r4, #9
   15fd4:	mvnne	r4, #0
   15fd8:	mov	r0, r4
   15fdc:	ldrd	r4, [sp]
   15fe0:	ldr	r6, [sp, #8]
   15fe4:	add	sp, sp, #12
   15fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   15fec:	cmp	r0, #0
   15ff0:	bne	16004 <__lxstat64@plt+0x51a8>
   15ff4:	bl	10d84 <__errno_location@plt>
   15ff8:	str	r4, [r0]
   15ffc:	mvn	r4, #0
   16000:	b	15fd8 <__lxstat64@plt+0x517c>
   16004:	mvn	r4, #0
   16008:	b	15fd8 <__lxstat64@plt+0x517c>
   1600c:	strd	r4, [sp, #-12]!
   16010:	mov	r4, r0
   16014:	str	lr, [sp, #8]
   16018:	sub	sp, sp, #12
   1601c:	bl	10dc0 <fileno@plt>
   16020:	cmp	r0, #0
   16024:	mov	r0, r4
   16028:	blt	160ac <__lxstat64@plt+0x5250>
   1602c:	bl	10d48 <__freading@plt>
   16030:	cmp	r0, #0
   16034:	bne	16078 <__lxstat64@plt+0x521c>
   16038:	mov	r0, r4
   1603c:	bl	160c0 <__lxstat64@plt+0x5264>
   16040:	cmp	r0, #0
   16044:	beq	160a8 <__lxstat64@plt+0x524c>
   16048:	bl	10d84 <__errno_location@plt>
   1604c:	mov	r5, r0
   16050:	mov	r0, r4
   16054:	ldr	r4, [r5]
   16058:	bl	10dd8 <fclose@plt>
   1605c:	cmp	r4, #0
   16060:	mvnne	r0, #0
   16064:	strne	r4, [r5]
   16068:	add	sp, sp, #12
   1606c:	ldrd	r4, [sp]
   16070:	add	sp, sp, #8
   16074:	pop	{pc}		; (ldr pc, [sp], #4)
   16078:	mov	r0, r4
   1607c:	bl	10dc0 <fileno@plt>
   16080:	mov	r1, #1
   16084:	mov	r2, #0
   16088:	mov	r3, #0
   1608c:	str	r1, [sp]
   16090:	bl	10ce8 <lseek64@plt>
   16094:	mvn	r3, #0
   16098:	mvn	r2, #0
   1609c:	cmp	r1, r3
   160a0:	cmpeq	r0, r2
   160a4:	bne	16038 <__lxstat64@plt+0x51dc>
   160a8:	mov	r0, r4
   160ac:	add	sp, sp, #12
   160b0:	ldrd	r4, [sp]
   160b4:	ldr	lr, [sp, #8]
   160b8:	add	sp, sp, #12
   160bc:	b	10dd8 <fclose@plt>
   160c0:	str	r4, [sp, #-8]!
   160c4:	subs	r4, r0, #0
   160c8:	str	lr, [sp, #4]
   160cc:	sub	sp, sp, #8
   160d0:	beq	160ec <__lxstat64@plt+0x5290>
   160d4:	bl	10d48 <__freading@plt>
   160d8:	cmp	r0, #0
   160dc:	beq	160ec <__lxstat64@plt+0x5290>
   160e0:	ldr	r3, [r4]
   160e4:	tst	r3, #256	; 0x100
   160e8:	bne	16104 <__lxstat64@plt+0x52a8>
   160ec:	mov	r0, r4
   160f0:	add	sp, sp, #8
   160f4:	ldr	r4, [sp]
   160f8:	ldr	lr, [sp, #4]
   160fc:	add	sp, sp, #8
   16100:	b	10c40 <fflush@plt>
   16104:	mov	r1, #1
   16108:	mov	r2, #0
   1610c:	mov	r3, #0
   16110:	mov	r0, r4
   16114:	str	r1, [sp]
   16118:	bl	16180 <__lxstat64@plt+0x5324>
   1611c:	b	160ec <__lxstat64@plt+0x5290>
   16120:	strd	r4, [sp, #-12]!
   16124:	mov	r5, r0
   16128:	str	lr, [sp, #8]
   1612c:	sub	sp, sp, #12
   16130:	bl	10d84 <__errno_location@plt>
   16134:	mov	r4, r0
   16138:	mov	r2, #0
   1613c:	ldr	r3, [r4]
   16140:	mov	r0, r5
   16144:	str	r2, [r4]
   16148:	str	r3, [sp]
   1614c:	str	r3, [sp, #4]
   16150:	bl	10c4c <free@plt>
   16154:	ldr	r3, [r4]
   16158:	add	r2, sp, #8
   1615c:	clz	r3, r3
   16160:	lsr	r3, r3, #5
   16164:	add	r3, r2, r3, lsl #2
   16168:	ldr	r3, [r3, #-8]
   1616c:	str	r3, [r4]
   16170:	add	sp, sp, #12
   16174:	ldrd	r4, [sp]
   16178:	add	sp, sp, #8
   1617c:	pop	{pc}		; (ldr pc, [sp], #4)
   16180:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16184:	mov	r4, r0
   16188:	ldr	ip, [r0, #4]
   1618c:	strd	r6, [sp, #8]
   16190:	str	lr, [sp, #20]
   16194:	ldr	lr, [r0, #8]
   16198:	str	r8, [sp, #16]
   1619c:	sub	sp, sp, #8
   161a0:	ldr	r5, [sp, #32]
   161a4:	cmp	lr, ip
   161a8:	beq	161d0 <__lxstat64@plt+0x5374>
   161ac:	mov	r0, r4
   161b0:	str	r5, [sp, #32]
   161b4:	add	sp, sp, #8
   161b8:	ldrd	r4, [sp]
   161bc:	ldrd	r6, [sp, #8]
   161c0:	ldr	r8, [sp, #16]
   161c4:	ldr	lr, [sp, #20]
   161c8:	add	sp, sp, #24
   161cc:	b	10de4 <fseeko64@plt>
   161d0:	ldr	ip, [r0, #16]
   161d4:	ldr	lr, [r0, #20]
   161d8:	cmp	lr, ip
   161dc:	bne	161ac <__lxstat64@plt+0x5350>
   161e0:	ldr	r8, [r0, #36]	; 0x24
   161e4:	cmp	r8, #0
   161e8:	bne	161ac <__lxstat64@plt+0x5350>
   161ec:	mov	r6, r2
   161f0:	mov	r7, r3
   161f4:	bl	10dc0 <fileno@plt>
   161f8:	mov	r2, r6
   161fc:	mov	r3, r7
   16200:	str	r5, [sp]
   16204:	bl	10ce8 <lseek64@plt>
   16208:	mvn	r3, #0
   1620c:	mvn	r2, #0
   16210:	cmp	r1, r3
   16214:	cmpeq	r0, r2
   16218:	beq	16248 <__lxstat64@plt+0x53ec>
   1621c:	ldr	r3, [r4]
   16220:	strd	r0, [r4, #80]	; 0x50
   16224:	bic	r3, r3, #16
   16228:	str	r3, [r4]
   1622c:	mov	r0, r8
   16230:	add	sp, sp, #8
   16234:	ldrd	r4, [sp]
   16238:	ldrd	r6, [sp, #8]
   1623c:	ldr	r8, [sp, #16]
   16240:	add	sp, sp, #20
   16244:	pop	{pc}		; (ldr pc, [sp], #4)
   16248:	mvn	r8, #0
   1624c:	b	1622c <__lxstat64@plt+0x53d0>
   16250:	mov	r0, #14
   16254:	str	r4, [sp, #-8]!
   16258:	str	lr, [sp, #4]
   1625c:	bl	10e08 <nl_langinfo@plt>
   16260:	cmp	r0, #0
   16264:	beq	16288 <__lxstat64@plt+0x542c>
   16268:	ldrb	r2, [r0]
   1626c:	movw	r3, #31468	; 0x7aec
   16270:	movt	r3, #1
   16274:	ldr	r4, [sp]
   16278:	add	sp, sp, #4
   1627c:	cmp	r2, #0
   16280:	moveq	r0, r3
   16284:	pop	{pc}		; (ldr pc, [sp], #4)
   16288:	ldr	r4, [sp]
   1628c:	add	sp, sp, #4
   16290:	movw	r0, #31468	; 0x7aec
   16294:	movt	r0, #1
   16298:	pop	{pc}		; (ldr pc, [sp], #4)
   1629c:	strd	r4, [sp, #-20]!	; 0xffffffec
   162a0:	mov	r5, r2
   162a4:	strd	r6, [sp, #8]
   162a8:	subs	r6, r0, #0
   162ac:	mov	r7, r1
   162b0:	str	lr, [sp, #16]
   162b4:	sub	sp, sp, #12
   162b8:	addeq	r6, sp, #4
   162bc:	mov	r0, r6
   162c0:	bl	10d0c <mbrtowc@plt>
   162c4:	cmp	r5, #0
   162c8:	cmnne	r0, #3
   162cc:	mov	r4, r0
   162d0:	bhi	162ec <__lxstat64@plt+0x5490>
   162d4:	mov	r0, r4
   162d8:	add	sp, sp, #12
   162dc:	ldrd	r4, [sp]
   162e0:	ldrd	r6, [sp, #8]
   162e4:	add	sp, sp, #16
   162e8:	pop	{pc}		; (ldr pc, [sp], #4)
   162ec:	mov	r0, #0
   162f0:	bl	16344 <__lxstat64@plt+0x54e8>
   162f4:	cmp	r0, #0
   162f8:	bne	162d4 <__lxstat64@plt+0x5478>
   162fc:	ldrb	r3, [r7]
   16300:	mov	r4, #1
   16304:	str	r3, [r6]
   16308:	b	162d4 <__lxstat64@plt+0x5478>
   1630c:	umull	r2, r3, r1, r2
   16310:	cmp	r3, #0
   16314:	bne	16320 <__lxstat64@plt+0x54c4>
   16318:	mov	r1, r2
   1631c:	b	15f2c <__lxstat64@plt+0x50d0>
   16320:	str	r4, [sp, #-8]!
   16324:	str	lr, [sp, #4]
   16328:	bl	10d84 <__errno_location@plt>
   1632c:	mov	r3, #12
   16330:	ldr	r4, [sp]
   16334:	add	sp, sp, #4
   16338:	str	r3, [r0]
   1633c:	mov	r0, #0
   16340:	pop	{pc}		; (ldr pc, [sp], #4)
   16344:	push	{lr}		; (str lr, [sp, #-4]!)
   16348:	sub	sp, sp, #268	; 0x10c
   1634c:	movw	r2, #257	; 0x101
   16350:	add	r1, sp, #4
   16354:	bl	1639c <__lxstat64@plt+0x5540>
   16358:	cmp	r0, #0
   1635c:	movne	r0, #0
   16360:	bne	16394 <__lxstat64@plt+0x5538>
   16364:	movw	r1, #31476	; 0x7af4
   16368:	movt	r1, #1
   1636c:	add	r0, sp, #4
   16370:	bl	10c28 <strcmp@plt>
   16374:	cmp	r0, #0
   16378:	beq	16394 <__lxstat64@plt+0x5538>
   1637c:	add	r0, sp, #4
   16380:	movw	r1, #31480	; 0x7af8
   16384:	movt	r1, #1
   16388:	bl	10c28 <strcmp@plt>
   1638c:	adds	r0, r0, #0
   16390:	movne	r0, #1
   16394:	add	sp, sp, #268	; 0x10c
   16398:	pop	{pc}		; (ldr pc, [sp], #4)
   1639c:	strd	r4, [sp, #-16]!
   163a0:	mov	r5, r1
   163a4:	mov	r1, #0
   163a8:	mov	r4, r2
   163ac:	str	r6, [sp, #8]
   163b0:	str	lr, [sp, #12]
   163b4:	bl	10df0 <setlocale@plt>
   163b8:	subs	r6, r0, #0
   163bc:	beq	1643c <__lxstat64@plt+0x55e0>
   163c0:	bl	10d78 <strlen@plt>
   163c4:	cmp	r4, r0
   163c8:	bhi	163e8 <__lxstat64@plt+0x558c>
   163cc:	cmp	r4, #0
   163d0:	moveq	r0, #34	; 0x22
   163d4:	bne	1640c <__lxstat64@plt+0x55b0>
   163d8:	ldrd	r4, [sp]
   163dc:	ldr	r6, [sp, #8]
   163e0:	add	sp, sp, #12
   163e4:	pop	{pc}		; (ldr pc, [sp], #4)
   163e8:	add	r2, r0, #1
   163ec:	mov	r1, r6
   163f0:	mov	r0, r5
   163f4:	bl	10c64 <memcpy@plt>
   163f8:	ldrd	r4, [sp]
   163fc:	mov	r0, #0
   16400:	ldr	r6, [sp, #8]
   16404:	add	sp, sp, #12
   16408:	pop	{pc}		; (ldr pc, [sp], #4)
   1640c:	sub	r4, r4, #1
   16410:	mov	r1, r6
   16414:	mov	r2, r4
   16418:	mov	r0, r5
   1641c:	bl	10c64 <memcpy@plt>
   16420:	mov	r3, #0
   16424:	mov	r0, #34	; 0x22
   16428:	strb	r3, [r5, r4]
   1642c:	ldrd	r4, [sp]
   16430:	ldr	r6, [sp, #8]
   16434:	add	sp, sp, #12
   16438:	pop	{pc}		; (ldr pc, [sp], #4)
   1643c:	cmp	r4, #0
   16440:	mov	r0, #22
   16444:	strbne	r6, [r5]
   16448:	ldrd	r4, [sp]
   1644c:	ldr	r6, [sp, #8]
   16450:	add	sp, sp, #12
   16454:	pop	{pc}		; (ldr pc, [sp], #4)
   16458:	mov	r1, #0
   1645c:	b	10df0 <setlocale@plt>
   16460:	cmp	r3, #0
   16464:	cmpeq	r2, #0
   16468:	bne	16480 <__lxstat64@plt+0x5624>
   1646c:	cmp	r1, #0
   16470:	cmpeq	r0, #0
   16474:	mvnne	r1, #0
   16478:	mvnne	r0, #0
   1647c:	b	1649c <__lxstat64@plt+0x5640>
   16480:	sub	sp, sp, #8
   16484:	push	{sp, lr}
   16488:	bl	164ac <__lxstat64@plt+0x5650>
   1648c:	ldr	lr, [sp, #4]
   16490:	add	sp, sp, #8
   16494:	pop	{r2, r3}
   16498:	bx	lr
   1649c:	push	{r1, lr}
   164a0:	mov	r0, #8
   164a4:	bl	10c1c <raise@plt>
   164a8:	pop	{r1, pc}
   164ac:	cmp	r1, r3
   164b0:	cmpeq	r0, r2
   164b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164b8:	mov	r4, r0
   164bc:	movcc	r0, #0
   164c0:	mov	r5, r1
   164c4:	ldr	lr, [sp, #36]	; 0x24
   164c8:	movcc	r1, r0
   164cc:	bcc	165c8 <__lxstat64@plt+0x576c>
   164d0:	cmp	r3, #0
   164d4:	clzeq	ip, r2
   164d8:	clzne	ip, r3
   164dc:	addeq	ip, ip, #32
   164e0:	cmp	r5, #0
   164e4:	clzeq	r1, r4
   164e8:	addeq	r1, r1, #32
   164ec:	clzne	r1, r5
   164f0:	sub	ip, ip, r1
   164f4:	sub	sl, ip, #32
   164f8:	lsl	r9, r3, ip
   164fc:	rsb	fp, ip, #32
   16500:	orr	r9, r9, r2, lsl sl
   16504:	orr	r9, r9, r2, lsr fp
   16508:	lsl	r8, r2, ip
   1650c:	cmp	r5, r9
   16510:	cmpeq	r4, r8
   16514:	movcc	r0, #0
   16518:	movcc	r1, r0
   1651c:	bcc	16538 <__lxstat64@plt+0x56dc>
   16520:	mov	r0, #1
   16524:	subs	r4, r4, r8
   16528:	lsl	r1, r0, sl
   1652c:	orr	r1, r1, r0, lsr fp
   16530:	lsl	r0, r0, ip
   16534:	sbc	r5, r5, r9
   16538:	cmp	ip, #0
   1653c:	beq	165c8 <__lxstat64@plt+0x576c>
   16540:	lsr	r6, r8, #1
   16544:	orr	r6, r6, r9, lsl #31
   16548:	lsr	r7, r9, #1
   1654c:	mov	r2, ip
   16550:	b	16574 <__lxstat64@plt+0x5718>
   16554:	subs	r3, r4, r6
   16558:	sbc	r8, r5, r7
   1655c:	adds	r3, r3, r3
   16560:	adc	r8, r8, r8
   16564:	adds	r4, r3, #1
   16568:	adc	r5, r8, #0
   1656c:	subs	r2, r2, #1
   16570:	beq	16590 <__lxstat64@plt+0x5734>
   16574:	cmp	r5, r7
   16578:	cmpeq	r4, r6
   1657c:	bcs	16554 <__lxstat64@plt+0x56f8>
   16580:	adds	r4, r4, r4
   16584:	adc	r5, r5, r5
   16588:	subs	r2, r2, #1
   1658c:	bne	16574 <__lxstat64@plt+0x5718>
   16590:	lsr	r3, r4, ip
   16594:	orr	r3, r3, r5, lsl fp
   16598:	lsr	r2, r5, ip
   1659c:	orr	r3, r3, r5, lsr sl
   165a0:	adds	r0, r0, r4
   165a4:	mov	r4, r3
   165a8:	lsl	r3, r2, ip
   165ac:	orr	r3, r3, r4, lsl sl
   165b0:	lsl	ip, r4, ip
   165b4:	orr	r3, r3, r4, lsr fp
   165b8:	adc	r1, r1, r5
   165bc:	subs	r0, r0, ip
   165c0:	mov	r5, r2
   165c4:	sbc	r1, r1, r3
   165c8:	cmp	lr, #0
   165cc:	strdne	r4, [lr]
   165d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   165d8:	mov	r7, r0
   165dc:	ldr	r6, [pc, #72]	; 1662c <__lxstat64@plt+0x57d0>
   165e0:	ldr	r5, [pc, #72]	; 16630 <__lxstat64@plt+0x57d4>
   165e4:	add	r6, pc, r6
   165e8:	add	r5, pc, r5
   165ec:	sub	r6, r6, r5
   165f0:	mov	r8, r1
   165f4:	mov	r9, r2
   165f8:	bl	10be4 <calloc@plt-0x20>
   165fc:	asrs	r6, r6, #2
   16600:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16604:	mov	r4, #0
   16608:	add	r4, r4, #1
   1660c:	ldr	r3, [r5], #4
   16610:	mov	r2, r9
   16614:	mov	r1, r8
   16618:	mov	r0, r7
   1661c:	blx	r3
   16620:	cmp	r6, r4
   16624:	bne	16608 <__lxstat64@plt+0x57ac>
   16628:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1662c:	andeq	r1, r1, r8, lsr #18
   16630:	andeq	r1, r1, r0, lsr #18
   16634:	bx	lr
   16638:	ldr	r3, [pc, #12]	; 1664c <__lxstat64@plt+0x57f0>
   1663c:	mov	r1, #0
   16640:	add	r3, pc, r3
   16644:	ldr	r2, [r3]
   16648:	b	10d90 <__cxa_atexit@plt>
   1664c:	muleq	r1, r8, sl

Disassembly of section .fini:

00016650 <.fini>:
   16650:	push	{r3, lr}
   16654:	pop	{r3, pc}
