

================================================================
== Vivado HLS Report for 'AXIS2GrayArray'
================================================================
* Date:           Fri May 26 21:01:37 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|    10.648|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|     84|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    123|    -|
|Register         |        -|      -|     143|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     143|    207|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |canny_edge_rectanbkb_U15  |canny_edge_rectanbkb  |    i0 * i1   |
    |canny_edge_rectancud_U16  |canny_edge_rectancud  | i0 + i1 * i2 |
    |canny_edge_rectandEe_U17  |canny_edge_rectandEe  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_135_p2                      |     +    |      0|  0|  13|          11|           1|
    |yi_fu_123_p2                      |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln86_fu_117_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln87_fu_129_p2               |   icmp   |      0|  0|  13|          11|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |phitmp318_fu_194_p3               |  select  |      0|  0|   8|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  84|          56|          34|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |axis_in_TDATA_blk_n         |   9|          2|    1|          2|
    |axis_src_data_V_0_data_out  |   9|          2|   24|         48|
    |axis_src_data_V_0_state     |  15|          3|    2|          6|
    |fifo1_blk_n                 |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |xi_0_reg_106                |   9|          2|   11|         22|
    |yi_0_reg_95                 |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 123|         26|   55|        115|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |axis_src_data_V_0_payload_A      |  24|   0|   24|          0|
    |axis_src_data_V_0_payload_B      |  24|   0|   24|          0|
    |axis_src_data_V_0_sel_rd         |   1|   0|    1|          0|
    |axis_src_data_V_0_sel_wr         |   1|   0|    1|          0|
    |axis_src_data_V_0_state          |   2|   0|    2|          0|
    |icmp_ln87_reg_235                |   1|   0|    1|          0|
    |icmp_ln87_reg_235_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln544_reg_244                |  23|   0|   23|          0|
    |phitmp318_reg_259                |   8|   0|    8|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_8_reg_254                    |   8|   0|    8|          0|
    |trunc_ln_reg_249                 |   8|   0|    8|          0|
    |xi_0_reg_106                     |  11|   0|   11|          0|
    |yi_0_reg_95                      |  11|   0|   11|          0|
    |yi_reg_230                       |  11|   0|   11|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 143|   0|  143|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_done         | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|start_out       | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|start_write     | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|axis_in_TDATA   |  in |   24|    axis    | axis_src_data_V |    pointer   |
|axis_in_TVALID  |  in |    1|    axis    | axis_src_data_V |    pointer   |
|axis_in_TREADY  | out |    1|    axis    | axis_src_data_V |    pointer   |
|fifo1_din       | out |    8|   ap_fifo  |      fifo1      |    pointer   |
|fifo1_full_n    |  in |    1|   ap_fifo  |      fifo1      |    pointer   |
|fifo1_write     | out |    1|   ap_fifo  |      fifo1      |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%yi_0 = phi i11 [ 0, %0 ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'yi_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.88ns)   --->   "%icmp_ln86 = icmp eq i11 %yi_0, -968" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 11 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.63ns)   --->   "%yi = add i11 %yi_0, 1" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 13 'add' 'yi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %1, label %.preheader.preheader" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 15 'br' <Predicate = (!icmp_ln86)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [cannyRectangle/HlsImProc.hpp:113]   --->   Operation 16 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%xi_0 = phi i11 [ %xi, %hls_label_0 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'xi_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln87 = icmp eq i11 %xi_0, -128" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 18 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 19 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.63ns)   --->   "%xi = add i11 %xi_0, 1" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 20 'add' 'xi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.loopexit.loopexit, label %hls_label_0" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%axis_src_data_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %axis_src_data_V)" [cannyRectangle/HlsImProc.hpp:95]   --->   Operation 22 'read' 'axis_src_data_V_read' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_V = trunc i24 %axis_src_data_V_read to i8" [cannyRectangle/HlsImProc.hpp:95]   --->   Operation 23 'trunc' 'ret_V' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1355 = zext i8 %ret_V to i23" [cannyRectangle/HlsImProc.hpp:95]   --->   Operation 24 'zext' 'zext_ln1355' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln544 = mul i23 9437, %zext_ln1355" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 25 'mul' 'mul_ln544' <Predicate = (!icmp_ln87)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %axis_src_data_V_read, i32 8, i32 15)" [cannyRectangle/HlsImProc.hpp:96]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %axis_src_data_V_read, i32 16, i32 23)" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 27 'partselect' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i8 %trunc_ln to i25" [cannyRectangle/HlsImProc.hpp:96]   --->   Operation 28 'zext' 'zext_ln1503' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (3.36ns) (grouped into DSP with root node pix_gray)   --->   "%mul_ln1503 = mul i25 38469, %zext_ln1503" [cannyRectangle/HlsImProc.hpp:96]   --->   Operation 29 'mul' 'mul_ln1503' <Predicate = (!icmp_ln87)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i8 %tmp_8 to i23" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 30 'zext' 'zext_ln1503_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (3.36ns) (grouped into DSP with root node add_ln544)   --->   "%mul_ln544_1 = mul i23 19595, %zext_ln1503_1" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 31 'mul' 'mul_ln544_1' <Predicate = (!icmp_ln87)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln544 = add i23 %mul_ln544, %mul_ln544_1" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 32 'add' 'add_ln544' <Predicate = (!icmp_ln87)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i23 %add_ln544 to i25" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 33 'zext' 'zext_ln544' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.02ns) (root node of the DSP)   --->   "%pix_gray = add i25 %zext_ln544, %mul_ln1503" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 34 'add' 'pix_gray' <Predicate = (!icmp_ln87)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %pix_gray, i32 24)" [cannyRectangle/HlsImProc.hpp:105]   --->   Operation 35 'bitselect' 'tmp_10' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %pix_gray, i32 16, i32 23)" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 36 'partselect' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.24ns)   --->   "%phitmp318 = select i1 %tmp_10, i8 -1, i8 %tmp_9" [cannyRectangle/HlsImProc.hpp:105]   --->   Operation 37 'select' 'phitmp318' <Predicate = (!icmp_ln87)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cannyRectangle/HlsImProc.hpp:88]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo1, i8 %phitmp318)" [cannyRectangle/HlsImProc.hpp:110]   --->   Operation 40 'write' <Predicate = (!icmp_ln87)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)" [cannyRectangle/HlsImProc.hpp:111]   --->   Operation 41 'specregionend' 'empty_111' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 42 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ axis_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
br_ln86              (br               ) [ 0111111]
yi_0                 (phi              ) [ 0010000]
icmp_ln86            (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
yi                   (add              ) [ 0111111]
br_ln86              (br               ) [ 0000000]
br_ln87              (br               ) [ 0011111]
ret_ln113            (ret              ) [ 0000000]
xi_0                 (phi              ) [ 0001000]
icmp_ln87            (icmp             ) [ 0011111]
empty_110            (speclooptripcount) [ 0000000]
xi                   (add              ) [ 0011111]
br_ln87              (br               ) [ 0000000]
axis_src_data_V_read (read             ) [ 0000000]
ret_V                (trunc            ) [ 0000000]
zext_ln1355          (zext             ) [ 0000000]
mul_ln544            (mul              ) [ 0001100]
trunc_ln             (partselect       ) [ 0001100]
tmp_8                (partselect       ) [ 0001100]
zext_ln1503          (zext             ) [ 0000000]
mul_ln1503           (mul              ) [ 0000000]
zext_ln1503_1        (zext             ) [ 0000000]
mul_ln544_1          (mul              ) [ 0000000]
add_ln544            (add              ) [ 0000000]
zext_ln544           (zext             ) [ 0000000]
pix_gray             (add              ) [ 0000000]
tmp_10               (bitselect        ) [ 0000000]
tmp_9                (partselect       ) [ 0000000]
phitmp318            (select           ) [ 0001010]
tmp                  (specregionbegin  ) [ 0000000]
specpipeline_ln88    (specpipeline     ) [ 0000000]
write_ln110          (write            ) [ 0000000]
empty_111            (specregionend    ) [ 0000000]
br_ln87              (br               ) [ 0011111]
br_ln0               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axis_src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="axis_src_data_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axis_src_data_V_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln110_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="1"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln110/5 "/>
</bind>
</comp>

<comp id="95" class="1005" name="yi_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="yi_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="yi_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="xi_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="1"/>
<pin id="108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="xi_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="xi_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln86_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="yi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln87_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="ret_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln1355_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1355/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_8_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="24" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln1503_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln1503_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503_1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln544_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="23" slack="0"/>
<pin id="177" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_10_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="25" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="25" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phitmp318_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp318/4 "/>
</bind>
</comp>

<comp id="202" class="1007" name="mul_ln544_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="23" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln544/3 "/>
</bind>
</comp>

<comp id="208" class="1007" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="23" slack="0"/>
<pin id="212" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1503/4 pix_gray/4 "/>
</bind>
</comp>

<comp id="218" class="1007" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="23" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln544_1/4 add_ln544/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="icmp_ln86_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="230" class="1005" name="yi_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln87_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="239" class="1005" name="xi_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="244" class="1005" name="mul_ln544_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="23" slack="1"/>
<pin id="246" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln544 "/>
</bind>
</comp>

<comp id="249" class="1005" name="trunc_ln_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_8_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="259" class="1005" name="phitmp318_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phitmp318 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="78" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="99" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="99" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="110" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="110" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="82" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="82" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="82" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="178" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="185" pin="4"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="145" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="169" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="175" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="217"><net_src comp="208" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="172" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="229"><net_src comp="117" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="123" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="238"><net_src comp="129" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="135" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="247"><net_src comp="202" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="252"><net_src comp="149" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="257"><net_src comp="159" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="262"><net_src comp="194" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axis_src_data_V | {}
	Port: fifo1 | {5 }
 - Input state : 
	Port: AXIS2GrayArray : axis_src_data_V | {3 }
	Port: AXIS2GrayArray : fifo1 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln86 : 1
		yi : 1
		br_ln86 : 2
	State 3
		icmp_ln87 : 1
		xi : 1
		br_ln87 : 2
		zext_ln1355 : 1
		mul_ln544 : 2
	State 4
		mul_ln1503 : 1
		mul_ln544_1 : 1
		add_ln544 : 2
		zext_ln544 : 3
		pix_gray : 4
		tmp_10 : 5
		tmp_9 : 5
		phitmp318 : 6
	State 5
		empty_111 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln86_fu_117        |    0    |    0    |    13   |
|          |         icmp_ln87_fu_129        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|    add   |            yi_fu_123            |    0    |    0    |    13   |
|          |            xi_fu_135            |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|  select  |         phitmp318_fu_194        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_208           |    1    |    0    |    0    |
|          |            grp_fu_218           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    mul   |         mul_ln544_fu_202        |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   | axis_src_data_V_read_read_fu_82 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln110_write_fu_88     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |           ret_V_fu_141          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln1355_fu_145       |    0    |    0    |    0    |
|   zext   |        zext_ln1503_fu_169       |    0    |    0    |    0    |
|          |       zext_ln1503_1_fu_172      |    0    |    0    |    0    |
|          |        zext_ln544_fu_175        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         trunc_ln_fu_149         |    0    |    0    |    0    |
|partselect|           tmp_8_fu_159          |    0    |    0    |    0    |
|          |           tmp_9_fu_185          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_10_fu_178          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |    0    |    60   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln86_reg_226|    1   |
|icmp_ln87_reg_235|    1   |
|mul_ln544_reg_244|   23   |
|phitmp318_reg_259|    8   |
|  tmp_8_reg_254  |    8   |
| trunc_ln_reg_249|    8   |
|   xi_0_reg_106  |   11   |
|    xi_reg_239   |   11   |
|   yi_0_reg_95   |   11   |
|    yi_reg_230   |   11   |
+-----------------+--------+
|      Total      |   93   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_218 |  p0  |   2  |  23  |   46   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   46   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   93   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   93   |   69   |
+-----------+--------+--------+--------+--------+
