I 000051 55 1156          1667796421806 functional
(_unit VHDL(fsm 0 7(functional 0 15))
	(_version vef)
	(_time 1667796421807 2022.11.06 22:47:01)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 5b5d0c590a0c5b4d595448015e5d5d5c585d0f5d5d)
	(_ent
		(_time 1667796287193)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 0 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 0 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(FF(_arch 0 0 27(_prcs(_trgt(8)(9))(_sens(1)(8)(9)(0)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 1 -1)
)
I 000051 55 1278          1667796755523 functional
(_unit VHDL(fsm 0 7(functional 0 16))
	(_version vef)
	(_time 1667796755524 2022.11.06 22:52:35)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code f1f5f6a0f3a6f1e7f3ffe2abf4f7f7f6f2f7a5f7f7)
	(_ent
		(_time 1667796755521)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 18(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 18(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(FF(_arch 0 0 28(_prcs(_trgt(9)(10))(_sens(1)(9)(10)(0)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 1 -1)
)
I 000051 55 1357          1667796760666 functional
(_unit VHDL(fsm 0 7(functional 0 16))
	(_version vef)
	(_time 1667796760667 2022.11.06 22:52:40)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 06030601035106100408155c030000010500520000)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 18(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 18(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 28(_prcs(_trgt(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 2 -1)
)
I 000051 55 1425          1667798976521 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667798976522 2022.11.06 23:29:36)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code b9bfbaecb3eeb9afb8bbaae3bcbfbfbebabfedbfbf)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(9)(10)(4)(5)(6)(7))(_sens(1)(9)(10)(0)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1425          1667799128078 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667799128079 2022.11.06 23:32:08)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code b4b7b7e1b3e3b4a2b5b6a7eeb1b2b2b3b7b2e0b2b2)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1265          1667799365416 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667799365417 2022.11.06 23:36:05)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code d484d187d383d4c186dac18f8dd2d5d280d3d4d287)
	(_ent
		(_time 1667799365413)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(5)(3)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(6)(2))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667800414034 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667800414035 2022.11.06 23:53:34)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code f5a5f7a4f3a2f5e3faa4e6aff0f3f3f2f6f3a1f3f3)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1425          1667800699807 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667800699808 2022.11.06 23:58:19)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 3b383c3f6a6c3b2d346a28613e3d3d3c383d6f3d3d)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1425          1667800705596 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667800705597 2022.11.06 23:58:25)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code f0f0f1a1f3a7f0e6ffa1e3aaf5f6f6f7f3f6a4f6f6)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1425          1667801284091 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667801284092 2022.11.07 00:08:04)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code b4b1e0e1b3e3b4a2e3e6a7eeb1b2b2b3b7b2e0b2b2)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1265          1667804267197 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667804267198 2022.11.07 00:57:47)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 693c6868633e697c3b677c32306f686f3d6e696f3a)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667804267224 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667804267225 2022.11.07 00:57:47)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 89dc8f8683de899fdedb9ad38c8f8f8e8a8fdd8f8f)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2627          1667804267255 structural
(_unit VHDL(contador_16b 0 6(structural 0 14))
	(_version vef)
	(_time 1667804267256 2022.11.07 00:57:47)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code a8fdabfff6ffa9bfafa9b9f2fdaefeafaaadfeaba9)
	(_ent
		(_time 1667804267253)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent)))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst UO 0 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_implicit)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_implicit)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 0 35(_arch(_uni))))
		(_sig(_int As 1 0 35(_arch(_uni))))
		(_sig(_int Ys 1 0 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 0 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000051 55 1265          1667804351148 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667804351149 2022.11.07 00:59:11)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 5a5c5358080d5a4f08544f01035c5b5c0e5d5a5c09)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667804351162 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667804351163 2022.11.07 00:59:11)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 6a6c646b383d6a7c3d3879306f6c6c6d696c3e6c6c)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2657          1667804351188 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667804351189 2022.11.07 00:59:11)
	(_source(\../src/counter.vhd\(\../src/counter/counter.vhd\)))
	(_parameters tan)
	(_code 7a7c717b7d2d7b6d7d7b6b202f7c2c7d787f2c797b)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_implicit)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_implicit)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1041          1667804351222 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667804351223 2022.11.07 00:59:11)
	(_source(\../src/counter/reg_nbits.vhd\))
	(_parameters tan)
	(_code a9aea3fea5fefabcfefdecf3faafa0aeadaeaaaeab)
	(_ent
		(_time 1667804351218)
	)
	(_object
		(_gen(_int N -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_prcs
			(Reg(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1277          1667804351248 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667804351249 2022.11.07 00:59:11)
	(_source(\../src/counter/adder_n_bits.vhd\))
	(_parameters tan)
	(_code b8beb1ecb4efe8aebcbaaae1bfbeedbebabeb1bfbc)
	(_ent
		(_time 1667804351245)
	)
	(_object
		(_gen(_int N -1 0 7 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 2673          1667804364209 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667804364210 2022.11.07 00:59:24)
	(_source(\../src/counter.vhd\(\../src/counter/counter.vhd\)))
	(_parameters tan)
	(_code 61643061363660766660703b346737666364376260)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000051 55 1265          1667804367443 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667804367444 2022.11.07 00:59:27)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 03010a0403540316510d16585a0502055704030550)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(5)(3)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(6)(2))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667804367470 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667804367471 2022.11.07 00:59:27)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 13111d151344130544410049161515141015471515)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2673          1667804367496 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667804367497 2022.11.07 00:59:27)
	(_source(\../src/counter.vhd\(\../src/counter/counter.vhd\)))
	(_parameters tan)
	(_code 323039376665332535332368673464353037643133)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1041          1667804367513 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667804367514 2022.11.07 00:59:27)
	(_source(\../src/counter/reg_nbits.vhd\))
	(_parameters tan)
	(_code 51525b52550602440605140b025758565556525653)
	(_ent
		(_time 1667804351217)
	)
	(_object
		(_gen(_int N -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_prcs
			(Reg(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1277          1667804367530 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667804367531 2022.11.07 00:59:27)
	(_source(\../src/counter/adder_n_bits.vhd\))
	(_parameters tan)
	(_code 515358525406014755534308565704575357585655)
	(_ent
		(_time 1667804351244)
	)
	(_object
		(_gen(_int N -1 0 7 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1265          1667804923317 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667804923318 2022.11.07 01:08:43)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 66336467633166733468733d3f6067603261666035)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667804923335 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667804923336 2022.11.07 01:08:43)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 76237376732176602124652c737070717570227070)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2673          1667804923355 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667804923356 2022.11.07 01:08:43)
	(_source(\../src/counter.vhd\(\../src/counter/counter.vhd\)))
	(_parameters tan)
	(_code 86d38688d6d18791818797dcd380d0818483d08587)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1370          1667804923368 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667804923369 2022.11.07 01:08:43)
	(_source(\../src/counter/reg_nbits.vhd\))
	(_parameters tan)
	(_code 95c1949a95c2c680c2c5d0cfc6939c929192969297)
	(_ent
		(_time 1667804923365)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18(_array -2((_dto i 27 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1279          1667804923394 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667804923395 2022.11.07 01:08:43)
	(_source(\../src/counter/adder_n_bits.vhd\))
	(_parameters tan)
	(_code b4e1b6e0b4e3e4a2b0b6a6edb3b2e1b2b6b2bdb3b0)
	(_ent
		(_time 1667804923392)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1265          1667804993178 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667804993179 2022.11.07 01:09:53)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 4a184f49181d4a5f18445f11134c4b4c1e4d4a4c19)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667804993191 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667804993192 2022.11.07 01:09:53)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 590b5b5b530e594f0e0b4a035c5f5f5e5a5f0d5f5f)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2673          1667804993210 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667804993211 2022.11.07 01:09:53)
	(_source(\../src/counter.vhd\(\../src/counter/counter.vhd\)))
	(_parameters tan)
	(_code 693b6e69363e687e6e6878333c6f3f6e6b6c3f6a68)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1370          1667804993222 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667804993223 2022.11.07 01:09:53)
	(_source(\../src/counter/reg_nbits.vhd\))
	(_parameters tan)
	(_code 792a7f78752e2a6c2e293c232a7f707e7d7e7a7e7b)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18(_array -2((_dto i 27 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1279          1667804993236 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667804993237 2022.11.07 01:09:53)
	(_source(\../src/counter/adder_n_bits.vhd\))
	(_parameters tan)
	(_code 88da8d8684dfd89e8c8a9ad18f8edd8e8a8e818f8c)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1265          1667805076579 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667805076580 2022.11.07 01:11:16)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 181f481e134f180d4a160d43411e191e4c1f181e4b)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667805076592 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667805076593 2022.11.07 01:11:16)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 181f4f1e134f180e4f4a0b421d1e1e1f1b1e4c1e1e)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2673          1667805076611 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667805076612 2022.11.07 01:11:16)
	(_source(\../src/counter.vhd\(\../src/counter/counter.vhd\)))
	(_parameters tan)
	(_code 37306532666036203036266d623161303532613436)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000052 55 1279          1667805076636 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667805076637 2022.11.07 01:11:16)
	(_source(\../src/counter/adder_n_bits.vhd\))
	(_parameters tan)
	(_code 47401745441017514345551e4041124145414e4043)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000050 55 1317          1667805288002 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667805288003 2022.11.07 01:14:47)
	(_source(\../src/counter/reg_nbits.vhd\))
	(_parameters tan)
	(_code f6f4f7a6f5a1a5e3a1a6b3aca5f0fff1f2f1f5f1f4)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000051 55 2681          1667805432924 structural
(_unit VHDL(contador_16b 0 6(structural 1 14))
	(_version vef)
	(_time 1667805432925 2022.11.07 01:17:12)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code 101e4217464711071711014a451646171215461311)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 20(_ent (_in))))
				(_port(_int B 2 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent)))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 30(_ent (_out))))
			)
		)
	)
	(_inst UO 1 37(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 44(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 35(_arch(_uni))))
		(_sig(_int As 1 1 35(_arch(_uni))))
		(_sig(_int Ys 1 1 35(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 1 53(_assignment(_trgt(5))(_sens(3)))))
			(line__55(_arch 1 1 55(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1357          1667805432948 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667805432949 2022.11.07 01:17:12)
	(_source(\../src/counter/reg_nbits.vhd\(\../src/counter_up_down/reg_nbits.vhd\)))
	(_parameters tan)
	(_code 1f104c184c484c0a484f5a454c1916181b181c181d)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1322          1667805432974 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667805432975 2022.11.07 01:17:12)
	(_source(\../src/counter/adder_n_bits.vhd\(\../src/counter_up_down/adder_n_bits.vhd\)))
	(_parameters tan)
	(_code 3f316f3a6d686f293b3d2d6638396a393d3936383b)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1265          1667805432999 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667805433000 2022.11.07 01:17:12)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code 5e500e5c08095e4b0c504b0507585f580a595e580d)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667805433021 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667805433022 2022.11.07 01:17:13)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code 6d633a6c3a3a6d7b3a3f7e37686b6b6a6e6b396b6b)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1265          1667806236706 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667806236707 2022.11.07 01:30:36)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code d5808086d382d5c087dbc08e8cd3d4d381d2d5d386)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(3)(5)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(2)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
I 000051 55 1425          1667806236719 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667806236720 2022.11.07 01:30:36)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code d5808786d382d5c38287c68fd0d3d3d2d6d381d3d3)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2681          1667806236741 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667806236742 2022.11.07 01:30:36)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code f4a1a3a4a6a3f5e3f3f5e5aea1f2a2f3f6f1a2f7f5)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1357          1667806236765 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667806236766 2022.11.07 01:30:36)
	(_source(\../src/counter/reg_nbits.vhd\(\../src/counter_up_down/reg_nbits.vhd\)))
	(_parameters tan)
	(_code 04505302055357115354415e57020d030003070306)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1322          1667806236788 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667806236789 2022.11.07 01:30:36)
	(_source(\../src/counter/adder_n_bits.vhd\(\../src/counter_up_down/adder_n_bits.vhd\)))
	(_parameters tan)
	(_code 23767727247473352721317a2425762521252a2427)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
V 000051 55 1265          1667809795070 functional
(_unit VHDL(asm_example 0 7(functional 0 15))
	(_version vef)
	(_time 1667809795071 2022.11.07 02:29:55)
	(_source(\../src/asm_example.vhd\))
	(_parameters tan)
	(_code acaba4fafcfbacb9fea2b9f7f5aaadaaf8abacaaff)
	(_ent
		(_time 1667799365412)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int x -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 17(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((Q)(Qp)))(_trgt(4))(_sens(5)))))
			(ASM(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(5)(3)))))
			(FF(_arch 2 0 64(_prcs(_trgt(5))(_sens(0)(6)(2))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
	)
	(_model . functional 3 -1)
)
V 000051 55 1425          1667809795089 functional
(_unit VHDL(fsm 0 7(functional 0 19))
	(_version vef)
	(_time 1667809795090 2022.11.07 02:29:55)
	(_source(\../src/FSM.vhd\))
	(_parameters tan)
	(_code cccbc3989c9bccda9b9edf96c9cacacbcfca98caca)
	(_ent
		(_time 1667796755520)
	)
	(_object
		(_port(_int dir -1 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int ena -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int a -1 0 11(_ent(_out))))
		(_port(_int b -1 0 11(_ent(_out))))
		(_port(_int c -1 0 11(_ent(_out))))
		(_port(_int d -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2681          1667809795108 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667809795109 2022.11.07 02:29:55)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code dbdcd189df8cdaccdcdaca818edd8ddcd9de8dd8da)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1357          1667809795123 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667809795124 2022.11.07 02:29:55)
	(_source(\../src/counter/reg_nbits.vhd\(\../src/counter_up_down/reg_nbits.vhd\)))
	(_parameters tan)
	(_code ebede0b8bcbcb8febcbbaeb1b8ede2ecefece8ece9)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1322          1667809795135 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667809795136 2022.11.07 02:29:55)
	(_source(\../src/counter/adder_n_bits.vhd\(\../src/counter_up_down/adder_n_bits.vhd\)))
	(_parameters tan)
	(_code ebece3b8bdbcbbfdefe9f9b2ecedbeede9ede2ecef)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1441          1667868353336 functional
(_unit VHDL(ctrl_steps 0 11(functional 0 20))
	(_version vef)
	(_time 1667868353337 2022.11.07 18:45:53)
	(_source(\../src/ctrl_steps.vhd\))
	(_parameters tan)
	(_code e6b1e5b4e4b0b0f0e4b6a0bdb4e1e2e0e3e1e6e1e5)
	(_ent
		(_time 1667868353334)
	)
	(_object
		(_port(_int dir -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 32(_prcs(_trgt(9)(10)(4)(5)(6)(7))(_sens(1)(9)(10)(0)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1440          1667869695279 functional
(_unit VHDL(ctrl_steps 0 11(functional 0 20))
	(_version vef)
	(_time 1667869695280 2022.11.07 19:08:15)
	(_source(\../src/ctrl_steps.vhd\))
	(_parameters tan)
	(_code e7e0b5b5e4b1b1f1e5b7a1bcb5e0e3e1e2e0e7e0e4)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 32(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1440          1667869862405 functional
(_unit VHDL(ctrl_steps 0 11(functional 0 19))
	(_version vef)
	(_time 1667869862406 2022.11.07 19:11:02)
	(_source(\../src/ctrl_steps.vhd\))
	(_parameters tan)
	(_code bcebb8e9ebeaeaaabeecfae7eebbb8bab9bbbcbbbf)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 1440          1667869869651 functional
(_unit VHDL(ctrl_steps 0 11(functional 0 19))
	(_version vef)
	(_time 1667869869652 2022.11.07 19:11:09)
	(_source(\../src/ctrl_steps.vhd\))
	(_parameters tan)
	(_code feabfeafafa8a8e8fcaeb8a5acf9faf8fbf9fef9fd)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 0 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2681          1667869869685 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667869869686 2022.11.07 19:11:09)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code 2d782a292f7a2c3a2a2c3c77782b7b2a2f287b2e2c)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1357          1667869869712 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667869869713 2022.11.07 19:11:09)
	(_source(\../src/counter/reg_nbits.vhd\(\../src/counter_up_down/reg_nbits.vhd\)))
	(_parameters tan)
	(_code 3d693b386c6a6e286a6d78676e3b343a393a3e3a3f)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1322          1667869869736 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667869869737 2022.11.07 19:11:09)
	(_source(\../src/counter/adder_n_bits.vhd\(\../src/counter_up_down/adder_n_bits.vhd\)))
	(_parameters tan)
	(_code 5c09595f0b0b0c4a585e4e055b5a095a5e5a555b58)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1468          1667870158043 functional
(_unit VHDL(ctrl_steps 0 11(functional 1 19))
	(_version vef)
	(_time 1667870158044 2022.11.07 19:15:58)
	(_source(\../src/ctrl_steps.vhd\(\../src/U0_ctrl_steps.vhd\)))
	(_parameters tan)
	(_code 9591c79b94c3c38397c5d3cec79291939092959296)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 1 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 1 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2681          1667870158069 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667870158070 2022.11.07 19:15:58)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code a4a0f6f3f6f3a5b3a3a5b5fef1a2f2a3a6a1f2a7a5)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1357          1667870158089 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667870158090 2022.11.07 19:15:58)
	(_source(\../src/counter/reg_nbits.vhd\(\../src/counter_up_down/reg_nbits.vhd\)))
	(_parameters tan)
	(_code c4c19791c59397d19394819e97c2cdc3c0c3c7c3c6)
	(_ent
		(_time 1667804923364)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1322          1667870158107 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667870158108 2022.11.07 19:15:58)
	(_source(\../src/counter/adder_n_bits.vhd\(\../src/counter_up_down/adder_n_bits.vhd\)))
	(_parameters tan)
	(_code d3d78381d48483c5d7d1c18ad4d586d5d1d5dad4d7)
	(_ent
		(_time 1667804923391)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1468          1667870524307 functional
(_unit VHDL(ctrl_steps 0 11(functional 1 19))
	(_version vef)
	(_time 1667870524308 2022.11.07 19:22:04)
	(_source(\../src/ctrl_steps.vhd\(\../src/U0_ctrl_steps.vhd\)))
	(_parameters tan)
	(_code 3f6a3d3b6d6969293d6f79646d383b393a383f383c)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 1 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 1 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 3138          1667870524332 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667870524333 2022.11.07 19:22:04)
	(_source(\../src/U3_base_time/base_time.vhd\))
	(_parameters tan)
	(_code 5e0b5d5d0a0809485e5d18050b5857580a585b585c)
	(_ent
		(_time 1667870524329)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 1299          1667870524359 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667870524360 2022.11.07 19:22:04)
	(_source(\../src/U3_base_time/adder_nbits.vhd\))
	(_parameters tan)
	(_code 7d287d7c2d2a2d6b797f6f247a7b287b7f7b747a79)
	(_ent
		(_time 1667870524356)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000050 55 875           1667870524382 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667870524383 2022.11.07 19:22:04)
	(_source(\../src/U3_base_time/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 8dd88f838fda8d9a8c88cbd78988db8b8f8b848a89)
	(_ent
		(_time 1667870524378)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000050 55 1349          1667870524406 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667870524407 2022.11.07 19:22:04)
	(_source(\../src/U3_base_time/reg_nbits.vhd\))
	(_parameters tan)
	(_code acf8affbfafbffb9fbfce9f6ffaaa5aba8abafabae)
	(_ent
		(_time 1667870524403)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000051 55 2681          1667870524433 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667870524434 2022.11.07 19:22:04)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code cb9ec99ecf9ccadccccada919ecd9dccc9ce9dc8ca)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1325          1667870524457 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667870524458 2022.11.07 19:22:04)
	(_source(\../src/counter_up_down/reg_nbits.vhd\))
	(_parameters tan)
	(_code db8fd8898c8c88ce8c8b9e8188ddd2dcdfdcd8dcd9)
	(_ent
		(_time 1667870524451)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1287          1667870524484 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667870524485 2022.11.07 19:22:04)
	(_source(\../src/counter_up_down/adder_n_bits.vhd\))
	(_parameters tan)
	(_code faaffaaaafadaaecfef8e8a3fdfcaffcf8fcf3fdfe)
	(_ent
		(_time 1667870524477)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 1468          1667870548644 functional
(_unit VHDL(ctrl_steps 0 11(functional 1 19))
	(_version vef)
	(_time 1667870548645 2022.11.07 19:22:28)
	(_source(\../src/ctrl_steps.vhd\(\../src/U0_ctrl_steps.vhd\)))
	(_parameters tan)
	(_code 56525554540000405406100d045152505351565155)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 1 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 1 31(_prcs(_trgt(9)(10)(4)(5)(6)(7))(_sens(1)(9)(10)(0)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
V 000051 55 3147          1667870548665 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667870548666 2022.11.07 19:22:28)
	(_source(\../src/U3_base_time/base_time.vhd\))
	(_parameters tan)
	(_code 66626466613031706665203d33606f603260636064)
	(_ent
		(_time 1667870524328)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 1299          1667870548681 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667870548682 2022.11.07 19:22:28)
	(_source(\../src/U3_base_time/adder_nbits.vhd\))
	(_parameters tan)
	(_code 76727777742126607274642f7170237074707f7172)
	(_ent
		(_time 1667870548679)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
V 000050 55 875           1667870548698 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667870548699 2022.11.07 19:22:28)
	(_source(\../src/U3_base_time/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 9591969ac6c295829490d3cf9190c39397939c9291)
	(_ent
		(_time 1667870524377)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000050 55 1349          1667870548714 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667870548715 2022.11.07 19:22:28)
	(_source(\../src/U3_base_time/reg_nbits.vhd\))
	(_parameters tan)
	(_code a5a0a7f2a5f2f6b0f2f5e0fff6a3aca2a1a2a6a2a7)
	(_ent
		(_time 1667870548711)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000051 55 1468          1667870619302 functional
(_unit VHDL(ctrl_steps 0 11(functional 1 19))
	(_version vef)
	(_time 1667870619303 2022.11.07 19:23:39)
	(_source(\../src/ctrl_steps.vhd\(\../src/U0_ctrl_steps.vhd\)))
	(_parameters tan)
	(_code 57525055540101415507110c055053515250575054)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 1 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 1 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
I 000051 55 2681          1667870619324 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667870619325 2022.11.07 19:23:39)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code 76737177262177617177672c237020717473207577)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
I 000050 55 1325          1667870619349 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667870619350 2022.11.07 19:23:39)
	(_source(\../src/counter_up_down/reg_nbits.vhd\))
	(_parameters tan)
	(_code 8682808885d1d593d1d6c3dcd5808f818281858184)
	(_ent
		(_time 1667870619347)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 1287          1667870619372 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667870619373 2022.11.07 19:23:39)
	(_source(\../src/counter_up_down/adder_n_bits.vhd\))
	(_parameters tan)
	(_code 9590909a94c2c583919787cc9293c09397939c9291)
	(_ent
		(_time 1667870619370)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
V 000051 55 1468          1667870684116 functional
(_unit VHDL(ctrl_steps 0 11(functional 1 19))
	(_version vef)
	(_time 1667870684117 2022.11.07 19:24:44)
	(_source(\../src/ctrl_steps.vhd\(\../src/U0_ctrl_steps.vhd\)))
	(_parameters tan)
	(_code 8386818c84d5d59581d3c5d8d18487858684838480)
	(_ent
		(_time 1667869655978)
	)
	(_object
		(_port(_int cw -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_port(_int a -1 0 15(_ent(_out))))
		(_port(_int b -1 0 15(_ent(_out))))
		(_port(_int c -1 0 15(_ent(_out))))
		(_port(_int d -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 1 25(_assignment(_alias((Q)(Qp)))(_trgt(8))(_sens(9)))))
			(FF(_arch 1 1 31(_prcs(_trgt(4)(5)(6)(7)(9)(10))(_sens(1)(0)(3)(9)(10))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
	)
	(_model . functional 2 -1)
)
V 000051 55 2681          1667870684137 structural
(_unit VHDL(contador_16b 0 6(structural 1 18))
	(_version vef)
	(_time 1667870684138 2022.11.07 19:24:44)
	(_source(\../src/counter.vhd\(\../src/counter_up_down/counter.vhd\)))
	(_parameters tan)
	(_code a2a7a0f5f6f5a3b5a5a3b3f8f7a4f4a5a0a7f4a1a3)
	(_ent
		(_time 1667804267252)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 22(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 24(_array -1((_dto c 2 i 0)))))
				(_port(_int A 2 1 24(_ent (_in))))
				(_port(_int B 2 1 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 25(_array -1((_dto c 3 i 0)))))
				(_port(_int Y 3 1 25(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 30(_ent)))
				(_port(_int clk -1 1 32(_ent (_in))))
				(_port(_int rst -1 1 32(_ent (_in))))
				(_port(_int ena -1 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int D 2 1 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 34(_array -1((_dto c 5 i 0)))))
				(_port(_int Q 3 1 34(_ent (_out))))
			)
		)
	)
	(_inst UO 1 41(_comp adder_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((A)(As))
			((B)(mux_0))
			((Y)(Ys))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 48(_comp reg_nbits)
		(_gen
			((N)((i 16)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ena)(ena))
			((D)(Ys))
			((Q)(As))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 16)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int ena -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int vd -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Count 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int mux_0 1 1 39(_arch(_uni))))
		(_sig(_int As 1 1 39(_arch(_uni))))
		(_sig(_int Ys 1 1 39(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 1 57(_assignment(_trgt(5))(_sens(3)))))
			(line__59(_arch 1 1 59(_assignment(_alias((Count)(As)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . structural 6 -1)
)
V 000050 55 1325          1667870684151 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667870684152 2022.11.07 19:24:44)
	(_source(\../src/counter_up_down/reg_nbits.vhd\))
	(_parameters tan)
	(_code a2a6a1f5a5f5f1b7f5f2e7f8f1a4aba5a6a5a1a5a0)
	(_ent
		(_time 1667870619346)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2((_dto i 15 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
V 000052 55 1287          1667870684163 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667870684164 2022.11.07 19:24:44)
	(_source(\../src/counter_up_down/adder_n_bits.vhd\))
	(_parameters tan)
	(_code b2b7b2e6b4e5e2a4b6b0a0ebb5b4e7b4b0b4bbb5b6)
	(_ent
		(_time 1667870619369)
	)
	(_object
		(_gen(_int N -1 0 7 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
