// Seed: 1874485686
module module_0 ();
  always @(negedge 1'h0 & 1) id_0 = id_0 | 1;
  tri1 id_1;
  assign id_1[1] = id_0;
  logic id_2;
  always @(posedge 1 or negedge id_2) id_2 = id_2;
  assign id_1[1'b0] = id_1;
  type_8 id_3 (.id_0());
  logic id_4 = 1;
  wire  id_5;
  assign id_5[1&1 : 1] = id_5;
endmodule
