
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401738 <.init>:
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401c60 <wcrtomb@plt+0x60>
  401744:	ldp	x29, x30, [sp], #16
  401748:	ret

Disassembly of section .plt:

0000000000401750 <mbrtowc@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 427000 <error@@Base+0x25254>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <mbrtowc@plt>:
  401770:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <memcpy@plt>:
  401780:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <memmove@plt>:
  401790:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <fputs@plt>:
  4017c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <perror@plt>:
  4017e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <wctype@plt>:
  4017f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <remove@plt>:
  401800:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <sprintf@plt>:
  401810:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <putc@plt>:
  401820:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <iswcntrl@plt>:
  401830:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <qsort@plt>:
  401840:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <__ctype_tolower_loc@plt>:
  401850:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <nl_langinfo@plt>:
  401880:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fopen@plt>:
  401890:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <iswctype@plt>:
  4018a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <wcwidth@plt>:
  4018c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <open@plt>:
  4018d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <popen@plt>:
  4018e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <strncmp@plt>:
  4018f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <bindtextdomain@plt>:
  401900:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <__libc_start_main@plt>:
  401910:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <calloc@plt>:
  401930:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <bcmp@plt>:
  401940:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <__ctype_toupper_loc@plt>:
  401960:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <argz_add@plt>:
  401970:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <strerror@plt>:
  401990:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <close@plt>:
  4019a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <strrchr@plt>:
  4019b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <__gmon_start__@plt>:
  4019c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <btowc@plt>:
  4019d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <fseek@plt>:
  4019e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <abort@plt>:
  4019f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <mbsinit@plt>:
  401a00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <feof@plt>:
  401a10:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <puts@plt>:
  401a20:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <memcmp@plt>:
  401a30:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <textdomain@plt>:
  401a40:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <getopt_long@plt>:
  401a50:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <argz_count@plt>:
  401a60:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strcmp@plt>:
  401a70:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <__ctype_b_loc@plt>:
  401a80:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <fread@plt>:
  401a90:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <free@plt>:
  401aa0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <__ctype_get_mb_cur_max@plt>:
  401ab0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <freopen@plt>:
  401ac0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <fwrite@plt>:
  401ae0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <strcpy@plt>:
  401af0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <strncat@plt>:
  401b00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <memchr@plt>:
  401b10:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <iswalnum@plt>:
  401b20:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <strstr@plt>:
  401b30:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <dcgettext@plt>:
  401b40:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <pclose@plt>:
  401b50:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <towupper@plt>:
  401b60:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <vfprintf@plt>:
  401b70:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <printf@plt>:
  401b80:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <putchar@plt>:
  401bc0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <towlower@plt>:
  401bd0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <fprintf@plt>:
  401be0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

0000000000401bf0 <setlocale@plt>:
  401bf0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #576]
  401bf8:	add	x16, x16, #0x240
  401bfc:	br	x17

0000000000401c00 <wcrtomb@plt>:
  401c00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #584]
  401c08:	add	x16, x16, #0x248
  401c0c:	br	x17

Disassembly of section .text:

0000000000401c10 <error@@Base-0x19c>:
  401c10:	mov	x29, #0x0                   	// #0
  401c14:	mov	x30, #0x0                   	// #0
  401c18:	mov	x5, x0
  401c1c:	ldr	x1, [sp]
  401c20:	add	x2, sp, #0x8
  401c24:	mov	x6, sp
  401c28:	movz	x0, #0x0, lsl #48
  401c2c:	movk	x0, #0x0, lsl #32
  401c30:	movk	x0, #0x40, lsl #16
  401c34:	movk	x0, #0x3420
  401c38:	movz	x3, #0x0, lsl #48
  401c3c:	movk	x3, #0x0, lsl #32
  401c40:	movk	x3, #0x41, lsl #16
  401c44:	movk	x3, #0x5c88
  401c48:	movz	x4, #0x0, lsl #48
  401c4c:	movk	x4, #0x0, lsl #32
  401c50:	movk	x4, #0x41, lsl #16
  401c54:	movk	x4, #0x5d08
  401c58:	bl	401910 <__libc_start_main@plt>
  401c5c:	bl	4019f0 <abort@plt>
  401c60:	adrp	x0, 427000 <error@@Base+0x25254>
  401c64:	ldr	x0, [x0, #4064]
  401c68:	cbz	x0, 401c70 <wcrtomb@plt+0x70>
  401c6c:	b	4019c0 <__gmon_start__@plt>
  401c70:	ret
  401c74:	nop
  401c78:	adrp	x0, 428000 <error@@Base+0x26254>
  401c7c:	add	x0, x0, #0x678
  401c80:	adrp	x1, 428000 <error@@Base+0x26254>
  401c84:	add	x1, x1, #0x678
  401c88:	cmp	x1, x0
  401c8c:	b.eq	401ca4 <wcrtomb@plt+0xa4>  // b.none
  401c90:	adrp	x1, 415000 <error@@Base+0x13254>
  401c94:	ldr	x1, [x1, #3368]
  401c98:	cbz	x1, 401ca4 <wcrtomb@plt+0xa4>
  401c9c:	mov	x16, x1
  401ca0:	br	x16
  401ca4:	ret
  401ca8:	adrp	x0, 428000 <error@@Base+0x26254>
  401cac:	add	x0, x0, #0x678
  401cb0:	adrp	x1, 428000 <error@@Base+0x26254>
  401cb4:	add	x1, x1, #0x678
  401cb8:	sub	x1, x1, x0
  401cbc:	lsr	x2, x1, #63
  401cc0:	add	x1, x2, x1, asr #3
  401cc4:	cmp	xzr, x1, asr #1
  401cc8:	asr	x1, x1, #1
  401ccc:	b.eq	401ce4 <wcrtomb@plt+0xe4>  // b.none
  401cd0:	adrp	x2, 415000 <error@@Base+0x13254>
  401cd4:	ldr	x2, [x2, #3376]
  401cd8:	cbz	x2, 401ce4 <wcrtomb@plt+0xe4>
  401cdc:	mov	x16, x2
  401ce0:	br	x16
  401ce4:	ret
  401ce8:	stp	x29, x30, [sp, #-32]!
  401cec:	mov	x29, sp
  401cf0:	str	x19, [sp, #16]
  401cf4:	adrp	x19, 428000 <error@@Base+0x26254>
  401cf8:	ldrb	w0, [x19, #1688]
  401cfc:	cbnz	w0, 401d0c <wcrtomb@plt+0x10c>
  401d00:	bl	401c78 <wcrtomb@plt+0x78>
  401d04:	mov	w0, #0x1                   	// #1
  401d08:	strb	w0, [x19, #1688]
  401d0c:	ldr	x19, [sp, #16]
  401d10:	ldp	x29, x30, [sp], #32
  401d14:	ret
  401d18:	b	401ca8 <wcrtomb@plt+0xa8>
  401d1c:	sub	sp, sp, #0x50
  401d20:	stp	x22, x21, [sp, #48]
  401d24:	adrp	x22, 428000 <error@@Base+0x26254>
  401d28:	ldr	x8, [x22, #1656]
  401d2c:	stp	x20, x19, [sp, #64]
  401d30:	mov	x20, x2
  401d34:	mov	x21, x1
  401d38:	adrp	x1, 415000 <error@@Base+0x13254>
  401d3c:	adrp	x2, 417000 <error@@Base+0x15254>
  401d40:	mov	x19, x0
  401d44:	add	x1, x1, #0xf1d
  401d48:	add	x2, x2, #0x1b0
  401d4c:	mov	x0, x8
  401d50:	stp	x29, x30, [sp, #32]
  401d54:	add	x29, sp, #0x20
  401d58:	bl	401be0 <fprintf@plt>
  401d5c:	cbz	x21, 401d74 <wcrtomb@plt+0x174>
  401d60:	ldr	x0, [x22, #1656]
  401d64:	adrp	x1, 415000 <error@@Base+0x13254>
  401d68:	add	x1, x1, #0xf1d
  401d6c:	mov	x2, x21
  401d70:	bl	401be0 <fprintf@plt>
  401d74:	ldp	q1, q0, [x20]
  401d78:	ldr	x0, [x22, #1656]
  401d7c:	mov	x2, sp
  401d80:	mov	x1, x19
  401d84:	stp	q1, q0, [sp]
  401d88:	bl	401b70 <vfprintf@plt>
  401d8c:	ldr	x1, [x22, #1656]
  401d90:	mov	w0, #0xa                   	// #10
  401d94:	bl	401820 <putc@plt>
  401d98:	ldp	x20, x19, [sp, #64]
  401d9c:	ldp	x22, x21, [sp, #48]
  401da0:	ldp	x29, x30, [sp, #32]
  401da4:	add	sp, sp, #0x50
  401da8:	ret

0000000000401dac <error@@Base>:
  401dac:	sub	sp, sp, #0x150
  401db0:	stp	x29, x30, [sp, #288]
  401db4:	add	x29, sp, #0x120
  401db8:	mov	x8, #0xffffffffffffffc8    	// #-56
  401dbc:	mov	x9, sp
  401dc0:	add	x10, sp, #0x88
  401dc4:	movk	x8, #0xff80, lsl #32
  401dc8:	add	x11, x29, #0x30
  401dcc:	add	x9, x9, #0x80
  401dd0:	add	x10, x10, #0x38
  401dd4:	stp	x20, x19, [sp, #320]
  401dd8:	adrp	x20, 428000 <error@@Base+0x26254>
  401ddc:	stp	x9, x8, [x29, #-48]
  401de0:	stp	x11, x10, [x29, #-64]
  401de4:	mov	x19, x0
  401de8:	stp	q0, q1, [sp]
  401dec:	ldr	x0, [x20, #1656]
  401df0:	ldp	q0, q1, [x29, #-64]
  401df4:	stp	x1, x2, [sp, #136]
  401df8:	adrp	x1, 415000 <error@@Base+0x13254>
  401dfc:	adrp	x2, 417000 <error@@Base+0x15254>
  401e00:	add	x1, x1, #0xf1d
  401e04:	add	x2, x2, #0x1b0
  401e08:	str	x28, [sp, #304]
  401e0c:	stp	x3, x4, [sp, #152]
  401e10:	stp	x5, x6, [sp, #168]
  401e14:	str	x7, [sp, #184]
  401e18:	stp	q2, q3, [sp, #32]
  401e1c:	stp	q4, q5, [sp, #64]
  401e20:	stp	q6, q7, [sp, #96]
  401e24:	stp	q0, q1, [x29, #-96]
  401e28:	bl	401be0 <fprintf@plt>
  401e2c:	ldp	q0, q1, [x29, #-96]
  401e30:	ldr	x0, [x20, #1656]
  401e34:	sub	x2, x29, #0x20
  401e38:	mov	x1, x19
  401e3c:	stp	q0, q1, [x29, #-32]
  401e40:	bl	401b70 <vfprintf@plt>
  401e44:	ldr	x1, [x20, #1656]
  401e48:	mov	w0, #0xa                   	// #10
  401e4c:	bl	401820 <putc@plt>
  401e50:	ldp	x20, x19, [sp, #320]
  401e54:	ldr	x28, [sp, #304]
  401e58:	ldp	x29, x30, [sp, #288]
  401e5c:	add	sp, sp, #0x150
  401e60:	ret
  401e64:	sub	sp, sp, #0x150
  401e68:	stp	x29, x30, [sp, #288]
  401e6c:	add	x29, sp, #0x120
  401e70:	mov	x8, #0xffffffffffffffc8    	// #-56
  401e74:	mov	x9, sp
  401e78:	add	x10, sp, #0x88
  401e7c:	movk	x8, #0xff80, lsl #32
  401e80:	add	x11, x29, #0x30
  401e84:	add	x9, x9, #0x80
  401e88:	add	x10, x10, #0x38
  401e8c:	stp	x28, x21, [sp, #304]
  401e90:	adrp	x21, 428000 <error@@Base+0x26254>
  401e94:	stp	x9, x8, [x29, #-48]
  401e98:	stp	x11, x10, [x29, #-64]
  401e9c:	stp	x20, x19, [sp, #320]
  401ea0:	mov	x19, x0
  401ea4:	stp	q0, q1, [sp]
  401ea8:	ldr	x0, [x21, #1656]
  401eac:	ldp	q0, q1, [x29, #-64]
  401eb0:	adrp	x20, 415000 <error@@Base+0x13254>
  401eb4:	stp	x1, x2, [sp, #136]
  401eb8:	add	x20, x20, #0xf1d
  401ebc:	adrp	x2, 417000 <error@@Base+0x15254>
  401ec0:	add	x2, x2, #0x1b0
  401ec4:	mov	x1, x20
  401ec8:	stp	x3, x4, [sp, #152]
  401ecc:	stp	x5, x6, [sp, #168]
  401ed0:	str	x7, [sp, #184]
  401ed4:	stp	q2, q3, [sp, #32]
  401ed8:	stp	q4, q5, [sp, #64]
  401edc:	stp	q6, q7, [sp, #96]
  401ee0:	stp	q0, q1, [x29, #-96]
  401ee4:	bl	401be0 <fprintf@plt>
  401ee8:	ldr	x0, [x21, #1656]
  401eec:	adrp	x2, 415000 <error@@Base+0x13254>
  401ef0:	add	x2, x2, #0xf22
  401ef4:	mov	x1, x20
  401ef8:	bl	401be0 <fprintf@plt>
  401efc:	ldp	q0, q1, [x29, #-96]
  401f00:	ldr	x0, [x21, #1656]
  401f04:	sub	x2, x29, #0x20
  401f08:	mov	x1, x19
  401f0c:	stp	q0, q1, [x29, #-32]
  401f10:	bl	401b70 <vfprintf@plt>
  401f14:	ldr	x1, [x21, #1656]
  401f18:	mov	w0, #0xa                   	// #10
  401f1c:	bl	401820 <putc@plt>
  401f20:	ldp	x20, x19, [sp, #320]
  401f24:	ldp	x28, x21, [sp, #304]
  401f28:	ldp	x29, x30, [sp, #288]
  401f2c:	add	sp, sp, #0x150
  401f30:	ret
  401f34:	sub	sp, sp, #0x120
  401f38:	stp	x29, x30, [sp, #256]
  401f3c:	add	x29, sp, #0x100
  401f40:	mov	x8, #0xffffffffffffffc8    	// #-56
  401f44:	mov	x9, sp
  401f48:	sub	x10, x29, #0x78
  401f4c:	movk	x8, #0xff80, lsl #32
  401f50:	add	x11, x29, #0x20
  401f54:	add	x9, x9, #0x80
  401f58:	add	x10, x10, #0x38
  401f5c:	stp	x9, x8, [x29, #-16]
  401f60:	stp	x11, x10, [x29, #-32]
  401f64:	stp	x1, x2, [x29, #-120]
  401f68:	stp	x3, x4, [x29, #-104]
  401f6c:	stp	x5, x6, [x29, #-88]
  401f70:	stur	x7, [x29, #-72]
  401f74:	stp	q0, q1, [sp]
  401f78:	ldp	q0, q1, [x29, #-32]
  401f7c:	sub	x2, x29, #0x40
  401f80:	mov	x1, xzr
  401f84:	str	x28, [sp, #272]
  401f88:	stp	q2, q3, [sp, #32]
  401f8c:	stp	q4, q5, [sp, #64]
  401f90:	stp	q6, q7, [sp, #96]
  401f94:	stp	q0, q1, [x29, #-64]
  401f98:	bl	401d1c <wcrtomb@plt+0x11c>
  401f9c:	mov	w0, #0x1                   	// #1
  401fa0:	bl	4017d0 <exit@plt>
  401fa4:	stp	x29, x30, [sp, #-80]!
  401fa8:	str	x25, [sp, #16]
  401fac:	stp	x24, x23, [sp, #32]
  401fb0:	stp	x22, x21, [sp, #48]
  401fb4:	stp	x20, x19, [sp, #64]
  401fb8:	mov	x29, sp
  401fbc:	mov	x19, x2
  401fc0:	mov	x20, x1
  401fc4:	mov	x21, x0
  401fc8:	bl	4017b0 <strlen@plt>
  401fcc:	mov	x22, x0
  401fd0:	mov	x0, x20
  401fd4:	bl	4017b0 <strlen@plt>
  401fd8:	mov	x23, x0
  401fdc:	mov	x0, x19
  401fe0:	bl	4017b0 <strlen@plt>
  401fe4:	mov	x24, x0
  401fe8:	add	w8, w23, w22
  401fec:	add	w8, w8, w24
  401ff0:	add	w8, w8, #0x1
  401ff4:	sxtw	x0, w8
  401ff8:	bl	4060d0 <error@@Base+0x4324>
  401ffc:	mov	x1, x21
  402000:	mov	x25, x0
  402004:	bl	401af0 <strcpy@plt>
  402008:	add	x0, x0, w22, sxtw
  40200c:	mov	x1, x20
  402010:	bl	401af0 <strcpy@plt>
  402014:	add	x0, x0, w23, sxtw
  402018:	mov	x1, x19
  40201c:	bl	401af0 <strcpy@plt>
  402020:	strb	wzr, [x0, w24, sxtw]
  402024:	mov	x0, x25
  402028:	ldp	x20, x19, [sp, #64]
  40202c:	ldp	x22, x21, [sp, #48]
  402030:	ldp	x24, x23, [sp, #32]
  402034:	ldr	x25, [sp, #16]
  402038:	ldp	x29, x30, [sp], #80
  40203c:	ret
  402040:	stp	x29, x30, [sp, #-48]!
  402044:	add	w8, w1, #0x1
  402048:	stp	x20, x19, [sp, #32]
  40204c:	mov	x20, x0
  402050:	sxtw	x0, w8
  402054:	str	x21, [sp, #16]
  402058:	mov	x29, sp
  40205c:	mov	w19, w1
  402060:	bl	4060d0 <error@@Base+0x4324>
  402064:	cmp	w19, #0x1
  402068:	mov	x21, x0
  40206c:	b.lt	402080 <error@@Base+0x2d4>  // b.tstop
  402070:	mov	w2, w19
  402074:	mov	x0, x21
  402078:	mov	x1, x20
  40207c:	bl	401780 <memcpy@plt>
  402080:	strb	wzr, [x21, w19, sxtw]
  402084:	mov	x0, x21
  402088:	ldp	x20, x19, [sp, #32]
  40208c:	ldr	x21, [sp, #16]
  402090:	ldp	x29, x30, [sp], #48
  402094:	ret
  402098:	stp	x29, x30, [sp, #-32]!
  40209c:	stp	x20, x19, [sp, #16]
  4020a0:	mov	x29, sp
  4020a4:	mov	x19, x0
  4020a8:	bl	401ba0 <__errno_location@plt>
  4020ac:	ldr	w8, [x0]
  4020b0:	cbnz	w8, 4020d0 <error@@Base+0x324>
  4020b4:	adrp	x1, 415000 <error@@Base+0x13254>
  4020b8:	add	x1, x1, #0xf2a
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	mov	x0, xzr
  4020c4:	bl	401b40 <dcgettext@plt>
  4020c8:	mov	x1, x19
  4020cc:	bl	401f34 <error@@Base+0x188>
  4020d0:	adrp	x1, 415000 <error@@Base+0x13254>
  4020d4:	mov	x20, x0
  4020d8:	add	x1, x1, #0xf39
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	mov	x0, xzr
  4020e4:	bl	401b40 <dcgettext@plt>
  4020e8:	ldr	w8, [x20]
  4020ec:	mov	x20, x0
  4020f0:	mov	w0, w8
  4020f4:	bl	401990 <strerror@plt>
  4020f8:	mov	x1, x0
  4020fc:	mov	x0, x20
  402100:	mov	x2, x19
  402104:	bl	401f34 <error@@Base+0x188>
  402108:	stp	x29, x30, [sp, #-48]!
  40210c:	stp	x22, x21, [sp, #16]
  402110:	stp	x20, x19, [sp, #32]
  402114:	mov	x8, x0
  402118:	ldrb	w9, [x8], #1
  40211c:	mov	x29, sp
  402120:	cmp	w9, #0x2a
  402124:	csel	x8, x8, x0, eq  // eq = none
  402128:	sub	x19, x8, #0x1
  40212c:	ldrb	w9, [x19, #1]!
  402130:	cmp	w9, #0x20
  402134:	b.eq	40212c <error@@Base+0x380>  // b.none
  402138:	mov	x8, x19
  40213c:	ands	w9, w9, #0xff
  402140:	b.eq	402158 <error@@Base+0x3ac>  // b.none
  402144:	cmp	w9, #0x3a
  402148:	b.eq	402158 <error@@Base+0x3ac>  // b.none
  40214c:	ldrb	w9, [x8, #1]!
  402150:	ands	w9, w9, #0xff
  402154:	b.ne	402144 <error@@Base+0x398>  // b.any
  402158:	sub	x22, x8, x19
  40215c:	lsl	x21, x22, #32
  402160:	mov	x8, #0x100000000           	// #4294967296
  402164:	add	x8, x21, x8
  402168:	asr	x0, x8, #32
  40216c:	bl	4060d0 <error@@Base+0x4324>
  402170:	cmp	w22, #0x1
  402174:	mov	x20, x0
  402178:	b.lt	40218c <error@@Base+0x3e0>  // b.tstop
  40217c:	and	x2, x22, #0xffffffff
  402180:	mov	x0, x20
  402184:	mov	x1, x19
  402188:	bl	401780 <memcpy@plt>
  40218c:	asr	x8, x21, #32
  402190:	strb	wzr, [x20, x8]
  402194:	mov	x0, x20
  402198:	ldp	x20, x19, [sp, #32]
  40219c:	ldp	x22, x21, [sp, #16]
  4021a0:	ldp	x29, x30, [sp], #48
  4021a4:	ret
  4021a8:	stp	x29, x30, [sp, #-48]!
  4021ac:	stp	x22, x21, [sp, #16]
  4021b0:	stp	x20, x19, [sp, #32]
  4021b4:	mov	x8, x0
  4021b8:	ldrb	w9, [x8], #1
  4021bc:	mov	x29, sp
  4021c0:	cmp	w9, #0x2a
  4021c4:	csel	x8, x8, x0, eq  // eq = none
  4021c8:	ldrb	w9, [x8], #1
  4021cc:	cmp	w9, #0x20
  4021d0:	b.eq	4021c8 <error@@Base+0x41c>  // b.none
  4021d4:	mov	x11, #0x401                 	// #1025
  4021d8:	mov	w10, #0x1                   	// #1
  4021dc:	movk	x11, #0x400, lsl #48
  4021e0:	b	4021e8 <error@@Base+0x43c>
  4021e4:	ldrb	w9, [x8], #1
  4021e8:	and	w12, w9, #0xff
  4021ec:	cmp	w12, #0x3a
  4021f0:	and	x12, x9, #0xff
  4021f4:	b.hi	4021e4 <error@@Base+0x438>  // b.pmore
  4021f8:	lsl	x12, x10, x12
  4021fc:	tst	x12, x11
  402200:	b.eq	4021e4 <error@@Base+0x438>  // b.none
  402204:	and	w9, w9, #0xff
  402208:	sub	x10, x8, #0x1
  40220c:	cmp	w9, #0x3a
  402210:	csel	x8, x8, x10, eq  // eq = none
  402214:	add	x19, x8, #0x1
  402218:	b	402220 <error@@Base+0x474>
  40221c:	add	x19, x19, #0x1
  402220:	ldurb	w8, [x19, #-1]
  402224:	cmp	w8, #0x9
  402228:	b.eq	40221c <error@@Base+0x470>  // b.none
  40222c:	cmp	w8, #0x20
  402230:	b.eq	40221c <error@@Base+0x470>  // b.none
  402234:	cmp	w8, #0x28
  402238:	b.ne	402264 <error@@Base+0x4b8>  // b.any
  40223c:	mov	x8, x19
  402240:	ldrb	w9, [x8]
  402244:	cbz	w9, 402264 <error@@Base+0x4b8>
  402248:	cmp	w9, #0xa
  40224c:	b.eq	402264 <error@@Base+0x4b8>  // b.none
  402250:	cmp	w9, #0x29
  402254:	b.eq	402280 <error@@Base+0x4d4>  // b.none
  402258:	add	x8, x8, #0x1
  40225c:	ldrb	w9, [x8]
  402260:	cbnz	w9, 402248 <error@@Base+0x49c>
  402264:	adrp	x20, 415000 <error@@Base+0x13254>
  402268:	add	x20, x20, #0xf43
  40226c:	mov	x0, x20
  402270:	ldp	x20, x19, [sp, #32]
  402274:	ldp	x22, x21, [sp, #16]
  402278:	ldp	x29, x30, [sp], #48
  40227c:	ret
  402280:	sub	x22, x8, x19
  402284:	lsl	x21, x22, #32
  402288:	mov	x8, #0x100000000           	// #4294967296
  40228c:	add	x8, x21, x8
  402290:	asr	x0, x8, #32
  402294:	bl	4060d0 <error@@Base+0x4324>
  402298:	cmp	w22, #0x1
  40229c:	mov	x20, x0
  4022a0:	b.lt	4022b4 <error@@Base+0x508>  // b.tstop
  4022a4:	and	x2, x22, #0xffffffff
  4022a8:	mov	x0, x20
  4022ac:	mov	x1, x19
  4022b0:	bl	401780 <memcpy@plt>
  4022b4:	asr	x8, x21, #32
  4022b8:	strb	wzr, [x20, x8]
  4022bc:	b	40226c <error@@Base+0x4c0>
  4022c0:	stp	x29, x30, [sp, #-32]!
  4022c4:	adrp	x8, 428000 <error@@Base+0x26254>
  4022c8:	str	x19, [sp, #16]
  4022cc:	ldr	x19, [x8, #1656]
  4022d0:	adrp	x1, 415000 <error@@Base+0x13254>
  4022d4:	add	x1, x1, #0xf4a
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	mov	x29, sp
  4022e4:	bl	401b40 <dcgettext@plt>
  4022e8:	adrp	x2, 417000 <error@@Base+0x15254>
  4022ec:	mov	x1, x0
  4022f0:	add	x2, x2, #0x1b0
  4022f4:	mov	x0, x19
  4022f8:	bl	401be0 <fprintf@plt>
  4022fc:	mov	w0, #0x1                   	// #1
  402300:	bl	4017d0 <exit@plt>
  402304:	stp	x29, x30, [sp, #-16]!
  402308:	adrp	x1, 415000 <error@@Base+0x13254>
  40230c:	add	x1, x1, #0xf7c
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	mov	x29, sp
  40231c:	bl	401b40 <dcgettext@plt>
  402320:	adrp	x1, 417000 <error@@Base+0x15254>
  402324:	add	x1, x1, #0x1b0
  402328:	bl	401b80 <printf@plt>
  40232c:	mov	w0, #0xa                   	// #10
  402330:	bl	401bc0 <putchar@plt>
  402334:	adrp	x1, 415000 <error@@Base+0x13254>
  402338:	add	x1, x1, #0xfaa
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401b40 <dcgettext@plt>
  402348:	bl	401a20 <puts@plt>
  40234c:	adrp	x1, 415000 <error@@Base+0x13254>
  402350:	add	x1, x1, #0xfef
  402354:	mov	w2, #0x5                   	// #5
  402358:	mov	x0, xzr
  40235c:	bl	401b40 <dcgettext@plt>
  402360:	bl	401a20 <puts@plt>
  402364:	mov	w0, #0xa                   	// #10
  402368:	bl	401bc0 <putchar@plt>
  40236c:	adrp	x1, 416000 <error@@Base+0x14254>
  402370:	add	x1, x1, #0x69
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	bl	401b40 <dcgettext@plt>
  402380:	bl	401a20 <puts@plt>
  402384:	adrp	x1, 416000 <error@@Base+0x14254>
  402388:	add	x1, x1, #0x16c
  40238c:	mov	w2, #0x5                   	// #5
  402390:	mov	x0, xzr
  402394:	bl	401b40 <dcgettext@plt>
  402398:	bl	401a20 <puts@plt>
  40239c:	adrp	x1, 416000 <error@@Base+0x14254>
  4023a0:	add	x1, x1, #0x402
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	bl	401b40 <dcgettext@plt>
  4023b0:	bl	401a20 <puts@plt>
  4023b4:	adrp	x1, 416000 <error@@Base+0x14254>
  4023b8:	add	x1, x1, #0x5f3
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	mov	x0, xzr
  4023c4:	bl	401b40 <dcgettext@plt>
  4023c8:	bl	401a20 <puts@plt>
  4023cc:	adrp	x1, 416000 <error@@Base+0x14254>
  4023d0:	add	x1, x1, #0x74d
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	mov	x0, xzr
  4023dc:	bl	401b40 <dcgettext@plt>
  4023e0:	bl	401a20 <puts@plt>
  4023e4:	adrp	x1, 416000 <error@@Base+0x14254>
  4023e8:	add	x1, x1, #0x8ad
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	mov	x0, xzr
  4023f4:	bl	401b40 <dcgettext@plt>
  4023f8:	bl	401a20 <puts@plt>
  4023fc:	adrp	x1, 416000 <error@@Base+0x14254>
  402400:	add	x1, x1, #0xc4b
  402404:	mov	w2, #0x5                   	// #5
  402408:	mov	x0, xzr
  40240c:	bl	401b40 <dcgettext@plt>
  402410:	bl	401a20 <puts@plt>
  402414:	mov	w0, #0xa                   	// #10
  402418:	bl	401bc0 <putchar@plt>
  40241c:	adrp	x1, 416000 <error@@Base+0x14254>
  402420:	add	x1, x1, #0xce2
  402424:	mov	w2, #0x5                   	// #5
  402428:	mov	x0, xzr
  40242c:	bl	401b40 <dcgettext@plt>
  402430:	ldp	x29, x30, [sp], #16
  402434:	b	401a20 <puts@plt>
  402438:	sub	sp, sp, #0x60
  40243c:	stp	x29, x30, [sp, #32]
  402440:	add	x29, sp, #0x20
  402444:	stp	x22, x21, [sp, #64]
  402448:	mov	x21, x1
  40244c:	cmp	x2, #0x0
  402450:	sub	x8, x29, #0x8
  402454:	adrp	x1, 417000 <error@@Base+0x15254>
  402458:	stp	x24, x23, [sp, #48]
  40245c:	csel	x23, x8, x2, eq  // eq = none
  402460:	add	x1, x1, #0x956
  402464:	stp	x20, x19, [sp, #80]
  402468:	mov	x20, x3
  40246c:	mov	x22, x0
  402470:	str	x0, [x23]
  402474:	bl	401890 <fopen@plt>
  402478:	mov	x19, x0
  40247c:	cbnz	x0, 402604 <error@@Base+0x858>
  402480:	mov	w24, #0x672e                	// #26414
  402484:	mov	x0, x22
  402488:	movk	w24, #0x7a, lsl #16
  40248c:	bl	4017b0 <strlen@plt>
  402490:	mov	x19, x0
  402494:	add	w8, w19, #0x4
  402498:	sxtw	x0, w8
  40249c:	bl	4060d0 <error@@Base+0x4324>
  4024a0:	mov	x1, x22
  4024a4:	bl	401af0 <strcpy@plt>
  4024a8:	adrp	x1, 417000 <error@@Base+0x15254>
  4024ac:	add	x1, x1, #0x956
  4024b0:	str	w24, [x0, w19, sxtw]
  4024b4:	str	x0, [x23]
  4024b8:	bl	401890 <fopen@plt>
  4024bc:	mov	x19, x0
  4024c0:	cbnz	x0, 402604 <error@@Base+0x858>
  4024c4:	ldr	x0, [x23]
  4024c8:	bl	401aa0 <free@plt>
  4024cc:	mov	x0, x22
  4024d0:	bl	4017b0 <strlen@plt>
  4024d4:	mov	x19, x0
  4024d8:	add	w8, w19, #0x4
  4024dc:	sxtw	x0, w8
  4024e0:	bl	4060d0 <error@@Base+0x4324>
  4024e4:	mov	x1, x22
  4024e8:	bl	401af0 <strcpy@plt>
  4024ec:	mov	w8, #0x782e                	// #30766
  4024f0:	adrp	x1, 417000 <error@@Base+0x15254>
  4024f4:	movk	w8, #0x7a, lsl #16
  4024f8:	add	x1, x1, #0x956
  4024fc:	str	w8, [x0, w19, sxtw]
  402500:	str	x0, [x23]
  402504:	bl	401890 <fopen@plt>
  402508:	mov	x19, x0
  40250c:	cbnz	x0, 402604 <error@@Base+0x858>
  402510:	ldr	x0, [x23]
  402514:	bl	401aa0 <free@plt>
  402518:	mov	x0, x22
  40251c:	bl	4017b0 <strlen@plt>
  402520:	mov	x19, x0
  402524:	add	w8, w19, #0x5
  402528:	sxtw	x0, w8
  40252c:	bl	4060d0 <error@@Base+0x4324>
  402530:	mov	x1, x22
  402534:	bl	401af0 <strcpy@plt>
  402538:	mov	w9, #0x622e                	// #25134
  40253c:	adrp	x1, 417000 <error@@Base+0x15254>
  402540:	add	x8, x0, w19, sxtw
  402544:	movk	w9, #0x327a, lsl #16
  402548:	add	x1, x1, #0x956
  40254c:	str	w9, [x8]
  402550:	strb	wzr, [x8, #4]
  402554:	str	x0, [x23]
  402558:	bl	401890 <fopen@plt>
  40255c:	mov	x19, x0
  402560:	cbnz	x0, 402604 <error@@Base+0x858>
  402564:	ldr	x0, [x23]
  402568:	bl	401aa0 <free@plt>
  40256c:	mov	x0, x22
  402570:	bl	4017b0 <strlen@plt>
  402574:	mov	x19, x0
  402578:	add	w8, w19, #0x4
  40257c:	sxtw	x0, w8
  402580:	bl	4060d0 <error@@Base+0x4324>
  402584:	mov	x1, x22
  402588:	bl	401af0 <strcpy@plt>
  40258c:	adrp	x1, 417000 <error@@Base+0x15254>
  402590:	add	w8, w24, #0x500
  402594:	add	x1, x1, #0x956
  402598:	str	w8, [x0, w19, sxtw]
  40259c:	str	x0, [x23]
  4025a0:	bl	401890 <fopen@plt>
  4025a4:	mov	x19, x0
  4025a8:	cbnz	x0, 402604 <error@@Base+0x858>
  4025ac:	ldr	x0, [x23]
  4025b0:	bl	401aa0 <free@plt>
  4025b4:	mov	x0, x22
  4025b8:	bl	4017b0 <strlen@plt>
  4025bc:	mov	x19, x0
  4025c0:	add	w8, w19, #0x6
  4025c4:	sxtw	x0, w8
  4025c8:	bl	4060d0 <error@@Base+0x4324>
  4025cc:	mov	x1, x22
  4025d0:	bl	401af0 <strcpy@plt>
  4025d4:	mov	w9, #0x6c2e                	// #27694
  4025d8:	adrp	x1, 417000 <error@@Base+0x15254>
  4025dc:	add	x8, x0, w19, sxtw
  4025e0:	movk	w9, #0x6d7a, lsl #16
  4025e4:	mov	w10, #0x61                  	// #97
  4025e8:	add	x1, x1, #0x956
  4025ec:	str	w9, [x8]
  4025f0:	strh	w10, [x8, #4]
  4025f4:	str	x0, [x23]
  4025f8:	bl	401890 <fopen@plt>
  4025fc:	mov	x19, x0
  402600:	cbz	x0, 4028fc <error@@Base+0xb50>
  402604:	mov	x0, sp
  402608:	mov	w1, #0xd                   	// #13
  40260c:	mov	w2, #0x1                   	// #1
  402610:	mov	x3, x19
  402614:	bl	401a90 <fread@plt>
  402618:	cmp	w0, #0x1
  40261c:	b.eq	402684 <error@@Base+0x8d8>  // b.none
  402620:	cbnz	w0, 4026d0 <error@@Base+0x924>
  402624:	mov	x0, x19
  402628:	bl	401a10 <feof@plt>
  40262c:	cbz	x21, 4026d0 <error@@Base+0x924>
  402630:	cbz	w0, 4026d0 <error@@Base+0x924>
  402634:	mov	x0, x19
  402638:	bl	401870 <fclose@plt>
  40263c:	cbnz	w0, 402930 <error@@Base+0xb84>
  402640:	mov	x0, x22
  402644:	bl	401800 <remove@plt>
  402648:	cbnz	w0, 402930 <error@@Base+0xb84>
  40264c:	mov	x0, x22
  402650:	blr	x21
  402654:	ldr	x0, [x23]
  402658:	adrp	x1, 417000 <error@@Base+0x15254>
  40265c:	add	x1, x1, #0x956
  402660:	bl	401890 <fopen@plt>
  402664:	mov	x19, x0
  402668:	cbz	x0, 402934 <error@@Base+0xb88>
  40266c:	mov	x0, sp
  402670:	mov	w1, #0xd                   	// #13
  402674:	mov	w2, #0x1                   	// #1
  402678:	mov	x3, x19
  40267c:	bl	401a90 <fread@plt>
  402680:	cbz	w0, 402930 <error@@Base+0xb84>
  402684:	ldrb	w8, [sp]
  402688:	cmp	x20, #0x0
  40268c:	add	x9, sp, #0x10
  402690:	csel	x20, x9, x20, eq  // eq = none
  402694:	cmp	w8, #0x4b
  402698:	b.gt	4026e0 <error@@Base+0x934>
  40269c:	cmp	w8, #0x1f
  4026a0:	b.eq	402734 <error@@Base+0x988>  // b.none
  4026a4:	cmp	w8, #0x42
  4026a8:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  4026ac:	ldrb	w9, [sp, #1]
  4026b0:	cmp	w9, #0x5a
  4026b4:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  4026b8:	ldrb	w9, [sp, #2]
  4026bc:	cmp	w9, #0x68
  4026c0:	b.ne	402788 <error@@Base+0x9dc>  // b.any
  4026c4:	adrp	x8, 416000 <error@@Base+0x14254>
  4026c8:	add	x8, x8, #0xd96
  4026cc:	b	402864 <error@@Base+0xab8>
  4026d0:	bl	401ba0 <__errno_location@plt>
  4026d4:	mov	x19, xzr
  4026d8:	str	wzr, [x0]
  4026dc:	b	402934 <error@@Base+0xb88>
  4026e0:	cmp	w8, #0x4c
  4026e4:	b.eq	40274c <error@@Base+0x9a0>  // b.none
  4026e8:	cmp	w8, #0xfd
  4026ec:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  4026f0:	ldrb	w9, [sp, #1]
  4026f4:	cmp	w9, #0x37
  4026f8:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  4026fc:	ldrb	w9, [sp, #2]
  402700:	cmp	w9, #0x7a
  402704:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402708:	ldrb	w9, [sp, #3]
  40270c:	cmp	w9, #0x58
  402710:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402714:	ldrb	w9, [sp, #4]
  402718:	cmp	w9, #0x5a
  40271c:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402720:	ldrb	w9, [sp, #5]
  402724:	cbnz	w9, 4027a0 <error@@Base+0x9f4>
  402728:	adrp	x8, 416000 <error@@Base+0x14254>
  40272c:	add	x8, x8, #0xd7f
  402730:	b	402864 <error@@Base+0xab8>
  402734:	ldrb	w9, [sp, #1]
  402738:	cmp	w9, #0x8b
  40273c:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402740:	adrp	x8, 416000 <error@@Base+0x14254>
  402744:	add	x8, x8, #0xd91
  402748:	b	402864 <error@@Base+0xab8>
  40274c:	ldrb	w9, [sp, #1]
  402750:	cmp	w9, #0x5a
  402754:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402758:	ldrb	w9, [sp, #2]
  40275c:	cmp	w9, #0x49
  402760:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402764:	ldrb	w9, [sp, #3]
  402768:	cmp	w9, #0x50
  40276c:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402770:	ldrb	w9, [sp, #4]
  402774:	cmp	w9, #0x1
  402778:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  40277c:	adrp	x8, 416000 <error@@Base+0x14254>
  402780:	add	x8, x8, #0xda1
  402784:	b	402864 <error@@Base+0xab8>
  402788:	ldrb	w9, [sp, #2]
  40278c:	cmp	w9, #0x30
  402790:	b.ne	4027a0 <error@@Base+0x9f4>  // b.any
  402794:	adrp	x8, 416000 <error@@Base+0x14254>
  402798:	add	x8, x8, #0xd9c
  40279c:	b	402864 <error@@Base+0xab8>
  4027a0:	ldrb	w10, [sp, #9]
  4027a4:	cbnz	w10, 4027c0 <error@@Base+0xa14>
  4027a8:	ldrb	w9, [sp, #10]
  4027ac:	cbnz	w9, 4027c0 <error@@Base+0xa14>
  4027b0:	ldrb	w9, [sp, #11]
  4027b4:	cbnz	w9, 4027c0 <error@@Base+0xa14>
  4027b8:	ldrb	w9, [sp, #12]
  4027bc:	cbz	w9, 402854 <error@@Base+0xaa8>
  4027c0:	ldrb	w9, [sp, #5]
  4027c4:	cmp	w9, #0xff
  4027c8:	b.ne	402818 <error@@Base+0xa6c>  // b.any
  4027cc:	ldrb	w11, [sp, #6]
  4027d0:	cmp	w11, #0xff
  4027d4:	b.ne	402818 <error@@Base+0xa6c>  // b.any
  4027d8:	ldrb	w11, [sp, #7]
  4027dc:	cmp	w11, #0xff
  4027e0:	b.ne	402818 <error@@Base+0xa6c>  // b.any
  4027e4:	ldrb	w11, [sp, #8]
  4027e8:	and	w10, w11, w10
  4027ec:	cmp	w10, #0xff
  4027f0:	b.ne	402818 <error@@Base+0xa6c>  // b.any
  4027f4:	ldrb	w10, [sp, #10]
  4027f8:	cmp	w10, #0xff
  4027fc:	b.ne	402818 <error@@Base+0xa6c>  // b.any
  402800:	ldrb	w10, [sp, #11]
  402804:	cmp	w10, #0xff
  402808:	b.ne	402818 <error@@Base+0xa6c>  // b.any
  40280c:	ldrb	w10, [sp, #12]
  402810:	cmp	w10, #0xff
  402814:	b.eq	402854 <error@@Base+0xaa8>  // b.none
  402818:	cmp	w8, #0xff
  40281c:	b.ne	402860 <error@@Base+0xab4>  // b.any
  402820:	ldrb	w8, [sp, #1]
  402824:	cmp	w8, #0x4c
  402828:	b.ne	402860 <error@@Base+0xab4>  // b.any
  40282c:	ldrb	w8, [sp, #2]
  402830:	cmp	w8, #0x5a
  402834:	b.ne	402860 <error@@Base+0xab4>  // b.any
  402838:	ldrb	w8, [sp, #3]
  40283c:	cmp	w8, #0x4d
  402840:	b.ne	402860 <error@@Base+0xab4>  // b.any
  402844:	cbnz	w9, 402860 <error@@Base+0xab4>
  402848:	ldrb	w8, [sp, #4]
  40284c:	cmp	w8, #0x41
  402850:	b.ne	402860 <error@@Base+0xab4>  // b.any
  402854:	adrp	x8, 416000 <error@@Base+0x14254>
  402858:	add	x8, x8, #0xd8c
  40285c:	b	402864 <error@@Base+0xab8>
  402860:	mov	x8, xzr
  402864:	mov	x0, x19
  402868:	mov	x1, xzr
  40286c:	mov	w2, wzr
  402870:	str	x8, [x20]
  402874:	bl	4019e0 <fseek@plt>
  402878:	tbnz	w0, #31, 402930 <error@@Base+0xb84>
  40287c:	ldr	x21, [x20]
  402880:	cbz	x21, 402934 <error@@Base+0xb88>
  402884:	mov	x0, x21
  402888:	bl	4017b0 <strlen@plt>
  40288c:	mov	x22, x0
  402890:	add	w8, w22, #0x4
  402894:	sxtw	x0, w8
  402898:	bl	4060d0 <error@@Base+0x4324>
  40289c:	mov	x1, x21
  4028a0:	mov	x20, x0
  4028a4:	bl	401af0 <strcpy@plt>
  4028a8:	mov	w8, #0x2d20                	// #11552
  4028ac:	movk	w8, #0x64, lsl #16
  4028b0:	str	w8, [x0, w22, sxtw]
  4028b4:	mov	x0, x19
  4028b8:	bl	401870 <fclose@plt>
  4028bc:	tbnz	w0, #31, 402930 <error@@Base+0xb84>
  4028c0:	adrp	x8, 428000 <error@@Base+0x26254>
  4028c4:	ldr	x0, [x23]
  4028c8:	ldr	x2, [x8, #1680]
  4028cc:	adrp	x1, 417000 <error@@Base+0x15254>
  4028d0:	add	x1, x1, #0x956
  4028d4:	bl	401ac0 <freopen@plt>
  4028d8:	cbz	x0, 402930 <error@@Base+0xb84>
  4028dc:	adrp	x1, 417000 <error@@Base+0x15254>
  4028e0:	add	x1, x1, #0x956
  4028e4:	mov	x0, x20
  4028e8:	bl	4018e0 <popen@plt>
  4028ec:	mov	x19, x0
  4028f0:	cbnz	x0, 402934 <error@@Base+0xb88>
  4028f4:	str	x20, [x23]
  4028f8:	b	402934 <error@@Base+0xb88>
  4028fc:	ldr	x0, [x23]
  402900:	bl	401aa0 <free@plt>
  402904:	str	x22, [x23]
  402908:	cbz	x21, 402930 <error@@Base+0xb84>
  40290c:	mov	x0, x22
  402910:	blr	x21
  402914:	ldr	x0, [x23]
  402918:	adrp	x1, 417000 <error@@Base+0x15254>
  40291c:	add	x1, x1, #0x956
  402920:	bl	401890 <fopen@plt>
  402924:	mov	x19, x0
  402928:	cbnz	x0, 402604 <error@@Base+0x858>
  40292c:	b	402934 <error@@Base+0xb88>
  402930:	mov	x19, xzr
  402934:	mov	x0, x19
  402938:	ldp	x20, x19, [sp, #80]
  40293c:	ldp	x22, x21, [sp, #64]
  402940:	ldp	x24, x23, [sp, #48]
  402944:	ldp	x29, x30, [sp, #32]
  402948:	add	sp, sp, #0x60
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-64]!
  402954:	stp	x24, x23, [sp, #16]
  402958:	mov	x24, x0
  40295c:	mov	w0, #0x2000                	// #8192
  402960:	stp	x22, x21, [sp, #32]
  402964:	stp	x20, x19, [sp, #48]
  402968:	mov	x29, sp
  40296c:	mov	x21, x4
  402970:	mov	x22, x3
  402974:	mov	x23, x2
  402978:	mov	x19, x1
  40297c:	bl	4060d0 <error@@Base+0x4324>
  402980:	mov	x20, x0
  402984:	mov	x0, x24
  402988:	mov	x1, x23
  40298c:	mov	x2, x22
  402990:	mov	x3, x21
  402994:	bl	402438 <error@@Base+0x68c>
  402998:	cbz	x0, 402a08 <error@@Base+0xc5c>
  40299c:	mov	x21, x0
  4029a0:	mov	w1, #0x1                   	// #1
  4029a4:	mov	w2, #0x2000                	// #8192
  4029a8:	mov	x0, x20
  4029ac:	mov	x3, x21
  4029b0:	bl	401a90 <fread@plt>
  4029b4:	tbnz	w0, #31, 402a08 <error@@Base+0xc5c>
  4029b8:	mov	w22, wzr
  4029bc:	mov	w23, #0x2000                	// #8192
  4029c0:	b	4029e0 <error@@Base+0xc34>
  4029c4:	sub	w8, w23, w22
  4029c8:	add	x0, x20, w22, sxtw
  4029cc:	sxtw	x2, w8
  4029d0:	mov	w1, #0x1                   	// #1
  4029d4:	mov	x3, x21
  4029d8:	bl	401a90 <fread@plt>
  4029dc:	tbnz	w0, #31, 402a08 <error@@Base+0xc5c>
  4029e0:	cbz	w0, 402a24 <error@@Base+0xc78>
  4029e4:	add	w22, w0, w22
  4029e8:	cmp	w22, w23
  4029ec:	b.ne	4029c4 <error@@Base+0xc18>  // b.any
  4029f0:	add	w23, w23, #0x10, lsl #12
  4029f4:	sxtw	x1, w23
  4029f8:	mov	x0, x20
  4029fc:	bl	406150 <error@@Base+0x43a4>
  402a00:	mov	x20, x0
  402a04:	b	4029c4 <error@@Base+0xc18>
  402a08:	mov	x20, xzr
  402a0c:	mov	x0, x20
  402a10:	ldp	x20, x19, [sp, #48]
  402a14:	ldp	x22, x21, [sp, #32]
  402a18:	ldp	x24, x23, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #64
  402a20:	ret
  402a24:	adrp	x8, 428000 <error@@Base+0x26254>
  402a28:	ldr	x8, [x8, #1680]
  402a2c:	cmp	x21, x8
  402a30:	b.eq	402a3c <error@@Base+0xc90>  // b.none
  402a34:	mov	x0, x21
  402a38:	bl	401b50 <pclose@plt>
  402a3c:	str	w22, [x19]
  402a40:	b	402a0c <error@@Base+0xc60>
  402a44:	sub	sp, sp, #0x90
  402a48:	stp	x29, x30, [sp, #48]
  402a4c:	stp	x28, x27, [sp, #64]
  402a50:	stp	x26, x25, [sp, #80]
  402a54:	stp	x24, x23, [sp, #96]
  402a58:	stp	x22, x21, [sp, #112]
  402a5c:	stp	x20, x19, [sp, #128]
  402a60:	ldr	x23, [x2]
  402a64:	add	x29, sp, #0x30
  402a68:	mov	x22, x0
  402a6c:	stur	x2, [x29, #-8]
  402a70:	cbz	w4, 402ccc <error@@Base+0xf20>
  402a74:	mov	w21, wzr
  402a78:	cmp	w1, #0x1
  402a7c:	b.lt	402ce8 <error@@Base+0xf3c>  // b.tstop
  402a80:	mov	x19, xzr
  402a84:	mov	x28, xzr
  402a88:	mov	w27, wzr
  402a8c:	mov	w20, w1
  402a90:	mov	x24, x23
  402a94:	str	x3, [sp, #8]
  402a98:	stp	wzr, w21, [x29, #-16]
  402a9c:	str	x23, [sp, #16]
  402aa0:	b	402ae4 <error@@Base+0xd38>
  402aa4:	ldur	x9, [x29, #-8]
  402aa8:	strb	wzr, [x25, x26]
  402aac:	cmp	w27, #0x0
  402ab0:	mov	x19, x23
  402ab4:	ldr	x8, [x9]
  402ab8:	ldur	w21, [x29, #-12]
  402abc:	mov	w10, #0x1                   	// #1
  402ac0:	str	w10, [x24, #16]
  402ac4:	csel	x19, x23, x8, eq  // eq = none
  402ac8:	ldr	x23, [sp, #16]
  402acc:	stp	x8, x25, [x24]
  402ad0:	str	x24, [x9]
  402ad4:	mov	w27, wzr
  402ad8:	subs	x20, x20, #0x1
  402adc:	add	x22, x22, #0x28
  402ae0:	b.eq	402cb8 <error@@Base+0xf0c>  // b.none
  402ae4:	cbnz	x23, 402b00 <error@@Base+0xd54>
  402ae8:	ldr	x1, [x22]
  402aec:	adrp	x0, 416000 <error@@Base+0x14254>
  402af0:	mov	w2, #0x11                  	// #17
  402af4:	add	x0, x0, #0xda6
  402af8:	bl	4018f0 <strncmp@plt>
  402afc:	cbz	w0, 402c74 <error@@Base+0xec8>
  402b00:	tbnz	w21, #0, 402ad8 <error@@Base+0xd2c>
  402b04:	ldr	x26, [x22]
  402b08:	ldrsw	x25, [x22, #8]
  402b0c:	adrp	x0, 416000 <error@@Base+0x14254>
  402b10:	add	x0, x0, #0xdb8
  402b14:	mov	x1, x26
  402b18:	mov	x2, x25
  402b1c:	bl	4018f0 <strncmp@plt>
  402b20:	cmp	w25, #0x14
  402b24:	b.ne	402b70 <error@@Base+0xdc4>  // b.any
  402b28:	cbnz	w0, 402b70 <error@@Base+0xdc4>
  402b2c:	ldur	x8, [x29, #-8]
  402b30:	ldr	x8, [x8]
  402b34:	cbnz	x8, 402b60 <error@@Base+0xdb4>
  402b38:	mov	w0, #0x18                  	// #24
  402b3c:	bl	4060d0 <error@@Base+0x4324>
  402b40:	ldur	x8, [x29, #-8]
  402b44:	mov	x24, x0
  402b48:	str	x0, [x8]
  402b4c:	adrp	x8, 416000 <error@@Base+0x14254>
  402b50:	add	x8, x8, #0xdcd
  402b54:	stp	xzr, x8, [x0]
  402b58:	mov	w8, #0x1                   	// #1
  402b5c:	str	w8, [x0, #16]
  402b60:	cbnz	x28, 402d2c <error@@Base+0xf80>
  402b64:	ldr	x28, [x22, #40]
  402b68:	mov	w27, #0x1                   	// #1
  402b6c:	b	402ad8 <error@@Base+0xd2c>
  402b70:	cbz	x28, 402ad8 <error@@Base+0xd2c>
  402b74:	adrp	x0, 416000 <error@@Base+0x14254>
  402b78:	mov	w2, #0x2                   	// #2
  402b7c:	add	x0, x0, #0xe14
  402b80:	mov	x1, x26
  402b84:	bl	4018f0 <strncmp@plt>
  402b88:	cmp	x26, x28
  402b8c:	b.ls	402b94 <error@@Base+0xde8>  // b.plast
  402b90:	cbz	w0, 402bb4 <error@@Base+0xe08>
  402b94:	adrp	x0, 416000 <error@@Base+0x14254>
  402b98:	add	x0, x0, #0xe01
  402b9c:	mov	x1, x26
  402ba0:	mov	x2, x25
  402ba4:	bl	4018f0 <strncmp@plt>
  402ba8:	cmp	w25, #0x12
  402bac:	b.ne	402ad8 <error@@Base+0xd2c>  // b.any
  402bb0:	cbnz	w0, 402ad8 <error@@Base+0xd2c>
  402bb4:	mov	w0, #0x38                  	// #56
  402bb8:	stur	w27, [x29, #-20]
  402bbc:	mov	x27, x19
  402bc0:	bl	4060d0 <error@@Base+0x4324>
  402bc4:	ldr	x8, [x22]
  402bc8:	mov	x25, x0
  402bcc:	sub	x19, x8, x28
  402bd0:	lsl	x21, x19, #32
  402bd4:	mov	x8, #0x100000000           	// #4294967296
  402bd8:	add	x8, x21, x8
  402bdc:	asr	x0, x8, #32
  402be0:	bl	4060d0 <error@@Base+0x4324>
  402be4:	cmp	w19, #0x1
  402be8:	mov	x26, x0
  402bec:	b.lt	402c00 <error@@Base+0xe54>  // b.tstop
  402bf0:	and	x2, x19, #0xffffffff
  402bf4:	mov	x0, x26
  402bf8:	mov	x1, x28
  402bfc:	bl	401780 <memcpy@plt>
  402c00:	asr	x8, x21, #32
  402c04:	str	x26, [x25, #8]
  402c08:	strb	wzr, [x26, x8]
  402c0c:	ldr	x8, [x22]
  402c10:	ldr	x9, [sp, #8]
  402c14:	stp	x24, x27, [x25, #24]
  402c18:	str	wzr, [x25, #48]
  402c1c:	sub	x8, x8, x28
  402c20:	str	x8, [x25, #16]
  402c24:	ldr	x8, [x9]
  402c28:	adrp	x0, 416000 <error@@Base+0x14254>
  402c2c:	add	x0, x0, #0xe01
  402c30:	mov	x19, x27
  402c34:	str	x8, [x25]
  402c38:	str	x25, [x9]
  402c3c:	ldr	x25, [x22]
  402c40:	ldrsw	x26, [x22, #8]
  402c44:	ldur	w8, [x29, #-16]
  402c48:	mov	x1, x25
  402c4c:	mov	x2, x26
  402c50:	add	w8, w8, #0x1
  402c54:	stur	w8, [x29, #-16]
  402c58:	bl	4018f0 <strncmp@plt>
  402c5c:	ldur	w21, [x29, #-12]
  402c60:	ldur	w27, [x29, #-20]
  402c64:	cmp	w0, #0x0
  402c68:	ccmp	x26, #0x12, #0x0, eq  // eq = none
  402c6c:	csel	x28, xzr, x25, eq  // eq = none
  402c70:	b	402ad8 <error@@Base+0xd2c>
  402c74:	mov	w0, #0x18                  	// #24
  402c78:	mov	x23, x19
  402c7c:	bl	4060d0 <error@@Base+0x4324>
  402c80:	ldrsw	x19, [x22, #8]
  402c84:	ldr	x21, [x22]
  402c88:	mov	x24, x0
  402c8c:	sub	x0, x19, #0x10
  402c90:	sub	x26, x19, #0x11
  402c94:	bl	4060d0 <error@@Base+0x4324>
  402c98:	cmp	w19, #0x12
  402c9c:	mov	x25, x0
  402ca0:	b.lt	402aa4 <error@@Base+0xcf8>  // b.tstop
  402ca4:	add	x1, x21, #0x11
  402ca8:	mov	w2, w26
  402cac:	mov	x0, x25
  402cb0:	bl	401780 <memcpy@plt>
  402cb4:	b	402aa4 <error@@Base+0xcf8>
  402cb8:	ldr	x3, [sp, #8]
  402cbc:	ldur	w0, [x29, #-16]
  402cc0:	cbnz	x28, 402d2c <error@@Base+0xf80>
  402cc4:	cbnz	w21, 402cf8 <error@@Base+0xf4c>
  402cc8:	b	402d0c <error@@Base+0xf60>
  402ccc:	ldr	x8, [x3]
  402cd0:	cmp	x8, #0x0
  402cd4:	cset	w21, ne  // ne = any
  402cd8:	cbz	x23, 402a78 <error@@Base+0xccc>
  402cdc:	cbz	x8, 402a78 <error@@Base+0xccc>
  402ce0:	mov	w0, wzr
  402ce4:	b	402d0c <error@@Base+0xf60>
  402ce8:	mov	w0, wzr
  402cec:	mov	x19, xzr
  402cf0:	mov	x24, x23
  402cf4:	cbz	w21, 402d0c <error@@Base+0xf60>
  402cf8:	ldr	x8, [x3]
  402cfc:	cbz	x8, 402d0c <error@@Base+0xf60>
  402d00:	stp	x24, x19, [x8, #24]
  402d04:	ldr	x8, [x8]
  402d08:	cbnz	x8, 402d00 <error@@Base+0xf54>
  402d0c:	ldp	x20, x19, [sp, #128]
  402d10:	ldp	x22, x21, [sp, #112]
  402d14:	ldp	x24, x23, [sp, #96]
  402d18:	ldp	x26, x25, [sp, #80]
  402d1c:	ldp	x28, x27, [sp, #64]
  402d20:	ldp	x29, x30, [sp, #48]
  402d24:	add	sp, sp, #0x90
  402d28:	ret
  402d2c:	adrp	x1, 416000 <error@@Base+0x14254>
  402d30:	add	x1, x1, #0xddb
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	mov	x0, xzr
  402d3c:	bl	401b40 <dcgettext@plt>
  402d40:	bl	401f34 <error@@Base+0x188>
  402d44:	stp	x29, x30, [sp, #-64]!
  402d48:	cmp	w1, #0x1
  402d4c:	stp	x24, x23, [sp, #16]
  402d50:	stp	x22, x21, [sp, #32]
  402d54:	stp	x20, x19, [sp, #48]
  402d58:	mov	x29, sp
  402d5c:	b.lt	402e54 <error@@Base+0x10a8>  // b.tstop
  402d60:	mov	x19, x2
  402d64:	mov	x20, x0
  402d68:	mov	x22, xzr
  402d6c:	mov	w21, wzr
  402d70:	mov	w23, w1
  402d74:	mov	w24, #0x28                  	// #40
  402d78:	b	402d94 <error@@Base+0xfe8>
  402d7c:	madd	x8, x22, x24, x20
  402d80:	ldur	w9, [x8, #-4]
  402d84:	str	w9, [x8, #36]
  402d88:	add	x22, x22, #0x1
  402d8c:	cmp	x22, x23
  402d90:	b.eq	402e58 <error@@Base+0x10ac>  // b.none
  402d94:	mul	x8, x22, x24
  402d98:	ldr	x0, [x20, x8]
  402d9c:	ldrb	w8, [x0]
  402da0:	cmp	w8, #0x2a
  402da4:	b.ne	402dfc <error@@Base+0x1050>  // b.any
  402da8:	add	x10, x0, #0x2
  402dac:	ldrb	w9, [x0, #1]!
  402db0:	mov	x8, x10
  402db4:	add	x10, x10, #0x1
  402db8:	cmp	w9, #0x20
  402dbc:	b.eq	402dac <error@@Base+0x1000>  // b.none
  402dc0:	cbnz	w9, 402dcc <error@@Base+0x1020>
  402dc4:	sub	x8, x0, #0x1
  402dc8:	b	402de4 <error@@Base+0x1038>
  402dcc:	and	w9, w9, #0xff
  402dd0:	cmp	w9, #0x3a
  402dd4:	b.eq	402de8 <error@@Base+0x103c>  // b.none
  402dd8:	ldrb	w9, [x8], #1
  402ddc:	cbnz	w9, 402dcc <error@@Base+0x1020>
  402de0:	sub	x8, x8, #0x2
  402de4:	add	x8, x8, #0x2
  402de8:	ldrb	w9, [x8]
  402dec:	cmp	w9, #0x3a
  402df0:	b.ne	402e14 <error@@Base+0x1068>  // b.any
  402df4:	mov	w1, #0x3a                  	// #58
  402df8:	b	402e38 <error@@Base+0x108c>
  402dfc:	cbz	x22, 402d88 <error@@Base+0xfdc>
  402e00:	cmp	w8, #0x20
  402e04:	b.eq	402d7c <error@@Base+0xfd0>  // b.none
  402e08:	cmp	w8, #0x9
  402e0c:	b.eq	402d7c <error@@Base+0xfd0>  // b.none
  402e10:	b	402d88 <error@@Base+0xfdc>
  402e14:	add	x0, x8, #0x1
  402e18:	and	w8, w9, #0xff
  402e1c:	cmp	w8, #0x20
  402e20:	b.ne	402e2c <error@@Base+0x1080>  // b.any
  402e24:	ldrb	w9, [x0], #1
  402e28:	b	402e18 <error@@Base+0x106c>
  402e2c:	cmp	w8, #0x28
  402e30:	b.ne	402d88 <error@@Base+0xfdc>  // b.any
  402e34:	mov	w1, #0x29                  	// #41
  402e38:	mov	x2, x19
  402e3c:	bl	402e70 <error@@Base+0x10c4>
  402e40:	cbz	w0, 402d88 <error@@Base+0xfdc>
  402e44:	madd	x8, x22, x24, x20
  402e48:	mov	w21, #0x1                   	// #1
  402e4c:	str	w21, [x8, #36]
  402e50:	b	402d88 <error@@Base+0xfdc>
  402e54:	mov	w21, wzr
  402e58:	mov	w0, w21
  402e5c:	ldp	x20, x19, [sp, #48]
  402e60:	ldp	x22, x21, [sp, #32]
  402e64:	ldp	x24, x23, [sp, #16]
  402e68:	ldp	x29, x30, [sp], #64
  402e6c:	ret
  402e70:	stp	x29, x30, [sp, #-64]!
  402e74:	stp	x20, x19, [sp, #48]
  402e78:	mov	x20, x0
  402e7c:	mov	x0, x2
  402e80:	str	x23, [sp, #16]
  402e84:	stp	x22, x21, [sp, #32]
  402e88:	mov	x29, sp
  402e8c:	mov	x22, x2
  402e90:	mov	w19, w1
  402e94:	bl	4017b0 <strlen@plt>
  402e98:	adrp	x8, 428000 <error@@Base+0x26254>
  402e9c:	ldr	w8, [x8, #1704]
  402ea0:	mov	x21, x0
  402ea4:	cbnz	w8, 402ee8 <error@@Base+0x113c>
  402ea8:	add	x8, x20, #0x1
  402eac:	ldurb	w9, [x8, #-1]
  402eb0:	cbz	w9, 402ed8 <error@@Base+0x112c>
  402eb4:	cmp	w9, #0x2f
  402eb8:	b.eq	402ed8 <error@@Base+0x112c>  // b.none
  402ebc:	cmp	w9, w19, uxtb
  402ec0:	b.eq	402ed4 <error@@Base+0x1128>  // b.none
  402ec4:	add	x8, x8, #0x1
  402ec8:	ldurb	w9, [x8, #-1]
  402ecc:	cbnz	w9, 402eb4 <error@@Base+0x1108>
  402ed0:	b	402ed8 <error@@Base+0x112c>
  402ed4:	mov	w9, w19
  402ed8:	and	w9, w9, #0xff
  402edc:	cmp	w9, w19, uxtb
  402ee0:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  402ee4:	csel	x20, x20, x8, eq  // eq = none
  402ee8:	and	x23, x21, #0xffffffff
  402eec:	mov	x0, x20
  402ef0:	mov	x1, x22
  402ef4:	mov	x2, x23
  402ef8:	bl	405c0c <error@@Base+0x3e60>
  402efc:	cbz	w0, 402f08 <error@@Base+0x115c>
  402f00:	mov	w0, wzr
  402f04:	b	402fd4 <error@@Base+0x1228>
  402f08:	add	x22, x20, x23
  402f0c:	adrp	x1, 416000 <error@@Base+0x14254>
  402f10:	add	x1, x1, #0xebf
  402f14:	mov	x0, x22
  402f18:	mov	x2, xzr
  402f1c:	bl	405c0c <error@@Base+0x3e60>
  402f20:	cbnz	w0, 402f30 <error@@Base+0x1184>
  402f24:	ldrb	w8, [x20, w21, uxtw]
  402f28:	cmp	w8, w19, uxtb
  402f2c:	b.eq	402fd0 <error@@Base+0x1224>  // b.none
  402f30:	adrp	x1, 417000 <error@@Base+0x15254>
  402f34:	add	x1, x1, #0x1bd
  402f38:	mov	w2, #0x8                   	// #8
  402f3c:	mov	x0, x22
  402f40:	bl	405c0c <error@@Base+0x3e60>
  402f44:	cbnz	w0, 402f58 <error@@Base+0x11ac>
  402f48:	add	w8, w21, #0x8
  402f4c:	ldrb	w8, [x20, w8, uxtw]
  402f50:	cmp	w8, w19, uxtb
  402f54:	b.eq	402fd0 <error@@Base+0x1224>  // b.none
  402f58:	adrp	x1, 417000 <error@@Base+0x15254>
  402f5c:	add	x1, x1, #0x1c6
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	mov	x0, x22
  402f68:	bl	405c0c <error@@Base+0x3e60>
  402f6c:	cbnz	w0, 402f80 <error@@Base+0x11d4>
  402f70:	add	w8, w21, #0x5
  402f74:	ldrb	w8, [x20, w8, uxtw]
  402f78:	cmp	w8, w19, uxtb
  402f7c:	b.eq	402fd0 <error@@Base+0x1224>  // b.none
  402f80:	adrp	x1, 417000 <error@@Base+0x15254>
  402f84:	add	x1, x1, #0x1cc
  402f88:	mov	w2, #0x4                   	// #4
  402f8c:	mov	x0, x22
  402f90:	bl	405c0c <error@@Base+0x3e60>
  402f94:	cbnz	w0, 402fa8 <error@@Base+0x11fc>
  402f98:	add	w8, w21, #0x4
  402f9c:	ldrb	w8, [x20, w8, uxtw]
  402fa0:	cmp	w8, w19, uxtb
  402fa4:	b.eq	402fd0 <error@@Base+0x1224>  // b.none
  402fa8:	adrp	x1, 417000 <error@@Base+0x15254>
  402fac:	add	x1, x1, #0x1c2
  402fb0:	mov	w2, #0x3                   	// #3
  402fb4:	mov	x0, x22
  402fb8:	bl	405c0c <error@@Base+0x3e60>
  402fbc:	cbnz	w0, 402f00 <error@@Base+0x1154>
  402fc0:	add	w8, w21, #0x3
  402fc4:	ldrb	w8, [x20, w8, uxtw]
  402fc8:	cmp	w8, w19, uxtb
  402fcc:	b.ne	402f00 <error@@Base+0x1154>  // b.any
  402fd0:	mov	w0, #0x1                   	// #1
  402fd4:	ldp	x20, x19, [sp, #48]
  402fd8:	ldp	x22, x21, [sp, #32]
  402fdc:	ldr	x23, [sp, #16]
  402fe0:	ldp	x29, x30, [sp], #64
  402fe4:	ret
  402fe8:	stp	x29, x30, [sp, #-96]!
  402fec:	stp	x28, x27, [sp, #16]
  402ff0:	stp	x26, x25, [sp, #32]
  402ff4:	stp	x24, x23, [sp, #48]
  402ff8:	stp	x22, x21, [sp, #64]
  402ffc:	stp	x20, x19, [sp, #80]
  403000:	mov	x29, sp
  403004:	cbz	x0, 403104 <error@@Base+0x1358>
  403008:	adrp	x21, 416000 <error@@Base+0x14254>
  40300c:	mov	x19, x1
  403010:	mov	x20, x0
  403014:	add	x21, x21, #0xe8f
  403018:	b	40303c <error@@Base+0x1290>
  40301c:	mov	x0, x24
  403020:	str	x24, [x20, #8]
  403024:	bl	4017b0 <strlen@plt>
  403028:	str	x0, [x20, #16]
  40302c:	str	wzr, [x20, #40]
  403030:	str	wzr, [x20, #48]
  403034:	ldr	x20, [x20]
  403038:	cbz	x20, 403104 <error@@Base+0x1358>
  40303c:	ldr	w8, [x20, #48]
  403040:	cbz	w8, 403034 <error@@Base+0x1288>
  403044:	ldr	x0, [x20, #8]
  403048:	mov	x1, x21
  40304c:	bl	401b30 <strstr@plt>
  403050:	cbz	x0, 403104 <error@@Base+0x1358>
  403054:	mov	x23, x0
  403058:	mov	x0, x19
  40305c:	bl	4017b0 <strlen@plt>
  403060:	add	x24, x0, #0x7
  403064:	mov	x0, x24
  403068:	strb	wzr, [x23], #6
  40306c:	bl	4060d0 <error@@Base+0x4324>
  403070:	adrp	x2, 416000 <error@@Base+0x14254>
  403074:	mov	x1, x24
  403078:	add	x2, x2, #0xe17
  40307c:	mov	x3, x19
  403080:	mov	x25, x0
  403084:	bl	401860 <snprintf@plt>
  403088:	ldr	x26, [x20, #8]
  40308c:	mov	x0, x26
  403090:	bl	4017b0 <strlen@plt>
  403094:	mov	x27, x0
  403098:	mov	x0, x25
  40309c:	bl	4017b0 <strlen@plt>
  4030a0:	mov	x28, x0
  4030a4:	mov	x0, x23
  4030a8:	bl	4017b0 <strlen@plt>
  4030ac:	mov	x22, x0
  4030b0:	add	w8, w28, w27
  4030b4:	add	w8, w8, w22
  4030b8:	add	w8, w8, #0x1
  4030bc:	sxtw	x0, w8
  4030c0:	bl	4060d0 <error@@Base+0x4324>
  4030c4:	mov	x1, x26
  4030c8:	mov	x24, x0
  4030cc:	bl	401af0 <strcpy@plt>
  4030d0:	add	x0, x0, w27, sxtw
  4030d4:	mov	x1, x25
  4030d8:	bl	401af0 <strcpy@plt>
  4030dc:	add	x0, x0, w28, sxtw
  4030e0:	mov	x1, x23
  4030e4:	bl	401af0 <strcpy@plt>
  4030e8:	strb	wzr, [x0, w22, sxtw]
  4030ec:	mov	x0, x25
  4030f0:	bl	401aa0 <free@plt>
  4030f4:	ldr	x0, [x20, #8]
  4030f8:	cbz	x0, 40301c <error@@Base+0x1270>
  4030fc:	bl	401aa0 <free@plt>
  403100:	b	40301c <error@@Base+0x1270>
  403104:	ldp	x20, x19, [sp, #80]
  403108:	ldp	x22, x21, [sp, #64]
  40310c:	ldp	x24, x23, [sp, #48]
  403110:	ldp	x26, x25, [sp, #32]
  403114:	ldp	x28, x27, [sp, #16]
  403118:	ldp	x29, x30, [sp], #96
  40311c:	ret
  403120:	sub	sp, sp, #0x70
  403124:	stp	x29, x30, [sp, #16]
  403128:	stp	x28, x27, [sp, #32]
  40312c:	stp	x26, x25, [sp, #48]
  403130:	stp	x24, x23, [sp, #64]
  403134:	stp	x22, x21, [sp, #80]
  403138:	stp	x20, x19, [sp, #96]
  40313c:	add	x29, sp, #0x10
  403140:	cbz	x0, 4032f0 <error@@Base+0x1544>
  403144:	adrp	x28, 416000 <error@@Base+0x14254>
  403148:	adrp	x27, 416000 <error@@Base+0x14254>
  40314c:	mov	x19, x1
  403150:	mov	x20, x0
  403154:	add	x28, x28, #0xebf
  403158:	add	x27, x27, #0xebe
  40315c:	b	403180 <error@@Base+0x13d4>
  403160:	mov	x0, x22
  403164:	str	x22, [x20, #8]
  403168:	bl	4017b0 <strlen@plt>
  40316c:	str	x0, [x20, #16]
  403170:	str	wzr, [x20, #40]
  403174:	str	wzr, [x20, #48]
  403178:	ldr	x20, [x20]
  40317c:	cbz	x20, 4032f0 <error@@Base+0x1544>
  403180:	ldr	w8, [x20, #40]
  403184:	cbz	w8, 403178 <error@@Base+0x13cc>
  403188:	ldr	x8, [x20, #8]
  40318c:	cbz	x8, 4031a8 <error@@Base+0x13fc>
  403190:	ldr	x9, [x20, #16]
  403194:	add	x9, x9, x8
  403198:	ldurb	w9, [x9, #-1]
  40319c:	cmp	w9, #0xa
  4031a0:	cset	w21, ne  // ne = any
  4031a4:	b	4031ac <error@@Base+0x1400>
  4031a8:	mov	w21, #0x1                   	// #1
  4031ac:	ldrb	w9, [x19]
  4031b0:	cmp	w9, #0x2a
  4031b4:	b.ne	403228 <error@@Base+0x147c>  // b.any
  4031b8:	cmp	x8, #0x0
  4031bc:	csel	x23, x28, x8, eq  // eq = none
  4031c0:	cmp	w21, #0x0
  4031c4:	mov	x0, x19
  4031c8:	csel	x24, x28, x27, eq  // eq = none
  4031cc:	bl	4017b0 <strlen@plt>
  4031d0:	mov	x25, x0
  4031d4:	mov	x0, x23
  4031d8:	bl	4017b0 <strlen@plt>
  4031dc:	mov	x26, x0
  4031e0:	add	w8, w25, w21
  4031e4:	add	w8, w8, w26
  4031e8:	add	w8, w8, #0x1
  4031ec:	sxtw	x0, w8
  4031f0:	bl	4060d0 <error@@Base+0x4324>
  4031f4:	mov	x1, x19
  4031f8:	mov	x22, x0
  4031fc:	bl	401af0 <strcpy@plt>
  403200:	add	x0, x0, w25, sxtw
  403204:	mov	x1, x23
  403208:	bl	401af0 <strcpy@plt>
  40320c:	add	x0, x0, w26, sxtw
  403210:	mov	x1, x24
  403214:	bl	401af0 <strcpy@plt>
  403218:	strb	wzr, [x0, w21, uxtw]
  40321c:	ldr	x0, [x20, #8]
  403220:	cbnz	x0, 4032e8 <error@@Base+0x153c>
  403224:	b	403160 <error@@Base+0x13b4>
  403228:	mov	x0, x19
  40322c:	bl	4017b0 <strlen@plt>
  403230:	lsl	x8, x0, #1
  403234:	add	x22, x8, #0x9
  403238:	mov	x0, x22
  40323c:	bl	4060d0 <error@@Base+0x4324>
  403240:	adrp	x2, 416000 <error@@Base+0x14254>
  403244:	mov	x1, x22
  403248:	add	x2, x2, #0xe20
  40324c:	mov	x3, x19
  403250:	mov	x4, x19
  403254:	mov	x23, x0
  403258:	bl	401860 <snprintf@plt>
  40325c:	ldr	x8, [x20, #8]
  403260:	mov	x0, x23
  403264:	cmp	x8, #0x0
  403268:	csel	x24, x28, x8, eq  // eq = none
  40326c:	cmp	w21, #0x0
  403270:	csel	x8, x28, x27, eq  // eq = none
  403274:	str	x8, [sp, #8]
  403278:	bl	4017b0 <strlen@plt>
  40327c:	mov	x26, x0
  403280:	mov	x0, x24
  403284:	bl	4017b0 <strlen@plt>
  403288:	mov	x25, x28
  40328c:	mov	x28, x27
  403290:	mov	x27, x0
  403294:	add	w8, w26, w21
  403298:	add	w8, w8, w27
  40329c:	add	w8, w8, #0x1
  4032a0:	sxtw	x0, w8
  4032a4:	bl	4060d0 <error@@Base+0x4324>
  4032a8:	mov	x1, x23
  4032ac:	mov	x22, x0
  4032b0:	bl	401af0 <strcpy@plt>
  4032b4:	add	x0, x0, w26, sxtw
  4032b8:	mov	x1, x24
  4032bc:	bl	401af0 <strcpy@plt>
  4032c0:	ldr	x1, [sp, #8]
  4032c4:	add	x0, x0, w27, sxtw
  4032c8:	mov	x27, x28
  4032cc:	mov	x28, x25
  4032d0:	bl	401af0 <strcpy@plt>
  4032d4:	strb	wzr, [x0, w21, uxtw]
  4032d8:	mov	x0, x23
  4032dc:	bl	401aa0 <free@plt>
  4032e0:	ldr	x0, [x20, #8]
  4032e4:	cbz	x0, 403160 <error@@Base+0x13b4>
  4032e8:	bl	401aa0 <free@plt>
  4032ec:	b	403160 <error@@Base+0x13b4>
  4032f0:	ldp	x20, x19, [sp, #96]
  4032f4:	ldp	x22, x21, [sp, #80]
  4032f8:	ldp	x24, x23, [sp, #64]
  4032fc:	ldp	x26, x25, [sp, #48]
  403300:	ldp	x28, x27, [sp, #32]
  403304:	ldp	x29, x30, [sp, #16]
  403308:	add	sp, sp, #0x70
  40330c:	ret
  403310:	stp	x29, x30, [sp, #-96]!
  403314:	stp	x28, x27, [sp, #16]
  403318:	stp	x26, x25, [sp, #32]
  40331c:	stp	x24, x23, [sp, #48]
  403320:	stp	x22, x21, [sp, #64]
  403324:	stp	x20, x19, [sp, #80]
  403328:	mov	x29, sp
  40332c:	cbz	x0, 403404 <error@@Base+0x1658>
  403330:	adrp	x27, 416000 <error@@Base+0x14254>
  403334:	adrp	x28, 416000 <error@@Base+0x14254>
  403338:	mov	x19, x1
  40333c:	mov	x20, x0
  403340:	add	x27, x27, #0xebe
  403344:	add	x28, x28, #0xebf
  403348:	b	403364 <error@@Base+0x15b8>
  40334c:	mov	x0, x23
  403350:	str	x23, [x20, #8]
  403354:	bl	4017b0 <strlen@plt>
  403358:	str	x0, [x20, #16]
  40335c:	ldr	x20, [x20]
  403360:	cbz	x20, 403404 <error@@Base+0x1658>
  403364:	ldr	w8, [x20, #44]
  403368:	cbz	w8, 40335c <error@@Base+0x15b0>
  40336c:	mov	x0, x19
  403370:	bl	4017b0 <strlen@plt>
  403374:	mov	x21, x0
  403378:	cmp	x0, #0x2
  40337c:	mov	x22, x27
  403380:	b.cc	403394 <error@@Base+0x15e8>  // b.lo, b.ul, b.last
  403384:	add	x8, x21, x19
  403388:	ldurb	w8, [x8, #-1]
  40338c:	cmp	w8, #0xa
  403390:	csel	x22, x28, x27, eq  // eq = none
  403394:	ldr	x8, [x20, #8]
  403398:	cmp	x8, #0x0
  40339c:	csel	x24, x28, x8, eq  // eq = none
  4033a0:	mov	x0, x24
  4033a4:	bl	4017b0 <strlen@plt>
  4033a8:	mov	x25, x0
  4033ac:	mov	x0, x22
  4033b0:	bl	4017b0 <strlen@plt>
  4033b4:	mov	x26, x0
  4033b8:	add	w8, w25, w21
  4033bc:	add	w8, w8, w26
  4033c0:	add	w8, w8, #0x1
  4033c4:	sxtw	x0, w8
  4033c8:	bl	4060d0 <error@@Base+0x4324>
  4033cc:	mov	x1, x24
  4033d0:	mov	x23, x0
  4033d4:	bl	401af0 <strcpy@plt>
  4033d8:	add	x0, x0, w25, sxtw
  4033dc:	mov	x1, x19
  4033e0:	bl	401af0 <strcpy@plt>
  4033e4:	add	x0, x0, w21, sxtw
  4033e8:	mov	x1, x22
  4033ec:	bl	401af0 <strcpy@plt>
  4033f0:	strb	wzr, [x0, w26, sxtw]
  4033f4:	ldr	x0, [x20, #8]
  4033f8:	cbz	x0, 40334c <error@@Base+0x15a0>
  4033fc:	bl	401aa0 <free@plt>
  403400:	b	40334c <error@@Base+0x15a0>
  403404:	ldp	x20, x19, [sp, #80]
  403408:	ldp	x22, x21, [sp, #64]
  40340c:	ldp	x24, x23, [sp, #48]
  403410:	ldp	x26, x25, [sp, #32]
  403414:	ldp	x28, x27, [sp, #16]
  403418:	ldp	x29, x30, [sp], #96
  40341c:	ret
  403420:	sub	sp, sp, #0x150
  403424:	stp	x24, x23, [sp, #288]
  403428:	mov	x24, x1
  40342c:	adrp	x1, 416000 <error@@Base+0x14254>
  403430:	stp	x29, x30, [sp, #240]
  403434:	stp	x26, x25, [sp, #272]
  403438:	add	x29, sp, #0xf0
  40343c:	mov	w26, w0
  403440:	add	x1, x1, #0xebf
  403444:	mov	w0, #0x6                   	// #6
  403448:	stp	x28, x27, [sp, #256]
  40344c:	stp	x22, x21, [sp, #304]
  403450:	stp	x20, x19, [sp, #320]
  403454:	stp	xzr, xzr, [x29, #-72]
  403458:	stur	xzr, [x29, #-80]
  40345c:	bl	401bf0 <setlocale@plt>
  403460:	adrp	x19, 416000 <error@@Base+0x14254>
  403464:	add	x19, x19, #0xe2c
  403468:	adrp	x1, 416000 <error@@Base+0x14254>
  40346c:	add	x1, x1, #0xe34
  403470:	mov	x0, x19
  403474:	bl	401900 <bindtextdomain@plt>
  403478:	mov	x0, x19
  40347c:	bl	401a40 <textdomain@plt>
  403480:	adrp	x8, 428000 <error@@Base+0x26254>
  403484:	ldr	x2, [x8, #1680]
  403488:	adrp	x0, 416000 <error@@Base+0x14254>
  40348c:	adrp	x1, 417000 <error@@Base+0x15254>
  403490:	add	x0, x0, #0xe46
  403494:	add	x1, x1, #0x956
  403498:	bl	401ac0 <freopen@plt>
  40349c:	cbz	x0, 405364 <error@@Base+0x35b8>
  4034a0:	cmp	w26, #0x1
  4034a4:	stp	xzr, xzr, [x29, #-24]
  4034a8:	b.lt	40367c <error@@Base+0x18d0>  // b.tstop
  4034ac:	adrp	x19, 417000 <error@@Base+0x15254>
  4034b0:	adrp	x20, 417000 <error@@Base+0x15254>
  4034b4:	adrp	x21, 417000 <error@@Base+0x15254>
  4034b8:	adrp	x22, 417000 <error@@Base+0x15254>
  4034bc:	mov	w27, wzr
  4034c0:	mov	w28, wzr
  4034c4:	add	x19, x19, #0x1d1
  4034c8:	add	x20, x20, #0x956
  4034cc:	add	x21, x21, #0x1db
  4034d0:	add	x22, x22, #0x1e6
  4034d4:	ldr	x25, [x24, w28, sxtw #3]
  4034d8:	mov	x1, x19
  4034dc:	mov	x0, x25
  4034e0:	bl	401a70 <strcmp@plt>
  4034e4:	cbnz	w0, 4035d4 <error@@Base+0x1828>
  4034e8:	sxtw	x9, w28
  4034ec:	add	x8, x9, #0x1
  4034f0:	cmp	w8, w26
  4034f4:	b.ge	403694 <error@@Base+0x18e8>  // b.tcont
  4034f8:	add	x28, x9, #0x2
  4034fc:	cmp	w28, w26
  403500:	b.ge	403694 <error@@Base+0x18e8>  // b.tcont
  403504:	ldr	x25, [x24, x28, lsl #3]
  403508:	ldrb	w9, [x25]
  40350c:	cmp	w9, #0x2d
  403510:	b.eq	4035f4 <error@@Base+0x1848>  // b.none
  403514:	mov	x23, x26
  403518:	ldr	x26, [x24, x8, lsl #3]
  40351c:	mov	x0, x25
  403520:	mov	x1, x20
  403524:	bl	401890 <fopen@plt>
  403528:	cbnz	x0, 403dd4 <error@@Base+0x2028>
  40352c:	mov	x0, x26
  403530:	bl	4017b0 <strlen@plt>
  403534:	add	x0, x0, #0x9
  403538:	bl	4060d0 <error@@Base+0x4324>
  40353c:	mov	x1, x21
  403540:	mov	x2, x26
  403544:	mov	x27, x0
  403548:	bl	401810 <sprintf@plt>
  40354c:	cmn	w0, #0x1
  403550:	b.eq	40356c <error@@Base+0x17c0>  // b.none
  403554:	sub	x0, x29, #0x10
  403558:	sub	x1, x29, #0x18
  40355c:	mov	x2, x27
  403560:	bl	401970 <argz_add@plt>
  403564:	mov	w26, w0
  403568:	b	403570 <error@@Base+0x17c4>
  40356c:	mov	w26, #0x1                   	// #1
  403570:	mov	x0, x27
  403574:	bl	401aa0 <free@plt>
  403578:	mov	x0, x25
  40357c:	bl	4017b0 <strlen@plt>
  403580:	add	x0, x0, #0xb
  403584:	bl	4060d0 <error@@Base+0x4324>
  403588:	mov	x1, x22
  40358c:	mov	x2, x25
  403590:	mov	x27, x0
  403594:	bl	401810 <sprintf@plt>
  403598:	cbnz	w26, 403de8 <error@@Base+0x203c>
  40359c:	cmn	w0, #0x1
  4035a0:	b.eq	403de8 <error@@Base+0x203c>  // b.none
  4035a4:	sub	x0, x29, #0x10
  4035a8:	sub	x1, x29, #0x18
  4035ac:	mov	x2, x27
  4035b0:	bl	401970 <argz_add@plt>
  4035b4:	mov	w25, w0
  4035b8:	mov	x0, x27
  4035bc:	bl	401aa0 <free@plt>
  4035c0:	cbnz	w25, 403df0 <error@@Base+0x2044>
  4035c4:	adrp	x25, 417000 <error@@Base+0x15254>
  4035c8:	mov	w27, #0x1                   	// #1
  4035cc:	add	x25, x25, #0x1f3
  4035d0:	mov	x26, x23
  4035d4:	sub	x0, x29, #0x10
  4035d8:	sub	x1, x29, #0x18
  4035dc:	mov	x2, x25
  4035e0:	bl	401970 <argz_add@plt>
  4035e4:	cbnz	w0, 403694 <error@@Base+0x18e8>
  4035e8:	add	w28, w28, #0x1
  4035ec:	cmp	w28, w26
  4035f0:	b.lt	4034d4 <error@@Base+0x1728>  // b.tstop
  4035f4:	ldur	x19, [x29, #-16]
  4035f8:	cbz	w27, 40368c <error@@Base+0x18e0>
  4035fc:	ldur	x1, [x29, #-24]
  403600:	mov	x0, x19
  403604:	bl	401a60 <argz_count@plt>
  403608:	lsl	x21, x0, #32
  40360c:	mov	x8, #0x100000000           	// #4294967296
  403610:	add	x8, x21, x8
  403614:	mov	x26, x0
  403618:	asr	x0, x8, #29
  40361c:	bl	4060d0 <error@@Base+0x4324>
  403620:	mov	x24, x0
  403624:	mov	x20, xzr
  403628:	mov	x22, x0
  40362c:	b	403644 <error@@Base+0x1898>
  403630:	cmp	x20, x25
  403634:	b.cs	403684 <error@@Base+0x18d8>  // b.hs, b.nlast
  403638:	mov	x0, x20
  40363c:	bl	406364 <error@@Base+0x45b8>
  403640:	str	x0, [x22], #8
  403644:	ldp	x8, x19, [x29, #-24]
  403648:	cbz	x20, 40366c <error@@Base+0x18c0>
  40364c:	add	x25, x19, x8
  403650:	cmp	x25, x20
  403654:	b.ls	403630 <error@@Base+0x1884>  // b.plast
  403658:	mov	x0, x20
  40365c:	bl	4017b0 <strlen@plt>
  403660:	add	x8, x20, x0
  403664:	add	x20, x8, #0x1
  403668:	b	403630 <error@@Base+0x1884>
  40366c:	cbz	x19, 403684 <error@@Base+0x18d8>
  403670:	cbz	x8, 403684 <error@@Base+0x18d8>
  403674:	mov	x20, x19
  403678:	b	403638 <error@@Base+0x188c>
  40367c:	mov	x19, xzr
  403680:	b	40368c <error@@Base+0x18e0>
  403684:	asr	x8, x21, #29
  403688:	str	xzr, [x24, x8]
  40368c:	mov	x0, x19
  403690:	bl	401aa0 <free@plt>
  403694:	mov	w8, #0xffffffff            	// #-1
  403698:	str	x8, [sp, #56]
  40369c:	ldur	x8, [x29, #-72]
  4036a0:	adrp	x28, 416000 <error@@Base+0x14254>
  4036a4:	adrp	x19, 428000 <error@@Base+0x26254>
  4036a8:	mov	w22, wzr
  4036ac:	str	x8, [sp, #96]
  4036b0:	mov	w8, #0xffffffff            	// #-1
  4036b4:	mov	x27, xzr
  4036b8:	mov	x23, xzr
  4036bc:	add	x28, x28, #0xe50
  4036c0:	add	x19, x19, #0x260
  4036c4:	str	x8, [sp, #72]
  4036c8:	mov	w8, #0xffffffff            	// #-1
  4036cc:	str	xzr, [sp, #48]
  4036d0:	str	xzr, [sp, #120]
  4036d4:	str	wzr, [sp, #80]
  4036d8:	str	wzr, [sp, #92]
  4036dc:	stur	wzr, [x29, #-112]
  4036e0:	str	xzr, [sp, #112]
  4036e4:	stur	xzr, [x29, #-96]
  4036e8:	str	x8, [sp, #64]
  4036ec:	stur	x26, [x29, #-104]
  4036f0:	b	403710 <error@@Base+0x1964>
  4036f4:	add	w22, w22, #0x1
  4036f8:	mov	x27, x20
  4036fc:	str	x19, [x20]
  403700:	adrp	x28, 416000 <error@@Base+0x14254>
  403704:	adrp	x19, 428000 <error@@Base+0x26254>
  403708:	add	x28, x28, #0xe50
  40370c:	add	x19, x19, #0x260
  403710:	mov	w0, w26
  403714:	mov	x1, x24
  403718:	mov	x2, x28
  40371c:	mov	x3, x19
  403720:	mov	x4, xzr
  403724:	bl	401a50 <getopt_long@plt>
  403728:	add	w8, w0, #0x1
  40372c:	cmp	w8, #0x79
  403730:	b.hi	403ca4 <error@@Base+0x1ef8>  // b.pmore
  403734:	adrp	x11, 415000 <error@@Base+0x13254>
  403738:	add	x11, x11, #0xd40
  40373c:	adr	x9, 403710 <error@@Base+0x1964>
  403740:	ldrh	w10, [x11, x8, lsl #1]
  403744:	add	x9, x9, x10, lsl #2
  403748:	br	x9
  40374c:	mov	w25, w0
  403750:	mov	w0, #0x38                  	// #56
  403754:	mov	x19, x27
  403758:	bl	4060d0 <error@@Base+0x4324>
  40375c:	adrp	x21, 428000 <error@@Base+0x26254>
  403760:	ldr	x27, [x21, #1664]
  403764:	mov	x20, x0
  403768:	mov	x0, x27
  40376c:	bl	4017b0 <strlen@plt>
  403770:	ldrb	w8, [x27]
  403774:	mov	x26, x0
  403778:	lsl	x28, x0, #32
  40377c:	cbz	w8, 403798 <error@@Base+0x19ec>
  403780:	mov	x8, #0xffffffff00000000    	// #-4294967296
  403784:	add	x8, x28, x8
  403788:	asr	x8, x8, #32
  40378c:	ldrb	w8, [x27, x8]
  403790:	cmp	w8, #0xa
  403794:	b.eq	4037cc <error@@Base+0x1a20>  // b.none
  403798:	mov	x8, #0x200000000           	// #8589934592
  40379c:	add	x8, x28, x8
  4037a0:	asr	x0, x8, #32
  4037a4:	bl	4060d0 <error@@Base+0x4324>
  4037a8:	mov	x1, x27
  4037ac:	bl	401af0 <strcpy@plt>
  4037b0:	mov	x10, #0x100000000           	// #4294967296
  4037b4:	asr	x8, x28, #32
  4037b8:	mov	w9, #0xa                   	// #10
  4037bc:	add	x28, x10, x26, lsl #32
  4037c0:	mov	x27, x0
  4037c4:	str	x0, [x21, #1664]
  4037c8:	strh	w9, [x0, x8]
  4037cc:	ldur	x26, [x29, #-104]
  4037d0:	asr	x8, x28, #32
  4037d4:	cmp	w25, #0x65
  4037d8:	stp	xzr, xzr, [x20, #32]
  4037dc:	stp	x8, xzr, [x20, #16]
  4037e0:	str	x27, [x20, #8]
  4037e4:	str	wzr, [x20, #48]
  4037e8:	b.eq	4036f4 <error@@Base+0x1948>  // b.none
  4037ec:	ldr	x8, [sp, #112]
  4037f0:	str	x20, [sp, #112]
  4037f4:	mov	x27, x19
  4037f8:	str	x8, [x20]
  4037fc:	b	403700 <error@@Base+0x1954>
  403800:	mov	w8, #0x1                   	// #1
  403804:	str	w8, [sp, #80]
  403808:	b	403710 <error@@Base+0x1964>
  40380c:	mov	w0, #0x38                  	// #56
  403810:	mov	w19, w22
  403814:	bl	4060d0 <error@@Base+0x4324>
  403818:	adrp	x21, 428000 <error@@Base+0x26254>
  40381c:	ldr	x8, [x21, #1664]
  403820:	mov	x20, x0
  403824:	ldrb	w22, [x8]
  403828:	mov	x0, x8
  40382c:	bl	4017b0 <strlen@plt>
  403830:	cmp	w22, #0x2a
  403834:	b.ne	403b00 <error@@Base+0x1d54>  // b.any
  403838:	add	x25, x0, #0x2
  40383c:	mov	x0, x25
  403840:	bl	4060d0 <error@@Base+0x4324>
  403844:	ldr	x3, [x21, #1664]
  403848:	adrp	x2, 416000 <error@@Base+0x14254>
  40384c:	add	x2, x2, #0xe96
  403850:	mov	x1, x25
  403854:	str	x0, [x20, #8]
  403858:	bl	401860 <snprintf@plt>
  40385c:	mov	w8, wzr
  403860:	b	403b28 <error@@Base+0x1d7c>
  403864:	adrp	x8, 428000 <error@@Base+0x26254>
  403868:	mov	w10, #0x1                   	// #1
  40386c:	mov	w9, #0x1                   	// #1
  403870:	stur	w9, [x29, #-112]
  403874:	str	w10, [x8, #1704]
  403878:	b	403710 <error@@Base+0x1964>
  40387c:	mov	w8, #0x1                   	// #1
  403880:	stur	w8, [x29, #-112]
  403884:	b	403710 <error@@Base+0x1964>
  403888:	adrp	x21, 428000 <error@@Base+0x26254>
  40388c:	ldr	x0, [x21, #1664]
  403890:	bl	4017b0 <strlen@plt>
  403894:	mov	x20, x0
  403898:	cbnz	x27, 4038c8 <error@@Base+0x1b1c>
  40389c:	mov	w0, #0x38                  	// #56
  4038a0:	bl	4060d0 <error@@Base+0x4324>
  4038a4:	mov	x27, x0
  4038a8:	movi	v0.2d, #0x0
  4038ac:	mov	w8, #0x1                   	// #1
  4038b0:	add	w22, w22, #0x1
  4038b4:	str	xzr, [x0]
  4038b8:	stur	q0, [x0, #8]
  4038bc:	stur	q0, [x0, #24]
  4038c0:	str	w8, [x0, #40]
  4038c4:	str	w8, [x0, #48]
  4038c8:	ldr	x25, [x27, #8]
  4038cc:	str	wzr, [x27, #44]
  4038d0:	str	x23, [sp, #104]
  4038d4:	cbz	x25, 403b60 <error@@Base+0x1db4>
  4038d8:	mov	w1, #0xa                   	// #10
  4038dc:	mov	x0, x25
  4038e0:	mov	w19, w22
  4038e4:	bl	4019b0 <strrchr@plt>
  4038e8:	cbz	x0, 403b64 <error@@Base+0x1db8>
  4038ec:	strb	wzr, [x0]
  4038f0:	ldr	x25, [x27, #8]
  4038f4:	b	403b64 <error@@Base+0x1db8>
  4038f8:	adrp	x8, 428000 <error@@Base+0x26254>
  4038fc:	ldr	x8, [x8, #1664]
  403900:	adrp	x9, 428000 <error@@Base+0x26254>
  403904:	str	x8, [x9, #1720]
  403908:	b	403710 <error@@Base+0x1964>
  40390c:	cbnz	x23, 40415c <error@@Base+0x23b0>
  403910:	adrp	x8, 428000 <error@@Base+0x26254>
  403914:	ldr	x23, [x8, #1664]
  403918:	b	403710 <error@@Base+0x1964>
  40391c:	ldur	x20, [x29, #-96]
  403920:	cbnz	x20, 404100 <error@@Base+0x2354>
  403924:	adrp	x8, 428000 <error@@Base+0x26254>
  403928:	ldr	x20, [x8, #1664]
  40392c:	mov	x0, x20
  403930:	bl	4017b0 <strlen@plt>
  403934:	mov	x21, x0
  403938:	add	w8, w21, #0x5
  40393c:	sxtw	x0, w8
  403940:	bl	4060d0 <error@@Base+0x4324>
  403944:	mov	x1, x20
  403948:	bl	401af0 <strcpy@plt>
  40394c:	mov	w9, #0x642f                	// #25647
  403950:	add	x8, x0, w21, sxtw
  403954:	movk	w9, #0x7269, lsl #16
  403958:	stur	x0, [x29, #-96]
  40395c:	str	w9, [x8]
  403960:	strb	wzr, [x8, #4]
  403964:	b	403710 <error@@Base+0x1964>
  403968:	adrp	x8, 428000 <error@@Base+0x26254>
  40396c:	str	wzr, [x8, #1640]
  403970:	b	403710 <error@@Base+0x1964>
  403974:	ldur	x20, [x29, #-96]
  403978:	cbnz	x20, 404100 <error@@Base+0x2354>
  40397c:	adrp	x8, 428000 <error@@Base+0x26254>
  403980:	ldr	x8, [x8, #1664]
  403984:	stur	x8, [x29, #-96]
  403988:	b	403710 <error@@Base+0x1964>
  40398c:	adrp	x8, 428000 <error@@Base+0x26254>
  403990:	str	wzr, [x8, #1644]
  403994:	b	403710 <error@@Base+0x1964>
  403998:	adrp	x20, 428000 <error@@Base+0x26254>
  40399c:	ldr	x0, [x20, #1664]
  4039a0:	sub	x1, x29, #0x10
  4039a4:	mov	w2, wzr
  4039a8:	stur	xzr, [x29, #-16]
  4039ac:	bl	4017a0 <strtoul@plt>
  4039b0:	ldur	x8, [x29, #-16]
  4039b4:	cbz	x8, 403ca4 <error@@Base+0x1ef8>
  4039b8:	ldr	x9, [x20, #1664]
  4039bc:	cmp	x8, x9
  4039c0:	b.eq	403ca4 <error@@Base+0x1ef8>  // b.none
  4039c4:	ldrb	w8, [x8]
  4039c8:	cbnz	w8, 403ca4 <error@@Base+0x1ef8>
  4039cc:	cmp	w0, #0x0
  4039d0:	b.le	403ca4 <error@@Base+0x1ef8>
  4039d4:	str	x0, [sp, #72]
  4039d8:	b	403710 <error@@Base+0x1964>
  4039dc:	adrp	x20, 428000 <error@@Base+0x26254>
  4039e0:	ldr	x0, [x20, #1664]
  4039e4:	sub	x1, x29, #0x10
  4039e8:	mov	w2, wzr
  4039ec:	stur	xzr, [x29, #-16]
  4039f0:	bl	4017a0 <strtoul@plt>
  4039f4:	ldur	x8, [x29, #-16]
  4039f8:	cbz	x8, 403ca4 <error@@Base+0x1ef8>
  4039fc:	ldr	x9, [x20, #1664]
  403a00:	cmp	x8, x9
  403a04:	b.eq	403ca4 <error@@Base+0x1ef8>  // b.none
  403a08:	ldrb	w8, [x8]
  403a0c:	cbnz	w8, 403ca4 <error@@Base+0x1ef8>
  403a10:	cmp	w0, #0x0
  403a14:	b.le	403ca4 <error@@Base+0x1ef8>
  403a18:	str	x0, [sp, #64]
  403a1c:	b	403710 <error@@Base+0x1964>
  403a20:	mov	w0, #0x18                  	// #24
  403a24:	bl	4060d0 <error@@Base+0x4324>
  403a28:	adrp	x8, 428000 <error@@Base+0x26254>
  403a2c:	ldr	x8, [x8, #1664]
  403a30:	mov	w9, #0x1                   	// #1
  403a34:	str	w9, [x0, #16]
  403a38:	str	x0, [sp, #48]
  403a3c:	str	x8, [x0, #8]
  403a40:	ldr	x8, [sp, #120]
  403a44:	str	x0, [sp, #96]
  403a48:	str	x0, [sp, #120]
  403a4c:	str	x8, [x0]
  403a50:	b	403710 <error@@Base+0x1964>
  403a54:	adrp	x8, 428000 <error@@Base+0x26254>
  403a58:	str	wzr, [x8, #1636]
  403a5c:	b	403710 <error@@Base+0x1964>
  403a60:	adrp	x8, 428000 <error@@Base+0x26254>
  403a64:	mov	w9, #0x1                   	// #1
  403a68:	str	w9, [x8, #1712]
  403a6c:	b	403710 <error@@Base+0x1964>
  403a70:	adrp	x21, 428000 <error@@Base+0x26254>
  403a74:	ldr	x8, [x21, #1696]
  403a78:	cbz	x8, 403c24 <error@@Base+0x1e78>
  403a7c:	adrp	x1, 416000 <error@@Base+0x14254>
  403a80:	add	x1, x1, #0xec0
  403a84:	mov	w2, #0x5                   	// #5
  403a88:	mov	x0, xzr
  403a8c:	bl	401b40 <dcgettext@plt>
  403a90:	adrp	x8, 428000 <error@@Base+0x26254>
  403a94:	ldr	x1, [x8, #1664]
  403a98:	bl	401e64 <error@@Base+0xb8>
  403a9c:	b	403710 <error@@Base+0x1964>
  403aa0:	adrp	x20, 428000 <error@@Base+0x26254>
  403aa4:	ldr	x0, [x20, #1664]
  403aa8:	sub	x1, x29, #0x10
  403aac:	mov	w2, wzr
  403ab0:	stur	xzr, [x29, #-16]
  403ab4:	bl	4017a0 <strtoul@plt>
  403ab8:	ldur	x8, [x29, #-16]
  403abc:	cbz	x8, 403ca4 <error@@Base+0x1ef8>
  403ac0:	ldr	x9, [x20, #1664]
  403ac4:	cmp	x8, x9
  403ac8:	b.eq	403ca4 <error@@Base+0x1ef8>  // b.none
  403acc:	ldrb	w8, [x8]
  403ad0:	cbnz	w8, 403ca4 <error@@Base+0x1ef8>
  403ad4:	cmp	w0, #0x0
  403ad8:	b.le	403ca4 <error@@Base+0x1ef8>
  403adc:	str	x0, [sp, #56]
  403ae0:	b	403710 <error@@Base+0x1964>
  403ae4:	mov	w8, #0x1                   	// #1
  403ae8:	str	w8, [sp, #92]
  403aec:	b	403710 <error@@Base+0x1964>
  403af0:	adrp	x8, 428000 <error@@Base+0x26254>
  403af4:	mov	w9, #0x1                   	// #1
  403af8:	str	w9, [x8, #1708]
  403afc:	b	403710 <error@@Base+0x1964>
  403b00:	add	x25, x0, #0x9
  403b04:	mov	x0, x25
  403b08:	bl	4060d0 <error@@Base+0x4324>
  403b0c:	ldr	x3, [x21, #1664]
  403b10:	adrp	x2, 416000 <error@@Base+0x14254>
  403b14:	add	x2, x2, #0xe8b
  403b18:	mov	x1, x25
  403b1c:	str	x0, [x20, #8]
  403b20:	bl	401860 <snprintf@plt>
  403b24:	mov	w8, #0x1                   	// #1
  403b28:	adrp	x9, 415000 <error@@Base+0x13254>
  403b2c:	ldr	d0, [x9, #3384]
  403b30:	mov	w22, w19
  403b34:	str	w8, [x20, #48]
  403b38:	sub	x8, x25, #0x1
  403b3c:	add	w22, w19, #0x1
  403b40:	adrp	x19, 428000 <error@@Base+0x26254>
  403b44:	stp	xzr, xzr, [x20, #24]
  403b48:	str	x27, [x20]
  403b4c:	str	x8, [x20, #16]
  403b50:	str	d0, [x20, #40]
  403b54:	mov	x27, x20
  403b58:	add	x19, x19, #0x260
  403b5c:	b	403710 <error@@Base+0x1964>
  403b60:	mov	w19, w22
  403b64:	ldr	x26, [x21, #1664]
  403b68:	cmp	x25, #0x0
  403b6c:	add	x8, x20, x26
  403b70:	ldurb	w21, [x8, #-1]
  403b74:	adrp	x8, 417000 <error@@Base+0x15254>
  403b78:	add	x8, x8, #0x45e
  403b7c:	csel	x20, x8, x25, eq  // eq = none
  403b80:	mov	x0, x20
  403b84:	bl	4017b0 <strlen@plt>
  403b88:	mov	x25, x0
  403b8c:	mov	x0, x26
  403b90:	bl	4017b0 <strlen@plt>
  403b94:	mov	x23, x27
  403b98:	mov	x27, x0
  403b9c:	cmp	w21, #0xa
  403ba0:	add	w8, w27, w25
  403ba4:	cinc	w8, w8, ne  // ne = any
  403ba8:	add	w8, w8, #0x1
  403bac:	sxtw	x0, w8
  403bb0:	bl	4060d0 <error@@Base+0x4324>
  403bb4:	adrp	x8, 416000 <error@@Base+0x14254>
  403bb8:	adrp	x9, 416000 <error@@Base+0x14254>
  403bbc:	add	x25, x0, w25, sxtw
  403bc0:	cmp	w21, #0xa
  403bc4:	add	x8, x8, #0xebe
  403bc8:	add	x9, x9, #0xebf
  403bcc:	add	x27, x25, w27, sxtw
  403bd0:	mov	x1, x20
  403bd4:	mov	x28, x0
  403bd8:	csel	x21, x9, x8, eq  // eq = none
  403bdc:	cinc	x22, x27, ne  // ne = any
  403be0:	bl	401af0 <strcpy@plt>
  403be4:	mov	x0, x25
  403be8:	mov	x1, x26
  403bec:	bl	401af0 <strcpy@plt>
  403bf0:	mov	x0, x27
  403bf4:	mov	x1, x21
  403bf8:	mov	x27, x23
  403bfc:	bl	401af0 <strcpy@plt>
  403c00:	mov	x0, x28
  403c04:	strb	wzr, [x22]
  403c08:	str	x28, [x23, #8]
  403c0c:	bl	4017b0 <strlen@plt>
  403c10:	str	x0, [x23, #16]
  403c14:	ldr	x23, [sp, #104]
  403c18:	ldur	x26, [x29, #-104]
  403c1c:	mov	w22, w19
  403c20:	b	403700 <error@@Base+0x1954>
  403c24:	mov	w0, #0x40                  	// #64
  403c28:	bl	4060d0 <error@@Base+0x4324>
  403c2c:	adrp	x25, 428000 <error@@Base+0x26254>
  403c30:	ldr	x1, [x25, #1664]
  403c34:	mov	w2, #0xa                   	// #10
  403c38:	str	x0, [x21, #1696]
  403c3c:	bl	407cfc <error@@Base+0x5f50>
  403c40:	cbz	w0, 403710 <error@@Base+0x1964>
  403c44:	ldr	x1, [x21, #1696]
  403c48:	ldr	x8, [sp, #96]
  403c4c:	mov	x2, xzr
  403c50:	mov	x3, xzr
  403c54:	mov	w20, w0
  403c58:	stur	x8, [x29, #-72]
  403c5c:	bl	407df8 <error@@Base+0x604c>
  403c60:	sxtw	x19, w0
  403c64:	mov	x0, x19
  403c68:	bl	4060d0 <error@@Base+0x4324>
  403c6c:	ldr	x1, [x21, #1696]
  403c70:	mov	x21, x0
  403c74:	mov	w0, w20
  403c78:	mov	x2, x21
  403c7c:	mov	x3, x19
  403c80:	bl	407df8 <error@@Base+0x604c>
  403c84:	adrp	x1, 416000 <error@@Base+0x14254>
  403c88:	add	x1, x1, #0xef2
  403c8c:	mov	w2, #0x5                   	// #5
  403c90:	mov	x0, xzr
  403c94:	bl	401b40 <dcgettext@plt>
  403c98:	ldr	x1, [x25, #1664]
  403c9c:	mov	x2, x21
  403ca0:	bl	401f34 <error@@Base+0x188>
  403ca4:	ldr	x8, [sp, #96]
  403ca8:	stur	x8, [x29, #-72]
  403cac:	bl	4022c0 <error@@Base+0x514>
  403cb0:	ldr	x8, [sp, #96]
  403cb4:	stur	x8, [x29, #-72]
  403cb8:	bl	402304 <error@@Base+0x558>
  403cbc:	mov	w0, wzr
  403cc0:	bl	4017d0 <exit@plt>
  403cc4:	ldr	x8, [sp, #96]
  403cc8:	adrp	x0, 416000 <error@@Base+0x14254>
  403ccc:	adrp	x1, 416000 <error@@Base+0x14254>
  403cd0:	adrp	x2, 416000 <error@@Base+0x14254>
  403cd4:	add	x0, x0, #0xf17
  403cd8:	add	x1, x1, #0xe2c
  403cdc:	add	x2, x2, #0xf31
  403ce0:	stur	x8, [x29, #-72]
  403ce4:	bl	401b80 <printf@plt>
  403ce8:	mov	w0, #0xa                   	// #10
  403cec:	bl	401bc0 <putchar@plt>
  403cf0:	adrp	x1, 416000 <error@@Base+0x14254>
  403cf4:	add	x1, x1, #0xf35
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	mov	x0, xzr
  403d00:	bl	401b40 <dcgettext@plt>
  403d04:	adrp	x1, 417000 <error@@Base+0x15254>
  403d08:	add	x1, x1, #0x2d
  403d0c:	bl	401b80 <printf@plt>
  403d10:	mov	w0, wzr
  403d14:	bl	4017d0 <exit@plt>
  403d18:	ldr	x8, [sp, #96]
  403d1c:	stur	x8, [x29, #-72]
  403d20:	bl	4019f0 <abort@plt>
  403d24:	adrp	x20, 428000 <error@@Base+0x26254>
  403d28:	ldr	w8, [x20, #1672]
  403d2c:	ldr	x10, [sp, #96]
  403d30:	cmp	x23, #0x0
  403d34:	cset	w9, eq  // eq = none
  403d38:	cmp	w8, w26
  403d3c:	stur	x10, [x29, #-72]
  403d40:	b.ge	403db0 <error@@Base+0x2004>  // b.tcont
  403d44:	ldur	x21, [x29, #-96]
  403d48:	adrp	x19, 417000 <error@@Base+0x15254>
  403d4c:	add	x19, x19, #0x32
  403d50:	tbz	w9, #0, 403d5c <error@@Base+0x1fb0>
  403d54:	ldr	x23, [x24, w8, sxtw #3]
  403d58:	b	403d88 <error@@Base+0x1fdc>
  403d5c:	cbnz	x21, 403d68 <error@@Base+0x1fbc>
  403d60:	ldr	x21, [x24, w8, sxtw #3]
  403d64:	b	403d88 <error@@Base+0x1fdc>
  403d68:	mov	w2, #0x5                   	// #5
  403d6c:	mov	x0, xzr
  403d70:	mov	x1, x19
  403d74:	bl	401b40 <dcgettext@plt>
  403d78:	ldrsw	x8, [x20, #1672]
  403d7c:	ldr	x1, [x24, x8, lsl #3]
  403d80:	bl	401dac <error@@Base>
  403d84:	ldr	w8, [x20, #1672]
  403d88:	add	w8, w8, #0x1
  403d8c:	cmp	x23, #0x0
  403d90:	cset	w9, eq  // eq = none
  403d94:	cmp	w8, w26
  403d98:	str	w8, [x20, #1672]
  403d9c:	b.lt	403d50 <error@@Base+0x1fa4>  // b.tstop
  403da0:	cbz	w9, 403db8 <error@@Base+0x200c>
  403da4:	adrp	x1, 417000 <error@@Base+0x15254>
  403da8:	add	x1, x1, #0x54
  403dac:	b	403dc4 <error@@Base+0x2018>
  403db0:	ldur	x21, [x29, #-96]
  403db4:	cbnz	w9, 403da4 <error@@Base+0x1ff8>
  403db8:	cbnz	x21, 403df8 <error@@Base+0x204c>
  403dbc:	adrp	x1, 417000 <error@@Base+0x15254>
  403dc0:	add	x1, x1, #0x8e
  403dc4:	mov	w2, #0x5                   	// #5
  403dc8:	mov	x0, xzr
  403dcc:	bl	401b40 <dcgettext@plt>
  403dd0:	bl	401f34 <error@@Base+0x188>
  403dd4:	bl	401870 <fclose@plt>
  403dd8:	mov	x26, x23
  403ddc:	ldur	x19, [x29, #-16]
  403de0:	cbnz	w27, 4035fc <error@@Base+0x1850>
  403de4:	b	40368c <error@@Base+0x18e0>
  403de8:	mov	x0, x27
  403dec:	bl	401aa0 <free@plt>
  403df0:	mov	x26, x23
  403df4:	b	403694 <error@@Base+0x18e8>
  403df8:	ldr	w8, [sp, #92]
  403dfc:	cbz	w8, 403e10 <error@@Base+0x2064>
  403e00:	adrp	x0, 417000 <error@@Base+0x15254>
  403e04:	add	x0, x0, #0xc6
  403e08:	mov	x1, x21
  403e0c:	bl	401b80 <printf@plt>
  403e10:	ldur	w8, [x29, #-112]
  403e14:	cbz	w8, 403e54 <error@@Base+0x20a8>
  403e18:	sub	x1, x29, #0x54
  403e1c:	sub	x3, x29, #0x30
  403e20:	sub	x4, x29, #0x38
  403e24:	mov	x0, x21
  403e28:	mov	x2, xzr
  403e2c:	bl	402950 <error@@Base+0xba4>
  403e30:	cbnz	x0, 403e7c <error@@Base+0x20d0>
  403e34:	adrp	x1, 417000 <error@@Base+0x15254>
  403e38:	add	x1, x1, #0xe2
  403e3c:	mov	w2, #0x5                   	// #5
  403e40:	bl	401b40 <dcgettext@plt>
  403e44:	ldur	x1, [x29, #-48]
  403e48:	bl	401e64 <error@@Base+0xb8>
  403e4c:	mov	w0, wzr
  403e50:	bl	4017d0 <exit@plt>
  403e54:	adrp	x2, 405000 <error@@Base+0x3254>
  403e58:	add	x2, x2, #0x370
  403e5c:	sub	x1, x29, #0x54
  403e60:	sub	x3, x29, #0x30
  403e64:	sub	x4, x29, #0x38
  403e68:	mov	x0, x21
  403e6c:	bl	402950 <error@@Base+0xba4>
  403e70:	cbnz	x0, 403e7c <error@@Base+0x20d0>
  403e74:	ldur	x0, [x29, #-48]
  403e78:	bl	402098 <error@@Base+0x2ec>
  403e7c:	ldur	w1, [x29, #-84]
  403e80:	sub	x2, x29, #0x58
  403e84:	str	x23, [sp, #104]
  403e88:	bl	405478 <error@@Base+0x36cc>
  403e8c:	ldur	w25, [x29, #-88]
  403e90:	cmp	w25, #0x1
  403e94:	stp	x25, x0, [x29, #-104]
  403e98:	b.lt	404140 <error@@Base+0x2394>  // b.tstop
  403e9c:	mov	x21, x0
  403ea0:	str	x27, [sp, #120]
  403ea4:	mov	x23, xzr
  403ea8:	mov	x27, xzr
  403eac:	mov	w19, wzr
  403eb0:	mov	w28, #0x28                  	// #40
  403eb4:	cbz	w19, 403fa4 <error@@Base+0x21f8>
  403eb8:	madd	x19, x27, x28, x21
  403ebc:	ldr	w20, [x19, #8]!
  403ec0:	cmp	w20, #0x1
  403ec4:	b.lt	403fa4 <error@@Base+0x21f8>  // b.tstop
  403ec8:	mov	w26, wzr
  403ecc:	madd	x25, x27, x28, x21
  403ed0:	mov	w24, w22
  403ed4:	ldr	x22, [x25]
  403ed8:	adrp	x0, 417000 <error@@Base+0x15254>
  403edc:	mov	w2, #0x5                   	// #5
  403ee0:	add	x0, x0, #0x457
  403ee4:	add	x1, x22, w26, sxtw
  403ee8:	bl	4018f0 <strncmp@plt>
  403eec:	cbnz	w0, 403f94 <error@@Base+0x21e8>
  403ef0:	add	w26, w26, #0x5
  403ef4:	sxtw	x8, w26
  403ef8:	add	x20, x22, x8
  403efc:	sbfiz	x8, x26, #32, #32
  403f00:	b	403f14 <error@@Base+0x2168>
  403f04:	mov	x9, #0x100000000           	// #4294967296
  403f08:	add	x20, x20, #0x1
  403f0c:	add	x8, x8, x9
  403f10:	add	w26, w26, #0x1
  403f14:	ldrb	w9, [x20]
  403f18:	cmp	w9, #0x9
  403f1c:	b.eq	403f04 <error@@Base+0x2158>  // b.none
  403f20:	cmp	w9, #0x20
  403f24:	b.eq	403f04 <error@@Base+0x2158>  // b.none
  403f28:	mov	x21, xzr
  403f2c:	add	x8, x22, w26, sxtw
  403f30:	ldrb	w9, [x8, x21]
  403f34:	cmp	w9, #0x2c
  403f38:	b.hi	403f54 <error@@Base+0x21a8>  // b.pmore
  403f3c:	mov	w10, #0x1                   	// #1
  403f40:	lsl	x9, x10, x9
  403f44:	mov	x10, #0x601                 	// #1537
  403f48:	movk	x10, #0x1000, lsl #32
  403f4c:	tst	x9, x10
  403f50:	b.ne	403f5c <error@@Base+0x21b0>  // b.any
  403f54:	add	x21, x21, #0x1
  403f58:	b	403f30 <error@@Base+0x2184>
  403f5c:	add	w8, w21, #0x1
  403f60:	sxtw	x0, w8
  403f64:	bl	4060d0 <error@@Base+0x4324>
  403f68:	cmp	w21, #0x1
  403f6c:	mov	x22, x0
  403f70:	b.lt	403f84 <error@@Base+0x21d8>  // b.tstop
  403f74:	and	x2, x21, #0xffffffff
  403f78:	mov	x0, x22
  403f7c:	mov	x1, x20
  403f80:	bl	401780 <memcpy@plt>
  403f84:	strb	wzr, [x22, w21, sxtw]
  403f88:	str	x22, [x23, #8]
  403f8c:	ldr	w20, [x19]
  403f90:	ldur	x21, [x29, #-96]
  403f94:	add	w26, w26, #0x1
  403f98:	cmp	w26, w20
  403f9c:	mov	w22, w24
  403fa0:	b.lt	403ed0 <error@@Base+0x2124>  // b.tstop
  403fa4:	madd	x25, x27, x28, x21
  403fa8:	ldr	x8, [x25]
  403fac:	ldrb	w8, [x8]
  403fb0:	cmp	w8, #0x1f
  403fb4:	b.ne	404000 <error@@Base+0x2254>  // b.any
  403fb8:	mov	w0, #0x30                  	// #48
  403fbc:	bl	4060d0 <error@@Base+0x4324>
  403fc0:	mov	x20, x0
  403fc4:	stp	x23, xzr, [x0]
  403fc8:	str	w27, [x0, #16]
  403fcc:	stur	xzr, [x0, #20]
  403fd0:	stur	xzr, [x0, #36]
  403fd4:	stur	xzr, [x0, #28]
  403fd8:	str	wzr, [x0, #44]
  403fdc:	cbz	x23, 403ff0 <error@@Base+0x2244>
  403fe0:	ldr	x8, [x23, #40]
  403fe4:	str	w27, [x23, #20]
  403fe8:	cbz	x8, 403ff0 <error@@Base+0x2244>
  403fec:	str	w27, [x8, #20]
  403ff0:	mov	w24, w22
  403ff4:	mov	w19, #0x1                   	// #1
  403ff8:	mov	x23, x20
  403ffc:	b	40400c <error@@Base+0x2260>
  404000:	mov	w24, w22
  404004:	mov	w19, wzr
  404008:	mov	x20, x23
  40400c:	cbz	x20, 40406c <error@@Base+0x22c0>
  404010:	ldr	x22, [x25]
  404014:	adrp	x0, 417000 <error@@Base+0x15254>
  404018:	mov	w2, #0x7                   	// #7
  40401c:	add	x0, x0, #0x41d
  404020:	mov	x1, x22
  404024:	bl	4018f0 <strncmp@plt>
  404028:	cbnz	w0, 404040 <error@@Base+0x2294>
  40402c:	madd	x8, x27, x28, x21
  404030:	ldr	x8, [x8, #40]
  404034:	str	x8, [x20, #24]
  404038:	mov	x20, x23
  40403c:	cbz	x23, 40406c <error@@Base+0x22c0>
  404040:	ldr	x8, [x20, #24]
  404044:	cbz	x8, 40406c <error@@Base+0x22c0>
  404048:	ldrb	w8, [x22]
  40404c:	cmp	w8, #0x2a
  404050:	b.hi	404084 <error@@Base+0x22d8>  // b.pmore
  404054:	mov	w9, #0x1                   	// #1
  404058:	lsl	x8, x9, x8
  40405c:	mov	x9, #0x600                 	// #1536
  404060:	movk	x9, #0x401, lsl #32
  404064:	tst	x8, x9
  404068:	b.eq	404084 <error@@Base+0x22d8>  // b.none
  40406c:	ldur	x25, [x29, #-104]
  404070:	add	x27, x27, #0x1
  404074:	mov	w22, w24
  404078:	cmp	x27, x25
  40407c:	b.ne	403eb4 <error@@Base+0x2108>  // b.any
  404080:	b	40414c <error@@Base+0x23a0>
  404084:	mov	w0, #0x18                  	// #24
  404088:	bl	4060d0 <error@@Base+0x4324>
  40408c:	add	w8, w27, #0x1
  404090:	str	xzr, [x0]
  404094:	madd	x9, x27, x28, x21
  404098:	stp	w8, wzr, [x0, #16]
  40409c:	ldrsw	x21, [x9, #8]
  4040a0:	ldr	x25, [x25]
  4040a4:	mov	x20, x0
  4040a8:	add	x0, x21, #0x1
  4040ac:	and	x22, x21, #0xffffffff
  4040b0:	bl	4060d0 <error@@Base+0x4324>
  4040b4:	cmp	w21, #0x1
  4040b8:	mov	x26, x0
  4040bc:	b.lt	4040d0 <error@@Base+0x2324>  // b.tstop
  4040c0:	mov	x0, x26
  4040c4:	mov	x1, x25
  4040c8:	mov	x2, x22
  4040cc:	bl	401780 <memcpy@plt>
  4040d0:	strb	wzr, [x26, w22, sxtw]
  4040d4:	str	x26, [x20, #8]
  4040d8:	ldr	x8, [x23, #32]
  4040dc:	cbnz	x8, 4040e8 <error@@Base+0x233c>
  4040e0:	str	x20, [x23, #32]
  4040e4:	b	4040f4 <error@@Base+0x2348>
  4040e8:	ldr	x8, [x23, #40]
  4040ec:	str	x20, [x8]
  4040f0:	str	w27, [x8, #20]
  4040f4:	ldur	x21, [x29, #-96]
  4040f8:	str	x20, [x23, #40]
  4040fc:	b	40406c <error@@Base+0x22c0>
  404100:	adrp	x8, 428000 <error@@Base+0x26254>
  404104:	ldr	x19, [x8, #1656]
  404108:	ldr	x8, [sp, #96]
  40410c:	adrp	x1, 416000 <error@@Base+0x14254>
  404110:	add	x1, x1, #0xe6c
  404114:	mov	w2, #0x5                   	// #5
  404118:	mov	x0, xzr
  40411c:	stur	x8, [x29, #-72]
  404120:	bl	401b40 <dcgettext@plt>
  404124:	adrp	x2, 417000 <error@@Base+0x15254>
  404128:	mov	x1, x0
  40412c:	add	x2, x2, #0x1b0
  404130:	mov	x0, x19
  404134:	mov	x3, x20
  404138:	bl	401be0 <fprintf@plt>
  40413c:	bl	4022c0 <error@@Base+0x514>
  404140:	mov	w26, w22
  404144:	mov	x23, xzr
  404148:	b	4041ac <error@@Base+0x2400>
  40414c:	ldr	x27, [sp, #120]
  404150:	cbnz	x23, 404198 <error@@Base+0x23ec>
  404154:	mov	w26, w22
  404158:	b	4041ac <error@@Base+0x2400>
  40415c:	adrp	x8, 428000 <error@@Base+0x26254>
  404160:	ldr	x19, [x8, #1656]
  404164:	ldr	x8, [sp, #96]
  404168:	adrp	x1, 416000 <error@@Base+0x14254>
  40416c:	add	x1, x1, #0xe9a
  404170:	mov	w2, #0x5                   	// #5
  404174:	mov	x0, xzr
  404178:	stur	x8, [x29, #-72]
  40417c:	bl	401b40 <dcgettext@plt>
  404180:	adrp	x2, 417000 <error@@Base+0x15254>
  404184:	mov	x1, x0
  404188:	add	x2, x2, #0x1b0
  40418c:	mov	x0, x19
  404190:	bl	401be0 <fprintf@plt>
  404194:	bl	4022c0 <error@@Base+0x514>
  404198:	ldr	x8, [x23, #40]
  40419c:	mov	w26, w22
  4041a0:	str	w25, [x23, #20]
  4041a4:	cbz	x8, 4041ac <error@@Base+0x2400>
  4041a8:	str	w25, [x8, #20]
  4041ac:	cbz	x23, 404224 <error@@Base+0x2478>
  4041b0:	ldur	w8, [x29, #-112]
  4041b4:	cbnz	w8, 404224 <error@@Base+0x2478>
  4041b8:	adrp	x20, 428000 <error@@Base+0x26254>
  4041bc:	ldr	x8, [x20, #1696]
  4041c0:	cbz	x8, 404224 <error@@Base+0x2478>
  4041c4:	mov	x21, x23
  4041c8:	ldr	x22, [x21, #32]
  4041cc:	cbz	x22, 40421c <error@@Base+0x2470>
  4041d0:	ldur	x19, [x29, #-72]
  4041d4:	ldr	x0, [x20, #1696]
  4041d8:	ldr	x1, [x22, #8]
  4041dc:	mov	x2, xzr
  4041e0:	mov	x3, xzr
  4041e4:	mov	w4, wzr
  4041e8:	bl	408098 <error@@Base+0x62ec>
  4041ec:	cbnz	w0, 404210 <error@@Base+0x2464>
  4041f0:	mov	w0, #0x18                  	// #24
  4041f4:	bl	4060d0 <error@@Base+0x4324>
  4041f8:	ldr	x8, [x22, #8]
  4041fc:	ldr	x9, [sp, #48]
  404200:	mov	x19, x0
  404204:	str	wzr, [x0, #16]
  404208:	str	x0, [sp, #48]
  40420c:	stp	x9, x8, [x0]
  404210:	ldr	x22, [x22]
  404214:	cbnz	x22, 4041d4 <error@@Base+0x2428>
  404218:	stur	x19, [x29, #-72]
  40421c:	ldr	x21, [x21]
  404220:	cbnz	x21, 4041c8 <error@@Base+0x241c>
  404224:	adrp	x22, 428000 <error@@Base+0x26254>
  404228:	ldr	w8, [x22, #1704]
  40422c:	cbnz	w8, 4042cc <error@@Base+0x2520>
  404230:	ldr	x19, [sp, #104]
  404234:	mov	x0, x19
  404238:	bl	4017b0 <strlen@plt>
  40423c:	add	x8, x19, x0
  404240:	mov	x0, x8
  404244:	ldr	x8, [sp, #104]
  404248:	cmp	x0, x8
  40424c:	b.ls	404260 <error@@Base+0x24b4>  // b.plast
  404250:	mov	x8, x0
  404254:	ldrb	w9, [x8, #-1]!
  404258:	cmp	w9, #0x2f
  40425c:	b.ne	404240 <error@@Base+0x2494>  // b.any
  404260:	bl	406364 <error@@Base+0x45b8>
  404264:	mov	x19, x0
  404268:	bl	4017b0 <strlen@plt>
  40426c:	mov	x21, x0
  404270:	cmp	w21, #0x4
  404274:	b.cc	4042d8 <error@@Base+0x252c>  // b.lo, b.ul, b.last
  404278:	add	x25, x19, w21, uxtw
  40427c:	sub	x20, x25, #0x3
  404280:	adrp	x1, 417000 <error@@Base+0x15254>
  404284:	add	x1, x1, #0x1c2
  404288:	mov	x0, x20
  40428c:	bl	401a70 <strcmp@plt>
  404290:	cbz	w0, 4045e0 <error@@Base+0x2834>
  404294:	adrp	x1, 416000 <error@@Base+0x14254>
  404298:	add	x1, x1, #0xd7e
  40429c:	mov	x0, x20
  4042a0:	bl	401a70 <strcmp@plt>
  4042a4:	cbz	w0, 4045e0 <error@@Base+0x2834>
  4042a8:	cmp	w21, #0x5
  4042ac:	b.cc	4045cc <error@@Base+0x2820>  // b.lo, b.ul, b.last
  4042b0:	adrp	x1, 416000 <error@@Base+0x14254>
  4042b4:	sub	x0, x25, #0x4
  4042b8:	add	x1, x1, #0xd82
  4042bc:	bl	401a70 <strcmp@plt>
  4042c0:	cbnz	w0, 4045cc <error@@Base+0x2820>
  4042c4:	mov	w8, #0xfffffffc            	// #-4
  4042c8:	b	4045e4 <error@@Base+0x2838>
  4042cc:	ldr	x0, [sp, #104]
  4042d0:	bl	406364 <error@@Base+0x45b8>
  4042d4:	mov	x19, x0
  4042d8:	ldr	w8, [x22, #1704]
  4042dc:	ldur	x21, [x29, #-96]
  4042e0:	cbnz	w8, 404320 <error@@Base+0x2574>
  4042e4:	ldr	w8, [sp, #92]
  4042e8:	cbz	w8, 4042fc <error@@Base+0x2550>
  4042ec:	ldr	x1, [sp, #104]
  4042f0:	adrp	x0, 417000 <error@@Base+0x15254>
  4042f4:	add	x0, x0, #0xf5
  4042f8:	bl	401b80 <printf@plt>
  4042fc:	ldr	x0, [sp, #104]
  404300:	sub	x1, x29, #0x3c
  404304:	sub	x3, x29, #0x10
  404308:	mov	x2, xzr
  40430c:	mov	x4, xzr
  404310:	bl	402950 <error@@Base+0xba4>
  404314:	cbnz	x0, 40432c <error@@Base+0x2580>
  404318:	ldur	x0, [x29, #-16]
  40431c:	bl	402098 <error@@Base+0x2ec>
  404320:	mov	w1, wzr
  404324:	mov	x0, xzr
  404328:	b	40433c <error@@Base+0x2590>
  40432c:	ldur	w1, [x29, #-60]
  404330:	sub	x2, x29, #0x40
  404334:	bl	405478 <error@@Base+0x36cc>
  404338:	ldur	w1, [x29, #-64]
  40433c:	ldur	w20, [x29, #-112]
  404340:	sub	x2, x29, #0x48
  404344:	sub	x3, x29, #0x50
  404348:	mov	w4, w20
  40434c:	bl	402a44 <error@@Base+0xc98>
  404350:	cbz	w20, 404380 <error@@Base+0x25d4>
  404354:	mov	x0, x21
  404358:	mov	w1, w25
  40435c:	mov	x2, x19
  404360:	bl	402d44 <error@@Base+0xf98>
  404364:	ldr	w8, [x22, #1704]
  404368:	mov	w19, w0
  40436c:	orr	w8, w8, w0
  404370:	cbnz	w8, 4044a0 <error@@Base+0x26f4>
  404374:	cbnz	x27, 4043ac <error@@Base+0x2600>
  404378:	mov	w19, wzr
  40437c:	b	4044a0 <error@@Base+0x26f4>
  404380:	ldur	x8, [x29, #-80]
  404384:	cbnz	x27, 404394 <error@@Base+0x25e8>
  404388:	mov	w21, w0
  40438c:	mov	x27, x8
  404390:	b	404648 <error@@Base+0x289c>
  404394:	cbnz	x8, 404588 <error@@Base+0x27dc>
  404398:	mov	x0, x27
  40439c:	mov	x1, x19
  4043a0:	bl	403120 <error@@Base+0x1374>
  4043a4:	mov	w21, w26
  4043a8:	b	404648 <error@@Base+0x289c>
  4043ac:	mov	w24, w26
  4043b0:	mov	w19, wzr
  4043b4:	mov	x21, #0x100000000           	// #4294967296
  4043b8:	mov	x22, x27
  4043bc:	ldr	x8, [x22, #24]
  4043c0:	cbz	x8, 40445c <error@@Base+0x26b0>
  4043c4:	ldr	x8, [x22, #8]
  4043c8:	mov	x9, x8
  4043cc:	ldrb	w10, [x9], #1
  4043d0:	cmp	w10, #0x2a
  4043d4:	csel	x8, x9, x8, eq  // eq = none
  4043d8:	sub	x19, x8, #0x1
  4043dc:	ldrb	w9, [x19, #1]!
  4043e0:	cmp	w9, #0x20
  4043e4:	b.eq	4043dc <error@@Base+0x2630>  // b.none
  4043e8:	mov	x8, x19
  4043ec:	ands	w9, w9, #0xff
  4043f0:	b.eq	404408 <error@@Base+0x265c>  // b.none
  4043f4:	cmp	w9, #0x3a
  4043f8:	b.eq	404408 <error@@Base+0x265c>  // b.none
  4043fc:	ldrb	w9, [x8, #1]!
  404400:	ands	w9, w9, #0xff
  404404:	b.ne	4043f4 <error@@Base+0x2648>  // b.any
  404408:	sub	x26, x8, x19
  40440c:	lsl	x25, x26, #32
  404410:	add	x8, x25, x21
  404414:	asr	x0, x8, #32
  404418:	bl	4060d0 <error@@Base+0x4324>
  40441c:	cmp	w26, #0x1
  404420:	mov	x20, x0
  404424:	b.lt	404438 <error@@Base+0x268c>  // b.tstop
  404428:	and	x2, x26, #0xffffffff
  40442c:	mov	x0, x20
  404430:	mov	x1, x19
  404434:	bl	401780 <memcpy@plt>
  404438:	asr	x8, x25, #32
  40443c:	ldp	x25, x0, [x29, #-104]
  404440:	mov	x2, x20
  404444:	strb	wzr, [x20, x8]
  404448:	mov	w1, w25
  40444c:	bl	402d44 <error@@Base+0xf98>
  404450:	mov	w19, w0
  404454:	mov	x0, x20
  404458:	bl	401aa0 <free@plt>
  40445c:	ldr	x22, [x22]
  404460:	cbnz	x22, 4043bc <error@@Base+0x2610>
  404464:	ldur	x21, [x29, #-96]
  404468:	mov	w26, w24
  40446c:	cbnz	w19, 4044a0 <error@@Base+0x26f4>
  404470:	cbz	x27, 4044a0 <error@@Base+0x26f4>
  404474:	mov	w19, wzr
  404478:	mov	x20, x27
  40447c:	ldr	x8, [x20, #24]
  404480:	cbnz	x8, 404498 <error@@Base+0x26ec>
  404484:	ldr	x2, [x20, #8]
  404488:	mov	x0, x21
  40448c:	mov	w1, w25
  404490:	bl	402d44 <error@@Base+0xf98>
  404494:	mov	w19, w0
  404498:	ldr	x20, [x20]
  40449c:	cbnz	x20, 40447c <error@@Base+0x26d0>
  4044a0:	adrp	x8, 428000 <error@@Base+0x26254>
  4044a4:	ldr	w8, [x8, #1708]
  4044a8:	str	w26, [sp, #44]
  4044ac:	cbnz	w8, 404b78 <error@@Base+0x2dcc>
  4044b0:	ldur	w8, [x29, #-112]
  4044b4:	cbz	w8, 404b78 <error@@Base+0x2dcc>
  4044b8:	cbz	w19, 404b78 <error@@Base+0x2dcc>
  4044bc:	cbz	x23, 404b78 <error@@Base+0x2dcc>
  4044c0:	sub	x8, x21, #0x4
  4044c4:	sub	x9, x21, #0x2c
  4044c8:	mov	w10, #0x28                  	// #40
  4044cc:	mov	w11, #0x1                   	// #1
  4044d0:	mov	x12, x23
  4044d4:	ldr	x13, [x12, #32]
  4044d8:	cbz	x13, 40457c <error@@Base+0x27d0>
  4044dc:	ldpsw	x14, x15, [x13, #16]
  4044e0:	cmp	w15, w14
  4044e4:	b.le	404510 <error@@Base+0x2764>
  4044e8:	madd	x16, x15, x10, x8
  4044ec:	mov	x17, x15
  4044f0:	ldr	w18, [x16]
  4044f4:	cbnz	w18, 404500 <error@@Base+0x2754>
  4044f8:	ldur	w18, [x16, #-28]
  4044fc:	cbnz	w18, 404574 <error@@Base+0x27c8>
  404500:	sub	x17, x17, #0x1
  404504:	cmp	x17, x14
  404508:	sub	x16, x16, #0x28
  40450c:	b.gt	4044f0 <error@@Base+0x2744>
  404510:	cmp	w15, w14
  404514:	b.lt	404574 <error@@Base+0x27c8>  // b.tstop
  404518:	cmp	x15, x14
  40451c:	csel	x16, x15, x14, lt  // lt = tstop
  404520:	sub	x16, x15, x16
  404524:	add	x17, x16, #0x1
  404528:	cmp	x17, #0x1
  40452c:	mov	x16, x15
  404530:	b.ls	40455c <error@@Base+0x27b0>  // b.plast
  404534:	and	x18, x17, #0xfffffffffffffffe
  404538:	sub	x16, x15, x18
  40453c:	madd	x15, x15, x10, x9
  404540:	mov	x0, x18
  404544:	str	w11, [x15, #40]
  404548:	str	w11, [x15], #-80
  40454c:	subs	x0, x0, #0x2
  404550:	b.ne	404544 <error@@Base+0x2798>  // b.any
  404554:	cmp	x17, x18
  404558:	b.eq	404574 <error@@Base+0x27c8>  // b.none
  40455c:	add	x15, x16, #0x1
  404560:	madd	x16, x16, x10, x8
  404564:	sub	x15, x15, #0x1
  404568:	cmp	x15, x14
  40456c:	str	w11, [x16], #-40
  404570:	b.gt	404564 <error@@Base+0x27b8>
  404574:	ldr	x13, [x13]
  404578:	cbnz	x13, 4044dc <error@@Base+0x2730>
  40457c:	ldr	x12, [x12]
  404580:	cbnz	x12, 4044d4 <error@@Base+0x2728>
  404584:	b	404b78 <error@@Base+0x2dcc>
  404588:	stp	xzr, xzr, [x29, #-24]
  40458c:	stp	xzr, xzr, [x29, #-40]
  404590:	ldr	x0, [x8, #8]
  404594:	sub	x1, x29, #0x20
  404598:	sub	x2, x29, #0x28
  40459c:	sub	x3, x29, #0x10
  4045a0:	sub	x4, x29, #0x18
  4045a4:	bl	405598 <error@@Base+0x37ec>
  4045a8:	ldur	x20, [x29, #-32]
  4045ac:	mov	w21, w26
  4045b0:	cbz	x20, 40462c <error@@Base+0x2880>
  4045b4:	ldrb	w8, [x20]
  4045b8:	mov	x0, x27
  4045bc:	cmp	w8, #0x2a
  4045c0:	b.ne	40461c <error@@Base+0x2870>  // b.any
  4045c4:	mov	x1, x20
  4045c8:	b	404620 <error@@Base+0x2874>
  4045cc:	adrp	x1, 416000 <error@@Base+0x14254>
  4045d0:	add	x1, x1, #0xd87
  4045d4:	mov	x0, x20
  4045d8:	bl	401a70 <strcmp@plt>
  4045dc:	cbnz	w0, 405304 <error@@Base+0x3558>
  4045e0:	mov	w8, #0xfffffffd            	// #-3
  4045e4:	ldur	x25, [x29, #-104]
  4045e8:	add	w21, w21, w8
  4045ec:	cmp	w21, #0x6
  4045f0:	strb	wzr, [x19, w21, uxtw]
  4045f4:	b.cc	40532c <error@@Base+0x3580>  // b.lo, b.ul, b.last
  4045f8:	add	x8, x19, w21, uxtw
  4045fc:	adrp	x1, 417000 <error@@Base+0x15254>
  404600:	sub	x0, x8, #0x5
  404604:	add	x1, x1, #0x1c6
  404608:	bl	401a70 <strcmp@plt>
  40460c:	cbnz	w0, 405338 <error@@Base+0x358c>
  404610:	sub	w8, w21, #0x5
  404614:	strb	wzr, [x19, w8, uxtw]
  404618:	b	4042d8 <error@@Base+0x252c>
  40461c:	mov	x1, x19
  404620:	bl	403120 <error@@Base+0x1374>
  404624:	mov	x0, x20
  404628:	bl	401aa0 <free@plt>
  40462c:	ldur	x20, [x29, #-16]
  404630:	cbz	x20, 404648 <error@@Base+0x289c>
  404634:	mov	x0, x27
  404638:	mov	x1, x20
  40463c:	bl	403310 <error@@Base+0x1564>
  404640:	mov	x0, x20
  404644:	bl	401aa0 <free@plt>
  404648:	mov	x0, x27
  40464c:	mov	x1, x19
  404650:	bl	402fe8 <error@@Base+0x123c>
  404654:	adrp	x8, 428000 <error@@Base+0x26254>
  404658:	ldr	w8, [x8, #1640]
  40465c:	cbz	w8, 404ae8 <error@@Base+0x2d3c>
  404660:	adrp	x0, 417000 <error@@Base+0x15254>
  404664:	add	x0, x0, #0x113
  404668:	bl	401bb0 <getenv@plt>
  40466c:	cbz	x27, 404ae8 <error@@Base+0x2d3c>
  404670:	cbnz	x0, 404ae8 <error@@Base+0x2d3c>
  404674:	ldr	x12, [sp, #64]
  404678:	mov	w8, #0x31                  	// #49
  40467c:	mov	w9, #0x33                  	// #51
  404680:	mov	w10, #0x4f                  	// #79
  404684:	cmn	w12, #0x1
  404688:	csel	w8, w8, w12, eq  // eq = none
  40468c:	ldr	x12, [sp, #72]
  404690:	cset	w11, eq  // eq = none
  404694:	str	w8, [sp, #28]
  404698:	mov	w28, #0x21                  	// #33
  40469c:	cmn	w12, #0x1
  4046a0:	csel	w9, w9, w12, eq  // eq = none
  4046a4:	str	w9, [sp, #24]
  4046a8:	ldr	x9, [sp, #56]
  4046ac:	cset	w8, eq  // eq = none
  4046b0:	orr	w24, w8, w11
  4046b4:	mov	w22, #0x23                  	// #35
  4046b8:	cmn	w9, #0x1
  4046bc:	csel	w8, w10, w9, eq  // eq = none
  4046c0:	sxtw	x9, w8
  4046c4:	sbfiz	x8, x8, #1, #32
  4046c8:	mov	x25, x27
  4046cc:	str	x9, [sp, #112]
  4046d0:	str	x8, [sp, #32]
  4046d4:	stp	xzr, xzr, [x29, #-24]
  4046d8:	stp	xzr, xzr, [x29, #-40]
  4046dc:	ldr	x0, [x25, #8]
  4046e0:	sub	x1, x29, #0x10
  4046e4:	sub	x2, x29, #0x20
  4046e8:	sub	x3, x29, #0x18
  4046ec:	sub	x4, x29, #0x28
  4046f0:	bl	405598 <error@@Base+0x37ec>
  4046f4:	ldr	x0, [x25, #8]
  4046f8:	bl	401aa0 <free@plt>
  4046fc:	ldp	x11, x10, [sp, #64]
  404700:	mov	w26, w11
  404704:	mov	w9, w10
  404708:	cbz	w24, 404768 <error@@Base+0x29bc>
  40470c:	ldr	x19, [x25, #24]
  404710:	mov	w8, w11
  404714:	mov	w9, w10
  404718:	cbz	x19, 404758 <error@@Base+0x29ac>
  40471c:	ldr	x20, [x25, #32]
  404720:	cmp	x19, x20
  404724:	b.eq	404748 <error@@Base+0x299c>  // b.none
  404728:	ldr	x0, [x19, #8]
  40472c:	adrp	x1, 417000 <error@@Base+0x15254>
  404730:	add	x1, x1, #0x460
  404734:	bl	401a70 <strcmp@plt>
  404738:	cbz	w0, 404754 <error@@Base+0x29a8>
  40473c:	ldr	x19, [x19]
  404740:	ldp	x11, x10, [sp, #64]
  404744:	cbnz	x19, 404720 <error@@Base+0x2974>
  404748:	mov	w8, w11
  40474c:	mov	w9, w10
  404750:	b	404758 <error@@Base+0x29ac>
  404754:	ldp	w9, w8, [sp, #24]
  404758:	cmn	w8, #0x1
  40475c:	csel	w26, w28, w8, eq  // eq = none
  404760:	cmn	w9, #0x1
  404764:	csel	w9, w22, w9, eq  // eq = none
  404768:	ldur	x20, [x29, #-16]
  40476c:	cbz	x20, 404ae0 <error@@Base+0x2d34>
  404770:	ldur	x8, [x29, #-24]
  404774:	str	x8, [sp, #96]
  404778:	cbz	x8, 404ae0 <error@@Base+0x2d34>
  40477c:	ldp	x19, x22, [x29, #-40]
  404780:	ldr	x10, [sp, #112]
  404784:	str	w9, [sp, #56]
  404788:	str	w21, [sp, #44]
  40478c:	add	x8, x19, x10
  404790:	sub	x9, x10, w9, sxtw
  404794:	udiv	x8, x8, x9
  404798:	ldr	x9, [sp, #32]
  40479c:	madd	x0, x9, x8, x10
  4047a0:	bl	4060d0 <error@@Base+0x4324>
  4047a4:	mov	x1, x20
  4047a8:	mov	x2, x22
  4047ac:	mov	x21, x0
  4047b0:	strb	wzr, [x0]
  4047b4:	bl	401b00 <strncat@plt>
  4047b8:	sub	w20, w26, #0x2
  4047bc:	cmp	x22, w20, sxtw
  4047c0:	str	w24, [sp, #48]
  4047c4:	str	x27, [sp, #120]
  4047c8:	b.ls	404814 <error@@Base+0x2a68>  // b.plast
  4047cc:	cmp	x19, #0x2
  4047d0:	b.cc	404858 <error@@Base+0x2aac>  // b.lo, b.ul, b.last
  4047d4:	mov	x0, x21
  4047d8:	bl	4017b0 <strlen@plt>
  4047dc:	cmp	w26, #0x2
  4047e0:	mov	w8, #0xa                   	// #10
  4047e4:	strh	w8, [x21, x0]
  4047e8:	b.lt	40484c <error@@Base+0x2aa0>  // b.tstop
  4047ec:	sub	w22, w26, #0x1
  4047f0:	mov	x0, x21
  4047f4:	bl	4017b0 <strlen@plt>
  4047f8:	subs	w22, w22, #0x1
  4047fc:	mov	w8, #0x20                  	// #32
  404800:	strh	w8, [x21, x0]
  404804:	b.ne	4047f0 <error@@Base+0x2a44>  // b.any
  404808:	mov	w8, w20
  40480c:	add	x22, x8, #0x1
  404810:	b	404850 <error@@Base+0x2aa4>
  404814:	sxtw	x20, w26
  404818:	mvn	x8, x22
  40481c:	adds	x26, x8, x20
  404820:	b.eq	404850 <error@@Base+0x2aa4>  // b.none
  404824:	cmp	x19, #0x3
  404828:	b.cc	404850 <error@@Base+0x2aa4>  // b.lo, b.ul, b.last
  40482c:	mov	x0, x21
  404830:	bl	4017b0 <strlen@plt>
  404834:	subs	x26, x26, #0x1
  404838:	mov	w8, #0x20                  	// #32
  40483c:	strh	w8, [x21, x0]
  404840:	b.ne	40482c <error@@Base+0x2a80>  // b.any
  404844:	sub	x22, x20, #0x1
  404848:	b	404850 <error@@Base+0x2aa4>
  40484c:	mov	x22, xzr
  404850:	cmp	x19, #0x3
  404854:	b.cs	40486c <error@@Base+0x2ac0>  // b.hs, b.nlast
  404858:	mov	x0, x21
  40485c:	bl	4017b0 <strlen@plt>
  404860:	mov	w8, #0xa                   	// #10
  404864:	strh	w8, [x21, x0]
  404868:	b	404ac4 <error@@Base+0x2d18>
  40486c:	ldr	w11, [sp, #56]
  404870:	mov	x28, xzr
  404874:	mov	x27, xzr
  404878:	sub	w8, w11, #0x1
  40487c:	str	w8, [sp, #20]
  404880:	ldr	x9, [sp, #96]
  404884:	adrp	x8, 428000 <error@@Base+0x26254>
  404888:	ldr	x8, [x8, #1736]
  40488c:	add	x20, x27, #0x1
  404890:	ldrb	w26, [x9, x28]
  404894:	cmp	x20, x8
  404898:	b.cc	4048bc <error@@Base+0x2b10>  // b.lo, b.ul, b.last
  40489c:	adrp	x24, 428000 <error@@Base+0x26254>
  4048a0:	ldr	x0, [x24, #1728]
  4048a4:	adrp	x8, 428000 <error@@Base+0x26254>
  4048a8:	add	x1, x27, #0x2
  4048ac:	str	x20, [x8, #1736]
  4048b0:	bl	406150 <error@@Base+0x43a4>
  4048b4:	ldr	w11, [sp, #56]
  4048b8:	str	x0, [x24, #1728]
  4048bc:	cmp	w26, #0xa
  4048c0:	b.eq	4048d4 <error@@Base+0x2b28>  // b.none
  4048c4:	cmp	w26, #0xd
  4048c8:	b.ne	404920 <error@@Base+0x2b74>  // b.any
  4048cc:	mov	x22, xzr
  4048d0:	b	404a8c <error@@Base+0x2ce0>
  4048d4:	adrp	x8, 428000 <error@@Base+0x26254>
  4048d8:	ldr	x1, [x8, #1728]
  4048dc:	mov	w8, #0xa                   	// #10
  4048e0:	mov	x0, x21
  4048e4:	mov	x2, x20
  4048e8:	strb	w8, [x1, x27]
  4048ec:	bl	401b00 <strncat@plt>
  4048f0:	ldr	w11, [sp, #56]
  4048f4:	mov	x22, xzr
  4048f8:	mov	x27, xzr
  4048fc:	b	404a9c <error@@Base+0x2cf0>
  404900:	add	x2, x27, #0x1
  404904:	mov	w8, #0xa                   	// #10
  404908:	mov	x0, x21
  40490c:	strb	w8, [x1, x27]
  404910:	bl	401b00 <strncat@plt>
  404914:	ldr	w11, [sp, #56]
  404918:	mov	x22, xzr
  40491c:	mov	x27, xzr
  404920:	cmp	w26, #0x9
  404924:	b.eq	404940 <error@@Base+0x2b94>  // b.none
  404928:	cmp	w26, #0x8
  40492c:	b.ne	40494c <error@@Base+0x2ba0>  // b.any
  404930:	sub	x8, x22, #0x1
  404934:	cmp	x22, #0x0
  404938:	csel	x22, xzr, x8, eq  // eq = none
  40493c:	b	404950 <error@@Base+0x2ba4>
  404940:	and	x8, x22, #0xfffffffffffffff8
  404944:	add	x22, x8, #0x8
  404948:	b	404950 <error@@Base+0x2ba4>
  40494c:	add	x22, x22, #0x1
  404950:	ldr	x8, [sp, #112]
  404954:	cmp	x22, x8
  404958:	b.ls	404a88 <error@@Base+0x2cdc>  // b.plast
  40495c:	adrp	x8, 428000 <error@@Base+0x26254>
  404960:	ldr	x1, [x8, #1728]
  404964:	mov	x9, xzr
  404968:	mov	w20, #0x1                   	// #1
  40496c:	add	x8, x1, x27
  404970:	add	x10, x27, x20
  404974:	cmp	x10, #0x1
  404978:	b.eq	404a78 <error@@Base+0x2ccc>  // b.none
  40497c:	mov	x24, x9
  404980:	add	x9, x8, x20
  404984:	ldurb	w9, [x9, #-2]
  404988:	sub	x20, x20, #0x1
  40498c:	cmp	w9, #0x20
  404990:	b.eq	4049a0 <error@@Base+0x2bf4>  // b.none
  404994:	cmp	w9, #0x9
  404998:	add	x9, x24, #0x1
  40499c:	b.ne	404970 <error@@Base+0x2bc4>  // b.any
  4049a0:	add	x2, x27, x20
  4049a4:	mov	x0, x21
  4049a8:	mov	w22, w11
  4049ac:	bl	401b00 <strncat@plt>
  4049b0:	bl	4017b0 <strlen@plt>
  4049b4:	cmp	w22, #0x2
  4049b8:	mov	w8, #0xa                   	// #10
  4049bc:	strh	w8, [x21, x0]
  4049c0:	b.lt	4049e0 <error@@Base+0x2c34>  // b.tstop
  4049c4:	ldr	w22, [sp, #20]
  4049c8:	mov	x0, x21
  4049cc:	bl	4017b0 <strlen@plt>
  4049d0:	subs	w22, w22, #0x1
  4049d4:	mov	w8, #0x20                  	// #32
  4049d8:	strh	w8, [x21, x0]
  4049dc:	b.ne	4049c8 <error@@Base+0x2c1c>  // b.any
  4049e0:	adrp	x8, 428000 <error@@Base+0x26254>
  4049e4:	ldr	x0, [x8, #1728]
  4049e8:	neg	x2, x20
  4049ec:	add	x8, x0, x27
  4049f0:	add	x1, x8, x20
  4049f4:	stp	x2, x0, [sp]
  4049f8:	bl	401790 <memmove@plt>
  4049fc:	ldr	w11, [sp, #56]
  404a00:	mov	x22, xzr
  404a04:	mov	x27, xzr
  404a08:	cbz	x20, 404920 <error@@Base+0x2b74>
  404a0c:	ldr	x8, [sp, #8]
  404a10:	mov	x22, xzr
  404a14:	mov	x9, x8
  404a18:	ldrb	w8, [x8]
  404a1c:	cmp	w8, #0xd
  404a20:	b.eq	404a44 <error@@Base+0x2c98>  // b.none
  404a24:	cmp	w8, #0x9
  404a28:	b.eq	404a4c <error@@Base+0x2ca0>  // b.none
  404a2c:	cmp	w8, #0x8
  404a30:	b.ne	404a58 <error@@Base+0x2cac>  // b.any
  404a34:	sub	x8, x22, #0x1
  404a38:	cmp	x22, #0x0
  404a3c:	csel	x22, xzr, x8, eq  // eq = none
  404a40:	b	404a5c <error@@Base+0x2cb0>
  404a44:	mov	x22, xzr
  404a48:	b	404a5c <error@@Base+0x2cb0>
  404a4c:	and	x8, x22, #0xfffffffffffffff8
  404a50:	add	x22, x8, #0x8
  404a54:	b	404a5c <error@@Base+0x2cb0>
  404a58:	add	x22, x22, #0x1
  404a5c:	mov	x8, x9
  404a60:	subs	x24, x24, #0x1
  404a64:	add	x8, x9, #0x1
  404a68:	b.ne	404a14 <error@@Base+0x2c68>  // b.any
  404a6c:	ldr	x27, [sp]
  404a70:	ldr	w11, [sp, #56]
  404a74:	b	404920 <error@@Base+0x2b74>
  404a78:	cbnz	x27, 404900 <error@@Base+0x2b54>
  404a7c:	mov	w27, #0x1                   	// #1
  404a80:	strb	w26, [x1]
  404a84:	b	404a9c <error@@Base+0x2cf0>
  404a88:	add	x20, x27, #0x1
  404a8c:	adrp	x8, 428000 <error@@Base+0x26254>
  404a90:	ldr	x8, [x8, #1728]
  404a94:	strb	w26, [x8, x27]
  404a98:	mov	x27, x20
  404a9c:	add	x28, x28, #0x1
  404aa0:	cmp	x28, x19
  404aa4:	b.ne	404880 <error@@Base+0x2ad4>  // b.any
  404aa8:	mov	w28, #0x21                  	// #33
  404aac:	cbz	x27, 404ac4 <error@@Base+0x2d18>
  404ab0:	adrp	x8, 428000 <error@@Base+0x26254>
  404ab4:	ldr	x1, [x8, #1728]
  404ab8:	mov	x0, x21
  404abc:	mov	x2, x27
  404ac0:	bl	401b00 <strncat@plt>
  404ac4:	mov	x0, x21
  404ac8:	str	x21, [x25, #8]
  404acc:	bl	4017b0 <strlen@plt>
  404ad0:	str	x0, [x25, #16]
  404ad4:	ldp	w21, w24, [sp, #44]
  404ad8:	ldr	x27, [sp, #120]
  404adc:	mov	w22, #0x23                  	// #35
  404ae0:	ldr	x25, [x25]
  404ae4:	cbnz	x25, 4046d4 <error@@Base+0x2928>
  404ae8:	ldur	x0, [x29, #-72]
  404aec:	cbnz	x0, 404b20 <error@@Base+0x2d74>
  404af0:	mov	w0, #0x18                  	// #24
  404af4:	bl	4060d0 <error@@Base+0x4324>
  404af8:	adrp	x8, 428000 <error@@Base+0x26254>
  404afc:	ldr	x8, [x8, #1720]
  404b00:	adrp	x9, 416000 <error@@Base+0x14254>
  404b04:	add	x9, x9, #0xdcd
  404b08:	mov	w10, #0x1                   	// #1
  404b0c:	cmp	x8, #0x0
  404b10:	csel	x8, x9, x8, eq  // eq = none
  404b14:	stur	x0, [x29, #-72]
  404b18:	stp	xzr, x8, [x0]
  404b1c:	str	w10, [x0, #16]
  404b20:	cbnz	x27, 404b50 <error@@Base+0x2da4>
  404b24:	ldr	w8, [sp, #80]
  404b28:	cbnz	w8, 404b48 <error@@Base+0x2d9c>
  404b2c:	adrp	x1, 417000 <error@@Base+0x15254>
  404b30:	add	x1, x1, #0x12a
  404b34:	mov	w2, #0x5                   	// #5
  404b38:	mov	x0, xzr
  404b3c:	bl	401b40 <dcgettext@plt>
  404b40:	ldr	x1, [sp, #104]
  404b44:	bl	401e64 <error@@Base+0xb8>
  404b48:	mov	w0, wzr
  404b4c:	bl	4017d0 <exit@plt>
  404b50:	cmp	w21, #0x1
  404b54:	str	w21, [sp, #44]
  404b58:	b.lt	404b74 <error@@Base+0x2dc8>  // b.tstop
  404b5c:	ldr	x8, [x27, #24]
  404b60:	cbnz	x8, 404b74 <error@@Base+0x2dc8>
  404b64:	mov	x8, x27
  404b68:	str	x0, [x8, #24]
  404b6c:	ldr	x8, [x8]
  404b70:	cbnz	x8, 404b68 <error@@Base+0x2dbc>
  404b74:	mov	w19, wzr
  404b78:	ldur	w8, [x29, #-112]
  404b7c:	cbnz	w8, 404f20 <error@@Base+0x3174>
  404b80:	cbz	x23, 404f20 <error@@Base+0x3174>
  404b84:	ldur	x25, [x29, #-72]
  404b88:	mov	x24, x27
  404b8c:	mov	w26, #0x28                  	// #40
  404b90:	mov	x28, x23
  404b94:	ldr	x27, [x28, #32]
  404b98:	cbnz	x27, 404ba8 <error@@Base+0x2dfc>
  404b9c:	ldr	x28, [x28]
  404ba0:	cbnz	x28, 404b94 <error@@Base+0x2de8>
  404ba4:	b	404e00 <error@@Base+0x3054>
  404ba8:	ldpsw	x8, x10, [x27, #16]
  404bac:	orr	x9, xzr, #0xffffffffffffffe0
  404bb0:	madd	x9, x10, x26, x9
  404bb4:	mov	x21, x10
  404bb8:	cmp	x10, x8
  404bbc:	b.le	404bd4 <error@@Base+0x2e28>
  404bc0:	ldur	x10, [x29, #-96]
  404bc4:	ldr	w11, [x10, x9]
  404bc8:	sub	x10, x21, #0x1
  404bcc:	sub	x9, x9, #0x28
  404bd0:	cbz	w11, 404bb4 <error@@Base+0x2e08>
  404bd4:	str	w21, [x27, #20]
  404bd8:	cbz	x25, 404c08 <error@@Base+0x2e5c>
  404bdc:	ldr	x20, [x27, #8]
  404be0:	mov	x22, x25
  404be4:	ldr	x0, [x22, #8]
  404be8:	mov	x1, x20
  404bec:	bl	401a70 <strcmp@plt>
  404bf0:	cbz	w0, 404c00 <error@@Base+0x2e54>
  404bf4:	ldr	x22, [x22]
  404bf8:	cbnz	x22, 404be4 <error@@Base+0x2e38>
  404bfc:	b	404c08 <error@@Base+0x2e5c>
  404c00:	str	wzr, [x22, #16]
  404c04:	cbnz	x24, 404c14 <error@@Base+0x2e68>
  404c08:	ldr	x27, [x27]
  404c0c:	cbnz	x27, 404ba8 <error@@Base+0x2dfc>
  404c10:	b	404b9c <error@@Base+0x2df0>
  404c14:	mov	x22, x24
  404c18:	ldr	x20, [x22, #24]
  404c1c:	cbz	x20, 404c48 <error@@Base+0x2e9c>
  404c20:	ldr	x26, [x22, #32]
  404c24:	cmp	x20, x26
  404c28:	b.eq	404c44 <error@@Base+0x2e98>  // b.none
  404c2c:	ldr	x0, [x20, #8]
  404c30:	ldr	x1, [x27, #8]
  404c34:	bl	401a70 <strcmp@plt>
  404c38:	cbz	w0, 404c54 <error@@Base+0x2ea8>
  404c3c:	ldr	x20, [x20]
  404c40:	cbnz	x20, 404c24 <error@@Base+0x2e78>
  404c44:	mov	w26, #0x28                  	// #40
  404c48:	ldr	x22, [x22]
  404c4c:	cbnz	x22, 404c18 <error@@Base+0x2e6c>
  404c50:	b	404c08 <error@@Base+0x2e5c>
  404c54:	ldpsw	x9, x8, [x27, #16]
  404c58:	cmp	w8, w9
  404c5c:	b.ge	404c68 <error@@Base+0x2ebc>  // b.tcont
  404c60:	mov	w26, #0x28                  	// #40
  404c64:	b	404ddc <error@@Base+0x3030>
  404c68:	ldur	x11, [x29, #-96]
  404c6c:	mov	w26, #0x28                  	// #40
  404c70:	mov	w10, wzr
  404c74:	mov	x12, x8
  404c78:	madd	x11, x8, x26, x11
  404c7c:	ldur	x17, [x29, #-96]
  404c80:	mov	x13, x12
  404c84:	sub	x12, x12, #0x1
  404c88:	mul	x14, x12, x26
  404c8c:	ldr	x15, [x17, x14]
  404c90:	ldrb	w14, [x15]
  404c94:	cmp	w14, #0x2a
  404c98:	b.ne	404dcc <error@@Base+0x3020>  // b.any
  404c9c:	madd	x14, x12, x26, x17
  404ca0:	ldr	w16, [x22, #16]
  404ca4:	ldr	w17, [x14, #8]
  404ca8:	ldr	x14, [x22, #8]
  404cac:	cmp	w17, w16
  404cb0:	csel	w16, w16, w17, gt
  404cb4:	cmp	w16, #0x1
  404cb8:	b.lt	404cfc <error@@Base+0x2f50>  // b.tstop
  404cbc:	ldrb	w0, [x14]
  404cc0:	mov	w17, w16
  404cc4:	mov	w1, #0x2a                  	// #42
  404cc8:	mov	w18, #0x1                   	// #1
  404ccc:	and	w0, w0, #0xff
  404cd0:	cmp	w0, w1, uxtb
  404cd4:	b.ne	404d54 <error@@Base+0x2fa8>  // b.any
  404cd8:	cmp	x18, x17
  404cdc:	b.cs	404cfc <error@@Base+0x2f50>  // b.hs, b.nlast
  404ce0:	ldrb	w0, [x14, x18]
  404ce4:	ldrb	w1, [x15, x18]
  404ce8:	add	x18, x18, #0x1
  404cec:	cmp	w0, #0x3a
  404cf0:	b.ne	404ccc <error@@Base+0x2f20>  // b.any
  404cf4:	cmp	w1, #0x3a
  404cf8:	b.ne	404ccc <error@@Base+0x2f20>  // b.any
  404cfc:	ldur	x17, [x29, #-96]
  404d00:	madd	x17, x12, x26, x17
  404d04:	ldr	w18, [x17, #36]!
  404d08:	cbnz	w18, 404d54 <error@@Base+0x2fa8>
  404d0c:	adrp	x18, 428000 <error@@Base+0x26254>
  404d10:	ldr	w18, [x18, #1708]
  404d14:	cbnz	w18, 404df8 <error@@Base+0x304c>
  404d18:	cmp	w13, w8
  404d1c:	mov	w18, #0x1                   	// #1
  404d20:	str	w18, [x17]
  404d24:	b.ge	404d54 <error@@Base+0x2fa8>  // b.tcont
  404d28:	mov	w17, w10
  404d2c:	mov	x18, x11
  404d30:	ldr	x0, [x18]
  404d34:	ldrb	w0, [x0]
  404d38:	cmp	w0, #0x2a
  404d3c:	b.eq	404d54 <error@@Base+0x2fa8>  // b.none
  404d40:	mov	w0, #0x1                   	// #1
  404d44:	str	w0, [x18, #36]
  404d48:	subs	w17, w17, #0x1
  404d4c:	add	x18, x18, #0x28
  404d50:	b.ne	404d30 <error@@Base+0x2f84>  // b.any
  404d54:	ldrb	w17, [x15]
  404d58:	cmp	w17, #0x2a
  404d5c:	b.ne	404dcc <error@@Base+0x3020>  // b.any
  404d60:	cmp	w16, #0x1
  404d64:	b.lt	404dcc <error@@Base+0x3020>  // b.tstop
  404d68:	mov	x17, xzr
  404d6c:	mov	w16, w16
  404d70:	add	x15, x15, #0x1
  404d74:	mov	w18, #0x2a                  	// #42
  404d78:	ldrb	w0, [x14, x17]
  404d7c:	and	w1, w18, #0xff
  404d80:	cmp	w0, #0x3a
  404d84:	b.ne	404d94 <error@@Base+0x2fe8>  // b.any
  404d88:	cmp	w1, #0x3a
  404d8c:	b.eq	404da4 <error@@Base+0x2ff8>  // b.none
  404d90:	b	404dc4 <error@@Base+0x3018>
  404d94:	cmp	w1, #0x3a
  404d98:	b.eq	404dc8 <error@@Base+0x301c>  // b.none
  404d9c:	cmp	w0, w18, uxtb
  404da0:	b.cc	404dc4 <error@@Base+0x3018>  // b.lo, b.ul, b.last
  404da4:	add	x1, x17, #0x1
  404da8:	cmp	x1, x16
  404dac:	b.cs	404dc8 <error@@Base+0x301c>  // b.hs, b.nlast
  404db0:	cmp	w0, w18, uxtb
  404db4:	b.hi	404dc8 <error@@Base+0x301c>  // b.pmore
  404db8:	ldrb	w18, [x15, x17]
  404dbc:	mov	x17, x1
  404dc0:	b	404d78 <error@@Base+0x2fcc>
  404dc4:	mov	w21, w12
  404dc8:	mov	w26, #0x28                  	// #40
  404dcc:	sub	x11, x11, #0x28
  404dd0:	cmp	x13, x9
  404dd4:	add	w10, w10, #0x1
  404dd8:	b.gt	404c7c <error@@Base+0x2ed0>
  404ddc:	tbnz	w21, #31, 404c48 <error@@Base+0x2e9c>
  404de0:	ldur	x2, [x29, #-96]
  404de4:	ldr	w3, [sp, #44]
  404de8:	mov	x0, x22
  404dec:	mov	w1, w21
  404df0:	bl	4057b0 <error@@Base+0x3a04>
  404df4:	b	404c48 <error@@Base+0x2e9c>
  404df8:	mov	w21, #0xffffffff            	// #-1
  404dfc:	b	404c48 <error@@Base+0x2e9c>
  404e00:	mov	x27, x24
  404e04:	cbz	x23, 404f20 <error@@Base+0x3174>
  404e08:	adrp	x20, 417000 <error@@Base+0x15254>
  404e0c:	mov	x21, xzr
  404e10:	add	x20, x20, #0x419
  404e14:	ldr	x0, [x23, #8]
  404e18:	cbnz	x0, 404e28 <error@@Base+0x307c>
  404e1c:	ldr	x23, [x23]
  404e20:	cbnz	x23, 404e14 <error@@Base+0x3068>
  404e24:	b	404e40 <error@@Base+0x3094>
  404e28:	mov	x1, x20
  404e2c:	bl	401a70 <strcmp@plt>
  404e30:	cmp	w0, #0x0
  404e34:	csel	x21, x23, x21, eq  // eq = none
  404e38:	ldr	x23, [x23]
  404e3c:	cbnz	x23, 404e14 <error@@Base+0x3068>
  404e40:	cbz	x21, 404f20 <error@@Base+0x3174>
  404e44:	ldur	x22, [x29, #-72]
  404e48:	cbz	x22, 404f20 <error@@Base+0x3174>
  404e4c:	adrp	x23, 428000 <error@@Base+0x26254>
  404e50:	mov	w25, #0x28                  	// #40
  404e54:	ldr	w8, [x22, #16]
  404e58:	cbz	w8, 404f18 <error@@Base+0x316c>
  404e5c:	ldr	w8, [x23, #1644]
  404e60:	cbz	w8, 404ee4 <error@@Base+0x3138>
  404e64:	ldr	x26, [x21, #32]
  404e68:	cbz	x26, 404ee4 <error@@Base+0x3138>
  404e6c:	ldr	x20, [x22, #8]
  404e70:	ldr	x1, [x26, #8]
  404e74:	mov	x0, x20
  404e78:	bl	405a08 <error@@Base+0x3c5c>
  404e7c:	tbz	w0, #31, 404e88 <error@@Base+0x30dc>
  404e80:	mov	x27, xzr
  404e84:	b	404ea8 <error@@Base+0x30fc>
  404e88:	mov	x28, x26
  404e8c:	mov	x27, x28
  404e90:	ldr	x28, [x28]
  404e94:	cbz	x28, 404ec4 <error@@Base+0x3118>
  404e98:	ldr	x1, [x28, #8]
  404e9c:	mov	x0, x20
  404ea0:	bl	405a08 <error@@Base+0x3c5c>
  404ea4:	tbz	w0, #31, 404e8c <error@@Base+0x30e0>
  404ea8:	lsr	w8, w0, #31
  404eac:	cbnz	x27, 404ed0 <error@@Base+0x3124>
  404eb0:	ldrsw	x9, [x26, #16]
  404eb4:	ldur	x10, [x29, #-96]
  404eb8:	madd	x9, x9, x25, x10
  404ebc:	sub	x20, x9, #0x50
  404ec0:	b	404edc <error@@Base+0x3130>
  404ec4:	mov	x20, xzr
  404ec8:	lsr	w8, w0, #31
  404ecc:	b	404edc <error@@Base+0x3130>
  404ed0:	ldrsw	x9, [x27, #20]
  404ed4:	ldur	x10, [x29, #-96]
  404ed8:	madd	x20, x9, x25, x10
  404edc:	mov	x27, x24
  404ee0:	cbnz	w8, 404ef0 <error@@Base+0x3144>
  404ee4:	ldrsw	x8, [x21, #20]
  404ee8:	ldur	x9, [x29, #-96]
  404eec:	madd	x20, x8, x25, x9
  404ef0:	ldrsw	x8, [x20, #32]
  404ef4:	ldr	x0, [x20, #24]
  404ef8:	add	x8, x8, #0x1
  404efc:	lsl	x1, x8, #3
  404f00:	str	w8, [x20, #32]
  404f04:	bl	406150 <error@@Base+0x43a4>
  404f08:	ldrsw	x8, [x20, #32]
  404f0c:	str	x0, [x20, #24]
  404f10:	add	x8, x0, x8, lsl #3
  404f14:	stur	x22, [x8, #-8]
  404f18:	ldr	x22, [x22]
  404f1c:	cbnz	x22, 404e54 <error@@Base+0x30a8>
  404f20:	ldur	w8, [x29, #-112]
  404f24:	cbz	w8, 404f50 <error@@Base+0x31a4>
  404f28:	ldr	w8, [sp, #80]
  404f2c:	orr	w8, w19, w8
  404f30:	cbnz	w8, 404f50 <error@@Base+0x31a4>
  404f34:	adrp	x1, 417000 <error@@Base+0x15254>
  404f38:	add	x1, x1, #0x144
  404f3c:	mov	w2, #0x5                   	// #5
  404f40:	mov	x0, xzr
  404f44:	bl	401b40 <dcgettext@plt>
  404f48:	ldr	x1, [sp, #104]
  404f4c:	bl	401e64 <error@@Base+0xb8>
  404f50:	ldr	w8, [sp, #92]
  404f54:	cbz	w8, 404f68 <error@@Base+0x31bc>
  404f58:	ldur	x1, [x29, #-48]
  404f5c:	adrp	x0, 417000 <error@@Base+0x15254>
  404f60:	add	x0, x0, #0x16f
  404f64:	bl	401b80 <printf@plt>
  404f68:	adrp	x8, 428000 <error@@Base+0x26254>
  404f6c:	ldr	w8, [x8, #1712]
  404f70:	ldur	x20, [x29, #-48]
  404f74:	cbnz	w8, 404fe0 <error@@Base+0x3234>
  404f78:	ldur	x19, [x29, #-56]
  404f7c:	cbz	x19, 404ff0 <error@@Base+0x3244>
  404f80:	mov	x0, x19
  404f84:	bl	4017b0 <strlen@plt>
  404f88:	mov	x21, x0
  404f8c:	mov	x0, x20
  404f90:	bl	4017b0 <strlen@plt>
  404f94:	mov	x22, x0
  404f98:	add	w8, w21, w22
  404f9c:	add	w8, w8, #0x2
  404fa0:	sxtw	x0, w8
  404fa4:	bl	4060d0 <error@@Base+0x4324>
  404fa8:	mov	x1, x19
  404fac:	mov	x25, x0
  404fb0:	bl	401af0 <strcpy@plt>
  404fb4:	add	x0, x0, w21, sxtw
  404fb8:	mov	w8, #0x3e                  	// #62
  404fbc:	strh	w8, [x0], #1
  404fc0:	mov	x1, x20
  404fc4:	bl	401af0 <strcpy@plt>
  404fc8:	adrp	x1, 417000 <error@@Base+0x15254>
  404fcc:	strb	wzr, [x0, w22, sxtw]
  404fd0:	add	x1, x1, #0x1fe
  404fd4:	mov	x0, x25
  404fd8:	bl	4018e0 <popen@plt>
  404fdc:	b	405000 <error@@Base+0x3254>
  404fe0:	adrp	x0, 417000 <error@@Base+0x15254>
  404fe4:	add	x0, x0, #0x18b
  404fe8:	mov	x1, x20
  404fec:	b	403d0c <error@@Base+0x1f60>
  404ff0:	adrp	x1, 417000 <error@@Base+0x15254>
  404ff4:	add	x1, x1, #0x1fe
  404ff8:	mov	x0, x20
  404ffc:	bl	401890 <fopen@plt>
  405000:	ldr	w22, [sp, #44]
  405004:	ldur	x24, [x29, #-104]
  405008:	mov	x21, x0
  40500c:	cbnz	x0, 405020 <error@@Base+0x3274>
  405010:	mov	x0, x20
  405014:	bl	4017e0 <perror@plt>
  405018:	mov	w0, #0x1                   	// #1
  40501c:	bl	4017d0 <exit@plt>
  405020:	tbnz	w24, #31, 4052e4 <error@@Base+0x3538>
  405024:	mov	x23, xzr
  405028:	mov	w26, wzr
  40502c:	add	x25, x24, #0x1
  405030:	mov	w8, w22
  405034:	mov	w10, #0x28                  	// #40
  405038:	adrp	x11, 428000 <error@@Base+0x26254>
  40503c:	str	x8, [sp, #104]
  405040:	ldur	x8, [x29, #-96]
  405044:	cmp	w22, #0x1
  405048:	madd	x20, x23, x10, x8
  40504c:	ldr	x8, [x20, #16]!
  405050:	b.lt	4050f0 <error@@Base+0x3344>  // b.tstop
  405054:	cbz	x8, 4050f0 <error@@Base+0x3344>
  405058:	ldr	x8, [x8]
  40505c:	cbz	x8, 4050f0 <error@@Base+0x3344>
  405060:	stur	x25, [x29, #-112]
  405064:	mov	x24, x27
  405068:	add	w25, w26, w22
  40506c:	str	w26, [sp, #112]
  405070:	mov	w27, w26
  405074:	mov	w26, #0x1                   	// #1
  405078:	add	w9, w27, w26
  40507c:	sub	w9, w9, #0x1
  405080:	cmp	w9, #0x1
  405084:	b.lt	405090 <error@@Base+0x32e4>  // b.tstop
  405088:	ldr	w9, [x11, #1636]
  40508c:	cbz	w9, 4050c4 <error@@Base+0x3318>
  405090:	ldr	x0, [x8, #8]
  405094:	mov	x1, x21
  405098:	mov	x28, x11
  40509c:	bl	4017c0 <fputs@plt>
  4050a0:	ldr	x8, [sp, #104]
  4050a4:	cmp	x8, x26
  4050a8:	b.eq	4050dc <error@@Base+0x3330>  // b.none
  4050ac:	ldr	x8, [x20]
  4050b0:	mov	w10, #0x28                  	// #40
  4050b4:	mov	x11, x28
  4050b8:	ldr	x8, [x8, x26, lsl #3]
  4050bc:	add	x26, x26, #0x1
  4050c0:	cbnz	x8, 405078 <error@@Base+0x32cc>
  4050c4:	ldr	w8, [sp, #112]
  4050c8:	mov	x27, x24
  4050cc:	ldp	x25, x24, [x29, #-112]
  4050d0:	add	w8, w8, w26
  4050d4:	sub	w26, w8, #0x1
  4050d8:	b	4050f0 <error@@Base+0x3344>
  4050dc:	mov	w26, w25
  4050e0:	mov	x27, x24
  4050e4:	ldp	x25, x24, [x29, #-112]
  4050e8:	mov	w10, #0x28                  	// #40
  4050ec:	mov	x11, x28
  4050f0:	ldur	x8, [x29, #-96]
  4050f4:	madd	x28, x23, x10, x8
  4050f8:	ldr	x0, [x28, #24]!
  4050fc:	cbz	x0, 40528c <error@@Base+0x34e0>
  405100:	cmp	w26, #0x1
  405104:	b.lt	405110 <error@@Base+0x3364>  // b.tstop
  405108:	ldr	w8, [x11, #1636]
  40510c:	cbz	w8, 4052e4 <error@@Base+0x3538>
  405110:	ldur	x8, [x29, #-96]
  405114:	adrp	x3, 405000 <error@@Base+0x3254>
  405118:	mov	w2, #0x8                   	// #8
  40511c:	add	x3, x3, #0x964
  405120:	madd	x8, x23, x10, x8
  405124:	ldrsw	x1, [x8, #32]!
  405128:	str	x8, [sp, #96]
  40512c:	bl	401840 <qsort@plt>
  405130:	mov	x0, xzr
  405134:	stur	x25, [x29, #-112]
  405138:	cbnz	x27, 40514c <error@@Base+0x33a0>
  40513c:	bl	4060d0 <error@@Base+0x4324>
  405140:	mov	x20, xzr
  405144:	str	wzr, [sp, #92]
  405148:	b	405184 <error@@Base+0x33d8>
  40514c:	mov	x20, xzr
  405150:	mov	x8, x27
  405154:	ldr	x8, [x8]
  405158:	add	x20, x20, #0x1
  40515c:	add	x0, x0, #0x8
  405160:	cbnz	x8, 405154 <error@@Base+0x33a8>
  405164:	bl	4060d0 <error@@Base+0x4324>
  405168:	mov	x8, x0
  40516c:	mov	x9, x27
  405170:	str	x9, [x8], #8
  405174:	ldr	x9, [x9]
  405178:	cbnz	x9, 405170 <error@@Base+0x33c4>
  40517c:	mov	w8, #0x1                   	// #1
  405180:	str	w8, [sp, #92]
  405184:	adrp	x3, 405000 <error@@Base+0x3254>
  405188:	mov	w2, #0x8                   	// #8
  40518c:	mov	x1, x20
  405190:	add	x3, x3, #0x978
  405194:	str	w26, [sp, #112]
  405198:	str	x27, [sp, #120]
  40519c:	mov	x24, x0
  4051a0:	bl	401840 <qsort@plt>
  4051a4:	ldr	x8, [sp, #96]
  4051a8:	ldr	w8, [x8]
  4051ac:	cmp	w8, #0x1
  4051b0:	b.lt	40526c <error@@Base+0x34c0>  // b.tstop
  4051b4:	mov	x25, xzr
  4051b8:	ldr	x8, [x28]
  4051bc:	ldr	x26, [x8, x25, lsl #3]
  4051c0:	ldr	w8, [x26, #16]
  4051c4:	cbz	w8, 405258 <error@@Base+0x34ac>
  4051c8:	mov	w0, #0xa                   	// #10
  4051cc:	mov	x1, x21
  4051d0:	bl	401820 <putc@plt>
  4051d4:	ldr	x0, [x26, #8]
  4051d8:	mov	x1, x21
  4051dc:	bl	4017c0 <fputs@plt>
  4051e0:	mov	w0, #0xa                   	// #10
  4051e4:	mov	x1, x21
  4051e8:	bl	401820 <putc@plt>
  4051ec:	ldr	w8, [sp, #92]
  4051f0:	str	wzr, [x26, #16]
  4051f4:	cbz	w8, 405258 <error@@Base+0x34ac>
  4051f8:	mov	x27, xzr
  4051fc:	ldr	x8, [x24, x27, lsl #3]
  405200:	ldr	x22, [x8, #24]
  405204:	cbz	x22, 405248 <error@@Base+0x349c>
  405208:	ldr	x9, [x8, #32]
  40520c:	cmp	x22, x9
  405210:	b.eq	405248 <error@@Base+0x349c>  // b.none
  405214:	stp	x9, x8, [sp, #72]
  405218:	ldr	x0, [x22, #8]
  40521c:	ldr	x1, [x26, #8]
  405220:	bl	401a70 <strcmp@plt>
  405224:	cbz	w0, 405238 <error@@Base+0x348c>
  405228:	ldr	x22, [x22]
  40522c:	ldp	x9, x8, [sp, #72]
  405230:	cbz	x22, 405248 <error@@Base+0x349c>
  405234:	b	40520c <error@@Base+0x3460>
  405238:	ldr	x8, [sp, #80]
  40523c:	mov	x1, x21
  405240:	ldr	x0, [x8, #8]
  405244:	bl	4017c0 <fputs@plt>
  405248:	ldr	w22, [sp, #44]
  40524c:	add	x27, x27, #0x1
  405250:	cmp	x27, x20
  405254:	b.ne	4051fc <error@@Base+0x3450>  // b.any
  405258:	ldr	x8, [sp, #96]
  40525c:	add	x25, x25, #0x1
  405260:	ldrsw	x8, [x8]
  405264:	cmp	x25, x8
  405268:	b.lt	4051b8 <error@@Base+0x340c>  // b.tstop
  40526c:	ldr	w26, [sp, #112]
  405270:	mov	x0, x24
  405274:	add	w26, w26, #0x1
  405278:	bl	401aa0 <free@plt>
  40527c:	ldr	x27, [sp, #120]
  405280:	ldp	x25, x24, [x29, #-112]
  405284:	mov	w10, #0x28                  	// #40
  405288:	adrp	x11, 428000 <error@@Base+0x26254>
  40528c:	cmp	x23, x24
  405290:	b.cs	4052d8 <error@@Base+0x352c>  // b.hs, b.nlast
  405294:	ldur	x8, [x29, #-96]
  405298:	madd	x8, x23, x10, x8
  40529c:	ldr	w8, [x8, #36]
  4052a0:	cbnz	w8, 4052d8 <error@@Base+0x352c>
  4052a4:	ldur	x8, [x29, #-96]
  4052a8:	mov	w1, #0x1                   	// #1
  4052ac:	mov	x3, x21
  4052b0:	mov	x20, x11
  4052b4:	madd	x8, x23, x10, x8
  4052b8:	ldr	x0, [x8]
  4052bc:	ldrsw	x2, [x8, #8]
  4052c0:	bl	401ae0 <fwrite@plt>
  4052c4:	mov	w0, #0xa                   	// #10
  4052c8:	mov	x1, x21
  4052cc:	bl	401820 <putc@plt>
  4052d0:	mov	x11, x20
  4052d4:	mov	w10, #0x28                  	// #40
  4052d8:	add	x23, x23, #0x1
  4052dc:	cmp	x23, x25
  4052e0:	b.ne	405040 <error@@Base+0x3294>  // b.any
  4052e4:	mov	x0, x21
  4052e8:	cbz	x19, 4052f8 <error@@Base+0x354c>
  4052ec:	bl	401b50 <pclose@plt>
  4052f0:	mov	w0, wzr
  4052f4:	bl	4017d0 <exit@plt>
  4052f8:	bl	401870 <fclose@plt>
  4052fc:	mov	w0, wzr
  405300:	bl	4017d0 <exit@plt>
  405304:	cmp	w21, #0x6
  405308:	b.cc	405328 <error@@Base+0x357c>  // b.lo, b.ul, b.last
  40530c:	adrp	x1, 416000 <error@@Base+0x14254>
  405310:	sub	x0, x25, #0x5
  405314:	add	x1, x1, #0xd8b
  405318:	bl	401a70 <strcmp@plt>
  40531c:	cbnz	w0, 40535c <error@@Base+0x35b0>
  405320:	mov	w8, #0xfffffffb            	// #-5
  405324:	b	4045e4 <error@@Base+0x2838>
  405328:	ldur	x25, [x29, #-104]
  40532c:	cmp	w21, #0x5
  405330:	b.cc	4042d8 <error@@Base+0x252c>  // b.lo, b.ul, b.last
  405334:	mov	w21, #0x5                   	// #5
  405338:	add	x8, x19, w21, uxtw
  40533c:	adrp	x1, 417000 <error@@Base+0x15254>
  405340:	sub	x0, x8, #0x4
  405344:	add	x1, x1, #0x1cc
  405348:	bl	401a70 <strcmp@plt>
  40534c:	cbnz	w0, 4042d8 <error@@Base+0x252c>
  405350:	sub	w8, w21, #0x4
  405354:	strb	wzr, [x19, w8, uxtw]
  405358:	b	4042d8 <error@@Base+0x252c>
  40535c:	ldur	x25, [x29, #-104]
  405360:	b	4045f8 <error@@Base+0x284c>
  405364:	adrp	x0, 416000 <error@@Base+0x14254>
  405368:	add	x0, x0, #0xe46
  40536c:	bl	402098 <error@@Base+0x2ec>
  405370:	stp	x29, x30, [sp, #-48]!
  405374:	stp	x22, x21, [sp, #16]
  405378:	stp	x20, x19, [sp, #32]
  40537c:	adrp	x8, 428000 <error@@Base+0x26254>
  405380:	ldr	w8, [x8, #1712]
  405384:	mov	x29, sp
  405388:	cbz	w8, 40539c <error@@Base+0x35f0>
  40538c:	ldp	x20, x19, [sp, #32]
  405390:	ldp	x22, x21, [sp, #16]
  405394:	ldp	x29, x30, [sp], #48
  405398:	ret
  40539c:	mov	w1, wzr
  4053a0:	mov	x19, x0
  4053a4:	bl	4018d0 <open@plt>
  4053a8:	mov	w21, w0
  4053ac:	tbz	w0, #31, 405430 <error@@Base+0x3684>
  4053b0:	bl	401ba0 <__errno_location@plt>
  4053b4:	ldr	w8, [x0]
  4053b8:	cmp	w8, #0x2
  4053bc:	b.ne	405430 <error@@Base+0x3684>  // b.any
  4053c0:	mov	x20, x0
  4053c4:	mov	w0, #0x2                   	// #2
  4053c8:	bl	401990 <strerror@plt>
  4053cc:	adrp	x1, 417000 <error@@Base+0x15254>
  4053d0:	mov	x21, x0
  4053d4:	add	x1, x1, #0x1fe
  4053d8:	mov	x0, x19
  4053dc:	bl	401890 <fopen@plt>
  4053e0:	cbz	x0, 405444 <error@@Base+0x3698>
  4053e4:	adrp	x1, 417000 <error@@Base+0x15254>
  4053e8:	mov	x22, x0
  4053ec:	add	x1, x1, #0x200
  4053f0:	mov	w2, #0x5                   	// #5
  4053f4:	mov	x0, xzr
  4053f8:	bl	401b40 <dcgettext@plt>
  4053fc:	adrp	x3, 417000 <error@@Base+0x15254>
  405400:	adrp	x4, 417000 <error@@Base+0x15254>
  405404:	mov	x1, x0
  405408:	add	x3, x3, #0x408
  40540c:	add	x4, x4, #0x41d
  405410:	mov	w2, #0x1f                  	// #31
  405414:	mov	x0, x22
  405418:	bl	401be0 <fprintf@plt>
  40541c:	mov	x0, x22
  405420:	bl	401870 <fclose@plt>
  405424:	tbz	w0, #31, 40538c <error@@Base+0x35e0>
  405428:	mov	x0, x19
  40542c:	bl	402098 <error@@Base+0x2ec>
  405430:	mov	w0, w21
  405434:	ldp	x20, x19, [sp, #32]
  405438:	ldp	x22, x21, [sp, #16]
  40543c:	ldp	x29, x30, [sp], #48
  405440:	b	4019a0 <close@plt>
  405444:	adrp	x1, 417000 <error@@Base+0x15254>
  405448:	add	x1, x1, #0x425
  40544c:	mov	w2, #0x5                   	// #5
  405450:	bl	401b40 <dcgettext@plt>
  405454:	ldr	w8, [x20]
  405458:	mov	x20, x0
  40545c:	mov	w0, w8
  405460:	bl	401990 <strerror@plt>
  405464:	mov	x3, x0
  405468:	mov	x0, x20
  40546c:	mov	x1, x19
  405470:	mov	x2, x21
  405474:	bl	401f34 <error@@Base+0x188>
  405478:	stp	x29, x30, [sp, #-80]!
  40547c:	stp	x22, x21, [sp, #48]
  405480:	mov	x21, x0
  405484:	mov	w0, #0x5000                	// #20480
  405488:	stp	x26, x25, [sp, #16]
  40548c:	stp	x24, x23, [sp, #32]
  405490:	stp	x20, x19, [sp, #64]
  405494:	mov	x29, sp
  405498:	mov	x19, x2
  40549c:	mov	w20, w1
  4054a0:	bl	4060d0 <error@@Base+0x4324>
  4054a4:	cmp	w20, #0x1
  4054a8:	b.lt	405560 <error@@Base+0x37b4>  // b.tstop
  4054ac:	mov	w22, wzr
  4054b0:	mov	w23, w20
  4054b4:	mov	w8, #0x1                   	// #1
  4054b8:	mov	w24, #0x1ff                 	// #511
  4054bc:	mov	w25, #0x28                  	// #40
  4054c0:	mov	x26, x21
  4054c4:	b	4054e0 <error@@Base+0x3734>
  4054c8:	add	w22, w22, #0x1
  4054cc:	ldrb	w8, [x26], #1
  4054d0:	cmp	w8, #0xa
  4054d4:	cset	w8, eq  // eq = none
  4054d8:	subs	x23, x23, #0x1
  4054dc:	b.eq	405538 <error@@Base+0x378c>  // b.none
  4054e0:	cbz	w8, 4054cc <error@@Base+0x3720>
  4054e4:	cmp	w22, w24
  4054e8:	b.ne	405504 <error@@Base+0x3758>  // b.any
  4054ec:	lsl	w8, w22, #1
  4054f0:	add	w8, w8, #0x2
  4054f4:	mov	w24, #0x1                   	// #1
  4054f8:	smull	x1, w8, w25
  4054fc:	bfi	w24, w22, #1, #31
  405500:	bl	406150 <error@@Base+0x43a4>
  405504:	smaddl	x8, w22, w25, x0
  405508:	cmp	w22, #0x1
  40550c:	str	x26, [x8]
  405510:	stp	xzr, xzr, [x8, #24]
  405514:	str	xzr, [x8, #16]
  405518:	b.lt	4054c8 <error@@Base+0x371c>  // b.tstop
  40551c:	sxtw	x8, w22
  405520:	madd	x8, x8, x25, x0
  405524:	ldur	w9, [x8, #-40]
  405528:	mvn	w9, w9
  40552c:	add	w9, w9, w26
  405530:	stur	w9, [x8, #-32]
  405534:	b	4054c8 <error@@Base+0x371c>
  405538:	cmp	w22, #0x1
  40553c:	b.lt	405564 <error@@Base+0x37b8>  // b.tstop
  405540:	mov	w9, #0x28                  	// #40
  405544:	smaddl	x9, w22, w9, x0
  405548:	ldur	w10, [x9, #-40]
  40554c:	add	w11, w21, w20
  405550:	sub	w10, w11, w10
  405554:	sub	w8, w10, w8
  405558:	stur	w8, [x9, #-32]
  40555c:	b	405564 <error@@Base+0x37b8>
  405560:	mov	w22, wzr
  405564:	mov	w8, #0x28                  	// #40
  405568:	smaddl	x8, w22, w8, x0
  40556c:	str	xzr, [x8]
  405570:	str	wzr, [x8, #8]
  405574:	stp	xzr, xzr, [x8, #24]
  405578:	str	xzr, [x8, #16]
  40557c:	str	w22, [x19]
  405580:	ldp	x20, x19, [sp, #64]
  405584:	ldp	x22, x21, [sp, #48]
  405588:	ldp	x24, x23, [sp, #32]
  40558c:	ldp	x26, x25, [sp, #16]
  405590:	ldp	x29, x30, [sp], #80
  405594:	ret
  405598:	stp	x29, x30, [sp, #-96]!
  40559c:	stp	x24, x23, [sp, #48]
  4055a0:	mov	x24, x1
  4055a4:	mov	w1, #0x2e                  	// #46
  4055a8:	str	x27, [sp, #16]
  4055ac:	stp	x26, x25, [sp, #32]
  4055b0:	stp	x22, x21, [sp, #64]
  4055b4:	stp	x20, x19, [sp, #80]
  4055b8:	mov	x29, sp
  4055bc:	mov	x19, x4
  4055c0:	mov	x20, x3
  4055c4:	mov	x23, x2
  4055c8:	mov	x22, x0
  4055cc:	bl	401ad0 <strchr@plt>
  4055d0:	cbz	x0, 405744 <error@@Base+0x3998>
  4055d4:	mov	x27, #0x600                 	// #1536
  4055d8:	mov	x25, x0
  4055dc:	mov	w26, #0x1                   	// #1
  4055e0:	movk	x27, #0x1, lsl #32
  4055e4:	b	4055fc <error@@Base+0x3850>
  4055e8:	mov	w1, #0x2e                  	// #46
  4055ec:	mov	x0, x21
  4055f0:	bl	401ad0 <strchr@plt>
  4055f4:	mov	x25, x0
  4055f8:	cbz	x0, 405744 <error@@Base+0x3998>
  4055fc:	mov	x21, x25
  405600:	ldrb	w8, [x21, #1]!
  405604:	cmp	w8, #0x20
  405608:	b.hi	4055e8 <error@@Base+0x383c>  // b.pmore
  40560c:	lsl	x8, x26, x8
  405610:	tst	x8, x27
  405614:	b.eq	4055e8 <error@@Base+0x383c>  // b.none
  405618:	sub	x8, x25, x22
  40561c:	add	x9, x8, #0x1
  405620:	add	x0, x8, #0x2
  405624:	str	x9, [x23]
  405628:	bl	4060d0 <error@@Base+0x4324>
  40562c:	str	x0, [x24]
  405630:	strb	wzr, [x0]
  405634:	ldr	x2, [x23]
  405638:	mov	x1, x22
  40563c:	bl	401b00 <strncat@plt>
  405640:	mov	x0, x22
  405644:	bl	4017b0 <strlen@plt>
  405648:	bl	4060d0 <error@@Base+0x4324>
  40564c:	str	x0, [x20]
  405650:	strb	wzr, [x0]
  405654:	ldrb	w23, [x25, #1]
  405658:	cbz	w23, 405774 <error@@Base+0x39c8>
  40565c:	bl	401a80 <__ctype_b_loc@plt>
  405660:	mov	x22, x0
  405664:	mov	w25, #0x2020                	// #8224
  405668:	mov	w26, #0x20                  	// #32
  40566c:	b	40569c <error@@Base+0x38f0>
  405670:	mov	x0, x21
  405674:	bl	4017b0 <strlen@plt>
  405678:	ldr	x8, [x20]
  40567c:	mov	x23, x0
  405680:	mov	x1, x21
  405684:	mov	x2, x23
  405688:	mov	x0, x8
  40568c:	bl	401b00 <strncat@plt>
  405690:	add	x21, x21, x23
  405694:	ldrb	w23, [x21]
  405698:	cbz	w23, 40576c <error@@Base+0x39c0>
  40569c:	ldr	x8, [x22]
  4056a0:	and	x9, x23, #0xff
  4056a4:	ldrh	w9, [x8, x9, lsl #1]
  4056a8:	tbz	w9, #13, 4056bc <error@@Base+0x3910>
  4056ac:	ldrb	w9, [x21, #1]!
  4056b0:	ldrh	w10, [x8, x9, lsl #1]
  4056b4:	tbnz	w10, #13, 4056ac <error@@Base+0x3900>
  4056b8:	cbz	w9, 405694 <error@@Base+0x38e8>
  4056bc:	mov	w1, #0xa                   	// #10
  4056c0:	mov	x0, x21
  4056c4:	bl	401ad0 <strchr@plt>
  4056c8:	cbz	x0, 405670 <error@@Base+0x38c4>
  4056cc:	mov	x23, x0
  4056d0:	ldr	x0, [x20]
  4056d4:	sub	x24, x23, x21
  4056d8:	mov	x1, x21
  4056dc:	mov	x2, x24
  4056e0:	bl	401b00 <strncat@plt>
  4056e4:	cmp	x24, #0x2
  4056e8:	add	x21, x23, #0x1
  4056ec:	b.cc	405694 <error@@Base+0x38e8>  // b.lo, b.ul, b.last
  4056f0:	mov	x0, x21
  4056f4:	bl	4017b0 <strlen@plt>
  4056f8:	cbz	x0, 405694 <error@@Base+0x38e8>
  4056fc:	ldurb	w8, [x23, #-1]
  405700:	cmp	x8, #0x2e
  405704:	b.ne	405724 <error@@Base+0x3978>  // b.any
  405708:	ldr	x23, [x20]
  40570c:	mov	x0, x23
  405710:	bl	4017b0 <strlen@plt>
  405714:	add	x8, x23, x0
  405718:	strh	w25, [x8]
  40571c:	strb	wzr, [x8, #2]
  405720:	b	405694 <error@@Base+0x38e8>
  405724:	ldr	x9, [x22]
  405728:	ldrh	w8, [x9, x8, lsl #1]
  40572c:	tbnz	w8, #13, 405694 <error@@Base+0x38e8>
  405730:	ldr	x23, [x20]
  405734:	mov	x0, x23
  405738:	bl	4017b0 <strlen@plt>
  40573c:	strh	w26, [x23, x0]
  405740:	b	405694 <error@@Base+0x38e8>
  405744:	mov	x0, x22
  405748:	bl	4017b0 <strlen@plt>
  40574c:	cbz	x0, 405794 <error@@Base+0x39e8>
  405750:	mov	x19, x0
  405754:	mov	x0, x22
  405758:	bl	401980 <strdup@plt>
  40575c:	add	x8, x19, #0x1
  405760:	str	x0, [x24]
  405764:	str	x8, [x23]
  405768:	b	405794 <error@@Base+0x39e8>
  40576c:	ldr	x22, [x20]
  405770:	b	405778 <error@@Base+0x39cc>
  405774:	mov	x22, x0
  405778:	mov	x0, x22
  40577c:	bl	4017b0 <strlen@plt>
  405780:	mov	w8, #0xa                   	// #10
  405784:	strh	w8, [x22, x0]
  405788:	ldr	x0, [x20]
  40578c:	bl	4017b0 <strlen@plt>
  405790:	str	x0, [x19]
  405794:	ldp	x20, x19, [sp, #80]
  405798:	ldp	x22, x21, [sp, #64]
  40579c:	ldp	x24, x23, [sp, #48]
  4057a0:	ldp	x26, x25, [sp, #32]
  4057a4:	ldr	x27, [sp, #16]
  4057a8:	ldp	x29, x30, [sp], #96
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-96]!
  4057b4:	mov	w8, #0x28                  	// #40
  4057b8:	str	x27, [sp, #16]
  4057bc:	stp	x26, x25, [sp, #32]
  4057c0:	stp	x24, x23, [sp, #48]
  4057c4:	stp	x22, x21, [sp, #64]
  4057c8:	stp	x20, x19, [sp, #80]
  4057cc:	smaddl	x24, w1, w8, x2
  4057d0:	ldr	x8, [x24, #16]!
  4057d4:	mov	w20, w3
  4057d8:	mov	x19, x0
  4057dc:	mov	x29, sp
  4057e0:	cbz	x8, 405888 <error@@Base+0x3adc>
  4057e4:	cmp	w20, #0x1
  4057e8:	b.lt	4058c8 <error@@Base+0x3b1c>  // b.tstop
  4057ec:	ldr	x26, [x24]
  4057f0:	mov	x25, xzr
  4057f4:	mov	w27, w20
  4057f8:	b	405808 <error@@Base+0x3a5c>
  4057fc:	add	x25, x25, #0x1
  405800:	cmp	x25, x27
  405804:	b.eq	405960 <error@@Base+0x3bb4>  // b.none
  405808:	ldr	x22, [x26, x25, lsl #3]
  40580c:	cbz	x22, 4058cc <error@@Base+0x3b20>
  405810:	ldr	x21, [x19, #8]
  405814:	mov	x0, x21
  405818:	bl	4017b0 <strlen@plt>
  40581c:	ldr	x22, [x22, #8]
  405820:	mov	x23, x0
  405824:	mov	x0, x22
  405828:	bl	4017b0 <strlen@plt>
  40582c:	cmp	w23, w0
  405830:	csel	w9, w23, w0, lt  // lt = tstop
  405834:	cmp	w9, #0x1
  405838:	b.lt	4057fc <error@@Base+0x3a50>  // b.tstop
  40583c:	mov	x8, xzr
  405840:	mov	w9, w9
  405844:	ldrb	w10, [x21, x8]
  405848:	ldrb	w11, [x22, x8]
  40584c:	cmp	w10, #0x3a
  405850:	b.ne	405860 <error@@Base+0x3ab4>  // b.any
  405854:	cmp	w11, #0x3a
  405858:	b.eq	405870 <error@@Base+0x3ac4>  // b.none
  40585c:	b	4058cc <error@@Base+0x3b20>
  405860:	cmp	w11, #0x3a
  405864:	b.eq	4057fc <error@@Base+0x3a50>  // b.none
  405868:	cmp	w10, w11
  40586c:	b.cc	4058cc <error@@Base+0x3b20>  // b.lo, b.ul, b.last
  405870:	add	x8, x8, #0x1
  405874:	cmp	x8, x9
  405878:	b.cs	4057fc <error@@Base+0x3a50>  // b.hs, b.nlast
  40587c:	cmp	w10, w11
  405880:	b.ls	405844 <error@@Base+0x3a98>  // b.plast
  405884:	b	4057fc <error@@Base+0x3a50>
  405888:	sbfiz	x0, x20, #3, #32
  40588c:	bl	4060d0 <error@@Base+0x4324>
  405890:	cmp	w20, #0x1
  405894:	str	x0, [x24]
  405898:	b.lt	4058c8 <error@@Base+0x3b1c>  // b.tstop
  40589c:	cmp	w20, #0x1
  4058a0:	str	xzr, [x0]
  4058a4:	b.eq	4057e4 <error@@Base+0x3a38>  // b.none
  4058a8:	mov	w8, w20
  4058ac:	mov	w9, #0x1                   	// #1
  4058b0:	ldr	x10, [x24]
  4058b4:	str	xzr, [x10, x9, lsl #3]
  4058b8:	add	x9, x9, #0x1
  4058bc:	cmp	x8, x9
  4058c0:	b.ne	4058b0 <error@@Base+0x3b04>  // b.any
  4058c4:	b	4057e4 <error@@Base+0x3a38>
  4058c8:	mov	w25, wzr
  4058cc:	cmp	w25, w20
  4058d0:	b.eq	405960 <error@@Base+0x3bb4>  // b.none
  4058d4:	ldr	x9, [x24]
  4058d8:	mov	w8, w25
  4058dc:	ldr	x10, [x9, w25, uxtw #3]
  4058e0:	cbz	x10, 405940 <error@@Base+0x3b94>
  4058e4:	sub	w12, w20, #0x1
  4058e8:	cmp	w12, w25
  4058ec:	b.le	405940 <error@@Base+0x3b94>
  4058f0:	sub	w10, w20, #0x2
  4058f4:	ldr	x14, [x9, w10, sxtw #3]
  4058f8:	sxtw	x13, w12
  4058fc:	sxtw	x10, w25
  405900:	sub	x11, x13, #0x1
  405904:	cmp	x11, x10
  405908:	str	x14, [x9, w12, sxtw #3]
  40590c:	b.le	40593c <error@@Base+0x3b90>
  405910:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  405914:	add	x9, x9, x13, lsl #32
  405918:	mov	x12, #0xffffffff00000000    	// #-4294967296
  40591c:	ldr	x13, [x24]
  405920:	asr	x14, x9, #29
  405924:	add	x9, x9, x12
  405928:	ldr	x14, [x13, x14]
  40592c:	str	x14, [x13, x11, lsl #3]
  405930:	sub	x11, x11, #0x1
  405934:	cmp	x11, x10
  405938:	b.gt	40591c <error@@Base+0x3b70>
  40593c:	ldr	x9, [x24]
  405940:	str	x19, [x9, x8, lsl #3]
  405944:	ldp	x20, x19, [sp, #80]
  405948:	ldp	x22, x21, [sp, #64]
  40594c:	ldp	x24, x23, [sp, #48]
  405950:	ldp	x26, x25, [sp, #32]
  405954:	ldr	x27, [sp, #16]
  405958:	ldp	x29, x30, [sp], #96
  40595c:	ret
  405960:	bl	4019f0 <abort@plt>
  405964:	ldr	x8, [x0]
  405968:	ldr	x9, [x1]
  40596c:	ldr	x0, [x8, #8]
  405970:	ldr	x1, [x9, #8]
  405974:	b	401a70 <strcmp@plt>
  405978:	stp	x29, x30, [sp, #-48]!
  40597c:	stp	x22, x21, [sp, #16]
  405980:	stp	x20, x19, [sp, #32]
  405984:	ldr	x8, [x0]
  405988:	ldr	x9, [x1]
  40598c:	mov	w1, #0x3a                  	// #58
  405990:	mov	x29, sp
  405994:	ldr	x20, [x8, #8]
  405998:	ldr	x19, [x9, #8]
  40599c:	mov	x0, x20
  4059a0:	bl	401ad0 <strchr@plt>
  4059a4:	mov	x21, x0
  4059a8:	mov	w1, #0x3a                  	// #58
  4059ac:	mov	x0, x19
  4059b0:	bl	401ad0 <strchr@plt>
  4059b4:	mov	x22, x0
  4059b8:	cbz	x21, 4059cc <error@@Base+0x3c20>
  4059bc:	sub	x21, x21, x20
  4059c0:	cbz	x22, 4059dc <error@@Base+0x3c30>
  4059c4:	sub	x0, x22, x19
  4059c8:	b	4059e4 <error@@Base+0x3c38>
  4059cc:	mov	x0, x20
  4059d0:	bl	4017b0 <strlen@plt>
  4059d4:	mov	x21, x0
  4059d8:	cbnz	x22, 4059c4 <error@@Base+0x3c18>
  4059dc:	mov	x0, x19
  4059e0:	bl	4017b0 <strlen@plt>
  4059e4:	cmp	w21, w0
  4059e8:	csel	x8, x0, x21, gt
  4059ec:	mov	x0, x20
  4059f0:	mov	x1, x19
  4059f4:	ldp	x20, x19, [sp, #32]
  4059f8:	ldp	x22, x21, [sp, #16]
  4059fc:	sxtw	x2, w8
  405a00:	ldp	x29, x30, [sp], #48
  405a04:	b	405c0c <error@@Base+0x3e60>
  405a08:	sub	sp, sp, #0xc0
  405a0c:	cmp	x0, x1
  405a10:	stp	x29, x30, [sp, #128]
  405a14:	str	x23, [sp, #144]
  405a18:	stp	x22, x21, [sp, #160]
  405a1c:	stp	x20, x19, [sp, #176]
  405a20:	add	x29, sp, #0x80
  405a24:	b.eq	405b00 <error@@Base+0x3d54>  // b.none
  405a28:	mov	x19, x1
  405a2c:	mov	x20, x0
  405a30:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  405a34:	cmp	x0, #0x1
  405a38:	b.ls	405b08 <error@@Base+0x3d5c>  // b.plast
  405a3c:	str	x20, [sp, #80]
  405a40:	strb	wzr, [sp, #64]
  405a44:	stur	xzr, [sp, #68]
  405a48:	strb	wzr, [sp, #76]
  405a4c:	str	x19, [sp, #16]
  405a50:	strb	wzr, [sp]
  405a54:	stur	xzr, [sp, #4]
  405a58:	add	x0, sp, #0x40
  405a5c:	strb	wzr, [sp, #12]
  405a60:	bl	405e30 <error@@Base+0x4084>
  405a64:	ldrb	w8, [sp, #96]
  405a68:	cbz	w8, 405a74 <error@@Base+0x3cc8>
  405a6c:	ldr	w8, [sp, #100]
  405a70:	cbz	w8, 405b64 <error@@Base+0x3db8>
  405a74:	mov	x0, sp
  405a78:	bl	405e30 <error@@Base+0x4084>
  405a7c:	ldrb	w8, [sp, #32]
  405a80:	cbz	w8, 405a8c <error@@Base+0x3ce0>
  405a84:	ldr	w9, [sp, #36]
  405a88:	cbz	w9, 405b64 <error@@Base+0x3db8>
  405a8c:	ldrb	w9, [sp, #96]
  405a90:	cbz	w9, 405abc <error@@Base+0x3d10>
  405a94:	cbz	w8, 405bc0 <error@@Base+0x3e14>
  405a98:	ldr	w0, [sp, #100]
  405a9c:	bl	401bd0 <towlower@plt>
  405aa0:	ldr	w8, [sp, #36]
  405aa4:	mov	w19, w0
  405aa8:	mov	w0, w8
  405aac:	bl	401bd0 <towlower@plt>
  405ab0:	sub	w0, w19, w0
  405ab4:	cbz	w0, 405ae0 <error@@Base+0x3d34>
  405ab8:	b	405ba8 <error@@Base+0x3dfc>
  405abc:	cbnz	w8, 405bc8 <error@@Base+0x3e1c>
  405ac0:	ldr	x2, [sp, #88]
  405ac4:	ldr	x8, [sp, #24]
  405ac8:	cmp	x2, x8
  405acc:	b.ne	405bd0 <error@@Base+0x3e24>  // b.any
  405ad0:	ldr	x0, [sp, #80]
  405ad4:	ldr	x1, [sp, #16]
  405ad8:	bl	401a30 <memcmp@plt>
  405adc:	cbnz	w0, 405ba8 <error@@Base+0x3dfc>
  405ae0:	ldp	x9, x8, [sp, #80]
  405ae4:	ldp	x11, x10, [sp, #16]
  405ae8:	strb	wzr, [sp, #76]
  405aec:	add	x8, x9, x8
  405af0:	add	x9, x11, x10
  405af4:	str	x8, [sp, #80]
  405af8:	str	x9, [sp, #16]
  405afc:	b	405a58 <error@@Base+0x3cac>
  405b00:	mov	w0, wzr
  405b04:	b	405ba8 <error@@Base+0x3dfc>
  405b08:	bl	401a80 <__ctype_b_loc@plt>
  405b0c:	ldr	x22, [x0]
  405b10:	ldrb	w21, [x20]
  405b14:	ldrh	w8, [x22, x21, lsl #1]
  405b18:	tbz	w8, #8, 405b2c <error@@Base+0x3d80>
  405b1c:	bl	401850 <__ctype_tolower_loc@plt>
  405b20:	ldr	x8, [x0]
  405b24:	lsl	x9, x21, #2
  405b28:	ldrb	w21, [x8, x9]
  405b2c:	ldrb	w23, [x19]
  405b30:	ldrh	w8, [x22, x23, lsl #1]
  405b34:	tbz	w8, #8, 405b48 <error@@Base+0x3d9c>
  405b38:	bl	401850 <__ctype_tolower_loc@plt>
  405b3c:	ldr	x8, [x0]
  405b40:	lsl	x9, x23, #2
  405b44:	ldrb	w23, [x8, x9]
  405b48:	cbz	w21, 405b5c <error@@Base+0x3db0>
  405b4c:	add	x20, x20, #0x1
  405b50:	cmp	w21, w23
  405b54:	add	x19, x19, #0x1
  405b58:	b.eq	405b10 <error@@Base+0x3d64>  // b.none
  405b5c:	sub	w0, w21, w23
  405b60:	b	405ba8 <error@@Base+0x3dfc>
  405b64:	add	x0, sp, #0x40
  405b68:	bl	405e30 <error@@Base+0x4084>
  405b6c:	ldrb	w8, [sp, #96]
  405b70:	mov	w0, #0x1                   	// #1
  405b74:	cbz	w8, 405ba8 <error@@Base+0x3dfc>
  405b78:	ldr	w8, [sp, #100]
  405b7c:	cbnz	w8, 405ba8 <error@@Base+0x3dfc>
  405b80:	mov	x0, sp
  405b84:	bl	405e30 <error@@Base+0x4084>
  405b88:	ldrb	w8, [sp, #32]
  405b8c:	ldr	w9, [sp, #36]
  405b90:	cmp	w8, #0x0
  405b94:	cset	w8, eq  // eq = none
  405b98:	cmp	w9, #0x0
  405b9c:	cset	w9, ne  // ne = any
  405ba0:	orr	w8, w8, w9
  405ba4:	sbfx	w0, w8, #0, #1
  405ba8:	ldp	x20, x19, [sp, #176]
  405bac:	ldp	x22, x21, [sp, #160]
  405bb0:	ldr	x23, [sp, #144]
  405bb4:	ldp	x29, x30, [sp, #128]
  405bb8:	add	sp, sp, #0xc0
  405bbc:	ret
  405bc0:	mov	w0, #0xffffffff            	// #-1
  405bc4:	b	405ba8 <error@@Base+0x3dfc>
  405bc8:	mov	w0, #0x1                   	// #1
  405bcc:	b	405ba8 <error@@Base+0x3dfc>
  405bd0:	ldr	x0, [sp, #80]
  405bd4:	ldr	x1, [sp, #16]
  405bd8:	cmp	x2, x8
  405bdc:	b.cs	405bf4 <error@@Base+0x3e48>  // b.hs, b.nlast
  405be0:	bl	401a30 <memcmp@plt>
  405be4:	cmp	w0, #0x1
  405be8:	mov	w8, #0xffffffff            	// #-1
  405bec:	cneg	w0, w8, ge  // ge = tcont
  405bf0:	b	405ba8 <error@@Base+0x3dfc>
  405bf4:	mov	x2, x8
  405bf8:	bl	401a30 <memcmp@plt>
  405bfc:	cmp	w0, #0x0
  405c00:	mov	w8, #0x1                   	// #1
  405c04:	cneg	w0, w8, lt  // lt = tstop
  405c08:	b	405ba8 <error@@Base+0x3dfc>
  405c0c:	sub	sp, sp, #0xc0
  405c10:	stp	x22, x21, [sp, #160]
  405c14:	mov	x21, x0
  405c18:	cmp	x0, x1
  405c1c:	mov	w0, wzr
  405c20:	stp	x29, x30, [sp, #128]
  405c24:	stp	x24, x23, [sp, #144]
  405c28:	stp	x20, x19, [sp, #176]
  405c2c:	add	x29, sp, #0x80
  405c30:	b.eq	405e18 <error@@Base+0x406c>  // b.none
  405c34:	mov	x19, x2
  405c38:	cbz	x2, 405e18 <error@@Base+0x406c>
  405c3c:	mov	x20, x1
  405c40:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  405c44:	cmp	x0, #0x1
  405c48:	b.ls	405d18 <error@@Base+0x3f6c>  // b.plast
  405c4c:	str	x21, [sp, #80]
  405c50:	strb	wzr, [sp, #64]
  405c54:	stur	xzr, [sp, #68]
  405c58:	strb	wzr, [sp, #76]
  405c5c:	str	x20, [sp, #16]
  405c60:	strb	wzr, [sp]
  405c64:	stur	xzr, [sp, #4]
  405c68:	add	x0, sp, #0x40
  405c6c:	strb	wzr, [sp, #12]
  405c70:	bl	405e30 <error@@Base+0x4084>
  405c74:	ldrb	w8, [sp, #96]
  405c78:	cbz	w8, 405c84 <error@@Base+0x3ed8>
  405c7c:	ldr	w8, [sp, #100]
  405c80:	cbz	w8, 405d80 <error@@Base+0x3fd4>
  405c84:	mov	x0, sp
  405c88:	bl	405e30 <error@@Base+0x4084>
  405c8c:	ldrb	w8, [sp, #32]
  405c90:	cbz	w8, 405c9c <error@@Base+0x3ef0>
  405c94:	ldr	w9, [sp, #36]
  405c98:	cbz	w9, 405d80 <error@@Base+0x3fd4>
  405c9c:	ldrb	w9, [sp, #96]
  405ca0:	cbz	w9, 405ccc <error@@Base+0x3f20>
  405ca4:	cbz	w8, 405dd0 <error@@Base+0x4024>
  405ca8:	ldr	w0, [sp, #100]
  405cac:	bl	401bd0 <towlower@plt>
  405cb0:	ldr	w8, [sp, #36]
  405cb4:	mov	w20, w0
  405cb8:	mov	w0, w8
  405cbc:	bl	401bd0 <towlower@plt>
  405cc0:	sub	w0, w20, w0
  405cc4:	cbz	w0, 405cf0 <error@@Base+0x3f44>
  405cc8:	b	405e18 <error@@Base+0x406c>
  405ccc:	cbnz	w8, 405dd8 <error@@Base+0x402c>
  405cd0:	ldr	x2, [sp, #88]
  405cd4:	ldr	x8, [sp, #24]
  405cd8:	cmp	x2, x8
  405cdc:	b.ne	405de0 <error@@Base+0x4034>  // b.any
  405ce0:	ldr	x0, [sp, #80]
  405ce4:	ldr	x1, [sp, #16]
  405ce8:	bl	401a30 <memcmp@plt>
  405cec:	cbnz	w0, 405e18 <error@@Base+0x406c>
  405cf0:	subs	x19, x19, #0x1
  405cf4:	b.eq	405dc8 <error@@Base+0x401c>  // b.none
  405cf8:	ldp	x9, x8, [sp, #80]
  405cfc:	ldp	x11, x10, [sp, #16]
  405d00:	strb	wzr, [sp, #76]
  405d04:	add	x8, x9, x8
  405d08:	add	x9, x11, x10
  405d0c:	str	x8, [sp, #80]
  405d10:	str	x9, [sp, #16]
  405d14:	b	405c68 <error@@Base+0x3ebc>
  405d18:	bl	401a80 <__ctype_b_loc@plt>
  405d1c:	ldr	x22, [x0]
  405d20:	ldrb	w23, [x21]
  405d24:	sub	x19, x19, #0x1
  405d28:	ldrh	w8, [x22, x23, lsl #1]
  405d2c:	tbz	w8, #8, 405d40 <error@@Base+0x3f94>
  405d30:	bl	401850 <__ctype_tolower_loc@plt>
  405d34:	ldr	x8, [x0]
  405d38:	lsl	x9, x23, #2
  405d3c:	ldrb	w23, [x8, x9]
  405d40:	ldrb	w24, [x20]
  405d44:	ldrh	w8, [x22, x24, lsl #1]
  405d48:	tbz	w8, #8, 405d5c <error@@Base+0x3fb0>
  405d4c:	bl	401850 <__ctype_tolower_loc@plt>
  405d50:	ldr	x8, [x0]
  405d54:	lsl	x9, x24, #2
  405d58:	ldrb	w24, [x8, x9]
  405d5c:	cbz	x19, 405d78 <error@@Base+0x3fcc>
  405d60:	cbz	w23, 405d78 <error@@Base+0x3fcc>
  405d64:	cmp	w23, w24
  405d68:	b.ne	405d78 <error@@Base+0x3fcc>  // b.any
  405d6c:	add	x21, x21, #0x1
  405d70:	add	x20, x20, #0x1
  405d74:	b	405d20 <error@@Base+0x3f74>
  405d78:	sub	w0, w23, w24
  405d7c:	b	405e18 <error@@Base+0x406c>
  405d80:	add	x0, sp, #0x40
  405d84:	bl	405e30 <error@@Base+0x4084>
  405d88:	ldrb	w8, [sp, #96]
  405d8c:	mov	w0, #0x1                   	// #1
  405d90:	cbz	w8, 405e18 <error@@Base+0x406c>
  405d94:	ldr	w8, [sp, #100]
  405d98:	cbnz	w8, 405e18 <error@@Base+0x406c>
  405d9c:	mov	x0, sp
  405da0:	bl	405e30 <error@@Base+0x4084>
  405da4:	ldrb	w8, [sp, #32]
  405da8:	ldr	w9, [sp, #36]
  405dac:	cmp	w8, #0x0
  405db0:	cset	w8, eq  // eq = none
  405db4:	cmp	w9, #0x0
  405db8:	cset	w9, ne  // ne = any
  405dbc:	orr	w8, w8, w9
  405dc0:	sbfx	w0, w8, #0, #1
  405dc4:	b	405e18 <error@@Base+0x406c>
  405dc8:	mov	w0, wzr
  405dcc:	b	405e18 <error@@Base+0x406c>
  405dd0:	mov	w0, #0xffffffff            	// #-1
  405dd4:	b	405e18 <error@@Base+0x406c>
  405dd8:	mov	w0, #0x1                   	// #1
  405ddc:	b	405e18 <error@@Base+0x406c>
  405de0:	ldr	x0, [sp, #80]
  405de4:	ldr	x1, [sp, #16]
  405de8:	cmp	x2, x8
  405dec:	b.cs	405e04 <error@@Base+0x4058>  // b.hs, b.nlast
  405df0:	bl	401a30 <memcmp@plt>
  405df4:	cmp	w0, #0x1
  405df8:	mov	w8, #0xffffffff            	// #-1
  405dfc:	cneg	w0, w8, ge  // ge = tcont
  405e00:	b	405e18 <error@@Base+0x406c>
  405e04:	mov	x2, x8
  405e08:	bl	401a30 <memcmp@plt>
  405e0c:	cmp	w0, #0x0
  405e10:	mov	w8, #0x1                   	// #1
  405e14:	cneg	w0, w8, lt  // lt = tstop
  405e18:	ldp	x20, x19, [sp, #176]
  405e1c:	ldp	x22, x21, [sp, #160]
  405e20:	ldp	x24, x23, [sp, #144]
  405e24:	ldp	x29, x30, [sp, #128]
  405e28:	add	sp, sp, #0xc0
  405e2c:	ret
  405e30:	stp	x29, x30, [sp, #-48]!
  405e34:	stp	x22, x21, [sp, #16]
  405e38:	stp	x20, x19, [sp, #32]
  405e3c:	ldrb	w8, [x0, #12]
  405e40:	mov	x29, sp
  405e44:	cbnz	w8, 405f30 <error@@Base+0x4184>
  405e48:	ldrb	w8, [x0]
  405e4c:	ldr	x20, [x0, #16]
  405e50:	mov	x19, x0
  405e54:	cbz	w8, 405ea8 <error@@Base+0x40fc>
  405e58:	add	x22, x19, #0x24
  405e5c:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  405e60:	mov	x1, x0
  405e64:	mov	x0, x20
  405e68:	bl	406058 <error@@Base+0x42ac>
  405e6c:	add	x21, x19, #0x4
  405e70:	mov	x2, x0
  405e74:	mov	x0, x22
  405e78:	mov	x1, x20
  405e7c:	mov	x3, x21
  405e80:	bl	4063e8 <error@@Base+0x463c>
  405e84:	cmn	x0, #0x2
  405e88:	str	x0, [x19, #24]
  405e8c:	b.eq	405f18 <error@@Base+0x416c>  // b.none
  405e90:	cbz	x0, 405ee0 <error@@Base+0x4134>
  405e94:	cmn	x0, #0x1
  405e98:	b.ne	405efc <error@@Base+0x4150>  // b.any
  405e9c:	mov	w8, #0x1                   	// #1
  405ea0:	str	x8, [x19, #24]
  405ea4:	b	405f24 <error@@Base+0x4178>
  405ea8:	ldrb	w8, [x20]
  405eac:	adrp	x10, 417000 <error@@Base+0x15254>
  405eb0:	add	x10, x10, #0xbd4
  405eb4:	lsr	w9, w8, #3
  405eb8:	and	x9, x9, #0x1c
  405ebc:	ldr	w9, [x10, x9]
  405ec0:	lsr	w8, w9, w8
  405ec4:	tbz	w8, #0, 405f40 <error@@Base+0x4194>
  405ec8:	mov	w8, #0x1                   	// #1
  405ecc:	str	x8, [x19, #24]
  405ed0:	ldrb	w9, [x20]
  405ed4:	strb	w8, [x19, #32]
  405ed8:	str	w9, [x19, #36]
  405edc:	b	405f28 <error@@Base+0x417c>
  405ee0:	ldr	x8, [x19, #16]
  405ee4:	mov	w9, #0x1                   	// #1
  405ee8:	str	x9, [x19, #24]
  405eec:	ldrb	w8, [x8]
  405ef0:	cbnz	w8, 405f58 <error@@Base+0x41ac>
  405ef4:	ldr	w8, [x22]
  405ef8:	cbnz	w8, 405f78 <error@@Base+0x41cc>
  405efc:	mov	w8, #0x1                   	// #1
  405f00:	mov	x0, x21
  405f04:	strb	w8, [x19, #32]
  405f08:	bl	401a00 <mbsinit@plt>
  405f0c:	cbz	w0, 405f28 <error@@Base+0x417c>
  405f10:	strb	wzr, [x19]
  405f14:	b	405f28 <error@@Base+0x417c>
  405f18:	ldr	x0, [x19, #16]
  405f1c:	bl	4017b0 <strlen@plt>
  405f20:	str	x0, [x19, #24]
  405f24:	strb	wzr, [x19, #32]
  405f28:	mov	w8, #0x1                   	// #1
  405f2c:	strb	w8, [x19, #12]
  405f30:	ldp	x20, x19, [sp, #32]
  405f34:	ldp	x22, x21, [sp, #16]
  405f38:	ldp	x29, x30, [sp], #48
  405f3c:	ret
  405f40:	add	x0, x19, #0x4
  405f44:	bl	401a00 <mbsinit@plt>
  405f48:	cbz	w0, 405f98 <error@@Base+0x41ec>
  405f4c:	mov	w8, #0x1                   	// #1
  405f50:	strb	w8, [x19]
  405f54:	b	405e58 <error@@Base+0x40ac>
  405f58:	adrp	x0, 417000 <error@@Base+0x15254>
  405f5c:	adrp	x1, 417000 <error@@Base+0x15254>
  405f60:	adrp	x3, 417000 <error@@Base+0x15254>
  405f64:	add	x0, x0, #0x4c8
  405f68:	add	x1, x1, #0x48c
  405f6c:	add	x3, x3, #0x498
  405f70:	mov	w2, #0xb2                  	// #178
  405f74:	bl	401b90 <__assert_fail@plt>
  405f78:	adrp	x0, 417000 <error@@Base+0x15254>
  405f7c:	adrp	x1, 417000 <error@@Base+0x15254>
  405f80:	adrp	x3, 417000 <error@@Base+0x15254>
  405f84:	add	x0, x0, #0x4df
  405f88:	add	x1, x1, #0x48c
  405f8c:	add	x3, x3, #0x498
  405f90:	mov	w2, #0xb3                  	// #179
  405f94:	bl	401b90 <__assert_fail@plt>
  405f98:	adrp	x0, 417000 <error@@Base+0x15254>
  405f9c:	adrp	x1, 417000 <error@@Base+0x15254>
  405fa0:	adrp	x3, 417000 <error@@Base+0x15254>
  405fa4:	add	x0, x0, #0x475
  405fa8:	add	x1, x1, #0x48c
  405fac:	add	x3, x3, #0x498
  405fb0:	mov	w2, #0x96                  	// #150
  405fb4:	bl	401b90 <__assert_fail@plt>
  405fb8:	ldr	x8, [x0, #16]
  405fbc:	add	x8, x8, x1
  405fc0:	str	x8, [x0, #16]
  405fc4:	ret
  405fc8:	stp	x29, x30, [sp, #-48]!
  405fcc:	stp	x20, x19, [sp, #32]
  405fd0:	ldrb	w8, [x1]
  405fd4:	mov	x19, x1
  405fd8:	mov	x20, x0
  405fdc:	str	x21, [sp, #16]
  405fe0:	mov	x29, sp
  405fe4:	strb	w8, [x0]
  405fe8:	cbz	w8, 405ff8 <error@@Base+0x424c>
  405fec:	ldur	x8, [x19, #4]
  405ff0:	stur	x8, [x20, #4]
  405ff4:	b	405ffc <error@@Base+0x4250>
  405ff8:	stur	xzr, [x20, #4]
  405ffc:	ldrb	w8, [x19, #12]
  406000:	strb	w8, [x20, #12]
  406004:	ldr	x1, [x19, #16]
  406008:	add	x8, x19, #0x28
  40600c:	cmp	x1, x8
  406010:	b.ne	406028 <error@@Base+0x427c>  // b.any
  406014:	ldr	x2, [x19, #24]
  406018:	add	x21, x20, #0x28
  40601c:	mov	x0, x21
  406020:	bl	401780 <memcpy@plt>
  406024:	mov	x1, x21
  406028:	str	x1, [x20, #16]
  40602c:	ldr	x8, [x19, #24]
  406030:	str	x8, [x20, #24]
  406034:	ldrb	w8, [x19, #32]
  406038:	strb	w8, [x20, #32]
  40603c:	cbz	w8, 406048 <error@@Base+0x429c>
  406040:	ldr	w8, [x19, #36]
  406044:	str	w8, [x20, #36]
  406048:	ldp	x20, x19, [sp, #32]
  40604c:	ldr	x21, [sp, #16]
  406050:	ldp	x29, x30, [sp], #48
  406054:	ret
  406058:	stp	x29, x30, [sp, #-32]!
  40605c:	stp	x20, x19, [sp, #16]
  406060:	mov	x19, x1
  406064:	mov	w1, wzr
  406068:	mov	x2, x19
  40606c:	mov	x29, sp
  406070:	mov	x20, x0
  406074:	bl	401b10 <memchr@plt>
  406078:	sub	x8, x0, x20
  40607c:	cmp	x0, #0x0
  406080:	csinc	x0, x19, x8, eq  // eq = none
  406084:	ldp	x20, x19, [sp, #16]
  406088:	ldp	x29, x30, [sp], #32
  40608c:	ret
  406090:	stp	x29, x30, [sp, #-32]!
  406094:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406098:	udiv	x8, x8, x1
  40609c:	cmp	x8, x0
  4060a0:	str	x19, [sp, #16]
  4060a4:	mov	x29, sp
  4060a8:	b.cc	4060cc <error@@Base+0x4320>  // b.lo, b.ul, b.last
  4060ac:	mul	x19, x1, x0
  4060b0:	mov	x0, x19
  4060b4:	bl	4018b0 <malloc@plt>
  4060b8:	cbz	x19, 4060c0 <error@@Base+0x4314>
  4060bc:	cbz	x0, 4060cc <error@@Base+0x4320>
  4060c0:	ldr	x19, [sp, #16]
  4060c4:	ldp	x29, x30, [sp], #32
  4060c8:	ret
  4060cc:	bl	4063a4 <error@@Base+0x45f8>
  4060d0:	stp	x29, x30, [sp, #-32]!
  4060d4:	str	x19, [sp, #16]
  4060d8:	mov	x29, sp
  4060dc:	mov	x19, x0
  4060e0:	bl	4018b0 <malloc@plt>
  4060e4:	cbz	x19, 4060ec <error@@Base+0x4340>
  4060e8:	cbz	x0, 4060f8 <error@@Base+0x434c>
  4060ec:	ldr	x19, [sp, #16]
  4060f0:	ldp	x29, x30, [sp], #32
  4060f4:	ret
  4060f8:	bl	4063a4 <error@@Base+0x45f8>
  4060fc:	stp	x29, x30, [sp, #-32]!
  406100:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406104:	udiv	x8, x8, x2
  406108:	cmp	x8, x1
  40610c:	str	x19, [sp, #16]
  406110:	mov	x29, sp
  406114:	b.cc	40614c <error@@Base+0x43a0>  // b.lo, b.ul, b.last
  406118:	mul	x19, x2, x1
  40611c:	cbz	x0, 406130 <error@@Base+0x4384>
  406120:	cbnz	x19, 406130 <error@@Base+0x4384>
  406124:	bl	401aa0 <free@plt>
  406128:	mov	x0, xzr
  40612c:	b	406140 <error@@Base+0x4394>
  406130:	mov	x1, x19
  406134:	bl	401950 <realloc@plt>
  406138:	cbz	x19, 406140 <error@@Base+0x4394>
  40613c:	cbz	x0, 40614c <error@@Base+0x43a0>
  406140:	ldr	x19, [sp, #16]
  406144:	ldp	x29, x30, [sp], #32
  406148:	ret
  40614c:	bl	4063a4 <error@@Base+0x45f8>
  406150:	stp	x29, x30, [sp, #-32]!
  406154:	str	x19, [sp, #16]
  406158:	mov	x19, x1
  40615c:	mov	x29, sp
  406160:	cbz	x0, 406174 <error@@Base+0x43c8>
  406164:	cbnz	x19, 406174 <error@@Base+0x43c8>
  406168:	bl	401aa0 <free@plt>
  40616c:	mov	x0, xzr
  406170:	b	406184 <error@@Base+0x43d8>
  406174:	mov	x1, x19
  406178:	bl	401950 <realloc@plt>
  40617c:	cbz	x19, 406184 <error@@Base+0x43d8>
  406180:	cbz	x0, 406190 <error@@Base+0x43e4>
  406184:	ldr	x19, [sp, #16]
  406188:	ldp	x29, x30, [sp], #32
  40618c:	ret
  406190:	bl	4063a4 <error@@Base+0x45f8>
  406194:	stp	x29, x30, [sp, #-32]!
  406198:	ldr	x8, [x1]
  40619c:	str	x19, [sp, #16]
  4061a0:	mov	x29, sp
  4061a4:	cbz	x0, 4061dc <error@@Base+0x4430>
  4061a8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4061ac:	movk	x9, #0x5554
  4061b0:	udiv	x9, x9, x2
  4061b4:	cmp	x9, x8
  4061b8:	b.ls	406224 <error@@Base+0x4478>  // b.plast
  4061bc:	add	x8, x8, x8, lsr #1
  4061c0:	add	x8, x8, #0x1
  4061c4:	mul	x19, x8, x2
  4061c8:	str	x8, [x1]
  4061cc:	cbnz	x19, 406208 <error@@Base+0x445c>
  4061d0:	bl	401aa0 <free@plt>
  4061d4:	mov	x0, xzr
  4061d8:	b	406218 <error@@Base+0x446c>
  4061dc:	cbnz	x8, 4061f0 <error@@Base+0x4444>
  4061e0:	mov	w8, #0x80                  	// #128
  4061e4:	udiv	x8, x8, x2
  4061e8:	cmp	x2, #0x80
  4061ec:	cinc	x8, x8, hi  // hi = pmore
  4061f0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4061f4:	udiv	x9, x9, x2
  4061f8:	cmp	x9, x8
  4061fc:	b.cc	406224 <error@@Base+0x4478>  // b.lo, b.ul, b.last
  406200:	mul	x19, x8, x2
  406204:	str	x8, [x1]
  406208:	mov	x1, x19
  40620c:	bl	401950 <realloc@plt>
  406210:	cbz	x19, 406218 <error@@Base+0x446c>
  406214:	cbz	x0, 406224 <error@@Base+0x4478>
  406218:	ldr	x19, [sp, #16]
  40621c:	ldp	x29, x30, [sp], #32
  406220:	ret
  406224:	bl	4063a4 <error@@Base+0x45f8>
  406228:	stp	x29, x30, [sp, #-32]!
  40622c:	str	x19, [sp, #16]
  406230:	mov	x29, sp
  406234:	mov	x19, x0
  406238:	bl	4018b0 <malloc@plt>
  40623c:	cbz	x19, 406244 <error@@Base+0x4498>
  406240:	cbz	x0, 406250 <error@@Base+0x44a4>
  406244:	ldr	x19, [sp, #16]
  406248:	ldp	x29, x30, [sp], #32
  40624c:	ret
  406250:	bl	4063a4 <error@@Base+0x45f8>
  406254:	stp	x29, x30, [sp, #-32]!
  406258:	str	x19, [sp, #16]
  40625c:	ldr	x19, [x1]
  406260:	mov	x29, sp
  406264:	cbz	x0, 406294 <error@@Base+0x44e8>
  406268:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40626c:	movk	x8, #0x5554
  406270:	cmp	x19, x8
  406274:	b.cs	4062c4 <error@@Base+0x4518>  // b.hs, b.nlast
  406278:	add	x8, x19, x19, lsr #1
  40627c:	adds	x19, x8, #0x1
  406280:	str	x19, [x1]
  406284:	b.ne	4062a8 <error@@Base+0x44fc>  // b.any
  406288:	bl	401aa0 <free@plt>
  40628c:	mov	x0, xzr
  406290:	b	4062b8 <error@@Base+0x450c>
  406294:	cbz	x19, 4062a0 <error@@Base+0x44f4>
  406298:	tbz	x19, #63, 4062a4 <error@@Base+0x44f8>
  40629c:	b	4062c4 <error@@Base+0x4518>
  4062a0:	mov	w19, #0x80                  	// #128
  4062a4:	str	x19, [x1]
  4062a8:	mov	x1, x19
  4062ac:	bl	401950 <realloc@plt>
  4062b0:	cbz	x19, 4062b8 <error@@Base+0x450c>
  4062b4:	cbz	x0, 4062c4 <error@@Base+0x4518>
  4062b8:	ldr	x19, [sp, #16]
  4062bc:	ldp	x29, x30, [sp], #32
  4062c0:	ret
  4062c4:	bl	4063a4 <error@@Base+0x45f8>
  4062c8:	stp	x29, x30, [sp, #-32]!
  4062cc:	str	x19, [sp, #16]
  4062d0:	mov	x29, sp
  4062d4:	mov	x19, x0
  4062d8:	bl	4018b0 <malloc@plt>
  4062dc:	cbz	x19, 4062e4 <error@@Base+0x4538>
  4062e0:	cbz	x0, 4062f8 <error@@Base+0x454c>
  4062e4:	mov	x2, x19
  4062e8:	ldr	x19, [sp, #16]
  4062ec:	mov	w1, wzr
  4062f0:	ldp	x29, x30, [sp], #32
  4062f4:	b	401920 <memset@plt>
  4062f8:	bl	4063a4 <error@@Base+0x45f8>
  4062fc:	stp	x29, x30, [sp, #-16]!
  406300:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406304:	udiv	x8, x8, x1
  406308:	cmp	x8, x0
  40630c:	mov	x29, sp
  406310:	b.cc	406324 <error@@Base+0x4578>  // b.lo, b.ul, b.last
  406314:	bl	401930 <calloc@plt>
  406318:	cbz	x0, 406324 <error@@Base+0x4578>
  40631c:	ldp	x29, x30, [sp], #16
  406320:	ret
  406324:	bl	4063a4 <error@@Base+0x45f8>
  406328:	stp	x29, x30, [sp, #-32]!
  40632c:	stp	x20, x19, [sp, #16]
  406330:	mov	x20, x0
  406334:	mov	x0, x1
  406338:	mov	x29, sp
  40633c:	mov	x19, x1
  406340:	bl	4018b0 <malloc@plt>
  406344:	cbz	x19, 40634c <error@@Base+0x45a0>
  406348:	cbz	x0, 406360 <error@@Base+0x45b4>
  40634c:	mov	x1, x20
  406350:	mov	x2, x19
  406354:	ldp	x20, x19, [sp, #16]
  406358:	ldp	x29, x30, [sp], #32
  40635c:	b	401780 <memcpy@plt>
  406360:	bl	4063a4 <error@@Base+0x45f8>
  406364:	stp	x29, x30, [sp, #-32]!
  406368:	stp	x20, x19, [sp, #16]
  40636c:	mov	x29, sp
  406370:	mov	x19, x0
  406374:	bl	4017b0 <strlen@plt>
  406378:	add	x20, x0, #0x1
  40637c:	mov	x0, x20
  406380:	bl	4018b0 <malloc@plt>
  406384:	cbz	x20, 40638c <error@@Base+0x45e0>
  406388:	cbz	x0, 4063a0 <error@@Base+0x45f4>
  40638c:	mov	x1, x19
  406390:	mov	x2, x20
  406394:	ldp	x20, x19, [sp, #16]
  406398:	ldp	x29, x30, [sp], #32
  40639c:	b	401780 <memcpy@plt>
  4063a0:	bl	4063a4 <error@@Base+0x45f8>
  4063a4:	stp	x29, x30, [sp, #-32]!
  4063a8:	str	x19, [sp, #16]
  4063ac:	adrp	x8, 428000 <error@@Base+0x26254>
  4063b0:	ldr	w19, [x8, #1648]
  4063b4:	adrp	x1, 417000 <error@@Base+0x15254>
  4063b8:	add	x1, x1, #0x4f1
  4063bc:	mov	w2, #0x5                   	// #5
  4063c0:	mov	x0, xzr
  4063c4:	mov	x29, sp
  4063c8:	bl	401b40 <dcgettext@plt>
  4063cc:	adrp	x2, 416000 <error@@Base+0x14254>
  4063d0:	mov	x3, x0
  4063d4:	add	x2, x2, #0xf14
  4063d8:	mov	w0, w19
  4063dc:	mov	w1, wzr
  4063e0:	bl	401dac <error@@Base>
  4063e4:	bl	4019f0 <abort@plt>
  4063e8:	sub	sp, sp, #0x40
  4063ec:	stp	x29, x30, [sp, #16]
  4063f0:	add	x29, sp, #0x10
  4063f4:	cmp	x0, #0x0
  4063f8:	sub	x8, x29, #0x4
  4063fc:	stp	x20, x19, [sp, #48]
  406400:	csel	x20, x8, x0, eq  // eq = none
  406404:	mov	x0, x20
  406408:	stp	x22, x21, [sp, #32]
  40640c:	mov	x22, x2
  406410:	mov	x19, x1
  406414:	bl	401770 <mbrtowc@plt>
  406418:	mov	x21, x0
  40641c:	cbz	x22, 406440 <error@@Base+0x4694>
  406420:	cmn	x21, #0x2
  406424:	b.cc	406440 <error@@Base+0x4694>  // b.lo, b.ul, b.last
  406428:	mov	w0, wzr
  40642c:	bl	415b6c <error@@Base+0x13dc0>
  406430:	tbnz	w0, #0, 406440 <error@@Base+0x4694>
  406434:	ldrb	w8, [x19]
  406438:	mov	w21, #0x1                   	// #1
  40643c:	str	w8, [x20]
  406440:	mov	x0, x21
  406444:	ldp	x20, x19, [sp, #48]
  406448:	ldp	x22, x21, [sp, #32]
  40644c:	ldp	x29, x30, [sp, #16]
  406450:	add	sp, sp, #0x40
  406454:	ret
  406458:	stp	x29, x30, [sp, #-16]!
  40645c:	adrp	x9, 428000 <error@@Base+0x26254>
  406460:	ldr	x3, [x9, #1744]
  406464:	ldrb	w9, [x2, #56]
  406468:	mov	x8, x1
  40646c:	mov	x1, x0
  406470:	ubfx	x10, x3, #21, #11
  406474:	and	w10, w10, #0x10
  406478:	and	w9, w9, #0xffffffef
  40647c:	orr	w9, w9, w10
  406480:	orr	w9, w9, #0x80
  406484:	strb	w9, [x2, #56]
  406488:	mov	x0, x2
  40648c:	mov	x2, x8
  406490:	mov	x29, sp
  406494:	bl	4064d0 <error@@Base+0x4724>
  406498:	cbz	w0, 4064c4 <error@@Base+0x4718>
  40649c:	adrp	x8, 417000 <error@@Base+0x15254>
  4064a0:	add	x8, x8, #0x810
  4064a4:	ldr	x8, [x8, w0, sxtw #3]
  4064a8:	adrp	x9, 417000 <error@@Base+0x15254>
  4064ac:	add	x9, x9, #0x68f
  4064b0:	mov	w2, #0x5                   	// #5
  4064b4:	add	x1, x9, x8
  4064b8:	mov	x0, xzr
  4064bc:	ldp	x29, x30, [sp], #16
  4064c0:	b	401b40 <dcgettext@plt>
  4064c4:	mov	x0, xzr
  4064c8:	ldp	x29, x30, [sp], #16
  4064cc:	ret
  4064d0:	sub	sp, sp, #0x130
  4064d4:	stp	x29, x30, [sp, #208]
  4064d8:	add	x29, sp, #0xd0
  4064dc:	stp	x28, x27, [sp, #224]
  4064e0:	stp	x26, x25, [sp, #240]
  4064e4:	stp	x24, x23, [sp, #256]
  4064e8:	stp	x22, x21, [sp, #272]
  4064ec:	stp	x20, x19, [sp, #288]
  4064f0:	stur	wzr, [x29, #-44]
  4064f4:	ldrb	w8, [x0, #56]
  4064f8:	ldp	x20, x9, [x0]
  4064fc:	mov	w10, #0x90                  	// #144
  406500:	mov	x21, x3
  406504:	mov	x22, x2
  406508:	mov	x23, x1
  40650c:	mov	x19, x0
  406510:	and	w8, w8, w10
  406514:	cmp	x9, #0xe7
  406518:	stp	xzr, x3, [x0, #16]
  40651c:	str	xzr, [x0, #48]
  406520:	strb	w8, [x0, #56]
  406524:	b.ls	406c30 <error@@Base+0x4e84>  // b.plast
  406528:	mov	w8, #0xe8                  	// #232
  40652c:	str	x8, [x19, #16]
  406530:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  406534:	movk	x8, #0x5554
  406538:	movk	x8, #0x555, lsl #48
  40653c:	movi	v0.2d, #0x0
  406540:	cmp	x22, x8
  406544:	mov	w8, #0xf                   	// #15
  406548:	str	xzr, [x20, #224]
  40654c:	stp	q0, q0, [x20, #192]
  406550:	stp	q0, q0, [x20, #160]
  406554:	stp	q0, q0, [x20, #128]
  406558:	stp	q0, q0, [x20, #96]
  40655c:	stp	q0, q0, [x20, #64]
  406560:	stp	q0, q0, [x20, #32]
  406564:	stp	q0, q0, [x20]
  406568:	str	w8, [x20, #128]
  40656c:	b.hi	406768 <error@@Base+0x49bc>  // b.pmore
  406570:	add	x24, x22, #0x1
  406574:	lsl	x0, x24, #4
  406578:	str	x24, [x20, #8]
  40657c:	bl	4018b0 <malloc@plt>
  406580:	mov	w8, #0x1                   	// #1
  406584:	str	x0, [x20]
  406588:	mov	x25, x8
  40658c:	cmp	x8, x22
  406590:	lsl	x8, x8, #1
  406594:	b.ls	406588 <error@@Base+0x47dc>  // b.plast
  406598:	mov	w0, #0x18                  	// #24
  40659c:	mov	x1, x25
  4065a0:	bl	401930 <calloc@plt>
  4065a4:	sub	x8, x25, #0x1
  4065a8:	str	x0, [x20, #64]
  4065ac:	str	x8, [x20, #136]
  4065b0:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  4065b4:	str	w0, [x20, #180]
  4065b8:	mov	w0, #0xe                   	// #14
  4065bc:	bl	401880 <nl_langinfo@plt>
  4065c0:	ldrb	w8, [x0]
  4065c4:	orr	w8, w8, #0x20
  4065c8:	cmp	w8, #0x75
  4065cc:	b.ne	406618 <error@@Base+0x486c>  // b.any
  4065d0:	ldrb	w8, [x0, #1]
  4065d4:	orr	w8, w8, #0x20
  4065d8:	cmp	w8, #0x74
  4065dc:	b.ne	406618 <error@@Base+0x486c>  // b.any
  4065e0:	ldrb	w8, [x0, #2]
  4065e4:	orr	w8, w8, #0x20
  4065e8:	cmp	w8, #0x66
  4065ec:	b.ne	406618 <error@@Base+0x486c>  // b.any
  4065f0:	ldrb	w8, [x0, #3]!
  4065f4:	adrp	x1, 417000 <error@@Base+0x15254>
  4065f8:	add	x1, x1, #0x8d0
  4065fc:	cmp	w8, #0x2d
  406600:	cinc	x0, x0, eq  // eq = none
  406604:	bl	401a70 <strcmp@plt>
  406608:	cbnz	w0, 406618 <error@@Base+0x486c>
  40660c:	ldrb	w8, [x20, #176]
  406610:	orr	w8, w8, #0x4
  406614:	strb	w8, [x20, #176]
  406618:	ldrb	w8, [x20, #176]
  40661c:	ldr	w9, [x20, #180]
  406620:	and	w10, w8, #0xfffffff7
  406624:	cmp	w9, #0x2
  406628:	strb	w10, [x20, #176]
  40662c:	b.lt	4066a8 <error@@Base+0x48fc>  // b.tstop
  406630:	tbnz	w8, #2, 40669c <error@@Base+0x48f0>
  406634:	mov	w0, #0x20                  	// #32
  406638:	mov	w1, #0x1                   	// #1
  40663c:	bl	401930 <calloc@plt>
  406640:	str	x0, [x20, #120]
  406644:	cbz	x0, 406768 <error@@Base+0x49bc>
  406648:	mov	x25, xzr
  40664c:	mov	w26, #0x1                   	// #1
  406650:	b	406660 <error@@Base+0x48b4>
  406654:	add	x25, x25, #0x1
  406658:	cmp	x25, #0x40
  40665c:	b.eq	406780 <error@@Base+0x49d4>  // b.none
  406660:	mov	w0, w25
  406664:	bl	4019d0 <btowc@plt>
  406668:	cmn	w0, #0x1
  40666c:	b.eq	406684 <error@@Base+0x48d8>  // b.none
  406670:	ldr	x8, [x20, #120]
  406674:	lsl	x10, x26, x25
  406678:	ldr	x9, [x8]
  40667c:	orr	x9, x9, x10
  406680:	str	x9, [x8]
  406684:	cmp	w25, w0
  406688:	b.eq	406654 <error@@Base+0x48a8>  // b.none
  40668c:	ldrb	w8, [x20, #176]
  406690:	orr	w8, w8, #0x8
  406694:	strb	w8, [x20, #176]
  406698:	b	406654 <error@@Base+0x48a8>
  40669c:	adrp	x8, 417000 <error@@Base+0x15254>
  4066a0:	add	x8, x8, #0x898
  4066a4:	str	x8, [x20, #120]
  4066a8:	ldr	x8, [x20]
  4066ac:	cbz	x8, 406768 <error@@Base+0x49bc>
  4066b0:	ldr	x8, [x20, #64]
  4066b4:	cbz	x8, 406768 <error@@Base+0x49bc>
  4066b8:	stur	wzr, [x29, #-44]
  4066bc:	ldr	x26, [x19, #40]
  4066c0:	and	x25, x21, #0x400000
  4066c4:	movi	v0.2d, #0x0
  4066c8:	ubfx	x8, x21, #22, #1
  4066cc:	stp	q0, q0, [sp, #128]
  4066d0:	strb	w8, [sp, #144]
  4066d4:	orr	x8, x25, x26
  4066d8:	cmp	x8, #0x0
  4066dc:	cset	w27, ne  // ne = any
  4066e0:	stp	q0, q0, [sp, #80]
  4066e4:	stur	q0, [sp, #112]
  4066e8:	stp	q0, q0, [sp, #48]
  4066ec:	stp	q0, q0, [sp, #16]
  4066f0:	str	x23, [sp, #8]
  4066f4:	stp	x22, x22, [sp, #88]
  4066f8:	str	x26, [sp, #128]
  4066fc:	strb	w27, [sp, #147]
  406700:	ldr	w8, [x20, #180]
  406704:	cmp	x22, #0x1
  406708:	str	w8, [sp, #152]
  40670c:	ldrb	w9, [x20, #176]
  406710:	stp	x22, x22, [sp, #104]
  406714:	ubfx	w10, w9, #2, #1
  406718:	ubfx	w9, w9, #3, #1
  40671c:	strb	w10, [sp, #145]
  406720:	strb	w9, [sp, #146]
  406724:	b.lt	406898 <error@@Base+0x4aec>  // b.tstop
  406728:	cmp	w8, #0x2
  40672c:	b.lt	40674c <error@@Base+0x49a0>  // b.tstop
  406730:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  406734:	cmp	x22, x8
  406738:	b.hi	406d24 <error@@Base+0x4f78>  // b.pmore
  40673c:	lsl	x0, x24, #2
  406740:	bl	4018b0 <malloc@plt>
  406744:	cbz	x0, 406d24 <error@@Base+0x4f78>
  406748:	str	x0, [sp, #24]
  40674c:	cbz	w27, 4068a4 <error@@Base+0x4af8>
  406750:	mov	x0, x24
  406754:	bl	4018b0 <malloc@plt>
  406758:	cbz	x0, 406d24 <error@@Base+0x4f78>
  40675c:	mov	w27, #0x1                   	// #1
  406760:	str	x0, [sp, #16]
  406764:	b	4068a8 <error@@Base+0x4afc>
  406768:	mov	w21, #0xc                   	// #12
  40676c:	mov	x0, x20
  406770:	stur	w21, [x29, #-44]
  406774:	bl	407ecc <error@@Base+0x6120>
  406778:	stp	xzr, xzr, [x19]
  40677c:	b	4076bc <error@@Base+0x5910>
  406780:	mov	x26, xzr
  406784:	mov	w27, #0x1                   	// #1
  406788:	b	406798 <error@@Base+0x49ec>
  40678c:	add	x26, x26, #0x1
  406790:	cmp	x26, #0x40
  406794:	b.eq	4067d8 <error@@Base+0x4a2c>  // b.none
  406798:	add	x25, x26, #0x40
  40679c:	mov	w0, w25
  4067a0:	bl	4019d0 <btowc@plt>
  4067a4:	cmn	w0, #0x1
  4067a8:	b.eq	4067c0 <error@@Base+0x4a14>  // b.none
  4067ac:	ldr	x8, [x20, #120]
  4067b0:	lsl	x10, x27, x26
  4067b4:	ldr	x9, [x8, #8]
  4067b8:	orr	x9, x9, x10
  4067bc:	str	x9, [x8, #8]
  4067c0:	cmp	w25, w0
  4067c4:	b.eq	40678c <error@@Base+0x49e0>  // b.none
  4067c8:	ldrb	w8, [x20, #176]
  4067cc:	orr	w8, w8, #0x8
  4067d0:	strb	w8, [x20, #176]
  4067d4:	b	40678c <error@@Base+0x49e0>
  4067d8:	mov	x26, xzr
  4067dc:	mov	w27, #0x1                   	// #1
  4067e0:	b	4067f0 <error@@Base+0x4a44>
  4067e4:	add	x26, x26, #0x1
  4067e8:	cmp	x26, #0x40
  4067ec:	b.eq	406838 <error@@Base+0x4a8c>  // b.none
  4067f0:	add	x25, x26, #0x80
  4067f4:	mov	w0, w25
  4067f8:	bl	4019d0 <btowc@plt>
  4067fc:	cmn	w0, #0x1
  406800:	b.eq	406818 <error@@Base+0x4a6c>  // b.none
  406804:	ldr	x8, [x20, #120]
  406808:	lsl	x10, x27, x26
  40680c:	ldr	x9, [x8, #16]
  406810:	orr	x9, x9, x10
  406814:	str	x9, [x8, #16]
  406818:	cmp	w25, #0x7f
  40681c:	b.hi	4067e4 <error@@Base+0x4a38>  // b.pmore
  406820:	cmp	w25, w0
  406824:	b.eq	4067e4 <error@@Base+0x4a38>  // b.none
  406828:	ldrb	w8, [x20, #176]
  40682c:	orr	w8, w8, #0x8
  406830:	strb	w8, [x20, #176]
  406834:	b	4067e4 <error@@Base+0x4a38>
  406838:	mov	x26, xzr
  40683c:	mov	w27, #0x1                   	// #1
  406840:	b	406850 <error@@Base+0x4aa4>
  406844:	add	x26, x26, #0x1
  406848:	cmp	x26, #0x40
  40684c:	b.eq	4066a8 <error@@Base+0x48fc>  // b.none
  406850:	add	x25, x26, #0xc0
  406854:	mov	w0, w25
  406858:	bl	4019d0 <btowc@plt>
  40685c:	cmn	w0, #0x1
  406860:	b.eq	406878 <error@@Base+0x4acc>  // b.none
  406864:	ldr	x8, [x20, #120]
  406868:	lsl	x10, x27, x26
  40686c:	ldr	x9, [x8, #24]
  406870:	orr	x9, x9, x10
  406874:	str	x9, [x8, #24]
  406878:	cmp	w25, #0x7f
  40687c:	b.hi	406844 <error@@Base+0x4a98>  // b.pmore
  406880:	cmp	w25, w0
  406884:	b.eq	406844 <error@@Base+0x4a98>  // b.none
  406888:	ldrb	w8, [x20, #176]
  40688c:	orr	w8, w8, #0x8
  406890:	strb	w8, [x20, #176]
  406894:	b	406844 <error@@Base+0x4a98>
  406898:	mov	x0, xzr
  40689c:	mov	x24, xzr
  4068a0:	b	4068b0 <error@@Base+0x4b04>
  4068a4:	mov	x0, xzr
  4068a8:	str	x24, [sp, #72]
  4068ac:	ldr	w8, [x20, #180]
  4068b0:	cmp	w27, #0x0
  4068b4:	csel	x9, x23, x0, eq  // eq = none
  4068b8:	cmp	w8, #0x2
  4068bc:	str	x9, [sp, #16]
  4068c0:	cbz	x25, 4069c0 <error@@Base+0x4c14>
  4068c4:	b.ge	40692c <error@@Base+0x4b80>  // b.tcont
  4068c8:	cmp	x24, x22
  4068cc:	csel	x22, x22, x24, gt
  4068d0:	cmp	x22, #0x1
  4068d4:	b.lt	406a00 <error@@Base+0x4c54>  // b.tstop
  4068d8:	bl	401960 <__ctype_toupper_loc@plt>
  4068dc:	mov	x9, xzr
  4068e0:	mov	x8, xzr
  4068e4:	add	x9, x23, x9
  4068e8:	ldrb	w9, [x9, x8]
  4068ec:	cbnz	x26, 40691c <error@@Base+0x4b70>
  4068f0:	ldr	x10, [x0]
  4068f4:	ldr	x11, [sp, #16]
  4068f8:	ldr	w9, [x10, w9, uxtw #2]
  4068fc:	strb	w9, [x11, x8]
  406900:	add	x8, x8, #0x1
  406904:	cmp	x8, x22
  406908:	b.ge	406a04 <error@@Base+0x4c58>  // b.tcont
  40690c:	ldr	x23, [sp, #8]
  406910:	ldr	x9, [sp, #48]
  406914:	ldr	x26, [sp, #128]
  406918:	b	4068e4 <error@@Base+0x4b38>
  40691c:	ldrb	w9, [x26, x9]
  406920:	b	4068f0 <error@@Base+0x4b44>
  406924:	str	x0, [sp, #16]
  406928:	str	x23, [sp, #72]
  40692c:	add	x0, sp, #0x8
  406930:	bl	40af98 <error@@Base+0x91ec>
  406934:	cbnz	w0, 406d28 <error@@Base+0x4f7c>
  406938:	ldr	x8, [sp, #64]
  40693c:	cmp	x8, x22
  406940:	b.ge	406a64 <error@@Base+0x4cb8>  // b.tcont
  406944:	ldr	x8, [sp, #56]
  406948:	ldrsw	x9, [x20, #180]
  40694c:	ldr	x24, [sp, #72]
  406950:	add	x8, x8, x9
  406954:	cmp	x24, x8
  406958:	b.gt	406a64 <error@@Base+0x4cb8>
  40695c:	ldr	w8, [sp, #152]
  406960:	lsl	x23, x24, #1
  406964:	cmp	w8, #0x2
  406968:	b.lt	4069a4 <error@@Base+0x4bf8>  // b.tstop
  40696c:	lsr	x8, x23, #61
  406970:	cbnz	x8, 406d24 <error@@Base+0x4f78>
  406974:	ldr	x0, [sp, #24]
  406978:	lsl	x1, x24, #3
  40697c:	bl	401950 <realloc@plt>
  406980:	cbz	x0, 406d24 <error@@Base+0x4f78>
  406984:	mov	x8, x0
  406988:	ldr	x0, [sp, #32]
  40698c:	str	x8, [sp, #24]
  406990:	cbz	x0, 4069a4 <error@@Base+0x4bf8>
  406994:	lsl	x1, x24, #4
  406998:	bl	401950 <realloc@plt>
  40699c:	cbz	x0, 406d24 <error@@Base+0x4f78>
  4069a0:	str	x0, [sp, #32]
  4069a4:	ldrb	w8, [sp, #147]
  4069a8:	cbz	w8, 406928 <error@@Base+0x4b7c>
  4069ac:	ldr	x0, [sp, #16]
  4069b0:	mov	x1, x23
  4069b4:	bl	401950 <realloc@plt>
  4069b8:	cbnz	x0, 406924 <error@@Base+0x4b78>
  4069bc:	b	406d24 <error@@Base+0x4f78>
  4069c0:	b.lt	4069d0 <error@@Base+0x4c24>  // b.tstop
  4069c4:	add	x0, sp, #0x8
  4069c8:	bl	40b63c <error@@Base+0x9890>
  4069cc:	b	406a64 <error@@Base+0x4cb8>
  4069d0:	cbz	x26, 406a0c <error@@Base+0x4c60>
  4069d4:	cmp	x24, x22
  4069d8:	csel	x8, x22, x24, gt
  4069dc:	cmp	x8, #0x1
  4069e0:	b.lt	406a14 <error@@Base+0x4c68>  // b.tstop
  4069e4:	ldrb	w10, [x23]
  4069e8:	cmp	x8, #0x1
  4069ec:	ldrb	w10, [x26, x10]
  4069f0:	strb	w10, [x9]
  4069f4:	b.ne	406a1c <error@@Base+0x4c70>  // b.any
  4069f8:	mov	w9, #0x1                   	// #1
  4069fc:	b	406a60 <error@@Base+0x4cb4>
  406a00:	mov	x8, xzr
  406a04:	stp	x8, x8, [sp, #56]
  406a08:	b	406a64 <error@@Base+0x4cb8>
  406a0c:	stp	x24, x24, [sp, #56]
  406a10:	b	406a64 <error@@Base+0x4cb8>
  406a14:	mov	x9, xzr
  406a18:	b	406a60 <error@@Base+0x4cb4>
  406a1c:	ldrb	w10, [x23, #1]
  406a20:	cmp	x8, #0x3
  406a24:	ldrb	w10, [x26, x10]
  406a28:	strb	w10, [x9, #1]
  406a2c:	mov	w9, #0x2                   	// #2
  406a30:	b.lt	406a60 <error@@Base+0x4cb4>  // b.tstop
  406a34:	ldr	x10, [sp, #8]
  406a38:	ldr	x11, [sp, #48]
  406a3c:	ldr	x12, [sp, #128]
  406a40:	add	x10, x10, x11
  406a44:	ldrb	w10, [x10, x9]
  406a48:	ldr	x11, [sp, #16]
  406a4c:	ldrb	w10, [x12, x10]
  406a50:	strb	w10, [x11, x9]
  406a54:	add	x9, x9, #0x1
  406a58:	cmp	x9, x8
  406a5c:	b.lt	406a34 <error@@Base+0x4c88>  // b.tstop
  406a60:	stp	x9, x9, [sp, #56]
  406a64:	stur	wzr, [x29, #-44]
  406a68:	ldr	x22, [x19]
  406a6c:	orr	x2, x21, #0x800000
  406a70:	sub	x0, x29, #0x28
  406a74:	add	x1, sp, #0x8
  406a78:	str	xzr, [x19, #48]
  406a7c:	str	x21, [x22, #216]
  406a80:	bl	40ba8c <error@@Base+0x9ce0>
  406a84:	ldr	x8, [sp, #80]
  406a88:	sub	x2, x29, #0x28
  406a8c:	sub	x5, x29, #0x2c
  406a90:	mov	x1, x19
  406a94:	add	x8, x8, w0, sxtw
  406a98:	add	x0, sp, #0x8
  406a9c:	mov	x3, x21
  406aa0:	mov	x4, xzr
  406aa4:	str	x8, [sp, #80]
  406aa8:	bl	40b844 <error@@Base+0x9a98>
  406aac:	mov	x21, x0
  406ab0:	cbnz	x0, 406abc <error@@Base+0x4d10>
  406ab4:	ldur	w8, [x29, #-44]
  406ab8:	cbnz	w8, 406ca0 <error@@Base+0x4ef4>
  406abc:	ldr	w8, [x22, #128]
  406ac0:	cmp	w8, #0xf
  406ac4:	b.eq	406c50 <error@@Base+0x4ea4>  // b.none
  406ac8:	ldr	x0, [x22, #112]
  406acc:	add	w9, w8, #0x1
  406ad0:	sxtw	x8, w8
  406ad4:	add	x23, x0, x8, lsl #6
  406ad8:	mov	w10, #0x2                   	// #2
  406adc:	mov	x11, #0xffffffffffffffff    	// #-1
  406ae0:	str	w9, [x22, #128]
  406ae4:	str	xzr, [x23, #8]!
  406ae8:	stp	xzr, xzr, [x23, #16]
  406aec:	str	xzr, [x23, #8]
  406af0:	str	w10, [x23, #48]
  406af4:	str	xzr, [x23, #32]
  406af8:	str	x11, [x23, #56]
  406afc:	mov	x8, x23
  406b00:	cbz	x21, 406b4c <error@@Base+0x4da0>
  406b04:	ldr	w8, [x22, #128]
  406b08:	cmp	w8, #0xf
  406b0c:	b.eq	406c74 <error@@Base+0x4ec8>  // b.none
  406b10:	ldr	x0, [x22, #112]
  406b14:	add	w9, w8, #0x1
  406b18:	sxtw	x8, w8
  406b1c:	add	x8, x0, x8, lsl #6
  406b20:	mov	w10, #0x10                  	// #16
  406b24:	mov	x11, #0xffffffffffffffff    	// #-1
  406b28:	str	w9, [x22, #128]
  406b2c:	str	xzr, [x8, #8]!
  406b30:	stp	x21, x23, [x8, #8]
  406b34:	str	w10, [x8, #48]
  406b38:	stp	xzr, xzr, [x8, #24]
  406b3c:	str	x11, [x8, #56]
  406b40:	str	x8, [x21]
  406b44:	cbz	x23, 406c98 <error@@Base+0x4eec>
  406b48:	str	x8, [x23]
  406b4c:	cbz	x23, 406c98 <error@@Base+0x4eec>
  406b50:	cbz	x8, 406c98 <error@@Base+0x4eec>
  406b54:	str	x8, [x20, #104]
  406b58:	ldr	x21, [x19]
  406b5c:	ldr	x8, [x21, #8]
  406b60:	lsl	x0, x8, #3
  406b64:	bl	4018b0 <malloc@plt>
  406b68:	ldr	x8, [x21, #8]
  406b6c:	str	x0, [x21, #24]
  406b70:	lsl	x0, x8, #3
  406b74:	bl	4018b0 <malloc@plt>
  406b78:	ldr	x8, [x21, #8]
  406b7c:	str	x0, [x21, #32]
  406b80:	add	x8, x8, x8, lsl #1
  406b84:	lsl	x0, x8, #3
  406b88:	bl	4018b0 <malloc@plt>
  406b8c:	ldr	x8, [x21, #8]
  406b90:	str	x0, [x21, #40]
  406b94:	add	x8, x8, x8, lsl #1
  406b98:	lsl	x0, x8, #3
  406b9c:	bl	4018b0 <malloc@plt>
  406ba0:	ldr	x9, [x21, #24]
  406ba4:	str	x0, [x21, #48]
  406ba8:	cbz	x9, 406d24 <error@@Base+0x4f78>
  406bac:	ldr	x9, [x21, #32]
  406bb0:	cbz	x9, 406d24 <error@@Base+0x4f78>
  406bb4:	mov	x8, x0
  406bb8:	mov	w0, #0xc                   	// #12
  406bbc:	cbz	x8, 406d28 <error@@Base+0x4f7c>
  406bc0:	ldr	x8, [x21, #40]
  406bc4:	cbz	x8, 406d28 <error@@Base+0x4f7c>
  406bc8:	ldr	x22, [x19, #48]
  406bcc:	lsl	x0, x22, #3
  406bd0:	bl	4018b0 <malloc@plt>
  406bd4:	str	x0, [x21, #224]
  406bd8:	cbz	x0, 406ef8 <error@@Base+0x514c>
  406bdc:	cbz	x22, 406d40 <error@@Base+0x4f94>
  406be0:	cmp	x22, #0x4
  406be4:	b.cs	406bf0 <error@@Base+0x4e44>  // b.hs, b.nlast
  406be8:	mov	x8, xzr
  406bec:	b	406d30 <error@@Base+0x4f84>
  406bf0:	adrp	x10, 417000 <error@@Base+0x15254>
  406bf4:	ldr	q0, [x10, #1296]
  406bf8:	mov	w10, #0x2                   	// #2
  406bfc:	and	x8, x22, #0xfffffffffffffffc
  406c00:	dup	v1.2d, x10
  406c04:	mov	w10, #0x4                   	// #4
  406c08:	add	x9, x0, #0x10
  406c0c:	dup	v2.2d, x10
  406c10:	mov	x10, x8
  406c14:	add	v3.2d, v0.2d, v1.2d
  406c18:	stp	q0, q3, [x9, #-16]
  406c1c:	add	v0.2d, v0.2d, v2.2d
  406c20:	subs	x10, x10, #0x4
  406c24:	add	x9, x9, #0x20
  406c28:	b.ne	406c14 <error@@Base+0x4e68>  // b.any
  406c2c:	b	406d38 <error@@Base+0x4f8c>
  406c30:	mov	w1, #0xe8                  	// #232
  406c34:	mov	x0, x20
  406c38:	bl	401950 <realloc@plt>
  406c3c:	cbz	x0, 406d0c <error@@Base+0x4f60>
  406c40:	mov	x20, x0
  406c44:	mov	w8, #0xe8                  	// #232
  406c48:	stp	x0, x8, [x19]
  406c4c:	b	406528 <error@@Base+0x477c>
  406c50:	mov	w0, #0x3c8                 	// #968
  406c54:	bl	4018b0 <malloc@plt>
  406c58:	cbz	x0, 406d14 <error@@Base+0x4f68>
  406c5c:	ldr	x9, [x22, #112]
  406c60:	mov	w8, wzr
  406c64:	str	x9, [x0]
  406c68:	str	x0, [x22, #112]
  406c6c:	str	wzr, [x22, #128]
  406c70:	b	406acc <error@@Base+0x4d20>
  406c74:	mov	w0, #0x3c8                 	// #968
  406c78:	bl	4018b0 <malloc@plt>
  406c7c:	cbz	x0, 406c98 <error@@Base+0x4eec>
  406c80:	ldr	x9, [x22, #112]
  406c84:	mov	w8, wzr
  406c88:	str	x9, [x0]
  406c8c:	str	x0, [x22, #112]
  406c90:	str	wzr, [x22, #128]
  406c94:	b	406b14 <error@@Base+0x4d68>
  406c98:	mov	w8, #0xc                   	// #12
  406c9c:	stur	w8, [x29, #-44]
  406ca0:	str	xzr, [x20, #104]
  406ca4:	ldr	x21, [x19]
  406ca8:	ldr	x0, [x21, #112]
  406cac:	cbz	x0, 406cc0 <error@@Base+0x4f14>
  406cb0:	ldr	x22, [x0]
  406cb4:	bl	401aa0 <free@plt>
  406cb8:	mov	x0, x22
  406cbc:	cbnz	x22, 406cb0 <error@@Base+0x4f04>
  406cc0:	ldr	x0, [x21, #32]
  406cc4:	mov	w8, #0xf                   	// #15
  406cc8:	str	w8, [x21, #128]
  406ccc:	stp	xzr, xzr, [x21, #104]
  406cd0:	bl	401aa0 <free@plt>
  406cd4:	str	xzr, [x21, #32]
  406cd8:	ldr	x0, [sp, #24]
  406cdc:	bl	401aa0 <free@plt>
  406ce0:	ldr	x0, [sp, #32]
  406ce4:	bl	401aa0 <free@plt>
  406ce8:	ldrb	w8, [sp, #147]
  406cec:	cbz	w8, 406cf8 <error@@Base+0x4f4c>
  406cf0:	ldr	x0, [sp, #16]
  406cf4:	bl	401aa0 <free@plt>
  406cf8:	mov	x0, x20
  406cfc:	bl	407ecc <error@@Base+0x6120>
  406d00:	stp	xzr, xzr, [x19]
  406d04:	ldur	w21, [x29, #-44]
  406d08:	b	4076bc <error@@Base+0x5910>
  406d0c:	mov	w21, #0xc                   	// #12
  406d10:	b	4076bc <error@@Base+0x5910>
  406d14:	mov	x23, xzr
  406d18:	mov	x8, x23
  406d1c:	cbnz	x21, 406b04 <error@@Base+0x4d58>
  406d20:	b	406b4c <error@@Base+0x4da0>
  406d24:	mov	w0, #0xc                   	// #12
  406d28:	stur	w0, [x29, #-44]
  406d2c:	b	406ca4 <error@@Base+0x4ef8>
  406d30:	str	x8, [x0, x8, lsl #3]
  406d34:	add	x8, x8, #0x1
  406d38:	cmp	x22, x8
  406d3c:	b.ne	406d30 <error@@Base+0x4f84>  // b.any
  406d40:	ldr	x9, [x21, #104]
  406d44:	ldrb	w8, [x9, #48]
  406d48:	cmp	w8, #0x11
  406d4c:	b.eq	406d84 <error@@Base+0x4fd8>  // b.none
  406d50:	cmp	w8, #0x4
  406d54:	b.ne	406dd4 <error@@Base+0x5028>  // b.any
  406d58:	ldr	x8, [x9, #40]
  406d5c:	mov	w11, #0x1                   	// #1
  406d60:	sbfiz	x8, x8, #3, #32
  406d64:	ldr	x8, [x0, x8]
  406d68:	str	x8, [x9, #40]
  406d6c:	ldr	x10, [x21, #160]
  406d70:	lsl	w8, w11, w8
  406d74:	sxtw	x8, w8
  406d78:	orr	x8, x10, x8
  406d7c:	str	x8, [x21, #160]
  406d80:	b	406dd4 <error@@Base+0x5028>
  406d84:	ldr	x8, [x9, #8]
  406d88:	cbz	x8, 406dd4 <error@@Base+0x5028>
  406d8c:	ldrb	w10, [x8, #48]
  406d90:	cmp	w10, #0x11
  406d94:	b.ne	406dd4 <error@@Base+0x5028>  // b.any
  406d98:	ldr	x10, [x8, #8]
  406d9c:	ldr	x8, [x8, #40]
  406da0:	str	x10, [x9, #8]
  406da4:	cbz	x10, 406dac <error@@Base+0x5000>
  406da8:	str	x9, [x10]
  406dac:	ldr	x10, [x9, #40]
  406db0:	cmp	x8, #0x3f
  406db4:	ldr	x10, [x0, x10, lsl #3]
  406db8:	str	x10, [x0, x8, lsl #3]
  406dbc:	b.gt	406dd4 <error@@Base+0x5028>
  406dc0:	ldr	x10, [x21, #160]
  406dc4:	mov	w11, #0x1                   	// #1
  406dc8:	lsl	x8, x11, x8
  406dcc:	bic	x8, x10, x8
  406dd0:	b	406d7c <error@@Base+0x4fd0>
  406dd4:	mov	w8, #0x1                   	// #1
  406dd8:	ldr	x10, [x9, #8]
  406ddc:	cbnz	x10, 406e08 <error@@Base+0x505c>
  406de0:	mov	x11, xzr
  406de4:	b	406df0 <error@@Base+0x5044>
  406de8:	ldr	x9, [x11]
  406dec:	cbz	x9, 406eb4 <error@@Base+0x5108>
  406df0:	ldr	x10, [x9, #16]
  406df4:	mov	x12, x11
  406df8:	mov	x11, x9
  406dfc:	cmp	x10, x12
  406e00:	b.eq	406de8 <error@@Base+0x503c>  // b.none
  406e04:	cbz	x10, 406de8 <error@@Base+0x503c>
  406e08:	ldrb	w9, [x10, #48]
  406e0c:	cmp	w9, #0x11
  406e10:	b.eq	406e58 <error@@Base+0x50ac>  // b.none
  406e14:	cmp	w9, #0x4
  406e18:	mov	x9, x10
  406e1c:	b.ne	406dd8 <error@@Base+0x502c>  // b.any
  406e20:	ldr	x11, [x21, #224]
  406e24:	mov	x9, x10
  406e28:	cbz	x11, 406dd8 <error@@Base+0x502c>
  406e2c:	ldr	x9, [x10, #40]
  406e30:	sbfiz	x9, x9, #3, #32
  406e34:	ldr	x9, [x11, x9]
  406e38:	str	x9, [x10, #40]
  406e3c:	ldr	x11, [x21, #160]
  406e40:	lsl	w9, w8, w9
  406e44:	sxtw	x9, w9
  406e48:	orr	x9, x11, x9
  406e4c:	str	x9, [x21, #160]
  406e50:	mov	x9, x10
  406e54:	b	406dd8 <error@@Base+0x502c>
  406e58:	ldr	x11, [x10, #8]
  406e5c:	mov	x9, x10
  406e60:	cbz	x11, 406dd8 <error@@Base+0x502c>
  406e64:	ldrb	w9, [x11, #48]
  406e68:	cmp	w9, #0x11
  406e6c:	mov	x9, x10
  406e70:	b.ne	406dd8 <error@@Base+0x502c>  // b.any
  406e74:	ldr	x9, [x11, #8]
  406e78:	ldr	x11, [x11, #40]
  406e7c:	str	x9, [x10, #8]
  406e80:	cbz	x9, 406e88 <error@@Base+0x50dc>
  406e84:	str	x10, [x9]
  406e88:	ldr	x9, [x21, #224]
  406e8c:	ldr	x12, [x10, #40]
  406e90:	cmp	x11, #0x3f
  406e94:	ldr	x12, [x9, x12, lsl #3]
  406e98:	str	x12, [x9, x11, lsl #3]
  406e9c:	mov	x9, x10
  406ea0:	b.gt	406dd8 <error@@Base+0x502c>
  406ea4:	ldr	x9, [x21, #160]
  406ea8:	lsl	x11, x8, x11
  406eac:	bic	x9, x9, x11
  406eb0:	b	406e4c <error@@Base+0x50a0>
  406eb4:	ldr	x8, [x19, #48]
  406eb8:	cbz	x8, 406ee0 <error@@Base+0x5134>
  406ebc:	ldr	x0, [x21, #224]
  406ec0:	mov	x9, xzr
  406ec4:	ldr	x10, [x0, x9, lsl #3]
  406ec8:	cmp	x9, x10
  406ecc:	b.ne	406ee8 <error@@Base+0x513c>  // b.any
  406ed0:	add	x9, x9, #0x1
  406ed4:	cmp	x8, x9
  406ed8:	b.ne	406ec4 <error@@Base+0x5118>  // b.any
  406edc:	b	406ef0 <error@@Base+0x5144>
  406ee0:	ldr	x0, [x21, #224]
  406ee4:	b	406ef0 <error@@Base+0x5144>
  406ee8:	cmp	x8, x9
  406eec:	b.ne	406ef8 <error@@Base+0x514c>  // b.any
  406ef0:	bl	401aa0 <free@plt>
  406ef4:	str	xzr, [x21, #224]
  406ef8:	ldr	x8, [x21, #104]
  406efc:	mov	x22, x8
  406f00:	ldr	x8, [x8, #8]
  406f04:	cbnz	x8, 406efc <error@@Base+0x5150>
  406f08:	ldr	x8, [x22, #16]
  406f0c:	cbnz	x8, 406efc <error@@Base+0x5150>
  406f10:	mov	x2, xzr
  406f14:	b	406f20 <error@@Base+0x5174>
  406f18:	ldr	x2, [x9, #8]
  406f1c:	mov	x22, x9
  406f20:	stur	wzr, [x29, #-40]
  406f24:	cbz	x2, 406f4c <error@@Base+0x51a0>
  406f28:	ldrb	w8, [x2, #48]
  406f2c:	cmp	w8, #0x11
  406f30:	b.ne	406f4c <error@@Base+0x51a0>  // b.any
  406f34:	sub	x0, x29, #0x28
  406f38:	mov	x1, x19
  406f3c:	bl	40f508 <error@@Base+0xd75c>
  406f40:	str	x0, [x22, #8]
  406f44:	cbz	x0, 406f4c <error@@Base+0x51a0>
  406f48:	str	x22, [x0]
  406f4c:	ldr	x2, [x22, #16]
  406f50:	cbz	x2, 406f78 <error@@Base+0x51cc>
  406f54:	ldrb	w8, [x2, #48]
  406f58:	cmp	w8, #0x11
  406f5c:	b.ne	406f78 <error@@Base+0x51cc>  // b.any
  406f60:	sub	x0, x29, #0x28
  406f64:	mov	x1, x19
  406f68:	bl	40f508 <error@@Base+0xd75c>
  406f6c:	str	x0, [x22, #16]
  406f70:	cbz	x0, 406f78 <error@@Base+0x51cc>
  406f74:	str	x22, [x0]
  406f78:	ldur	w0, [x29, #-40]
  406f7c:	cbnz	w0, 406d28 <error@@Base+0x4f7c>
  406f80:	ldr	x9, [x22]
  406f84:	cbz	x9, 406f9c <error@@Base+0x51f0>
  406f88:	ldr	x8, [x9, #16]
  406f8c:	cmp	x8, x22
  406f90:	b.eq	406f18 <error@@Base+0x516c>  // b.none
  406f94:	cbz	x8, 406f18 <error@@Base+0x516c>
  406f98:	b	406efc <error@@Base+0x5150>
  406f9c:	ldr	x8, [x21, #104]
  406fa0:	mov	x22, x8
  406fa4:	ldr	x8, [x8, #8]
  406fa8:	cbnz	x8, 406fa0 <error@@Base+0x51f4>
  406fac:	ldr	x8, [x22, #16]
  406fb0:	cbnz	x8, 406fa0 <error@@Base+0x51f4>
  406fb4:	ldrb	w8, [x22, #48]
  406fb8:	cmp	w8, #0x10
  406fbc:	b.ne	406fd8 <error@@Base+0x522c>  // b.any
  406fc0:	ldr	x8, [x22, #8]
  406fc4:	ldr	x9, [x8, #24]
  406fc8:	str	x9, [x22, #24]
  406fcc:	ldr	x8, [x8, #56]
  406fd0:	str	x8, [x22, #56]
  406fd4:	b	407018 <error@@Base+0x526c>
  406fd8:	ldp	x1, x2, [x22, #40]
  406fdc:	mov	x0, x21
  406fe0:	str	x22, [x22, #24]
  406fe4:	bl	40f798 <error@@Base+0xd9ec>
  406fe8:	cmn	x0, #0x1
  406fec:	str	x0, [x22, #56]
  406ff0:	b.eq	406d24 <error@@Base+0x4f78>  // b.none
  406ff4:	ldrb	w8, [x22, #48]
  406ff8:	cmp	w8, #0xc
  406ffc:	b.ne	407018 <error@@Base+0x526c>  // b.any
  407000:	ldr	x8, [x21]
  407004:	ldr	w9, [x22, #40]
  407008:	add	x8, x8, x0, lsl #4
  40700c:	ldr	w10, [x8, #8]
  407010:	bfi	w10, w9, #8, #10
  407014:	str	w10, [x8, #8]
  407018:	ldr	x9, [x22]
  40701c:	cbz	x9, 40703c <error@@Base+0x5290>
  407020:	ldr	x8, [x9, #16]
  407024:	cmp	x8, x22
  407028:	mov	x22, x9
  40702c:	b.eq	406fb4 <error@@Base+0x5208>  // b.none
  407030:	mov	x22, x9
  407034:	cbz	x8, 406fb4 <error@@Base+0x5208>
  407038:	b	406fa0 <error@@Base+0x51f4>
  40703c:	ldr	x22, [x21, #104]
  407040:	ldrb	w8, [x22, #48]
  407044:	cmp	w8, #0x10
  407048:	b.eq	407060 <error@@Base+0x52b4>  // b.none
  40704c:	cmp	w8, #0xb
  407050:	b.ne	407070 <error@@Base+0x52c4>  // b.any
  407054:	ldr	x8, [x22, #8]
  407058:	str	x22, [x8, #32]
  40705c:	b	407090 <error@@Base+0x52e4>
  407060:	ldp	x8, x9, [x22, #8]
  407064:	ldr	x10, [x9, #24]
  407068:	str	x10, [x8, #32]
  40706c:	b	407088 <error@@Base+0x52dc>
  407070:	ldr	x8, [x22, #8]
  407074:	cbz	x8, 407080 <error@@Base+0x52d4>
  407078:	ldr	x9, [x22, #32]
  40707c:	str	x9, [x8, #32]
  407080:	ldr	x9, [x22, #16]
  407084:	cbz	x9, 407090 <error@@Base+0x52e4>
  407088:	ldr	x10, [x22, #32]
  40708c:	str	x10, [x9, #32]
  407090:	mov	x10, x22
  407094:	b	4070b0 <error@@Base+0x5304>
  407098:	ldp	x8, x10, [x9, #8]
  40709c:	ldr	x11, [x10, #24]
  4070a0:	str	x11, [x8, #32]
  4070a4:	ldr	x11, [x9, #32]
  4070a8:	str	x11, [x10, #32]
  4070ac:	mov	x10, x9
  4070b0:	mov	x9, x8
  4070b4:	cbnz	x8, 4070dc <error@@Base+0x5330>
  4070b8:	b	4070c4 <error@@Base+0x5318>
  4070bc:	ldr	x10, [x8]
  4070c0:	cbz	x10, 40712c <error@@Base+0x5380>
  4070c4:	ldr	x9, [x10, #16]
  4070c8:	mov	x11, x8
  4070cc:	mov	x8, x10
  4070d0:	cmp	x9, x11
  4070d4:	b.eq	4070bc <error@@Base+0x5310>  // b.none
  4070d8:	cbz	x9, 4070bc <error@@Base+0x5310>
  4070dc:	ldrb	w8, [x9, #48]
  4070e0:	cmp	w8, #0x10
  4070e4:	b.eq	407098 <error@@Base+0x52ec>  // b.none
  4070e8:	cmp	w8, #0xb
  4070ec:	b.ne	407100 <error@@Base+0x5354>  // b.any
  4070f0:	ldr	x8, [x9, #8]
  4070f4:	mov	x10, x9
  4070f8:	str	x9, [x8, #32]
  4070fc:	b	4070b0 <error@@Base+0x5304>
  407100:	ldr	x8, [x9, #8]
  407104:	cbz	x8, 407110 <error@@Base+0x5364>
  407108:	ldr	x10, [x9, #32]
  40710c:	str	x10, [x8, #32]
  407110:	ldr	x11, [x9, #16]
  407114:	mov	x10, x9
  407118:	cbz	x11, 4070b0 <error@@Base+0x5304>
  40711c:	ldr	x10, [x9, #32]
  407120:	str	x10, [x11, #32]
  407124:	mov	x10, x9
  407128:	b	4070b0 <error@@Base+0x5304>
  40712c:	mov	x0, x21
  407130:	mov	x1, x22
  407134:	bl	40f2c8 <error@@Base+0xd51c>
  407138:	cbz	w0, 407154 <error@@Base+0x53a8>
  40713c:	b	406d28 <error@@Base+0x4f7c>
  407140:	mov	x0, x21
  407144:	mov	x1, x23
  407148:	bl	40f2c8 <error@@Base+0xd51c>
  40714c:	mov	x22, x23
  407150:	cbnz	w0, 406d28 <error@@Base+0x4f7c>
  407154:	ldr	x23, [x22, #8]
  407158:	cbnz	x23, 407140 <error@@Base+0x5394>
  40715c:	mov	x8, xzr
  407160:	b	40716c <error@@Base+0x53c0>
  407164:	ldr	x22, [x8]
  407168:	cbz	x22, 407188 <error@@Base+0x53dc>
  40716c:	ldr	x23, [x22, #16]
  407170:	mov	x9, x8
  407174:	mov	x8, x22
  407178:	cmp	x23, x9
  40717c:	b.eq	407164 <error@@Base+0x53b8>  // b.none
  407180:	cbz	x23, 407164 <error@@Base+0x53b8>
  407184:	b	407140 <error@@Base+0x5394>
  407188:	ldr	x8, [x21, #16]
  40718c:	cbz	x8, 40721c <error@@Base+0x5470>
  407190:	mov	w24, wzr
  407194:	mov	x22, xzr
  407198:	mov	w23, #0x18                  	// #24
  40719c:	ldr	x8, [x21, #48]
  4071a0:	madd	x8, x22, x23, x8
  4071a4:	ldr	x8, [x8, #8]
  4071a8:	cbnz	x8, 4071e0 <error@@Base+0x5434>
  4071ac:	sub	x0, x29, #0x28
  4071b0:	mov	w3, #0x1                   	// #1
  4071b4:	mov	x1, x21
  4071b8:	mov	x2, x22
  4071bc:	bl	40f964 <error@@Base+0xdbb8>
  4071c0:	cbnz	w0, 406d28 <error@@Base+0x4f7c>
  4071c4:	ldr	x8, [x21, #48]
  4071c8:	madd	x8, x22, x23, x8
  4071cc:	ldr	x8, [x8, #8]
  4071d0:	cbnz	x8, 4071e0 <error@@Base+0x5434>
  4071d4:	ldur	x0, [x29, #-24]
  4071d8:	bl	401aa0 <free@plt>
  4071dc:	mov	w24, #0x1                   	// #1
  4071e0:	ldr	x9, [x21, #16]
  4071e4:	add	x8, x22, #0x1
  4071e8:	mov	w10, w24
  4071ec:	cmp	x8, x9
  4071f0:	cset	w11, ne  // ne = any
  4071f4:	csinc	x22, xzr, x22, eq  // eq = none
  4071f8:	and	w24, w24, w11
  4071fc:	tbnz	w10, #0, 40719c <error@@Base+0x53f0>
  407200:	cmp	x8, x9
  407204:	b.ne	40719c <error@@Base+0x53f0>  // b.any
  407208:	add	x8, x8, x8, lsl #1
  40720c:	lsl	x0, x8, #3
  407210:	ldrb	w8, [x19, #56]
  407214:	tbz	w8, #4, 407228 <error@@Base+0x547c>
  407218:	b	407238 <error@@Base+0x548c>
  40721c:	mov	x0, xzr
  407220:	ldrb	w8, [x19, #56]
  407224:	tbnz	w8, #4, 407238 <error@@Base+0x548c>
  407228:	ldr	x8, [x19, #48]
  40722c:	cbz	x8, 407238 <error@@Base+0x548c>
  407230:	ldrb	w8, [x21, #176]
  407234:	tbnz	w8, #0, 407240 <error@@Base+0x5494>
  407238:	ldr	x8, [x21, #152]
  40723c:	cbz	x8, 40734c <error@@Base+0x55a0>
  407240:	bl	4018b0 <malloc@plt>
  407244:	str	x0, [x21, #56]
  407248:	cbz	x0, 406d24 <error@@Base+0x4f78>
  40724c:	ldr	x8, [x21, #16]
  407250:	cbz	x8, 40734c <error@@Base+0x55a0>
  407254:	stp	xzr, xzr, [x0]
  407258:	str	xzr, [x0, #16]
  40725c:	ldr	x9, [x21, #16]
  407260:	cmp	x9, #0x2
  407264:	b.cc	407294 <error@@Base+0x54e8>  // b.lo, b.ul, b.last
  407268:	mov	w8, #0x1                   	// #1
  40726c:	mov	w10, #0x18                  	// #24
  407270:	ldr	x9, [x21, #56]
  407274:	add	x8, x8, #0x1
  407278:	add	x9, x9, x10
  40727c:	stp	xzr, xzr, [x9]
  407280:	str	xzr, [x9, #16]
  407284:	ldr	x9, [x21, #16]
  407288:	add	x10, x10, #0x18
  40728c:	cmp	x8, x9
  407290:	b.cc	407270 <error@@Base+0x54c4>  // b.lo, b.ul, b.last
  407294:	cbz	x9, 40734c <error@@Base+0x55a0>
  407298:	ldr	x8, [x21, #48]
  40729c:	mov	x22, xzr
  4072a0:	mov	w23, #0x18                  	// #24
  4072a4:	b	4072b8 <error@@Base+0x550c>
  4072a8:	ldr	x9, [x21, #16]
  4072ac:	add	x22, x22, #0x1
  4072b0:	cmp	x22, x9
  4072b4:	b.cs	40734c <error@@Base+0x55a0>  // b.hs, b.nlast
  4072b8:	madd	x10, x22, x23, x8
  4072bc:	ldr	x11, [x10, #8]
  4072c0:	cmp	x11, #0x1
  4072c4:	b.lt	4072ac <error@@Base+0x5500>  // b.tstop
  4072c8:	ldr	x24, [x10, #16]
  4072cc:	mov	x26, xzr
  4072d0:	b	4072fc <error@@Base+0x5550>
  4072d4:	madd	x10, x11, x23, x10
  4072d8:	ldr	x0, [x10, #16]
  4072dc:	add	x10, x9, #0x1
  4072e0:	str	x10, [x27]
  4072e4:	str	x22, [x0, x9, lsl #3]
  4072e8:	madd	x9, x22, x23, x8
  4072ec:	ldr	x9, [x9, #8]
  4072f0:	add	x26, x26, #0x1
  4072f4:	cmp	x26, x9
  4072f8:	b.ge	4072a8 <error@@Base+0x54fc>  // b.tcont
  4072fc:	ldr	x10, [x21, #56]
  407300:	ldr	x11, [x24, x26, lsl #3]
  407304:	madd	x12, x11, x23, x10
  407308:	mov	x27, x12
  40730c:	ldr	x13, [x12]
  407310:	ldr	x9, [x27, #8]!
  407314:	cmp	x13, x9
  407318:	b.ne	4072d4 <error@@Base+0x5528>  // b.any
  40731c:	lsl	x8, x13, #1
  407320:	add	x8, x8, #0x2
  407324:	str	x8, [x12]
  407328:	madd	x28, x11, x23, x10
  40732c:	ldr	x0, [x28, #16]!
  407330:	lsl	x1, x8, #3
  407334:	bl	401950 <realloc@plt>
  407338:	cbz	x0, 406d24 <error@@Base+0x4f78>
  40733c:	str	x0, [x28]
  407340:	ldr	x9, [x27]
  407344:	ldr	x8, [x21, #48]
  407348:	b	4072dc <error@@Base+0x5530>
  40734c:	stur	wzr, [x29, #-44]
  407350:	cbnz	x25, 407444 <error@@Base+0x5698>
  407354:	ldrb	w9, [x20, #176]
  407358:	tbz	w9, #2, 407444 <error@@Base+0x5698>
  40735c:	ldr	x8, [x19, #40]
  407360:	cbnz	x8, 407444 <error@@Base+0x5698>
  407364:	ldr	x11, [x20, #16]
  407368:	cbz	x11, 407410 <error@@Base+0x5664>
  40736c:	ldr	x10, [x20]
  407370:	adrp	x13, 417000 <error@@Base+0x15254>
  407374:	mov	w8, wzr
  407378:	mov	w12, wzr
  40737c:	add	x13, x13, #0x540
  407380:	mov	w14, #0x1                   	// #1
  407384:	mov	w15, #0x8b                  	// #139
  407388:	mov	x16, x10
  40738c:	b	4073ac <error@@Base+0x5600>
  407390:	ldrsb	w17, [x16]
  407394:	cmp	w17, #0x0
  407398:	cset	w17, lt  // lt = tstop
  40739c:	orr	w12, w12, w17
  4073a0:	subs	x11, x11, #0x1
  4073a4:	add	x16, x16, #0x10
  4073a8:	b.eq	4076e0 <error@@Base+0x5934>  // b.none
  4073ac:	ldrb	w17, [x16, #8]
  4073b0:	sub	w17, w17, #0x1
  4073b4:	cmp	w17, #0xb
  4073b8:	b.hi	407764 <error@@Base+0x59b8>  // b.pmore
  4073bc:	adr	x18, 407390 <error@@Base+0x55e4>
  4073c0:	ldrb	w0, [x13, x17]
  4073c4:	add	x18, x18, x0, lsl #2
  4073c8:	br	x18
  4073cc:	ldr	x17, [x16]
  4073d0:	ldr	x18, [x17, #16]
  4073d4:	cbnz	x18, 407444 <error@@Base+0x5698>
  4073d8:	ldr	x17, [x17, #24]
  4073dc:	cbz	x17, 4073a0 <error@@Base+0x55f4>
  4073e0:	b	407444 <error@@Base+0x5698>
  4073e4:	ldr	w17, [x16]
  4073e8:	sub	w17, w17, #0x10
  4073ec:	ror	w17, w17, #4
  4073f0:	cmp	w17, #0x7
  4073f4:	b.hi	407444 <error@@Base+0x5698>  // b.pmore
  4073f8:	lsl	w17, w14, w17
  4073fc:	tst	w17, w15
  407400:	b.ne	4073a0 <error@@Base+0x55f4>  // b.any
  407404:	b	407444 <error@@Base+0x5698>
  407408:	mov	w8, #0x1                   	// #1
  40740c:	b	4073a0 <error@@Base+0x55f4>
  407410:	mov	w8, wzr
  407414:	ldr	x10, [x20, #152]
  407418:	mov	w12, #0x2                   	// #2
  40741c:	and	w9, w9, #0xfffffff9
  407420:	mov	w11, #0x1                   	// #1
  407424:	cmp	x10, #0x0
  407428:	cset	w10, gt
  40742c:	orr	w8, w8, w10
  407430:	tst	w8, #0x1
  407434:	csel	w8, w12, wzr, ne  // ne = any
  407438:	orr	w8, w8, w9
  40743c:	str	w11, [x20, #180]
  407440:	strb	w8, [x20, #176]
  407444:	ldr	x8, [x20, #104]
  407448:	ldr	x24, [x20, #48]
  40744c:	ldr	x8, [x8, #24]
  407450:	ldr	x23, [x8, #56]
  407454:	mov	w8, #0x18                  	// #24
  407458:	str	x23, [x20, #144]
  40745c:	madd	x8, x23, x8, x24
  407460:	ldr	x22, [x8, #8]
  407464:	stur	x22, [x29, #-32]
  407468:	ldr	x25, [x8, #8]
  40746c:	cmp	x25, #0x1
  407470:	b.lt	4075b4 <error@@Base+0x5808>  // b.tstop
  407474:	lsl	x0, x22, #3
  407478:	stur	x22, [x29, #-40]
  40747c:	bl	4018b0 <malloc@plt>
  407480:	stur	x0, [x29, #-24]
  407484:	cbz	x0, 407754 <error@@Base+0x59a8>
  407488:	mov	w8, #0x18                  	// #24
  40748c:	madd	x8, x23, x8, x24
  407490:	ldr	x1, [x8, #16]
  407494:	lsl	x2, x25, #3
  407498:	mov	x21, x0
  40749c:	bl	401780 <memcpy@plt>
  4074a0:	cmp	x22, #0x1
  4074a4:	stur	wzr, [x29, #-12]
  4074a8:	b.lt	4075c0 <error@@Base+0x5814>  // b.tstop
  4074ac:	ldr	x8, [x20, #152]
  4074b0:	cmp	x8, #0x1
  4074b4:	b.lt	4075c0 <error@@Base+0x5814>  // b.tstop
  4074b8:	mov	x8, xzr
  4074bc:	mov	w23, #0x18                  	// #24
  4074c0:	ldr	x9, [x21, x8, lsl #3]
  4074c4:	ldr	x10, [x20]
  4074c8:	add	x11, x10, x9, lsl #4
  4074cc:	ldrb	w11, [x11, #8]
  4074d0:	cmp	w11, #0x4
  4074d4:	b.ne	4075a0 <error@@Base+0x57f4>  // b.any
  4074d8:	cmp	x22, #0x1
  4074dc:	b.lt	40752c <error@@Base+0x5780>  // b.tstop
  4074e0:	mov	x11, xzr
  4074e4:	add	x12, x10, x9, lsl #4
  4074e8:	b	4074f8 <error@@Base+0x574c>
  4074ec:	add	x11, x11, #0x1
  4074f0:	cmp	x22, x11
  4074f4:	b.eq	4075a0 <error@@Base+0x57f4>  // b.none
  4074f8:	ldr	x13, [x21, x11, lsl #3]
  4074fc:	add	x14, x10, x13, lsl #4
  407500:	ldrb	w14, [x14, #8]
  407504:	cmp	w14, #0x9
  407508:	b.ne	4074ec <error@@Base+0x5740>  // b.any
  40750c:	lsl	x13, x13, #4
  407510:	ldr	x13, [x10, x13]
  407514:	ldr	x14, [x12]
  407518:	cmp	x13, x14
  40751c:	b.ne	4074ec <error@@Base+0x5740>  // b.any
  407520:	cmp	x11, x22
  407524:	b.ne	407538 <error@@Base+0x578c>  // b.any
  407528:	b	4075a0 <error@@Base+0x57f4>
  40752c:	mov	x11, xzr
  407530:	cmp	x11, x22
  407534:	b.eq	4075a0 <error@@Base+0x57f4>  // b.none
  407538:	ldr	x10, [x20, #40]
  40753c:	madd	x9, x9, x23, x10
  407540:	ldr	x9, [x9, #16]
  407544:	subs	x10, x22, #0x1
  407548:	ldr	x9, [x9]
  40754c:	b.lt	407584 <error@@Base+0x57d8>  // b.tstop
  407550:	mov	x11, xzr
  407554:	b.eq	407578 <error@@Base+0x57cc>  // b.none
  407558:	add	x12, x11, x10
  40755c:	lsr	x12, x12, #1
  407560:	ldr	x13, [x21, x12, lsl #3]
  407564:	cmp	x13, x9
  407568:	csinc	x11, x11, x12, ge  // ge = tcont
  40756c:	csel	x10, x10, x12, lt  // lt = tstop
  407570:	cmp	x11, x10
  407574:	b.cc	407558 <error@@Base+0x57ac>  // b.lo, b.ul, b.last
  407578:	ldr	x10, [x21, x11, lsl #3]
  40757c:	cmp	x10, x9
  407580:	b.eq	4075a0 <error@@Base+0x57f4>  // b.none
  407584:	ldr	x8, [x20, #48]
  407588:	sub	x0, x29, #0x28
  40758c:	madd	x1, x9, x23, x8
  407590:	bl	410034 <error@@Base+0xe288>
  407594:	cbnz	w0, 407658 <error@@Base+0x58ac>
  407598:	ldur	x22, [x29, #-32]
  40759c:	mov	x8, xzr
  4075a0:	add	x8, x8, #0x1
  4075a4:	cmp	x8, x22
  4075a8:	b.ge	4075c0 <error@@Base+0x5814>  // b.tcont
  4075ac:	ldur	x21, [x29, #-24]
  4075b0:	b	4074c0 <error@@Base+0x5714>
  4075b4:	stp	xzr, xzr, [x29, #-40]
  4075b8:	stur	xzr, [x29, #-24]
  4075bc:	stur	wzr, [x29, #-12]
  4075c0:	sub	x0, x29, #0xc
  4075c4:	sub	x2, x29, #0x28
  4075c8:	mov	x1, x20
  4075cc:	mov	w3, wzr
  4075d0:	bl	4102c8 <error@@Base+0xe51c>
  4075d4:	str	x0, [x20, #72]
  4075d8:	cbz	x0, 40774c <error@@Base+0x59a0>
  4075dc:	ldrsb	w8, [x0, #104]
  4075e0:	tbnz	w8, #31, 4075f0 <error@@Base+0x5844>
  4075e4:	stp	x0, x0, [x20, #88]
  4075e8:	str	x0, [x20, #80]
  4075ec:	b	40764c <error@@Base+0x58a0>
  4075f0:	sub	x0, x29, #0xc
  4075f4:	sub	x2, x29, #0x28
  4075f8:	mov	w3, #0x1                   	// #1
  4075fc:	mov	x1, x20
  407600:	bl	4102c8 <error@@Base+0xe51c>
  407604:	str	x0, [x20, #80]
  407608:	sub	x0, x29, #0xc
  40760c:	sub	x2, x29, #0x28
  407610:	mov	w3, #0x2                   	// #2
  407614:	mov	x1, x20
  407618:	bl	4102c8 <error@@Base+0xe51c>
  40761c:	str	x0, [x20, #88]
  407620:	sub	x0, x29, #0xc
  407624:	sub	x2, x29, #0x28
  407628:	mov	w3, #0x6                   	// #6
  40762c:	mov	x1, x20
  407630:	bl	4102c8 <error@@Base+0xe51c>
  407634:	ldr	x8, [x20, #80]
  407638:	str	x0, [x20, #96]
  40763c:	cbz	x8, 40774c <error@@Base+0x59a0>
  407640:	cbz	x0, 40774c <error@@Base+0x59a0>
  407644:	ldr	x8, [x20, #88]
  407648:	cbz	x8, 40774c <error@@Base+0x59a0>
  40764c:	ldur	x0, [x29, #-24]
  407650:	bl	401aa0 <free@plt>
  407654:	mov	w0, wzr
  407658:	stur	w0, [x29, #-44]
  40765c:	ldr	x21, [x19]
  407660:	ldr	x0, [x21, #112]
  407664:	cbz	x0, 407678 <error@@Base+0x58cc>
  407668:	ldr	x22, [x0]
  40766c:	bl	401aa0 <free@plt>
  407670:	mov	x0, x22
  407674:	cbnz	x22, 407668 <error@@Base+0x58bc>
  407678:	ldr	x0, [x21, #32]
  40767c:	mov	w8, #0xf                   	// #15
  407680:	str	w8, [x21, #128]
  407684:	stp	xzr, xzr, [x21, #104]
  407688:	bl	401aa0 <free@plt>
  40768c:	str	xzr, [x21, #32]
  407690:	ldr	x0, [sp, #24]
  407694:	bl	401aa0 <free@plt>
  407698:	ldr	x0, [sp, #32]
  40769c:	bl	401aa0 <free@plt>
  4076a0:	ldrb	w8, [sp, #147]
  4076a4:	cbz	w8, 4076b0 <error@@Base+0x5904>
  4076a8:	ldr	x0, [sp, #16]
  4076ac:	bl	401aa0 <free@plt>
  4076b0:	ldur	w8, [x29, #-44]
  4076b4:	cbnz	w8, 406cf8 <error@@Base+0x4f4c>
  4076b8:	mov	w21, wzr
  4076bc:	mov	w0, w21
  4076c0:	ldp	x20, x19, [sp, #288]
  4076c4:	ldp	x22, x21, [sp, #272]
  4076c8:	ldp	x24, x23, [sp, #256]
  4076cc:	ldp	x26, x25, [sp, #240]
  4076d0:	ldp	x28, x27, [sp, #224]
  4076d4:	ldp	x29, x30, [sp, #208]
  4076d8:	add	sp, sp, #0x130
  4076dc:	ret
  4076e0:	orr	w11, w12, w8
  4076e4:	tbz	w11, #0, 407414 <error@@Base+0x5668>
  4076e8:	mov	x9, xzr
  4076ec:	mov	w11, #0x1                   	// #1
  4076f0:	add	x12, x10, x9
  4076f4:	ldr	w13, [x12, #8]
  4076f8:	and	w14, w13, #0xff
  4076fc:	cmp	w14, #0x5
  407700:	b.eq	40771c <error@@Base+0x5970>  // b.none
  407704:	cmp	w14, #0x1
  407708:	b.ne	407728 <error@@Base+0x597c>  // b.any
  40770c:	ldrsb	w10, [x10, x9]
  407710:	tbz	w10, #31, 407728 <error@@Base+0x597c>
  407714:	and	w10, w13, #0xffdfffff
  407718:	b	407724 <error@@Base+0x5978>
  40771c:	and	w10, w13, #0xffffff00
  407720:	orr	w10, w10, #0x7
  407724:	str	w10, [x12, #8]
  407728:	ldr	x10, [x20, #16]
  40772c:	cmp	x11, x10
  407730:	b.cs	407744 <error@@Base+0x5998>  // b.hs, b.nlast
  407734:	ldr	x10, [x20]
  407738:	add	x9, x9, #0x10
  40773c:	add	x11, x11, #0x1
  407740:	b	4076f0 <error@@Base+0x5944>
  407744:	ldrb	w9, [x20, #176]
  407748:	b	407414 <error@@Base+0x5668>
  40774c:	ldur	w0, [x29, #-12]
  407750:	b	407658 <error@@Base+0x58ac>
  407754:	mov	w0, #0xc                   	// #12
  407758:	stp	xzr, xzr, [x29, #-40]
  40775c:	stur	w0, [x29, #-12]
  407760:	b	407658 <error@@Base+0x58ac>
  407764:	bl	4019f0 <abort@plt>
  407768:	adrp	x9, 428000 <error@@Base+0x26254>
  40776c:	ldr	x8, [x9, #1744]
  407770:	str	x0, [x9, #1744]
  407774:	mov	x0, x8
  407778:	ret
  40777c:	stp	x29, x30, [sp, #-48]!
  407780:	stp	x20, x19, [sp, #32]
  407784:	ldr	x20, [x0, #32]
  407788:	str	x21, [sp, #16]
  40778c:	ldr	x21, [x0]
  407790:	movi	v0.2d, #0x0
  407794:	stp	q0, q0, [x20, #224]
  407798:	stp	q0, q0, [x20, #192]
  40779c:	stp	q0, q0, [x20, #160]
  4077a0:	stp	q0, q0, [x20, #128]
  4077a4:	stp	q0, q0, [x20, #96]
  4077a8:	stp	q0, q0, [x20, #64]
  4077ac:	stp	q0, q0, [x20, #32]
  4077b0:	stp	q0, q0, [x20]
  4077b4:	ldr	x1, [x21, #72]
  4077b8:	mov	x2, x20
  4077bc:	mov	x29, sp
  4077c0:	mov	x19, x0
  4077c4:	bl	407838 <error@@Base+0x5a8c>
  4077c8:	ldp	x8, x1, [x21, #72]
  4077cc:	cmp	x8, x1
  4077d0:	b.eq	4077e4 <error@@Base+0x5a38>  // b.none
  4077d4:	mov	x0, x19
  4077d8:	mov	x2, x20
  4077dc:	bl	407838 <error@@Base+0x5a8c>
  4077e0:	ldr	x8, [x21, #72]
  4077e4:	ldr	x1, [x21, #88]
  4077e8:	cmp	x8, x1
  4077ec:	b.eq	407800 <error@@Base+0x5a54>  // b.none
  4077f0:	mov	x0, x19
  4077f4:	mov	x2, x20
  4077f8:	bl	407838 <error@@Base+0x5a8c>
  4077fc:	ldr	x8, [x21, #72]
  407800:	ldr	x1, [x21, #96]
  407804:	cmp	x8, x1
  407808:	b.eq	407818 <error@@Base+0x5a6c>  // b.none
  40780c:	mov	x0, x19
  407810:	mov	x2, x20
  407814:	bl	407838 <error@@Base+0x5a8c>
  407818:	ldrb	w8, [x19, #56]
  40781c:	ldr	x21, [sp, #16]
  407820:	mov	w0, wzr
  407824:	orr	w8, w8, #0x8
  407828:	strb	w8, [x19, #56]
  40782c:	ldp	x20, x19, [sp, #32]
  407830:	ldp	x29, x30, [sp], #48
  407834:	ret
  407838:	sub	sp, sp, #0x1b0
  40783c:	stp	x29, x30, [sp, #336]
  407840:	stp	x28, x27, [sp, #352]
  407844:	stp	x26, x25, [sp, #368]
  407848:	stp	x24, x23, [sp, #384]
  40784c:	stp	x22, x21, [sp, #400]
  407850:	stp	x20, x19, [sp, #416]
  407854:	ldr	x28, [x0]
  407858:	mov	x20, x2
  40785c:	mov	x25, x0
  407860:	add	x29, sp, #0x150
  407864:	ldr	w8, [x28, #180]
  407868:	cmp	w8, #0x1
  40786c:	b.ne	40787c <error@@Base+0x5ad0>  // b.any
  407870:	ldrb	w8, [x25, #26]
  407874:	ubfx	w24, w8, #6, #1
  407878:	b	407880 <error@@Base+0x5ad4>
  40787c:	mov	w24, wzr
  407880:	ldr	x8, [x1, #16]
  407884:	cmp	x8, #0x1
  407888:	b.lt	407cdc <error@@Base+0x5f30>  // b.tstop
  40788c:	add	x8, sp, #0x38
  407890:	mov	x9, xzr
  407894:	add	x10, x20, #0x3
  407898:	mov	w26, #0x1                   	// #1
  40789c:	orr	x8, x8, #0x1
  4078a0:	stp	x8, x10, [sp]
  4078a4:	stp	x25, x28, [sp, #16]
  4078a8:	str	x1, [sp, #40]
  4078ac:	b	4078c4 <error@@Base+0x5b18>
  4078b0:	ldp	x1, x9, [sp, #40]
  4078b4:	ldr	x8, [x1, #16]
  4078b8:	add	x9, x9, #0x1
  4078bc:	cmp	x9, x8
  4078c0:	b.ge	407cdc <error@@Base+0x5f30>  // b.tcont
  4078c4:	ldr	x8, [x1, #24]
  4078c8:	ldr	x10, [x28]
  4078cc:	str	x9, [sp, #48]
  4078d0:	ldr	x19, [x8, x9, lsl #3]
  4078d4:	add	x9, x10, x19, lsl #4
  4078d8:	ldrb	w8, [x9, #8]
  4078dc:	sub	w11, w8, #0x1
  4078e0:	cmp	w11, #0x6
  4078e4:	b.hi	4078b0 <error@@Base+0x5b04>  // b.pmore
  4078e8:	adrp	x14, 417000 <error@@Base+0x15254>
  4078ec:	add	x14, x14, #0x54c
  4078f0:	adr	x12, 4078b0 <error@@Base+0x5b04>
  4078f4:	ldrb	w13, [x14, x11]
  4078f8:	add	x12, x12, x13, lsl #2
  4078fc:	br	x12
  407900:	ldrb	w21, [x9]
  407904:	strb	w26, [x20, x21]
  407908:	cbz	w24, 40791c <error@@Base+0x5b70>
  40790c:	bl	401850 <__ctype_tolower_loc@plt>
  407910:	ldr	x8, [x0]
  407914:	ldrsw	x8, [x8, x21, lsl #2]
  407918:	strb	w26, [x20, x8]
  40791c:	ldrb	w8, [x25, #26]
  407920:	tbz	w8, #6, 4078b0 <error@@Base+0x5b04>
  407924:	ldr	w8, [x28, #180]
  407928:	cmp	w8, #0x2
  40792c:	b.lt	4078b0 <error@@Base+0x5b04>  // b.tstop
  407930:	ldr	x9, [x28]
  407934:	lsl	x8, x19, #4
  407938:	add	x10, x19, #0x1
  40793c:	mov	w14, #0x1                   	// #1
  407940:	ldrb	w9, [x9, x8]
  407944:	movk	w14, #0x20, lsl #16
  407948:	strb	w9, [sp, #56]
  40794c:	ldr	x9, [x28, #16]
  407950:	cmp	x10, x9
  407954:	ldr	x9, [sp]
  407958:	b.cs	407998 <error@@Base+0x5bec>  // b.hs, b.nlast
  40795c:	ldr	x9, [sp]
  407960:	ldr	x11, [x28]
  407964:	add	w13, w14, #0xfe
  407968:	add	x11, x11, x8
  40796c:	ldr	w12, [x11, #24]
  407970:	and	w12, w12, w13
  407974:	cmp	w12, w14
  407978:	b.ne	407998 <error@@Base+0x5bec>  // b.any
  40797c:	ldrb	w11, [x11, #16]
  407980:	add	x10, x10, #0x1
  407984:	add	x8, x8, #0x10
  407988:	strb	w11, [x9], #1
  40798c:	ldr	x11, [x28, #16]
  407990:	cmp	x10, x11
  407994:	b.cc	407960 <error@@Base+0x5bb4>  // b.lo, b.ul, b.last
  407998:	add	x8, sp, #0x38
  40799c:	sub	x22, x9, x8
  4079a0:	sub	x0, x29, #0xc
  4079a4:	add	x1, sp, #0x38
  4079a8:	sub	x3, x29, #0x18
  4079ac:	mov	x2, x22
  4079b0:	stur	xzr, [x29, #-24]
  4079b4:	bl	4063e8 <error@@Base+0x463c>
  4079b8:	cmp	x0, x22
  4079bc:	b.ne	4078b0 <error@@Base+0x5b04>  // b.any
  4079c0:	ldur	w0, [x29, #-12]
  4079c4:	bl	401bd0 <towlower@plt>
  4079c8:	mov	w1, w0
  4079cc:	add	x0, sp, #0x38
  4079d0:	sub	x2, x29, #0x18
  4079d4:	bl	401c00 <wcrtomb@plt>
  4079d8:	cmn	x0, #0x1
  4079dc:	b.eq	4078b0 <error@@Base+0x5b04>  // b.none
  4079e0:	ldrb	w8, [sp, #56]
  4079e4:	strb	w26, [x20, x8]
  4079e8:	b	4078b0 <error@@Base+0x5b04>
  4079ec:	lsl	x8, x19, #4
  4079f0:	str	x8, [sp, #32]
  4079f4:	ldr	x8, [x10, x8]
  4079f8:	ldr	x9, [sp, #8]
  4079fc:	mov	x22, xzr
  407a00:	ldr	x19, [x8]
  407a04:	mov	w8, #0x83                  	// #131
  407a08:	b	407a30 <error@@Base+0x5c84>
  407a0c:	bl	401850 <__ctype_tolower_loc@plt>
  407a10:	ldr	x8, [x0]
  407a14:	ldr	w8, [x8, x22, lsl #2]
  407a18:	strb	w26, [x20, w8, sxtw]
  407a1c:	add	x22, x22, #0x1
  407a20:	add	w8, w21, #0x1
  407a24:	cmp	x22, #0x40
  407a28:	add	x9, x27, #0x1
  407a2c:	b.eq	407ac4 <error@@Base+0x5d18>  // b.none
  407a30:	lsr	x10, x19, x22
  407a34:	mov	w21, w8
  407a38:	mov	x27, x9
  407a3c:	tbz	w10, #0, 407a1c <error@@Base+0x5c70>
  407a40:	strb	w26, [x20, x22]
  407a44:	cbz	w24, 407a1c <error@@Base+0x5c70>
  407a48:	add	w8, w22, #0x80
  407a4c:	cmp	w8, #0x180
  407a50:	b.cc	407a0c <error@@Base+0x5c60>  // b.lo, b.ul, b.last
  407a54:	mov	w8, w22
  407a58:	b	407a18 <error@@Base+0x5c6c>
  407a5c:	ldr	w8, [x28, #180]
  407a60:	ldr	x21, [x9]
  407a64:	cmp	w8, #0x2
  407a68:	b.lt	407c00 <error@@Base+0x5e54>  // b.tstop
  407a6c:	ldr	x8, [x21, #72]
  407a70:	cbnz	x8, 407a84 <error@@Base+0x5cd8>
  407a74:	ldrb	w8, [x21, #32]
  407a78:	tbnz	w8, #0, 407a84 <error@@Base+0x5cd8>
  407a7c:	ldr	x8, [x21, #64]
  407a80:	cbz	x8, 407c00 <error@@Base+0x5e54>
  407a84:	sturb	wzr, [x29, #-24]
  407a88:	b	407a98 <error@@Base+0x5cec>
  407a8c:	add	w8, w8, #0x1
  407a90:	sturb	w8, [x29, #-24]
  407a94:	tbnz	w8, #8, 4078b0 <error@@Base+0x5b04>
  407a98:	sub	x1, x29, #0x18
  407a9c:	add	x3, sp, #0x38
  407aa0:	mov	w2, #0x1                   	// #1
  407aa4:	mov	x0, xzr
  407aa8:	str	xzr, [sp, #56]
  407aac:	bl	4063e8 <error@@Base+0x463c>
  407ab0:	ldurb	w8, [x29, #-24]
  407ab4:	cmn	x0, #0x2
  407ab8:	b.ne	407a8c <error@@Base+0x5ce0>  // b.any
  407abc:	strb	w26, [x20, x8]
  407ac0:	b	407a8c <error@@Base+0x5ce0>
  407ac4:	ldr	x8, [x28]
  407ac8:	ldr	x9, [sp, #32]
  407acc:	mov	x25, xzr
  407ad0:	ldr	x8, [x8, x9]
  407ad4:	ldr	x23, [x8, #8]
  407ad8:	b	407b04 <error@@Base+0x5d58>
  407adc:	bl	401850 <__ctype_tolower_loc@plt>
  407ae0:	ldr	x8, [x0]
  407ae4:	ldr	w8, [x8, x22, lsl #2]
  407ae8:	strb	w26, [x20, w8, sxtw]
  407aec:	add	x25, x25, #0x1
  407af0:	add	x22, x22, #0x1
  407af4:	add	w21, w19, #0x1
  407af8:	cmp	x25, #0x40
  407afc:	add	x27, x28, #0x1
  407b00:	b.eq	407b30 <error@@Base+0x5d84>  // b.none
  407b04:	lsr	x8, x23, x25
  407b08:	mov	w19, w21
  407b0c:	mov	x28, x27
  407b10:	tbz	w8, #0, 407aec <error@@Base+0x5d40>
  407b14:	strb	w26, [x20, x22]
  407b18:	cbz	w24, 407aec <error@@Base+0x5d40>
  407b1c:	add	w8, w22, #0x80
  407b20:	cmp	w8, #0x180
  407b24:	b.cc	407adc <error@@Base+0x5d30>  // b.lo, b.ul, b.last
  407b28:	mov	w8, w22
  407b2c:	b	407ae8 <error@@Base+0x5d3c>
  407b30:	ldp	x8, x9, [sp, #24]
  407b34:	mov	x25, xzr
  407b38:	ldr	x8, [x8]
  407b3c:	ldr	x8, [x8, x9]
  407b40:	ldr	x23, [x8, #16]
  407b44:	b	407b70 <error@@Base+0x5dc4>
  407b48:	bl	401850 <__ctype_tolower_loc@plt>
  407b4c:	ldr	x8, [x0]
  407b50:	ldr	w8, [x8, x22, lsl #2]
  407b54:	strb	w26, [x20, w8, sxtw]
  407b58:	add	x25, x25, #0x1
  407b5c:	add	x22, x22, #0x1
  407b60:	add	w19, w27, #0x1
  407b64:	cmp	x25, #0x40
  407b68:	add	x28, x21, #0x1
  407b6c:	b.eq	407b9c <error@@Base+0x5df0>  // b.none
  407b70:	lsr	x8, x23, x25
  407b74:	mov	w27, w19
  407b78:	mov	x21, x28
  407b7c:	tbz	w8, #0, 407b58 <error@@Base+0x5dac>
  407b80:	strb	w26, [x20, x22]
  407b84:	cbz	w24, 407b58 <error@@Base+0x5dac>
  407b88:	add	w8, w22, #0x80
  407b8c:	cmp	w8, #0x180
  407b90:	b.cc	407b48 <error@@Base+0x5d9c>  // b.lo, b.ul, b.last
  407b94:	mov	w8, w22
  407b98:	b	407b54 <error@@Base+0x5da8>
  407b9c:	ldp	x28, x9, [sp, #24]
  407ba0:	ldr	x25, [sp, #16]
  407ba4:	mov	x23, xzr
  407ba8:	ldr	x8, [x28]
  407bac:	ldr	x8, [x8, x9]
  407bb0:	ldr	x19, [x8, #24]
  407bb4:	b	407be0 <error@@Base+0x5e34>
  407bb8:	bl	401850 <__ctype_tolower_loc@plt>
  407bbc:	ldr	x8, [x0]
  407bc0:	ldr	w8, [x8, x22, lsl #2]
  407bc4:	strb	w26, [x20, w8, sxtw]
  407bc8:	add	x23, x23, #0x1
  407bcc:	add	x22, x22, #0x1
  407bd0:	add	w27, w27, #0x1
  407bd4:	cmp	x23, #0x40
  407bd8:	add	x21, x21, #0x1
  407bdc:	b.eq	4078b0 <error@@Base+0x5b04>  // b.none
  407be0:	lsr	x8, x19, x23
  407be4:	tbz	w8, #0, 407bc8 <error@@Base+0x5e1c>
  407be8:	strb	w26, [x21]
  407bec:	cbz	w24, 407bc8 <error@@Base+0x5e1c>
  407bf0:	cmp	w27, #0x180
  407bf4:	b.cc	407bb8 <error@@Base+0x5e0c>  // b.lo, b.ul, b.last
  407bf8:	mov	w8, w22
  407bfc:	b	407bc4 <error@@Base+0x5e18>
  407c00:	ldr	x8, [x21, #40]
  407c04:	cmp	x8, #0x1
  407c08:	b.lt	4078b0 <error@@Base+0x5b04>  // b.tstop
  407c0c:	mov	x19, xzr
  407c10:	b	407c24 <error@@Base+0x5e78>
  407c14:	ldr	x8, [x21, #40]
  407c18:	add	x19, x19, #0x1
  407c1c:	cmp	x19, x8
  407c20:	b.ge	4078b0 <error@@Base+0x5b04>  // b.tcont
  407c24:	stur	xzr, [x29, #-24]
  407c28:	ldr	x8, [x21]
  407c2c:	add	x0, sp, #0x38
  407c30:	sub	x2, x29, #0x18
  407c34:	ldr	w1, [x8, x19, lsl #2]
  407c38:	bl	401c00 <wcrtomb@plt>
  407c3c:	cmn	x0, #0x1
  407c40:	b.eq	407c60 <error@@Base+0x5eb4>  // b.none
  407c44:	ldrb	w22, [sp, #56]
  407c48:	strb	w26, [x20, x22]
  407c4c:	cbz	w24, 407c60 <error@@Base+0x5eb4>
  407c50:	bl	401850 <__ctype_tolower_loc@plt>
  407c54:	ldr	x8, [x0]
  407c58:	ldrsw	x8, [x8, x22, lsl #2]
  407c5c:	strb	w26, [x20, x8]
  407c60:	ldrb	w8, [x25, #26]
  407c64:	tbz	w8, #6, 407c14 <error@@Base+0x5e68>
  407c68:	ldr	w8, [x28, #180]
  407c6c:	cmp	w8, #0x2
  407c70:	b.lt	407c14 <error@@Base+0x5e68>  // b.tstop
  407c74:	ldr	x8, [x21]
  407c78:	ldr	w0, [x8, x19, lsl #2]
  407c7c:	bl	401bd0 <towlower@plt>
  407c80:	mov	w1, w0
  407c84:	add	x0, sp, #0x38
  407c88:	sub	x2, x29, #0x18
  407c8c:	bl	401c00 <wcrtomb@plt>
  407c90:	cmn	x0, #0x1
  407c94:	b.eq	407c14 <error@@Base+0x5e68>  // b.none
  407c98:	ldrb	w8, [sp, #56]
  407c9c:	strb	w26, [x20, x8]
  407ca0:	b	407c14 <error@@Base+0x5e68>
  407ca4:	movi	v0.16b, #0x1
  407ca8:	cmp	w8, #0x2
  407cac:	stp	q0, q0, [x20, #224]
  407cb0:	stp	q0, q0, [x20, #192]
  407cb4:	stp	q0, q0, [x20, #160]
  407cb8:	stp	q0, q0, [x20, #128]
  407cbc:	stp	q0, q0, [x20, #96]
  407cc0:	stp	q0, q0, [x20, #64]
  407cc4:	stp	q0, q0, [x20, #32]
  407cc8:	stp	q0, q0, [x20]
  407ccc:	b.ne	407cdc <error@@Base+0x5f30>  // b.any
  407cd0:	ldrb	w8, [x25, #56]
  407cd4:	orr	w8, w8, #0x1
  407cd8:	strb	w8, [x25, #56]
  407cdc:	ldp	x20, x19, [sp, #416]
  407ce0:	ldp	x22, x21, [sp, #400]
  407ce4:	ldp	x24, x23, [sp, #384]
  407ce8:	ldp	x26, x25, [sp, #368]
  407cec:	ldp	x28, x27, [sp, #352]
  407cf0:	ldp	x29, x30, [sp, #336]
  407cf4:	add	sp, sp, #0x1b0
  407cf8:	ret
  407cfc:	stp	x29, x30, [sp, #-48]!
  407d00:	stp	x20, x19, [sp, #32]
  407d04:	mov	x19, x0
  407d08:	stp	xzr, xzr, [x0]
  407d0c:	str	xzr, [x0, #16]
  407d10:	mov	w0, #0x100                 	// #256
  407d14:	stp	x22, x21, [sp, #16]
  407d18:	mov	x29, sp
  407d1c:	mov	w21, w2
  407d20:	mov	x20, x1
  407d24:	bl	4018b0 <malloc@plt>
  407d28:	str	x0, [x19, #32]
  407d2c:	cbz	x0, 407de0 <error@@Base+0x6034>
  407d30:	mov	w8, #0xb2fc                	// #45820
  407d34:	mov	w9, #0x2c6                 	// #710
  407d38:	tst	w21, #0x1
  407d3c:	movk	w8, #0x3, lsl #16
  407d40:	movk	w9, #0x101, lsl #16
  407d44:	lsl	w10, w21, #21
  407d48:	csel	x8, x9, x8, eq  // eq = none
  407d4c:	and	w9, w10, #0x400000
  407d50:	orr	x22, x8, x9
  407d54:	tbnz	w21, #2, 407d64 <error@@Base+0x5fb8>
  407d58:	ldrb	w8, [x19, #56]
  407d5c:	and	w8, w8, #0x7f
  407d60:	b	407d7c <error@@Base+0x5fd0>
  407d64:	ldrb	w8, [x19, #56]
  407d68:	mov	w9, #0xb2be                	// #45758
  407d6c:	movk	w9, #0x143, lsl #16
  407d70:	and	x9, x22, x9
  407d74:	orr	x22, x9, #0x100
  407d78:	orr	w8, w8, #0xffffff80
  407d7c:	lsl	w9, w21, #1
  407d80:	strb	w8, [x19, #56]
  407d84:	and	w8, w8, #0xffffffef
  407d88:	and	w9, w9, #0x10
  407d8c:	orr	w8, w8, w9
  407d90:	mov	x0, x20
  407d94:	strb	w8, [x19, #56]
  407d98:	str	xzr, [x19, #40]
  407d9c:	bl	4017b0 <strlen@plt>
  407da0:	mov	x2, x0
  407da4:	mov	x0, x19
  407da8:	mov	x1, x20
  407dac:	mov	x3, x22
  407db0:	bl	4064d0 <error@@Base+0x4724>
  407db4:	cmp	w0, #0x10
  407db8:	mov	w8, #0x8                   	// #8
  407dbc:	csel	w20, w8, w0, eq  // eq = none
  407dc0:	cbnz	w20, 407de8 <error@@Base+0x603c>
  407dc4:	mov	x0, x19
  407dc8:	bl	40777c <error@@Base+0x59d0>
  407dcc:	mov	w0, w20
  407dd0:	ldp	x20, x19, [sp, #32]
  407dd4:	ldp	x22, x21, [sp, #16]
  407dd8:	ldp	x29, x30, [sp], #48
  407ddc:	ret
  407de0:	mov	w20, #0xc                   	// #12
  407de4:	b	407dcc <error@@Base+0x6020>
  407de8:	ldr	x0, [x19, #32]
  407dec:	bl	401aa0 <free@plt>
  407df0:	str	xzr, [x19, #32]
  407df4:	b	407dcc <error@@Base+0x6020>
  407df8:	stp	x29, x30, [sp, #-48]!
  407dfc:	cmp	w0, #0x11
  407e00:	stp	x22, x21, [sp, #16]
  407e04:	stp	x20, x19, [sp, #32]
  407e08:	mov	x29, sp
  407e0c:	b.cs	407e84 <error@@Base+0x60d8>  // b.hs, b.nlast
  407e10:	adrp	x8, 417000 <error@@Base+0x15254>
  407e14:	add	x8, x8, #0x810
  407e18:	ldr	x8, [x8, w0, uxtw #3]
  407e1c:	adrp	x9, 417000 <error@@Base+0x15254>
  407e20:	add	x9, x9, #0x68f
  407e24:	mov	x19, x2
  407e28:	add	x1, x9, x8
  407e2c:	mov	w2, #0x5                   	// #5
  407e30:	mov	x0, xzr
  407e34:	mov	x20, x3
  407e38:	bl	401b40 <dcgettext@plt>
  407e3c:	mov	x21, x0
  407e40:	bl	4017b0 <strlen@plt>
  407e44:	add	x22, x0, #0x1
  407e48:	cbz	x20, 407e64 <error@@Base+0x60b8>
  407e4c:	cmp	x22, x20
  407e50:	mov	x2, x22
  407e54:	b.hi	407e78 <error@@Base+0x60cc>  // b.pmore
  407e58:	mov	x0, x19
  407e5c:	mov	x1, x21
  407e60:	bl	401780 <memcpy@plt>
  407e64:	mov	x0, x22
  407e68:	ldp	x20, x19, [sp, #32]
  407e6c:	ldp	x22, x21, [sp, #16]
  407e70:	ldp	x29, x30, [sp], #48
  407e74:	ret
  407e78:	sub	x2, x20, #0x1
  407e7c:	strb	wzr, [x19, x2]
  407e80:	b	407e58 <error@@Base+0x60ac>
  407e84:	bl	4019f0 <abort@plt>
  407e88:	stp	x29, x30, [sp, #-32]!
  407e8c:	str	x19, [sp, #16]
  407e90:	mov	x19, x0
  407e94:	ldr	x0, [x0]
  407e98:	mov	x29, sp
  407e9c:	cbz	x0, 407ea4 <error@@Base+0x60f8>
  407ea0:	bl	407ecc <error@@Base+0x6120>
  407ea4:	ldr	x0, [x19, #32]
  407ea8:	stp	xzr, xzr, [x19]
  407eac:	bl	401aa0 <free@plt>
  407eb0:	ldr	x0, [x19, #40]
  407eb4:	str	xzr, [x19, #32]
  407eb8:	bl	401aa0 <free@plt>
  407ebc:	str	xzr, [x19, #40]
  407ec0:	ldr	x19, [sp, #16]
  407ec4:	ldp	x29, x30, [sp], #32
  407ec8:	ret
  407ecc:	stp	x29, x30, [sp, #-64]!
  407ed0:	stp	x24, x23, [sp, #16]
  407ed4:	stp	x22, x21, [sp, #32]
  407ed8:	stp	x20, x19, [sp, #48]
  407edc:	ldr	x8, [x0]
  407ee0:	mov	x19, x0
  407ee4:	mov	x29, sp
  407ee8:	cbz	x8, 407f70 <error@@Base+0x61c4>
  407eec:	ldr	x9, [x19, #16]
  407ef0:	cbz	x9, 407f70 <error@@Base+0x61c4>
  407ef4:	mov	w23, #0xff                  	// #255
  407ef8:	mov	x21, xzr
  407efc:	mov	w22, #0x1                   	// #1
  407f00:	movk	w23, #0x4, lsl #16
  407f04:	add	x9, x8, x21
  407f08:	ldr	w9, [x9, #8]
  407f0c:	and	w9, w9, w23
  407f10:	cmp	w9, #0x3
  407f14:	b.eq	407f48 <error@@Base+0x619c>  // b.none
  407f18:	cmp	w9, #0x6
  407f1c:	b.ne	407f54 <error@@Base+0x61a8>  // b.any
  407f20:	ldr	x20, [x8, x21]
  407f24:	ldr	x0, [x20]
  407f28:	bl	401aa0 <free@plt>
  407f2c:	ldr	x0, [x20, #8]
  407f30:	bl	401aa0 <free@plt>
  407f34:	ldr	x0, [x20, #16]
  407f38:	bl	401aa0 <free@plt>
  407f3c:	ldr	x0, [x20, #24]
  407f40:	bl	401aa0 <free@plt>
  407f44:	b	407f4c <error@@Base+0x61a0>
  407f48:	ldr	x20, [x8, x21]
  407f4c:	mov	x0, x20
  407f50:	bl	401aa0 <free@plt>
  407f54:	ldr	x8, [x19, #16]
  407f58:	cmp	x22, x8
  407f5c:	b.cs	407f70 <error@@Base+0x61c4>  // b.hs, b.nlast
  407f60:	ldr	x8, [x19]
  407f64:	add	x22, x22, #0x1
  407f68:	add	x21, x21, #0x10
  407f6c:	b	407f04 <error@@Base+0x6158>
  407f70:	ldr	x0, [x19, #24]
  407f74:	bl	401aa0 <free@plt>
  407f78:	ldr	x8, [x19, #16]
  407f7c:	cbz	x8, 407fd4 <error@@Base+0x6228>
  407f80:	mov	x20, xzr
  407f84:	mov	w21, #0x10                  	// #16
  407f88:	b	407fa0 <error@@Base+0x61f4>
  407f8c:	ldr	x8, [x19, #16]
  407f90:	add	x20, x20, #0x1
  407f94:	add	x21, x21, #0x18
  407f98:	cmp	x20, x8
  407f9c:	b.cs	407fd4 <error@@Base+0x6228>  // b.hs, b.nlast
  407fa0:	ldr	x8, [x19, #48]
  407fa4:	cbz	x8, 407fb0 <error@@Base+0x6204>
  407fa8:	ldr	x0, [x8, x21]
  407fac:	bl	401aa0 <free@plt>
  407fb0:	ldr	x8, [x19, #56]
  407fb4:	cbz	x8, 407fc0 <error@@Base+0x6214>
  407fb8:	ldr	x0, [x8, x21]
  407fbc:	bl	401aa0 <free@plt>
  407fc0:	ldr	x8, [x19, #40]
  407fc4:	cbz	x8, 407f8c <error@@Base+0x61e0>
  407fc8:	ldr	x0, [x8, x21]
  407fcc:	bl	401aa0 <free@plt>
  407fd0:	b	407f8c <error@@Base+0x61e0>
  407fd4:	ldr	x0, [x19, #40]
  407fd8:	bl	401aa0 <free@plt>
  407fdc:	ldr	x0, [x19, #48]
  407fe0:	bl	401aa0 <free@plt>
  407fe4:	ldr	x0, [x19, #56]
  407fe8:	bl	401aa0 <free@plt>
  407fec:	ldr	x0, [x19]
  407ff0:	bl	401aa0 <free@plt>
  407ff4:	ldr	x0, [x19, #64]
  407ff8:	cbz	x0, 40805c <error@@Base+0x62b0>
  407ffc:	mov	x20, xzr
  408000:	mov	w21, #0x18                  	// #24
  408004:	madd	x23, x20, x21, x0
  408008:	mov	x22, x23
  40800c:	ldr	x8, [x22], #16
  408010:	cmp	x8, #0x1
  408014:	b.lt	408038 <error@@Base+0x628c>  // b.tstop
  408018:	mov	x24, xzr
  40801c:	ldr	x8, [x22]
  408020:	ldr	x0, [x8, x24, lsl #3]
  408024:	bl	40af30 <error@@Base+0x9184>
  408028:	ldr	x8, [x23]
  40802c:	add	x24, x24, #0x1
  408030:	cmp	x24, x8
  408034:	b.lt	40801c <error@@Base+0x6270>  // b.tstop
  408038:	ldr	x0, [x22]
  40803c:	bl	401aa0 <free@plt>
  408040:	ldr	x8, [x19, #136]
  408044:	cmp	x20, x8
  408048:	b.cs	408058 <error@@Base+0x62ac>  // b.hs, b.nlast
  40804c:	ldr	x0, [x19, #64]
  408050:	add	x20, x20, #0x1
  408054:	b	408004 <error@@Base+0x6258>
  408058:	ldr	x0, [x19, #64]
  40805c:	bl	401aa0 <free@plt>
  408060:	ldr	x0, [x19, #120]
  408064:	adrp	x8, 417000 <error@@Base+0x15254>
  408068:	add	x8, x8, #0x898
  40806c:	cmp	x0, x8
  408070:	b.eq	408078 <error@@Base+0x62cc>  // b.none
  408074:	bl	401aa0 <free@plt>
  408078:	ldr	x0, [x19, #224]
  40807c:	bl	401aa0 <free@plt>
  408080:	mov	x0, x19
  408084:	ldp	x20, x19, [sp, #48]
  408088:	ldp	x22, x21, [sp, #32]
  40808c:	ldp	x24, x23, [sp, #16]
  408090:	ldp	x29, x30, [sp], #64
  408094:	b	401aa0 <free@plt>
  408098:	cmp	w4, #0x7
  40809c:	b.ls	4080a8 <error@@Base+0x62fc>  // b.plast
  4080a0:	mov	w0, #0x2                   	// #2
  4080a4:	ret
  4080a8:	sub	sp, sp, #0x50
  4080ac:	str	x23, [sp, #32]
  4080b0:	stp	x22, x21, [sp, #48]
  4080b4:	stp	x20, x19, [sp, #64]
  4080b8:	mov	w22, w4
  4080bc:	mov	x19, x3
  4080c0:	mov	x21, x2
  4080c4:	mov	x20, x1
  4080c8:	mov	x23, x0
  4080cc:	stp	x29, x30, [sp, #16]
  4080d0:	add	x29, sp, #0x10
  4080d4:	tbnz	w4, #2, 408110 <error@@Base+0x6364>
  4080d8:	mov	x0, x20
  4080dc:	bl	4017b0 <strlen@plt>
  4080e0:	mov	x2, x0
  4080e4:	mov	x3, xzr
  4080e8:	ldrb	w8, [x23, #56]
  4080ec:	tbz	w8, #4, 40811c <error@@Base+0x6370>
  4080f0:	str	w22, [sp]
  4080f4:	mov	x0, x23
  4080f8:	mov	x1, x20
  4080fc:	mov	x4, x2
  408100:	mov	x5, x2
  408104:	mov	x6, xzr
  408108:	mov	x7, xzr
  40810c:	b	408138 <error@@Base+0x638c>
  408110:	ldp	x3, x2, [x19]
  408114:	ldrb	w8, [x23, #56]
  408118:	tbnz	w8, #4, 4080f0 <error@@Base+0x6344>
  40811c:	mov	x0, x23
  408120:	mov	x1, x20
  408124:	mov	x4, x2
  408128:	mov	x5, x2
  40812c:	mov	x6, x21
  408130:	mov	x7, x19
  408134:	str	w22, [sp]
  408138:	bl	40815c <error@@Base+0x63b0>
  40813c:	ldp	x20, x19, [sp, #64]
  408140:	ldp	x22, x21, [sp, #48]
  408144:	ldr	x23, [sp, #32]
  408148:	ldp	x29, x30, [sp, #16]
  40814c:	cmp	w0, #0x0
  408150:	cset	w0, ne  // ne = any
  408154:	add	sp, sp, #0x50
  408158:	ret
  40815c:	stp	x29, x30, [sp, #-96]!
  408160:	stp	x28, x27, [sp, #16]
  408164:	stp	x26, x25, [sp, #32]
  408168:	stp	x24, x23, [sp, #48]
  40816c:	stp	x22, x21, [sp, #64]
  408170:	stp	x20, x19, [sp, #80]
  408174:	mov	x29, sp
  408178:	sub	sp, sp, #0x2a0
  40817c:	ldr	x24, [x0]
  408180:	movi	v0.2d, #0x0
  408184:	stp	q0, q0, [sp, #528]
  408188:	stp	q0, q0, [sp, #496]
  40818c:	stp	q0, q0, [sp, #464]
  408190:	stp	q0, q0, [sp, #432]
  408194:	stp	q0, q0, [sp, #400]
  408198:	stp	q0, q0, [sp, #368]
  40819c:	stp	q0, q0, [sp, #336]
  4081a0:	stp	q0, q0, [sp, #304]
  4081a4:	str	x24, [sp, #456]
  4081a8:	ldr	x8, [x0, #32]
  4081ac:	mov	x25, x7
  4081b0:	mov	x20, x5
  4081b4:	mov	x26, x3
  4081b8:	str	x2, [sp, #288]
  4081bc:	str	x1, [sp, #272]
  4081c0:	cbz	x8, 4081e0 <error@@Base+0x6434>
  4081c4:	ldrb	w9, [x0, #56]
  4081c8:	mov	w10, #0x9                   	// #9
  4081cc:	and	w9, w9, w10
  4081d0:	cmp	w9, #0x8
  4081d4:	ccmp	x26, x4, #0x4, eq  // eq = none
  4081d8:	csel	x21, x8, xzr, ne  // ne = any
  4081dc:	b	4081e4 <error@@Base+0x6438>
  4081e0:	mov	x21, xzr
  4081e4:	ldr	x8, [x0, #48]
  4081e8:	ldr	x9, [x0, #16]
  4081ec:	mvn	x10, x8
  4081f0:	add	x10, x10, x6
  4081f4:	cmp	x8, x6
  4081f8:	csel	x28, x10, xzr, cc  // cc = lo, ul, last
  4081fc:	cbz	x9, 40a6ec <error@@Base+0x8940>
  408200:	ldr	x10, [x24, #72]
  408204:	cbz	x10, 40a6ec <error@@Base+0x8940>
  408208:	ldr	x9, [x24, #80]
  40820c:	cbz	x9, 40a6ec <error@@Base+0x8940>
  408210:	ldr	x8, [x24, #88]
  408214:	cbz	x8, 40a6ec <error@@Base+0x8940>
  408218:	ldr	x11, [x24, #96]
  40821c:	cbz	x11, 40a6ec <error@@Base+0x8940>
  408220:	ldr	x10, [x10, #16]
  408224:	ldr	x22, [x0, #40]
  408228:	cbnz	x10, 408234 <error@@Base+0x6488>
  40822c:	ldr	x9, [x9, #16]
  408230:	cbz	x9, 40a6cc <error@@Base+0x8920>
  408234:	mov	x23, x4
  408238:	sub	x8, x6, x28
  40823c:	str	x8, [sp, #232]
  408240:	str	x6, [sp, #152]
  408244:	cbz	x8, 408250 <error@@Base+0x64a4>
  408248:	mov	w8, #0x1                   	// #1
  40824c:	b	40825c <error@@Base+0x64b0>
  408250:	ldr	x8, [x24, #152]
  408254:	cmp	x8, #0x0
  408258:	cset	w8, ne  // ne = any
  40825c:	str	w8, [sp, #188]
  408260:	ldr	x8, [x24, #16]
  408264:	ldrsw	x10, [x24, #180]
  408268:	ldr	x9, [x0, #24]
  40826c:	ldr	x13, [sp, #288]
  408270:	add	x12, x8, #0x1
  408274:	cmp	x12, x10
  408278:	ldr	x14, [sp, #272]
  40827c:	add	x11, x13, #0x1
  408280:	and	x12, x9, #0x400000
  408284:	ubfx	x9, x9, #22, #1
  408288:	csinc	x8, x10, x8, lt  // lt = tstop
  40828c:	strb	w9, [sp, #440]
  408290:	orr	x9, x22, x12
  408294:	cmp	x11, x8
  408298:	csinc	x27, x8, x13, ge  // ge = tcont
  40829c:	cmp	x9, #0x0
  4082a0:	cset	w19, ne  // ne = any
  4082a4:	str	x14, [sp, #304]
  4082a8:	stp	x13, x13, [sp, #384]
  4082ac:	str	x22, [sp, #424]
  4082b0:	str	w10, [sp, #448]
  4082b4:	strb	w19, [sp, #443]
  4082b8:	ldrb	w8, [x24, #176]
  4082bc:	cmp	w10, #0x2
  4082c0:	str	x0, [sp, #264]
  4082c4:	stp	x13, x13, [sp, #400]
  4082c8:	ubfx	w9, w8, #2, #1
  4082cc:	ubfx	w8, w8, #3, #1
  4082d0:	strb	w9, [sp, #441]
  4082d4:	strb	w8, [sp, #442]
  4082d8:	b.lt	4082f8 <error@@Base+0x654c>  // b.tstop
  4082dc:	lsr	x8, x27, #61
  4082e0:	cbnz	x8, 40a8a8 <error@@Base+0x8afc>
  4082e4:	lsl	x0, x27, #2
  4082e8:	bl	4018b0 <malloc@plt>
  4082ec:	cbz	x0, 40a8a8 <error@@Base+0x8afc>
  4082f0:	ldr	x14, [sp, #272]
  4082f4:	str	x0, [sp, #320]
  4082f8:	cbz	w19, 408318 <error@@Base+0x656c>
  4082fc:	mov	x0, x27
  408300:	bl	4018b0 <malloc@plt>
  408304:	cbz	x0, 40a8a8 <error@@Base+0x8afc>
  408308:	ldr	x14, [sp, #272]
  40830c:	mov	w8, wzr
  408310:	str	x0, [sp, #312]
  408314:	b	40831c <error@@Base+0x6570>
  408318:	mov	w8, #0x1                   	// #1
  40831c:	add	x9, x24, #0xb8
  408320:	stp	x28, x25, [sp, #160]
  408324:	str	x27, [sp, #368]
  408328:	str	x9, [sp, #432]
  40832c:	ldrb	w9, [x24, #176]
  408330:	ldr	w10, [x29, #96]
  408334:	ubfx	w9, w9, #4, #1
  408338:	str	w10, [sp, #284]
  40833c:	strb	w9, [sp, #446]
  408340:	cbz	w8, 40835c <error@@Base+0x65b0>
  408344:	str	x14, [sp, #312]
  408348:	ldr	w8, [x24, #180]
  40834c:	ldr	x25, [sp, #288]
  408350:	cmp	w8, #0x1
  408354:	csel	x8, xzr, x25, gt
  408358:	b	408364 <error@@Base+0x65b8>
  40835c:	ldr	x25, [sp, #288]
  408360:	mov	x8, xzr
  408364:	stp	x8, x8, [sp, #352]
  408368:	ldr	x8, [sp, #264]
  40836c:	stp	x20, x20, [sp, #400]
  408370:	ldr	w9, [sp, #284]
  408374:	ldrb	w8, [x8, #56]
  408378:	lsr	w8, w8, #7
  40837c:	strb	w8, [sp, #445]
  408380:	ldr	x20, [x24, #152]
  408384:	mov	x8, #0xffffffffffffffff    	// #-1
  408388:	str	w9, [sp, #464]
  40838c:	str	x8, [sp, #472]
  408390:	lsl	x19, x20, #1
  408394:	cmp	x20, #0x1
  408398:	b.lt	4083dc <error@@Base+0x6630>  // b.tstop
  40839c:	mov	x8, #0x6666666666666666    	// #7378697629483820646
  4083a0:	movk	x8, #0x666, lsl #48
  4083a4:	cmp	x19, x8
  4083a8:	b.hi	40a8a8 <error@@Base+0x8afc>  // b.pmore
  4083ac:	add	x8, x20, x20, lsl #2
  4083b0:	lsl	x0, x8, #4
  4083b4:	bl	4018b0 <malloc@plt>
  4083b8:	mov	x25, x0
  4083bc:	str	x0, [sp, #520]
  4083c0:	lsl	x0, x20, #4
  4083c4:	bl	4018b0 <malloc@plt>
  4083c8:	mov	w20, #0xc                   	// #12
  4083cc:	str	x0, [sp, #552]
  4083d0:	cbz	x25, 40a828 <error@@Base+0x8a7c>
  4083d4:	ldr	x25, [sp, #288]
  4083d8:	cbz	x0, 40a828 <error@@Base+0x8a7c>
  4083dc:	ldr	x9, [sp, #232]
  4083e0:	mov	w8, #0x1                   	// #1
  4083e4:	str	x19, [sp, #512]
  4083e8:	str	w8, [sp, #528]
  4083ec:	cmp	x9, #0x1
  4083f0:	str	x19, [sp, #544]
  4083f4:	b.hi	408408 <error@@Base+0x665c>  // b.pmore
  4083f8:	ldrb	w8, [x24, #176]
  4083fc:	tbnz	w8, #1, 408408 <error@@Base+0x665c>
  408400:	str	xzr, [sp, #488]
  408404:	b	408428 <error@@Base+0x667c>
  408408:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  40840c:	cmp	x27, x8
  408410:	b.hi	40a8a8 <error@@Base+0x8afc>  // b.pmore
  408414:	lsl	x8, x27, #3
  408418:	add	x0, x8, #0x8
  40841c:	bl	4018b0 <malloc@plt>
  408420:	str	x0, [sp, #488]
  408424:	cbz	x0, 40a8a8 <error@@Base+0x8afc>
  408428:	ldr	w9, [sp, #284]
  40842c:	mov	w10, #0x6                   	// #6
  408430:	stur	x26, [x29, #-112]
  408434:	add	x8, sp, #0x130
  408438:	tst	w9, #0x1
  40843c:	mov	w9, #0x4                   	// #4
  408440:	csel	w9, w10, w9, eq  // eq = none
  408444:	str	w9, [sp, #416]
  408448:	ldr	w10, [x24, #180]
  40844c:	cmp	x23, x26
  408450:	csel	x27, x23, x26, lt  // lt = tstop
  408454:	csel	x19, x26, x23, lt  // lt = tstop
  408458:	str	w10, [sp, #228]
  40845c:	cbz	x21, 408470 <error@@Base+0x66c4>
  408460:	cmp	w10, #0x1
  408464:	b.ne	408478 <error@@Base+0x66cc>  // b.any
  408468:	mov	w9, #0x4                   	// #4
  40846c:	b	408494 <error@@Base+0x66e8>
  408470:	mov	w9, #0x8                   	// #8
  408474:	b	4084ac <error@@Base+0x6700>
  408478:	ldr	x9, [sp, #264]
  40847c:	ldr	x9, [x9, #24]
  408480:	and	x9, x9, #0x400000
  408484:	orr	x9, x22, x9
  408488:	cmp	x9, #0x0
  40848c:	cset	w9, eq  // eq = none
  408490:	lsl	w9, w9, #2
  408494:	cmp	x23, x26
  408498:	cset	w10, ge  // ge = tcont
  40849c:	cmp	x22, #0x0
  4084a0:	cset	w11, ne  // ne = any
  4084a4:	bfi	w11, w10, #1, #1
  4084a8:	orr	w9, w11, w9
  4084ac:	add	x8, x8, #0x38
  4084b0:	str	x8, [sp, #144]
  4084b4:	add	x8, sp, #0x130
  4084b8:	cmp	x23, x26
  4084bc:	sub	x10, x29, #0x70
  4084c0:	add	x8, x8, #0xc0
  4084c4:	mov	x11, #0xffffffffffffffff    	// #-1
  4084c8:	str	x8, [sp, #208]
  4084cc:	csel	x8, xzr, x10, lt  // lt = tstop
  4084d0:	sub	x12, x29, #0x60
  4084d4:	sub	w23, w9, #0x4
  4084d8:	cneg	x9, x11, ge  // ge = tcont
  4084dc:	cmp	x8, #0x0
  4084e0:	str	x9, [sp, #296]
  4084e4:	add	x9, x12, #0x20
  4084e8:	str	x8, [sp, #192]
  4084ec:	cset	w8, ne  // ne = any
  4084f0:	str	x9, [sp, #176]
  4084f4:	str	w8, [sp, #204]
  4084f8:	stp	x27, x23, [sp, #240]
  4084fc:	cmp	w23, #0x4
  408500:	b.hi	40867c <error@@Base+0x68d0>  // b.pmore
  408504:	adrp	x10, 417000 <error@@Base+0x15254>
  408508:	add	x10, x10, #0x553
  40850c:	adr	x8, 40851c <error@@Base+0x6770>
  408510:	ldrb	w9, [x10, x23]
  408514:	add	x8, x8, x9, lsl #2
  408518:	br	x8
  40851c:	cmp	x26, x27
  408520:	b.lt	40a658 <error@@Base+0x88ac>  // b.tstop
  408524:	ldr	x9, [sp, #272]
  408528:	cmp	x26, x25
  40852c:	b.ge	40853c <error@@Base+0x6790>  // b.tcont
  408530:	ldrb	w8, [x9, x26]
  408534:	cbnz	x22, 408544 <error@@Base+0x6798>
  408538:	b	408548 <error@@Base+0x679c>
  40853c:	mov	w8, wzr
  408540:	cbz	x22, 408548 <error@@Base+0x679c>
  408544:	ldrb	w8, [x22, w8, uxtw]
  408548:	ldrb	w8, [x21, w8, uxtw]
  40854c:	cbnz	w8, 4085c4 <error@@Base+0x6818>
  408550:	cmp	x26, x27
  408554:	sub	x26, x26, #0x1
  408558:	stur	x26, [x29, #-112]
  40855c:	b.gt	408528 <error@@Base+0x677c>
  408560:	b	40a658 <error@@Base+0x88ac>
  408564:	cmp	x26, x19
  408568:	b.ge	4085bc <error@@Base+0x6810>  // b.tcont
  40856c:	ldr	x9, [sp, #272]
  408570:	ldrb	w8, [x9, x26]
  408574:	ldrb	w8, [x22, x8]
  408578:	ldrb	w8, [x21, x8]
  40857c:	cbnz	w8, 4085bc <error@@Base+0x6810>
  408580:	add	x26, x26, #0x1
  408584:	cmp	x26, x19
  408588:	stur	x26, [x29, #-112]
  40858c:	b.lt	408570 <error@@Base+0x67c4>  // b.tstop
  408590:	b	4085bc <error@@Base+0x6810>
  408594:	ldr	x9, [sp, #272]
  408598:	cmp	x26, x19
  40859c:	b.ge	4085bc <error@@Base+0x6810>  // b.tcont
  4085a0:	ldrb	w8, [x9, x26]
  4085a4:	ldrb	w8, [x21, x8]
  4085a8:	cbnz	w8, 4085bc <error@@Base+0x6810>
  4085ac:	add	x26, x26, #0x1
  4085b0:	cmp	x26, x19
  4085b4:	stur	x26, [x29, #-112]
  4085b8:	b.lt	4085a0 <error@@Base+0x67f4>  // b.tstop
  4085bc:	cmp	x26, x19
  4085c0:	b.eq	40879c <error@@Base+0x69f0>  // b.none
  4085c4:	ldr	w2, [sp, #284]
  4085c8:	add	x0, sp, #0x130
  4085cc:	mov	x1, x26
  4085d0:	bl	410834 <error@@Base+0xea88>
  4085d4:	cbnz	w0, 40a894 <error@@Base+0x8ae8>
  4085d8:	ldr	w8, [sp, #228]
  4085dc:	cmp	w8, #0x1
  4085e0:	b.eq	4085fc <error@@Base+0x6850>  // b.none
  4085e4:	ldr	x8, [sp, #352]
  4085e8:	cbz	x8, 4085fc <error@@Base+0x6850>
  4085ec:	ldr	x8, [sp, #320]
  4085f0:	ldr	w8, [x8]
  4085f4:	cmn	w8, #0x1
  4085f8:	b.eq	40a09c <error@@Base+0x82f0>  // b.none
  4085fc:	ldr	x8, [sp, #208]
  408600:	str	wzr, [sp, #528]
  408604:	stur	wzr, [x29, #-100]
  408608:	stp	xzr, xzr, [x8]
  40860c:	ldr	x20, [sp, #456]
  408610:	ldr	x15, [sp, #376]
  408614:	ldr	x26, [x20, #72]
  408618:	ldrsb	w8, [x26, #104]
  40861c:	tbnz	w8, #31, 408628 <error@@Base+0x687c>
  408620:	ldr	w28, [sp, #204]
  408624:	b	40880c <error@@Base+0x6a60>
  408628:	cmp	x15, #0x0
  40862c:	b.le	4087b0 <error@@Base+0x6a04>
  408630:	ldr	x9, [sp, #392]
  408634:	ldr	w28, [sp, #204]
  408638:	sub	x8, x15, #0x1
  40863c:	cmp	x9, x8
  408640:	b.eq	4087bc <error@@Base+0x6a10>  // b.none
  408644:	ldr	w9, [sp, #448]
  408648:	cmp	w9, #0x2
  40864c:	b.lt	408704 <error@@Base+0x6958>  // b.tstop
  408650:	ldr	x8, [sp, #320]
  408654:	mov	x9, x15
  408658:	sub	x8, x8, #0x4
  40865c:	ldr	w25, [x8, x9, lsl #2]
  408660:	cmn	w25, #0x1
  408664:	b.ne	408730 <error@@Base+0x6984>  // b.any
  408668:	sub	x9, x9, #0x1
  40866c:	cmp	x9, #0x0
  408670:	b.gt	40865c <error@@Base+0x68b0>
  408674:	ldr	w3, [sp, #416]
  408678:	b	408750 <error@@Base+0x69a4>
  40867c:	ldr	x8, [sp, #344]
  408680:	ldr	x10, [sp, #360]
  408684:	sub	x9, x26, x8
  408688:	cmp	x9, x10
  40868c:	b.cs	4086ac <error@@Base+0x6900>  // b.hs, b.nlast
  408690:	cmp	x26, x25
  408694:	b.ge	4086d4 <error@@Base+0x6928>  // b.tcont
  408698:	ldr	x10, [sp, #312]
  40869c:	ldrb	w9, [x10, x9]
  4086a0:	ldrb	w9, [x21, x9]
  4086a4:	cbz	w9, 4086e0 <error@@Base+0x6934>
  4086a8:	b	4085c4 <error@@Base+0x6818>
  4086ac:	ldr	w2, [sp, #284]
  4086b0:	add	x0, sp, #0x130
  4086b4:	mov	x1, x26
  4086b8:	bl	410834 <error@@Base+0xea88>
  4086bc:	cbnz	w0, 40a894 <error@@Base+0x8ae8>
  4086c0:	ldur	x26, [x29, #-112]
  4086c4:	ldr	x8, [sp, #344]
  4086c8:	sub	x9, x26, x8
  4086cc:	cmp	x26, x25
  4086d0:	b.lt	408698 <error@@Base+0x68ec>  // b.tstop
  4086d4:	mov	x9, xzr
  4086d8:	ldrb	w9, [x21, x9]
  4086dc:	cbnz	w9, 4085c4 <error@@Base+0x6818>
  4086e0:	ldr	x9, [sp, #296]
  4086e4:	mov	w20, #0x1                   	// #1
  4086e8:	add	x26, x26, x9
  4086ec:	cmp	x26, x27
  4086f0:	stur	x26, [x29, #-112]
  4086f4:	b.lt	40a828 <error@@Base+0x8a7c>  // b.tstop
  4086f8:	cmp	x26, x19
  4086fc:	b.le	408680 <error@@Base+0x68d4>
  408700:	b	40a828 <error@@Base+0x8a7c>
  408704:	ldr	x9, [sp, #312]
  408708:	ldr	x10, [sp, #432]
  40870c:	ldrb	w8, [x9, x8]
  408710:	lsr	x9, x8, #3
  408714:	and	x9, x9, #0x18
  408718:	ldr	x9, [x10, x9]
  40871c:	lsr	x9, x9, x8
  408720:	tbnz	w9, #0, 408808 <error@@Base+0x6a5c>
  408724:	cmp	w8, #0xa
  408728:	b.eq	408740 <error@@Base+0x6994>  // b.none
  40872c:	b	40880c <error@@Base+0x6a60>
  408730:	ldrb	w8, [sp, #446]
  408734:	cbnz	w8, 4087ec <error@@Base+0x6a40>
  408738:	cmp	w25, #0xa
  40873c:	b.ne	40880c <error@@Base+0x6a60>  // b.any
  408740:	ldrb	w8, [sp, #445]
  408744:	cmp	w8, #0x0
  408748:	cset	w8, ne  // ne = any
  40874c:	lsl	w3, w8, #1
  408750:	tbnz	w3, #0, 408808 <error@@Base+0x6a5c>
  408754:	cbz	w3, 40880c <error@@Base+0x6a60>
  408758:	tbz	w3, #1, 408768 <error@@Base+0x69bc>
  40875c:	tbz	w3, #2, 408768 <error@@Base+0x69bc>
  408760:	ldr	x26, [x20, #96]
  408764:	b	40880c <error@@Base+0x6a60>
  408768:	tbnz	w3, #1, 408794 <error@@Base+0x69e8>
  40876c:	ldr	x26, [x20, #72]
  408770:	tbz	w3, #2, 40880c <error@@Base+0x6a60>
  408774:	ldr	x2, [x26, #80]
  408778:	sub	x0, x29, #0x64
  40877c:	mov	x1, x20
  408780:	mov	x25, x15
  408784:	bl	4102c8 <error@@Base+0xe51c>
  408788:	mov	x15, x25
  40878c:	mov	x26, x0
  408790:	b	40880c <error@@Base+0x6a60>
  408794:	ldr	x26, [x20, #88]
  408798:	b	40880c <error@@Base+0x6a60>
  40879c:	cmp	x19, x25
  4087a0:	b.ge	4087d0 <error@@Base+0x6a24>  // b.tcont
  4087a4:	ldr	x8, [sp, #272]
  4087a8:	ldrb	w8, [x8, x19]
  4087ac:	b	4087d4 <error@@Base+0x6a28>
  4087b0:	ldr	w3, [sp, #416]
  4087b4:	ldr	w28, [sp, #204]
  4087b8:	b	408750 <error@@Base+0x69a4>
  4087bc:	ldr	w8, [sp, #464]
  4087c0:	mov	w9, #0xa                   	// #10
  4087c4:	and	w8, w8, #0x2
  4087c8:	eor	w3, w8, w9
  4087cc:	b	408750 <error@@Base+0x69a4>
  4087d0:	mov	w8, wzr
  4087d4:	cbz	x22, 4087dc <error@@Base+0x6a30>
  4087d8:	ldrb	w8, [x22, w8, uxtw]
  4087dc:	ldrb	w8, [x21, w8, uxtw]
  4087e0:	mov	x26, x19
  4087e4:	cbnz	w8, 4085c4 <error@@Base+0x6818>
  4087e8:	b	40a658 <error@@Base+0x88ac>
  4087ec:	mov	w0, w25
  4087f0:	str	x15, [sp, #112]
  4087f4:	bl	401b20 <iswalnum@plt>
  4087f8:	ldr	x15, [sp, #112]
  4087fc:	cmp	w25, #0x5f
  408800:	b.eq	408808 <error@@Base+0x6a5c>  // b.none
  408804:	cbz	w0, 408738 <error@@Base+0x698c>
  408808:	ldr	x26, [x20, #80]
  40880c:	cbz	x26, 40a89c <error@@Base+0x8af0>
  408810:	ldr	x8, [sp, #488]
  408814:	mov	w25, w28
  408818:	cbz	x8, 40882c <error@@Base+0x6a80>
  40881c:	str	x26, [x8, x15, lsl #3]
  408820:	ldr	x8, [x20, #152]
  408824:	mov	w25, w28
  408828:	cbnz	x8, 40a104 <error@@Base+0x8358>
  40882c:	ldrsb	w8, [x26, #104]
  408830:	tbnz	w8, #4, 40a0e8 <error@@Base+0x833c>
  408834:	str	xzr, [sp, #216]
  408838:	mov	x28, #0xffffffffffffffff    	// #-1
  40883c:	ldr	x9, [sp, #408]
  408840:	ldr	x8, [sp, #376]
  408844:	cmp	x9, x8
  408848:	b.le	408858 <error@@Base+0x6aac>
  40884c:	ldr	x9, [sp, #192]
  408850:	str	x9, [sp, #256]
  408854:	b	4088a0 <error@@Base+0x6af4>
  408858:	ldr	x8, [sp, #192]
  40885c:	str	x8, [sp, #256]
  408860:	ldr	x9, [sp, #256]
  408864:	cbnz	x9, 409dbc <error@@Base+0x8010>
  408868:	b	409dc8 <error@@Base+0x801c>
  40886c:	cbz	x12, 408888 <error@@Base+0x6adc>
  408870:	ldr	x28, [sp, #376]
  408874:	ldr	w8, [sp, #188]
  408878:	cbz	w8, 40a0c4 <error@@Base+0x8318>
  40887c:	mov	w8, #0x1                   	// #1
  408880:	str	xzr, [sp, #256]
  408884:	str	x8, [sp, #216]
  408888:	ldr	x9, [sp, #408]
  40888c:	ldr	x8, [sp, #376]
  408890:	and	w25, w25, w23
  408894:	ldr	x23, [sp, #248]
  408898:	cmp	x9, x8
  40889c:	b.le	409db4 <error@@Base+0x8008>
  4088a0:	ldr	x10, [sp, #368]
  4088a4:	ldr	x9, [sp, #392]
  4088a8:	add	x11, x8, #0x1
  4088ac:	mov	x12, x26
  4088b0:	cmp	x11, x10
  4088b4:	b.lt	4088c0 <error@@Base+0x6b14>  // b.tstop
  4088b8:	cmp	x10, x9
  4088bc:	b.lt	409b70 <error@@Base+0x7dc4>  // b.tstop
  4088c0:	ldr	x10, [sp, #352]
  4088c4:	cmp	x11, x10
  4088c8:	b.lt	4088d4 <error@@Base+0x6b28>  // b.tstop
  4088cc:	cmp	x10, x9
  4088d0:	b.lt	409b70 <error@@Base+0x7dc4>  // b.tstop
  4088d4:	ldrb	w8, [x12, #104]
  4088d8:	tbnz	w8, #5, 408b04 <error@@Base+0x6d58>
  4088dc:	ldr	x8, [sp, #376]
  4088e0:	ldr	x9, [sp, #312]
  4088e4:	mov	x27, x12
  4088e8:	add	x10, x8, #0x1
  4088ec:	str	x10, [sp, #376]
  4088f0:	ldrb	w26, [x9, x8]
  4088f4:	ldr	x0, [x27, #88]!
  4088f8:	cbz	x0, 408ec4 <error@@Base+0x7118>
  4088fc:	ldr	x26, [x0, x26, lsl #3]
  408900:	ldr	x27, [sp, #240]
  408904:	ldr	x8, [sp, #488]
  408908:	cbz	x8, 408938 <error@@Base+0x6b8c>
  40890c:	sub	x0, x29, #0x64
  408910:	add	x1, sp, #0x130
  408914:	mov	x2, x26
  408918:	mov	x23, x11
  40891c:	mov	x20, x15
  408920:	mov	x26, x12
  408924:	bl	4127e0 <error@@Base+0x10a34>
  408928:	mov	x12, x26
  40892c:	mov	x11, x23
  408930:	mov	x15, x20
  408934:	mov	x26, x0
  408938:	cbz	x26, 40899c <error@@Base+0x6bf0>
  40893c:	ldrsb	w8, [x26, #104]
  408940:	cmp	x12, x26
  408944:	cset	w23, eq  // eq = none
  408948:	tst	w25, w23
  40894c:	csel	x15, x11, x15, ne  // ne = any
  408950:	tbz	w8, #4, 408888 <error@@Base+0x6adc>
  408954:	tbz	w8, #31, 408870 <error@@Base+0x6ac4>
  408958:	ldr	x8, [sp, #376]
  40895c:	tbnz	x8, #63, 408994 <error@@Base+0x6be8>
  408960:	ldr	x9, [sp, #392]
  408964:	cmp	x9, x8
  408968:	b.eq	409c68 <error@@Base+0x7ebc>  // b.none
  40896c:	ldr	w9, [sp, #448]
  408970:	cmp	w9, #0x2
  408974:	b.lt	408a28 <error@@Base+0x6c7c>  // b.tstop
  408978:	ldr	x9, [sp, #320]
  40897c:	ldr	w20, [x9, x8, lsl #2]
  408980:	cmn	w20, #0x1
  408984:	b.ne	408a50 <error@@Base+0x6ca4>  // b.any
  408988:	cmp	x8, #0x0
  40898c:	sub	x8, x8, #0x1
  408990:	b.gt	40897c <error@@Base+0x6bd0>
  408994:	ldr	w8, [sp, #416]
  408998:	b	408a80 <error@@Base+0x6cd4>
  40899c:	ldur	w8, [x29, #-100]
  4089a0:	cbnz	w8, 40a8a8 <error@@Base+0x8afc>
  4089a4:	ldr	x8, [sp, #216]
  4089a8:	ldr	w9, [sp, #188]
  4089ac:	cmp	x8, #0x0
  4089b0:	cset	w8, ne  // ne = any
  4089b4:	bic	w8, w8, w9
  4089b8:	tbnz	w8, #0, 40a0d0 <error@@Base+0x8324>
  4089bc:	ldr	x10, [sp, #488]
  4089c0:	ldr	x23, [sp, #248]
  4089c4:	cbz	x10, 409db4 <error@@Base+0x8008>
  4089c8:	str	w25, [sp, #120]
  4089cc:	mov	x25, x11
  4089d0:	mov	x20, x15
  4089d4:	str	x12, [sp, #128]
  4089d8:	ldr	x8, [sp, #496]
  4089dc:	ldr	x9, [sp, #376]
  4089e0:	add	x10, x10, #0x8
  4089e4:	cmp	x9, x8
  4089e8:	b.ge	409db0 <error@@Base+0x8004>  // b.tcont
  4089ec:	add	x11, x9, #0x1
  4089f0:	str	x11, [sp, #376]
  4089f4:	ldr	x12, [x10, x9, lsl #3]
  4089f8:	mov	x9, x11
  4089fc:	cbz	x12, 4089e4 <error@@Base+0x6c38>
  408a00:	sub	x0, x29, #0x64
  408a04:	add	x1, sp, #0x130
  408a08:	mov	x2, xzr
  408a0c:	bl	4127e0 <error@@Base+0x10a34>
  408a10:	mov	x26, x0
  408a14:	cbnz	x0, 408aec <error@@Base+0x6d40>
  408a18:	ldur	w8, [x29, #-100]
  408a1c:	cbnz	w8, 408aec <error@@Base+0x6d40>
  408a20:	ldr	x10, [sp, #488]
  408a24:	b	4089d8 <error@@Base+0x6c2c>
  408a28:	ldr	x9, [sp, #312]
  408a2c:	ldr	x10, [sp, #432]
  408a30:	ldrb	w8, [x9, x8]
  408a34:	lsr	x9, x8, #3
  408a38:	and	x9, x9, #0x18
  408a3c:	ldr	x9, [x10, x9]
  408a40:	lsr	x9, x9, x8
  408a44:	tbz	w9, #0, 408a74 <error@@Base+0x6cc8>
  408a48:	mov	w8, #0x1                   	// #1
  408a4c:	b	408a80 <error@@Base+0x6cd4>
  408a50:	ldrb	w8, [sp, #446]
  408a54:	cbnz	w8, 409c9c <error@@Base+0x7ef0>
  408a58:	cmp	w20, #0xa
  408a5c:	b.ne	408a7c <error@@Base+0x6cd0>  // b.any
  408a60:	ldrb	w8, [sp, #445]
  408a64:	cmp	w8, #0x0
  408a68:	cset	w8, ne  // ne = any
  408a6c:	lsl	w8, w8, #1
  408a70:	b	408a80 <error@@Base+0x6cd4>
  408a74:	cmp	w8, #0xa
  408a78:	b.eq	408a60 <error@@Base+0x6cb4>  // b.none
  408a7c:	mov	w8, wzr
  408a80:	ldr	x9, [x26, #16]
  408a84:	cmp	x9, #0x1
  408a88:	b.lt	408888 <error@@Base+0x6adc>  // b.tstop
  408a8c:	ldr	x11, [sp, #456]
  408a90:	ldr	x10, [x26, #24]
  408a94:	ldr	x11, [x11]
  408a98:	b	408aa8 <error@@Base+0x6cfc>
  408a9c:	subs	x9, x9, #0x1
  408aa0:	add	x10, x10, #0x8
  408aa4:	b.eq	408888 <error@@Base+0x6adc>  // b.none
  408aa8:	ldr	x12, [x10]
  408aac:	add	x13, x11, x12, lsl #4
  408ab0:	ldr	w13, [x13, #8]
  408ab4:	and	w14, w13, #0xff
  408ab8:	cmp	w14, #0x2
  408abc:	b.ne	408a9c <error@@Base+0x6cf0>  // b.any
  408ac0:	tst	w13, #0x3ff00
  408ac4:	b.eq	40886c <error@@Base+0x6ac0>  // b.none
  408ac8:	tbnz	w8, #0, 408ad0 <error@@Base+0x6d24>
  408acc:	tbnz	w13, #10, 408a9c <error@@Base+0x6cf0>
  408ad0:	tbz	w8, #0, 408ad8 <error@@Base+0x6d2c>
  408ad4:	tbnz	w13, #11, 408a9c <error@@Base+0x6cf0>
  408ad8:	tbnz	w8, #1, 408ae0 <error@@Base+0x6d34>
  408adc:	tbnz	w13, #13, 408a9c <error@@Base+0x6cf0>
  408ae0:	tbnz	w8, #3, 40886c <error@@Base+0x6ac0>
  408ae4:	tbnz	w13, #15, 408a9c <error@@Base+0x6cf0>
  408ae8:	b	40886c <error@@Base+0x6ac0>
  408aec:	mov	x11, x25
  408af0:	ldr	w25, [sp, #120]
  408af4:	ldr	x12, [sp, #128]
  408af8:	mov	x15, x20
  408afc:	cbnz	x26, 40893c <error@@Base+0x6b90>
  408b00:	b	40a0d0 <error@@Base+0x8324>
  408b04:	ldr	x8, [x12, #16]
  408b08:	str	x24, [sp, #136]
  408b0c:	cmp	x8, #0x1
  408b10:	b.lt	409bf4 <error@@Base+0x7e48>  // b.tstop
  408b14:	ldr	x13, [sp, #456]
  408b18:	mov	x23, xzr
  408b1c:	str	x11, [sp, #104]
  408b20:	str	x12, [sp, #128]
  408b24:	stp	x15, x13, [sp, #112]
  408b28:	b	408b3c <error@@Base+0x6d90>
  408b2c:	ldr	x8, [x12, #16]
  408b30:	add	x23, x23, #0x1
  408b34:	cmp	x23, x8
  408b38:	b.ge	409bf4 <error@@Base+0x7e48>  // b.tcont
  408b3c:	ldr	x8, [x12, #24]
  408b40:	ldr	x20, [x8, x23, lsl #3]
  408b44:	ldr	x8, [x13]
  408b48:	add	x8, x8, x20, lsl #4
  408b4c:	ldr	w24, [x8, #8]
  408b50:	tbz	w24, #20, 408b2c <error@@Base+0x6d80>
  408b54:	tst	w24, #0x3ff00
  408b58:	b.eq	408c30 <error@@Base+0x6e84>  // b.none
  408b5c:	ldr	x8, [sp, #376]
  408b60:	tbnz	x8, #63, 408b98 <error@@Base+0x6dec>
  408b64:	ldr	x9, [sp, #392]
  408b68:	cmp	x9, x8
  408b6c:	b.eq	408e18 <error@@Base+0x706c>  // b.none
  408b70:	ldr	w9, [sp, #448]
  408b74:	cmp	w9, #0x2
  408b78:	b.lt	408ba0 <error@@Base+0x6df4>  // b.tstop
  408b7c:	ldr	x9, [sp, #320]
  408b80:	ldr	w26, [x9, x8, lsl #2]
  408b84:	cmn	w26, #0x1
  408b88:	b.ne	408bcc <error@@Base+0x6e20>  // b.any
  408b8c:	cmp	x8, #0x0
  408b90:	sub	x8, x8, #0x1
  408b94:	b.gt	408b80 <error@@Base+0x6dd4>
  408b98:	ldr	w8, [sp, #416]
  408b9c:	b	408bfc <error@@Base+0x6e50>
  408ba0:	ldr	x9, [sp, #312]
  408ba4:	ldr	x10, [sp, #432]
  408ba8:	ldrb	w8, [x9, x8]
  408bac:	lsr	x9, x8, #3
  408bb0:	and	x9, x9, #0x18
  408bb4:	ldr	x9, [x10, x9]
  408bb8:	lsr	x9, x9, x8
  408bbc:	tbz	w9, #0, 408bf0 <error@@Base+0x6e44>
  408bc0:	mov	w9, wzr
  408bc4:	mov	w8, #0x1                   	// #1
  408bc8:	b	408c0c <error@@Base+0x6e60>
  408bcc:	ldrb	w8, [sp, #446]
  408bd0:	cbnz	w8, 408e4c <error@@Base+0x70a0>
  408bd4:	cmp	w26, #0xa
  408bd8:	b.ne	408bf8 <error@@Base+0x6e4c>  // b.any
  408bdc:	ldrb	w8, [sp, #445]
  408be0:	cmp	w8, #0x0
  408be4:	cset	w8, ne  // ne = any
  408be8:	lsl	w8, w8, #1
  408bec:	b	408bfc <error@@Base+0x6e50>
  408bf0:	cmp	w8, #0xa
  408bf4:	b.eq	408bdc <error@@Base+0x6e30>  // b.none
  408bf8:	mov	w8, wzr
  408bfc:	tst	w8, #0x1
  408c00:	cset	w9, eq  // eq = none
  408c04:	tbz	w24, #10, 408c0c <error@@Base+0x6e60>
  408c08:	tbz	w8, #0, 408b2c <error@@Base+0x6d80>
  408c0c:	ldr	x10, [x13]
  408c10:	add	x10, x10, x20, lsl #4
  408c14:	ldr	w10, [x10, #8]
  408c18:	tbnz	w9, #0, 408c20 <error@@Base+0x6e74>
  408c1c:	tbnz	w10, #11, 408b2c <error@@Base+0x6d80>
  408c20:	tbnz	w8, #1, 408c28 <error@@Base+0x6e7c>
  408c24:	tbnz	w10, #13, 408b2c <error@@Base+0x6d80>
  408c28:	tbnz	w8, #3, 408c30 <error@@Base+0x6e84>
  408c2c:	tbnz	w10, #15, 408b2c <error@@Base+0x6d80>
  408c30:	ldr	x3, [sp, #376]
  408c34:	add	x2, sp, #0x130
  408c38:	mov	x0, x13
  408c3c:	mov	x1, x20
  408c40:	bl	413fd4 <error@@Base+0x12228>
  408c44:	ldp	x13, x12, [sp, #120]
  408c48:	ldp	x11, x15, [sp, #104]
  408c4c:	cbz	w0, 408b2c <error@@Base+0x6d80>
  408c50:	ldr	w10, [sp, #528]
  408c54:	ldp	x9, x26, [sp, #368]
  408c58:	ldr	x24, [sp, #496]
  408c5c:	ldr	x8, [sp, #392]
  408c60:	sxtw	x11, w0
  408c64:	add	x27, x26, x11
  408c68:	cmp	w10, w0
  408c6c:	csel	w10, w0, w10, lt  // lt = tstop
  408c70:	cmp	x9, x27
  408c74:	str	x11, [sp, #96]
  408c78:	str	w10, [sp, #528]
  408c7c:	b.gt	408c88 <error@@Base+0x6edc>
  408c80:	cmp	x9, x8
  408c84:	b.lt	408c9c <error@@Base+0x6ef0>  // b.tstop
  408c88:	ldr	x9, [sp, #352]
  408c8c:	cmp	x9, x27
  408c90:	b.gt	408cb0 <error@@Base+0x6f04>
  408c94:	cmp	x9, x8
  408c98:	b.ge	408cb0 <error@@Base+0x6f04>  // b.tcont
  408c9c:	add	w1, w27, #0x1
  408ca0:	add	x0, sp, #0x130
  408ca4:	bl	412600 <error@@Base+0x10854>
  408ca8:	ldr	x13, [sp, #120]
  408cac:	cbnz	w0, 409c7c <error@@Base+0x7ed0>
  408cb0:	subs	x8, x27, x24
  408cb4:	b.le	408cd8 <error@@Base+0x6f2c>
  408cb8:	ldr	x9, [sp, #488]
  408cbc:	lsl	x2, x8, #3
  408cc0:	mov	w1, wzr
  408cc4:	add	x9, x9, x24, lsl #3
  408cc8:	add	x0, x9, #0x8
  408ccc:	bl	401920 <memset@plt>
  408cd0:	ldr	x13, [sp, #120]
  408cd4:	str	x27, [sp, #496]
  408cd8:	stur	wzr, [x29, #-40]
  408cdc:	ldr	x8, [x13, #24]
  408ce0:	ldr	x9, [sp, #488]
  408ce4:	ldr	x10, [x13, #48]
  408ce8:	ldr	x8, [x8, x20, lsl #3]
  408cec:	ldr	x20, [x9, x27, lsl #3]
  408cf0:	mov	w9, #0x18                  	// #24
  408cf4:	madd	x2, x8, x9, x10
  408cf8:	cbz	x20, 408d14 <error@@Base+0x6f68>
  408cfc:	ldr	x1, [x20, #80]
  408d00:	sub	x0, x29, #0x60
  408d04:	bl	4129e8 <error@@Base+0x10c3c>
  408d08:	stur	w0, [x29, #-40]
  408d0c:	cbz	w0, 408d24 <error@@Base+0x6f78>
  408d10:	b	409c80 <error@@Base+0x7ed4>
  408d14:	ldr	x8, [x2, #16]
  408d18:	ldr	q0, [x2]
  408d1c:	stur	x8, [x29, #-80]
  408d20:	stur	q0, [x29, #-96]
  408d24:	cmp	x27, #0x0
  408d28:	b.le	408e2c <error@@Base+0x7080>
  408d2c:	ldr	x9, [sp, #392]
  408d30:	ldr	x1, [sp, #120]
  408d34:	sub	x8, x27, #0x1
  408d38:	cmp	x9, x8
  408d3c:	b.eq	408e38 <error@@Base+0x708c>  // b.none
  408d40:	ldr	w9, [sp, #448]
  408d44:	cmp	w9, #0x2
  408d48:	b.lt	408d7c <error@@Base+0x6fd0>  // b.tstop
  408d4c:	ldr	x9, [sp, #320]
  408d50:	ldr	x8, [sp, #96]
  408d54:	sub	x9, x9, #0x4
  408d58:	add	x8, x26, x8
  408d5c:	ldr	w26, [x9, x8, lsl #2]
  408d60:	cmn	w26, #0x1
  408d64:	b.ne	408da4 <error@@Base+0x6ff8>  // b.any
  408d68:	sub	x8, x8, #0x1
  408d6c:	cmp	x8, #0x0
  408d70:	b.gt	408d5c <error@@Base+0x6fb0>
  408d74:	ldr	w3, [sp, #416]
  408d78:	b	408dd4 <error@@Base+0x7028>
  408d7c:	ldr	x9, [sp, #312]
  408d80:	ldr	x10, [sp, #432]
  408d84:	ldrb	w8, [x9, x8]
  408d88:	lsr	x9, x8, #3
  408d8c:	and	x9, x9, #0x18
  408d90:	ldr	x9, [x10, x9]
  408d94:	lsr	x9, x9, x8
  408d98:	tbz	w9, #0, 408dc8 <error@@Base+0x701c>
  408d9c:	mov	w3, #0x1                   	// #1
  408da0:	b	408dd4 <error@@Base+0x7028>
  408da4:	ldrb	w8, [sp, #446]
  408da8:	cbnz	w8, 408e90 <error@@Base+0x70e4>
  408dac:	cmp	w26, #0xa
  408db0:	b.ne	408dd0 <error@@Base+0x7024>  // b.any
  408db4:	ldrb	w8, [sp, #445]
  408db8:	cmp	w8, #0x0
  408dbc:	cset	w8, ne  // ne = any
  408dc0:	lsl	w3, w8, #1
  408dc4:	b	408dd4 <error@@Base+0x7028>
  408dc8:	cmp	w8, #0xa
  408dcc:	b.eq	408db4 <error@@Base+0x7008>  // b.none
  408dd0:	mov	w3, wzr
  408dd4:	sub	x0, x29, #0x28
  408dd8:	sub	x2, x29, #0x60
  408ddc:	bl	4102c8 <error@@Base+0xe51c>
  408de0:	ldr	x8, [sp, #488]
  408de4:	str	x0, [x8, x27, lsl #3]
  408de8:	cbz	x20, 408df4 <error@@Base+0x7048>
  408dec:	ldur	x0, [x29, #-80]
  408df0:	bl	401aa0 <free@plt>
  408df4:	ldr	x8, [sp, #488]
  408df8:	ldp	x11, x15, [sp, #104]
  408dfc:	ldp	x13, x12, [sp, #120]
  408e00:	ldr	x8, [x8, x27, lsl #3]
  408e04:	ldr	x27, [sp, #240]
  408e08:	cbnz	x8, 408b2c <error@@Base+0x6d80>
  408e0c:	ldur	w0, [x29, #-40]
  408e10:	cbz	w0, 408b2c <error@@Base+0x6d80>
  408e14:	b	409c8c <error@@Base+0x7ee0>
  408e18:	ldr	w8, [sp, #464]
  408e1c:	mov	w9, #0xa                   	// #10
  408e20:	and	w8, w8, #0x2
  408e24:	eor	w8, w8, w9
  408e28:	b	408bfc <error@@Base+0x6e50>
  408e2c:	ldr	w3, [sp, #416]
  408e30:	ldr	x1, [sp, #120]
  408e34:	b	408dd4 <error@@Base+0x7028>
  408e38:	ldr	w8, [sp, #464]
  408e3c:	mov	w9, #0xa                   	// #10
  408e40:	and	w8, w8, #0x2
  408e44:	eor	w3, w8, w9
  408e48:	b	408dd4 <error@@Base+0x7028>
  408e4c:	mov	w0, w26
  408e50:	str	x20, [sp, #96]
  408e54:	mov	w27, w25
  408e58:	mov	x25, x11
  408e5c:	mov	x20, x15
  408e60:	bl	401b20 <iswalnum@plt>
  408e64:	mov	w9, wzr
  408e68:	cmp	w26, #0x5f
  408e6c:	mov	w8, #0x1                   	// #1
  408e70:	mov	x15, x20
  408e74:	mov	x11, x25
  408e78:	mov	w25, w27
  408e7c:	b.eq	408eb0 <error@@Base+0x7104>  // b.none
  408e80:	ldp	x13, x12, [sp, #120]
  408e84:	ldr	x20, [sp, #96]
  408e88:	cbz	w0, 408bd4 <error@@Base+0x6e28>
  408e8c:	b	408c0c <error@@Base+0x6e60>
  408e90:	mov	w0, w26
  408e94:	bl	401b20 <iswalnum@plt>
  408e98:	cmp	w26, #0x5f
  408e9c:	mov	w3, #0x1                   	// #1
  408ea0:	b.eq	408ebc <error@@Base+0x7110>  // b.none
  408ea4:	ldr	x1, [sp, #120]
  408ea8:	cbz	w0, 408dac <error@@Base+0x7000>
  408eac:	b	408dd4 <error@@Base+0x7028>
  408eb0:	ldp	x13, x12, [sp, #120]
  408eb4:	ldr	x20, [sp, #96]
  408eb8:	b	408c0c <error@@Base+0x6e60>
  408ebc:	ldr	x1, [sp, #120]
  408ec0:	b	408dd4 <error@@Base+0x7028>
  408ec4:	ldr	x23, [x12, #96]
  408ec8:	cbnz	x23, 409ba0 <error@@Base+0x7df4>
  408ecc:	ldr	x8, [sp, #456]
  408ed0:	mov	w0, #0x3800                	// #14336
  408ed4:	stp	x12, x24, [sp, #128]
  408ed8:	stp	x19, x22, [sp]
  408edc:	str	w25, [sp, #120]
  408ee0:	stp	x11, x15, [sp, #104]
  408ee4:	str	x8, [sp, #72]
  408ee8:	bl	4018b0 <malloc@plt>
  408eec:	str	x0, [sp, #40]
  408ef0:	cbz	x0, 409d6c <error@@Base+0x7fc0>
  408ef4:	stp	xzr, xzr, [x27]
  408ef8:	ldr	x8, [sp, #128]
  408efc:	movi	v0.2d, #0x0
  408f00:	stp	q0, q0, [x29, #-96]
  408f04:	ldr	x8, [x8, #16]
  408f08:	cmp	x8, #0x1
  408f0c:	b.lt	409868 <error@@Base+0x7abc>  // b.tstop
  408f10:	ldr	x9, [sp, #40]
  408f14:	mov	w8, #0x1800                	// #6144
  408f18:	str	xzr, [sp, #48]
  408f1c:	str	xzr, [sp, #96]
  408f20:	add	x8, x9, x8
  408f24:	str	x8, [sp, #24]
  408f28:	b	408f60 <error@@Base+0x71b4>
  408f2c:	ldr	x8, [sp, #64]
  408f30:	str	x24, [x0]
  408f34:	add	x8, x8, #0x1
  408f38:	str	x8, [sp, #96]
  408f3c:	movi	v0.2d, #0x0
  408f40:	stp	q0, q0, [x29, #-96]
  408f44:	ldr	x8, [sp, #128]
  408f48:	ldr	x9, [sp, #48]
  408f4c:	ldr	x8, [x8, #16]
  408f50:	add	x9, x9, #0x1
  408f54:	str	x9, [sp, #48]
  408f58:	cmp	x9, x8
  408f5c:	b.ge	40944c <error@@Base+0x76a0>  // b.tcont
  408f60:	ldr	x8, [sp, #128]
  408f64:	ldr	x10, [sp, #48]
  408f68:	ldr	x9, [x8, #24]
  408f6c:	ldr	x8, [sp, #72]
  408f70:	ldr	x9, [x9, x10, lsl #3]
  408f74:	ldr	x8, [x8]
  408f78:	add	x8, x8, x9, lsl #4
  408f7c:	str	x8, [sp, #32]
  408f80:	ldr	w9, [x8, #8]!
  408f84:	and	w10, w9, #0xff
  408f88:	cmp	w10, #0x1
  408f8c:	str	w10, [sp, #56]
  408f90:	b.ne	409048 <error@@Base+0x729c>  // b.any
  408f94:	ldr	x10, [sp, #32]
  408f98:	sub	x13, x29, #0x60
  408f9c:	mov	w14, #0x1                   	// #1
  408fa0:	ldrb	w10, [x10]
  408fa4:	lsr	x11, x10, #3
  408fa8:	and	x11, x11, #0x18
  408fac:	ldr	x12, [x13, x11]
  408fb0:	lsl	x10, x14, x10
  408fb4:	orr	x10, x10, x12
  408fb8:	str	x10, [x13, x11]
  408fbc:	and	w10, w9, #0x3ff00
  408fc0:	cbz	w10, 409224 <error@@Base+0x7478>
  408fc4:	tbz	w9, #13, 408fe0 <error@@Base+0x7234>
  408fc8:	ldur	x10, [x29, #-96]
  408fcc:	movi	v0.2d, #0x0
  408fd0:	stp	q0, q0, [x29, #-96]
  408fd4:	tbz	w10, #10, 408f44 <error@@Base+0x7198>
  408fd8:	mov	w10, #0x400                 	// #1024
  408fdc:	stur	x10, [x29, #-96]
  408fe0:	tbnz	w9, #15, 408f3c <error@@Base+0x7190>
  408fe4:	tbz	w9, #10, 409180 <error@@Base+0x73d4>
  408fe8:	ldr	w10, [sp, #56]
  408fec:	cmp	w10, #0x1
  408ff0:	b.ne	408ffc <error@@Base+0x7250>  // b.any
  408ff4:	ldrb	w10, [x8, #2]
  408ff8:	tbz	w10, #6, 408f3c <error@@Base+0x7190>
  408ffc:	ldr	x10, [sp, #72]
  409000:	ldr	w10, [x10, #180]
  409004:	cmp	w10, #0x1
  409008:	b.le	409140 <error@@Base+0x7394>
  40900c:	ldr	x10, [sp, #72]
  409010:	ldp	q2, q3, [x29, #-96]
  409014:	ldr	x11, [x10, #120]
  409018:	ldur	q0, [x10, #184]
  40901c:	ldr	q1, [x11]
  409020:	orn	v0.16b, v0.16b, v1.16b
  409024:	and	v0.16b, v2.16b, v0.16b
  409028:	stur	q0, [x29, #-96]
  40902c:	ldur	q1, [x10, #200]
  409030:	ldr	q2, [x11, #16]
  409034:	mov	x10, v0.d[1]
  409038:	fmov	x11, d0
  40903c:	orn	v0.16b, v1.16b, v2.16b
  409040:	and	v0.16b, v3.16b, v0.16b
  409044:	b	409164 <error@@Base+0x73b8>
  409048:	ldr	w10, [sp, #56]
  40904c:	cmp	w10, #0x7
  409050:	b.eq	4090cc <error@@Base+0x7320>  // b.none
  409054:	ldr	w10, [sp, #56]
  409058:	cmp	w10, #0x5
  40905c:	b.eq	409094 <error@@Base+0x72e8>  // b.none
  409060:	ldr	w10, [sp, #56]
  409064:	cmp	w10, #0x3
  409068:	b.ne	408f44 <error@@Base+0x7198>  // b.any
  40906c:	ldr	x10, [sp, #32]
  409070:	ldp	q1, q2, [x29, #-96]
  409074:	ldr	x10, [x10]
  409078:	ldr	q0, [x10]
  40907c:	orr	v0.16b, v1.16b, v0.16b
  409080:	stur	q0, [x29, #-96]
  409084:	ldr	q0, [x10, #16]
  409088:	orr	v0.16b, v2.16b, v0.16b
  40908c:	stur	q0, [x29, #-80]
  409090:	b	408fbc <error@@Base+0x7210>
  409094:	ldr	x10, [sp, #72]
  409098:	ldr	w10, [x10, #180]
  40909c:	cmp	w10, #0x2
  4090a0:	b.lt	409104 <error@@Base+0x7358>  // b.tstop
  4090a4:	ldr	x10, [sp, #72]
  4090a8:	ldp	q1, q2, [x29, #-96]
  4090ac:	ldr	x10, [x10, #120]
  4090b0:	ldr	q0, [x10]
  4090b4:	orr	v0.16b, v1.16b, v0.16b
  4090b8:	ldr	q1, [x10, #16]
  4090bc:	fmov	x11, d0
  4090c0:	orr	v1.16b, v2.16b, v1.16b
  4090c4:	stp	q0, q1, [x29, #-96]
  4090c8:	b	409110 <error@@Base+0x7364>
  4090cc:	mov	x10, #0xffffffffffffffff    	// #-1
  4090d0:	stp	x10, x10, [x29, #-96]
  4090d4:	ldr	x10, [sp, #72]
  4090d8:	ldr	x10, [x10, #216]
  4090dc:	tbz	w10, #6, 4090e4 <error@@Base+0x7338>
  4090e0:	tbz	w10, #7, 408fbc <error@@Base+0x7210>
  4090e4:	tst	x10, #0x40
  4090e8:	mov	x11, #0xfffffffffffffffe    	// #-2
  4090ec:	mov	x12, #0xfffffffffffffbfe    	// #-1026
  4090f0:	csel	x11, x12, x11, eq  // eq = none
  4090f4:	tst	x10, #0x80
  4090f8:	mov	x10, #0xfffffffffffffbff    	// #-1025
  4090fc:	csel	x10, x10, x11, eq  // eq = none
  409100:	b	409138 <error@@Base+0x738c>
  409104:	movi	v0.2d, #0xffffffffffffffff
  409108:	mov	x11, #0xffffffffffffffff    	// #-1
  40910c:	stp	q0, q0, [x29, #-96]
  409110:	ldr	x10, [sp, #72]
  409114:	and	x12, x11, #0xfffffffffffffbff
  409118:	ldr	x10, [x10, #216]
  40911c:	tst	x10, #0x40
  409120:	csel	x11, x12, x11, eq  // eq = none
  409124:	tbz	w10, #6, 40912c <error@@Base+0x7380>
  409128:	tbz	w10, #7, 408fbc <error@@Base+0x7210>
  40912c:	and	x12, x11, #0xfffffffffffffffe
  409130:	tst	x10, #0x80
  409134:	csel	x10, x11, x12, eq  // eq = none
  409138:	stur	x10, [x29, #-96]
  40913c:	b	408fbc <error@@Base+0x7210>
  409140:	ldr	x10, [sp, #72]
  409144:	ldp	q1, q2, [x29, #-96]
  409148:	ldur	q0, [x10, #184]
  40914c:	and	v0.16b, v1.16b, v0.16b
  409150:	stur	q0, [x29, #-96]
  409154:	ldur	q1, [x10, #200]
  409158:	mov	x10, v0.d[1]
  40915c:	fmov	x11, d0
  409160:	and	v0.16b, v2.16b, v1.16b
  409164:	orr	x10, x10, x11
  409168:	fmov	x11, d0
  40916c:	orr	x10, x10, x11
  409170:	mov	x11, v0.d[1]
  409174:	orr	x10, x10, x11
  409178:	stur	q0, [x29, #-80]
  40917c:	cbz	x10, 408f44 <error@@Base+0x7198>
  409180:	tbz	w9, #11, 409224 <error@@Base+0x7478>
  409184:	ldr	w9, [sp, #56]
  409188:	cmp	w9, #0x1
  40918c:	b.ne	409198 <error@@Base+0x73ec>  // b.any
  409190:	ldrb	w8, [x8, #2]
  409194:	tbnz	w8, #6, 408f3c <error@@Base+0x7190>
  409198:	ldr	x8, [sp, #72]
  40919c:	ldr	w8, [x8, #180]
  4091a0:	cmp	w8, #0x1
  4091a4:	b.le	4091e4 <error@@Base+0x7438>
  4091a8:	ldr	x8, [sp, #72]
  4091ac:	ldp	q2, q3, [x29, #-96]
  4091b0:	ldr	x9, [x8, #120]
  4091b4:	ldur	q0, [x8, #184]
  4091b8:	ldr	q1, [x9]
  4091bc:	and	v0.16b, v1.16b, v0.16b
  4091c0:	bic	v0.16b, v2.16b, v0.16b
  4091c4:	stur	q0, [x29, #-96]
  4091c8:	ldur	q1, [x8, #200]
  4091cc:	ldr	q2, [x9, #16]
  4091d0:	mov	x8, v0.d[1]
  4091d4:	fmov	x9, d0
  4091d8:	and	v0.16b, v2.16b, v1.16b
  4091dc:	bic	v0.16b, v3.16b, v0.16b
  4091e0:	b	409208 <error@@Base+0x745c>
  4091e4:	ldr	x8, [sp, #72]
  4091e8:	ldp	q1, q2, [x29, #-96]
  4091ec:	ldur	q0, [x8, #184]
  4091f0:	bic	v0.16b, v1.16b, v0.16b
  4091f4:	stur	q0, [x29, #-96]
  4091f8:	ldur	q1, [x8, #200]
  4091fc:	mov	x8, v0.d[1]
  409200:	fmov	x9, d0
  409204:	bic	v0.16b, v2.16b, v1.16b
  409208:	orr	x8, x8, x9
  40920c:	fmov	x9, d0
  409210:	orr	x8, x8, x9
  409214:	mov	x9, v0.d[1]
  409218:	orr	x8, x8, x9
  40921c:	stur	q0, [x29, #-80]
  409220:	cbz	x8, 408f44 <error@@Base+0x7198>
  409224:	ldr	x8, [sp, #96]
  409228:	cmp	x8, #0x1
  40922c:	b.lt	4093dc <error@@Base+0x7630>  // b.tstop
  409230:	ldp	x8, x22, [x29, #-96]
  409234:	ldr	x19, [sp, #40]
  409238:	ldr	x23, [sp, #24]
  40923c:	str	xzr, [sp, #64]
  409240:	str	x8, [sp, #80]
  409244:	ldp	x8, x25, [x29, #-80]
  409248:	str	x8, [sp, #88]
  40924c:	b	409270 <error@@Base+0x74c4>
  409250:	ldr	x8, [sp, #64]
  409254:	ldr	x9, [sp, #96]
  409258:	add	x23, x23, #0x20
  40925c:	add	x19, x19, #0x18
  409260:	add	x8, x8, #0x1
  409264:	cmp	x8, x9
  409268:	str	x8, [sp, #64]
  40926c:	b.ge	4093c4 <error@@Base+0x7618>  // b.tcont
  409270:	ldr	w8, [sp, #56]
  409274:	cmp	w8, #0x1
  409278:	b.ne	409298 <error@@Base+0x74ec>  // b.any
  40927c:	ldr	x8, [sp, #32]
  409280:	ldrb	w8, [x8]
  409284:	lsr	x9, x8, #3
  409288:	and	x9, x9, #0x18
  40928c:	ldr	x9, [x23, x9]
  409290:	lsr	x8, x9, x8
  409294:	tbz	w8, #0, 409250 <error@@Base+0x74a4>
  409298:	ldp	x13, x14, [x23]
  40929c:	ldr	x8, [sp, #80]
  4092a0:	ldp	x16, x15, [x23, #16]
  4092a4:	and	x9, x14, x22
  4092a8:	and	x11, x13, x8
  4092ac:	ldr	x8, [sp, #88]
  4092b0:	orr	x10, x9, x11
  4092b4:	and	x8, x16, x8
  4092b8:	orr	x12, x10, x8
  4092bc:	and	x10, x15, x25
  4092c0:	orr	x12, x12, x10
  4092c4:	cbz	x12, 409250 <error@@Base+0x74a4>
  4092c8:	ldr	x17, [sp, #80]
  4092cc:	bic	x12, x13, x17
  4092d0:	bic	x17, x17, x13
  4092d4:	str	x17, [sp, #80]
  4092d8:	ldr	x17, [sp, #88]
  4092dc:	bic	x13, x14, x22
  4092e0:	bic	x22, x22, x14
  4092e4:	bic	x14, x16, x17
  4092e8:	bic	x17, x17, x16
  4092ec:	orr	x16, x13, x12
  4092f0:	str	x17, [sp, #88]
  4092f4:	orr	x17, x16, x14
  4092f8:	bic	x16, x15, x25
  4092fc:	orr	x17, x17, x16
  409300:	bic	x25, x25, x15
  409304:	cbz	x17, 409394 <error@@Base+0x75e8>
  409308:	ldr	x17, [sp, #96]
  40930c:	ldr	x15, [sp, #24]
  409310:	add	x15, x15, x17, lsl #5
  409314:	stp	x12, x13, [x15]
  409318:	stp	x14, x16, [x15, #16]
  40931c:	stp	x11, x9, [x23]
  409320:	stp	x8, x10, [x23, #16]
  409324:	ldr	x10, [sp, #40]
  409328:	ldr	x8, [x19, #8]
  40932c:	mov	w9, #0x18                  	// #24
  409330:	mov	x11, x19
  409334:	madd	x24, x17, x9, x10
  409338:	str	x8, [x24, #8]
  40933c:	ldr	x9, [x19, #8]
  409340:	cmp	x9, #0x1
  409344:	b.lt	409380 <error@@Base+0x75d4>  // b.tstop
  409348:	lsl	x0, x8, #3
  40934c:	mov	x20, x9
  409350:	str	x8, [x24]
  409354:	bl	4018b0 <malloc@plt>
  409358:	ldr	x9, [sp, #40]
  40935c:	ldr	x10, [sp, #96]
  409360:	mov	w8, #0x18                  	// #24
  409364:	madd	x8, x10, x8, x9
  409368:	str	x0, [x8, #16]
  40936c:	cbz	x0, 40989c <error@@Base+0x7af0>
  409370:	ldr	x1, [x19, #16]
  409374:	lsl	x2, x20, #3
  409378:	bl	401780 <memcpy@plt>
  40937c:	b	409388 <error@@Base+0x75dc>
  409380:	stp	xzr, xzr, [x24]
  409384:	str	xzr, [x24, #16]
  409388:	ldr	x8, [sp, #96]
  40938c:	add	x8, x8, #0x1
  409390:	str	x8, [sp, #96]
  409394:	ldr	x8, [sp, #128]
  409398:	ldr	x9, [sp, #48]
  40939c:	mov	x0, x19
  4093a0:	ldr	x8, [x8, #24]
  4093a4:	ldr	x1, [x8, x9, lsl #3]
  4093a8:	bl	4101c0 <error@@Base+0xe414>
  4093ac:	tbz	w0, #0, 409894 <error@@Base+0x7ae8>
  4093b0:	ldp	x8, x9, [sp, #80]
  4093b4:	orr	x8, x22, x8
  4093b8:	orr	x8, x8, x9
  4093bc:	orr	x8, x8, x25
  4093c0:	cbnz	x8, 409250 <error@@Base+0x74a4>
  4093c4:	ldr	x8, [sp, #88]
  4093c8:	stur	x22, [x29, #-88]
  4093cc:	stp	x8, x25, [x29, #-80]
  4093d0:	ldr	x8, [sp, #80]
  4093d4:	stur	x8, [x29, #-96]
  4093d8:	b	4093e0 <error@@Base+0x7634>
  4093dc:	str	xzr, [sp, #64]
  4093e0:	ldr	x8, [sp, #96]
  4093e4:	ldr	x9, [sp, #64]
  4093e8:	cmp	x9, x8
  4093ec:	b.ne	408f44 <error@@Base+0x7198>  // b.any
  4093f0:	ldr	x8, [sp, #24]
  4093f4:	ldr	x10, [sp, #64]
  4093f8:	ldp	q1, q0, [x29, #-96]
  4093fc:	ldr	x9, [sp, #48]
  409400:	mov	w0, #0x8                   	// #8
  409404:	add	x8, x8, x10, lsl #5
  409408:	stp	q1, q0, [x8]
  40940c:	ldr	x8, [sp, #128]
  409410:	ldr	x8, [x8, #24]
  409414:	ldr	x24, [x8, x9, lsl #3]
  409418:	ldr	x9, [sp, #40]
  40941c:	mov	w8, #0x18                  	// #24
  409420:	madd	x23, x10, x8, x9
  409424:	mov	w8, #0x1                   	// #1
  409428:	dup	v0.2d, x8
  40942c:	str	q0, [x23]
  409430:	bl	4018b0 <malloc@plt>
  409434:	str	x0, [x23, #16]
  409438:	cbnz	x0, 408f2c <error@@Base+0x7180>
  40943c:	ldr	x8, [sp, #64]
  409440:	stp	xzr, xzr, [x23]
  409444:	str	x8, [sp, #96]
  409448:	b	4098b0 <error@@Base+0x7b04>
  40944c:	ldr	x8, [sp, #96]
  409450:	cmp	x8, #0x0
  409454:	b.le	40986c <error@@Base+0x7ac0>
  409458:	ldr	x23, [sp, #96]
  40945c:	add	x8, x23, #0x1
  409460:	lsl	x0, x8, #3
  409464:	stp	x8, xzr, [x29, #-40]
  409468:	bl	4018b0 <malloc@plt>
  40946c:	cmp	x0, #0x0
  409470:	mov	w8, #0xc                   	// #12
  409474:	csel	w9, w8, wzr, eq  // eq = none
  409478:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40947c:	movk	x8, #0xa855
  409480:	movk	x8, #0xaaa, lsl #48
  409484:	mov	x19, x0
  409488:	cmp	x23, x8
  40948c:	stur	x0, [x29, #-24]
  409490:	stur	w9, [x29, #-12]
  409494:	b.hi	409da4 <error@@Base+0x7ff8>  // b.pmore
  409498:	cbz	x19, 409da4 <error@@Base+0x7ff8>
  40949c:	ldr	x8, [sp, #96]
  4094a0:	mov	w25, w9
  4094a4:	add	x8, x8, x8, lsl #1
  4094a8:	lsl	x0, x8, #3
  4094ac:	bl	4018b0 <malloc@plt>
  4094b0:	str	x0, [sp, #64]
  4094b4:	cbz	x0, 409da4 <error@@Base+0x7ff8>
  4094b8:	ldr	x8, [sp, #96]
  4094bc:	ldr	x9, [sp, #64]
  4094c0:	mov	x22, xzr
  4094c4:	mov	x20, xzr
  4094c8:	lsl	x8, x8, #3
  4094cc:	add	x9, x9, x8
  4094d0:	add	x8, x9, x8
  4094d4:	stp	xzr, xzr, [sp, #80]
  4094d8:	str	wzr, [sp, #20]
  4094dc:	stp	x9, xzr, [sp, #48]
  4094e0:	str	x8, [sp, #32]
  4094e4:	b	40954c <error@@Base+0x77a0>
  4094e8:	ldr	x9, [sp, #48]
  4094ec:	lsl	x8, x20, #3
  4094f0:	ldr	x10, [sp, #32]
  4094f4:	str	x0, [x9, x8]
  4094f8:	ldr	x9, [sp, #64]
  4094fc:	ldr	x9, [x9, x8]
  409500:	str	x9, [x10, x8]
  409504:	ldr	x8, [sp, #24]
  409508:	ldr	x12, [sp, #96]
  40950c:	add	x8, x8, x20, lsl #5
  409510:	add	x20, x20, #0x1
  409514:	ldp	x9, x10, [x8]
  409518:	cmp	x20, x12
  40951c:	ldr	x12, [sp, #56]
  409520:	ldp	x11, x8, [x8, #16]
  409524:	orr	x22, x10, x22
  409528:	orr	x12, x9, x12
  40952c:	ldr	x9, [sp, #80]
  409530:	str	x12, [sp, #56]
  409534:	orr	x9, x11, x9
  409538:	str	x9, [sp, #80]
  40953c:	ldr	x9, [sp, #88]
  409540:	orr	x9, x8, x9
  409544:	str	x9, [sp, #88]
  409548:	b.eq	409680 <error@@Base+0x78d4>  // b.none
  40954c:	ldr	x9, [sp, #40]
  409550:	mov	w8, #0x18                  	// #24
  409554:	stur	xzr, [x29, #-32]
  409558:	madd	x19, x20, x8, x9
  40955c:	ldr	x8, [x19, #8]!
  409560:	cmp	x8, #0x1
  409564:	b.lt	4095d0 <error@@Base+0x7824>  // b.tstop
  409568:	ldr	x10, [sp, #40]
  40956c:	mov	w9, #0x18                  	// #24
  409570:	mov	x24, xzr
  409574:	madd	x9, x20, x9, x10
  409578:	ldr	x23, [x9, #16]
  40957c:	ldr	x9, [sp, #72]
  409580:	b	409590 <error@@Base+0x77e4>
  409584:	add	x24, x24, #0x1
  409588:	cmp	x24, x8
  40958c:	b.ge	4095cc <error@@Base+0x7820>  // b.tcont
  409590:	ldr	x10, [x9, #24]
  409594:	ldr	x11, [x23, x24, lsl #3]
  409598:	ldr	x10, [x10, x11, lsl #3]
  40959c:	cmn	x10, #0x1
  4095a0:	b.eq	409584 <error@@Base+0x77d8>  // b.none
  4095a4:	ldr	x8, [x9, #48]
  4095a8:	mov	w9, #0x18                  	// #24
  4095ac:	sub	x0, x29, #0x28
  4095b0:	madd	x1, x10, x9, x8
  4095b4:	bl	410034 <error@@Base+0xe288>
  4095b8:	cbnz	w0, 409d24 <error@@Base+0x7f78>
  4095bc:	ldr	x8, [x19]
  4095c0:	ldr	x9, [sp, #72]
  4095c4:	mov	w25, wzr
  4095c8:	b	409584 <error@@Base+0x77d8>
  4095cc:	stur	w25, [x29, #-12]
  4095d0:	ldr	x1, [sp, #72]
  4095d4:	sub	x0, x29, #0xc
  4095d8:	sub	x2, x29, #0x28
  4095dc:	mov	w3, wzr
  4095e0:	bl	4102c8 <error@@Base+0xe51c>
  4095e4:	ldur	w25, [x29, #-12]
  4095e8:	ldr	x8, [sp, #64]
  4095ec:	str	x0, [x8, x20, lsl #3]
  4095f0:	cbnz	x0, 4095f8 <error@@Base+0x784c>
  4095f4:	cbnz	w25, 409d28 <error@@Base+0x7f7c>
  4095f8:	ldrsb	w8, [x0, #104]
  4095fc:	tbz	w8, #31, 4094e8 <error@@Base+0x773c>
  409600:	ldr	x1, [sp, #72]
  409604:	sub	x0, x29, #0xc
  409608:	sub	x2, x29, #0x28
  40960c:	mov	w3, #0x1                   	// #1
  409610:	bl	4102c8 <error@@Base+0xe51c>
  409614:	ldr	x8, [sp, #48]
  409618:	str	x0, [x8, x20, lsl #3]
  40961c:	cbnz	x0, 409628 <error@@Base+0x787c>
  409620:	ldur	w8, [x29, #-12]
  409624:	cbnz	w8, 409d28 <error@@Base+0x7f7c>
  409628:	ldr	x8, [sp, #64]
  40962c:	ldr	x8, [x8, x20, lsl #3]
  409630:	cmp	x8, x0
  409634:	b.eq	409654 <error@@Base+0x78a8>  // b.none
  409638:	ldr	x8, [sp, #72]
  40963c:	ldr	w9, [sp, #20]
  409640:	ldr	w8, [x8, #180]
  409644:	cmp	w8, #0x1
  409648:	cset	w8, gt
  40964c:	orr	w9, w9, w8
  409650:	str	w9, [sp, #20]
  409654:	ldr	x1, [sp, #72]
  409658:	sub	x0, x29, #0xc
  40965c:	sub	x2, x29, #0x28
  409660:	mov	w3, #0x2                   	// #2
  409664:	bl	4102c8 <error@@Base+0xe51c>
  409668:	ldur	w25, [x29, #-12]
  40966c:	ldr	x8, [sp, #32]
  409670:	str	x0, [x8, x20, lsl #3]
  409674:	cbnz	x0, 409504 <error@@Base+0x7758>
  409678:	cbz	w25, 409504 <error@@Base+0x7758>
  40967c:	b	409d28 <error@@Base+0x7f7c>
  409680:	ldr	w8, [sp, #20]
  409684:	tbnz	w8, #0, 4098e8 <error@@Base+0x7b3c>
  409688:	mov	w0, #0x8                   	// #8
  40968c:	mov	w1, #0x100                 	// #256
  409690:	bl	401930 <calloc@plt>
  409694:	str	x0, [x27]
  409698:	cbz	x0, 409d28 <error@@Base+0x7f7c>
  40969c:	ldr	x8, [sp, #56]
  4096a0:	cbz	x8, 409704 <error@@Base+0x7958>
  4096a4:	ldr	x9, [sp, #56]
  4096a8:	mov	x8, xzr
  4096ac:	mov	w10, #0x1                   	// #1
  4096b0:	tbnz	w9, #0, 4096c8 <error@@Base+0x791c>
  4096b4:	lsl	x10, x10, #1
  4096b8:	lsr	x9, x9, #1
  4096bc:	add	x8, x8, #0x1
  4096c0:	cbnz	x9, 4096b0 <error@@Base+0x7904>
  4096c4:	b	409704 <error@@Base+0x7958>
  4096c8:	ldr	x12, [sp, #24]
  4096cc:	mov	x11, #0xfffffffffffffff8    	// #-8
  4096d0:	ldr	x13, [x12], #32
  4096d4:	add	x11, x11, #0x8
  4096d8:	tst	x13, x10
  4096dc:	b.eq	4096d0 <error@@Base+0x7924>  // b.none
  4096e0:	ldr	x12, [sp, #72]
  4096e4:	ldr	x13, [sp, #48]
  4096e8:	ldr	x12, [x12, #184]
  4096ec:	tst	x12, x10
  4096f0:	ldr	x12, [sp, #64]
  4096f4:	csel	x12, x12, x13, eq  // eq = none
  4096f8:	ldr	x11, [x12, x11]
  4096fc:	str	x11, [x0, x8, lsl #3]
  409700:	b	4096b4 <error@@Base+0x7908>
  409704:	cbz	x22, 409770 <error@@Base+0x79c4>
  409708:	ldr	x9, [sp, #40]
  40970c:	mov	w8, #0x1808                	// #6152
  409710:	mov	w10, #0x1                   	// #1
  409714:	add	x8, x9, x8
  409718:	mov	w9, #0x40                  	// #64
  40971c:	tbnz	w22, #0, 409734 <error@@Base+0x7988>
  409720:	lsl	x10, x10, #1
  409724:	lsr	x22, x22, #1
  409728:	add	x9, x9, #0x1
  40972c:	cbnz	x22, 40971c <error@@Base+0x7970>
  409730:	b	409770 <error@@Base+0x79c4>
  409734:	mov	x11, #0xfffffffffffffff8    	// #-8
  409738:	mov	x12, x8
  40973c:	ldr	x13, [x12], #32
  409740:	add	x11, x11, #0x8
  409744:	tst	x13, x10
  409748:	b.eq	40973c <error@@Base+0x7990>  // b.none
  40974c:	ldr	x12, [sp, #72]
  409750:	ldr	x13, [sp, #48]
  409754:	ldr	x12, [x12, #192]
  409758:	tst	x12, x10
  40975c:	ldr	x12, [sp, #64]
  409760:	csel	x12, x12, x13, eq  // eq = none
  409764:	ldr	x11, [x12, x11]
  409768:	str	x11, [x0, x9, lsl #3]
  40976c:	b	409720 <error@@Base+0x7974>
  409770:	ldr	x8, [sp, #80]
  409774:	cbz	x8, 4097ec <error@@Base+0x7a40>
  409778:	ldr	x9, [sp, #40]
  40977c:	mov	w8, #0x1810                	// #6160
  409780:	mov	w10, #0x1                   	// #1
  409784:	add	x8, x9, x8
  409788:	mov	w9, #0x80                  	// #128
  40978c:	ldr	x11, [sp, #80]
  409790:	tbnz	w11, #0, 4097b0 <error@@Base+0x7a04>
  409794:	ldr	x11, [sp, #80]
  409798:	lsl	x10, x10, #1
  40979c:	add	x9, x9, #0x1
  4097a0:	lsr	x11, x11, #1
  4097a4:	str	x11, [sp, #80]
  4097a8:	cbnz	x11, 40978c <error@@Base+0x79e0>
  4097ac:	b	4097ec <error@@Base+0x7a40>
  4097b0:	mov	x11, #0xfffffffffffffff8    	// #-8
  4097b4:	mov	x12, x8
  4097b8:	ldr	x13, [x12], #32
  4097bc:	add	x11, x11, #0x8
  4097c0:	tst	x13, x10
  4097c4:	b.eq	4097b8 <error@@Base+0x7a0c>  // b.none
  4097c8:	ldr	x12, [sp, #72]
  4097cc:	ldr	x13, [sp, #48]
  4097d0:	ldr	x12, [x12, #200]
  4097d4:	tst	x12, x10
  4097d8:	ldr	x12, [sp, #64]
  4097dc:	csel	x12, x12, x13, eq  // eq = none
  4097e0:	ldr	x11, [x12, x11]
  4097e4:	str	x11, [x0, x9, lsl #3]
  4097e8:	b	409794 <error@@Base+0x79e8>
  4097ec:	ldr	x8, [sp, #88]
  4097f0:	cbz	x8, 409ac8 <error@@Base+0x7d1c>
  4097f4:	ldr	x9, [sp, #40]
  4097f8:	mov	w8, #0x1818                	// #6168
  4097fc:	mov	w10, #0x1                   	// #1
  409800:	add	x8, x9, x8
  409804:	mov	w9, #0xc0                  	// #192
  409808:	ldr	x11, [sp, #88]
  40980c:	tbnz	w11, #0, 40982c <error@@Base+0x7a80>
  409810:	ldr	x11, [sp, #88]
  409814:	lsl	x10, x10, #1
  409818:	add	x9, x9, #0x1
  40981c:	lsr	x11, x11, #1
  409820:	str	x11, [sp, #88]
  409824:	cbnz	x11, 409808 <error@@Base+0x7a5c>
  409828:	b	409ac8 <error@@Base+0x7d1c>
  40982c:	mov	x11, #0xfffffffffffffff8    	// #-8
  409830:	mov	x12, x8
  409834:	ldr	x13, [x12], #32
  409838:	add	x11, x11, #0x8
  40983c:	tst	x13, x10
  409840:	b.eq	409834 <error@@Base+0x7a88>  // b.none
  409844:	ldr	x12, [sp, #72]
  409848:	ldr	x13, [sp, #48]
  40984c:	ldr	x12, [x12, #208]
  409850:	tst	x12, x10
  409854:	ldr	x12, [sp, #64]
  409858:	csel	x12, x12, x13, eq  // eq = none
  40985c:	ldr	x11, [x12, x11]
  409860:	str	x11, [x0, x9, lsl #3]
  409864:	b	409810 <error@@Base+0x7a64>
  409868:	str	xzr, [sp, #96]
  40986c:	ldr	x0, [sp, #40]
  409870:	bl	401aa0 <free@plt>
  409874:	ldr	x8, [sp, #96]
  409878:	cbnz	x8, 409d6c <error@@Base+0x7fc0>
  40987c:	mov	w0, #0x8                   	// #8
  409880:	mov	w1, #0x100                 	// #256
  409884:	bl	401930 <calloc@plt>
  409888:	str	x0, [x27]
  40988c:	cbnz	x0, 409b58 <error@@Base+0x7dac>
  409890:	b	409d6c <error@@Base+0x7fc0>
  409894:	ldr	x8, [sp, #88]
  409898:	b	4098a4 <error@@Base+0x7af8>
  40989c:	ldr	x8, [sp, #88]
  4098a0:	stp	xzr, xzr, [x24]
  4098a4:	stp	x8, x25, [x29, #-80]
  4098a8:	ldr	x8, [sp, #80]
  4098ac:	stp	x8, x22, [x29, #-96]
  4098b0:	ldr	x8, [sp, #96]
  4098b4:	cmp	x8, #0x1
  4098b8:	b.lt	4098dc <error@@Base+0x7b30>  // b.tstop
  4098bc:	ldr	x8, [sp, #40]
  4098c0:	add	x23, x8, #0x10
  4098c4:	ldr	x0, [x23], #24
  4098c8:	bl	401aa0 <free@plt>
  4098cc:	ldr	x8, [sp, #96]
  4098d0:	subs	x8, x8, #0x1
  4098d4:	str	x8, [sp, #96]
  4098d8:	b.ne	4098c4 <error@@Base+0x7b18>  // b.any
  4098dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4098e0:	str	x8, [sp, #96]
  4098e4:	b	40986c <error@@Base+0x7ac0>
  4098e8:	mov	w0, #0x8                   	// #8
  4098ec:	mov	w1, #0x200                 	// #512
  4098f0:	bl	401930 <calloc@plt>
  4098f4:	ldr	x8, [sp, #128]
  4098f8:	str	x0, [x8, #96]
  4098fc:	cbz	x0, 409d28 <error@@Base+0x7f7c>
  409900:	ldr	x8, [sp, #56]
  409904:	cbz	x8, 409964 <error@@Base+0x7bb8>
  409908:	ldp	x10, x9, [sp, #56]
  40990c:	mov	x8, xzr
  409910:	mov	w11, #0x1                   	// #1
  409914:	sub	x9, x9, #0x8
  409918:	tbnz	w10, #0, 409930 <error@@Base+0x7b84>
  40991c:	lsl	x11, x11, #1
  409920:	lsr	x10, x10, #1
  409924:	add	x8, x8, #0x1
  409928:	cbnz	x10, 409918 <error@@Base+0x7b6c>
  40992c:	b	409964 <error@@Base+0x7bb8>
  409930:	ldr	x13, [sp, #24]
  409934:	mov	x12, x9
  409938:	ldr	x14, [x13], #32
  40993c:	add	x12, x12, #0x8
  409940:	tst	x14, x11
  409944:	b.eq	409938 <error@@Base+0x7b8c>  // b.none
  409948:	ldr	x14, [sp, #96]
  40994c:	ldr	x13, [x12]
  409950:	ldr	x12, [x12, x14, lsl #3]
  409954:	add	x14, x0, x8, lsl #3
  409958:	str	x13, [x14]
  40995c:	str	x12, [x14, #2048]
  409960:	b	40991c <error@@Base+0x7b70>
  409964:	cbz	x22, 4099d0 <error@@Base+0x7c24>
  409968:	ldr	x8, [sp, #64]
  40996c:	ldr	x10, [sp, #40]
  409970:	mov	w9, #0x1808                	// #6152
  409974:	mov	w11, #0x1                   	// #1
  409978:	sub	x8, x8, #0x8
  40997c:	add	x9, x10, x9
  409980:	mov	w10, #0x40                  	// #64
  409984:	tbnz	w22, #0, 40999c <error@@Base+0x7bf0>
  409988:	lsl	x11, x11, #1
  40998c:	lsr	x22, x22, #1
  409990:	add	x10, x10, #0x1
  409994:	cbnz	x22, 409984 <error@@Base+0x7bd8>
  409998:	b	4099d0 <error@@Base+0x7c24>
  40999c:	mov	x13, x9
  4099a0:	mov	x12, x8
  4099a4:	ldr	x14, [x13], #32
  4099a8:	add	x12, x12, #0x8
  4099ac:	tst	x14, x11
  4099b0:	b.eq	4099a4 <error@@Base+0x7bf8>  // b.none
  4099b4:	ldr	x14, [sp, #96]
  4099b8:	ldr	x13, [x12]
  4099bc:	ldr	x12, [x12, x14, lsl #3]
  4099c0:	add	x14, x0, x10, lsl #3
  4099c4:	str	x13, [x14]
  4099c8:	str	x12, [x14, #2048]
  4099cc:	b	409988 <error@@Base+0x7bdc>
  4099d0:	ldr	x8, [sp, #80]
  4099d4:	cbz	x8, 409a4c <error@@Base+0x7ca0>
  4099d8:	ldr	x8, [sp, #64]
  4099dc:	ldr	x10, [sp, #40]
  4099e0:	mov	w9, #0x1810                	// #6160
  4099e4:	mov	w11, #0x1                   	// #1
  4099e8:	sub	x8, x8, #0x8
  4099ec:	add	x9, x10, x9
  4099f0:	mov	w10, #0x80                  	// #128
  4099f4:	ldr	x12, [sp, #80]
  4099f8:	tbnz	w12, #0, 409a18 <error@@Base+0x7c6c>
  4099fc:	ldr	x12, [sp, #80]
  409a00:	lsl	x11, x11, #1
  409a04:	add	x10, x10, #0x1
  409a08:	lsr	x12, x12, #1
  409a0c:	str	x12, [sp, #80]
  409a10:	cbnz	x12, 4099f4 <error@@Base+0x7c48>
  409a14:	b	409a4c <error@@Base+0x7ca0>
  409a18:	mov	x13, x9
  409a1c:	mov	x12, x8
  409a20:	ldr	x14, [x13], #32
  409a24:	add	x12, x12, #0x8
  409a28:	tst	x14, x11
  409a2c:	b.eq	409a20 <error@@Base+0x7c74>  // b.none
  409a30:	ldr	x14, [sp, #96]
  409a34:	ldr	x13, [x12]
  409a38:	ldr	x12, [x12, x14, lsl #3]
  409a3c:	add	x14, x0, x10, lsl #3
  409a40:	str	x13, [x14]
  409a44:	str	x12, [x14, #2048]
  409a48:	b	4099fc <error@@Base+0x7c50>
  409a4c:	ldr	x8, [sp, #88]
  409a50:	cbz	x8, 409ac8 <error@@Base+0x7d1c>
  409a54:	ldr	x8, [sp, #64]
  409a58:	ldr	x10, [sp, #40]
  409a5c:	mov	w9, #0x1818                	// #6168
  409a60:	mov	w11, #0x1                   	// #1
  409a64:	sub	x8, x8, #0x8
  409a68:	add	x9, x10, x9
  409a6c:	mov	w10, #0xc0                  	// #192
  409a70:	ldr	x12, [sp, #88]
  409a74:	tbnz	w12, #0, 409a94 <error@@Base+0x7ce8>
  409a78:	ldr	x12, [sp, #88]
  409a7c:	lsl	x11, x11, #1
  409a80:	add	x10, x10, #0x1
  409a84:	lsr	x12, x12, #1
  409a88:	str	x12, [sp, #88]
  409a8c:	cbnz	x12, 409a70 <error@@Base+0x7cc4>
  409a90:	b	409ac8 <error@@Base+0x7d1c>
  409a94:	mov	x13, x9
  409a98:	mov	x12, x8
  409a9c:	ldr	x14, [x13], #32
  409aa0:	add	x12, x12, #0x8
  409aa4:	tst	x14, x11
  409aa8:	b.eq	409a9c <error@@Base+0x7cf0>  // b.none
  409aac:	ldr	x14, [sp, #96]
  409ab0:	ldr	x13, [x12]
  409ab4:	ldr	x12, [x12, x14, lsl #3]
  409ab8:	add	x14, x0, x10, lsl #3
  409abc:	str	x13, [x14]
  409ac0:	str	x12, [x14, #2048]
  409ac4:	b	409a78 <error@@Base+0x7ccc>
  409ac8:	ldr	x8, [sp, #56]
  409acc:	tbz	w8, #10, 409b18 <error@@Base+0x7d6c>
  409ad0:	ldr	x9, [sp, #96]
  409ad4:	ldr	x8, [sp, #64]
  409ad8:	add	x8, x8, x9, lsl #4
  409adc:	ldr	x10, [sp, #24]
  409ae0:	ldrb	w10, [x10, #1]
  409ae4:	tbnz	w10, #2, 409b04 <error@@Base+0x7d58>
  409ae8:	ldr	x10, [sp, #24]
  409aec:	add	x8, x8, #0x8
  409af0:	subs	x9, x9, #0x1
  409af4:	add	x10, x10, #0x20
  409af8:	str	x10, [sp, #24]
  409afc:	b.ne	409adc <error@@Base+0x7d30>  // b.any
  409b00:	b	409b18 <error@@Base+0x7d6c>
  409b04:	ldr	x8, [x8]
  409b08:	ldr	w9, [sp, #20]
  409b0c:	str	x8, [x0, #80]
  409b10:	tbz	w9, #0, 409b18 <error@@Base+0x7d6c>
  409b14:	str	x8, [x0, #2128]
  409b18:	ldr	x0, [sp, #64]
  409b1c:	bl	401aa0 <free@plt>
  409b20:	ldur	x0, [x29, #-24]
  409b24:	bl	401aa0 <free@plt>
  409b28:	mov	w23, #0x10                  	// #16
  409b2c:	ldr	x8, [sp, #40]
  409b30:	ldr	x0, [x8, x23]
  409b34:	bl	401aa0 <free@plt>
  409b38:	ldr	x8, [sp, #96]
  409b3c:	add	x23, x23, #0x18
  409b40:	subs	x8, x8, #0x1
  409b44:	str	x8, [sp, #96]
  409b48:	b.ne	409b2c <error@@Base+0x7d80>  // b.any
  409b4c:	ldr	x0, [sp, #40]
  409b50:	bl	401aa0 <free@plt>
  409b54:	ldr	x0, [x27]
  409b58:	ldp	x12, x24, [sp, #128]
  409b5c:	ldp	x11, x15, [sp, #104]
  409b60:	ldr	w25, [sp, #120]
  409b64:	ldp	x19, x22, [sp]
  409b68:	cbnz	x0, 4088fc <error@@Base+0x6b50>
  409b6c:	b	408ec4 <error@@Base+0x7118>
  409b70:	add	w1, w8, #0x2
  409b74:	add	x0, sp, #0x130
  409b78:	mov	x23, x11
  409b7c:	mov	x20, x15
  409b80:	mov	x26, x12
  409b84:	bl	412600 <error@@Base+0x10854>
  409b88:	mov	x12, x26
  409b8c:	mov	x11, x23
  409b90:	mov	x15, x20
  409b94:	stur	w0, [x29, #-100]
  409b98:	cbz	w0, 4088d4 <error@@Base+0x6b28>
  409b9c:	b	40a8c0 <error@@Base+0x8b14>
  409ba0:	ldr	x8, [sp, #376]
  409ba4:	cmp	x8, #0x0
  409ba8:	b.le	409cd0 <error@@Base+0x7f24>
  409bac:	ldr	x10, [sp, #392]
  409bb0:	ldr	x27, [sp, #240]
  409bb4:	sub	x9, x8, #0x1
  409bb8:	cmp	x10, x9
  409bbc:	b.eq	409cdc <error@@Base+0x7f30>  // b.none
  409bc0:	ldr	w10, [sp, #448]
  409bc4:	cmp	w10, #0x2
  409bc8:	b.lt	409c00 <error@@Base+0x7e54>  // b.tstop
  409bcc:	ldr	x9, [sp, #320]
  409bd0:	sub	x9, x9, #0x4
  409bd4:	ldr	w10, [x9, x8, lsl #2]
  409bd8:	cmn	w10, #0x1
  409bdc:	b.ne	409c28 <error@@Base+0x7e7c>  // b.any
  409be0:	sub	x8, x8, #0x1
  409be4:	cmp	x8, #0x0
  409be8:	b.gt	409bd4 <error@@Base+0x7e28>
  409bec:	ldr	w8, [sp, #416]
  409bf0:	b	409c58 <error@@Base+0x7eac>
  409bf4:	ldr	x24, [sp, #136]
  409bf8:	stur	wzr, [x29, #-100]
  409bfc:	b	4088dc <error@@Base+0x6b30>
  409c00:	ldr	x8, [sp, #312]
  409c04:	ldr	x10, [sp, #432]
  409c08:	ldrb	w8, [x8, x9]
  409c0c:	lsr	x9, x8, #3
  409c10:	and	x9, x9, #0x18
  409c14:	ldr	x9, [x10, x9]
  409c18:	lsr	x9, x9, x8
  409c1c:	tbz	w9, #0, 409c4c <error@@Base+0x7ea0>
  409c20:	mov	w8, #0x1                   	// #1
  409c24:	b	409c58 <error@@Base+0x7eac>
  409c28:	ldrb	w8, [sp, #446]
  409c2c:	cbnz	w8, 409ce4 <error@@Base+0x7f38>
  409c30:	cmp	w10, #0xa
  409c34:	b.ne	409c54 <error@@Base+0x7ea8>  // b.any
  409c38:	ldrb	w8, [sp, #445]
  409c3c:	cmp	w8, #0x0
  409c40:	cset	w8, ne  // ne = any
  409c44:	lsl	w8, w8, #1
  409c48:	b	409c58 <error@@Base+0x7eac>
  409c4c:	cmp	w8, #0xa
  409c50:	b.eq	409c38 <error@@Base+0x7e8c>  // b.none
  409c54:	mov	w8, wzr
  409c58:	ubfiz	w8, w8, #8, #1
  409c5c:	orr	x8, x8, x26
  409c60:	ldr	x26, [x23, x8, lsl #3]
  409c64:	b	408904 <error@@Base+0x6b58>
  409c68:	ldr	w8, [sp, #464]
  409c6c:	mov	w9, #0xa                   	// #10
  409c70:	and	w8, w8, #0x2
  409c74:	eor	w8, w8, w9
  409c78:	b	408a80 <error@@Base+0x6cd4>
  409c7c:	stur	w0, [x29, #-40]
  409c80:	ldr	x27, [sp, #240]
  409c84:	ldp	x11, x15, [sp, #104]
  409c88:	ldr	x12, [sp, #128]
  409c8c:	ldr	x24, [sp, #136]
  409c90:	mov	x26, xzr
  409c94:	stur	w0, [x29, #-100]
  409c98:	b	408904 <error@@Base+0x6b58>
  409c9c:	mov	w0, w20
  409ca0:	str	x15, [sp, #112]
  409ca4:	bl	401b20 <iswalnum@plt>
  409ca8:	cmp	w20, #0x5f
  409cac:	mov	w8, #0x1                   	// #1
  409cb0:	b.eq	409cc4 <error@@Base+0x7f18>  // b.none
  409cb4:	ldr	x27, [sp, #240]
  409cb8:	ldr	x15, [sp, #112]
  409cbc:	cbz	w0, 408a58 <error@@Base+0x6cac>
  409cc0:	b	408a80 <error@@Base+0x6cd4>
  409cc4:	ldr	x27, [sp, #240]
  409cc8:	ldr	x15, [sp, #112]
  409ccc:	b	408a80 <error@@Base+0x6cd4>
  409cd0:	ldr	w8, [sp, #416]
  409cd4:	ldr	x27, [sp, #240]
  409cd8:	b	409c58 <error@@Base+0x7eac>
  409cdc:	mov	w8, #0xa                   	// #10
  409ce0:	b	409c58 <error@@Base+0x7eac>
  409ce4:	mov	w0, w10
  409ce8:	str	x12, [sp, #128]
  409cec:	str	x11, [sp, #104]
  409cf0:	mov	x20, x15
  409cf4:	mov	w27, w10
  409cf8:	bl	401b20 <iswalnum@plt>
  409cfc:	cmp	w27, #0x5f
  409d00:	mov	w8, #0x1                   	// #1
  409d04:	b.eq	409d90 <error@@Base+0x7fe4>  // b.none
  409d08:	mov	w10, w27
  409d0c:	ldr	x27, [sp, #240]
  409d10:	ldr	x11, [sp, #104]
  409d14:	ldr	x12, [sp, #128]
  409d18:	mov	x15, x20
  409d1c:	cbz	w0, 409c30 <error@@Base+0x7e84>
  409d20:	b	409c58 <error@@Base+0x7eac>
  409d24:	stur	w0, [x29, #-12]
  409d28:	ldr	x0, [sp, #64]
  409d2c:	bl	401aa0 <free@plt>
  409d30:	ldur	x0, [x29, #-24]
  409d34:	bl	401aa0 <free@plt>
  409d38:	ldr	x8, [sp, #96]
  409d3c:	cmp	x8, #0x1
  409d40:	b.lt	409d64 <error@@Base+0x7fb8>  // b.tstop
  409d44:	ldr	x8, [sp, #40]
  409d48:	add	x23, x8, #0x10
  409d4c:	ldr	x0, [x23], #24
  409d50:	bl	401aa0 <free@plt>
  409d54:	ldr	x8, [sp, #96]
  409d58:	subs	x8, x8, #0x1
  409d5c:	str	x8, [sp, #96]
  409d60:	b.ne	409d4c <error@@Base+0x7fa0>  // b.any
  409d64:	ldr	x0, [sp, #40]
  409d68:	bl	401aa0 <free@plt>
  409d6c:	ldp	x12, x24, [sp, #128]
  409d70:	ldr	x27, [sp, #240]
  409d74:	ldp	x11, x15, [sp, #104]
  409d78:	ldr	w25, [sp, #120]
  409d7c:	ldp	x19, x22, [sp]
  409d80:	mov	w8, #0xc                   	// #12
  409d84:	mov	x26, xzr
  409d88:	stur	w8, [x29, #-100]
  409d8c:	b	408904 <error@@Base+0x6b58>
  409d90:	ldr	x27, [sp, #240]
  409d94:	ldr	x11, [sp, #104]
  409d98:	ldr	x12, [sp, #128]
  409d9c:	mov	x15, x20
  409da0:	b	409c58 <error@@Base+0x7eac>
  409da4:	mov	x0, x19
  409da8:	bl	401aa0 <free@plt>
  409dac:	b	409d44 <error@@Base+0x7f98>
  409db0:	mov	x15, x20
  409db4:	ldr	x9, [sp, #256]
  409db8:	cbz	x9, 409dc8 <error@@Base+0x801c>
  409dbc:	ldr	x8, [x9]
  409dc0:	add	x8, x8, x15
  409dc4:	str	x8, [x9]
  409dc8:	ldr	x25, [sp, #288]
  409dcc:	cmn	x28, #0x1
  409dd0:	b.eq	40a094 <error@@Base+0x82e8>  // b.none
  409dd4:	cmn	x28, #0x2
  409dd8:	b.eq	40a8a8 <error@@Base+0x8afc>  // b.none
  409ddc:	ldr	x25, [sp, #264]
  409de0:	str	x28, [sp, #472]
  409de4:	ldr	x26, [sp, #232]
  409de8:	ldrb	w8, [x25, #56]
  409dec:	cmp	x26, #0x2
  409df0:	b.cc	409df8 <error@@Base+0x804c>  // b.lo, b.ul, b.last
  409df4:	tbz	w8, #4, 409e00 <error@@Base+0x8054>
  409df8:	ldr	x9, [x24, #152]
  409dfc:	cbz	x9, 409f18 <error@@Base+0x816c>
  409e00:	ldr	x8, [sp, #488]
  409e04:	ldr	x23, [x8, x28, lsl #3]
  409e08:	tbnz	x28, #63, 409e40 <error@@Base+0x8094>
  409e0c:	ldr	x8, [sp, #392]
  409e10:	cmp	x8, x28
  409e14:	b.eq	40a220 <error@@Base+0x8474>  // b.none
  409e18:	ldr	w8, [sp, #448]
  409e1c:	cmp	w8, #0x2
  409e20:	b.lt	409e48 <error@@Base+0x809c>  // b.tstop
  409e24:	ldr	x8, [sp, #320]
  409e28:	ldr	w20, [x8, x28, lsl #2]
  409e2c:	cmn	w20, #0x1
  409e30:	b.ne	409e70 <error@@Base+0x80c4>  // b.any
  409e34:	cmp	x28, #0x0
  409e38:	sub	x28, x28, #0x1
  409e3c:	b.gt	409e28 <error@@Base+0x807c>
  409e40:	ldr	w8, [sp, #416]
  409e44:	b	409ea0 <error@@Base+0x80f4>
  409e48:	ldr	x8, [sp, #312]
  409e4c:	ldr	x9, [sp, #432]
  409e50:	ldrb	w8, [x8, x28]
  409e54:	lsr	x10, x8, #3
  409e58:	and	x10, x10, #0x18
  409e5c:	ldr	x9, [x9, x10]
  409e60:	lsr	x9, x9, x8
  409e64:	tbz	w9, #0, 409e94 <error@@Base+0x80e8>
  409e68:	mov	w8, #0x1                   	// #1
  409e6c:	b	409ea0 <error@@Base+0x80f4>
  409e70:	ldrb	w8, [sp, #446]
  409e74:	cbnz	w8, 40a2b4 <error@@Base+0x8508>
  409e78:	cmp	w20, #0xa
  409e7c:	b.ne	409e9c <error@@Base+0x80f0>  // b.any
  409e80:	ldrb	w8, [sp, #445]
  409e84:	cmp	w8, #0x0
  409e88:	cset	w8, ne  // ne = any
  409e8c:	lsl	w8, w8, #1
  409e90:	b	409ea0 <error@@Base+0x80f4>
  409e94:	cmp	w8, #0xa
  409e98:	b.eq	409e80 <error@@Base+0x80d4>  // b.none
  409e9c:	mov	w8, wzr
  409ea0:	ldr	x9, [x23, #16]
  409ea4:	cmp	x9, #0x1
  409ea8:	b.lt	409f0c <error@@Base+0x8160>  // b.tstop
  409eac:	ldr	x11, [sp, #456]
  409eb0:	ldr	x10, [x23, #24]
  409eb4:	ldr	x11, [x11]
  409eb8:	b	409ec8 <error@@Base+0x811c>
  409ebc:	subs	x9, x9, #0x1
  409ec0:	add	x10, x10, #0x8
  409ec4:	b.eq	409f0c <error@@Base+0x8160>  // b.none
  409ec8:	ldr	x12, [x10]
  409ecc:	add	x13, x11, x12, lsl #4
  409ed0:	ldr	w13, [x13, #8]
  409ed4:	and	w14, w13, #0xff
  409ed8:	cmp	w14, #0x2
  409edc:	b.ne	409ebc <error@@Base+0x8110>  // b.any
  409ee0:	tst	w13, #0x3ff00
  409ee4:	b.eq	409f10 <error@@Base+0x8164>  // b.none
  409ee8:	tbnz	w8, #0, 409ef0 <error@@Base+0x8144>
  409eec:	tbnz	w13, #10, 409ebc <error@@Base+0x8110>
  409ef0:	tbz	w8, #0, 409ef8 <error@@Base+0x814c>
  409ef4:	tbnz	w13, #11, 409ebc <error@@Base+0x8110>
  409ef8:	tbnz	w8, #1, 409f00 <error@@Base+0x8154>
  409efc:	tbnz	w13, #13, 409ebc <error@@Base+0x8110>
  409f00:	tbnz	w8, #3, 409f10 <error@@Base+0x8164>
  409f04:	tbnz	w13, #15, 409ebc <error@@Base+0x8110>
  409f08:	b	409f10 <error@@Base+0x8164>
  409f0c:	mov	x12, xzr
  409f10:	str	x12, [sp, #480]
  409f14:	ldrb	w8, [x25, #56]
  409f18:	cmp	x26, #0x2
  409f1c:	b.cc	409f2c <error@@Base+0x8180>  // b.lo, b.ul, b.last
  409f20:	tbnz	w8, #4, 409f2c <error@@Base+0x8180>
  409f24:	ldrb	w8, [x24, #176]
  409f28:	tbnz	w8, #0, 409f34 <error@@Base+0x8188>
  409f2c:	ldr	x8, [x24, #152]
  409f30:	cbz	x8, 40a678 <error@@Base+0x88cc>
  409f34:	ldr	x23, [sp, #472]
  409f38:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  409f3c:	cmp	x23, x8
  409f40:	b.cs	40a8a8 <error@@Base+0x8afc>  // b.hs, b.nlast
  409f44:	ldr	x28, [sp, #456]
  409f48:	ldr	x25, [sp, #480]
  409f4c:	lsl	x8, x23, #3
  409f50:	add	x20, x8, #0x8
  409f54:	mov	x0, x20
  409f58:	bl	4018b0 <malloc@plt>
  409f5c:	mov	x26, x0
  409f60:	cbz	x0, 40a8b0 <error@@Base+0x8b04>
  409f64:	ldr	x8, [x28, #152]
  409f68:	cbz	x8, 40a04c <error@@Base+0x82a0>
  409f6c:	mov	x0, x20
  409f70:	bl	4018b0 <malloc@plt>
  409f74:	cbz	x0, 40a8b0 <error@@Base+0x8b04>
  409f78:	mov	w1, wzr
  409f7c:	mov	x2, x20
  409f80:	mov	x27, x0
  409f84:	bl	401920 <memset@plt>
  409f88:	ldr	x8, [sp, #176]
  409f8c:	add	x0, sp, #0x130
  409f90:	sub	x1, x29, #0x60
  409f94:	stp	x26, x27, [x29, #-96]
  409f98:	stp	x25, x23, [x29, #-80]
  409f9c:	stp	xzr, xzr, [x8, #8]
  409fa0:	str	xzr, [x8]
  409fa4:	bl	4144e4 <error@@Base+0x12738>
  409fa8:	cbnz	w0, 40a5c8 <error@@Base+0x881c>
  409fac:	ldr	x8, [x26]
  409fb0:	str	x24, [sp, #136]
  409fb4:	cbz	x8, 40a400 <error@@Base+0x8654>
  409fb8:	mov	x24, xzr
  409fbc:	ldr	x9, [x27, x24, lsl #3]
  409fc0:	cbnz	x8, 409fe4 <error@@Base+0x8238>
  409fc4:	str	x9, [x26, x24, lsl #3]
  409fc8:	cmp	x23, x24
  409fcc:	b.eq	40a030 <error@@Base+0x8284>  // b.none
  409fd0:	add	x8, x26, x24, lsl #3
  409fd4:	ldr	x8, [x8, #8]
  409fd8:	add	x24, x24, #0x1
  409fdc:	ldr	x9, [x27, x24, lsl #3]
  409fe0:	cbz	x8, 409fc4 <error@@Base+0x8218>
  409fe4:	cbz	x9, 40a028 <error@@Base+0x827c>
  409fe8:	add	x1, x8, #0x8
  409fec:	add	x2, x9, #0x8
  409ff0:	sub	x0, x29, #0x28
  409ff4:	bl	4129e8 <error@@Base+0x10c3c>
  409ff8:	stur	w0, [x29, #-12]
  409ffc:	cbnz	w0, 40a0e0 <error@@Base+0x8334>
  40a000:	sub	x0, x29, #0xc
  40a004:	sub	x2, x29, #0x28
  40a008:	mov	x1, x28
  40a00c:	bl	413d58 <error@@Base+0x11fac>
  40a010:	ldur	x8, [x29, #-24]
  40a014:	str	x0, [x26, x24, lsl #3]
  40a018:	mov	x0, x8
  40a01c:	bl	401aa0 <free@plt>
  40a020:	ldur	w20, [x29, #-12]
  40a024:	cbnz	w20, 40a034 <error@@Base+0x8288>
  40a028:	cmp	x23, x24
  40a02c:	b.ne	409fd0 <error@@Base+0x8224>  // b.any
  40a030:	mov	w20, wzr
  40a034:	ldr	x24, [sp, #136]
  40a038:	mov	x0, x27
  40a03c:	bl	401aa0 <free@plt>
  40a040:	cbz	w20, 40a660 <error@@Base+0x88b4>
  40a044:	mov	x27, xzr
  40a048:	b	40a5cc <error@@Base+0x8820>
  40a04c:	ldr	x8, [sp, #176]
  40a050:	add	x0, sp, #0x130
  40a054:	sub	x1, x29, #0x60
  40a058:	stp	x26, xzr, [x29, #-96]
  40a05c:	stp	x25, x23, [x29, #-80]
  40a060:	stp	xzr, xzr, [x8]
  40a064:	str	xzr, [x8, #16]
  40a068:	bl	4144e4 <error@@Base+0x12738>
  40a06c:	cbnz	w0, 40a2a8 <error@@Base+0x84fc>
  40a070:	ldr	x8, [x26]
  40a074:	cbnz	x8, 40a660 <error@@Base+0x88b4>
  40a078:	mov	x27, xzr
  40a07c:	ldr	x25, [sp, #288]
  40a080:	mov	x0, x26
  40a084:	bl	401aa0 <free@plt>
  40a088:	mov	x0, x27
  40a08c:	bl	401aa0 <free@plt>
  40a090:	ldp	x27, x23, [sp, #240]
  40a094:	add	x0, sp, #0x130
  40a098:	bl	411174 <error@@Base+0xf3c8>
  40a09c:	ldur	x8, [x29, #-112]
  40a0a0:	ldr	x9, [sp, #296]
  40a0a4:	mov	w20, #0x1                   	// #1
  40a0a8:	add	x26, x8, x9
  40a0ac:	cmp	x26, x27
  40a0b0:	stur	x26, [x29, #-112]
  40a0b4:	b.lt	40a828 <error@@Base+0x8a7c>  // b.tstop
  40a0b8:	cmp	x19, x26
  40a0bc:	b.ge	4084fc <error@@Base+0x6750>  // b.tcont
  40a0c0:	b	40a828 <error@@Base+0x8a7c>
  40a0c4:	ldr	x25, [sp, #288]
  40a0c8:	ldr	x23, [sp, #248]
  40a0cc:	b	409dcc <error@@Base+0x8020>
  40a0d0:	ldr	x23, [sp, #248]
  40a0d4:	ldr	x9, [sp, #256]
  40a0d8:	cbnz	x9, 409dbc <error@@Base+0x8010>
  40a0dc:	b	409dc8 <error@@Base+0x801c>
  40a0e0:	mov	w20, w0
  40a0e4:	b	40a034 <error@@Base+0x8288>
  40a0e8:	tbnz	w8, #31, 40a234 <error@@Base+0x8488>
  40a0ec:	ldr	w8, [sp, #188]
  40a0f0:	cbz	w8, 40a278 <error@@Base+0x84cc>
  40a0f4:	mov	x28, x15
  40a0f8:	mov	w8, #0x1                   	// #1
  40a0fc:	str	x8, [sp, #216]
  40a100:	b	40883c <error@@Base+0x6a90>
  40a104:	ldr	x8, [x26, #16]
  40a108:	str	x24, [sp, #136]
  40a10c:	cmp	x8, #0x1
  40a110:	b.lt	40a1e4 <error@@Base+0x8438>  // b.tstop
  40a114:	ldr	x23, [sp, #456]
  40a118:	mov	x24, xzr
  40a11c:	b	40a12c <error@@Base+0x8380>
  40a120:	add	x24, x24, #0x1
  40a124:	cmp	x24, x8
  40a128:	b.ge	40a1e4 <error@@Base+0x8438>  // b.tcont
  40a12c:	ldr	x9, [x26, #24]
  40a130:	ldr	x25, [x9, x24, lsl #3]
  40a134:	ldr	x9, [x23]
  40a138:	add	x10, x9, x25, lsl #4
  40a13c:	ldrb	w10, [x10, #8]
  40a140:	cmp	w10, #0x8
  40a144:	b.ne	40a120 <error@@Base+0x8374>  // b.any
  40a148:	lsl	x10, x25, #4
  40a14c:	ldr	x9, [x9, x10]
  40a150:	cmp	x9, #0x3f
  40a154:	b.gt	40a120 <error@@Base+0x8374>
  40a158:	ldr	x10, [x23, #160]
  40a15c:	lsr	x9, x10, x9
  40a160:	tbz	w9, #0, 40a120 <error@@Base+0x8374>
  40a164:	ldr	x27, [sp, #536]
  40a168:	ldr	x8, [sp, #544]
  40a16c:	mov	x28, x15
  40a170:	cmp	x27, x8
  40a174:	b.eq	40a1bc <error@@Base+0x8410>  // b.none
  40a178:	ldr	x20, [sp, #552]
  40a17c:	mov	w0, #0x1                   	// #1
  40a180:	mov	w1, #0x30                  	// #48
  40a184:	bl	401930 <calloc@plt>
  40a188:	lsl	x8, x27, #3
  40a18c:	str	x0, [x20, x8]
  40a190:	ldr	x9, [sp, #552]
  40a194:	ldr	x8, [x9, x8]
  40a198:	cbz	x8, 40a5fc <error@@Base+0x8850>
  40a19c:	add	x9, x27, #0x1
  40a1a0:	str	x25, [x8, #8]
  40a1a4:	str	x9, [sp, #536]
  40a1a8:	str	xzr, [x8]
  40a1ac:	ldr	x8, [x26, #16]
  40a1b0:	ldr	x27, [sp, #240]
  40a1b4:	mov	x15, x28
  40a1b8:	b	40a120 <error@@Base+0x8374>
  40a1bc:	ldr	x0, [sp, #552]
  40a1c0:	lsl	x1, x27, #4
  40a1c4:	bl	401950 <realloc@plt>
  40a1c8:	cbz	x0, 40a5fc <error@@Base+0x8850>
  40a1cc:	lsl	x8, x27, #1
  40a1d0:	ldr	x27, [sp, #536]
  40a1d4:	mov	x20, x0
  40a1d8:	str	x0, [sp, #552]
  40a1dc:	str	x8, [sp, #544]
  40a1e0:	b	40a17c <error@@Base+0x83d0>
  40a1e4:	stur	wzr, [x29, #-100]
  40a1e8:	ldrb	w8, [x26, #104]
  40a1ec:	ldr	x24, [sp, #136]
  40a1f0:	ldr	x23, [sp, #248]
  40a1f4:	mov	w25, wzr
  40a1f8:	tbz	w8, #6, 40882c <error@@Base+0x6a80>
  40a1fc:	add	x1, x26, #0x8
  40a200:	add	x0, sp, #0x130
  40a204:	mov	x20, x15
  40a208:	bl	411d68 <error@@Base+0xffbc>
  40a20c:	stur	w0, [x29, #-100]
  40a210:	cbnz	w0, 40a61c <error@@Base+0x8870>
  40a214:	mov	w25, wzr
  40a218:	mov	x15, x20
  40a21c:	b	40882c <error@@Base+0x6a80>
  40a220:	ldr	w8, [sp, #464]
  40a224:	mov	w9, #0xa                   	// #10
  40a228:	and	w8, w8, #0x2
  40a22c:	eor	w8, w8, w9
  40a230:	b	409ea0 <error@@Base+0x80f4>
  40a234:	tbnz	x15, #63, 40a270 <error@@Base+0x84c4>
  40a238:	ldr	x8, [sp, #392]
  40a23c:	cmp	x8, x15
  40a240:	b.eq	40a608 <error@@Base+0x885c>  // b.none
  40a244:	ldr	w8, [sp, #448]
  40a248:	cmp	w8, #0x2
  40a24c:	b.lt	40a280 <error@@Base+0x84d4>  // b.tstop
  40a250:	ldr	x8, [sp, #320]
  40a254:	mov	x9, x15
  40a258:	ldr	w20, [x8, x9, lsl #2]
  40a25c:	cmn	w20, #0x1
  40a260:	b.ne	40a2d0 <error@@Base+0x8524>  // b.any
  40a264:	cmp	x9, #0x0
  40a268:	sub	x9, x9, #0x1
  40a26c:	b.gt	40a258 <error@@Base+0x84ac>
  40a270:	ldr	w8, [sp, #416]
  40a274:	b	40a320 <error@@Base+0x8574>
  40a278:	mov	x28, x15
  40a27c:	b	409dc8 <error@@Base+0x801c>
  40a280:	ldr	x8, [sp, #312]
  40a284:	ldr	x9, [sp, #432]
  40a288:	ldrb	w8, [x8, x15]
  40a28c:	lsr	x10, x8, #3
  40a290:	and	x10, x10, #0x18
  40a294:	ldr	x9, [x9, x10]
  40a298:	lsr	x9, x9, x8
  40a29c:	tbz	w9, #0, 40a2f4 <error@@Base+0x8548>
  40a2a0:	mov	w8, #0x1                   	// #1
  40a2a4:	b	40a320 <error@@Base+0x8574>
  40a2a8:	mov	w20, w0
  40a2ac:	mov	x27, xzr
  40a2b0:	b	40a5cc <error@@Base+0x8820>
  40a2b4:	mov	w0, w20
  40a2b8:	bl	401b20 <iswalnum@plt>
  40a2bc:	cmp	w20, #0x5f
  40a2c0:	mov	w8, #0x1                   	// #1
  40a2c4:	b.eq	409ea0 <error@@Base+0x80f4>  // b.none
  40a2c8:	cbz	w0, 409e78 <error@@Base+0x80cc>
  40a2cc:	b	409ea0 <error@@Base+0x80f4>
  40a2d0:	ldrb	w8, [sp, #446]
  40a2d4:	cbnz	w8, 40a624 <error@@Base+0x8878>
  40a2d8:	cmp	w20, #0xa
  40a2dc:	b.ne	40a310 <error@@Base+0x8564>  // b.any
  40a2e0:	ldrb	w8, [sp, #445]
  40a2e4:	cmp	w8, #0x0
  40a2e8:	cset	w8, ne  // ne = any
  40a2ec:	lsl	w8, w8, #1
  40a2f0:	b	40a320 <error@@Base+0x8574>
  40a2f4:	cmp	w8, #0xa
  40a2f8:	b.ne	40a318 <error@@Base+0x856c>  // b.any
  40a2fc:	ldrb	w8, [sp, #445]
  40a300:	cmp	w8, #0x0
  40a304:	cset	w8, ne  // ne = any
  40a308:	lsl	w8, w8, #1
  40a30c:	b	40a31c <error@@Base+0x8570>
  40a310:	mov	w8, wzr
  40a314:	b	40a320 <error@@Base+0x8574>
  40a318:	mov	w8, wzr
  40a31c:	ldp	x27, x23, [sp, #240]
  40a320:	ldr	x9, [x26, #16]
  40a324:	cmp	x9, #0x1
  40a328:	b.lt	408834 <error@@Base+0x6a88>  // b.tstop
  40a32c:	ldr	x11, [sp, #456]
  40a330:	ldr	x10, [x26, #24]
  40a334:	ldr	x11, [x11]
  40a338:	b	40a350 <error@@Base+0x85a4>
  40a33c:	subs	x9, x9, #0x1
  40a340:	add	x10, x10, #0x8
  40a344:	mov	x28, #0xffffffffffffffff    	// #-1
  40a348:	str	xzr, [sp, #216]
  40a34c:	b.eq	40883c <error@@Base+0x6a90>  // b.none
  40a350:	ldr	x12, [x10]
  40a354:	add	x13, x11, x12, lsl #4
  40a358:	ldr	w13, [x13, #8]
  40a35c:	and	w14, w13, #0xff
  40a360:	cmp	w14, #0x2
  40a364:	b.ne	40a33c <error@@Base+0x8590>  // b.any
  40a368:	tst	w13, #0x3ff00
  40a36c:	b.eq	40a390 <error@@Base+0x85e4>  // b.none
  40a370:	tbnz	w8, #0, 40a378 <error@@Base+0x85cc>
  40a374:	tbnz	w13, #10, 40a33c <error@@Base+0x8590>
  40a378:	tbz	w8, #0, 40a380 <error@@Base+0x85d4>
  40a37c:	tbnz	w13, #11, 40a33c <error@@Base+0x8590>
  40a380:	tbnz	w8, #1, 40a388 <error@@Base+0x85dc>
  40a384:	tbnz	w13, #13, 40a33c <error@@Base+0x8590>
  40a388:	tbnz	w8, #3, 40a390 <error@@Base+0x85e4>
  40a38c:	tbnz	w13, #15, 40a33c <error@@Base+0x8590>
  40a390:	ldr	w9, [sp, #188]
  40a394:	cmp	x12, #0x0
  40a398:	cset	w8, ne  // ne = any
  40a39c:	str	x8, [sp, #216]
  40a3a0:	cset	w8, eq  // eq = none
  40a3a4:	orr	w8, w9, w8
  40a3a8:	mov	x9, x15
  40a3ac:	csinv	x28, x15, xzr, ne  // ne = any
  40a3b0:	tbz	w8, #0, 40a3c0 <error@@Base+0x8614>
  40a3b4:	ldp	x27, x23, [sp, #240]
  40a3b8:	mov	x15, x9
  40a3bc:	b	40883c <error@@Base+0x6a90>
  40a3c0:	ldr	x25, [sp, #288]
  40a3c4:	ldp	x27, x23, [sp, #240]
  40a3c8:	mov	x28, x9
  40a3cc:	b	409dcc <error@@Base+0x8020>
  40a3d0:	ldr	w8, [sp, #464]
  40a3d4:	mov	w9, #0xa                   	// #10
  40a3d8:	and	w8, w8, #0x2
  40a3dc:	eor	w8, w8, w9
  40a3e0:	b	40a4f8 <error@@Base+0x874c>
  40a3e4:	mov	w0, w25
  40a3e8:	bl	401b20 <iswalnum@plt>
  40a3ec:	cmp	w25, #0x5f
  40a3f0:	mov	w8, #0x1                   	// #1
  40a3f4:	b.eq	40a4f8 <error@@Base+0x874c>  // b.none
  40a3f8:	cbz	w0, 40a4d0 <error@@Base+0x8724>
  40a3fc:	b	40a4f8 <error@@Base+0x874c>
  40a400:	ldr	x8, [x27]
  40a404:	cbnz	x8, 40a5b0 <error@@Base+0x8804>
  40a408:	cmp	x23, #0x1
  40a40c:	b.lt	40a07c <error@@Base+0x82d0>  // b.tstop
  40a410:	ldr	x8, [sp, #488]
  40a414:	ldr	x25, [sp, #288]
  40a418:	lsl	x20, x23, #3
  40a41c:	sub	x9, x8, #0x8
  40a420:	mov	x8, x23
  40a424:	b	40a43c <error@@Base+0x8690>
  40a428:	add	x8, x23, #0x1
  40a42c:	cmp	x8, #0x2
  40a430:	sub	x20, x20, #0x8
  40a434:	mov	x8, x23
  40a438:	b.lt	40a5c0 <error@@Base+0x8814>  // b.tstop
  40a43c:	ldr	x24, [x9, x8, lsl #3]
  40a440:	sub	x23, x8, #0x1
  40a444:	cbz	x24, 40a428 <error@@Base+0x867c>
  40a448:	ldrb	w10, [x24, #104]
  40a44c:	tbz	w10, #4, 40a428 <error@@Base+0x867c>
  40a450:	cmp	x8, #0x0
  40a454:	b.le	40a494 <error@@Base+0x86e8>
  40a458:	ldr	x9, [sp, #392]
  40a45c:	add	x9, x9, #0x1
  40a460:	cmp	x9, x8
  40a464:	b.eq	40a3d0 <error@@Base+0x8624>  // b.none
  40a468:	ldr	w9, [sp, #448]
  40a46c:	cmp	w9, #0x2
  40a470:	b.lt	40a49c <error@@Base+0x86f0>  // b.tstop
  40a474:	ldr	x9, [sp, #320]
  40a478:	sub	x9, x9, #0x4
  40a47c:	ldr	w25, [x9, x8, lsl #2]
  40a480:	cmn	w25, #0x1
  40a484:	b.ne	40a4c8 <error@@Base+0x871c>  // b.any
  40a488:	sub	x8, x8, #0x1
  40a48c:	cmp	x8, #0x0
  40a490:	b.gt	40a47c <error@@Base+0x86d0>
  40a494:	ldr	w8, [sp, #416]
  40a498:	b	40a4f8 <error@@Base+0x874c>
  40a49c:	ldr	x9, [sp, #312]
  40a4a0:	ldr	x10, [sp, #432]
  40a4a4:	add	x8, x9, x8
  40a4a8:	ldurb	w8, [x8, #-1]
  40a4ac:	lsr	x9, x8, #3
  40a4b0:	and	x9, x9, #0x18
  40a4b4:	ldr	x9, [x10, x9]
  40a4b8:	lsr	x9, x9, x8
  40a4bc:	tbz	w9, #0, 40a4ec <error@@Base+0x8740>
  40a4c0:	mov	w8, #0x1                   	// #1
  40a4c4:	b	40a4f8 <error@@Base+0x874c>
  40a4c8:	ldrb	w8, [sp, #446]
  40a4cc:	cbnz	w8, 40a3e4 <error@@Base+0x8638>
  40a4d0:	cmp	w25, #0xa
  40a4d4:	b.ne	40a4f4 <error@@Base+0x8748>  // b.any
  40a4d8:	ldrb	w8, [sp, #445]
  40a4dc:	cmp	w8, #0x0
  40a4e0:	cset	w8, ne  // ne = any
  40a4e4:	lsl	w8, w8, #1
  40a4e8:	b	40a4f8 <error@@Base+0x874c>
  40a4ec:	cmp	w8, #0xa
  40a4f0:	b.eq	40a4d8 <error@@Base+0x872c>  // b.none
  40a4f4:	mov	w8, wzr
  40a4f8:	ldr	x9, [x24, #16]
  40a4fc:	cmp	x9, #0x1
  40a500:	b.lt	40a568 <error@@Base+0x87bc>  // b.tstop
  40a504:	ldr	x11, [sp, #456]
  40a508:	ldr	x10, [x24, #24]
  40a50c:	ldr	x24, [sp, #136]
  40a510:	ldr	x11, [x11]
  40a514:	b	40a524 <error@@Base+0x8778>
  40a518:	subs	x9, x9, #0x1
  40a51c:	add	x10, x10, #0x8
  40a520:	b.eq	40a56c <error@@Base+0x87c0>  // b.none
  40a524:	ldr	x25, [x10]
  40a528:	add	x12, x11, x25, lsl #4
  40a52c:	ldr	w12, [x12, #8]
  40a530:	and	w13, w12, #0xff
  40a534:	cmp	w13, #0x2
  40a538:	b.ne	40a518 <error@@Base+0x876c>  // b.any
  40a53c:	tst	w12, #0x3ff00
  40a540:	b.eq	40a570 <error@@Base+0x87c4>  // b.none
  40a544:	tbnz	w8, #0, 40a54c <error@@Base+0x87a0>
  40a548:	tbnz	w12, #10, 40a518 <error@@Base+0x876c>
  40a54c:	tbz	w8, #0, 40a554 <error@@Base+0x87a8>
  40a550:	tbnz	w12, #11, 40a518 <error@@Base+0x876c>
  40a554:	tbnz	w8, #1, 40a55c <error@@Base+0x87b0>
  40a558:	tbnz	w12, #13, 40a518 <error@@Base+0x876c>
  40a55c:	tbnz	w8, #3, 40a570 <error@@Base+0x87c4>
  40a560:	tbnz	w12, #15, 40a518 <error@@Base+0x876c>
  40a564:	b	40a570 <error@@Base+0x87c4>
  40a568:	ldr	x24, [sp, #136]
  40a56c:	mov	x25, xzr
  40a570:	mov	x0, x27
  40a574:	mov	w1, wzr
  40a578:	mov	x2, x20
  40a57c:	bl	401920 <memset@plt>
  40a580:	ldr	x8, [sp, #176]
  40a584:	add	x0, sp, #0x130
  40a588:	sub	x1, x29, #0x60
  40a58c:	stp	x26, x27, [x29, #-96]
  40a590:	stp	x25, x23, [x29, #-80]
  40a594:	stp	xzr, xzr, [x8, #8]
  40a598:	str	xzr, [x8]
  40a59c:	bl	4144e4 <error@@Base+0x12738>
  40a5a0:	cbnz	w0, 40a5c8 <error@@Base+0x881c>
  40a5a4:	ldr	x8, [x26]
  40a5a8:	cbz	x8, 40a400 <error@@Base+0x8654>
  40a5ac:	b	40a5b4 <error@@Base+0x8808>
  40a5b0:	mov	x8, xzr
  40a5b4:	tbz	x23, #63, 409fb8 <error@@Base+0x820c>
  40a5b8:	mov	w20, wzr
  40a5bc:	b	40a038 <error@@Base+0x828c>
  40a5c0:	ldr	x24, [sp, #136]
  40a5c4:	b	40a080 <error@@Base+0x82d4>
  40a5c8:	mov	w20, w0
  40a5cc:	mov	x0, x26
  40a5d0:	bl	401aa0 <free@plt>
  40a5d4:	mov	x0, x27
  40a5d8:	bl	401aa0 <free@plt>
  40a5dc:	ldr	x25, [sp, #264]
  40a5e0:	ldp	x26, x27, [sp, #232]
  40a5e4:	cbz	w20, 40a678 <error@@Base+0x88cc>
  40a5e8:	ldr	x25, [sp, #288]
  40a5ec:	ldr	x23, [sp, #248]
  40a5f0:	cmp	w20, #0x1
  40a5f4:	b.eq	40a094 <error@@Base+0x82e8>  // b.none
  40a5f8:	b	40a828 <error@@Base+0x8a7c>
  40a5fc:	ldr	x24, [sp, #136]
  40a600:	mov	w28, #0xc                   	// #12
  40a604:	b	409ddc <error@@Base+0x8030>
  40a608:	ldr	w8, [sp, #464]
  40a60c:	mov	w9, #0xa                   	// #10
  40a610:	and	w8, w8, #0x2
  40a614:	eor	w8, w8, w9
  40a618:	b	40a320 <error@@Base+0x8574>
  40a61c:	sxtw	x28, w0
  40a620:	b	409dc8 <error@@Base+0x801c>
  40a624:	mov	w0, w20
  40a628:	mov	x28, x15
  40a62c:	bl	401b20 <iswalnum@plt>
  40a630:	cmp	w20, #0x5f
  40a634:	mov	w8, #0x1                   	// #1
  40a638:	b.eq	40a64c <error@@Base+0x88a0>  // b.none
  40a63c:	ldp	x27, x23, [sp, #240]
  40a640:	mov	x15, x28
  40a644:	cbz	w0, 40a2d8 <error@@Base+0x852c>
  40a648:	b	40a320 <error@@Base+0x8574>
  40a64c:	ldp	x27, x23, [sp, #240]
  40a650:	mov	x15, x28
  40a654:	b	40a320 <error@@Base+0x8574>
  40a658:	mov	w20, #0x1                   	// #1
  40a65c:	b	40a828 <error@@Base+0x8a7c>
  40a660:	ldr	x0, [sp, #488]
  40a664:	bl	401aa0 <free@plt>
  40a668:	stp	x25, x26, [sp, #480]
  40a66c:	ldr	x25, [sp, #264]
  40a670:	ldr	x26, [sp, #232]
  40a674:	str	x23, [sp, #472]
  40a678:	cbz	x26, 40a824 <error@@Base+0x8a78>
  40a67c:	ldp	x21, x19, [sp, #160]
  40a680:	cmp	x26, #0x1
  40a684:	b.eq	40a6a4 <error@@Base+0x88f8>  // b.none
  40a688:	ldr	x9, [sp, #152]
  40a68c:	mvn	x8, x21
  40a690:	add	x0, x19, #0x10
  40a694:	mov	w1, #0xff                  	// #255
  40a698:	add	x8, x8, x9
  40a69c:	lsl	x2, x8, #4
  40a6a0:	bl	401920 <memset@plt>
  40a6a4:	ldr	x8, [sp, #472]
  40a6a8:	cmp	x26, #0x2
  40a6ac:	stp	xzr, x8, [x19]
  40a6b0:	b.cc	40a718 <error@@Base+0x896c>  // b.lo, b.ul, b.last
  40a6b4:	ldrb	w8, [x25, #56]
  40a6b8:	tbnz	w8, #4, 40a718 <error@@Base+0x896c>
  40a6bc:	ldrb	w8, [x24, #176]
  40a6c0:	tbnz	w8, #0, 40a6f4 <error@@Base+0x8948>
  40a6c4:	mov	w4, wzr
  40a6c8:	b	40a700 <error@@Base+0x8954>
  40a6cc:	ldr	x8, [x8, #16]
  40a6d0:	cbz	x8, 40a6dc <error@@Base+0x8930>
  40a6d4:	ldrsb	w8, [x0, #56]
  40a6d8:	tbnz	w8, #31, 408234 <error@@Base+0x6488>
  40a6dc:	mov	x23, xzr
  40a6e0:	cbz	x26, 40a738 <error@@Base+0x898c>
  40a6e4:	mov	x26, x23
  40a6e8:	cbz	x4, 408238 <error@@Base+0x648c>
  40a6ec:	mov	w20, #0x1                   	// #1
  40a6f0:	b	40a870 <error@@Base+0x8ac4>
  40a6f4:	ldr	x8, [x24, #152]
  40a6f8:	cmp	x8, #0x0
  40a6fc:	cset	w4, gt
  40a700:	add	x1, sp, #0x130
  40a704:	mov	x0, x25
  40a708:	mov	x2, x26
  40a70c:	mov	x3, x19
  40a710:	bl	411238 <error@@Base+0xf48c>
  40a714:	cbnz	w0, 40a894 <error@@Base+0x8ae8>
  40a718:	ldrb	w9, [sp, #444]
  40a71c:	ldr	x10, [sp, #352]
  40a720:	ldr	x11, [sp, #328]
  40a724:	ldur	x12, [x29, #-112]
  40a728:	ldr	x17, [sp, #144]
  40a72c:	mov	x8, xzr
  40a730:	add	x13, x19, #0x8
  40a734:	b	40a788 <error@@Base+0x89dc>
  40a738:	mov	x26, x23
  40a73c:	b	408238 <error@@Base+0x648c>
  40a740:	add	x15, x11, x14, lsl #3
  40a744:	cmp	x14, x10
  40a748:	ldr	x16, [x13]
  40a74c:	csel	x14, x17, x15, eq  // eq = none
  40a750:	ldr	x14, [x14]
  40a754:	add	x15, x11, x16, lsl #3
  40a758:	cmp	x16, x10
  40a75c:	stur	x14, [x13, #-8]
  40a760:	csel	x15, x17, x15, eq  // eq = none
  40a764:	ldr	x15, [x15]
  40a768:	str	x15, [x13]
  40a76c:	add	x14, x14, x12
  40a770:	add	x15, x15, x12
  40a774:	stp	x14, x15, [x13, #-8]
  40a778:	add	x8, x8, #0x1
  40a77c:	cmp	x8, x26
  40a780:	add	x13, x13, #0x10
  40a784:	b.cs	40a7a0 <error@@Base+0x89f4>  // b.hs, b.nlast
  40a788:	ldur	x14, [x13, #-8]
  40a78c:	cmn	x14, #0x1
  40a790:	b.eq	40a778 <error@@Base+0x89cc>  // b.none
  40a794:	cbnz	w9, 40a740 <error@@Base+0x8994>
  40a798:	ldr	x15, [x13]
  40a79c:	b	40a76c <error@@Base+0x89c0>
  40a7a0:	cmp	x21, #0x1
  40a7a4:	b.lt	40a7b8 <error@@Base+0x8a0c>  // b.tstop
  40a7a8:	add	x0, x19, x26, lsl #4
  40a7ac:	lsl	x2, x21, #4
  40a7b0:	mov	w1, #0xff                  	// #255
  40a7b4:	bl	401920 <memset@plt>
  40a7b8:	ldr	x8, [x24, #224]
  40a7bc:	mov	w20, wzr
  40a7c0:	cbz	x8, 40a828 <error@@Base+0x8a7c>
  40a7c4:	cmp	x26, #0x2
  40a7c8:	b.cc	40a828 <error@@Base+0x8a7c>  // b.lo, b.ul, b.last
  40a7cc:	ldp	x11, x10, [sp, #152]
  40a7d0:	ldr	x13, [sp, #168]
  40a7d4:	mov	x9, xzr
  40a7d8:	mvn	x10, x10
  40a7dc:	add	x10, x10, x11
  40a7e0:	add	x11, x13, #0x18
  40a7e4:	b	40a7f8 <error@@Base+0x8a4c>
  40a7e8:	add	x9, x9, #0x1
  40a7ec:	cmp	x10, x9
  40a7f0:	add	x11, x11, #0x10
  40a7f4:	b.eq	40a824 <error@@Base+0x8a78>  // b.none
  40a7f8:	ldr	x12, [x8, x9, lsl #3]
  40a7fc:	cmp	x9, x12
  40a800:	b.eq	40a7e8 <error@@Base+0x8a3c>  // b.none
  40a804:	add	x12, x13, x12, lsl #4
  40a808:	ldr	x12, [x12, #16]
  40a80c:	stur	x12, [x11, #-8]
  40a810:	ldr	x12, [x8, x9, lsl #3]
  40a814:	add	x12, x13, x12, lsl #4
  40a818:	ldr	x12, [x12, #24]
  40a81c:	str	x12, [x11]
  40a820:	b	40a7e8 <error@@Base+0x8a3c>
  40a824:	mov	w20, wzr
  40a828:	ldr	x0, [sp, #488]
  40a82c:	bl	401aa0 <free@plt>
  40a830:	ldr	x8, [x24, #152]
  40a834:	cbz	x8, 40a850 <error@@Base+0x8aa4>
  40a838:	add	x0, sp, #0x130
  40a83c:	bl	411174 <error@@Base+0xf3c8>
  40a840:	ldr	x0, [sp, #552]
  40a844:	bl	401aa0 <free@plt>
  40a848:	ldr	x0, [sp, #520]
  40a84c:	bl	401aa0 <free@plt>
  40a850:	ldr	x0, [sp, #320]
  40a854:	bl	401aa0 <free@plt>
  40a858:	ldr	x0, [sp, #328]
  40a85c:	bl	401aa0 <free@plt>
  40a860:	ldrb	w8, [sp, #443]
  40a864:	cbz	w8, 40a870 <error@@Base+0x8ac4>
  40a868:	ldr	x0, [sp, #312]
  40a86c:	bl	401aa0 <free@plt>
  40a870:	mov	w0, w20
  40a874:	add	sp, sp, #0x2a0
  40a878:	ldp	x20, x19, [sp, #80]
  40a87c:	ldp	x22, x21, [sp, #64]
  40a880:	ldp	x24, x23, [sp, #48]
  40a884:	ldp	x26, x25, [sp, #32]
  40a888:	ldp	x28, x27, [sp, #16]
  40a88c:	ldp	x29, x30, [sp], #96
  40a890:	ret
  40a894:	mov	w20, w0
  40a898:	b	40a828 <error@@Base+0x8a7c>
  40a89c:	ldur	w8, [x29, #-100]
  40a8a0:	cmp	w8, #0xc
  40a8a4:	b.ne	40a8e8 <error@@Base+0x8b3c>  // b.any
  40a8a8:	mov	w20, #0xc                   	// #12
  40a8ac:	b	40a828 <error@@Base+0x8a7c>
  40a8b0:	mov	x0, x26
  40a8b4:	bl	401aa0 <free@plt>
  40a8b8:	mov	w20, #0xc                   	// #12
  40a8bc:	b	40a828 <error@@Base+0x8a7c>
  40a8c0:	cmp	w0, #0xc
  40a8c4:	b.eq	40a8a8 <error@@Base+0x8afc>  // b.none
  40a8c8:	adrp	x0, 417000 <error@@Base+0x15254>
  40a8cc:	adrp	x1, 417000 <error@@Base+0x15254>
  40a8d0:	adrp	x3, 417000 <error@@Base+0x15254>
  40a8d4:	add	x0, x0, #0xb24
  40a8d8:	add	x1, x1, #0xa21
  40a8dc:	add	x3, x3, #0xb36
  40a8e0:	mov	w2, #0x46c                 	// #1132
  40a8e4:	bl	401b90 <__assert_fail@plt>
  40a8e8:	adrp	x0, 417000 <error@@Base+0x15254>
  40a8ec:	adrp	x1, 417000 <error@@Base+0x15254>
  40a8f0:	adrp	x3, 417000 <error@@Base+0x15254>
  40a8f4:	add	x0, x0, #0xb24
  40a8f8:	add	x1, x1, #0xa21
  40a8fc:	add	x3, x3, #0xb36
  40a900:	mov	w2, #0x435                 	// #1077
  40a904:	bl	401b90 <__assert_fail@plt>
  40a908:	mov	x6, x4
  40a90c:	mov	w7, #0x1                   	// #1
  40a910:	mov	x4, xzr
  40a914:	mov	x5, x2
  40a918:	b	40a91c <error@@Base+0x8b70>
  40a91c:	sub	sp, sp, #0x70
  40a920:	cmp	x3, x2
  40a924:	cset	w8, gt
  40a928:	orr	x8, x8, x3, lsr #63
  40a92c:	stp	x29, x30, [sp, #16]
  40a930:	stp	x28, x27, [sp, #32]
  40a934:	stp	x26, x25, [sp, #48]
  40a938:	stp	x24, x23, [sp, #64]
  40a93c:	stp	x22, x21, [sp, #80]
  40a940:	stp	x20, x19, [sp, #96]
  40a944:	add	x29, sp, #0x10
  40a948:	cbnz	x8, 40ac1c <error@@Base+0x8e70>
  40a94c:	add	x8, x4, x3
  40a950:	ldrb	w20, [x0, #56]
  40a954:	bic	x9, x8, x8, asr #63
  40a958:	cmp	x8, x2
  40a95c:	csel	x27, x2, x9, gt
  40a960:	mov	x22, x6
  40a964:	mov	x24, x5
  40a968:	mov	x19, x3
  40a96c:	mov	x25, x2
  40a970:	mov	x26, x1
  40a974:	mov	x21, x0
  40a978:	cmp	x27, x3
  40a97c:	stur	w7, [x29, #-4]
  40a980:	b.le	40a9a4 <error@@Base+0x8bf8>
  40a984:	tbnz	w20, #3, 40a9a4 <error@@Base+0x8bf8>
  40a988:	ldr	x9, [x21, #32]
  40a98c:	mov	w8, w20
  40a990:	cbz	x9, 40a9a8 <error@@Base+0x8bfc>
  40a994:	mov	x0, x21
  40a998:	bl	40777c <error@@Base+0x59d0>
  40a99c:	ldrb	w8, [x21, #56]
  40a9a0:	b	40a9a8 <error@@Base+0x8bfc>
  40a9a4:	mov	w8, w20
  40a9a8:	mov	x28, xzr
  40a9ac:	mov	w23, #0x1                   	// #1
  40a9b0:	cbz	x22, 40a9f0 <error@@Base+0x8c44>
  40a9b4:	tbnz	w8, #4, 40a9f0 <error@@Base+0x8c44>
  40a9b8:	and	w8, w8, #0x6
  40a9bc:	cmp	w8, #0x4
  40a9c0:	b.ne	40a9e4 <error@@Base+0x8c38>  // b.any
  40a9c4:	ldr	x8, [x22]
  40a9c8:	ldr	x9, [x21, #48]
  40a9cc:	cmp	x8, x9
  40a9d0:	b.hi	40a9e8 <error@@Base+0x8c3c>  // b.pmore
  40a9d4:	cmp	x8, #0x1
  40a9d8:	csel	x28, xzr, x22, lt  // lt = tstop
  40a9dc:	csinc	x23, x8, xzr, ge  // ge = tcont
  40a9e0:	b	40a9f0 <error@@Base+0x8c44>
  40a9e4:	ldr	x9, [x21, #48]
  40a9e8:	add	x23, x9, #0x1
  40a9ec:	mov	x28, x22
  40a9f0:	lsl	x0, x23, #4
  40a9f4:	bl	4018b0 <malloc@plt>
  40a9f8:	cbz	x0, 40ac24 <error@@Base+0x8e78>
  40a9fc:	mov	x22, x0
  40aa00:	ubfx	w8, w20, #5, #2
  40aa04:	mov	x0, x21
  40aa08:	mov	x1, x26
  40aa0c:	mov	x2, x25
  40aa10:	mov	x3, x19
  40aa14:	mov	x4, x27
  40aa18:	mov	x5, x24
  40aa1c:	mov	x6, x23
  40aa20:	mov	x7, x22
  40aa24:	str	w8, [sp]
  40aa28:	bl	40815c <error@@Base+0x63b0>
  40aa2c:	cbz	w0, 40aa68 <error@@Base+0x8cbc>
  40aa30:	cmp	w0, #0x1
  40aa34:	mov	x8, #0xfffffffffffffffe    	// #-2
  40aa38:	cinc	x21, x8, eq  // eq = none
  40aa3c:	mov	x0, x22
  40aa40:	bl	401aa0 <free@plt>
  40aa44:	mov	x0, x21
  40aa48:	ldp	x20, x19, [sp, #96]
  40aa4c:	ldp	x22, x21, [sp, #80]
  40aa50:	ldp	x24, x23, [sp, #64]
  40aa54:	ldp	x26, x25, [sp, #48]
  40aa58:	ldp	x28, x27, [sp, #32]
  40aa5c:	ldp	x29, x30, [sp, #16]
  40aa60:	add	sp, sp, #0x70
  40aa64:	ret
  40aa68:	cbz	x28, 40abac <error@@Base+0x8e00>
  40aa6c:	ldrb	w8, [x21, #56]
  40aa70:	ubfx	w8, w8, #1, #2
  40aa74:	cmp	w8, #0x2
  40aa78:	b.eq	40aaf4 <error@@Base+0x8d48>  // b.none
  40aa7c:	cmp	w8, #0x1
  40aa80:	add	x26, x23, #0x1
  40aa84:	b.eq	40aac8 <error@@Base+0x8d1c>  // b.none
  40aa88:	cbnz	w8, 40ac6c <error@@Base+0x8ec0>
  40aa8c:	lsl	x25, x26, #3
  40aa90:	mov	x0, x25
  40aa94:	bl	4018b0 <malloc@plt>
  40aa98:	str	x0, [x28, #8]
  40aa9c:	cbz	x0, 40ac64 <error@@Base+0x8eb8>
  40aaa0:	mov	x24, x0
  40aaa4:	mov	x0, x25
  40aaa8:	bl	4018b0 <malloc@plt>
  40aaac:	str	x0, [x28, #16]
  40aab0:	cbz	x0, 40ac5c <error@@Base+0x8eb0>
  40aab4:	str	x26, [x28]
  40aab8:	mov	w8, #0x1                   	// #1
  40aabc:	cmp	x23, #0x1
  40aac0:	b.ge	40ab0c <error@@Base+0x8d60>  // b.tcont
  40aac4:	b	40aae4 <error@@Base+0x8d38>
  40aac8:	ldr	x9, [x28]
  40aacc:	cmp	x26, x9
  40aad0:	b.hi	40ac2c <error@@Base+0x8e80>  // b.pmore
  40aad4:	mov	w8, #0x1                   	// #1
  40aad8:	mov	x26, x9
  40aadc:	cmp	x23, #0x1
  40aae0:	b.ge	40ab0c <error@@Base+0x8d60>  // b.tcont
  40aae4:	mov	x23, xzr
  40aae8:	cmp	x23, x26
  40aaec:	b.cc	40ab74 <error@@Base+0x8dc8>  // b.lo, b.ul, b.last
  40aaf0:	b	40ab98 <error@@Base+0x8dec>
  40aaf4:	ldr	x26, [x28]
  40aaf8:	cmp	x26, x23
  40aafc:	b.cc	40acac <error@@Base+0x8f00>  // b.lo, b.ul, b.last
  40ab00:	mov	w8, #0x2                   	// #2
  40ab04:	cmp	x23, #0x1
  40ab08:	b.lt	40aae4 <error@@Base+0x8d38>  // b.tstop
  40ab0c:	ldp	x9, x10, [x28, #8]
  40ab10:	cmp	x23, #0x3
  40ab14:	b.ls	40ab34 <error@@Base+0x8d88>  // b.plast
  40ab18:	lsl	x11, x23, #3
  40ab1c:	add	x12, x10, x11
  40ab20:	cmp	x9, x12
  40ab24:	b.cs	40abd4 <error@@Base+0x8e28>  // b.hs, b.nlast
  40ab28:	add	x11, x9, x11
  40ab2c:	cmp	x10, x11
  40ab30:	b.cs	40abd4 <error@@Base+0x8e28>  // b.hs, b.nlast
  40ab34:	mov	x11, xzr
  40ab38:	sub	x12, x23, x11
  40ab3c:	lsl	x13, x11, #3
  40ab40:	add	x11, x22, x11, lsl #4
  40ab44:	add	x10, x10, x13
  40ab48:	add	x11, x11, #0x8
  40ab4c:	add	x9, x9, x13
  40ab50:	ldur	x13, [x11, #-8]
  40ab54:	subs	x12, x12, #0x1
  40ab58:	str	x13, [x9], #8
  40ab5c:	ldr	x13, [x11], #16
  40ab60:	str	x13, [x10], #8
  40ab64:	b.ne	40ab50 <error@@Base+0x8da4>  // b.any
  40ab68:	ldr	x26, [x28]
  40ab6c:	cmp	x23, x26
  40ab70:	b.cs	40ab98 <error@@Base+0x8dec>  // b.hs, b.nlast
  40ab74:	ldp	x10, x9, [x28, #8]
  40ab78:	mov	x11, #0xffffffffffffffff    	// #-1
  40ab7c:	lsl	x12, x23, #3
  40ab80:	str	x11, [x9, x12]
  40ab84:	str	x11, [x10, x12]
  40ab88:	ldr	x12, [x28]
  40ab8c:	add	x23, x23, #0x1
  40ab90:	cmp	x23, x12
  40ab94:	b.cc	40ab7c <error@@Base+0x8dd0>  // b.lo, b.ul, b.last
  40ab98:	ldrb	w9, [x21, #56]
  40ab9c:	and	w9, w9, #0xfffffff9
  40aba0:	orr	w9, w9, w8, lsl #1
  40aba4:	strb	w9, [x21, #56]
  40aba8:	cbz	w8, 40abcc <error@@Base+0x8e20>
  40abac:	ldr	x21, [x22]
  40abb0:	ldur	w8, [x29, #-4]
  40abb4:	tbz	w8, #0, 40aa3c <error@@Base+0x8c90>
  40abb8:	cmp	x21, x19
  40abbc:	b.ne	40ac8c <error@@Base+0x8ee0>  // b.any
  40abc0:	ldr	x8, [x22, #8]
  40abc4:	sub	x21, x8, x19
  40abc8:	b	40aa3c <error@@Base+0x8c90>
  40abcc:	mov	x21, #0xfffffffffffffffe    	// #-2
  40abd0:	b	40aa3c <error@@Base+0x8c90>
  40abd4:	and	x11, x23, #0xfffffffffffffffc
  40abd8:	add	x12, x22, #0x20
  40abdc:	add	x13, x9, #0x10
  40abe0:	add	x14, x10, #0x10
  40abe4:	mov	x15, x11
  40abe8:	sub	x16, x12, #0x20
  40abec:	ld2	{v0.2d, v1.2d}, [x12]
  40abf0:	ld2	{v2.2d, v3.2d}, [x16]
  40abf4:	add	x12, x12, #0x40
  40abf8:	subs	x15, x15, #0x4
  40abfc:	stp	q2, q0, [x13, #-16]
  40ac00:	stp	q3, q1, [x14, #-16]
  40ac04:	add	x13, x13, #0x20
  40ac08:	add	x14, x14, #0x20
  40ac0c:	b.ne	40abe8 <error@@Base+0x8e3c>  // b.any
  40ac10:	cmp	x23, x11
  40ac14:	b.ne	40ab38 <error@@Base+0x8d8c>  // b.any
  40ac18:	b	40ab68 <error@@Base+0x8dbc>
  40ac1c:	mov	x21, #0xffffffffffffffff    	// #-1
  40ac20:	b	40aa44 <error@@Base+0x8c98>
  40ac24:	mov	x21, #0xfffffffffffffffe    	// #-2
  40ac28:	b	40aa44 <error@@Base+0x8c98>
  40ac2c:	ldr	x0, [x28, #8]
  40ac30:	lsl	x25, x26, #3
  40ac34:	mov	x1, x25
  40ac38:	bl	401950 <realloc@plt>
  40ac3c:	cbz	x0, 40ac64 <error@@Base+0x8eb8>
  40ac40:	mov	x24, x0
  40ac44:	ldr	x0, [x28, #16]
  40ac48:	mov	x1, x25
  40ac4c:	bl	401950 <realloc@plt>
  40ac50:	cbz	x0, 40ac5c <error@@Base+0x8eb0>
  40ac54:	stp	x24, x0, [x28, #8]
  40ac58:	b	40aab4 <error@@Base+0x8d08>
  40ac5c:	mov	x0, x24
  40ac60:	bl	401aa0 <free@plt>
  40ac64:	mov	w8, wzr
  40ac68:	b	40ab98 <error@@Base+0x8dec>
  40ac6c:	adrp	x0, 417000 <error@@Base+0x15254>
  40ac70:	adrp	x1, 417000 <error@@Base+0x15254>
  40ac74:	adrp	x3, 417000 <error@@Base+0x15254>
  40ac78:	add	x0, x0, #0xaa6
  40ac7c:	add	x1, x1, #0xa21
  40ac80:	add	x3, x3, #0xac3
  40ac84:	mov	w2, #0x1f9                 	// #505
  40ac88:	bl	401b90 <__assert_fail@plt>
  40ac8c:	adrp	x0, 417000 <error@@Base+0x15254>
  40ac90:	adrp	x1, 417000 <error@@Base+0x15254>
  40ac94:	adrp	x3, 417000 <error@@Base+0x15254>
  40ac98:	add	x0, x0, #0xa08
  40ac9c:	add	x1, x1, #0xa21
  40aca0:	add	x3, x3, #0xa2d
  40aca4:	mov	w2, #0x1be                 	// #446
  40aca8:	bl	401b90 <__assert_fail@plt>
  40acac:	adrp	x0, 417000 <error@@Base+0x15254>
  40acb0:	adrp	x1, 417000 <error@@Base+0x15254>
  40acb4:	adrp	x3, 417000 <error@@Base+0x15254>
  40acb8:	add	x0, x0, #0xb0c
  40acbc:	add	x1, x1, #0xa21
  40acc0:	add	x3, x3, #0xac3
  40acc4:	mov	w2, #0x1fb                 	// #507
  40acc8:	bl	401b90 <__assert_fail@plt>
  40accc:	mov	x6, x5
  40acd0:	mov	x5, x2
  40acd4:	mov	w7, wzr
  40acd8:	b	40a91c <error@@Base+0x8b70>
  40acdc:	stp	x29, x30, [sp, #-96]!
  40ace0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40ace4:	sub	x9, x9, x4
  40ace8:	orr	x8, x4, x2
  40acec:	cmp	x9, x2
  40acf0:	orr	x8, x8, x7
  40acf4:	cset	w9, lt  // lt = tstop
  40acf8:	orr	x8, x9, x8, lsr #63
  40acfc:	stp	x28, x27, [sp, #16]
  40ad00:	stp	x26, x25, [sp, #32]
  40ad04:	stp	x24, x23, [sp, #48]
  40ad08:	stp	x22, x21, [sp, #64]
  40ad0c:	stp	x20, x19, [sp, #80]
  40ad10:	mov	x29, sp
  40ad14:	cbnz	x8, 40ade0 <error@@Base+0x9034>
  40ad18:	mov	x19, x7
  40ad1c:	mov	x20, x6
  40ad20:	mov	x21, x5
  40ad24:	mov	x27, x4
  40ad28:	mov	x28, x2
  40ad2c:	mov	x23, x1
  40ad30:	mov	x22, x0
  40ad34:	cmp	x4, #0x1
  40ad38:	add	x24, x4, x2
  40ad3c:	b.lt	40ad80 <error@@Base+0x8fd4>  // b.tstop
  40ad40:	mov	x26, x3
  40ad44:	cmp	x28, #0x1
  40ad48:	b.lt	40ad88 <error@@Base+0x8fdc>  // b.tstop
  40ad4c:	mov	x0, x24
  40ad50:	bl	4018b0 <malloc@plt>
  40ad54:	cbz	x0, 40ade0 <error@@Base+0x9034>
  40ad58:	mov	x1, x23
  40ad5c:	mov	x2, x28
  40ad60:	mov	x25, x0
  40ad64:	bl	401780 <memcpy@plt>
  40ad68:	add	x0, x25, x28
  40ad6c:	mov	x1, x26
  40ad70:	mov	x2, x27
  40ad74:	bl	401780 <memcpy@plt>
  40ad78:	mov	x23, x25
  40ad7c:	b	40ad90 <error@@Base+0x8fe4>
  40ad80:	mov	x25, xzr
  40ad84:	b	40ad90 <error@@Base+0x8fe4>
  40ad88:	mov	x25, xzr
  40ad8c:	mov	x23, x26
  40ad90:	mov	w7, #0x1                   	// #1
  40ad94:	mov	x0, x22
  40ad98:	mov	x1, x23
  40ad9c:	mov	x2, x24
  40ada0:	mov	x3, x21
  40ada4:	mov	x4, xzr
  40ada8:	mov	x5, x19
  40adac:	mov	x6, x20
  40adb0:	bl	40a91c <error@@Base+0x8b70>
  40adb4:	mov	x19, x0
  40adb8:	mov	x0, x25
  40adbc:	bl	401aa0 <free@plt>
  40adc0:	mov	x0, x19
  40adc4:	ldp	x20, x19, [sp, #80]
  40adc8:	ldp	x22, x21, [sp, #64]
  40adcc:	ldp	x24, x23, [sp, #48]
  40add0:	ldp	x26, x25, [sp, #32]
  40add4:	ldp	x28, x27, [sp, #16]
  40add8:	ldp	x29, x30, [sp], #96
  40addc:	ret
  40ade0:	mov	x0, #0xfffffffffffffffe    	// #-2
  40ade4:	b	40adc4 <error@@Base+0x9018>
  40ade8:	sub	sp, sp, #0x70
  40adec:	stp	x29, x30, [sp, #16]
  40adf0:	add	x29, sp, #0x10
  40adf4:	stp	x22, x21, [sp, #80]
  40adf8:	ldr	x22, [x29, #96]
  40adfc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40ae00:	sub	x9, x9, x4
  40ae04:	orr	x8, x4, x2
  40ae08:	cmp	x9, x2
  40ae0c:	orr	x8, x8, x22
  40ae10:	cset	w9, lt  // lt = tstop
  40ae14:	orr	x8, x9, x8, lsr #63
  40ae18:	stp	x28, x27, [sp, #32]
  40ae1c:	stp	x26, x25, [sp, #48]
  40ae20:	stp	x24, x23, [sp, #64]
  40ae24:	stp	x20, x19, [sp, #96]
  40ae28:	cbnz	x8, 40aefc <error@@Base+0x9150>
  40ae2c:	mov	x20, x6
  40ae30:	mov	x21, x5
  40ae34:	mov	x28, x4
  40ae38:	mov	x19, x2
  40ae3c:	mov	x24, x1
  40ae40:	mov	x23, x0
  40ae44:	cmp	x4, #0x1
  40ae48:	add	x25, x4, x2
  40ae4c:	b.lt	40ae98 <error@@Base+0x90ec>  // b.tstop
  40ae50:	mov	x27, x3
  40ae54:	cmp	x19, #0x1
  40ae58:	b.lt	40aea0 <error@@Base+0x90f4>  // b.tstop
  40ae5c:	mov	x0, x25
  40ae60:	str	x7, [sp, #8]
  40ae64:	bl	4018b0 <malloc@plt>
  40ae68:	cbz	x0, 40aefc <error@@Base+0x9150>
  40ae6c:	mov	x1, x24
  40ae70:	mov	x2, x19
  40ae74:	mov	x26, x0
  40ae78:	bl	401780 <memcpy@plt>
  40ae7c:	add	x0, x26, x19
  40ae80:	mov	x1, x27
  40ae84:	mov	x2, x28
  40ae88:	bl	401780 <memcpy@plt>
  40ae8c:	ldr	x7, [sp, #8]
  40ae90:	mov	x24, x26
  40ae94:	b	40aea8 <error@@Base+0x90fc>
  40ae98:	mov	x26, xzr
  40ae9c:	b	40aea8 <error@@Base+0x90fc>
  40aea0:	mov	x26, xzr
  40aea4:	mov	x24, x27
  40aea8:	mov	x0, x23
  40aeac:	mov	x1, x24
  40aeb0:	mov	x2, x25
  40aeb4:	mov	x3, x21
  40aeb8:	mov	x4, x20
  40aebc:	mov	x5, x22
  40aec0:	mov	x6, x7
  40aec4:	mov	w7, wzr
  40aec8:	bl	40a91c <error@@Base+0x8b70>
  40aecc:	mov	x19, x0
  40aed0:	mov	x0, x26
  40aed4:	bl	401aa0 <free@plt>
  40aed8:	mov	x0, x19
  40aedc:	ldp	x20, x19, [sp, #96]
  40aee0:	ldp	x22, x21, [sp, #80]
  40aee4:	ldp	x24, x23, [sp, #64]
  40aee8:	ldp	x26, x25, [sp, #48]
  40aeec:	ldp	x28, x27, [sp, #32]
  40aef0:	ldp	x29, x30, [sp, #16]
  40aef4:	add	sp, sp, #0x70
  40aef8:	ret
  40aefc:	mov	x0, #0xfffffffffffffffe    	// #-2
  40af00:	b	40aedc <error@@Base+0x9130>
  40af04:	ldrb	w8, [x0, #56]
  40af08:	cmp	x2, #0x0
  40af0c:	csel	x9, xzr, x4, eq  // eq = none
  40af10:	csel	x10, xzr, x3, eq  // eq = none
  40af14:	and	w8, w8, #0xfffffff9
  40af18:	orr	w11, w8, #0x2
  40af1c:	csel	w8, w8, w11, eq  // eq = none
  40af20:	strb	w8, [x0, #56]
  40af24:	stp	x10, x9, [x1, #8]
  40af28:	str	x2, [x1]
  40af2c:	ret
  40af30:	stp	x29, x30, [sp, #-32]!
  40af34:	str	x19, [sp, #16]
  40af38:	mov	x19, x0
  40af3c:	ldr	x0, [x0, #48]
  40af40:	mov	x29, sp
  40af44:	bl	401aa0 <free@plt>
  40af48:	ldr	x0, [x19, #72]
  40af4c:	bl	401aa0 <free@plt>
  40af50:	ldr	x8, [x19, #80]
  40af54:	add	x9, x19, #0x8
  40af58:	cmp	x8, x9
  40af5c:	b.eq	40af70 <error@@Base+0x91c4>  // b.none
  40af60:	ldr	x0, [x8, #16]
  40af64:	bl	401aa0 <free@plt>
  40af68:	ldr	x0, [x19, #80]
  40af6c:	bl	401aa0 <free@plt>
  40af70:	ldr	x0, [x19, #24]
  40af74:	bl	401aa0 <free@plt>
  40af78:	ldr	x0, [x19, #96]
  40af7c:	bl	401aa0 <free@plt>
  40af80:	ldr	x0, [x19, #88]
  40af84:	bl	401aa0 <free@plt>
  40af88:	mov	x0, x19
  40af8c:	ldr	x19, [sp, #16]
  40af90:	ldp	x29, x30, [sp], #32
  40af94:	b	401aa0 <free@plt>
  40af98:	sub	sp, sp, #0xb0
  40af9c:	stp	x29, x30, [sp, #80]
  40afa0:	stp	x28, x27, [sp, #96]
  40afa4:	stp	x26, x25, [sp, #112]
  40afa8:	stp	x24, x23, [sp, #128]
  40afac:	stp	x22, x21, [sp, #144]
  40afb0:	stp	x20, x19, [sp, #160]
  40afb4:	ldr	x8, [x0, #64]
  40afb8:	ldr	x9, [x0, #88]
  40afbc:	ldrb	w10, [x0, #138]
  40afc0:	ldr	x25, [x0, #48]
  40afc4:	mov	x19, x0
  40afc8:	cmp	x8, x9
  40afcc:	csel	x26, x9, x8, gt
  40afd0:	add	x29, sp, #0x50
  40afd4:	cbnz	w10, 40afe8 <error@@Base+0x923c>
  40afd8:	ldr	x8, [x19, #120]
  40afdc:	cbnz	x8, 40afe8 <error@@Base+0x923c>
  40afe0:	ldrb	w8, [x19, #140]
  40afe4:	cbz	w8, 40aff0 <error@@Base+0x9244>
  40afe8:	ldr	x22, [x19, #56]
  40afec:	b	40b1bc <error@@Base+0x9410>
  40aff0:	cmp	x26, x25
  40aff4:	b.le	40b19c <error@@Base+0x93f0>
  40aff8:	add	x20, x19, #0x20
  40affc:	b	40b034 <error@@Base+0x9288>
  40b000:	and	x21, x23, #0xff
  40b004:	bl	401960 <__ctype_toupper_loc@plt>
  40b008:	ldr	x8, [x0]
  40b00c:	ldr	x9, [x19, #8]
  40b010:	add	x27, x25, #0x1
  40b014:	ldr	w8, [x8, x21, lsl #2]
  40b018:	strb	w8, [x9, x25]
  40b01c:	ldp	x8, x9, [x19, #8]
  40b020:	ldrb	w8, [x8, x25]
  40b024:	str	w8, [x9, x25, lsl #2]
  40b028:	cmp	x26, x27
  40b02c:	mov	x25, x27
  40b030:	b.le	40b4b8 <error@@Base+0x970c>
  40b034:	ldr	x21, [x19, #40]
  40b038:	ldr	x22, [x19]
  40b03c:	add	x8, x21, x25
  40b040:	ldrsb	w23, [x22, x8]
  40b044:	tbnz	w23, #31, 40b054 <error@@Base+0x92a8>
  40b048:	mov	x0, x20
  40b04c:	bl	401a00 <mbsinit@plt>
  40b050:	cbnz	w0, 40b000 <error@@Base+0x9254>
  40b054:	ldr	x8, [x20]
  40b058:	add	x9, x22, x21
  40b05c:	sub	x2, x26, x25
  40b060:	add	x1, x9, x25
  40b064:	add	x0, sp, #0x4
  40b068:	mov	x3, x20
  40b06c:	stur	x8, [x29, #-8]
  40b070:	bl	4063e8 <error@@Base+0x463c>
  40b074:	sub	x23, x0, #0x1
  40b078:	mov	x21, x0
  40b07c:	cmn	x23, #0x4
  40b080:	b.hi	40b14c <error@@Base+0x93a0>  // b.pmore
  40b084:	ldr	w0, [sp, #4]
  40b088:	bl	401b60 <towupper@plt>
  40b08c:	ldr	w8, [sp, #4]
  40b090:	mov	w22, w0
  40b094:	cmp	w0, w8
  40b098:	b.ne	40b0b4 <error@@Base+0x9308>  // b.any
  40b09c:	ldp	x9, x8, [x19]
  40b0a0:	ldr	x10, [x19, #40]
  40b0a4:	add	x0, x8, x25
  40b0a8:	add	x8, x9, x10
  40b0ac:	add	x1, x8, x25
  40b0b0:	b	40b0d8 <error@@Base+0x932c>
  40b0b4:	add	x0, sp, #0x8
  40b0b8:	sub	x2, x29, #0x8
  40b0bc:	mov	w1, w22
  40b0c0:	bl	401c00 <wcrtomb@plt>
  40b0c4:	cmp	x21, x0
  40b0c8:	b.ne	40b1a4 <error@@Base+0x93f8>  // b.any
  40b0cc:	ldr	x8, [x19, #8]
  40b0d0:	add	x1, sp, #0x8
  40b0d4:	add	x0, x8, x25
  40b0d8:	mov	x2, x21
  40b0dc:	bl	401780 <memcpy@plt>
  40b0e0:	ldr	x8, [x19, #16]
  40b0e4:	add	x24, x21, x25
  40b0e8:	add	x27, x25, #0x1
  40b0ec:	cmp	x27, x24
  40b0f0:	str	w22, [x8, x25, lsl #2]
  40b0f4:	b.ge	40b028 <error@@Base+0x927c>  // b.tcont
  40b0f8:	add	x8, x8, x25, lsl #2
  40b0fc:	lsl	x9, x21, #2
  40b100:	add	x0, x8, #0x4
  40b104:	sub	x2, x9, #0x4
  40b108:	mov	w1, #0xff                  	// #255
  40b10c:	bl	401920 <memset@plt>
  40b110:	cmp	x23, #0x2
  40b114:	b.cc	40b134 <error@@Base+0x9388>  // b.lo, b.ul, b.last
  40b118:	and	x8, x23, #0xfffffffffffffffe
  40b11c:	add	x27, x27, x8
  40b120:	mov	x9, x8
  40b124:	subs	x9, x9, #0x2
  40b128:	b.ne	40b124 <error@@Base+0x9378>  // b.any
  40b12c:	cmp	x23, x8
  40b130:	b.eq	40b144 <error@@Base+0x9398>  // b.none
  40b134:	add	x8, x21, x25
  40b138:	sub	x8, x8, x27
  40b13c:	subs	x8, x8, #0x1
  40b140:	b.ne	40b13c <error@@Base+0x9390>  // b.any
  40b144:	mov	x27, x24
  40b148:	b	40b028 <error@@Base+0x927c>
  40b14c:	add	x8, x21, #0x1
  40b150:	cmp	x8, #0x2
  40b154:	b.cc	40b168 <error@@Base+0x93bc>  // b.lo, b.ul, b.last
  40b158:	ldr	x8, [x19, #64]
  40b15c:	ldr	x9, [x19, #88]
  40b160:	cmp	x8, x9
  40b164:	b.lt	40b1ac <error@@Base+0x9400>  // b.tstop
  40b168:	ldr	x8, [x19, #40]
  40b16c:	ldp	x9, x10, [x19]
  40b170:	add	x27, x25, #0x1
  40b174:	cmn	x21, #0x1
  40b178:	add	x8, x8, x25
  40b17c:	ldrb	w8, [x9, x8]
  40b180:	strb	w8, [x10, x25]
  40b184:	ldr	x9, [x19, #16]
  40b188:	str	w8, [x9, x25, lsl #2]
  40b18c:	b.ne	40b028 <error@@Base+0x927c>  // b.any
  40b190:	ldur	x8, [x29, #-8]
  40b194:	str	x8, [x20]
  40b198:	b	40b028 <error@@Base+0x927c>
  40b19c:	mov	x27, x25
  40b1a0:	b	40b4b8 <error@@Base+0x970c>
  40b1a4:	mov	x27, x25
  40b1a8:	b	40b1cc <error@@Base+0x9420>
  40b1ac:	ldur	x8, [x29, #-8]
  40b1b0:	mov	x27, x25
  40b1b4:	str	x8, [x20]
  40b1b8:	b	40b4b8 <error@@Base+0x970c>
  40b1bc:	cmp	x25, x26
  40b1c0:	mov	x27, x25
  40b1c4:	mov	x25, x22
  40b1c8:	b.ge	40b4b8 <error@@Base+0x970c>  // b.tcont
  40b1cc:	mov	x23, x19
  40b1d0:	ldr	x8, [x23, #32]!
  40b1d4:	sub	x2, x26, x27
  40b1d8:	stur	x8, [x29, #-8]
  40b1dc:	ldr	x8, [x23, #88]
  40b1e0:	cbnz	x8, 40b2d8 <error@@Base+0x952c>
  40b1e4:	ldr	x8, [x19]
  40b1e8:	ldr	x9, [x19, #40]
  40b1ec:	add	x8, x8, x9
  40b1f0:	add	x24, x8, x25
  40b1f4:	mov	x0, sp
  40b1f8:	mov	x1, x24
  40b1fc:	mov	x3, x23
  40b200:	bl	4063e8 <error@@Base+0x463c>
  40b204:	sub	x28, x0, #0x1
  40b208:	mov	x20, x0
  40b20c:	cmn	x28, #0x4
  40b210:	b.hi	40b32c <error@@Base+0x9580>  // b.pmore
  40b214:	ldr	w0, [sp]
  40b218:	bl	401b60 <towupper@plt>
  40b21c:	ldr	w8, [sp]
  40b220:	mov	w21, w0
  40b224:	cmp	w0, w8
  40b228:	b.ne	40b238 <error@@Base+0x948c>  // b.any
  40b22c:	ldr	x8, [x19, #8]
  40b230:	mov	x1, x24
  40b234:	b	40b258 <error@@Base+0x94ac>
  40b238:	add	x0, sp, #0x8
  40b23c:	sub	x2, x29, #0x8
  40b240:	mov	w1, w21
  40b244:	bl	401c00 <wcrtomb@plt>
  40b248:	subs	x9, x0, x20
  40b24c:	b.ne	40b394 <error@@Base+0x95e8>  // b.any
  40b250:	ldr	x8, [x19, #8]
  40b254:	add	x1, sp, #0x8
  40b258:	add	x0, x8, x27
  40b25c:	mov	x2, x20
  40b260:	bl	401780 <memcpy@plt>
  40b264:	ldrb	w8, [x19, #140]
  40b268:	cbnz	w8, 40b3e8 <error@@Base+0x963c>
  40b26c:	ldr	x8, [x19, #16]
  40b270:	add	x22, x20, x25
  40b274:	add	x23, x20, x27
  40b278:	add	x25, x27, #0x1
  40b27c:	cmp	x25, x23
  40b280:	str	w21, [x8, x27, lsl #2]
  40b284:	b.ge	40b1bc <error@@Base+0x9410>  // b.tcont
  40b288:	add	x0, x8, x25, lsl #2
  40b28c:	lsl	x8, x20, #2
  40b290:	sub	x2, x8, #0x4
  40b294:	mov	w1, #0xff                  	// #255
  40b298:	bl	401920 <memset@plt>
  40b29c:	cmp	x28, #0x2
  40b2a0:	b.cc	40b2c0 <error@@Base+0x9514>  // b.lo, b.ul, b.last
  40b2a4:	and	x8, x28, #0xfffffffffffffffe
  40b2a8:	add	x25, x25, x8
  40b2ac:	mov	x9, x8
  40b2b0:	subs	x9, x9, #0x2
  40b2b4:	b.ne	40b2b0 <error@@Base+0x9504>  // b.any
  40b2b8:	cmp	x28, x8
  40b2bc:	b.eq	40b2d0 <error@@Base+0x9524>  // b.none
  40b2c0:	add	x8, x20, x27
  40b2c4:	sub	x8, x8, x25
  40b2c8:	subs	x8, x8, #0x1
  40b2cc:	b.ne	40b2c8 <error@@Base+0x951c>  // b.any
  40b2d0:	mov	x25, x23
  40b2d4:	b	40b1bc <error@@Base+0x9410>
  40b2d8:	ldr	w9, [x19, #144]
  40b2dc:	add	x24, sp, #0x8
  40b2e0:	cmp	w9, #0x1
  40b2e4:	b.lt	40b1f4 <error@@Base+0x9448>  // b.tstop
  40b2e8:	cmp	x2, #0x1
  40b2ec:	b.lt	40b1f4 <error@@Base+0x9448>  // b.tstop
  40b2f0:	ldr	x11, [x19, #40]
  40b2f4:	ldr	x12, [x19]
  40b2f8:	mov	x10, xzr
  40b2fc:	add	x11, x25, x11
  40b300:	add	x11, x12, x11
  40b304:	ldrb	w12, [x11, x10]
  40b308:	add	x24, sp, #0x8
  40b30c:	ldrb	w12, [x8, x12]
  40b310:	strb	w12, [x24, x10]
  40b314:	add	x10, x10, #0x1
  40b318:	cmp	x10, x9
  40b31c:	b.cs	40b1f4 <error@@Base+0x9448>  // b.hs, b.nlast
  40b320:	cmp	x2, x10
  40b324:	b.gt	40b304 <error@@Base+0x9558>
  40b328:	b	40b1f4 <error@@Base+0x9448>
  40b32c:	add	x8, x20, #0x1
  40b330:	cmp	x8, #0x2
  40b334:	b.cc	40b348 <error@@Base+0x959c>  // b.lo, b.ul, b.last
  40b338:	ldr	x8, [x19, #64]
  40b33c:	ldr	x9, [x19, #88]
  40b340:	cmp	x8, x9
  40b344:	b.lt	40b4b0 <error@@Base+0x9704>  // b.tstop
  40b348:	ldr	x8, [x19, #40]
  40b34c:	ldr	x10, [x19]
  40b350:	ldr	x9, [x19, #120]
  40b354:	add	x8, x8, x25
  40b358:	ldrb	w8, [x10, x8]
  40b35c:	cbnz	x9, 40b4e8 <error@@Base+0x973c>
  40b360:	ldr	x9, [x19, #8]
  40b364:	strb	w8, [x9, x27]
  40b368:	ldrb	w9, [x19, #140]
  40b36c:	cbnz	w9, 40b4f0 <error@@Base+0x9744>
  40b370:	ldr	x9, [x19, #16]
  40b374:	add	x22, x25, #0x1
  40b378:	add	x25, x27, #0x1
  40b37c:	cmn	x20, #0x1
  40b380:	str	w8, [x9, x27, lsl #2]
  40b384:	b.ne	40b1bc <error@@Base+0x9410>  // b.any
  40b388:	ldur	x8, [x29, #-8]
  40b38c:	str	x8, [x23]
  40b390:	b	40b1bc <error@@Base+0x9410>
  40b394:	mov	x22, x0
  40b398:	cmn	x0, #0x1
  40b39c:	b.eq	40b22c <error@@Base+0x9480>  // b.none
  40b3a0:	ldr	x8, [x19, #64]
  40b3a4:	add	x24, x22, x27
  40b3a8:	cmp	x24, x8
  40b3ac:	b.hi	40b4b0 <error@@Base+0x9704>  // b.pmore
  40b3b0:	ldr	x0, [x19, #24]
  40b3b4:	mov	x23, x9
  40b3b8:	cbnz	x0, 40b3cc <error@@Base+0x9620>
  40b3bc:	lsl	x0, x8, #3
  40b3c0:	bl	4018b0 <malloc@plt>
  40b3c4:	str	x0, [x19, #24]
  40b3c8:	cbz	x0, 40b4e0 <error@@Base+0x9734>
  40b3cc:	ldrb	w8, [x19, #140]
  40b3d0:	cbnz	w8, 40b514 <error@@Base+0x9768>
  40b3d4:	cbz	x27, 40b50c <error@@Base+0x9760>
  40b3d8:	cmp	x27, #0x4
  40b3dc:	b.cs	40b470 <error@@Base+0x96c4>  // b.hs, b.nlast
  40b3e0:	mov	x8, xzr
  40b3e4:	b	40b4fc <error@@Base+0x9750>
  40b3e8:	ldr	x8, [x19, #24]
  40b3ec:	cmp	x20, #0x4
  40b3f0:	b.cs	40b3fc <error@@Base+0x9650>  // b.hs, b.nlast
  40b3f4:	mov	x9, xzr
  40b3f8:	b	40b44c <error@@Base+0x96a0>
  40b3fc:	adrp	x11, 417000 <error@@Base+0x15254>
  40b400:	ldr	q1, [x11, #1296]
  40b404:	mov	w11, #0x2                   	// #2
  40b408:	and	x9, x20, #0xfffffffffffffffc
  40b40c:	add	x10, x8, x27, lsl #3
  40b410:	dup	v2.2d, x11
  40b414:	mov	w11, #0x4                   	// #4
  40b418:	dup	v0.2d, x25
  40b41c:	add	x10, x10, #0x10
  40b420:	dup	v3.2d, x11
  40b424:	mov	x11, x9
  40b428:	add	v4.2d, v1.2d, v0.2d
  40b42c:	add	v5.2d, v4.2d, v2.2d
  40b430:	add	v1.2d, v1.2d, v3.2d
  40b434:	subs	x11, x11, #0x4
  40b438:	stp	q4, q5, [x10, #-16]
  40b43c:	add	x10, x10, #0x20
  40b440:	b.ne	40b428 <error@@Base+0x967c>  // b.any
  40b444:	cmp	x20, x9
  40b448:	b.eq	40b26c <error@@Base+0x94c0>  // b.none
  40b44c:	sub	x10, x20, x9
  40b450:	add	x11, x25, x9
  40b454:	add	x9, x27, x9
  40b458:	add	x8, x8, x9, lsl #3
  40b45c:	str	x11, [x8], #8
  40b460:	subs	x10, x10, #0x1
  40b464:	add	x11, x11, #0x1
  40b468:	b.ne	40b45c <error@@Base+0x96b0>  // b.any
  40b46c:	b	40b26c <error@@Base+0x94c0>
  40b470:	adrp	x10, 417000 <error@@Base+0x15254>
  40b474:	ldr	q0, [x10, #1296]
  40b478:	mov	w10, #0x2                   	// #2
  40b47c:	and	x8, x27, #0xfffffffffffffffc
  40b480:	dup	v1.2d, x10
  40b484:	mov	w10, #0x4                   	// #4
  40b488:	add	x9, x0, #0x10
  40b48c:	dup	v2.2d, x10
  40b490:	mov	x10, x8
  40b494:	add	v3.2d, v0.2d, v1.2d
  40b498:	stp	q0, q3, [x9, #-16]
  40b49c:	add	v0.2d, v0.2d, v2.2d
  40b4a0:	subs	x10, x10, #0x4
  40b4a4:	add	x9, x9, #0x20
  40b4a8:	b.ne	40b494 <error@@Base+0x96e8>  // b.any
  40b4ac:	b	40b504 <error@@Base+0x9758>
  40b4b0:	ldur	x8, [x29, #-8]
  40b4b4:	str	x8, [x23]
  40b4b8:	mov	w0, wzr
  40b4bc:	stp	x27, x25, [x19, #48]
  40b4c0:	ldp	x20, x19, [sp, #160]
  40b4c4:	ldp	x22, x21, [sp, #144]
  40b4c8:	ldp	x24, x23, [sp, #128]
  40b4cc:	ldp	x26, x25, [sp, #112]
  40b4d0:	ldp	x28, x27, [sp, #96]
  40b4d4:	ldp	x29, x30, [sp, #80]
  40b4d8:	add	sp, sp, #0xb0
  40b4dc:	ret
  40b4e0:	mov	w0, #0xc                   	// #12
  40b4e4:	b	40b4c0 <error@@Base+0x9714>
  40b4e8:	ldrb	w8, [x9, x8]
  40b4ec:	b	40b360 <error@@Base+0x95b4>
  40b4f0:	ldr	x9, [x19, #24]
  40b4f4:	str	x25, [x9, x27, lsl #3]
  40b4f8:	b	40b370 <error@@Base+0x95c4>
  40b4fc:	str	x8, [x0, x8, lsl #3]
  40b500:	add	x8, x8, #0x1
  40b504:	cmp	x27, x8
  40b508:	b.ne	40b4fc <error@@Base+0x9750>  // b.any
  40b50c:	mov	w8, #0x1                   	// #1
  40b510:	strb	w8, [x19, #140]
  40b514:	ldr	x8, [x19, #8]
  40b518:	add	x1, sp, #0x8
  40b51c:	mov	x2, x22
  40b520:	add	x0, x8, x27
  40b524:	bl	401780 <memcpy@plt>
  40b528:	ldr	x8, [x19, #16]
  40b52c:	cmp	x22, #0x2
  40b530:	mov	x16, x23
  40b534:	str	w21, [x8, x27, lsl #2]
  40b538:	ldr	x9, [x19, #24]
  40b53c:	str	x25, [x9, x27, lsl #3]
  40b540:	b.cc	40b604 <error@@Base+0x9858>  // b.lo, b.ul, b.last
  40b544:	sub	x11, x22, #0x1
  40b548:	cmp	x11, #0x4
  40b54c:	b.cs	40b558 <error@@Base+0x97ac>  // b.hs, b.nlast
  40b550:	mov	w10, #0x1                   	// #1
  40b554:	b	40b5d8 <error@@Base+0x982c>
  40b558:	adrp	x13, 417000 <error@@Base+0x15254>
  40b55c:	ldr	q3, [x13, #1312]
  40b560:	mov	w15, #0x2                   	// #2
  40b564:	and	x12, x11, #0xfffffffffffffffc
  40b568:	add	x14, x27, #0x3
  40b56c:	dup	v4.2d, x15
  40b570:	mov	w15, #0x4                   	// #4
  40b574:	dup	v0.2d, x20
  40b578:	dup	v1.2d, x28
  40b57c:	dup	v2.2d, x25
  40b580:	orr	x10, x12, #0x1
  40b584:	add	x13, x8, x14, lsl #2
  40b588:	add	x14, x9, x14, lsl #3
  40b58c:	movi	v5.2d, #0xffffffffffffffff
  40b590:	dup	v6.2d, x15
  40b594:	mov	x15, x12
  40b598:	add	v7.2d, v3.2d, v4.2d
  40b59c:	cmhi	v16.2d, v0.2d, v3.2d
  40b5a0:	cmhi	v17.2d, v0.2d, v7.2d
  40b5a4:	bsl	v16.16b, v3.16b, v1.16b
  40b5a8:	bsl	v17.16b, v7.16b, v1.16b
  40b5ac:	add	v7.2d, v16.2d, v2.2d
  40b5b0:	add	v16.2d, v17.2d, v2.2d
  40b5b4:	subs	x15, x15, #0x4
  40b5b8:	add	v3.2d, v3.2d, v6.2d
  40b5bc:	stp	q7, q16, [x14, #-16]
  40b5c0:	stp	d5, d5, [x13, #-8]
  40b5c4:	add	x13, x13, #0x10
  40b5c8:	add	x14, x14, #0x20
  40b5cc:	b.ne	40b598 <error@@Base+0x97ec>  // b.any
  40b5d0:	cmp	x11, x12
  40b5d4:	b.eq	40b604 <error@@Base+0x9858>  // b.none
  40b5d8:	add	x8, x8, x27, lsl #2
  40b5dc:	add	x9, x9, x27, lsl #3
  40b5e0:	mov	w11, #0xffffffff            	// #-1
  40b5e4:	cmp	x10, x20
  40b5e8:	csel	x12, x10, x28, cc  // cc = lo, ul, last
  40b5ec:	add	x12, x12, x25
  40b5f0:	str	x12, [x9, x10, lsl #3]
  40b5f4:	str	w11, [x8, x10, lsl #2]
  40b5f8:	add	x10, x10, #0x1
  40b5fc:	cmp	x22, x10
  40b600:	b.ne	40b5e4 <error@@Base+0x9838>  // b.any
  40b604:	ldp	x8, x9, [x19, #88]
  40b608:	add	x8, x8, x16
  40b60c:	cmp	x9, x25
  40b610:	str	x8, [x19, #88]
  40b614:	b.le	40b624 <error@@Base+0x9878>
  40b618:	ldr	x9, [x19, #104]
  40b61c:	add	x9, x9, x16
  40b620:	str	x9, [x19, #104]
  40b624:	ldr	x9, [x19, #64]
  40b628:	add	x22, x20, x25
  40b62c:	mov	x25, x24
  40b630:	cmp	x9, x8
  40b634:	csel	x26, x8, x9, gt
  40b638:	b	40b1bc <error@@Base+0x9410>
  40b63c:	sub	sp, sp, #0x90
  40b640:	stp	x29, x30, [sp, #64]
  40b644:	stp	x24, x23, [sp, #96]
  40b648:	stp	x22, x21, [sp, #112]
  40b64c:	stp	x20, x19, [sp, #128]
  40b650:	ldr	x8, [x0, #64]
  40b654:	ldr	x9, [x0, #88]
  40b658:	ldr	x23, [x0, #48]
  40b65c:	mov	x19, x0
  40b660:	str	x25, [sp, #80]
  40b664:	cmp	x8, x9
  40b668:	csel	x22, x9, x8, gt
  40b66c:	cmp	x22, x23
  40b670:	add	x29, sp, #0x40
  40b674:	b.le	40b820 <error@@Base+0x9a74>
  40b678:	add	x20, x19, #0x20
  40b67c:	ldr	x8, [x19, #120]
  40b680:	ldr	x24, [x19, #32]
  40b684:	sub	x2, x22, x23
  40b688:	cbnz	x8, 40b778 <error@@Base+0x99cc>
  40b68c:	ldr	x8, [x19]
  40b690:	ldr	x9, [x19, #40]
  40b694:	add	x8, x8, x9
  40b698:	add	x1, x8, x23
  40b69c:	add	x0, x29, #0x1c
  40b6a0:	mov	x3, x20
  40b6a4:	bl	4063e8 <error@@Base+0x463c>
  40b6a8:	add	x8, x0, #0x1
  40b6ac:	cmp	x8, #0x2
  40b6b0:	b.cc	40b6d0 <error@@Base+0x9924>  // b.lo, b.ul, b.last
  40b6b4:	mov	x21, x0
  40b6b8:	cmn	x0, #0x2
  40b6bc:	b.ne	40b6f8 <error@@Base+0x994c>  // b.any
  40b6c0:	ldr	x8, [x19, #64]
  40b6c4:	ldr	x9, [x19, #88]
  40b6c8:	cmp	x8, x9
  40b6cc:	b.lt	40b81c <error@@Base+0x9a70>  // b.tstop
  40b6d0:	ldr	x8, [x19, #40]
  40b6d4:	ldr	x9, [x19]
  40b6d8:	add	x8, x8, x23
  40b6dc:	ldrb	w8, [x9, x8]
  40b6e0:	str	w8, [x29, #28]
  40b6e4:	ldr	x9, [x19, #120]
  40b6e8:	cbnz	x9, 40b810 <error@@Base+0x9a64>
  40b6ec:	mov	w21, #0x1                   	// #1
  40b6f0:	str	x24, [x20]
  40b6f4:	b	40b6fc <error@@Base+0x9950>
  40b6f8:	ldr	w8, [x29, #28]
  40b6fc:	ldr	x9, [x19, #16]
  40b700:	add	x25, x21, x23
  40b704:	add	x24, x23, #0x1
  40b708:	cmp	x24, x25
  40b70c:	str	w8, [x9, x23, lsl #2]
  40b710:	b.ge	40b768 <error@@Base+0x99bc>  // b.tcont
  40b714:	add	x8, x9, x23, lsl #2
  40b718:	lsl	x9, x21, #2
  40b71c:	add	x0, x8, #0x4
  40b720:	sub	x2, x9, #0x4
  40b724:	mov	w1, #0xff                  	// #255
  40b728:	bl	401920 <memset@plt>
  40b72c:	sub	x8, x21, #0x1
  40b730:	cmp	x8, #0x2
  40b734:	b.cc	40b754 <error@@Base+0x99a8>  // b.lo, b.ul, b.last
  40b738:	and	x9, x8, #0xfffffffffffffffe
  40b73c:	add	x24, x24, x9
  40b740:	mov	x10, x9
  40b744:	subs	x10, x10, #0x2
  40b748:	b.ne	40b744 <error@@Base+0x9998>  // b.any
  40b74c:	cmp	x8, x9
  40b750:	b.eq	40b764 <error@@Base+0x99b8>  // b.none
  40b754:	add	x8, x23, x21
  40b758:	sub	x8, x8, x24
  40b75c:	subs	x8, x8, #0x1
  40b760:	b.ne	40b75c <error@@Base+0x99b0>  // b.any
  40b764:	mov	x24, x25
  40b768:	cmp	x22, x24
  40b76c:	mov	x23, x24
  40b770:	b.gt	40b67c <error@@Base+0x98d0>
  40b774:	b	40b824 <error@@Base+0x9a78>
  40b778:	ldr	w9, [x19, #144]
  40b77c:	mov	x1, sp
  40b780:	cmp	w9, #0x1
  40b784:	b.lt	40b69c <error@@Base+0x98f0>  // b.tstop
  40b788:	cmp	x2, #0x1
  40b78c:	b.lt	40b69c <error@@Base+0x98f0>  // b.tstop
  40b790:	ldr	x9, [x19, #40]
  40b794:	ldp	x10, x11, [x19]
  40b798:	mov	x1, sp
  40b79c:	add	x9, x23, x9
  40b7a0:	ldrb	w9, [x10, x9]
  40b7a4:	ldrb	w8, [x8, x9]
  40b7a8:	strb	w8, [x11, x23]
  40b7ac:	strb	w8, [sp]
  40b7b0:	ldr	w8, [x19, #144]
  40b7b4:	cmp	w8, #0x2
  40b7b8:	b.lt	40b69c <error@@Base+0x98f0>  // b.tstop
  40b7bc:	cmp	x2, #0x2
  40b7c0:	b.lt	40b69c <error@@Base+0x98f0>  // b.tstop
  40b7c4:	mov	w8, #0x1                   	// #1
  40b7c8:	ldr	x9, [x19, #40]
  40b7cc:	ldp	x10, x12, [x19]
  40b7d0:	ldr	x11, [x19, #120]
  40b7d4:	mov	x1, sp
  40b7d8:	add	x9, x10, x9
  40b7dc:	add	x9, x9, x23
  40b7e0:	ldrb	w9, [x9, x8]
  40b7e4:	add	x10, x12, x23
  40b7e8:	ldrb	w9, [x11, x9]
  40b7ec:	strb	w9, [x10, x8]
  40b7f0:	strb	w9, [x1, x8]
  40b7f4:	ldr	w9, [x19, #144]
  40b7f8:	add	x8, x8, #0x1
  40b7fc:	cmp	w9, w8
  40b800:	b.le	40b69c <error@@Base+0x98f0>
  40b804:	cmp	x2, x8
  40b808:	b.gt	40b7c8 <error@@Base+0x9a1c>
  40b80c:	b	40b69c <error@@Base+0x98f0>
  40b810:	ldrb	w8, [x9, w8, uxtw]
  40b814:	str	w8, [x29, #28]
  40b818:	b	40b6ec <error@@Base+0x9940>
  40b81c:	str	x24, [x20]
  40b820:	mov	x24, x23
  40b824:	stp	x24, x24, [x19, #48]
  40b828:	ldp	x20, x19, [sp, #128]
  40b82c:	ldp	x22, x21, [sp, #112]
  40b830:	ldp	x24, x23, [sp, #96]
  40b834:	ldr	x25, [sp, #80]
  40b838:	ldp	x29, x30, [sp, #64]
  40b83c:	add	sp, sp, #0x90
  40b840:	ret
  40b844:	sub	sp, sp, #0x80
  40b848:	stp	x29, x30, [sp, #32]
  40b84c:	stp	x28, x27, [sp, #48]
  40b850:	stp	x26, x25, [sp, #64]
  40b854:	stp	x24, x23, [sp, #80]
  40b858:	stp	x22, x21, [sp, #96]
  40b85c:	stp	x20, x19, [sp, #112]
  40b860:	ldr	x28, [x1]
  40b864:	add	x29, sp, #0x20
  40b868:	mov	x19, x5
  40b86c:	mov	x21, x4
  40b870:	ldr	x8, [x28, #168]
  40b874:	mov	x23, x2
  40b878:	mov	x25, x0
  40b87c:	stur	x3, [x29, #-8]
  40b880:	stp	x8, x1, [sp, #8]
  40b884:	bl	40c010 <error@@Base+0xa264>
  40b888:	mov	x20, x0
  40b88c:	cbnz	x0, 40b898 <error@@Base+0x9aec>
  40b890:	ldr	w8, [x19]
  40b894:	cbnz	w8, 40ba74 <error@@Base+0x9cc8>
  40b898:	ldrb	w8, [x23, #8]
  40b89c:	cmp	w8, #0xa
  40b8a0:	b.ne	40b9c0 <error@@Base+0x9c14>  // b.any
  40b8a4:	str	x19, [sp]
  40b8a8:	ldur	x8, [x29, #-8]
  40b8ac:	ldr	x22, [sp]
  40b8b0:	mov	w19, #0xa                   	// #10
  40b8b4:	mov	x24, #0xffffffffffffffff    	// #-1
  40b8b8:	orr	x26, x8, #0x800000
  40b8bc:	b	40b8d0 <error@@Base+0x9b24>
  40b8c0:	ldrb	w8, [x23, #8]
  40b8c4:	mov	x20, x0
  40b8c8:	cmp	w8, #0xa
  40b8cc:	b.ne	40b9c4 <error@@Base+0x9c18>  // b.any
  40b8d0:	mov	x0, x23
  40b8d4:	mov	x1, x25
  40b8d8:	mov	x2, x26
  40b8dc:	bl	40ba8c <error@@Base+0x9ce0>
  40b8e0:	ldr	x8, [x25, #72]
  40b8e4:	add	x8, x8, w0, sxtw
  40b8e8:	str	x8, [x25, #72]
  40b8ec:	ldrb	w8, [x23, #8]
  40b8f0:	orr	w9, w8, #0x8
  40b8f4:	cmp	w9, #0xa
  40b8f8:	b.ne	40b948 <error@@Base+0x9b9c>  // b.any
  40b8fc:	mov	x27, xzr
  40b900:	ldr	w8, [x28, #128]
  40b904:	cmp	w8, #0xf
  40b908:	b.eq	40b99c <error@@Base+0x9bf0>  // b.none
  40b90c:	ldr	x0, [x28, #112]
  40b910:	add	w9, w8, #0x1
  40b914:	sxtw	x8, w8
  40b918:	add	x0, x0, x8, lsl #6
  40b91c:	str	w9, [x28, #128]
  40b920:	str	xzr, [x0, #8]!
  40b924:	stp	x20, x27, [x0, #8]
  40b928:	str	w19, [x0, #48]
  40b92c:	stp	xzr, xzr, [x0, #24]
  40b930:	str	x24, [x0, #56]
  40b934:	cbz	x20, 40b93c <error@@Base+0x9b90>
  40b938:	str	x0, [x20]
  40b93c:	cbz	x27, 40b8c0 <error@@Base+0x9b14>
  40b940:	str	x0, [x27]
  40b944:	b	40b8c0 <error@@Base+0x9b14>
  40b948:	cbz	x21, 40b954 <error@@Base+0x9ba8>
  40b94c:	cmp	w8, #0x9
  40b950:	b.eq	40b8fc <error@@Base+0x9b50>  // b.none
  40b954:	ldp	x8, x1, [sp, #8]
  40b958:	ldur	x3, [x29, #-8]
  40b95c:	ldr	x19, [x28, #168]
  40b960:	mov	x0, x25
  40b964:	mov	x2, x23
  40b968:	mov	x4, x21
  40b96c:	mov	x5, x22
  40b970:	str	x8, [x28, #168]
  40b974:	bl	40c010 <error@@Base+0xa264>
  40b978:	mov	x27, x0
  40b97c:	cbnz	x0, 40b988 <error@@Base+0x9bdc>
  40b980:	ldr	w8, [x22]
  40b984:	cbnz	w8, 40b9e4 <error@@Base+0x9c38>
  40b988:	ldr	x8, [x28, #168]
  40b98c:	orr	x8, x8, x19
  40b990:	mov	w19, #0xa                   	// #10
  40b994:	str	x8, [x28, #168]
  40b998:	b	40b900 <error@@Base+0x9b54>
  40b99c:	mov	w0, #0x3c8                 	// #968
  40b9a0:	bl	4018b0 <malloc@plt>
  40b9a4:	cbz	x0, 40ba7c <error@@Base+0x9cd0>
  40b9a8:	ldr	x9, [x28, #112]
  40b9ac:	mov	w8, wzr
  40b9b0:	str	x9, [x0]
  40b9b4:	str	x0, [x28, #112]
  40b9b8:	str	wzr, [x28, #128]
  40b9bc:	b	40b910 <error@@Base+0x9b64>
  40b9c0:	mov	x0, x20
  40b9c4:	ldp	x20, x19, [sp, #112]
  40b9c8:	ldp	x22, x21, [sp, #96]
  40b9cc:	ldp	x24, x23, [sp, #80]
  40b9d0:	ldp	x26, x25, [sp, #64]
  40b9d4:	ldp	x28, x27, [sp, #48]
  40b9d8:	ldp	x29, x30, [sp, #32]
  40b9dc:	add	sp, sp, #0x80
  40b9e0:	ret
  40b9e4:	cbz	x20, 40ba74 <error@@Base+0x9cc8>
  40b9e8:	mov	w21, #0xff                  	// #255
  40b9ec:	movk	w21, #0x4, lsl #16
  40b9f0:	mov	x22, x20
  40b9f4:	ldr	x20, [x20, #8]
  40b9f8:	cbnz	x20, 40b9f0 <error@@Base+0x9c44>
  40b9fc:	ldr	x20, [x22, #16]
  40ba00:	cbnz	x20, 40b9f0 <error@@Base+0x9c44>
  40ba04:	ldr	w8, [x22, #48]
  40ba08:	and	w8, w8, w21
  40ba0c:	cmp	w8, #0x3
  40ba10:	b.eq	40ba44 <error@@Base+0x9c98>  // b.none
  40ba14:	cmp	w8, #0x6
  40ba18:	b.ne	40ba50 <error@@Base+0x9ca4>  // b.any
  40ba1c:	ldr	x19, [x22, #40]
  40ba20:	ldr	x0, [x19]
  40ba24:	bl	401aa0 <free@plt>
  40ba28:	ldr	x0, [x19, #8]
  40ba2c:	bl	401aa0 <free@plt>
  40ba30:	ldr	x0, [x19, #16]
  40ba34:	bl	401aa0 <free@plt>
  40ba38:	ldr	x0, [x19, #24]
  40ba3c:	bl	401aa0 <free@plt>
  40ba40:	b	40ba48 <error@@Base+0x9c9c>
  40ba44:	ldr	x19, [x22, #40]
  40ba48:	mov	x0, x19
  40ba4c:	bl	401aa0 <free@plt>
  40ba50:	ldr	x8, [x22]
  40ba54:	cbz	x8, 40ba74 <error@@Base+0x9cc8>
  40ba58:	ldr	x20, [x8, #16]
  40ba5c:	cmp	x20, x22
  40ba60:	mov	x22, x8
  40ba64:	b.eq	40ba04 <error@@Base+0x9c58>  // b.none
  40ba68:	mov	x22, x8
  40ba6c:	cbz	x20, 40ba04 <error@@Base+0x9c58>
  40ba70:	b	40b9f0 <error@@Base+0x9c44>
  40ba74:	mov	x0, xzr
  40ba78:	b	40b9c4 <error@@Base+0x9c18>
  40ba7c:	ldr	x9, [sp]
  40ba80:	mov	w8, #0xc                   	// #12
  40ba84:	str	w8, [x9]
  40ba88:	b	40b9c4 <error@@Base+0x9c18>
  40ba8c:	sub	sp, sp, #0x50
  40ba90:	stp	x29, x30, [sp, #16]
  40ba94:	stp	x24, x23, [sp, #32]
  40ba98:	stp	x22, x21, [sp, #48]
  40ba9c:	stp	x20, x19, [sp, #64]
  40baa0:	ldr	x9, [x1, #104]
  40baa4:	ldr	x8, [x1, #72]
  40baa8:	mov	x19, x0
  40baac:	add	x29, sp, #0x10
  40bab0:	cmp	x9, x8
  40bab4:	b.le	40bb98 <error@@Base+0x9dec>
  40bab8:	ldr	x9, [x1, #8]
  40babc:	mov	x23, x19
  40bac0:	mov	x20, x2
  40bac4:	mov	x21, x1
  40bac8:	ldrb	w24, [x9, x8]
  40bacc:	strb	w24, [x23], #8
  40bad0:	ldr	w8, [x23]
  40bad4:	and	w9, w8, #0xff9fffff
  40bad8:	str	w9, [x23]
  40badc:	ldr	w11, [x1, #144]
  40bae0:	cmp	w11, #0x2
  40bae4:	b.lt	40bb08 <error@@Base+0x9d5c>  // b.tstop
  40bae8:	ldr	x9, [x21, #72]
  40baec:	ldr	x10, [x21, #48]
  40baf0:	cmp	x9, x10
  40baf4:	b.eq	40bb08 <error@@Base+0x9d5c>  // b.none
  40baf8:	ldr	x10, [x21, #16]
  40bafc:	ldr	w9, [x10, x9, lsl #2]
  40bb00:	cmn	w9, #0x1
  40bb04:	b.eq	40bcd8 <error@@Base+0x9f2c>  // b.none
  40bb08:	mov	w9, #0xff00                	// #65280
  40bb0c:	cmp	w24, #0x5c
  40bb10:	movk	w9, #0xff9f, lsl #16
  40bb14:	b.ne	40bba8 <error@@Base+0x9dfc>  // b.any
  40bb18:	ldr	x12, [x21, #72]
  40bb1c:	ldr	x13, [x21, #88]
  40bb20:	add	x10, x12, #0x1
  40bb24:	cmp	x10, x13
  40bb28:	b.ge	40bbf8 <error@@Base+0x9e4c>  // b.tcont
  40bb2c:	ldrb	w13, [x21, #139]
  40bb30:	cbnz	w13, 40bfac <error@@Base+0xa200>
  40bb34:	ldr	x11, [x21, #8]
  40bb38:	ldrb	w22, [x11, x10]
  40bb3c:	and	w8, w8, w9
  40bb40:	orr	w24, w8, #0x1
  40bb44:	strb	w22, [x19]
  40bb48:	str	w24, [x19, #8]
  40bb4c:	ldr	w8, [x21, #144]
  40bb50:	cmp	w8, #0x2
  40bb54:	b.lt	40bc68 <error@@Base+0x9ebc>  // b.tstop
  40bb58:	ldr	x8, [x21, #72]
  40bb5c:	ldr	x9, [x21, #16]
  40bb60:	add	x8, x9, x8, lsl #2
  40bb64:	ldr	w21, [x8, #4]
  40bb68:	mov	w0, w21
  40bb6c:	bl	401b20 <iswalnum@plt>
  40bb70:	ldr	w9, [x23]
  40bb74:	cmp	w0, #0x0
  40bb78:	mov	w8, #0x5f                  	// #95
  40bb7c:	mov	w10, #0x400000              	// #4194304
  40bb80:	ccmp	w21, w8, #0x4, eq  // eq = none
  40bb84:	csel	w8, w10, wzr, eq  // eq = none
  40bb88:	and	w9, w9, #0xffbfffff
  40bb8c:	orr	w8, w8, w9
  40bb90:	and	x9, x22, #0xff
  40bb94:	b	40bc90 <error@@Base+0x9ee4>
  40bb98:	mov	w8, #0x2                   	// #2
  40bb9c:	mov	w0, wzr
  40bba0:	strb	w8, [x19, #8]
  40bba4:	b	40be08 <error@@Base+0xa05c>
  40bba8:	and	w8, w8, w9
  40bbac:	orr	w22, w8, #0x1
  40bbb0:	str	w22, [x23]
  40bbb4:	ldr	w8, [x21, #144]
  40bbb8:	cmp	w8, #0x2
  40bbbc:	b.lt	40bc08 <error@@Base+0x9e5c>  // b.tstop
  40bbc0:	ldr	x8, [x21, #72]
  40bbc4:	ldr	x9, [x21, #16]
  40bbc8:	ldr	w22, [x9, x8, lsl #2]
  40bbcc:	mov	w0, w22
  40bbd0:	bl	401b20 <iswalnum@plt>
  40bbd4:	ldr	w9, [x23]
  40bbd8:	cmp	w0, #0x0
  40bbdc:	mov	w8, #0x5f                  	// #95
  40bbe0:	ccmp	w22, w8, #0x4, eq  // eq = none
  40bbe4:	mov	w8, #0x400000              	// #4194304
  40bbe8:	csel	w8, w8, wzr, eq  // eq = none
  40bbec:	and	w9, w9, #0xffbfffff
  40bbf0:	orr	w8, w8, w9
  40bbf4:	b	40bc34 <error@@Base+0x9e88>
  40bbf8:	and	w8, w8, w9
  40bbfc:	mov	w9, #0x24                  	// #36
  40bc00:	orr	w8, w8, w9
  40bc04:	b	40be00 <error@@Base+0xa054>
  40bc08:	bl	401a80 <__ctype_b_loc@plt>
  40bc0c:	ldr	x8, [x0]
  40bc10:	cmp	w24, #0x5f
  40bc14:	cset	w9, eq  // eq = none
  40bc18:	ldrh	w8, [x8, x24, lsl #1]
  40bc1c:	and	w8, w8, #0x8
  40bc20:	orr	w8, w9, w8, lsr #3
  40bc24:	cmp	w8, #0x0
  40bc28:	mov	w8, #0x400000              	// #4194304
  40bc2c:	csel	w8, w8, wzr, ne  // ne = any
  40bc30:	orr	w8, w8, w22
  40bc34:	sub	w9, w24, #0xa
  40bc38:	cmp	w9, #0x73
  40bc3c:	mov	w0, #0x1                   	// #1
  40bc40:	str	w8, [x23]
  40bc44:	b.hi	40be08 <error@@Base+0xa05c>  // b.pmore
  40bc48:	adrp	x10, 417000 <error@@Base+0x15254>
  40bc4c:	add	x10, x10, #0x558
  40bc50:	adr	x11, 40bc60 <error@@Base+0x9eb4>
  40bc54:	ldrb	w12, [x10, x9]
  40bc58:	add	x11, x11, x12, lsl #2
  40bc5c:	br	x11
  40bc60:	tbnz	w20, #11, 40bdf8 <error@@Base+0xa04c>
  40bc64:	b	40be04 <error@@Base+0xa058>
  40bc68:	bl	401a80 <__ctype_b_loc@plt>
  40bc6c:	ldr	x8, [x0]
  40bc70:	and	x9, x22, #0xff
  40bc74:	and	w10, w22, #0xff
  40bc78:	cmp	w10, #0x5f
  40bc7c:	ldrh	w8, [x8, x9, lsl #1]
  40bc80:	cset	w10, eq  // eq = none
  40bc84:	ubfx	w8, w8, #3, #1
  40bc88:	orr	w8, w8, w10
  40bc8c:	orr	w8, w24, w8, lsl #22
  40bc90:	and	w10, w22, #0xff
  40bc94:	sub	w10, w10, #0x27
  40bc98:	cmp	w10, #0x56
  40bc9c:	mov	w0, #0x2                   	// #2
  40bca0:	str	w8, [x23]
  40bca4:	b.hi	40be08 <error@@Base+0xa05c>  // b.pmore
  40bca8:	adrp	x11, 417000 <error@@Base+0x15254>
  40bcac:	add	x11, x11, #0x5cc
  40bcb0:	adr	x12, 40bcc0 <error@@Base+0x9f14>
  40bcb4:	ldrb	w13, [x11, x10]
  40bcb8:	add	x12, x12, x13, lsl #2
  40bcbc:	br	x12
  40bcc0:	tbnz	w20, #14, 40bfa4 <error@@Base+0xa1f8>
  40bcc4:	and	w8, w8, #0xffffff00
  40bcc8:	sub	x9, x9, #0x31
  40bccc:	orr	w8, w8, #0x4
  40bcd0:	str	x9, [x19]
  40bcd4:	b	40bf28 <error@@Base+0xa17c>
  40bcd8:	mov	w9, #0xff00                	// #65280
  40bcdc:	movk	w9, #0xff9f, lsl #16
  40bce0:	mov	w10, #0x1                   	// #1
  40bce4:	movk	w10, #0x20, lsl #16
  40bce8:	and	w8, w8, w9
  40bcec:	orr	w8, w8, w10
  40bcf0:	b	40be00 <error@@Base+0xa054>
  40bcf4:	tbnz	w20, #3, 40bd40 <error@@Base+0x9f94>
  40bcf8:	ldr	x9, [x21, #72]
  40bcfc:	ldr	x10, [x21, #88]
  40bd00:	add	x9, x9, #0x1
  40bd04:	cmp	x9, x10
  40bd08:	b.eq	40bd40 <error@@Base+0x9f94>  // b.none
  40bd0c:	mov	x0, sp
  40bd10:	mov	x1, x21
  40bd14:	mov	x2, x20
  40bd18:	str	x9, [x21, #72]
  40bd1c:	bl	40ba8c <error@@Base+0x9ce0>
  40bd20:	ldr	x8, [x21, #72]
  40bd24:	sub	x8, x8, #0x1
  40bd28:	str	x8, [x21, #72]
  40bd2c:	ldrb	w8, [sp, #8]
  40bd30:	sub	w8, w8, #0x9
  40bd34:	cmp	w8, #0x1
  40bd38:	b.hi	40be04 <error@@Base+0xa058>  // b.pmore
  40bd3c:	ldr	w8, [x23]
  40bd40:	and	w8, w8, #0xffffff00
  40bd44:	mov	w9, #0x20                  	// #32
  40bd48:	b	40bdc0 <error@@Base+0xa014>
  40bd4c:	tbz	w20, #13, 40be04 <error@@Base+0xa058>
  40bd50:	and	w8, w8, #0xffffff00
  40bd54:	orr	w8, w8, #0x8
  40bd58:	b	40be00 <error@@Base+0xa054>
  40bd5c:	tbz	w20, #13, 40be04 <error@@Base+0xa058>
  40bd60:	mov	w9, #0x9                   	// #9
  40bd64:	b	40bdfc <error@@Base+0xa050>
  40bd68:	mov	w9, #0xb                   	// #11
  40bd6c:	b	40bdfc <error@@Base+0xa050>
  40bd70:	mov	w9, #0x402                 	// #1026
  40bd74:	tst	x20, x9
  40bd78:	b.ne	40be04 <error@@Base+0xa058>  // b.any
  40bd7c:	mov	w9, #0x12                  	// #18
  40bd80:	b	40bdfc <error@@Base+0xa050>
  40bd84:	mov	w9, #0x5                   	// #5
  40bd88:	b	40bdfc <error@@Base+0xa050>
  40bd8c:	mov	w9, #0x402                 	// #1026
  40bd90:	tst	x20, x9
  40bd94:	b.ne	40be04 <error@@Base+0xa058>  // b.any
  40bd98:	mov	w9, #0x13                  	// #19
  40bd9c:	b	40bdfc <error@@Base+0xa050>
  40bda0:	mov	w9, #0x14                  	// #20
  40bda4:	b	40bdfc <error@@Base+0xa050>
  40bda8:	mov	w9, #0x8                   	// #8
  40bdac:	movk	w9, #0x80, lsl #16
  40bdb0:	tst	x20, x9
  40bdb4:	b.eq	40be3c <error@@Base+0xa090>  // b.none
  40bdb8:	and	w8, w8, #0xffffff00
  40bdbc:	mov	w9, #0x10                  	// #16
  40bdc0:	orr	w8, w8, #0xc
  40bdc4:	str	w9, [x19]
  40bdc8:	str	w8, [x19, #8]
  40bdcc:	b	40be04 <error@@Base+0xa058>
  40bdd0:	mvn	w9, w20
  40bdd4:	mov	w10, #0x1200                	// #4608
  40bdd8:	tst	x9, x10
  40bddc:	b.ne	40be04 <error@@Base+0xa058>  // b.any
  40bde0:	mov	w9, #0x17                  	// #23
  40bde4:	b	40bdfc <error@@Base+0xa050>
  40bde8:	mov	w9, #0x8400                	// #33792
  40bdec:	and	x9, x20, x9
  40bdf0:	cmp	x9, #0x8, lsl #12
  40bdf4:	b.ne	40be04 <error@@Base+0xa058>  // b.any
  40bdf8:	mov	w9, #0xa                   	// #10
  40bdfc:	bfxil	w8, w9, #0, #8
  40be00:	str	w8, [x23]
  40be04:	mov	w0, #0x1                   	// #1
  40be08:	ldp	x20, x19, [sp, #64]
  40be0c:	ldp	x22, x21, [sp, #48]
  40be10:	ldp	x24, x23, [sp, #32]
  40be14:	ldp	x29, x30, [sp, #16]
  40be18:	add	sp, sp, #0x50
  40be1c:	ret
  40be20:	mvn	w9, w20
  40be24:	mov	w10, #0x1200                	// #4608
  40be28:	tst	x9, x10
  40be2c:	b.ne	40be04 <error@@Base+0xa058>  // b.any
  40be30:	and	w8, w8, #0xffffff00
  40be34:	orr	w8, w8, #0x18
  40be38:	b	40be00 <error@@Base+0xa054>
  40be3c:	ldr	x9, [x21, #72]
  40be40:	cbz	x9, 40bdb8 <error@@Base+0xa00c>
  40be44:	tbz	w20, #11, 40be04 <error@@Base+0xa058>
  40be48:	ldr	x10, [x21, #8]
  40be4c:	add	x9, x9, x10
  40be50:	ldurb	w9, [x9, #-1]
  40be54:	cmp	w9, #0xa
  40be58:	b.eq	40bdb8 <error@@Base+0xa00c>  // b.none
  40be5c:	b	40be04 <error@@Base+0xa058>
  40be60:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40be64:	and	w8, w8, #0xffffff00
  40be68:	mov	w9, #0x80                  	// #128
  40be6c:	b	40bf20 <error@@Base+0xa174>
  40be70:	tbnz	w20, #13, 40bfa4 <error@@Base+0xa1f8>
  40be74:	and	w8, w8, #0xffffff00
  40be78:	orr	w8, w8, #0x8
  40be7c:	b	40bf7c <error@@Base+0xa1d0>
  40be80:	tbnz	w20, #13, 40bfa4 <error@@Base+0xa1f8>
  40be84:	mov	w9, #0x9                   	// #9
  40be88:	b	40bf78 <error@@Base+0xa1cc>
  40be8c:	mov	w9, #0x402                 	// #1026
  40be90:	and	x9, x20, x9
  40be94:	cmp	x9, #0x2
  40be98:	b.ne	40bfa4 <error@@Base+0xa1f8>  // b.any
  40be9c:	mov	w9, #0x12                  	// #18
  40bea0:	b	40bf78 <error@@Base+0xa1cc>
  40bea4:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bea8:	and	w8, w8, #0xffffff00
  40beac:	mov	w9, #0x6                   	// #6
  40beb0:	b	40bf20 <error@@Base+0xa174>
  40beb4:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40beb8:	and	w8, w8, #0xffffff00
  40bebc:	mov	w9, #0x9                   	// #9
  40bec0:	b	40bf20 <error@@Base+0xa174>
  40bec4:	mov	w9, #0x402                 	// #1026
  40bec8:	and	x9, x20, x9
  40becc:	cmp	x9, #0x2
  40bed0:	b.ne	40bfa4 <error@@Base+0xa1f8>  // b.any
  40bed4:	mov	w9, #0x13                  	// #19
  40bed8:	b	40bf78 <error@@Base+0xa1cc>
  40bedc:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bee0:	and	w8, w8, #0xffffff00
  40bee4:	mov	w9, #0x200                 	// #512
  40bee8:	b	40bf20 <error@@Base+0xa174>
  40beec:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bef0:	mov	w9, #0x23                  	// #35
  40bef4:	b	40bf78 <error@@Base+0xa1cc>
  40bef8:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40befc:	mov	w9, #0x21                  	// #33
  40bf00:	b	40bf78 <error@@Base+0xa1cc>
  40bf04:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bf08:	and	w8, w8, #0xffffff00
  40bf0c:	mov	w9, #0x40                  	// #64
  40bf10:	b	40bf20 <error@@Base+0xa174>
  40bf14:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bf18:	and	w8, w8, #0xffffff00
  40bf1c:	mov	w9, #0x100                 	// #256
  40bf20:	orr	w8, w8, #0xc
  40bf24:	str	w9, [x19]
  40bf28:	str	w8, [x19, #8]
  40bf2c:	mov	w0, #0x2                   	// #2
  40bf30:	b	40be08 <error@@Base+0xa05c>
  40bf34:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bf38:	mov	w9, #0x22                  	// #34
  40bf3c:	b	40bf78 <error@@Base+0xa1cc>
  40bf40:	tbnz	w20, #19, 40bfa4 <error@@Base+0xa1f8>
  40bf44:	and	w8, w8, #0xffffff00
  40bf48:	orr	w8, w8, #0x20
  40bf4c:	b	40bf7c <error@@Base+0xa1d0>
  40bf50:	mov	w9, #0x1200                	// #4608
  40bf54:	and	x9, x20, x9
  40bf58:	cmp	x9, #0x200
  40bf5c:	b.ne	40bfa4 <error@@Base+0xa1f8>  // b.any
  40bf60:	mov	w9, #0x17                  	// #23
  40bf64:	b	40bf78 <error@@Base+0xa1cc>
  40bf68:	mov	w9, #0x8400                	// #33792
  40bf6c:	tst	x20, x9
  40bf70:	b.ne	40bfa4 <error@@Base+0xa1f8>  // b.any
  40bf74:	mov	w9, #0xa                   	// #10
  40bf78:	bfxil	w8, w9, #0, #8
  40bf7c:	str	w8, [x23]
  40bf80:	mov	w0, #0x2                   	// #2
  40bf84:	b	40be08 <error@@Base+0xa05c>
  40bf88:	mov	w9, #0x1200                	// #4608
  40bf8c:	and	x9, x20, x9
  40bf90:	cmp	x9, #0x200
  40bf94:	b.ne	40bfa4 <error@@Base+0xa1f8>  // b.any
  40bf98:	and	w8, w8, #0xffffff00
  40bf9c:	orr	w8, w8, #0x18
  40bfa0:	b	40bf7c <error@@Base+0xa1d0>
  40bfa4:	mov	w0, #0x2                   	// #2
  40bfa8:	b	40be08 <error@@Base+0xa05c>
  40bfac:	cmp	w11, #0x2
  40bfb0:	b.lt	40bfe0 <error@@Base+0xa234>  // b.tstop
  40bfb4:	ldr	x11, [x21, #16]
  40bfb8:	ldr	w13, [x11, x10, lsl #2]
  40bfbc:	cmn	w13, #0x1
  40bfc0:	b.eq	40bb34 <error@@Base+0x9d88>  // b.none
  40bfc4:	ldr	x13, [x21, #48]
  40bfc8:	add	x12, x12, #0x2
  40bfcc:	cmp	x13, x12
  40bfd0:	b.eq	40bfe0 <error@@Base+0xa234>  // b.none
  40bfd4:	ldr	w11, [x11, x12, lsl #2]
  40bfd8:	cmn	w11, #0x1
  40bfdc:	b.eq	40bb34 <error@@Base+0x9d88>  // b.none
  40bfe0:	ldrb	w11, [x21, #140]
  40bfe4:	mov	x12, x10
  40bfe8:	cbz	w11, 40bff4 <error@@Base+0xa248>
  40bfec:	ldr	x12, [x21, #24]
  40bff0:	ldr	x12, [x12, x10, lsl #3]
  40bff4:	ldr	x13, [x21, #40]
  40bff8:	ldr	x14, [x21]
  40bffc:	add	x12, x13, x12
  40c000:	ldrsb	w22, [x14, x12]
  40c004:	cbz	w11, 40bb3c <error@@Base+0x9d90>
  40c008:	tbnz	w22, #31, 40bb34 <error@@Base+0x9d88>
  40c00c:	b	40bb3c <error@@Base+0x9d90>
  40c010:	stp	x29, x30, [sp, #-96]!
  40c014:	stp	x28, x27, [sp, #16]
  40c018:	stp	x26, x25, [sp, #32]
  40c01c:	stp	x24, x23, [sp, #48]
  40c020:	stp	x22, x21, [sp, #64]
  40c024:	stp	x20, x19, [sp, #80]
  40c028:	ldr	x27, [x1]
  40c02c:	mov	x29, sp
  40c030:	mov	x19, x5
  40c034:	mov	x21, x4
  40c038:	mov	x22, x3
  40c03c:	mov	x23, x2
  40c040:	mov	x24, x1
  40c044:	mov	x25, x0
  40c048:	bl	40c2fc <error@@Base+0xa550>
  40c04c:	mov	x20, x0
  40c050:	cbnz	x0, 40c05c <error@@Base+0xa2b0>
  40c054:	ldr	w8, [x19]
  40c058:	cbnz	w8, 40c1b8 <error@@Base+0xa40c>
  40c05c:	mov	x28, #0xffffffffffffffff    	// #-1
  40c060:	b	40c06c <error@@Base+0xa2c0>
  40c064:	cmp	x20, #0x0
  40c068:	csel	x20, x26, x20, eq  // eq = none
  40c06c:	ldrb	w8, [x23, #8]
  40c070:	orr	w9, w8, #0x8
  40c074:	cmp	w9, #0xa
  40c078:	b.eq	40c1bc <error@@Base+0xa410>  // b.none
  40c07c:	cbz	x21, 40c088 <error@@Base+0xa2dc>
  40c080:	cmp	w8, #0x9
  40c084:	b.eq	40c1bc <error@@Base+0xa410>  // b.none
  40c088:	mov	x0, x25
  40c08c:	mov	x1, x24
  40c090:	mov	x2, x23
  40c094:	mov	x3, x22
  40c098:	mov	x4, x21
  40c09c:	mov	x5, x19
  40c0a0:	bl	40c2fc <error@@Base+0xa550>
  40c0a4:	mov	x26, x0
  40c0a8:	cbnz	x0, 40c0b4 <error@@Base+0xa308>
  40c0ac:	ldr	w8, [x19]
  40c0b0:	cbnz	w8, 40c128 <error@@Base+0xa37c>
  40c0b4:	cbz	x20, 40c064 <error@@Base+0xa2b8>
  40c0b8:	cbz	x26, 40c064 <error@@Base+0xa2b8>
  40c0bc:	ldr	w8, [x27, #128]
  40c0c0:	cmp	w8, #0xf
  40c0c4:	b.eq	40c104 <error@@Base+0xa358>  // b.none
  40c0c8:	ldr	x0, [x27, #112]
  40c0cc:	add	w9, w8, #0x1
  40c0d0:	sxtw	x8, w8
  40c0d4:	add	x8, x0, x8, lsl #6
  40c0d8:	str	w9, [x27, #128]
  40c0dc:	str	xzr, [x8, #8]!
  40c0e0:	mov	w9, #0x10                  	// #16
  40c0e4:	stp	x20, x26, [x8, #8]
  40c0e8:	str	w9, [x8, #48]
  40c0ec:	stp	xzr, xzr, [x8, #24]
  40c0f0:	str	x28, [x8, #56]
  40c0f4:	str	x8, [x20]
  40c0f8:	str	x8, [x26]
  40c0fc:	mov	x20, x8
  40c100:	b	40c06c <error@@Base+0xa2c0>
  40c104:	mov	w0, #0x3c8                 	// #968
  40c108:	bl	4018b0 <malloc@plt>
  40c10c:	cbz	x0, 40c1dc <error@@Base+0xa430>
  40c110:	ldr	x9, [x27, #112]
  40c114:	mov	w8, wzr
  40c118:	str	x9, [x0]
  40c11c:	str	x0, [x27, #112]
  40c120:	str	wzr, [x27, #128]
  40c124:	b	40c0cc <error@@Base+0xa320>
  40c128:	cbz	x20, 40c1bc <error@@Base+0xa410>
  40c12c:	mov	w21, #0xff                  	// #255
  40c130:	movk	w21, #0x4, lsl #16
  40c134:	mov	x22, x20
  40c138:	ldr	x20, [x20, #8]
  40c13c:	cbnz	x20, 40c134 <error@@Base+0xa388>
  40c140:	ldr	x20, [x22, #16]
  40c144:	cbnz	x20, 40c134 <error@@Base+0xa388>
  40c148:	ldr	w8, [x22, #48]
  40c14c:	and	w8, w8, w21
  40c150:	cmp	w8, #0x3
  40c154:	b.eq	40c188 <error@@Base+0xa3dc>  // b.none
  40c158:	cmp	w8, #0x6
  40c15c:	b.ne	40c194 <error@@Base+0xa3e8>  // b.any
  40c160:	ldr	x19, [x22, #40]
  40c164:	ldr	x0, [x19]
  40c168:	bl	401aa0 <free@plt>
  40c16c:	ldr	x0, [x19, #8]
  40c170:	bl	401aa0 <free@plt>
  40c174:	ldr	x0, [x19, #16]
  40c178:	bl	401aa0 <free@plt>
  40c17c:	ldr	x0, [x19, #24]
  40c180:	bl	401aa0 <free@plt>
  40c184:	b	40c18c <error@@Base+0xa3e0>
  40c188:	ldr	x19, [x22, #40]
  40c18c:	mov	x0, x19
  40c190:	bl	401aa0 <free@plt>
  40c194:	ldr	x8, [x22]
  40c198:	cbz	x8, 40c1b8 <error@@Base+0xa40c>
  40c19c:	ldr	x20, [x8, #16]
  40c1a0:	cmp	x20, x22
  40c1a4:	mov	x22, x8
  40c1a8:	b.eq	40c148 <error@@Base+0xa39c>  // b.none
  40c1ac:	mov	x22, x8
  40c1b0:	cbz	x20, 40c148 <error@@Base+0xa39c>
  40c1b4:	b	40c134 <error@@Base+0xa388>
  40c1b8:	mov	x20, xzr
  40c1bc:	mov	x0, x20
  40c1c0:	ldp	x20, x19, [sp, #80]
  40c1c4:	ldp	x22, x21, [sp, #64]
  40c1c8:	ldp	x24, x23, [sp, #48]
  40c1cc:	ldp	x26, x25, [sp, #32]
  40c1d0:	ldp	x28, x27, [sp, #16]
  40c1d4:	ldp	x29, x30, [sp], #96
  40c1d8:	ret
  40c1dc:	mov	w22, #0xff                  	// #255
  40c1e0:	movk	w22, #0x4, lsl #16
  40c1e4:	mov	x23, x26
  40c1e8:	ldr	x26, [x26, #8]
  40c1ec:	cbnz	x26, 40c1e4 <error@@Base+0xa438>
  40c1f0:	ldr	x26, [x23, #16]
  40c1f4:	cbnz	x26, 40c1e4 <error@@Base+0xa438>
  40c1f8:	ldr	w8, [x23, #48]
  40c1fc:	and	w8, w8, w22
  40c200:	cmp	w8, #0x3
  40c204:	b.eq	40c238 <error@@Base+0xa48c>  // b.none
  40c208:	cmp	w8, #0x6
  40c20c:	b.ne	40c244 <error@@Base+0xa498>  // b.any
  40c210:	ldr	x21, [x23, #40]
  40c214:	ldr	x0, [x21]
  40c218:	bl	401aa0 <free@plt>
  40c21c:	ldr	x0, [x21, #8]
  40c220:	bl	401aa0 <free@plt>
  40c224:	ldr	x0, [x21, #16]
  40c228:	bl	401aa0 <free@plt>
  40c22c:	ldr	x0, [x21, #24]
  40c230:	bl	401aa0 <free@plt>
  40c234:	b	40c23c <error@@Base+0xa490>
  40c238:	ldr	x21, [x23, #40]
  40c23c:	mov	x0, x21
  40c240:	bl	401aa0 <free@plt>
  40c244:	ldr	x8, [x23]
  40c248:	cbz	x8, 40c268 <error@@Base+0xa4bc>
  40c24c:	ldr	x26, [x8, #16]
  40c250:	cmp	x26, x23
  40c254:	mov	x23, x8
  40c258:	b.eq	40c1f8 <error@@Base+0xa44c>  // b.none
  40c25c:	mov	x23, x8
  40c260:	cbz	x26, 40c1f8 <error@@Base+0xa44c>
  40c264:	b	40c1e4 <error@@Base+0xa438>
  40c268:	mov	x21, x20
  40c26c:	ldr	x20, [x20, #8]
  40c270:	cbnz	x20, 40c268 <error@@Base+0xa4bc>
  40c274:	ldr	x20, [x21, #16]
  40c278:	cbnz	x20, 40c268 <error@@Base+0xa4bc>
  40c27c:	ldr	w8, [x21, #48]
  40c280:	and	w8, w8, w22
  40c284:	cmp	w8, #0x3
  40c288:	b.eq	40c2bc <error@@Base+0xa510>  // b.none
  40c28c:	cmp	w8, #0x6
  40c290:	b.ne	40c2c8 <error@@Base+0xa51c>  // b.any
  40c294:	ldr	x20, [x21, #40]
  40c298:	ldr	x0, [x20]
  40c29c:	bl	401aa0 <free@plt>
  40c2a0:	ldr	x0, [x20, #8]
  40c2a4:	bl	401aa0 <free@plt>
  40c2a8:	ldr	x0, [x20, #16]
  40c2ac:	bl	401aa0 <free@plt>
  40c2b0:	ldr	x0, [x20, #24]
  40c2b4:	bl	401aa0 <free@plt>
  40c2b8:	b	40c2c0 <error@@Base+0xa514>
  40c2bc:	ldr	x20, [x21, #40]
  40c2c0:	mov	x0, x20
  40c2c4:	bl	401aa0 <free@plt>
  40c2c8:	ldr	x8, [x21]
  40c2cc:	cbz	x8, 40c2ec <error@@Base+0xa540>
  40c2d0:	ldr	x20, [x8, #16]
  40c2d4:	cmp	x20, x21
  40c2d8:	mov	x21, x8
  40c2dc:	b.eq	40c27c <error@@Base+0xa4d0>  // b.none
  40c2e0:	mov	x21, x8
  40c2e4:	cbz	x20, 40c27c <error@@Base+0xa4d0>
  40c2e8:	b	40c268 <error@@Base+0xa4bc>
  40c2ec:	mov	x20, xzr
  40c2f0:	mov	w8, #0xc                   	// #12
  40c2f4:	str	w8, [x19]
  40c2f8:	b	40c1bc <error@@Base+0xa410>
  40c2fc:	sub	sp, sp, #0x120
  40c300:	stp	x29, x30, [sp, #192]
  40c304:	stp	x28, x27, [sp, #208]
  40c308:	stp	x26, x25, [sp, #224]
  40c30c:	stp	x24, x23, [sp, #240]
  40c310:	stp	x22, x21, [sp, #256]
  40c314:	stp	x20, x19, [sp, #272]
  40c318:	ldr	w8, [x2, #8]
  40c31c:	add	x29, sp, #0xc0
  40c320:	str	xzr, [sp, #48]
  40c324:	and	w9, w8, #0xff
  40c328:	sub	w9, w9, #0x1
  40c32c:	cmp	w9, #0x23
  40c330:	b.hi	40e1cc <error@@Base+0xc420>  // b.pmore
  40c334:	stp	x0, x3, [sp, #32]
  40c338:	ldr	x23, [x1]
  40c33c:	adrp	x10, 417000 <error@@Base+0x15254>
  40c340:	add	x10, x10, #0x624
  40c344:	adr	x11, 40c368 <error@@Base+0xa5bc>
  40c348:	ldrh	w12, [x10, x9, lsl #1]
  40c34c:	add	x11, x11, x12, lsl #2
  40c350:	mov	x28, x5
  40c354:	mov	x25, x4
  40c358:	mov	x14, x2
  40c35c:	mov	x26, x1
  40c360:	str	x2, [sp, #56]
  40c364:	br	x11
  40c368:	ldr	x9, [sp, #40]
  40c36c:	tbnz	w9, #5, 40c46c <error@@Base+0xa6c0>
  40c370:	tbnz	w9, #4, 40c8f0 <error@@Base+0xab44>
  40c374:	ldr	x9, [sp, #40]
  40c378:	tbnz	w9, #17, 40c408 <error@@Base+0xa65c>
  40c37c:	and	w9, w8, #0xff
  40c380:	cmp	w9, #0x9
  40c384:	b.ne	40c408 <error@@Base+0xa65c>  // b.any
  40c388:	mov	w8, #0x10                  	// #16
  40c38c:	b	40e1c4 <error@@Base+0xc418>
  40c390:	ldr	x9, [sp, #32]
  40c394:	and	w8, w8, #0xff
  40c398:	cmp	w8, #0x23
  40c39c:	adrp	x2, 417000 <error@@Base+0x15254>
  40c3a0:	ldr	x1, [x9, #120]
  40c3a4:	adrp	x3, 416000 <error@@Base+0x14254>
  40c3a8:	cset	w4, eq  // eq = none
  40c3ac:	add	x2, x2, #0x8da
  40c3b0:	add	x3, x3, #0xebf
  40c3b4:	b	40c3dc <error@@Base+0xa630>
  40c3b8:	ldr	x9, [sp, #32]
  40c3bc:	and	w8, w8, #0xff
  40c3c0:	cmp	w8, #0x21
  40c3c4:	adrp	x2, 417000 <error@@Base+0x15254>
  40c3c8:	ldr	x1, [x9, #120]
  40c3cc:	adrp	x3, 417000 <error@@Base+0x15254>
  40c3d0:	cset	w4, eq  // eq = none
  40c3d4:	add	x2, x2, #0x8d2
  40c3d8:	add	x3, x3, #0x8d8
  40c3dc:	mov	x0, x23
  40c3e0:	mov	x5, x28
  40c3e4:	bl	40e3ac <error@@Base+0xc600>
  40c3e8:	str	x0, [sp, #48]
  40c3ec:	cbnz	x0, 40c400 <error@@Base+0xa654>
  40c3f0:	ldr	w8, [x28]
  40c3f4:	ldr	x14, [sp, #56]
  40c3f8:	cbz	w8, 40cfc8 <error@@Base+0xb21c>
  40c3fc:	b	40c974 <error@@Base+0xabc8>
  40c400:	ldr	x14, [sp, #56]
  40c404:	b	40cfc8 <error@@Base+0xb21c>
  40c408:	and	w8, w8, #0xffffff00
  40c40c:	orr	w8, w8, #0x1
  40c410:	str	w8, [x14, #8]
  40c414:	ldr	w8, [x23, #128]
  40c418:	cmp	w8, #0xf
  40c41c:	b.eq	40df2c <error@@Base+0xc180>  // b.none
  40c420:	ldr	x0, [x23, #112]
  40c424:	add	w9, w8, #0x1
  40c428:	sxtw	x8, w8
  40c42c:	add	x10, x0, x8, lsl #6
  40c430:	str	w9, [x23, #128]
  40c434:	str	xzr, [x10, #8]!
  40c438:	stp	xzr, xzr, [x10, #8]
  40c43c:	ldr	q0, [x14]
  40c440:	mov	x9, #0xffffffffffffffff    	// #-1
  40c444:	stp	xzr, xzr, [x10, #24]
  40c448:	str	x10, [sp, #48]
  40c44c:	stur	q0, [x10, #40]
  40c450:	ldr	w8, [x10, #48]
  40c454:	str	x9, [x10, #56]
  40c458:	and	w8, w8, #0xfff3ffff
  40c45c:	str	w8, [x10, #48]
  40c460:	b	40cfc8 <error@@Base+0xb21c>
  40c464:	ldr	x9, [sp, #40]
  40c468:	tbz	w9, #24, 40c368 <error@@Base+0xa5bc>
  40c46c:	mov	w8, #0xd                   	// #13
  40c470:	b	40e1c4 <error@@Base+0xc418>
  40c474:	ldr	w8, [x14]
  40c478:	ldr	x10, [x23, #168]
  40c47c:	mov	w9, #0x1                   	// #1
  40c480:	lsl	w8, w9, w8
  40c484:	sxtw	x9, w8
  40c488:	tst	x10, x9
  40c48c:	b.eq	40df5c <error@@Base+0xc1b0>  // b.none
  40c490:	ldr	x10, [x23, #160]
  40c494:	ldr	w8, [x23, #128]
  40c498:	orr	x9, x10, x9
  40c49c:	cmp	w8, #0xf
  40c4a0:	str	x9, [x23, #160]
  40c4a4:	b.eq	40dfcc <error@@Base+0xc220>  // b.none
  40c4a8:	ldr	x0, [x23, #112]
  40c4ac:	add	w9, w8, #0x1
  40c4b0:	sxtw	x8, w8
  40c4b4:	add	x10, x0, x8, lsl #6
  40c4b8:	str	w9, [x23, #128]
  40c4bc:	str	xzr, [x10, #8]!
  40c4c0:	stp	xzr, xzr, [x10, #8]
  40c4c4:	ldr	q0, [x14]
  40c4c8:	mov	x8, #0xffffffffffffffff    	// #-1
  40c4cc:	str	x8, [x10, #56]
  40c4d0:	stp	xzr, xzr, [x10, #24]
  40c4d4:	stur	q0, [x10, #40]
  40c4d8:	ldr	w9, [x10, #48]
  40c4dc:	str	x10, [sp, #48]
  40c4e0:	and	w8, w9, #0xfff3ffff
  40c4e4:	str	w8, [x10, #48]
  40c4e8:	ldr	x8, [x23, #152]
  40c4ec:	ldrb	w9, [x23, #176]
  40c4f0:	add	x8, x8, #0x1
  40c4f4:	orr	w9, w9, #0x2
  40c4f8:	str	x8, [x23, #152]
  40c4fc:	strb	w9, [x23, #176]
  40c500:	b	40cfc8 <error@@Base+0xb21c>
  40c504:	ldr	x19, [x26, #48]
  40c508:	mov	x0, x14
  40c50c:	add	x8, x19, #0x1
  40c510:	str	x8, [x26, #48]
  40c514:	ldp	x20, x21, [sp, #32]
  40c518:	orr	x2, x21, #0x800000
  40c51c:	mov	x1, x20
  40c520:	bl	40ba8c <error@@Base+0x9ce0>
  40c524:	ldr	x8, [x20, #72]
  40c528:	ldr	x14, [sp, #56]
  40c52c:	add	x8, x8, w0, sxtw
  40c530:	str	x8, [x20, #72]
  40c534:	ldrb	w8, [x14, #8]
  40c538:	cmp	w8, #0x9
  40c53c:	b.ne	40c94c <error@@Base+0xaba0>  // b.any
  40c540:	mov	x25, xzr
  40c544:	cmp	x19, #0x8
  40c548:	b.hi	40c564 <error@@Base+0xa7b8>  // b.pmore
  40c54c:	ldr	x8, [x23, #168]
  40c550:	mov	w9, #0x1                   	// #1
  40c554:	lsl	w9, w9, w19
  40c558:	sxtw	x9, w9
  40c55c:	orr	x8, x8, x9
  40c560:	str	x8, [x23, #168]
  40c564:	ldr	w8, [x23, #128]
  40c568:	cmp	w8, #0xf
  40c56c:	b.eq	40e0c0 <error@@Base+0xc314>  // b.none
  40c570:	ldr	x0, [x23, #112]
  40c574:	add	w9, w8, #0x1
  40c578:	sxtw	x8, w8
  40c57c:	add	x8, x0, x8, lsl #6
  40c580:	str	w9, [x23, #128]
  40c584:	mov	x9, x8
  40c588:	mov	w10, #0x11                  	// #17
  40c58c:	mov	x11, #0xffffffffffffffff    	// #-1
  40c590:	str	xzr, [x9, #8]!
  40c594:	stp	x25, xzr, [x9, #8]
  40c598:	str	w10, [x9, #48]
  40c59c:	stp	xzr, xzr, [x9, #24]
  40c5a0:	str	x11, [x9, #56]
  40c5a4:	cbz	x25, 40c5ac <error@@Base+0xa800>
  40c5a8:	str	x9, [x25]
  40c5ac:	str	x9, [sp, #48]
  40c5b0:	str	x19, [x8, #48]
  40c5b4:	b	40cfc8 <error@@Base+0xb21c>
  40c5b8:	ldr	w8, [x23, #128]
  40c5bc:	cmp	w8, #0xf
  40c5c0:	b.eq	40df64 <error@@Base+0xc1b8>  // b.none
  40c5c4:	ldr	x0, [x23, #112]
  40c5c8:	ldr	x10, [sp, #32]
  40c5cc:	add	w9, w8, #0x1
  40c5d0:	sxtw	x8, w8
  40c5d4:	add	x19, x0, x8, lsl #6
  40c5d8:	str	w9, [x23, #128]
  40c5dc:	str	xzr, [x19, #8]!
  40c5e0:	stp	xzr, xzr, [x19, #8]
  40c5e4:	ldr	q0, [x14]
  40c5e8:	mov	x9, #0xffffffffffffffff    	// #-1
  40c5ec:	stp	xzr, xzr, [x19, #24]
  40c5f0:	str	x9, [x19, #56]
  40c5f4:	stur	q0, [x19, #40]
  40c5f8:	ldr	w8, [x19, #48]
  40c5fc:	and	w8, w8, #0xfff3ffff
  40c600:	str	w8, [x19, #48]
  40c604:	ldr	w8, [x23, #180]
  40c608:	cmp	w8, #0x2
  40c60c:	b.lt	40c8e8 <error@@Base+0xab3c>  // b.tstop
  40c610:	ldr	x9, [x10, #104]
  40c614:	ldr	x8, [x10, #72]
  40c618:	cmp	x9, x8
  40c61c:	b.le	40c8e8 <error@@Base+0xab3c>
  40c620:	mov	w20, #0x10                  	// #16
  40c624:	mov	x21, #0xffffffffffffffff    	// #-1
  40c628:	ldr	x22, [sp, #32]
  40c62c:	ldr	x9, [x22, #48]
  40c630:	cmp	x8, x9
  40c634:	b.eq	40c8e8 <error@@Base+0xab3c>  // b.none
  40c638:	ldr	x9, [x22, #16]
  40c63c:	ldr	w8, [x9, x8, lsl #2]
  40c640:	cmn	w8, #0x1
  40c644:	b.ne	40c8e8 <error@@Base+0xab3c>  // b.any
  40c648:	ldr	x2, [sp, #40]
  40c64c:	mov	x0, x14
  40c650:	mov	x1, x22
  40c654:	bl	40ba8c <error@@Base+0x9ce0>
  40c658:	ldr	x8, [x22, #72]
  40c65c:	add	x8, x8, w0, sxtw
  40c660:	str	x8, [x22, #72]
  40c664:	ldr	w8, [x23, #128]
  40c668:	cmp	w8, #0xf
  40c66c:	b.eq	40c70c <error@@Base+0xa960>  // b.none
  40c670:	ldr	x0, [x23, #112]
  40c674:	add	w9, w8, #0x1
  40c678:	sxtw	x8, w8
  40c67c:	add	x22, x0, x8, lsl #6
  40c680:	str	w9, [x23, #128]
  40c684:	str	xzr, [x22, #8]!
  40c688:	stp	xzr, xzr, [x22, #8]
  40c68c:	ldr	x14, [sp, #56]
  40c690:	ldr	q0, [x14]
  40c694:	stp	xzr, xzr, [x22, #24]
  40c698:	str	x21, [x22, #56]
  40c69c:	stur	q0, [x22, #40]
  40c6a0:	ldr	w8, [x22, #48]
  40c6a4:	and	w8, w8, #0xfff3ffff
  40c6a8:	str	w8, [x22, #48]
  40c6ac:	ldr	w8, [x23, #128]
  40c6b0:	cmp	w8, #0xf
  40c6b4:	b.eq	40c730 <error@@Base+0xa984>  // b.none
  40c6b8:	ldr	x0, [x23, #112]
  40c6bc:	add	w9, w8, #0x1
  40c6c0:	sxtw	x8, w8
  40c6c4:	str	w9, [x23, #128]
  40c6c8:	add	x9, x0, x8, lsl #6
  40c6cc:	str	xzr, [x9, #8]!
  40c6d0:	stp	x19, x22, [x9, #8]
  40c6d4:	str	w20, [x9, #48]
  40c6d8:	stp	xzr, xzr, [x9, #24]
  40c6dc:	str	x21, [x9, #56]
  40c6e0:	str	x9, [x19]
  40c6e4:	cbz	x22, 40e1c0 <error@@Base+0xc414>
  40c6e8:	ldr	x8, [sp, #32]
  40c6ec:	str	x9, [x22]
  40c6f0:	mov	x19, x9
  40c6f4:	str	x19, [sp, #48]
  40c6f8:	ldr	x9, [x8, #104]
  40c6fc:	ldr	x8, [x8, #72]
  40c700:	cmp	x9, x8
  40c704:	b.gt	40c628 <error@@Base+0xa87c>
  40c708:	b	40cfc8 <error@@Base+0xb21c>
  40c70c:	mov	w0, #0x3c8                 	// #968
  40c710:	bl	4018b0 <malloc@plt>
  40c714:	cbz	x0, 40c758 <error@@Base+0xa9ac>
  40c718:	ldr	x9, [x23, #112]
  40c71c:	mov	w8, wzr
  40c720:	str	x9, [x0]
  40c724:	str	x0, [x23, #112]
  40c728:	str	wzr, [x23, #128]
  40c72c:	b	40c674 <error@@Base+0xa8c8>
  40c730:	mov	w0, #0x3c8                 	// #968
  40c734:	bl	4018b0 <malloc@plt>
  40c738:	ldr	x14, [sp, #56]
  40c73c:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40c740:	ldr	x9, [x23, #112]
  40c744:	mov	w8, wzr
  40c748:	str	x9, [x0]
  40c74c:	str	x0, [x23, #112]
  40c750:	str	wzr, [x23, #128]
  40c754:	b	40c6bc <error@@Base+0xa910>
  40c758:	ldr	x14, [sp, #56]
  40c75c:	mov	x22, xzr
  40c760:	b	40c6ac <error@@Base+0xa900>
  40c764:	ldr	w8, [x23, #128]
  40c768:	cmp	w8, #0xf
  40c76c:	b.eq	40df90 <error@@Base+0xc1e4>  // b.none
  40c770:	ldr	x0, [x23, #112]
  40c774:	add	w9, w8, #0x1
  40c778:	sxtw	x8, w8
  40c77c:	add	x10, x0, x8, lsl #6
  40c780:	str	w9, [x23, #128]
  40c784:	str	xzr, [x10, #8]!
  40c788:	stp	xzr, xzr, [x10, #8]
  40c78c:	ldr	q0, [x14]
  40c790:	mov	x9, #0xffffffffffffffff    	// #-1
  40c794:	stp	xzr, xzr, [x10, #24]
  40c798:	str	x9, [x10, #56]
  40c79c:	stur	q0, [x10, #40]
  40c7a0:	ldr	w8, [x10, #48]
  40c7a4:	str	x10, [sp, #48]
  40c7a8:	and	w8, w8, #0xfff3ffff
  40c7ac:	str	w8, [x10, #48]
  40c7b0:	ldr	w8, [x23, #180]
  40c7b4:	cmp	w8, #0x2
  40c7b8:	b.lt	40cfc8 <error@@Base+0xb21c>  // b.tstop
  40c7bc:	ldrb	w8, [x23, #176]
  40c7c0:	orr	w8, w8, #0x2
  40c7c4:	strb	w8, [x23, #176]
  40c7c8:	b	40cfc8 <error@@Base+0xb21c>
  40c7cc:	ldr	w8, [x14]
  40c7d0:	mov	w9, #0x30f                 	// #783
  40c7d4:	tst	w8, w9
  40c7d8:	b.eq	40c808 <error@@Base+0xaa5c>  // b.none
  40c7dc:	ldrb	w8, [x23, #176]
  40c7e0:	tbnz	w8, #4, 40c804 <error@@Base+0xaa58>
  40c7e4:	orr	w9, w8, #0x10
  40c7e8:	strb	w9, [x23, #176]
  40c7ec:	tbnz	w8, #3, 40e1f0 <error@@Base+0xc444>
  40c7f0:	adrp	x9, 417000 <error@@Base+0x15254>
  40c7f4:	ldr	q0, [x9, #1328]
  40c7f8:	stur	q0, [x23, #184]
  40c7fc:	tbz	w8, #2, 40e1fc <error@@Base+0xc450>
  40c800:	stp	xzr, xzr, [x23, #200]
  40c804:	ldr	w8, [x14]
  40c808:	cmp	w8, #0x200
  40c80c:	b.eq	40dc58 <error@@Base+0xbeac>  // b.none
  40c810:	ldr	x21, [sp, #40]
  40c814:	cmp	w8, #0x100
  40c818:	b.ne	40dd50 <error@@Base+0xbfa4>  // b.any
  40c81c:	mov	w8, #0x6                   	// #6
  40c820:	str	w8, [x14]
  40c824:	ldr	w8, [x23, #128]
  40c828:	cmp	w8, #0xf
  40c82c:	b.eq	40e13c <error@@Base+0xc390>  // b.none
  40c830:	ldr	x0, [x23, #112]
  40c834:	add	w9, w8, #0x1
  40c838:	sxtw	x8, w8
  40c83c:	add	x19, x0, x8, lsl #6
  40c840:	str	w9, [x23, #128]
  40c844:	str	xzr, [x19, #8]!
  40c848:	stp	xzr, xzr, [x19, #8]
  40c84c:	ldr	q0, [x14]
  40c850:	mov	x8, #0xffffffffffffffff    	// #-1
  40c854:	str	x8, [x19, #56]
  40c858:	stp	xzr, xzr, [x19, #24]
  40c85c:	stur	q0, [x19, #40]
  40c860:	ldr	w9, [x19, #48]
  40c864:	and	w8, w9, #0xfff3ffff
  40c868:	str	w8, [x19, #48]
  40c86c:	mov	w8, #0x9                   	// #9
  40c870:	b	40dcb0 <error@@Base+0xbf04>
  40c874:	mov	w8, #0x5                   	// #5
  40c878:	b	40e1c4 <error@@Base+0xc418>
  40c87c:	mov	w0, #0x20                  	// #32
  40c880:	mov	w1, #0x1                   	// #1
  40c884:	stur	xzr, [x29, #-16]
  40c888:	bl	401930 <calloc@plt>
  40c88c:	mov	x25, x0
  40c890:	mov	w0, #0x50                  	// #80
  40c894:	mov	w1, #0x1                   	// #1
  40c898:	bl	401930 <calloc@plt>
  40c89c:	mov	x24, x0
  40c8a0:	cbz	x25, 40dfb8 <error@@Base+0xc20c>
  40c8a4:	cbz	x24, 40dfb8 <error@@Base+0xc20c>
  40c8a8:	ldr	x21, [sp, #56]
  40c8ac:	ldp	x19, x20, [sp, #32]
  40c8b0:	mov	x0, x21
  40c8b4:	mov	x1, x19
  40c8b8:	mov	x2, x20
  40c8bc:	bl	40e6e8 <error@@Base+0xc93c>
  40c8c0:	ldr	w8, [x21, #8]
  40c8c4:	mov	x2, x21
  40c8c8:	mov	w3, w0
  40c8cc:	and	w9, w8, #0xff
  40c8d0:	cmp	w9, #0x19
  40c8d4:	b.eq	40c97c <error@@Base+0xabd0>  // b.none
  40c8d8:	cmp	w9, #0x2
  40c8dc:	b.eq	40df54 <error@@Base+0xc1a8>  // b.none
  40c8e0:	str	wzr, [sp, #48]
  40c8e4:	b	40c9d4 <error@@Base+0xac28>
  40c8e8:	str	x19, [sp, #48]
  40c8ec:	b	40cfc8 <error@@Base+0xb21c>
  40c8f0:	ldp	x19, x20, [sp, #32]
  40c8f4:	mov	x0, x14
  40c8f8:	mov	x21, x14
  40c8fc:	mov	x1, x19
  40c900:	mov	x2, x20
  40c904:	bl	40ba8c <error@@Base+0x9ce0>
  40c908:	ldr	x8, [x19, #72]
  40c90c:	mov	x1, x26
  40c910:	mov	x2, x21
  40c914:	mov	x3, x20
  40c918:	add	x8, x8, w0, sxtw
  40c91c:	str	x8, [x19, #72]
  40c920:	mov	x0, x19
  40c924:	mov	x4, x25
  40c928:	mov	x5, x28
  40c92c:	ldp	x20, x19, [sp, #272]
  40c930:	ldp	x22, x21, [sp, #256]
  40c934:	ldp	x24, x23, [sp, #240]
  40c938:	ldp	x26, x25, [sp, #224]
  40c93c:	ldp	x28, x27, [sp, #208]
  40c940:	ldp	x29, x30, [sp, #192]
  40c944:	add	sp, sp, #0x120
  40c948:	b	40c2fc <error@@Base+0xa550>
  40c94c:	add	x4, x25, #0x1
  40c950:	mov	x0, x20
  40c954:	mov	x1, x26
  40c958:	mov	x2, x14
  40c95c:	mov	x3, x21
  40c960:	mov	x5, x28
  40c964:	mov	x20, x14
  40c968:	bl	40b844 <error@@Base+0x9a98>
  40c96c:	ldr	w8, [x28]
  40c970:	cbz	w8, 40ddc4 <error@@Base+0xc018>
  40c974:	str	xzr, [sp, #48]
  40c978:	b	40e1cc <error@@Base+0xc420>
  40c97c:	ldrb	w8, [x24, #32]
  40c980:	orr	w8, w8, #0x1
  40c984:	strb	w8, [x24, #32]
  40c988:	tbz	w20, #8, 40c998 <error@@Base+0xabec>
  40c98c:	ldr	x8, [x25]
  40c990:	orr	x8, x8, #0x400
  40c994:	str	x8, [x25]
  40c998:	ldr	x8, [x19, #72]
  40c99c:	mov	x0, x2
  40c9a0:	mov	x1, x19
  40c9a4:	mov	x2, x20
  40c9a8:	add	x8, x8, w3, sxtw
  40c9ac:	str	x8, [x19, #72]
  40c9b0:	bl	40e6e8 <error@@Base+0xc93c>
  40c9b4:	ldr	x2, [sp, #56]
  40c9b8:	ldr	w8, [x2, #8]
  40c9bc:	and	w9, w8, #0xff
  40c9c0:	cmp	w9, #0x2
  40c9c4:	b.eq	40df54 <error@@Base+0xc1a8>  // b.none
  40c9c8:	mov	w3, w0
  40c9cc:	mov	w9, #0x1                   	// #1
  40c9d0:	str	w9, [sp, #48]
  40c9d4:	and	w9, w8, #0xff
  40c9d8:	cmp	w9, #0x15
  40c9dc:	b.ne	40c9ec <error@@Base+0xac40>  // b.any
  40c9e0:	and	w8, w8, #0xffffff00
  40c9e4:	orr	w8, w8, #0x1
  40c9e8:	str	w8, [x2, #8]
  40c9ec:	ldr	x4, [sp, #40]
  40c9f0:	sub	x8, x29, #0x50
  40c9f4:	mov	w27, #0x3                   	// #3
  40c9f8:	sub	x0, x29, #0x20
  40c9fc:	mov	w5, #0x1                   	// #1
  40ca00:	mov	x1, x19
  40ca04:	stur	x8, [x29, #-24]
  40ca08:	stur	w27, [x29, #-32]
  40ca0c:	mov	w21, #0x1                   	// #1
  40ca10:	bl	40e848 <error@@Base+0xca9c>
  40ca14:	cbnz	w0, 40df24 <error@@Base+0xc178>
  40ca18:	ldr	x20, [sp, #40]
  40ca1c:	ldr	x22, [sp, #56]
  40ca20:	stp	xzr, xzr, [sp, #8]
  40ca24:	mov	x0, x22
  40ca28:	mov	x1, x19
  40ca2c:	mov	x2, x20
  40ca30:	bl	40e6e8 <error@@Base+0xc93c>
  40ca34:	ldur	w22, [x29, #-32]
  40ca38:	mov	w26, w0
  40ca3c:	cmp	w22, #0x2
  40ca40:	b.eq	40cbbc <error@@Base+0xae10>  // b.none
  40ca44:	cmp	w22, #0x4
  40ca48:	b.ne	40ca78 <error@@Base+0xaccc>  // b.any
  40ca4c:	ldr	x0, [x19, #120]
  40ca50:	ldur	x4, [x29, #-24]
  40ca54:	ldr	x5, [sp, #40]
  40ca58:	sub	x3, x29, #0x10
  40ca5c:	mov	x1, x25
  40ca60:	mov	x2, x24
  40ca64:	bl	40eaec <error@@Base+0xcd40>
  40ca68:	ldr	x14, [sp, #56]
  40ca6c:	str	w0, [x28]
  40ca70:	cbz	w0, 40cbf8 <error@@Base+0xae4c>
  40ca74:	b	40e07c <error@@Base+0xc2d0>
  40ca78:	ldr	x8, [sp, #56]
  40ca7c:	ldrb	w8, [x8, #8]
  40ca80:	cmp	w8, #0x16
  40ca84:	b.eq	40ca94 <error@@Base+0xace8>  // b.none
  40ca88:	cmp	w8, #0x2
  40ca8c:	b.ne	40cb98 <error@@Base+0xadec>  // b.any
  40ca90:	b	40df18 <error@@Base+0xc16c>
  40ca94:	ldr	x8, [x19, #72]
  40ca98:	ldr	x2, [sp, #40]
  40ca9c:	add	x0, sp, #0x40
  40caa0:	mov	x1, x19
  40caa4:	add	x8, x8, w26, sxtw
  40caa8:	str	x8, [x19, #72]
  40caac:	bl	40e6e8 <error@@Base+0xc93c>
  40cab0:	ldrb	w8, [sp, #72]
  40cab4:	cmp	w8, #0x15
  40cab8:	b.eq	40cb80 <error@@Base+0xadd4>  // b.none
  40cabc:	cmp	w8, #0x2
  40cac0:	str	x28, [sp, #24]
  40cac4:	b.eq	40df1c <error@@Base+0xc170>  // b.none
  40cac8:	ldr	x20, [sp, #40]
  40cacc:	mov	w3, w0
  40cad0:	add	x8, sp, #0x50
  40cad4:	sub	x0, x29, #0x30
  40cad8:	add	x2, sp, #0x40
  40cadc:	mov	w5, #0x1                   	// #1
  40cae0:	mov	x1, x19
  40cae4:	mov	x4, x20
  40cae8:	stur	x8, [x29, #-40]
  40caec:	stur	w27, [x29, #-48]
  40caf0:	bl	40e848 <error@@Base+0xca9c>
  40caf4:	cbnz	w0, 40e074 <error@@Base+0xc2c8>
  40caf8:	ldr	x0, [sp, #56]
  40cafc:	mov	x1, x19
  40cb00:	mov	x2, x20
  40cb04:	bl	40e6e8 <error@@Base+0xc93c>
  40cb08:	ldr	w8, [x23, #180]
  40cb0c:	ldur	w19, [x29, #-48]
  40cb10:	mov	w26, w0
  40cb14:	mov	w0, #0xb                   	// #11
  40cb18:	cmp	w8, #0x1
  40cb1c:	csel	x20, x24, xzr, gt
  40cb20:	cmp	w19, #0x2
  40cb24:	b.eq	40e074 <error@@Base+0xc2c8>  // b.none
  40cb28:	ldr	x14, [sp, #56]
  40cb2c:	cmp	w19, #0x4
  40cb30:	b.eq	40e074 <error@@Base+0xc2c8>  // b.none
  40cb34:	cmp	w22, #0x3
  40cb38:	b.ne	40cb50 <error@@Base+0xada4>  // b.any
  40cb3c:	ldur	x0, [x29, #-24]
  40cb40:	bl	4017b0 <strlen@plt>
  40cb44:	ldr	x14, [sp, #56]
  40cb48:	cmp	x0, #0x1
  40cb4c:	b.hi	40e070 <error@@Base+0xc2c4>  // b.pmore
  40cb50:	cmp	w19, #0x3
  40cb54:	b.ne	40cb6c <error@@Base+0xadc0>  // b.any
  40cb58:	ldur	x0, [x29, #-40]
  40cb5c:	bl	4017b0 <strlen@plt>
  40cb60:	ldr	x14, [sp, #56]
  40cb64:	cmp	x0, #0x1
  40cb68:	b.hi	40e070 <error@@Base+0xc2c4>  // b.pmore
  40cb6c:	cmp	w22, #0x3
  40cb70:	b.eq	40cc94 <error@@Base+0xaee8>  // b.none
  40cb74:	cbnz	w22, 40cca0 <error@@Base+0xaef4>
  40cb78:	ldurb	w27, [x29, #-24]
  40cb7c:	b	40cca4 <error@@Base+0xaef8>
  40cb80:	ldr	x8, [x19, #72]
  40cb84:	neg	w9, w26
  40cb88:	add	x8, x8, w9, sxtw
  40cb8c:	str	x8, [x19, #72]
  40cb90:	ldr	x8, [sp, #56]
  40cb94:	strb	w21, [x8, #8]
  40cb98:	cmp	w22, #0x3
  40cb9c:	b.hi	40e38c <error@@Base+0xc5e0>  // b.pmore
  40cba0:	adrp	x11, 417000 <error@@Base+0x15254>
  40cba4:	mov	w8, w22
  40cba8:	add	x11, x11, #0x66c
  40cbac:	adr	x9, 40cbbc <error@@Base+0xae10>
  40cbb0:	ldrb	w10, [x11, x8]
  40cbb4:	add	x9, x9, x10, lsl #2
  40cbb8:	br	x9
  40cbbc:	ldur	x27, [x29, #-24]
  40cbc0:	mov	x0, x27
  40cbc4:	bl	4017b0 <strlen@plt>
  40cbc8:	cmp	x0, #0x1
  40cbcc:	b.ne	40e06c <error@@Base+0xc2c0>  // b.any
  40cbd0:	ldrb	w8, [x27]
  40cbd4:	mov	w27, #0x3                   	// #3
  40cbd8:	lsr	x9, x8, #3
  40cbdc:	and	x9, x9, #0x18
  40cbe0:	ldr	x10, [x25, x9]
  40cbe4:	lsl	x8, x21, x8
  40cbe8:	orr	x8, x8, x10
  40cbec:	str	x8, [x25, x9]
  40cbf0:	ldr	x14, [sp, #56]
  40cbf4:	str	wzr, [x28]
  40cbf8:	ldrb	w8, [x14, #8]
  40cbfc:	cmp	w8, #0x15
  40cc00:	b.eq	40ce48 <error@@Base+0xb09c>  // b.none
  40cc04:	cmp	w8, #0x2
  40cc08:	b.eq	40df18 <error@@Base+0xc16c>  // b.none
  40cc0c:	ldr	x20, [sp, #40]
  40cc10:	sub	x8, x29, #0x50
  40cc14:	sub	x0, x29, #0x20
  40cc18:	mov	x1, x19
  40cc1c:	mov	x2, x14
  40cc20:	mov	w3, w26
  40cc24:	mov	x4, x20
  40cc28:	mov	w5, wzr
  40cc2c:	stur	x8, [x29, #-24]
  40cc30:	stur	w27, [x29, #-32]
  40cc34:	mov	x22, x14
  40cc38:	bl	40e848 <error@@Base+0xca9c>
  40cc3c:	cbz	w0, 40ca24 <error@@Base+0xac78>
  40cc40:	b	40df24 <error@@Base+0xc178>
  40cc44:	ldurb	w8, [x29, #-24]
  40cc48:	ldr	x14, [sp, #56]
  40cc4c:	lsr	x9, x8, #3
  40cc50:	and	x9, x9, #0x18
  40cc54:	ldr	x10, [x25, x9]
  40cc58:	lsl	x8, x21, x8
  40cc5c:	orr	x8, x8, x10
  40cc60:	str	x8, [x25, x9]
  40cc64:	b	40cbf8 <error@@Base+0xae4c>
  40cc68:	ldr	x8, [x24, #40]
  40cc6c:	ldr	x9, [sp, #16]
  40cc70:	cmp	x9, x8
  40cc74:	b.eq	40cdb8 <error@@Base+0xb00c>  // b.none
  40cc78:	ldr	x0, [x24]
  40cc7c:	ldr	x14, [sp, #56]
  40cc80:	ldur	w9, [x29, #-24]
  40cc84:	add	x10, x8, #0x1
  40cc88:	str	x10, [x24, #40]
  40cc8c:	str	w9, [x0, x8, lsl #2]
  40cc90:	b	40cbf8 <error@@Base+0xae4c>
  40cc94:	ldur	x8, [x29, #-24]
  40cc98:	ldrb	w27, [x8]
  40cc9c:	b	40cca4 <error@@Base+0xaef8>
  40cca0:	mov	w27, wzr
  40cca4:	cmp	w19, #0x3
  40cca8:	b.eq	40ccb8 <error@@Base+0xaf0c>  // b.none
  40ccac:	cbnz	w19, 40ccc4 <error@@Base+0xaf18>
  40ccb0:	ldurb	w28, [x29, #-40]
  40ccb4:	b	40ccc8 <error@@Base+0xaf1c>
  40ccb8:	ldur	x8, [x29, #-40]
  40ccbc:	ldrb	w28, [x8]
  40ccc0:	b	40ccc8 <error@@Base+0xaf1c>
  40ccc4:	mov	w28, wzr
  40ccc8:	cmp	w22, #0x3
  40cccc:	b.eq	40ccd4 <error@@Base+0xaf28>  // b.none
  40ccd0:	cbnz	w22, 40ccec <error@@Base+0xaf40>
  40ccd4:	cbz	x20, 40ccf0 <error@@Base+0xaf44>
  40ccd8:	mov	w0, w27
  40ccdc:	bl	4019d0 <btowc@plt>
  40cce0:	ldr	x14, [sp, #56]
  40cce4:	mov	w27, w0
  40cce8:	b	40ccf0 <error@@Base+0xaf44>
  40ccec:	ldur	w27, [x29, #-24]
  40ccf0:	cmp	w19, #0x3
  40ccf4:	b.eq	40ccfc <error@@Base+0xaf50>  // b.none
  40ccf8:	cbnz	w19, 40cd14 <error@@Base+0xaf68>
  40ccfc:	cbz	x20, 40cd18 <error@@Base+0xaf6c>
  40cd00:	mov	w0, w28
  40cd04:	bl	4019d0 <btowc@plt>
  40cd08:	ldr	x14, [sp, #56]
  40cd0c:	mov	w28, w0
  40cd10:	b	40cd18 <error@@Base+0xaf6c>
  40cd14:	ldur	w28, [x29, #-40]
  40cd18:	cmn	w27, #0x1
  40cd1c:	mov	w0, #0x3                   	// #3
  40cd20:	b.eq	40e074 <error@@Base+0xc2c8>  // b.none
  40cd24:	cmn	w28, #0x1
  40cd28:	b.eq	40e074 <error@@Base+0xc2c8>  // b.none
  40cd2c:	ldr	x8, [sp, #40]
  40cd30:	tbz	w8, #16, 40cd3c <error@@Base+0xaf90>
  40cd34:	cmp	w27, w28
  40cd38:	b.hi	40e31c <error@@Base+0xc570>  // b.pmore
  40cd3c:	cbz	x20, 40cd68 <error@@Base+0xafbc>
  40cd40:	ldr	x8, [x20, #64]
  40cd44:	ldr	x9, [sp, #8]
  40cd48:	cmp	x9, x8
  40cd4c:	b.eq	40cdf0 <error@@Base+0xb044>  // b.none
  40cd50:	ldp	x22, x10, [x20, #8]
  40cd54:	lsl	x9, x8, #2
  40cd58:	add	x8, x8, #0x1
  40cd5c:	str	w27, [x22, x9]
  40cd60:	str	x8, [x20, #64]
  40cd64:	str	w28, [x10, x9]
  40cd68:	mov	w9, w28
  40cd6c:	ldp	x28, x19, [sp, #24]
  40cd70:	mov	x8, xzr
  40cd74:	mov	w10, w27
  40cd78:	mov	w27, #0x3                   	// #3
  40cd7c:	b	40cd8c <error@@Base+0xafe0>
  40cd80:	add	x8, x8, #0x1
  40cd84:	cmp	x8, #0x100
  40cd88:	b.eq	40cbf4 <error@@Base+0xae48>  // b.none
  40cd8c:	cmp	x8, x10
  40cd90:	b.cc	40cd80 <error@@Base+0xafd4>  // b.lo, b.ul, b.last
  40cd94:	cmp	x8, x9
  40cd98:	b.hi	40cd80 <error@@Base+0xafd4>  // b.pmore
  40cd9c:	lsr	x11, x8, #3
  40cda0:	and	x11, x11, #0x1ffffffffffffff8
  40cda4:	ldr	x12, [x25, x11]
  40cda8:	lsl	x13, x21, x8
  40cdac:	orr	x12, x12, x13
  40cdb0:	str	x12, [x25, x11]
  40cdb4:	b	40cd80 <error@@Base+0xafd4>
  40cdb8:	ldr	x8, [sp, #16]
  40cdbc:	ldr	x0, [x24]
  40cdc0:	mov	w19, #0x1                   	// #1
  40cdc4:	bfi	x19, x8, #1, #63
  40cdc8:	lsl	x1, x19, #2
  40cdcc:	bl	401950 <realloc@plt>
  40cdd0:	cbz	x0, 40e368 <error@@Base+0xc5bc>
  40cdd4:	ldr	x8, [x24, #40]
  40cdd8:	str	x19, [sp, #16]
  40cddc:	ldr	x19, [sp, #32]
  40cde0:	ldr	x14, [sp, #56]
  40cde4:	mov	w27, #0x3                   	// #3
  40cde8:	str	x0, [x24]
  40cdec:	b	40cc80 <error@@Base+0xaed4>
  40cdf0:	ldr	x8, [sp, #8]
  40cdf4:	ldr	x0, [x20, #8]
  40cdf8:	mov	w19, #0x1                   	// #1
  40cdfc:	bfi	x19, x8, #1, #63
  40ce00:	lsl	x1, x19, #2
  40ce04:	str	x1, [sp, #8]
  40ce08:	bl	401950 <realloc@plt>
  40ce0c:	ldr	x8, [x20, #16]
  40ce10:	ldr	x1, [sp, #8]
  40ce14:	mov	x22, x0
  40ce18:	mov	x0, x8
  40ce1c:	bl	401950 <realloc@plt>
  40ce20:	str	x0, [sp]
  40ce24:	cbz	x22, 40e374 <error@@Base+0xc5c8>
  40ce28:	ldr	x8, [sp]
  40ce2c:	cbz	x8, 40e374 <error@@Base+0xc5c8>
  40ce30:	ldr	x10, [sp]
  40ce34:	ldr	x8, [x20, #64]
  40ce38:	stp	x22, x10, [x20, #8]
  40ce3c:	ldr	x14, [sp, #56]
  40ce40:	str	x19, [sp, #8]
  40ce44:	b	40cd54 <error@@Base+0xafa8>
  40ce48:	ldr	x8, [x19, #72]
  40ce4c:	add	x8, x8, w26, sxtw
  40ce50:	str	x8, [x19, #72]
  40ce54:	ldr	w8, [sp, #48]
  40ce58:	cbz	w8, 40ce6c <error@@Base+0xb0c0>
  40ce5c:	ldp	q0, q1, [x25]
  40ce60:	mvn	v0.16b, v0.16b
  40ce64:	mvn	v1.16b, v1.16b
  40ce68:	stp	q0, q1, [x25]
  40ce6c:	ldr	w8, [x23, #180]
  40ce70:	cmp	w8, #0x2
  40ce74:	b.lt	40ceb4 <error@@Base+0xb108>  // b.tstop
  40ce78:	ldr	x9, [x23, #120]
  40ce7c:	ldp	x11, x12, [x25]
  40ce80:	ldr	x10, [x9]
  40ce84:	and	x10, x11, x10
  40ce88:	str	x10, [x25]
  40ce8c:	ldr	x10, [x9, #8]
  40ce90:	and	x10, x12, x10
  40ce94:	str	x10, [x25, #8]
  40ce98:	ldr	x10, [x9, #16]
  40ce9c:	ldp	x11, x12, [x25, #16]
  40cea0:	and	x10, x11, x10
  40cea4:	str	x10, [x25, #16]
  40cea8:	ldr	x9, [x9, #24]
  40ceac:	and	x9, x12, x9
  40ceb0:	str	x9, [x25, #24]
  40ceb4:	ldr	x9, [x24, #40]
  40ceb8:	cbnz	x9, 40ced4 <error@@Base+0xb128>
  40cebc:	ldr	x9, [x24, #48]
  40cec0:	cbnz	x9, 40ced4 <error@@Base+0xb128>
  40cec4:	ldr	x9, [x24, #56]
  40cec8:	cbnz	x9, 40ced4 <error@@Base+0xb128>
  40cecc:	ldr	x9, [x24, #64]
  40ced0:	cbz	x9, 40de78 <error@@Base+0xc0cc>
  40ced4:	ldrb	w9, [x23, #176]
  40ced8:	ldr	w8, [x23, #128]
  40cedc:	orr	w9, w9, #0x2
  40cee0:	cmp	w8, #0xf
  40cee4:	strb	w9, [x23, #176]
  40cee8:	b.eq	40dff4 <error@@Base+0xc248>  // b.none
  40ceec:	ldr	x0, [x23, #112]
  40cef0:	add	w9, w8, #0x1
  40cef4:	sxtw	x8, w8
  40cef8:	add	x19, x0, x8, lsl #6
  40cefc:	mov	w10, #0x6                   	// #6
  40cf00:	mov	x11, #0xffffffffffffffff    	// #-1
  40cf04:	str	w9, [x23, #128]
  40cf08:	str	xzr, [x19, #8]!
  40cf0c:	stp	xzr, xzr, [x19, #16]
  40cf10:	str	xzr, [x19, #8]
  40cf14:	str	w10, [x19, #48]
  40cf18:	stp	xzr, x24, [x19, #32]
  40cf1c:	str	x11, [x19, #56]
  40cf20:	ldr	x8, [x25]
  40cf24:	cbnz	x8, 40cf40 <error@@Base+0xb194>
  40cf28:	ldr	x8, [x25, #8]
  40cf2c:	cbnz	x8, 40cf40 <error@@Base+0xb194>
  40cf30:	ldr	x8, [x25, #16]
  40cf34:	cbnz	x8, 40cf40 <error@@Base+0xb194>
  40cf38:	ldr	x8, [x25, #24]
  40cf3c:	cbz	x8, 40df04 <error@@Base+0xc158>
  40cf40:	ldr	w8, [x23, #128]
  40cf44:	cmp	w8, #0xf
  40cf48:	b.eq	40e01c <error@@Base+0xc270>  // b.none
  40cf4c:	ldr	x0, [x23, #112]
  40cf50:	add	w9, w8, #0x1
  40cf54:	sxtw	x8, w8
  40cf58:	add	x20, x0, x8, lsl #6
  40cf5c:	str	w9, [x23, #128]
  40cf60:	mov	w9, #0x3                   	// #3
  40cf64:	mov	x8, #0xffffffffffffffff    	// #-1
  40cf68:	str	xzr, [x20, #8]!
  40cf6c:	stp	xzr, xzr, [x20, #16]
  40cf70:	str	xzr, [x20, #8]
  40cf74:	str	w9, [x20, #48]
  40cf78:	stp	xzr, x25, [x20, #32]
  40cf7c:	str	x8, [x20, #56]
  40cf80:	ldr	w8, [x23, #128]
  40cf84:	cmp	w8, #0xf
  40cf88:	b.eq	40e044 <error@@Base+0xc298>  // b.none
  40cf8c:	ldr	x0, [x23, #112]
  40cf90:	add	w9, w8, #0x1
  40cf94:	sxtw	x8, w8
  40cf98:	add	x8, x0, x8, lsl #6
  40cf9c:	mov	w10, #0xa                   	// #10
  40cfa0:	mov	x11, #0xffffffffffffffff    	// #-1
  40cfa4:	str	w9, [x23, #128]
  40cfa8:	str	xzr, [x8, #8]!
  40cfac:	stp	x20, x19, [x8, #8]
  40cfb0:	str	w10, [x8, #48]
  40cfb4:	stp	xzr, xzr, [x8, #24]
  40cfb8:	str	x11, [x8, #56]
  40cfbc:	str	x8, [x20]
  40cfc0:	str	x8, [sp, #48]
  40cfc4:	str	x8, [x19]
  40cfc8:	ldp	x20, x21, [sp, #32]
  40cfcc:	mov	x0, x14
  40cfd0:	str	x28, [sp, #24]
  40cfd4:	mov	x1, x20
  40cfd8:	mov	x2, x21
  40cfdc:	bl	40ba8c <error@@Base+0x9ce0>
  40cfe0:	ldr	x8, [x20, #72]
  40cfe4:	ldp	x9, x12, [sp, #48]
  40cfe8:	add	x25, x23, #0x80
  40cfec:	add	x26, x23, #0x70
  40cff0:	mov	w23, #0x1                   	// #1
  40cff4:	mov	x28, #0xffffffffffffffff    	// #-1
  40cff8:	add	x8, x8, w0, sxtw
  40cffc:	str	x8, [x20, #72]
  40d000:	ldrb	w8, [x12, #8]
  40d004:	str	x9, [sp, #48]
  40d008:	cmp	w8, #0x17
  40d00c:	b.hi	40e1cc <error@@Base+0xc420>  // b.pmore
  40d010:	mov	w10, #0x800                 	// #2048
  40d014:	lsl	w9, w23, w8
  40d018:	movk	w10, #0x8c, lsl #16
  40d01c:	tst	w9, w10
  40d020:	b.eq	40e1cc <error@@Base+0xc420>  // b.none
  40d024:	ldr	q0, [x12]
  40d028:	ldr	x19, [x20, #72]
  40d02c:	mov	w24, #0xa                   	// #10
  40d030:	cmp	w8, #0x17
  40d034:	stur	q0, [x29, #-80]
  40d038:	b.ne	40d0d8 <error@@Base+0xb32c>  // b.any
  40d03c:	mov	x10, #0xffffffffffffffff    	// #-1
  40d040:	mov	x0, x12
  40d044:	mov	x1, x20
  40d048:	mov	x2, x21
  40d04c:	mov	x22, x10
  40d050:	bl	40ba8c <error@@Base+0x9ce0>
  40d054:	ldr	x8, [x20, #72]
  40d058:	ldr	x12, [sp, #56]
  40d05c:	add	x8, x8, w0, sxtw
  40d060:	str	x8, [x20, #72]
  40d064:	ldrb	w8, [x12, #8]
  40d068:	ldrb	w9, [x12]
  40d06c:	cmp	w8, #0x18
  40d070:	b.eq	40d0f0 <error@@Base+0xb344>  // b.none
  40d074:	cmp	w8, #0x2
  40d078:	b.eq	40d71c <error@@Base+0xb970>  // b.none
  40d07c:	cmp	w9, #0x2c
  40d080:	b.eq	40d0f0 <error@@Base+0xb344>  // b.none
  40d084:	cmp	w9, #0x30
  40d088:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d08c:	b.cc	40d040 <error@@Base+0xb294>  // b.lo, b.ul, b.last
  40d090:	cmp	w8, #0x1
  40d094:	b.ne	40d040 <error@@Base+0xb294>  // b.any
  40d098:	cmn	x22, #0x2
  40d09c:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d0a0:	b.eq	40d040 <error@@Base+0xb294>  // b.none
  40d0a4:	cmp	w9, #0x39
  40d0a8:	b.hi	40d040 <error@@Base+0xb294>  // b.pmore
  40d0ac:	cmn	x22, #0x1
  40d0b0:	b.eq	40d0d0 <error@@Base+0xb324>  // b.none
  40d0b4:	madd	x8, x22, x24, x9
  40d0b8:	mov	w10, #0x8030                	// #32816
  40d0bc:	sub	x9, x8, #0x30
  40d0c0:	cmp	x8, x10
  40d0c4:	mov	w8, #0x8000                	// #32768
  40d0c8:	csel	x10, x8, x9, gt
  40d0cc:	b	40d040 <error@@Base+0xb294>
  40d0d0:	sub	x10, x9, #0x30
  40d0d4:	b	40d040 <error@@Base+0xb294>
  40d0d8:	cmp	w8, #0x12
  40d0dc:	cset	w22, eq  // eq = none
  40d0e0:	cmp	w8, #0x13
  40d0e4:	mov	w8, #0x1                   	// #1
  40d0e8:	cneg	x23, x8, ne  // ne = any
  40d0ec:	b	40d224 <error@@Base+0xb478>
  40d0f0:	cmn	x22, #0x1
  40d0f4:	b.ne	40d110 <error@@Base+0xb364>  // b.any
  40d0f8:	cmp	w9, #0x2c
  40d0fc:	b.ne	40d1d0 <error@@Base+0xb424>  // b.any
  40d100:	cmp	w8, #0x1
  40d104:	b.ne	40d1d0 <error@@Base+0xb424>  // b.any
  40d108:	mov	x22, xzr
  40d10c:	b	40d130 <error@@Base+0xb384>
  40d110:	cmn	x22, #0x2
  40d114:	b.eq	40d71c <error@@Base+0xb970>  // b.none
  40d118:	cmp	w8, #0x18
  40d11c:	b.eq	40d1e4 <error@@Base+0xb438>  // b.none
  40d120:	cmp	w8, #0x1
  40d124:	b.ne	40d71c <error@@Base+0xb970>  // b.any
  40d128:	cmp	w9, #0x2c
  40d12c:	b.ne	40d71c <error@@Base+0xb970>  // b.any
  40d130:	mov	x10, #0xffffffffffffffff    	// #-1
  40d134:	mov	x0, x12
  40d138:	mov	x1, x20
  40d13c:	mov	x2, x21
  40d140:	mov	x23, x10
  40d144:	bl	40ba8c <error@@Base+0x9ce0>
  40d148:	ldr	x8, [x20, #72]
  40d14c:	ldr	x12, [sp, #56]
  40d150:	add	x8, x8, w0, sxtw
  40d154:	str	x8, [x20, #72]
  40d158:	ldrb	w8, [x12, #8]
  40d15c:	cmp	w8, #0x18
  40d160:	b.eq	40d1e8 <error@@Base+0xb43c>  // b.none
  40d164:	cmp	w8, #0x2
  40d168:	b.eq	40d718 <error@@Base+0xb96c>  // b.none
  40d16c:	ldrb	w9, [x12]
  40d170:	mov	w11, #0xa                   	// #10
  40d174:	cmp	w9, #0x2c
  40d178:	b.eq	40d1ec <error@@Base+0xb440>  // b.none
  40d17c:	cmp	w9, #0x30
  40d180:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d184:	b.cc	40d134 <error@@Base+0xb388>  // b.lo, b.ul, b.last
  40d188:	cmp	w8, #0x1
  40d18c:	b.ne	40d134 <error@@Base+0xb388>  // b.any
  40d190:	cmn	x23, #0x2
  40d194:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d198:	b.eq	40d134 <error@@Base+0xb388>  // b.none
  40d19c:	cmp	w9, #0x39
  40d1a0:	b.hi	40d134 <error@@Base+0xb388>  // b.pmore
  40d1a4:	cmn	x23, #0x1
  40d1a8:	b.eq	40d1c8 <error@@Base+0xb41c>  // b.none
  40d1ac:	madd	x8, x23, x11, x9
  40d1b0:	mov	w10, #0x8030                	// #32816
  40d1b4:	sub	x9, x8, #0x30
  40d1b8:	cmp	x8, x10
  40d1bc:	mov	w8, #0x8000                	// #32768
  40d1c0:	csel	x10, x8, x9, gt
  40d1c4:	b	40d134 <error@@Base+0xb388>
  40d1c8:	sub	x10, x9, #0x30
  40d1cc:	b	40d134 <error@@Base+0xb388>
  40d1d0:	ldr	x8, [sp, #24]
  40d1d4:	mov	x14, xzr
  40d1d8:	mov	w9, #0xa                   	// #10
  40d1dc:	str	w9, [x8]
  40d1e0:	b	40db7c <error@@Base+0xbdd0>
  40d1e4:	mov	x23, x22
  40d1e8:	mov	w11, #0xa                   	// #10
  40d1ec:	cmn	x23, #0x2
  40d1f0:	b.eq	40d718 <error@@Base+0xb96c>  // b.none
  40d1f4:	cmn	x23, #0x1
  40d1f8:	cset	w9, eq  // eq = none
  40d1fc:	cmp	x22, x23
  40d200:	cset	w10, le
  40d204:	cmp	w8, #0x18
  40d208:	b.ne	40d958 <error@@Base+0xbbac>  // b.any
  40d20c:	orr	w8, w10, w9
  40d210:	tbz	w8, #0, 40d958 <error@@Base+0xbbac>
  40d214:	cmn	x23, #0x1
  40d218:	csel	x8, x22, x23, eq  // eq = none
  40d21c:	cmp	x8, #0x8, lsl #12
  40d220:	b.ge	40dad8 <error@@Base+0xbd2c>  // b.tcont
  40d224:	mov	x0, x12
  40d228:	mov	x1, x20
  40d22c:	mov	x2, x21
  40d230:	bl	40ba8c <error@@Base+0x9ce0>
  40d234:	ldr	x8, [x20, #72]
  40d238:	ldr	x19, [sp, #48]
  40d23c:	add	x8, x8, w0, sxtw
  40d240:	str	x8, [x20, #72]
  40d244:	cbz	x19, 40d608 <error@@Base+0xb85c>
  40d248:	ldr	x12, [sp, #56]
  40d24c:	orr	x8, x23, x22
  40d250:	mov	w13, #0xa                   	// #10
  40d254:	cbz	x8, 40d614 <error@@Base+0xb868>
  40d258:	cmp	x22, #0x1
  40d25c:	b.ge	40d6b8 <error@@Base+0xb90c>  // b.tcont
  40d260:	mov	x14, xzr
  40d264:	mov	x21, x19
  40d268:	ldrb	w8, [x21, #48]
  40d26c:	cmp	w8, #0x11
  40d270:	b.ne	40d2d8 <error@@Base+0xb52c>  // b.any
  40d274:	ldr	x8, [x21, #40]
  40d278:	mov	x10, x21
  40d27c:	mov	x9, x10
  40d280:	ldr	x10, [x10, #8]
  40d284:	cbnz	x10, 40d27c <error@@Base+0xb4d0>
  40d288:	ldr	x10, [x9, #16]
  40d28c:	cbnz	x10, 40d27c <error@@Base+0xb4d0>
  40d290:	ldr	w10, [x9, #48]
  40d294:	and	w11, w10, #0xff
  40d298:	cmp	w11, #0x11
  40d29c:	b.ne	40d2b4 <error@@Base+0xb508>  // b.any
  40d2a0:	ldr	x11, [x9, #40]
  40d2a4:	cmp	x11, x8
  40d2a8:	b.ne	40d2b4 <error@@Base+0xb508>  // b.any
  40d2ac:	orr	w10, w10, #0x80000
  40d2b0:	str	w10, [x9, #48]
  40d2b4:	ldr	x11, [x9]
  40d2b8:	cbz	x11, 40d2d8 <error@@Base+0xb52c>
  40d2bc:	ldr	x10, [x11, #16]
  40d2c0:	cmp	x10, x9
  40d2c4:	mov	x9, x11
  40d2c8:	b.eq	40d290 <error@@Base+0xb4e4>  // b.none
  40d2cc:	mov	x9, x11
  40d2d0:	cbz	x10, 40d290 <error@@Base+0xb4e4>
  40d2d4:	b	40d27c <error@@Base+0xb4d0>
  40d2d8:	ldr	w8, [x25]
  40d2dc:	cmn	x23, #0x1
  40d2e0:	cinc	w19, w13, eq  // eq = none
  40d2e4:	cmp	w8, #0xf
  40d2e8:	b.eq	40d6e0 <error@@Base+0xb934>  // b.none
  40d2ec:	ldr	x0, [x26]
  40d2f0:	mov	w11, #0x10                  	// #16
  40d2f4:	add	w9, w8, #0x1
  40d2f8:	sxtw	x8, w8
  40d2fc:	add	x22, x22, #0x2
  40d300:	add	x27, x0, x8, lsl #6
  40d304:	str	w9, [x25]
  40d308:	cmp	x22, x23
  40d30c:	str	xzr, [x27, #8]!
  40d310:	stp	x21, xzr, [x27, #8]
  40d314:	str	w19, [x27, #48]
  40d318:	stp	xzr, xzr, [x27, #24]
  40d31c:	str	x28, [x27, #56]
  40d320:	str	x27, [x21]
  40d324:	b.gt	40d5ac <error@@Base+0xb800>
  40d328:	mov	x20, x27
  40d32c:	ldr	w8, [x25]
  40d330:	cmp	w8, #0xf
  40d334:	b.eq	40d4ec <error@@Base+0xb740>  // b.none
  40d338:	ldr	x0, [x26]
  40d33c:	add	w10, w8, #0x1
  40d340:	sxtw	x8, w8
  40d344:	add	x19, x0, x8, lsl #6
  40d348:	str	w10, [x25]
  40d34c:	str	xzr, [x19, #8]!
  40d350:	add	x9, x21, #0x28
  40d354:	stp	xzr, xzr, [x19, #8]
  40d358:	ldr	q0, [x9]
  40d35c:	add	x24, sp, #0x50
  40d360:	stp	xzr, xzr, [x19, #24]
  40d364:	str	x28, [x19, #56]
  40d368:	stur	q0, [x19, #40]
  40d36c:	ldr	w8, [x19, #48]
  40d370:	and	w8, w8, #0xfff3ffff
  40d374:	str	w8, [x19, #48]
  40d378:	mov	x8, x19
  40d37c:	str	x19, [sp, #80]
  40d380:	str	x27, [x8]
  40d384:	ldr	x8, [x24]
  40d388:	ldr	w9, [x8, #48]
  40d38c:	orr	w9, w9, #0x40000
  40d390:	str	w9, [x8, #48]
  40d394:	ldr	x8, [x21, #8]
  40d398:	ldr	x27, [x24]
  40d39c:	cbz	x8, 40d3b8 <error@@Base+0xb60c>
  40d3a0:	add	x24, x27, #0x8
  40d3a4:	mov	x21, x8
  40d3a8:	b	40d3d4 <error@@Base+0xb628>
  40d3ac:	ldr	x21, [x8]
  40d3b0:	ldr	x27, [x27]
  40d3b4:	cbz	x21, 40d45c <error@@Base+0xb6b0>
  40d3b8:	mov	x9, x8
  40d3bc:	mov	x8, x21
  40d3c0:	ldr	x21, [x21, #16]
  40d3c4:	cmp	x21, x9
  40d3c8:	b.eq	40d3ac <error@@Base+0xb600>  // b.none
  40d3cc:	cbz	x21, 40d3ac <error@@Base+0xb600>
  40d3d0:	add	x24, x27, #0x10
  40d3d4:	ldr	w8, [x25]
  40d3d8:	cmp	w8, #0xf
  40d3dc:	b.eq	40d424 <error@@Base+0xb678>  // b.none
  40d3e0:	ldr	x0, [x26]
  40d3e4:	add	w10, w8, #0x1
  40d3e8:	sxtw	x8, w8
  40d3ec:	add	x8, x0, x8, lsl #6
  40d3f0:	str	w10, [x25]
  40d3f4:	str	xzr, [x8, #8]!
  40d3f8:	add	x9, x21, #0x28
  40d3fc:	stp	xzr, xzr, [x8, #8]
  40d400:	ldr	q0, [x9]
  40d404:	stp	xzr, xzr, [x8, #24]
  40d408:	str	x28, [x8, #56]
  40d40c:	stur	q0, [x8, #40]
  40d410:	ldr	w9, [x8, #48]
  40d414:	and	w9, w9, #0xfff3ffff
  40d418:	str	w9, [x8, #48]
  40d41c:	str	x8, [x24]
  40d420:	b	40d380 <error@@Base+0xb5d4>
  40d424:	mov	w0, #0x3c8                 	// #968
  40d428:	str	x14, [sp, #16]
  40d42c:	bl	4018b0 <malloc@plt>
  40d430:	cbz	x0, 40d56c <error@@Base+0xb7c0>
  40d434:	ldr	x9, [x26]
  40d438:	ldr	x12, [sp, #56]
  40d43c:	ldr	x14, [sp, #16]
  40d440:	mov	w8, wzr
  40d444:	mov	w13, #0xa                   	// #10
  40d448:	mov	w11, #0x10                  	// #16
  40d44c:	str	x9, [x0]
  40d450:	str	x0, [x26]
  40d454:	str	wzr, [x25]
  40d458:	b	40d3e4 <error@@Base+0xb638>
  40d45c:	ldr	w8, [x25]
  40d460:	cmp	w8, #0xf
  40d464:	b.eq	40d524 <error@@Base+0xb778>  // b.none
  40d468:	ldr	x0, [x26]
  40d46c:	add	w9, w8, #0x1
  40d470:	sxtw	x8, w8
  40d474:	add	x21, x0, x8, lsl #6
  40d478:	str	w9, [x25]
  40d47c:	str	xzr, [x21, #8]!
  40d480:	stp	x20, x19, [x21, #8]
  40d484:	str	w11, [x21, #48]
  40d488:	stp	xzr, xzr, [x21, #24]
  40d48c:	str	x28, [x21, #56]
  40d490:	str	x21, [x20]
  40d494:	cbz	x19, 40db64 <error@@Base+0xbdb8>
  40d498:	str	x21, [x19]
  40d49c:	ldr	w8, [x25]
  40d4a0:	cmp	w8, #0xf
  40d4a4:	b.eq	40d52c <error@@Base+0xb780>  // b.none
  40d4a8:	ldr	x0, [x26]
  40d4ac:	add	w9, w8, #0x1
  40d4b0:	sxtw	x8, w8
  40d4b4:	add	x20, x0, x8, lsl #6
  40d4b8:	cmp	x22, x23
  40d4bc:	str	w9, [x25]
  40d4c0:	str	xzr, [x20, #8]!
  40d4c4:	stp	x21, xzr, [x20, #8]
  40d4c8:	str	w13, [x20, #48]
  40d4cc:	stp	xzr, xzr, [x20, #24]
  40d4d0:	str	x28, [x20, #56]
  40d4d4:	str	x20, [x21]
  40d4d8:	b.ge	40d5a8 <error@@Base+0xb7fc>  // b.tcont
  40d4dc:	ldr	x27, [x19]
  40d4e0:	add	x22, x22, #0x1
  40d4e4:	mov	x21, x19
  40d4e8:	b	40d32c <error@@Base+0xb580>
  40d4ec:	mov	w0, #0x3c8                 	// #968
  40d4f0:	str	x14, [sp, #16]
  40d4f4:	bl	4018b0 <malloc@plt>
  40d4f8:	cbz	x0, 40d564 <error@@Base+0xb7b8>
  40d4fc:	ldr	x9, [x26]
  40d500:	ldr	x12, [sp, #56]
  40d504:	ldr	x14, [sp, #16]
  40d508:	mov	w8, wzr
  40d50c:	mov	w13, #0xa                   	// #10
  40d510:	mov	w11, #0x10                  	// #16
  40d514:	str	x9, [x0]
  40d518:	str	x0, [x26]
  40d51c:	str	wzr, [x25]
  40d520:	b	40d33c <error@@Base+0xb590>
  40d524:	str	x14, [sp, #16]
  40d528:	b	40d574 <error@@Base+0xb7c8>
  40d52c:	mov	w0, #0x3c8                 	// #968
  40d530:	mov	x20, x14
  40d534:	bl	4018b0 <malloc@plt>
  40d538:	ldr	x12, [sp, #56]
  40d53c:	mov	w11, #0x10                  	// #16
  40d540:	mov	w13, #0xa                   	// #10
  40d544:	cbz	x0, 40db64 <error@@Base+0xbdb8>
  40d548:	ldr	x9, [x26]
  40d54c:	mov	x14, x20
  40d550:	mov	w8, wzr
  40d554:	str	x9, [x0]
  40d558:	str	x0, [x26]
  40d55c:	str	wzr, [x25]
  40d560:	b	40d4ac <error@@Base+0xb700>
  40d564:	str	xzr, [sp, #80]
  40d568:	b	40d570 <error@@Base+0xb7c4>
  40d56c:	str	xzr, [x24]
  40d570:	mov	x19, xzr
  40d574:	mov	w0, #0x3c8                 	// #968
  40d578:	bl	4018b0 <malloc@plt>
  40d57c:	ldr	x12, [sp, #56]
  40d580:	ldr	x14, [sp, #16]
  40d584:	mov	w13, #0xa                   	// #10
  40d588:	mov	w11, #0x10                  	// #16
  40d58c:	cbz	x0, 40db64 <error@@Base+0xbdb8>
  40d590:	ldr	x9, [x26]
  40d594:	mov	w8, wzr
  40d598:	str	x9, [x0]
  40d59c:	str	x0, [x26]
  40d5a0:	str	wzr, [x25]
  40d5a4:	b	40d46c <error@@Base+0xb6c0>
  40d5a8:	mov	x27, x20
  40d5ac:	ldp	x20, x21, [sp, #32]
  40d5b0:	mov	w23, #0x1                   	// #1
  40d5b4:	cbz	x14, 40d5fc <error@@Base+0xb850>
  40d5b8:	ldr	w8, [x25]
  40d5bc:	cmp	w8, #0xf
  40d5c0:	b.eq	40d96c <error@@Base+0xbbc0>  // b.none
  40d5c4:	ldr	x0, [x26]
  40d5c8:	add	w9, w8, #0x1
  40d5cc:	sxtw	x8, w8
  40d5d0:	add	x8, x0, x8, lsl #6
  40d5d4:	str	w9, [x25]
  40d5d8:	str	xzr, [x8, #8]!
  40d5dc:	stp	x14, x27, [x8, #8]
  40d5e0:	str	w11, [x8, #48]
  40d5e4:	stp	xzr, xzr, [x8, #24]
  40d5e8:	str	x28, [x8, #56]
  40d5ec:	str	x8, [x14]
  40d5f0:	mov	x14, x8
  40d5f4:	str	x8, [x27]
  40d5f8:	b	40d600 <error@@Base+0xb854>
  40d5fc:	mov	x14, x27
  40d600:	mov	w8, wzr
  40d604:	b	40db94 <error@@Base+0xbde8>
  40d608:	ldr	x12, [sp, #56]
  40d60c:	mov	x14, xzr
  40d610:	b	40db78 <error@@Base+0xbdcc>
  40d614:	mov	x8, x19
  40d618:	mov	w23, #0x1                   	// #1
  40d61c:	mov	x19, x8
  40d620:	ldr	x8, [x8, #8]
  40d624:	cbnz	x8, 40d61c <error@@Base+0xb870>
  40d628:	ldr	x8, [x19, #16]
  40d62c:	cbnz	x8, 40d61c <error@@Base+0xb870>
  40d630:	ldr	w8, [x19, #48]
  40d634:	mov	w9, #0xff                  	// #255
  40d638:	movk	w9, #0x4, lsl #16
  40d63c:	and	w8, w8, w9
  40d640:	cmp	w8, #0x3
  40d644:	b.eq	40d678 <error@@Base+0xb8cc>  // b.none
  40d648:	cmp	w8, #0x6
  40d64c:	b.ne	40d68c <error@@Base+0xb8e0>  // b.any
  40d650:	ldr	x23, [x19, #40]
  40d654:	ldr	x0, [x23]
  40d658:	bl	401aa0 <free@plt>
  40d65c:	ldr	x0, [x23, #8]
  40d660:	bl	401aa0 <free@plt>
  40d664:	ldr	x0, [x23, #16]
  40d668:	bl	401aa0 <free@plt>
  40d66c:	ldr	x0, [x23, #24]
  40d670:	bl	401aa0 <free@plt>
  40d674:	b	40d67c <error@@Base+0xb8d0>
  40d678:	ldr	x23, [x19, #40]
  40d67c:	mov	x0, x23
  40d680:	bl	401aa0 <free@plt>
  40d684:	ldr	x12, [sp, #56]
  40d688:	mov	w23, #0x1                   	// #1
  40d68c:	ldr	x9, [x19]
  40d690:	cbz	x9, 40d6b0 <error@@Base+0xb904>
  40d694:	ldr	x8, [x9, #16]
  40d698:	cmp	x8, x19
  40d69c:	mov	x19, x9
  40d6a0:	b.eq	40d630 <error@@Base+0xb884>  // b.none
  40d6a4:	mov	x19, x9
  40d6a8:	cbz	x8, 40d630 <error@@Base+0xb884>
  40d6ac:	b	40d61c <error@@Base+0xb870>
  40d6b0:	mov	x14, xzr
  40d6b4:	b	40db7c <error@@Base+0xbdd0>
  40d6b8:	mov	x14, x19
  40d6bc:	mov	x15, x19
  40d6c0:	mov	w11, #0x10                  	// #16
  40d6c4:	b.ne	40d738 <error@@Base+0xb98c>  // b.any
  40d6c8:	ldr	x21, [sp, #40]
  40d6cc:	cmp	x22, x23
  40d6d0:	b.ne	40d9a0 <error@@Base+0xbbf4>  // b.any
  40d6d4:	ldr	x20, [sp, #32]
  40d6d8:	mov	w23, #0x1                   	// #1
  40d6dc:	b	40d600 <error@@Base+0xb854>
  40d6e0:	mov	w0, #0x3c8                 	// #968
  40d6e4:	mov	x20, x14
  40d6e8:	bl	4018b0 <malloc@plt>
  40d6ec:	ldr	x12, [sp, #56]
  40d6f0:	mov	w13, #0xa                   	// #10
  40d6f4:	mov	w11, #0x10                  	// #16
  40d6f8:	cbz	x0, 40db64 <error@@Base+0xbdb8>
  40d6fc:	ldr	x9, [x26]
  40d700:	mov	x14, x20
  40d704:	mov	w8, wzr
  40d708:	str	x9, [x0]
  40d70c:	str	x0, [x26]
  40d710:	str	wzr, [x25]
  40d714:	b	40d2f4 <error@@Base+0xb548>
  40d718:	mov	w23, #0x1                   	// #1
  40d71c:	tbz	w21, #21, 40dafc <error@@Base+0xbd50>
  40d720:	str	x19, [x20, #72]
  40d724:	ldur	q0, [x29, #-80]
  40d728:	ldr	x14, [sp, #48]
  40d72c:	str	q0, [x12]
  40d730:	strb	w23, [x12, #8]
  40d734:	b	40db7c <error@@Base+0xbdd0>
  40d738:	ldr	x14, [x19]
  40d73c:	mov	x15, x19
  40d740:	mov	w21, #0x2                   	// #2
  40d744:	ldr	w8, [x25]
  40d748:	cmp	w8, #0xf
  40d74c:	b.eq	40d8d4 <error@@Base+0xbb28>  // b.none
  40d750:	ldr	x0, [x26]
  40d754:	add	w10, w8, #0x1
  40d758:	sxtw	x8, w8
  40d75c:	add	x20, x0, x8, lsl #6
  40d760:	str	w10, [x25]
  40d764:	str	xzr, [x20, #8]!
  40d768:	add	x9, x15, #0x28
  40d76c:	stp	xzr, xzr, [x20, #8]
  40d770:	ldr	q0, [x9]
  40d774:	add	x27, sp, #0x50
  40d778:	stp	xzr, xzr, [x20, #24]
  40d77c:	str	x28, [x20, #56]
  40d780:	stur	q0, [x20, #40]
  40d784:	ldr	w8, [x20, #48]
  40d788:	and	w8, w8, #0xfff3ffff
  40d78c:	str	w8, [x20, #48]
  40d790:	mov	x8, x20
  40d794:	str	x20, [sp, #80]
  40d798:	str	x14, [x8]
  40d79c:	ldr	x8, [x27]
  40d7a0:	ldr	w9, [x8, #48]
  40d7a4:	orr	w9, w9, #0x40000
  40d7a8:	str	w9, [x8, #48]
  40d7ac:	ldr	x8, [x15, #8]
  40d7b0:	ldr	x14, [x27]
  40d7b4:	cbz	x8, 40d7d0 <error@@Base+0xba24>
  40d7b8:	add	x27, x14, #0x8
  40d7bc:	mov	x15, x8
  40d7c0:	b	40d7ec <error@@Base+0xba40>
  40d7c4:	ldr	x15, [x8]
  40d7c8:	ldr	x14, [x14]
  40d7cc:	cbz	x15, 40d87c <error@@Base+0xbad0>
  40d7d0:	mov	x9, x8
  40d7d4:	mov	x8, x15
  40d7d8:	ldr	x15, [x15, #16]
  40d7dc:	cmp	x15, x9
  40d7e0:	b.eq	40d7c4 <error@@Base+0xba18>  // b.none
  40d7e4:	cbz	x15, 40d7c4 <error@@Base+0xba18>
  40d7e8:	add	x27, x14, #0x10
  40d7ec:	ldr	w8, [x25]
  40d7f0:	cmp	w8, #0xf
  40d7f4:	b.eq	40d83c <error@@Base+0xba90>  // b.none
  40d7f8:	ldr	x0, [x26]
  40d7fc:	add	w10, w8, #0x1
  40d800:	sxtw	x8, w8
  40d804:	add	x8, x0, x8, lsl #6
  40d808:	str	w10, [x25]
  40d80c:	str	xzr, [x8, #8]!
  40d810:	add	x9, x15, #0x28
  40d814:	stp	xzr, xzr, [x8, #8]
  40d818:	ldr	q0, [x9]
  40d81c:	stp	xzr, xzr, [x8, #24]
  40d820:	str	x28, [x8, #56]
  40d824:	stur	q0, [x8, #40]
  40d828:	ldr	w9, [x8, #48]
  40d82c:	and	w9, w9, #0xfff3ffff
  40d830:	str	w9, [x8, #48]
  40d834:	str	x8, [x27]
  40d838:	b	40d798 <error@@Base+0xb9ec>
  40d83c:	mov	w0, #0x3c8                 	// #968
  40d840:	str	x15, [sp, #16]
  40d844:	mov	x24, x14
  40d848:	bl	4018b0 <malloc@plt>
  40d84c:	cbz	x0, 40d91c <error@@Base+0xbb70>
  40d850:	ldr	x9, [x26]
  40d854:	ldr	x12, [sp, #56]
  40d858:	ldr	x15, [sp, #16]
  40d85c:	mov	w8, wzr
  40d860:	mov	w13, #0xa                   	// #10
  40d864:	mov	w11, #0x10                  	// #16
  40d868:	mov	x14, x24
  40d86c:	str	x9, [x0]
  40d870:	str	x0, [x26]
  40d874:	str	wzr, [x25]
  40d878:	b	40d7fc <error@@Base+0xba50>
  40d87c:	ldr	w8, [x25]
  40d880:	cmp	w8, #0xf
  40d884:	b.eq	40d924 <error@@Base+0xbb78>  // b.none
  40d888:	ldr	x0, [x26]
  40d88c:	mov	x15, x20
  40d890:	add	w9, w8, #0x1
  40d894:	sxtw	x8, w8
  40d898:	add	x14, x0, x8, lsl #6
  40d89c:	str	w9, [x25]
  40d8a0:	str	xzr, [x14, #8]!
  40d8a4:	stp	x19, x15, [x14, #8]
  40d8a8:	str	w11, [x14, #48]
  40d8ac:	stp	xzr, xzr, [x14, #24]
  40d8b0:	str	x28, [x14, #56]
  40d8b4:	str	x14, [x19]
  40d8b8:	cbz	x15, 40db64 <error@@Base+0xbdb8>
  40d8bc:	cmp	x21, x22
  40d8c0:	add	x21, x21, #0x1
  40d8c4:	mov	x19, x14
  40d8c8:	str	x14, [x15]
  40d8cc:	b.ne	40d744 <error@@Base+0xb998>  // b.any
  40d8d0:	b	40d6c8 <error@@Base+0xb91c>
  40d8d4:	mov	w0, #0x3c8                 	// #968
  40d8d8:	mov	x24, x15
  40d8dc:	mov	x20, x14
  40d8e0:	bl	4018b0 <malloc@plt>
  40d8e4:	cbz	x0, 40d914 <error@@Base+0xbb68>
  40d8e8:	ldr	x9, [x26]
  40d8ec:	ldr	x12, [sp, #56]
  40d8f0:	mov	w8, wzr
  40d8f4:	mov	w13, #0xa                   	// #10
  40d8f8:	mov	w11, #0x10                  	// #16
  40d8fc:	mov	x14, x20
  40d900:	mov	x15, x24
  40d904:	str	x9, [x0]
  40d908:	str	x0, [x26]
  40d90c:	str	wzr, [x25]
  40d910:	b	40d754 <error@@Base+0xb9a8>
  40d914:	str	xzr, [sp, #80]
  40d918:	b	40d920 <error@@Base+0xbb74>
  40d91c:	str	xzr, [x27]
  40d920:	mov	x20, xzr
  40d924:	mov	w0, #0x3c8                 	// #968
  40d928:	bl	4018b0 <malloc@plt>
  40d92c:	ldr	x12, [sp, #56]
  40d930:	mov	w13, #0xa                   	// #10
  40d934:	mov	w11, #0x10                  	// #16
  40d938:	cbz	x0, 40db64 <error@@Base+0xbdb8>
  40d93c:	ldr	x9, [x26]
  40d940:	mov	x15, x20
  40d944:	mov	w8, wzr
  40d948:	str	x9, [x0]
  40d94c:	str	x0, [x26]
  40d950:	str	wzr, [x25]
  40d954:	b	40d890 <error@@Base+0xbae4>
  40d958:	ldr	x8, [sp, #24]
  40d95c:	mov	x14, xzr
  40d960:	mov	w23, #0x1                   	// #1
  40d964:	str	w11, [x8]
  40d968:	b	40db7c <error@@Base+0xbdd0>
  40d96c:	mov	w0, #0x3c8                 	// #968
  40d970:	mov	x19, x14
  40d974:	bl	4018b0 <malloc@plt>
  40d978:	cbz	x0, 40daf0 <error@@Base+0xbd44>
  40d97c:	ldr	x9, [x26]
  40d980:	ldr	x12, [sp, #56]
  40d984:	mov	w8, wzr
  40d988:	mov	w11, #0x10                  	// #16
  40d98c:	mov	x14, x19
  40d990:	str	x9, [x0]
  40d994:	str	x0, [x26]
  40d998:	str	wzr, [x25]
  40d99c:	b	40d5c8 <error@@Base+0xb81c>
  40d9a0:	mov	x20, x15
  40d9a4:	ldr	x19, [x20], #40
  40d9a8:	ldr	w8, [x25]
  40d9ac:	cmp	w8, #0xf
  40d9b0:	b.eq	40db18 <error@@Base+0xbd6c>  // b.none
  40d9b4:	ldr	x0, [x26]
  40d9b8:	add	w9, w8, #0x1
  40d9bc:	sxtw	x8, w8
  40d9c0:	add	x21, x0, x8, lsl #6
  40d9c4:	str	w9, [x25]
  40d9c8:	str	xzr, [x21, #8]!
  40d9cc:	stp	xzr, xzr, [x21, #8]
  40d9d0:	ldr	q0, [x20]
  40d9d4:	add	x20, sp, #0x50
  40d9d8:	stp	xzr, xzr, [x21, #24]
  40d9dc:	str	x28, [x21, #56]
  40d9e0:	stur	q0, [x21, #40]
  40d9e4:	ldr	w8, [x21, #48]
  40d9e8:	and	w8, w8, #0xfff3ffff
  40d9ec:	str	w8, [x21, #48]
  40d9f0:	mov	x8, x21
  40d9f4:	str	x21, [sp, #80]
  40d9f8:	str	x19, [x8]
  40d9fc:	ldr	x8, [x20]
  40da00:	ldr	w9, [x8, #48]
  40da04:	orr	w9, w9, #0x40000
  40da08:	str	w9, [x8, #48]
  40da0c:	ldr	x8, [x15, #8]
  40da10:	ldr	x19, [x20]
  40da14:	cbz	x8, 40da30 <error@@Base+0xbc84>
  40da18:	add	x20, x19, #0x8
  40da1c:	mov	x15, x8
  40da20:	b	40da4c <error@@Base+0xbca0>
  40da24:	ldr	x15, [x8]
  40da28:	ldr	x19, [x19]
  40da2c:	cbz	x15, 40d268 <error@@Base+0xb4bc>
  40da30:	mov	x9, x8
  40da34:	mov	x8, x15
  40da38:	ldr	x15, [x15, #16]
  40da3c:	cmp	x15, x9
  40da40:	b.eq	40da24 <error@@Base+0xbc78>  // b.none
  40da44:	cbz	x15, 40da24 <error@@Base+0xbc78>
  40da48:	add	x20, x19, #0x10
  40da4c:	ldr	w8, [x25]
  40da50:	cmp	w8, #0xf
  40da54:	b.eq	40da9c <error@@Base+0xbcf0>  // b.none
  40da58:	ldr	x0, [x26]
  40da5c:	add	w10, w8, #0x1
  40da60:	sxtw	x8, w8
  40da64:	add	x8, x0, x8, lsl #6
  40da68:	str	w10, [x25]
  40da6c:	str	xzr, [x8, #8]!
  40da70:	add	x9, x15, #0x28
  40da74:	stp	xzr, xzr, [x8, #8]
  40da78:	ldr	q0, [x9]
  40da7c:	stp	xzr, xzr, [x8, #24]
  40da80:	str	x28, [x8, #56]
  40da84:	stur	q0, [x8, #40]
  40da88:	ldr	w9, [x8, #48]
  40da8c:	and	w9, w9, #0xfff3ffff
  40da90:	str	w9, [x8, #48]
  40da94:	str	x8, [x20]
  40da98:	b	40d9f8 <error@@Base+0xbc4c>
  40da9c:	mov	w0, #0x3c8                 	// #968
  40daa0:	mov	x27, x15
  40daa4:	mov	x24, x14
  40daa8:	bl	4018b0 <malloc@plt>
  40daac:	cbz	x0, 40db5c <error@@Base+0xbdb0>
  40dab0:	ldr	x9, [x26]
  40dab4:	ldr	x12, [sp, #56]
  40dab8:	mov	w8, wzr
  40dabc:	mov	w13, #0xa                   	// #10
  40dac0:	mov	x14, x24
  40dac4:	mov	x15, x27
  40dac8:	str	x9, [x0]
  40dacc:	str	x0, [x26]
  40dad0:	str	wzr, [x25]
  40dad4:	b	40da5c <error@@Base+0xbcb0>
  40dad8:	ldr	x8, [sp, #24]
  40dadc:	mov	w9, #0xf                   	// #15
  40dae0:	mov	x14, xzr
  40dae4:	mov	w23, #0x1                   	// #1
  40dae8:	str	w9, [x8]
  40daec:	b	40db7c <error@@Base+0xbdd0>
  40daf0:	ldr	x12, [sp, #56]
  40daf4:	mov	x14, xzr
  40daf8:	b	40db7c <error@@Base+0xbdd0>
  40dafc:	ldr	x9, [sp, #24]
  40db00:	cmp	w8, #0x2
  40db04:	mov	w8, #0x9                   	// #9
  40db08:	cinc	w8, w8, ne  // ne = any
  40db0c:	mov	x14, xzr
  40db10:	str	w8, [x9]
  40db14:	b	40db7c <error@@Base+0xbdd0>
  40db18:	mov	w0, #0x3c8                 	// #968
  40db1c:	mov	x24, x15
  40db20:	mov	x21, x14
  40db24:	bl	4018b0 <malloc@plt>
  40db28:	cbz	x0, 40db54 <error@@Base+0xbda8>
  40db2c:	ldr	x9, [x26]
  40db30:	ldr	x12, [sp, #56]
  40db34:	mov	w8, wzr
  40db38:	mov	w13, #0xa                   	// #10
  40db3c:	mov	x14, x21
  40db40:	mov	x15, x24
  40db44:	str	x9, [x0]
  40db48:	str	x0, [x26]
  40db4c:	str	wzr, [x25]
  40db50:	b	40d9b8 <error@@Base+0xbc0c>
  40db54:	str	xzr, [sp, #80]
  40db58:	b	40db60 <error@@Base+0xbdb4>
  40db5c:	str	xzr, [x20]
  40db60:	ldr	x12, [sp, #56]
  40db64:	ldp	x8, x20, [sp, #24]
  40db68:	ldr	x21, [sp, #40]
  40db6c:	mov	w9, #0xc                   	// #12
  40db70:	mov	x14, xzr
  40db74:	str	w9, [x8]
  40db78:	mov	w23, #0x1                   	// #1
  40db7c:	cmp	x14, #0x0
  40db80:	cset	w8, eq  // eq = none
  40db84:	cbnz	x14, 40db94 <error@@Base+0xbde8>
  40db88:	ldr	x9, [sp, #24]
  40db8c:	ldr	w9, [x9]
  40db90:	cbnz	w9, 40dde4 <error@@Base+0xc038>
  40db94:	mov	x9, x14
  40db98:	tbz	w21, #24, 40d000 <error@@Base+0xb254>
  40db9c:	ldrb	w9, [x12, #8]
  40dba0:	cmp	w9, #0x17
  40dba4:	b.eq	40dbb4 <error@@Base+0xbe08>  // b.none
  40dba8:	cmp	w9, #0xb
  40dbac:	mov	x9, x14
  40dbb0:	b.ne	40d000 <error@@Base+0xb254>  // b.any
  40dbb4:	ldr	x22, [sp, #24]
  40dbb8:	tbz	w8, #0, 40dbcc <error@@Base+0xbe20>
  40dbbc:	mov	w8, #0xd                   	// #13
  40dbc0:	str	xzr, [sp, #48]
  40dbc4:	str	w8, [x22]
  40dbc8:	b	40e1cc <error@@Base+0xc420>
  40dbcc:	mov	w19, #0xff                  	// #255
  40dbd0:	movk	w19, #0x4, lsl #16
  40dbd4:	mov	x21, x14
  40dbd8:	ldr	x14, [x14, #8]
  40dbdc:	cbnz	x14, 40dbd4 <error@@Base+0xbe28>
  40dbe0:	ldr	x14, [x21, #16]
  40dbe4:	cbnz	x14, 40dbd4 <error@@Base+0xbe28>
  40dbe8:	ldr	w8, [x21, #48]
  40dbec:	and	w8, w8, w19
  40dbf0:	cmp	w8, #0x3
  40dbf4:	b.eq	40dc28 <error@@Base+0xbe7c>  // b.none
  40dbf8:	cmp	w8, #0x6
  40dbfc:	b.ne	40dc34 <error@@Base+0xbe88>  // b.any
  40dc00:	ldr	x20, [x21, #40]
  40dc04:	ldr	x0, [x20]
  40dc08:	bl	401aa0 <free@plt>
  40dc0c:	ldr	x0, [x20, #8]
  40dc10:	bl	401aa0 <free@plt>
  40dc14:	ldr	x0, [x20, #16]
  40dc18:	bl	401aa0 <free@plt>
  40dc1c:	ldr	x0, [x20, #24]
  40dc20:	bl	401aa0 <free@plt>
  40dc24:	b	40dc2c <error@@Base+0xbe80>
  40dc28:	ldr	x20, [x21, #40]
  40dc2c:	mov	x0, x20
  40dc30:	bl	401aa0 <free@plt>
  40dc34:	ldr	x8, [x21]
  40dc38:	cbz	x8, 40dbbc <error@@Base+0xbe10>
  40dc3c:	ldr	x14, [x8, #16]
  40dc40:	cmp	x14, x21
  40dc44:	mov	x21, x8
  40dc48:	b.eq	40dbe8 <error@@Base+0xbe3c>  // b.none
  40dc4c:	mov	x21, x8
  40dc50:	cbz	x14, 40dbe8 <error@@Base+0xbe3c>
  40dc54:	b	40dbd4 <error@@Base+0xbe28>
  40dc58:	mov	w8, #0x5                   	// #5
  40dc5c:	str	w8, [x14]
  40dc60:	ldr	w8, [x23, #128]
  40dc64:	ldr	x21, [sp, #40]
  40dc68:	cmp	w8, #0xf
  40dc6c:	b.eq	40e168 <error@@Base+0xc3bc>  // b.none
  40dc70:	ldr	x0, [x23, #112]
  40dc74:	add	w9, w8, #0x1
  40dc78:	sxtw	x8, w8
  40dc7c:	add	x19, x0, x8, lsl #6
  40dc80:	str	w9, [x23, #128]
  40dc84:	str	xzr, [x19, #8]!
  40dc88:	stp	xzr, xzr, [x19, #8]
  40dc8c:	ldr	q0, [x14]
  40dc90:	mov	x8, #0xffffffffffffffff    	// #-1
  40dc94:	str	x8, [x19, #56]
  40dc98:	stp	xzr, xzr, [x19, #24]
  40dc9c:	stur	q0, [x19, #40]
  40dca0:	ldr	w9, [x19, #48]
  40dca4:	and	w8, w9, #0xfff3ffff
  40dca8:	str	w8, [x19, #48]
  40dcac:	mov	w8, #0xa                   	// #10
  40dcb0:	str	w8, [x14]
  40dcb4:	ldr	w8, [x23, #128]
  40dcb8:	cmp	w8, #0xf
  40dcbc:	b.eq	40e0e8 <error@@Base+0xc33c>  // b.none
  40dcc0:	ldr	x0, [x23, #112]
  40dcc4:	add	w9, w8, #0x1
  40dcc8:	sxtw	x8, w8
  40dccc:	add	x20, x0, x8, lsl #6
  40dcd0:	str	w9, [x23, #128]
  40dcd4:	str	xzr, [x20, #8]!
  40dcd8:	stp	xzr, xzr, [x20, #8]
  40dcdc:	ldr	q0, [x14]
  40dce0:	mov	x9, #0xffffffffffffffff    	// #-1
  40dce4:	stp	xzr, xzr, [x20, #24]
  40dce8:	str	x9, [x20, #56]
  40dcec:	stur	q0, [x20, #40]
  40dcf0:	ldr	w8, [x20, #48]
  40dcf4:	and	w8, w8, #0xfff3ffff
  40dcf8:	str	w8, [x20, #48]
  40dcfc:	ldr	w8, [x23, #128]
  40dd00:	cmp	w8, #0xf
  40dd04:	b.eq	40e114 <error@@Base+0xc368>  // b.none
  40dd08:	ldr	x0, [x23, #112]
  40dd0c:	add	w9, w8, #0x1
  40dd10:	sxtw	x8, w8
  40dd14:	add	x8, x0, x8, lsl #6
  40dd18:	mov	w10, #0xa                   	// #10
  40dd1c:	mov	x11, #0xffffffffffffffff    	// #-1
  40dd20:	str	w9, [x23, #128]
  40dd24:	str	xzr, [x8, #8]!
  40dd28:	stp	x19, x20, [x8, #8]
  40dd2c:	str	w10, [x8, #48]
  40dd30:	stp	xzr, xzr, [x8, #24]
  40dd34:	str	x11, [x8, #56]
  40dd38:	cbz	x19, 40dd40 <error@@Base+0xbf94>
  40dd3c:	str	x8, [x19]
  40dd40:	cbz	x20, 40e1c0 <error@@Base+0xc414>
  40dd44:	str	x8, [x20]
  40dd48:	cbnz	x19, 40dd9c <error@@Base+0xbff0>
  40dd4c:	b	40e1c0 <error@@Base+0xc414>
  40dd50:	ldr	w8, [x23, #128]
  40dd54:	cmp	w8, #0xf
  40dd58:	b.eq	40e194 <error@@Base+0xc3e8>  // b.none
  40dd5c:	ldr	x0, [x23, #112]
  40dd60:	add	w9, w8, #0x1
  40dd64:	sxtw	x8, w8
  40dd68:	add	x10, x0, x8, lsl #6
  40dd6c:	str	w9, [x23, #128]
  40dd70:	str	xzr, [x10, #8]!
  40dd74:	stp	xzr, xzr, [x10, #8]
  40dd78:	ldr	q0, [x14]
  40dd7c:	mov	x9, #0xffffffffffffffff    	// #-1
  40dd80:	stp	xzr, xzr, [x10, #24]
  40dd84:	str	x9, [x10, #56]
  40dd88:	stur	q0, [x10, #40]
  40dd8c:	ldr	w8, [x10, #48]
  40dd90:	and	w8, w8, #0xfff3ffff
  40dd94:	str	w8, [x10, #48]
  40dd98:	mov	x8, x10
  40dd9c:	ldr	x19, [sp, #32]
  40dda0:	mov	x0, x14
  40dda4:	mov	x2, x21
  40dda8:	str	x8, [sp, #48]
  40ddac:	mov	x1, x19
  40ddb0:	bl	40ba8c <error@@Base+0x9ce0>
  40ddb4:	ldr	x8, [x19, #72]
  40ddb8:	add	x8, x8, w0, sxtw
  40ddbc:	str	x8, [x19, #72]
  40ddc0:	b	40e1cc <error@@Base+0xc420>
  40ddc4:	ldrb	w8, [x20, #8]
  40ddc8:	mov	x25, x0
  40ddcc:	cmp	w8, #0x9
  40ddd0:	b.ne	40e284 <error@@Base+0xc4d8>  // b.any
  40ddd4:	mov	x14, x20
  40ddd8:	cmp	x19, #0x8
  40dddc:	b.ls	40c54c <error@@Base+0xa7a0>  // b.plast
  40dde0:	b	40c564 <error@@Base+0xa7b8>
  40dde4:	ldr	x9, [sp, #48]
  40dde8:	cbz	x9, 40c974 <error@@Base+0xabc8>
  40ddec:	mov	w20, #0xff                  	// #255
  40ddf0:	movk	w20, #0x4, lsl #16
  40ddf4:	mov	x21, x9
  40ddf8:	ldr	x9, [x9, #8]
  40ddfc:	cbnz	x9, 40ddf4 <error@@Base+0xc048>
  40de00:	ldr	x9, [x21, #16]
  40de04:	cbnz	x9, 40ddf4 <error@@Base+0xc048>
  40de08:	ldr	w8, [x21, #48]
  40de0c:	and	w8, w8, w20
  40de10:	cmp	w8, #0x3
  40de14:	b.eq	40de48 <error@@Base+0xc09c>  // b.none
  40de18:	cmp	w8, #0x6
  40de1c:	b.ne	40de54 <error@@Base+0xc0a8>  // b.any
  40de20:	ldr	x19, [x21, #40]
  40de24:	ldr	x0, [x19]
  40de28:	bl	401aa0 <free@plt>
  40de2c:	ldr	x0, [x19, #8]
  40de30:	bl	401aa0 <free@plt>
  40de34:	ldr	x0, [x19, #16]
  40de38:	bl	401aa0 <free@plt>
  40de3c:	ldr	x0, [x19, #24]
  40de40:	bl	401aa0 <free@plt>
  40de44:	b	40de4c <error@@Base+0xc0a0>
  40de48:	ldr	x19, [x21, #40]
  40de4c:	mov	x0, x19
  40de50:	bl	401aa0 <free@plt>
  40de54:	ldr	x8, [x21]
  40de58:	cbz	x8, 40c974 <error@@Base+0xabc8>
  40de5c:	ldr	x9, [x8, #16]
  40de60:	cmp	x9, x21
  40de64:	mov	x21, x8
  40de68:	b.eq	40de08 <error@@Base+0xc05c>  // b.none
  40de6c:	mov	x21, x8
  40de70:	cbz	x9, 40de08 <error@@Base+0xc05c>
  40de74:	b	40ddf4 <error@@Base+0xc048>
  40de78:	cmp	w8, #0x2
  40de7c:	b.lt	40de90 <error@@Base+0xc0e4>  // b.tstop
  40de80:	ldr	x8, [x24, #72]
  40de84:	cbnz	x8, 40ced4 <error@@Base+0xb128>
  40de88:	ldrb	w8, [x24, #32]
  40de8c:	tbnz	w8, #0, 40ced4 <error@@Base+0xb128>
  40de90:	ldr	x0, [x24]
  40de94:	bl	401aa0 <free@plt>
  40de98:	ldr	x0, [x24, #8]
  40de9c:	bl	401aa0 <free@plt>
  40dea0:	ldr	x0, [x24, #16]
  40dea4:	bl	401aa0 <free@plt>
  40dea8:	ldr	x0, [x24, #24]
  40deac:	bl	401aa0 <free@plt>
  40deb0:	mov	x0, x24
  40deb4:	bl	401aa0 <free@plt>
  40deb8:	ldr	w8, [x23, #128]
  40debc:	cmp	w8, #0xf
  40dec0:	b.eq	40e344 <error@@Base+0xc598>  // b.none
  40dec4:	ldr	x0, [x23, #112]
  40dec8:	ldr	x14, [sp, #56]
  40decc:	add	w9, w8, #0x1
  40ded0:	sxtw	x8, w8
  40ded4:	add	x8, x0, x8, lsl #6
  40ded8:	mov	w10, #0x3                   	// #3
  40dedc:	mov	x11, #0xffffffffffffffff    	// #-1
  40dee0:	str	w9, [x23, #128]
  40dee4:	str	xzr, [x8, #8]!
  40dee8:	stp	xzr, xzr, [x8, #16]
  40deec:	str	xzr, [x8, #8]
  40def0:	str	w10, [x8, #48]
  40def4:	stp	xzr, x25, [x8, #32]
  40def8:	str	x8, [sp, #48]
  40defc:	str	x11, [x8, #56]
  40df00:	b	40cfc8 <error@@Base+0xb21c>
  40df04:	mov	x0, x25
  40df08:	bl	401aa0 <free@plt>
  40df0c:	ldr	x14, [sp, #56]
  40df10:	str	x19, [sp, #48]
  40df14:	b	40cfc8 <error@@Base+0xb21c>
  40df18:	str	x28, [sp, #24]
  40df1c:	mov	w0, #0x7                   	// #7
  40df20:	b	40e074 <error@@Base+0xc2c8>
  40df24:	str	x28, [sp, #24]
  40df28:	b	40e074 <error@@Base+0xc2c8>
  40df2c:	mov	w0, #0x3c8                 	// #968
  40df30:	bl	4018b0 <malloc@plt>
  40df34:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40df38:	ldr	x9, [x23, #112]
  40df3c:	ldr	x14, [sp, #56]
  40df40:	mov	w8, wzr
  40df44:	str	x9, [x0]
  40df48:	str	x0, [x23, #112]
  40df4c:	str	wzr, [x23, #128]
  40df50:	b	40c424 <error@@Base+0xa678>
  40df54:	mov	w8, #0x2                   	// #2
  40df58:	b	40e36c <error@@Base+0xc5c0>
  40df5c:	mov	w8, #0x6                   	// #6
  40df60:	b	40e1c4 <error@@Base+0xc418>
  40df64:	mov	w0, #0x3c8                 	// #968
  40df68:	bl	4018b0 <malloc@plt>
  40df6c:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40df70:	ldr	x9, [x23, #112]
  40df74:	ldr	x10, [sp, #32]
  40df78:	ldr	x14, [sp, #56]
  40df7c:	mov	w8, wzr
  40df80:	str	x9, [x0]
  40df84:	str	x0, [x23, #112]
  40df88:	str	wzr, [x23, #128]
  40df8c:	b	40c5cc <error@@Base+0xa820>
  40df90:	mov	w0, #0x3c8                 	// #968
  40df94:	bl	4018b0 <malloc@plt>
  40df98:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40df9c:	ldr	x9, [x23, #112]
  40dfa0:	ldr	x14, [sp, #56]
  40dfa4:	mov	w8, wzr
  40dfa8:	str	x9, [x0]
  40dfac:	str	x0, [x23, #112]
  40dfb0:	str	wzr, [x23, #128]
  40dfb4:	b	40c774 <error@@Base+0xa9c8>
  40dfb8:	mov	x0, x25
  40dfbc:	bl	401aa0 <free@plt>
  40dfc0:	mov	x0, x24
  40dfc4:	bl	401aa0 <free@plt>
  40dfc8:	b	40e1c0 <error@@Base+0xc414>
  40dfcc:	mov	w0, #0x3c8                 	// #968
  40dfd0:	bl	4018b0 <malloc@plt>
  40dfd4:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40dfd8:	ldr	x9, [x23, #112]
  40dfdc:	ldr	x14, [sp, #56]
  40dfe0:	mov	w8, wzr
  40dfe4:	str	x9, [x0]
  40dfe8:	str	x0, [x23, #112]
  40dfec:	str	wzr, [x23, #128]
  40dff0:	b	40c4ac <error@@Base+0xa700>
  40dff4:	mov	w0, #0x3c8                 	// #968
  40dff8:	bl	4018b0 <malloc@plt>
  40dffc:	cbz	x0, 40e368 <error@@Base+0xc5bc>
  40e000:	ldr	x9, [x23, #112]
  40e004:	ldr	x14, [sp, #56]
  40e008:	mov	w8, wzr
  40e00c:	str	x9, [x0]
  40e010:	str	x0, [x23, #112]
  40e014:	str	wzr, [x23, #128]
  40e018:	b	40cef0 <error@@Base+0xb144>
  40e01c:	mov	w0, #0x3c8                 	// #968
  40e020:	bl	4018b0 <malloc@plt>
  40e024:	cbz	x0, 40e368 <error@@Base+0xc5bc>
  40e028:	ldr	x9, [x23, #112]
  40e02c:	ldr	x14, [sp, #56]
  40e030:	mov	w8, wzr
  40e034:	str	x9, [x0]
  40e038:	str	x0, [x23, #112]
  40e03c:	str	wzr, [x23, #128]
  40e040:	b	40cf50 <error@@Base+0xb1a4>
  40e044:	mov	w0, #0x3c8                 	// #968
  40e048:	bl	4018b0 <malloc@plt>
  40e04c:	cbz	x0, 40e368 <error@@Base+0xc5bc>
  40e050:	ldr	x9, [x23, #112]
  40e054:	ldr	x14, [sp, #56]
  40e058:	mov	w8, wzr
  40e05c:	str	x9, [x0]
  40e060:	str	x0, [x23, #112]
  40e064:	str	wzr, [x23, #128]
  40e068:	b	40cf90 <error@@Base+0xb1e4>
  40e06c:	str	x28, [sp, #24]
  40e070:	mov	w0, #0x3                   	// #3
  40e074:	ldr	x28, [sp, #24]
  40e078:	str	w0, [x28]
  40e07c:	mov	x0, x25
  40e080:	bl	401aa0 <free@plt>
  40e084:	ldr	x0, [x24]
  40e088:	bl	401aa0 <free@plt>
  40e08c:	ldr	x0, [x24, #8]
  40e090:	bl	401aa0 <free@plt>
  40e094:	ldr	x0, [x24, #16]
  40e098:	bl	401aa0 <free@plt>
  40e09c:	ldr	x0, [x24, #24]
  40e0a0:	bl	401aa0 <free@plt>
  40e0a4:	mov	x0, x24
  40e0a8:	bl	401aa0 <free@plt>
  40e0ac:	ldr	w8, [x28]
  40e0b0:	ldr	x14, [sp, #56]
  40e0b4:	str	xzr, [sp, #48]
  40e0b8:	cbz	w8, 40cfc8 <error@@Base+0xb21c>
  40e0bc:	b	40e1cc <error@@Base+0xc420>
  40e0c0:	mov	w0, #0x3c8                 	// #968
  40e0c4:	bl	4018b0 <malloc@plt>
  40e0c8:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40e0cc:	ldr	x9, [x23, #112]
  40e0d0:	ldr	x14, [sp, #56]
  40e0d4:	mov	w8, wzr
  40e0d8:	str	x9, [x0]
  40e0dc:	str	x0, [x23, #112]
  40e0e0:	str	wzr, [x23, #128]
  40e0e4:	b	40c574 <error@@Base+0xa7c8>
  40e0e8:	mov	w0, #0x3c8                 	// #968
  40e0ec:	bl	4018b0 <malloc@plt>
  40e0f0:	cbz	x0, 40e274 <error@@Base+0xc4c8>
  40e0f4:	ldr	x9, [x23, #112]
  40e0f8:	ldr	x21, [sp, #40]
  40e0fc:	ldr	x14, [sp, #56]
  40e100:	mov	w8, wzr
  40e104:	str	x9, [x0]
  40e108:	str	x0, [x23, #112]
  40e10c:	str	wzr, [x23, #128]
  40e110:	b	40dcc4 <error@@Base+0xbf18>
  40e114:	mov	w0, #0x3c8                 	// #968
  40e118:	bl	4018b0 <malloc@plt>
  40e11c:	ldr	x14, [sp, #56]
  40e120:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40e124:	ldr	x9, [x23, #112]
  40e128:	mov	w8, wzr
  40e12c:	str	x9, [x0]
  40e130:	str	x0, [x23, #112]
  40e134:	str	wzr, [x23, #128]
  40e138:	b	40dd0c <error@@Base+0xbf60>
  40e13c:	mov	w0, #0x3c8                 	// #968
  40e140:	bl	4018b0 <malloc@plt>
  40e144:	cbz	x0, 40e324 <error@@Base+0xc578>
  40e148:	ldr	x9, [x23, #112]
  40e14c:	ldr	x21, [sp, #40]
  40e150:	ldr	x14, [sp, #56]
  40e154:	mov	w8, wzr
  40e158:	str	x9, [x0]
  40e15c:	str	x0, [x23, #112]
  40e160:	str	wzr, [x23, #128]
  40e164:	b	40c834 <error@@Base+0xaa88>
  40e168:	mov	w0, #0x3c8                 	// #968
  40e16c:	bl	4018b0 <malloc@plt>
  40e170:	cbz	x0, 40e330 <error@@Base+0xc584>
  40e174:	ldr	x9, [x23, #112]
  40e178:	ldr	x21, [sp, #40]
  40e17c:	ldr	x14, [sp, #56]
  40e180:	mov	w8, wzr
  40e184:	str	x9, [x0]
  40e188:	str	x0, [x23, #112]
  40e18c:	str	wzr, [x23, #128]
  40e190:	b	40dc74 <error@@Base+0xbec8>
  40e194:	mov	w0, #0x3c8                 	// #968
  40e198:	bl	4018b0 <malloc@plt>
  40e19c:	cbz	x0, 40e1c0 <error@@Base+0xc414>
  40e1a0:	ldr	x9, [x23, #112]
  40e1a4:	ldr	x21, [sp, #40]
  40e1a8:	ldr	x14, [sp, #56]
  40e1ac:	mov	w8, wzr
  40e1b0:	str	x9, [x0]
  40e1b4:	str	x0, [x23, #112]
  40e1b8:	str	wzr, [x23, #128]
  40e1bc:	b	40dd60 <error@@Base+0xbfb4>
  40e1c0:	mov	w8, #0xc                   	// #12
  40e1c4:	str	xzr, [sp, #48]
  40e1c8:	str	w8, [x28]
  40e1cc:	ldr	x0, [sp, #48]
  40e1d0:	ldp	x20, x19, [sp, #272]
  40e1d4:	ldp	x22, x21, [sp, #256]
  40e1d8:	ldp	x24, x23, [sp, #240]
  40e1dc:	ldp	x26, x25, [sp, #224]
  40e1e0:	ldp	x28, x27, [sp, #208]
  40e1e4:	ldp	x29, x30, [sp, #192]
  40e1e8:	add	sp, sp, #0x120
  40e1ec:	ret
  40e1f0:	mov	x20, xzr
  40e1f4:	mov	x19, xzr
  40e1f8:	b	40e204 <error@@Base+0xc458>
  40e1fc:	mov	w19, #0x2                   	// #2
  40e200:	mov	w20, #0x80                  	// #128
  40e204:	bl	401a80 <__ctype_b_loc@plt>
  40e208:	ldr	x8, [x0]
  40e20c:	ldr	x14, [sp, #56]
  40e210:	mov	w9, #0x1                   	// #1
  40e214:	add	x8, x8, x20, lsl #1
  40e218:	b	40e230 <error@@Base+0xc484>
  40e21c:	add	x19, x19, #0x1
  40e220:	add	x20, x20, #0x40
  40e224:	cmp	x19, #0x4
  40e228:	add	x8, x8, #0x80
  40e22c:	b.eq	40c804 <error@@Base+0xaa58>  // b.none
  40e230:	add	x11, x23, x19, lsl #3
  40e234:	mov	x10, xzr
  40e238:	add	x11, x11, #0xb8
  40e23c:	b	40e25c <error@@Base+0xc4b0>
  40e240:	ldr	x12, [x11]
  40e244:	lsl	x13, x9, x10
  40e248:	orr	x12, x12, x13
  40e24c:	str	x12, [x11]
  40e250:	add	x10, x10, #0x1
  40e254:	cmp	x10, #0x40
  40e258:	b.eq	40e21c <error@@Base+0xc470>  // b.none
  40e25c:	add	x12, x20, x10
  40e260:	cmp	x12, #0x5f
  40e264:	b.eq	40e240 <error@@Base+0xc494>  // b.none
  40e268:	ldrh	w12, [x8, x10, lsl #1]
  40e26c:	tbz	w12, #3, 40e250 <error@@Base+0xc4a4>
  40e270:	b	40e240 <error@@Base+0xc494>
  40e274:	ldr	x21, [sp, #40]
  40e278:	ldr	x14, [sp, #56]
  40e27c:	mov	x20, xzr
  40e280:	b	40dcfc <error@@Base+0xbf50>
  40e284:	cbz	x25, 40e314 <error@@Base+0xc568>
  40e288:	mov	w19, #0xff                  	// #255
  40e28c:	movk	w19, #0x4, lsl #16
  40e290:	mov	x21, x25
  40e294:	ldr	x25, [x25, #8]
  40e298:	cbnz	x25, 40e290 <error@@Base+0xc4e4>
  40e29c:	ldr	x25, [x21, #16]
  40e2a0:	cbnz	x25, 40e290 <error@@Base+0xc4e4>
  40e2a4:	ldr	w8, [x21, #48]
  40e2a8:	and	w8, w8, w19
  40e2ac:	cmp	w8, #0x3
  40e2b0:	b.eq	40e2e4 <error@@Base+0xc538>  // b.none
  40e2b4:	cmp	w8, #0x6
  40e2b8:	b.ne	40e2f0 <error@@Base+0xc544>  // b.any
  40e2bc:	ldr	x20, [x21, #40]
  40e2c0:	ldr	x0, [x20]
  40e2c4:	bl	401aa0 <free@plt>
  40e2c8:	ldr	x0, [x20, #8]
  40e2cc:	bl	401aa0 <free@plt>
  40e2d0:	ldr	x0, [x20, #16]
  40e2d4:	bl	401aa0 <free@plt>
  40e2d8:	ldr	x0, [x20, #24]
  40e2dc:	bl	401aa0 <free@plt>
  40e2e0:	b	40e2e8 <error@@Base+0xc53c>
  40e2e4:	ldr	x20, [x21, #40]
  40e2e8:	mov	x0, x20
  40e2ec:	bl	401aa0 <free@plt>
  40e2f0:	ldr	x8, [x21]
  40e2f4:	cbz	x8, 40e314 <error@@Base+0xc568>
  40e2f8:	ldr	x25, [x8, #16]
  40e2fc:	cmp	x25, x21
  40e300:	mov	x21, x8
  40e304:	b.eq	40e2a4 <error@@Base+0xc4f8>  // b.none
  40e308:	mov	x21, x8
  40e30c:	cbz	x25, 40e2a4 <error@@Base+0xc4f8>
  40e310:	b	40e290 <error@@Base+0xc4e4>
  40e314:	mov	w8, #0x8                   	// #8
  40e318:	b	40e1c4 <error@@Base+0xc418>
  40e31c:	mov	w0, #0xb                   	// #11
  40e320:	b	40e074 <error@@Base+0xc2c8>
  40e324:	mov	x19, xzr
  40e328:	mov	w8, #0x9                   	// #9
  40e32c:	b	40e338 <error@@Base+0xc58c>
  40e330:	mov	x19, xzr
  40e334:	mov	w8, #0xa                   	// #10
  40e338:	ldr	x21, [sp, #40]
  40e33c:	ldr	x14, [sp, #56]
  40e340:	b	40dcb0 <error@@Base+0xbf04>
  40e344:	mov	w0, #0x3c8                 	// #968
  40e348:	bl	4018b0 <malloc@plt>
  40e34c:	cbz	x0, 40e368 <error@@Base+0xc5bc>
  40e350:	ldr	x9, [x23, #112]
  40e354:	mov	w8, wzr
  40e358:	str	x9, [x0]
  40e35c:	str	x0, [x23, #112]
  40e360:	str	wzr, [x23, #128]
  40e364:	b	40dec8 <error@@Base+0xc11c>
  40e368:	mov	w8, #0xc                   	// #12
  40e36c:	str	w8, [x28]
  40e370:	b	40e07c <error@@Base+0xc2d0>
  40e374:	mov	x0, x22
  40e378:	bl	401aa0 <free@plt>
  40e37c:	ldr	x0, [sp]
  40e380:	bl	401aa0 <free@plt>
  40e384:	mov	w0, #0xc                   	// #12
  40e388:	b	40e074 <error@@Base+0xc2c8>
  40e38c:	adrp	x0, 417000 <error@@Base+0x15254>
  40e390:	adrp	x1, 417000 <error@@Base+0x15254>
  40e394:	adrp	x3, 417000 <error@@Base+0x15254>
  40e398:	add	x0, x0, #0x4ef
  40e39c:	add	x1, x1, #0x8e0
  40e3a0:	add	x3, x3, #0x8ec
  40e3a4:	mov	w2, #0xced                 	// #3309
  40e3a8:	bl	401b90 <__assert_fail@plt>
  40e3ac:	sub	sp, sp, #0x60
  40e3b0:	stp	x26, x25, [sp, #32]
  40e3b4:	stp	x20, x19, [sp, #80]
  40e3b8:	mov	x26, x1
  40e3bc:	mov	x20, x0
  40e3c0:	mov	w0, #0x20                  	// #32
  40e3c4:	mov	w1, #0x1                   	// #1
  40e3c8:	stp	x29, x30, [sp, #16]
  40e3cc:	stp	x24, x23, [sp, #48]
  40e3d0:	stp	x22, x21, [sp, #64]
  40e3d4:	add	x29, sp, #0x10
  40e3d8:	mov	x21, x5
  40e3dc:	mov	w23, w4
  40e3e0:	mov	x24, x3
  40e3e4:	mov	x25, x2
  40e3e8:	str	xzr, [sp, #8]
  40e3ec:	bl	401930 <calloc@plt>
  40e3f0:	cbz	x0, 40e6ac <error@@Base+0xc900>
  40e3f4:	mov	x22, x0
  40e3f8:	mov	w0, #0x50                  	// #80
  40e3fc:	mov	w1, #0x1                   	// #1
  40e400:	bl	401930 <calloc@plt>
  40e404:	cbz	x0, 40e5ec <error@@Base+0xc840>
  40e408:	mov	x19, x0
  40e40c:	and	w8, w23, #0x1
  40e410:	strb	w8, [x0, #32]
  40e414:	add	x3, sp, #0x8
  40e418:	mov	x0, x26
  40e41c:	mov	x1, x22
  40e420:	mov	x2, x19
  40e424:	mov	x4, x25
  40e428:	mov	x5, xzr
  40e42c:	bl	40eaec <error@@Base+0xcd40>
  40e430:	cbnz	w0, 40e5f4 <error@@Base+0xc848>
  40e434:	ldrb	w8, [x24]
  40e438:	cbz	w8, 40e464 <error@@Base+0xc6b8>
  40e43c:	add	x9, x24, #0x1
  40e440:	mov	w10, #0x1                   	// #1
  40e444:	lsr	w11, w8, #3
  40e448:	and	x11, x11, #0x18
  40e44c:	ldr	x12, [x22, x11]
  40e450:	lsl	x8, x10, x8
  40e454:	orr	x8, x12, x8
  40e458:	str	x8, [x22, x11]
  40e45c:	ldrb	w8, [x9], #1
  40e460:	cbnz	w8, 40e444 <error@@Base+0xc698>
  40e464:	tbz	w23, #0, 40e478 <error@@Base+0xc6cc>
  40e468:	ldp	q0, q1, [x22]
  40e46c:	mvn	v0.16b, v0.16b
  40e470:	mvn	v1.16b, v1.16b
  40e474:	stp	q0, q1, [x22]
  40e478:	ldr	w8, [x20, #180]
  40e47c:	cmp	w8, #0x2
  40e480:	b.lt	40e4c0 <error@@Base+0xc714>  // b.tstop
  40e484:	ldr	x8, [x20, #120]
  40e488:	ldp	x10, x11, [x22]
  40e48c:	ldr	x9, [x8]
  40e490:	and	x9, x10, x9
  40e494:	str	x9, [x22]
  40e498:	ldr	x9, [x8, #8]
  40e49c:	and	x9, x11, x9
  40e4a0:	str	x9, [x22, #8]
  40e4a4:	ldr	x9, [x8, #16]
  40e4a8:	ldp	x10, x11, [x22, #16]
  40e4ac:	and	x9, x10, x9
  40e4b0:	str	x9, [x22, #16]
  40e4b4:	ldr	x8, [x8, #24]
  40e4b8:	and	x8, x11, x8
  40e4bc:	str	x8, [x22, #24]
  40e4c0:	ldr	w8, [x20, #128]
  40e4c4:	cmp	w8, #0xf
  40e4c8:	b.eq	40e634 <error@@Base+0xc888>  // b.none
  40e4cc:	ldr	x0, [x20, #112]
  40e4d0:	add	w9, w8, #0x1
  40e4d4:	sxtw	x8, w8
  40e4d8:	add	x23, x0, x8, lsl #6
  40e4dc:	str	w9, [x20, #128]
  40e4e0:	mov	w9, #0x3                   	// #3
  40e4e4:	mov	x8, #0xffffffffffffffff    	// #-1
  40e4e8:	str	xzr, [x23, #8]!
  40e4ec:	stp	xzr, xzr, [x23, #16]
  40e4f0:	str	xzr, [x23, #8]
  40e4f4:	str	w9, [x23, #48]
  40e4f8:	stp	xzr, x22, [x23, #32]
  40e4fc:	str	x8, [x23, #56]
  40e500:	ldr	w8, [x20, #180]
  40e504:	cmp	w8, #0x2
  40e508:	b.lt	40e5a4 <error@@Base+0xc7f8>  // b.tstop
  40e50c:	ldrb	w9, [x20, #176]
  40e510:	ldr	w8, [x20, #128]
  40e514:	orr	w9, w9, #0x2
  40e518:	cmp	w8, #0xf
  40e51c:	strb	w9, [x20, #176]
  40e520:	b.eq	40e658 <error@@Base+0xc8ac>  // b.none
  40e524:	ldr	x0, [x20, #112]
  40e528:	add	w9, w8, #0x1
  40e52c:	sxtw	x8, w8
  40e530:	add	x21, x0, x8, lsl #6
  40e534:	str	w9, [x20, #128]
  40e538:	mov	w9, #0x6                   	// #6
  40e53c:	mov	x8, #0xffffffffffffffff    	// #-1
  40e540:	str	xzr, [x21, #8]!
  40e544:	stp	xzr, xzr, [x21, #16]
  40e548:	str	xzr, [x21, #8]
  40e54c:	str	w9, [x21, #48]
  40e550:	stp	xzr, x19, [x21, #32]
  40e554:	str	x8, [x21, #56]
  40e558:	ldr	w8, [x20, #128]
  40e55c:	cmp	w8, #0xf
  40e560:	b.eq	40e6bc <error@@Base+0xc910>  // b.none
  40e564:	ldr	x0, [x20, #112]
  40e568:	add	w9, w8, #0x1
  40e56c:	sxtw	x8, w8
  40e570:	add	x8, x0, x8, lsl #6
  40e574:	str	w9, [x20, #128]
  40e578:	mov	w9, #0xa                   	// #10
  40e57c:	mov	x10, #0xffffffffffffffff    	// #-1
  40e580:	str	xzr, [x8, #8]!
  40e584:	stp	x23, x21, [x8, #8]
  40e588:	str	w9, [x8, #48]
  40e58c:	stp	xzr, xzr, [x8, #24]
  40e590:	str	x10, [x8, #56]
  40e594:	str	x8, [x23]
  40e598:	str	x8, [x21]
  40e59c:	mov	x23, x8
  40e5a0:	b	40e5cc <error@@Base+0xc820>
  40e5a4:	ldr	x0, [x19]
  40e5a8:	bl	401aa0 <free@plt>
  40e5ac:	ldr	x0, [x19, #8]
  40e5b0:	bl	401aa0 <free@plt>
  40e5b4:	ldr	x0, [x19, #16]
  40e5b8:	bl	401aa0 <free@plt>
  40e5bc:	ldr	x0, [x19, #24]
  40e5c0:	bl	401aa0 <free@plt>
  40e5c4:	mov	x0, x19
  40e5c8:	bl	401aa0 <free@plt>
  40e5cc:	mov	x0, x23
  40e5d0:	ldp	x20, x19, [sp, #80]
  40e5d4:	ldp	x22, x21, [sp, #64]
  40e5d8:	ldp	x24, x23, [sp, #48]
  40e5dc:	ldp	x26, x25, [sp, #32]
  40e5e0:	ldp	x29, x30, [sp, #16]
  40e5e4:	add	sp, sp, #0x60
  40e5e8:	ret
  40e5ec:	mov	x0, x22
  40e5f0:	b	40e6a8 <error@@Base+0xc8fc>
  40e5f4:	mov	w25, w0
  40e5f8:	mov	x0, x22
  40e5fc:	bl	401aa0 <free@plt>
  40e600:	ldr	x0, [x19]
  40e604:	bl	401aa0 <free@plt>
  40e608:	ldr	x0, [x19, #8]
  40e60c:	bl	401aa0 <free@plt>
  40e610:	ldr	x0, [x19, #16]
  40e614:	bl	401aa0 <free@plt>
  40e618:	ldr	x0, [x19, #24]
  40e61c:	bl	401aa0 <free@plt>
  40e620:	mov	x0, x19
  40e624:	bl	401aa0 <free@plt>
  40e628:	mov	x23, xzr
  40e62c:	str	w25, [x21]
  40e630:	b	40e5cc <error@@Base+0xc820>
  40e634:	mov	w0, #0x3c8                 	// #968
  40e638:	bl	4018b0 <malloc@plt>
  40e63c:	cbz	x0, 40e67c <error@@Base+0xc8d0>
  40e640:	ldr	x9, [x20, #112]
  40e644:	mov	w8, wzr
  40e648:	str	x9, [x0]
  40e64c:	str	x0, [x20, #112]
  40e650:	str	wzr, [x20, #128]
  40e654:	b	40e4d0 <error@@Base+0xc724>
  40e658:	mov	w0, #0x3c8                 	// #968
  40e65c:	bl	4018b0 <malloc@plt>
  40e660:	cbz	x0, 40e67c <error@@Base+0xc8d0>
  40e664:	ldr	x9, [x20, #112]
  40e668:	mov	w8, wzr
  40e66c:	str	x9, [x0]
  40e670:	str	x0, [x20, #112]
  40e674:	str	wzr, [x20, #128]
  40e678:	b	40e528 <error@@Base+0xc77c>
  40e67c:	mov	x0, x22
  40e680:	bl	401aa0 <free@plt>
  40e684:	ldr	x0, [x19]
  40e688:	bl	401aa0 <free@plt>
  40e68c:	ldr	x0, [x19, #8]
  40e690:	bl	401aa0 <free@plt>
  40e694:	ldr	x0, [x19, #16]
  40e698:	bl	401aa0 <free@plt>
  40e69c:	ldr	x0, [x19, #24]
  40e6a0:	bl	401aa0 <free@plt>
  40e6a4:	mov	x0, x19
  40e6a8:	bl	401aa0 <free@plt>
  40e6ac:	mov	x23, xzr
  40e6b0:	mov	w8, #0xc                   	// #12
  40e6b4:	str	w8, [x21]
  40e6b8:	b	40e5cc <error@@Base+0xc820>
  40e6bc:	mov	w0, #0x3c8                 	// #968
  40e6c0:	bl	4018b0 <malloc@plt>
  40e6c4:	cbz	x0, 40e6e0 <error@@Base+0xc934>
  40e6c8:	ldr	x9, [x20, #112]
  40e6cc:	mov	w8, wzr
  40e6d0:	str	x9, [x0]
  40e6d4:	str	x0, [x20, #112]
  40e6d8:	str	wzr, [x20, #128]
  40e6dc:	b	40e568 <error@@Base+0xc7bc>
  40e6e0:	mov	x23, xzr
  40e6e4:	b	40e5cc <error@@Base+0xc820>
  40e6e8:	ldr	x9, [x1, #104]
  40e6ec:	ldr	x8, [x1, #72]
  40e6f0:	cmp	x9, x8
  40e6f4:	b.le	40e768 <error@@Base+0xc9bc>
  40e6f8:	ldr	x9, [x1, #8]
  40e6fc:	ldrb	w8, [x9, x8]
  40e700:	strb	w8, [x0]
  40e704:	ldr	w9, [x1, #144]
  40e708:	cmp	w9, #0x2
  40e70c:	b.lt	40e730 <error@@Base+0xc984>  // b.tstop
  40e710:	ldr	x9, [x1, #72]
  40e714:	ldr	x10, [x1, #48]
  40e718:	cmp	x9, x10
  40e71c:	b.eq	40e730 <error@@Base+0xc984>  // b.none
  40e720:	ldr	x10, [x1, #16]
  40e724:	ldr	w9, [x10, x9, lsl #2]
  40e728:	cmn	w9, #0x1
  40e72c:	b.eq	40e7e8 <error@@Base+0xca3c>  // b.none
  40e730:	tbz	w2, #0, 40e778 <error@@Base+0xc9cc>
  40e734:	cmp	w8, #0x5c
  40e738:	b.ne	40e778 <error@@Base+0xc9cc>  // b.any
  40e73c:	ldr	x8, [x1, #72]
  40e740:	ldr	x9, [x1, #88]
  40e744:	add	x8, x8, #0x1
  40e748:	cmp	x8, x9
  40e74c:	b.ge	40e7e8 <error@@Base+0xca3c>  // b.tcont
  40e750:	ldr	x9, [x1, #8]
  40e754:	str	x8, [x1, #72]
  40e758:	ldrb	w9, [x9, x8]
  40e75c:	mov	w8, #0x1                   	// #1
  40e760:	strb	w9, [x0]
  40e764:	b	40e7ec <error@@Base+0xca40>
  40e768:	mov	w9, #0x2                   	// #2
  40e76c:	strb	w9, [x0, #8]
  40e770:	mov	w0, wzr
  40e774:	ret
  40e778:	cmp	w8, #0x5c
  40e77c:	b.gt	40e7d0 <error@@Base+0xca24>
  40e780:	cmp	w8, #0x2d
  40e784:	b.eq	40e7f8 <error@@Base+0xca4c>  // b.none
  40e788:	cmp	w8, #0x5b
  40e78c:	b.ne	40e7e8 <error@@Base+0xca3c>  // b.any
  40e790:	ldr	x8, [x1, #72]
  40e794:	ldr	x9, [x1, #88]
  40e798:	add	x8, x8, #0x1
  40e79c:	cmp	x8, x9
  40e7a0:	b.ge	40e810 <error@@Base+0xca64>  // b.tcont
  40e7a4:	ldr	x9, [x1, #8]
  40e7a8:	ldrb	w8, [x9, x8]
  40e7ac:	cmp	w8, #0x3d
  40e7b0:	strb	w8, [x0]
  40e7b4:	b.eq	40e82c <error@@Base+0xca80>  // b.none
  40e7b8:	cmp	w8, #0x3a
  40e7bc:	b.eq	40e834 <error@@Base+0xca88>  // b.none
  40e7c0:	cmp	w8, #0x2e
  40e7c4:	b.ne	40e814 <error@@Base+0xca68>  // b.any
  40e7c8:	mov	w8, #0x1a                  	// #26
  40e7cc:	b	40e83c <error@@Base+0xca90>
  40e7d0:	cmp	w8, #0x5d
  40e7d4:	b.eq	40e800 <error@@Base+0xca54>  // b.none
  40e7d8:	cmp	w8, #0x5e
  40e7dc:	b.ne	40e7e8 <error@@Base+0xca3c>  // b.any
  40e7e0:	mov	w8, #0x19                  	// #25
  40e7e4:	b	40e804 <error@@Base+0xca58>
  40e7e8:	mov	w8, #0x1                   	// #1
  40e7ec:	strb	w8, [x0, #8]
  40e7f0:	mov	w0, w8
  40e7f4:	ret
  40e7f8:	mov	w8, #0x16                  	// #22
  40e7fc:	b	40e804 <error@@Base+0xca58>
  40e800:	mov	w8, #0x15                  	// #21
  40e804:	strb	w8, [x0, #8]
  40e808:	mov	w0, #0x1                   	// #1
  40e80c:	ret
  40e810:	strb	wzr, [x0]
  40e814:	mov	w8, #0x1                   	// #1
  40e818:	mov	w9, #0x5b                  	// #91
  40e81c:	strb	w8, [x0, #8]
  40e820:	strb	w9, [x0]
  40e824:	mov	w0, w8
  40e828:	ret
  40e82c:	mov	w8, #0x1c                  	// #28
  40e830:	b	40e83c <error@@Base+0xca90>
  40e834:	tbz	w2, #2, 40e814 <error@@Base+0xca68>
  40e838:	mov	w8, #0x1e                  	// #30
  40e83c:	strb	w8, [x0, #8]
  40e840:	mov	w0, #0x2                   	// #2
  40e844:	ret
  40e848:	sub	sp, sp, #0x30
  40e84c:	stp	x29, x30, [sp, #32]
  40e850:	ldr	w8, [x1, #144]
  40e854:	ldr	x9, [x1, #72]
  40e858:	add	x29, sp, #0x20
  40e85c:	cmp	w8, #0x1
  40e860:	b.eq	40e8d0 <error@@Base+0xcb24>  // b.none
  40e864:	ldr	x8, [x1, #48]
  40e868:	add	x10, x9, #0x1
  40e86c:	cmp	x10, x8
  40e870:	b.ge	40e8d0 <error@@Base+0xcb24>  // b.tcont
  40e874:	ldr	x10, [x1, #16]
  40e878:	sub	x8, x8, x9
  40e87c:	mov	w11, #0x1                   	// #1
  40e880:	add	x12, x10, x9, lsl #2
  40e884:	ldr	w13, [x12, x11, lsl #2]
  40e888:	cmn	w13, #0x1
  40e88c:	b.ne	40e8a4 <error@@Base+0xcaf8>  // b.any
  40e890:	add	x11, x11, #0x1
  40e894:	cmp	x8, x11
  40e898:	b.ne	40e884 <error@@Base+0xcad8>  // b.any
  40e89c:	mov	x11, x8
  40e8a0:	b	40e8ac <error@@Base+0xcb00>
  40e8a4:	cmp	w11, #0x2
  40e8a8:	b.lt	40e8d0 <error@@Base+0xcb24>  // b.tstop
  40e8ac:	mov	w12, #0x1                   	// #1
  40e8b0:	str	w12, [x0]
  40e8b4:	ldr	w9, [x10, x9, lsl #2]
  40e8b8:	mov	w8, wzr
  40e8bc:	str	w9, [x0, #8]
  40e8c0:	ldr	x9, [x1, #72]
  40e8c4:	add	x9, x9, w11, sxtw
  40e8c8:	str	x9, [x1, #72]
  40e8cc:	b	40ead4 <error@@Base+0xcd28>
  40e8d0:	add	x8, x9, w3, sxtw
  40e8d4:	str	x8, [x1, #72]
  40e8d8:	ldrb	w10, [x2, #8]
  40e8dc:	sub	w9, w10, #0x16
  40e8e0:	cmp	w9, #0x8
  40e8e4:	b.hi	40eac4 <error@@Base+0xcd18>  // b.pmore
  40e8e8:	adrp	x11, 417000 <error@@Base+0x15254>
  40e8ec:	add	x11, x11, #0x670
  40e8f0:	adr	x12, 40e900 <error@@Base+0xcb54>
  40e8f4:	ldrb	w13, [x11, x9]
  40e8f8:	add	x12, x12, x13, lsl #2
  40e8fc:	br	x12
  40e900:	ldr	x9, [x1, #104]
  40e904:	cmp	x9, x8
  40e908:	b.le	40ea48 <error@@Base+0xcc9c>
  40e90c:	ldrb	w9, [x2]
  40e910:	mov	x8, xzr
  40e914:	and	w10, w10, #0xff
  40e918:	cmp	w10, #0x1e
  40e91c:	b.ne	40e928 <error@@Base+0xcb7c>  // b.any
  40e920:	ldrb	w10, [x1, #139]
  40e924:	cbnz	w10, 40e97c <error@@Base+0xcbd0>
  40e928:	ldr	x10, [x1, #72]
  40e92c:	ldr	x11, [x1, #8]
  40e930:	add	x12, x10, #0x1
  40e934:	str	x12, [x1, #72]
  40e938:	ldrb	w10, [x11, x10]
  40e93c:	ldr	x11, [x1, #104]
  40e940:	cmp	x11, x12
  40e944:	b.le	40ea48 <error@@Base+0xcc9c>
  40e948:	cmp	w9, w10, uxtb
  40e94c:	b.ne	40e960 <error@@Base+0xcbb4>  // b.any
  40e950:	ldr	x11, [x1, #8]
  40e954:	ldrb	w11, [x11, x12]
  40e958:	cmp	w11, #0x5d
  40e95c:	b.eq	40ea50 <error@@Base+0xcca4>  // b.none
  40e960:	ldr	x11, [x0, #8]
  40e964:	strb	w10, [x11, x8]
  40e968:	add	x8, x8, #0x1
  40e96c:	cmp	x8, #0x20
  40e970:	b.eq	40ea48 <error@@Base+0xcc9c>  // b.none
  40e974:	ldrb	w10, [x2, #8]
  40e978:	b	40e914 <error@@Base+0xcb68>
  40e97c:	ldrb	w10, [x1, #140]
  40e980:	cbz	w10, 40ea04 <error@@Base+0xcc58>
  40e984:	ldr	x11, [x1, #72]
  40e988:	ldr	x13, [x1, #48]
  40e98c:	subs	x12, x13, x11
  40e990:	b.eq	40e9a4 <error@@Base+0xcbf8>  // b.none
  40e994:	ldr	x10, [x1, #16]
  40e998:	ldr	w10, [x10, x11, lsl #2]
  40e99c:	cmn	w10, #0x1
  40e9a0:	b.eq	40ea24 <error@@Base+0xcc78>  // b.none
  40e9a4:	ldr	x10, [x1, #24]
  40e9a8:	ldr	x14, [x1, #40]
  40e9ac:	ldr	x15, [x1]
  40e9b0:	ldr	x10, [x10, x11, lsl #3]
  40e9b4:	add	x10, x14, x10
  40e9b8:	ldrsb	w10, [x15, x10]
  40e9bc:	tbnz	w10, #31, 40ea24 <error@@Base+0xcc78>
  40e9c0:	ldr	w14, [x1, #144]
  40e9c4:	cmp	w14, #0x1
  40e9c8:	b.eq	40ea38 <error@@Base+0xcc8c>  // b.none
  40e9cc:	add	x14, x11, #0x1
  40e9d0:	cmp	x14, x13
  40e9d4:	b.ge	40ea38 <error@@Base+0xcc8c>  // b.tcont
  40e9d8:	ldr	x13, [x1, #16]
  40e9dc:	add	x14, x13, x11, lsl #2
  40e9e0:	mov	w13, #0x1                   	// #1
  40e9e4:	ldr	w15, [x14, x13, lsl #2]
  40e9e8:	cmn	w15, #0x1
  40e9ec:	b.ne	40ea3c <error@@Base+0xcc90>  // b.any
  40e9f0:	add	x13, x13, #0x1
  40e9f4:	cmp	x12, x13
  40e9f8:	b.ne	40e9e4 <error@@Base+0xcc38>  // b.any
  40e9fc:	mov	x13, x12
  40ea00:	b	40ea3c <error@@Base+0xcc90>
  40ea04:	ldr	x10, [x1, #72]
  40ea08:	ldr	x11, [x1, #40]
  40ea0c:	ldr	x13, [x1]
  40ea10:	add	x12, x10, #0x1
  40ea14:	str	x12, [x1, #72]
  40ea18:	add	x10, x10, x11
  40ea1c:	ldrb	w10, [x13, x10]
  40ea20:	b	40e93c <error@@Base+0xcb90>
  40ea24:	ldr	x10, [x1, #8]
  40ea28:	add	x12, x11, #0x1
  40ea2c:	str	x12, [x1, #72]
  40ea30:	ldrb	w10, [x10, x11]
  40ea34:	b	40e93c <error@@Base+0xcb90>
  40ea38:	mov	w13, #0x1                   	// #1
  40ea3c:	add	x12, x11, w13, sxtw
  40ea40:	str	x12, [x1, #72]
  40ea44:	b	40e93c <error@@Base+0xcb90>
  40ea48:	mov	w8, #0x7                   	// #7
  40ea4c:	b	40ead4 <error@@Base+0xcd28>
  40ea50:	add	x9, x12, #0x1
  40ea54:	str	x9, [x1, #72]
  40ea58:	ldr	x9, [x0, #8]
  40ea5c:	strb	wzr, [x9, w8, uxtw]
  40ea60:	ldrb	w8, [x2, #8]
  40ea64:	cmp	w8, #0x1e
  40ea68:	b.eq	40ea88 <error@@Base+0xccdc>  // b.none
  40ea6c:	cmp	w8, #0x1c
  40ea70:	b.eq	40ea90 <error@@Base+0xcce4>  // b.none
  40ea74:	cmp	w8, #0x1a
  40ea78:	mov	w8, wzr
  40ea7c:	b.ne	40ead4 <error@@Base+0xcd28>  // b.any
  40ea80:	mov	w9, #0x3                   	// #3
  40ea84:	b	40ea94 <error@@Base+0xcce8>
  40ea88:	mov	w9, #0x4                   	// #4
  40ea8c:	b	40ea94 <error@@Base+0xcce8>
  40ea90:	mov	w9, #0x2                   	// #2
  40ea94:	mov	w8, wzr
  40ea98:	str	w9, [x0]
  40ea9c:	b	40ead4 <error@@Base+0xcd28>
  40eaa0:	tbnz	w5, #0, 40eac4 <error@@Base+0xcd18>
  40eaa4:	stp	x2, x0, [sp]
  40eaa8:	add	x0, sp, #0x10
  40eaac:	mov	x2, x4
  40eab0:	bl	40e6e8 <error@@Base+0xc93c>
  40eab4:	ldrb	w8, [sp, #24]
  40eab8:	ldp	x2, x0, [sp]
  40eabc:	cmp	w8, #0x15
  40eac0:	b.ne	40eae4 <error@@Base+0xcd38>  // b.any
  40eac4:	str	wzr, [x0]
  40eac8:	ldrb	w9, [x2]
  40eacc:	mov	w8, wzr
  40ead0:	strb	w9, [x0, #8]
  40ead4:	ldp	x29, x30, [sp, #32]
  40ead8:	mov	w0, w8
  40eadc:	add	sp, sp, #0x30
  40eae0:	ret
  40eae4:	mov	w8, #0xb                   	// #11
  40eae8:	b	40ead4 <error@@Base+0xcd28>
  40eaec:	stp	x29, x30, [sp, #-64]!
  40eaf0:	stp	x24, x23, [sp, #16]
  40eaf4:	stp	x22, x21, [sp, #32]
  40eaf8:	stp	x20, x19, [sp, #48]
  40eafc:	mov	x21, x4
  40eb00:	mov	x23, x3
  40eb04:	mov	x22, x2
  40eb08:	mov	x19, x1
  40eb0c:	mov	x20, x0
  40eb10:	mov	x29, sp
  40eb14:	tbz	w5, #22, 40eb48 <error@@Base+0xcd9c>
  40eb18:	adrp	x1, 417000 <error@@Base+0x15254>
  40eb1c:	add	x1, x1, #0x952
  40eb20:	mov	x0, x21
  40eb24:	bl	401a70 <strcmp@plt>
  40eb28:	cbz	w0, 40eb40 <error@@Base+0xcd94>
  40eb2c:	adrp	x1, 417000 <error@@Base+0x15254>
  40eb30:	add	x1, x1, #0x958
  40eb34:	mov	x0, x21
  40eb38:	bl	401a70 <strcmp@plt>
  40eb3c:	cbnz	w0, 40eb48 <error@@Base+0xcd9c>
  40eb40:	adrp	x21, 417000 <error@@Base+0x15254>
  40eb44:	add	x21, x21, #0x95e
  40eb48:	ldr	x8, [x23]
  40eb4c:	ldr	x9, [x22, #72]
  40eb50:	cmp	x8, x9
  40eb54:	b.eq	40f14c <error@@Base+0xd3a0>  // b.none
  40eb58:	mov	x0, x21
  40eb5c:	bl	4017f0 <wctype@plt>
  40eb60:	ldr	x8, [x22, #72]
  40eb64:	ldr	x9, [x22, #24]
  40eb68:	adrp	x1, 417000 <error@@Base+0x15254>
  40eb6c:	add	x1, x1, #0x8d2
  40eb70:	add	x10, x8, #0x1
  40eb74:	str	x10, [x22, #72]
  40eb78:	str	x0, [x9, x8, lsl #3]
  40eb7c:	mov	x0, x21
  40eb80:	bl	401a70 <strcmp@plt>
  40eb84:	cbz	w0, 40ec6c <error@@Base+0xcec0>
  40eb88:	adrp	x1, 417000 <error@@Base+0x15254>
  40eb8c:	add	x1, x1, #0x964
  40eb90:	mov	x0, x21
  40eb94:	bl	401a70 <strcmp@plt>
  40eb98:	cbz	w0, 40ecb4 <error@@Base+0xcf08>
  40eb9c:	adrp	x1, 417000 <error@@Base+0x15254>
  40eba0:	add	x1, x1, #0x958
  40eba4:	mov	x0, x21
  40eba8:	bl	401a70 <strcmp@plt>
  40ebac:	cbz	w0, 40ecfc <error@@Base+0xcf50>
  40ebb0:	adrp	x1, 417000 <error@@Base+0x15254>
  40ebb4:	add	x1, x1, #0x8da
  40ebb8:	mov	x0, x21
  40ebbc:	bl	401a70 <strcmp@plt>
  40ebc0:	cbz	w0, 40ed44 <error@@Base+0xcf98>
  40ebc4:	adrp	x1, 417000 <error@@Base+0x15254>
  40ebc8:	add	x1, x1, #0x95e
  40ebcc:	mov	x0, x21
  40ebd0:	bl	401a70 <strcmp@plt>
  40ebd4:	cbz	w0, 40ed8c <error@@Base+0xcfe0>
  40ebd8:	adrp	x1, 417000 <error@@Base+0x15254>
  40ebdc:	add	x1, x1, #0x983
  40ebe0:	mov	x0, x21
  40ebe4:	bl	401a70 <strcmp@plt>
  40ebe8:	cbz	w0, 40edd4 <error@@Base+0xd028>
  40ebec:	adrp	x1, 417000 <error@@Base+0x15254>
  40ebf0:	add	x1, x1, #0x96a
  40ebf4:	mov	x0, x21
  40ebf8:	bl	401a70 <strcmp@plt>
  40ebfc:	cbz	w0, 40ee34 <error@@Base+0xd088>
  40ec00:	adrp	x1, 417000 <error@@Base+0x15254>
  40ec04:	add	x1, x1, #0x952
  40ec08:	mov	x0, x21
  40ec0c:	bl	401a70 <strcmp@plt>
  40ec10:	cbz	w0, 40ee80 <error@@Base+0xd0d4>
  40ec14:	adrp	x1, 417000 <error@@Base+0x15254>
  40ec18:	add	x1, x1, #0x970
  40ec1c:	mov	x0, x21
  40ec20:	bl	401a70 <strcmp@plt>
  40ec24:	cbz	w0, 40eecc <error@@Base+0xd120>
  40ec28:	adrp	x1, 417000 <error@@Base+0x15254>
  40ec2c:	add	x1, x1, #0x976
  40ec30:	mov	x0, x21
  40ec34:	bl	401a70 <strcmp@plt>
  40ec38:	cbz	w0, 40ef50 <error@@Base+0xd1a4>
  40ec3c:	adrp	x1, 417000 <error@@Base+0x15254>
  40ec40:	add	x1, x1, #0x97c
  40ec44:	mov	x0, x21
  40ec48:	bl	401a70 <strcmp@plt>
  40ec4c:	cbz	w0, 40efd4 <error@@Base+0xd228>
  40ec50:	adrp	x1, 417000 <error@@Base+0x15254>
  40ec54:	add	x1, x1, #0x982
  40ec58:	mov	x0, x21
  40ec5c:	bl	401a70 <strcmp@plt>
  40ec60:	cbz	w0, 40f058 <error@@Base+0xd2ac>
  40ec64:	mov	w0, #0x4                   	// #4
  40ec68:	b	40ee20 <error@@Base+0xd074>
  40ec6c:	bl	401a80 <__ctype_b_loc@plt>
  40ec70:	ldr	x8, [x0]
  40ec74:	mov	x9, xzr
  40ec78:	mov	w10, #0x1                   	// #1
  40ec7c:	cbz	x20, 40ec90 <error@@Base+0xcee4>
  40ec80:	b	40ef28 <error@@Base+0xd17c>
  40ec84:	add	x9, x9, #0x1
  40ec88:	cmp	x9, #0x100
  40ec8c:	b.eq	40ee1c <error@@Base+0xd070>  // b.none
  40ec90:	ldrh	w11, [x8, x9, lsl #1]
  40ec94:	tbz	w11, #3, 40ec84 <error@@Base+0xced8>
  40ec98:	ubfx	x11, x9, #6, #2
  40ec9c:	lsl	x11, x11, #3
  40eca0:	ldr	x12, [x19, x11]
  40eca4:	lsl	x13, x10, x9
  40eca8:	orr	x12, x12, x13
  40ecac:	str	x12, [x19, x11]
  40ecb0:	b	40ec84 <error@@Base+0xced8>
  40ecb4:	bl	401a80 <__ctype_b_loc@plt>
  40ecb8:	ldr	x8, [x0]
  40ecbc:	mov	x9, xzr
  40ecc0:	mov	w10, #0x1                   	// #1
  40ecc4:	cbz	x20, 40ecd8 <error@@Base+0xcf2c>
  40ecc8:	b	40efac <error@@Base+0xd200>
  40eccc:	add	x9, x9, #0x1
  40ecd0:	cmp	x9, #0x100
  40ecd4:	b.eq	40ee1c <error@@Base+0xd070>  // b.none
  40ecd8:	ldrh	w11, [x8, x9, lsl #1]
  40ecdc:	tbz	w11, #1, 40eccc <error@@Base+0xcf20>
  40ece0:	ubfx	x11, x9, #6, #2
  40ece4:	lsl	x11, x11, #3
  40ece8:	ldr	x12, [x19, x11]
  40ecec:	lsl	x13, x10, x9
  40ecf0:	orr	x12, x12, x13
  40ecf4:	str	x12, [x19, x11]
  40ecf8:	b	40eccc <error@@Base+0xcf20>
  40ecfc:	bl	401a80 <__ctype_b_loc@plt>
  40ed00:	ldr	x8, [x0]
  40ed04:	mov	x9, xzr
  40ed08:	mov	w10, #0x1                   	// #1
  40ed0c:	cbz	x20, 40ed20 <error@@Base+0xcf74>
  40ed10:	b	40f030 <error@@Base+0xd284>
  40ed14:	add	x9, x9, #0x1
  40ed18:	cmp	x9, #0x100
  40ed1c:	b.eq	40ee1c <error@@Base+0xd070>  // b.none
  40ed20:	ldrh	w11, [x8, x9, lsl #1]
  40ed24:	tbz	w11, #9, 40ed14 <error@@Base+0xcf68>
  40ed28:	ubfx	x11, x9, #6, #2
  40ed2c:	lsl	x11, x11, #3
  40ed30:	ldr	x12, [x19, x11]
  40ed34:	lsl	x13, x10, x9
  40ed38:	orr	x12, x12, x13
  40ed3c:	str	x12, [x19, x11]
  40ed40:	b	40ed14 <error@@Base+0xcf68>
  40ed44:	bl	401a80 <__ctype_b_loc@plt>
  40ed48:	ldr	x8, [x0]
  40ed4c:	mov	x9, xzr
  40ed50:	mov	w10, #0x1                   	// #1
  40ed54:	cbz	x20, 40ed68 <error@@Base+0xcfbc>
  40ed58:	b	40f0b4 <error@@Base+0xd308>
  40ed5c:	add	x9, x9, #0x1
  40ed60:	cmp	x9, #0x100
  40ed64:	b.eq	40ee1c <error@@Base+0xd070>  // b.none
  40ed68:	ldrh	w11, [x8, x9, lsl #1]
  40ed6c:	tbz	w11, #13, 40ed5c <error@@Base+0xcfb0>
  40ed70:	ubfx	x11, x9, #6, #2
  40ed74:	lsl	x11, x11, #3
  40ed78:	ldr	x12, [x19, x11]
  40ed7c:	lsl	x13, x10, x9
  40ed80:	orr	x12, x12, x13
  40ed84:	str	x12, [x19, x11]
  40ed88:	b	40ed5c <error@@Base+0xcfb0>
  40ed8c:	bl	401a80 <__ctype_b_loc@plt>
  40ed90:	ldr	x8, [x0]
  40ed94:	mov	x9, xzr
  40ed98:	mov	w10, #0x1                   	// #1
  40ed9c:	cbz	x20, 40edb0 <error@@Base+0xd004>
  40eda0:	b	40f0ec <error@@Base+0xd340>
  40eda4:	add	x9, x9, #0x1
  40eda8:	cmp	x9, #0x100
  40edac:	b.eq	40ee1c <error@@Base+0xd070>  // b.none
  40edb0:	ldrh	w11, [x8, x9, lsl #1]
  40edb4:	tbz	w11, #10, 40eda4 <error@@Base+0xcff8>
  40edb8:	ubfx	x11, x9, #6, #2
  40edbc:	lsl	x11, x11, #3
  40edc0:	ldr	x12, [x19, x11]
  40edc4:	lsl	x13, x10, x9
  40edc8:	orr	x12, x12, x13
  40edcc:	str	x12, [x19, x11]
  40edd0:	b	40eda4 <error@@Base+0xcff8>
  40edd4:	bl	401a80 <__ctype_b_loc@plt>
  40edd8:	ldr	x8, [x0]
  40eddc:	mov	x9, xzr
  40ede0:	mov	w10, #0x1                   	// #1
  40ede4:	cbz	x20, 40edf8 <error@@Base+0xd04c>
  40ede8:	b	40f124 <error@@Base+0xd378>
  40edec:	add	x9, x9, #0x1
  40edf0:	cmp	x9, #0x100
  40edf4:	b.eq	40ee1c <error@@Base+0xd070>  // b.none
  40edf8:	ldrh	w11, [x8, x9, lsl #1]
  40edfc:	tbz	w11, #11, 40edec <error@@Base+0xd040>
  40ee00:	ubfx	x11, x9, #6, #2
  40ee04:	lsl	x11, x11, #3
  40ee08:	ldr	x12, [x19, x11]
  40ee0c:	lsl	x13, x10, x9
  40ee10:	orr	x12, x12, x13
  40ee14:	str	x12, [x19, x11]
  40ee18:	b	40edec <error@@Base+0xd040>
  40ee1c:	mov	w0, wzr
  40ee20:	ldp	x20, x19, [sp, #48]
  40ee24:	ldp	x22, x21, [sp, #32]
  40ee28:	ldp	x24, x23, [sp, #16]
  40ee2c:	ldp	x29, x30, [sp], #64
  40ee30:	ret
  40ee34:	bl	401a80 <__ctype_b_loc@plt>
  40ee38:	ldr	x8, [x0]
  40ee3c:	mov	x9, xzr
  40ee40:	mov	w10, #0x1                   	// #1
  40ee44:	cbz	x20, 40ee5c <error@@Base+0xd0b0>
  40ee48:	b	40f180 <error@@Base+0xd3d4>
  40ee4c:	add	x9, x9, #0x1
  40ee50:	cmp	x9, #0x100
  40ee54:	mov	w0, wzr
  40ee58:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40ee5c:	ldrh	w11, [x8, x9, lsl #1]
  40ee60:	tbz	w11, #14, 40ee4c <error@@Base+0xd0a0>
  40ee64:	ubfx	x11, x9, #6, #2
  40ee68:	lsl	x11, x11, #3
  40ee6c:	ldr	x12, [x19, x11]
  40ee70:	lsl	x13, x10, x9
  40ee74:	orr	x12, x12, x13
  40ee78:	str	x12, [x19, x11]
  40ee7c:	b	40ee4c <error@@Base+0xd0a0>
  40ee80:	bl	401a80 <__ctype_b_loc@plt>
  40ee84:	ldr	x8, [x0]
  40ee88:	mov	x9, xzr
  40ee8c:	mov	w10, #0x1                   	// #1
  40ee90:	cbz	x20, 40eea8 <error@@Base+0xd0fc>
  40ee94:	b	40f1b8 <error@@Base+0xd40c>
  40ee98:	add	x9, x9, #0x1
  40ee9c:	cmp	x9, #0x100
  40eea0:	mov	w0, wzr
  40eea4:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40eea8:	ldrh	w11, [x8, x9, lsl #1]
  40eeac:	tbz	w11, #8, 40ee98 <error@@Base+0xd0ec>
  40eeb0:	ubfx	x11, x9, #6, #2
  40eeb4:	lsl	x11, x11, #3
  40eeb8:	ldr	x12, [x19, x11]
  40eebc:	lsl	x13, x10, x9
  40eec0:	orr	x12, x12, x13
  40eec4:	str	x12, [x19, x11]
  40eec8:	b	40ee98 <error@@Base+0xd0ec>
  40eecc:	bl	401a80 <__ctype_b_loc@plt>
  40eed0:	ldr	x8, [x0]
  40eed4:	mov	x9, xzr
  40eed8:	mov	w10, #0x1                   	// #1
  40eedc:	cbz	x20, 40eef4 <error@@Base+0xd148>
  40eee0:	b	40f1f0 <error@@Base+0xd444>
  40eee4:	add	x9, x9, #0x1
  40eee8:	cmp	x9, #0x100
  40eeec:	mov	w0, wzr
  40eef0:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40eef4:	ldrh	w11, [x8, x9, lsl #1]
  40eef8:	tbz	w11, #0, 40eee4 <error@@Base+0xd138>
  40eefc:	ubfx	x11, x9, #6, #2
  40ef00:	lsl	x11, x11, #3
  40ef04:	ldr	x12, [x19, x11]
  40ef08:	lsl	x13, x10, x9
  40ef0c:	orr	x12, x12, x13
  40ef10:	str	x12, [x19, x11]
  40ef14:	b	40eee4 <error@@Base+0xd138>
  40ef18:	add	x9, x9, #0x1
  40ef1c:	cmp	x9, #0x100
  40ef20:	mov	w0, wzr
  40ef24:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40ef28:	ldrh	w11, [x8, x9, lsl #1]
  40ef2c:	tbz	w11, #3, 40ef18 <error@@Base+0xd16c>
  40ef30:	ldrb	w11, [x20, x9]
  40ef34:	lsr	x12, x11, #3
  40ef38:	and	x12, x12, #0x18
  40ef3c:	ldr	x13, [x19, x12]
  40ef40:	lsl	x11, x10, x11
  40ef44:	orr	x11, x11, x13
  40ef48:	str	x11, [x19, x12]
  40ef4c:	b	40ef18 <error@@Base+0xd16c>
  40ef50:	bl	401a80 <__ctype_b_loc@plt>
  40ef54:	ldr	x8, [x0]
  40ef58:	mov	x9, xzr
  40ef5c:	mov	w10, #0x1                   	// #1
  40ef60:	cbz	x20, 40ef78 <error@@Base+0xd1cc>
  40ef64:	b	40f228 <error@@Base+0xd47c>
  40ef68:	add	x9, x9, #0x1
  40ef6c:	cmp	x9, #0x100
  40ef70:	mov	w0, wzr
  40ef74:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40ef78:	ldrsh	w11, [x8, x9, lsl #1]
  40ef7c:	tbz	w11, #31, 40ef68 <error@@Base+0xd1bc>
  40ef80:	ubfx	x11, x9, #6, #2
  40ef84:	lsl	x11, x11, #3
  40ef88:	ldr	x12, [x19, x11]
  40ef8c:	lsl	x13, x10, x9
  40ef90:	orr	x12, x12, x13
  40ef94:	str	x12, [x19, x11]
  40ef98:	b	40ef68 <error@@Base+0xd1bc>
  40ef9c:	add	x9, x9, #0x1
  40efa0:	cmp	x9, #0x100
  40efa4:	mov	w0, wzr
  40efa8:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40efac:	ldrh	w11, [x8, x9, lsl #1]
  40efb0:	tbz	w11, #1, 40ef9c <error@@Base+0xd1f0>
  40efb4:	ldrb	w11, [x20, x9]
  40efb8:	lsr	x12, x11, #3
  40efbc:	and	x12, x12, #0x18
  40efc0:	ldr	x13, [x19, x12]
  40efc4:	lsl	x11, x10, x11
  40efc8:	orr	x11, x11, x13
  40efcc:	str	x11, [x19, x12]
  40efd0:	b	40ef9c <error@@Base+0xd1f0>
  40efd4:	bl	401a80 <__ctype_b_loc@plt>
  40efd8:	ldr	x8, [x0]
  40efdc:	mov	x9, xzr
  40efe0:	mov	w10, #0x1                   	// #1
  40efe4:	cbz	x20, 40effc <error@@Base+0xd250>
  40efe8:	b	40f260 <error@@Base+0xd4b4>
  40efec:	add	x9, x9, #0x1
  40eff0:	cmp	x9, #0x100
  40eff4:	mov	w0, wzr
  40eff8:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40effc:	ldrh	w11, [x8, x9, lsl #1]
  40f000:	tbz	w11, #2, 40efec <error@@Base+0xd240>
  40f004:	ubfx	x11, x9, #6, #2
  40f008:	lsl	x11, x11, #3
  40f00c:	ldr	x12, [x19, x11]
  40f010:	lsl	x13, x10, x9
  40f014:	orr	x12, x12, x13
  40f018:	str	x12, [x19, x11]
  40f01c:	b	40efec <error@@Base+0xd240>
  40f020:	add	x9, x9, #0x1
  40f024:	cmp	x9, #0x100
  40f028:	mov	w0, wzr
  40f02c:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f030:	ldrh	w11, [x8, x9, lsl #1]
  40f034:	tbz	w11, #9, 40f020 <error@@Base+0xd274>
  40f038:	ldrb	w11, [x20, x9]
  40f03c:	lsr	x12, x11, #3
  40f040:	and	x12, x12, #0x18
  40f044:	ldr	x13, [x19, x12]
  40f048:	lsl	x11, x10, x11
  40f04c:	orr	x11, x11, x13
  40f050:	str	x11, [x19, x12]
  40f054:	b	40f020 <error@@Base+0xd274>
  40f058:	bl	401a80 <__ctype_b_loc@plt>
  40f05c:	ldr	x8, [x0]
  40f060:	mov	x9, xzr
  40f064:	mov	w10, #0x1                   	// #1
  40f068:	cbz	x20, 40f080 <error@@Base+0xd2d4>
  40f06c:	b	40f298 <error@@Base+0xd4ec>
  40f070:	add	x9, x9, #0x1
  40f074:	cmp	x9, #0x100
  40f078:	mov	w0, wzr
  40f07c:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f080:	ldrh	w11, [x8, x9, lsl #1]
  40f084:	tbz	w11, #12, 40f070 <error@@Base+0xd2c4>
  40f088:	ubfx	x11, x9, #6, #2
  40f08c:	lsl	x11, x11, #3
  40f090:	ldr	x12, [x19, x11]
  40f094:	lsl	x13, x10, x9
  40f098:	orr	x12, x12, x13
  40f09c:	str	x12, [x19, x11]
  40f0a0:	b	40f070 <error@@Base+0xd2c4>
  40f0a4:	add	x9, x9, #0x1
  40f0a8:	cmp	x9, #0x100
  40f0ac:	mov	w0, wzr
  40f0b0:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f0b4:	ldrh	w11, [x8, x9, lsl #1]
  40f0b8:	tbz	w11, #13, 40f0a4 <error@@Base+0xd2f8>
  40f0bc:	ldrb	w11, [x20, x9]
  40f0c0:	lsr	x12, x11, #3
  40f0c4:	and	x12, x12, #0x18
  40f0c8:	ldr	x13, [x19, x12]
  40f0cc:	lsl	x11, x10, x11
  40f0d0:	orr	x11, x11, x13
  40f0d4:	str	x11, [x19, x12]
  40f0d8:	b	40f0a4 <error@@Base+0xd2f8>
  40f0dc:	add	x9, x9, #0x1
  40f0e0:	cmp	x9, #0x100
  40f0e4:	mov	w0, wzr
  40f0e8:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f0ec:	ldrh	w11, [x8, x9, lsl #1]
  40f0f0:	tbz	w11, #10, 40f0dc <error@@Base+0xd330>
  40f0f4:	ldrb	w11, [x20, x9]
  40f0f8:	lsr	x12, x11, #3
  40f0fc:	and	x12, x12, #0x18
  40f100:	ldr	x13, [x19, x12]
  40f104:	lsl	x11, x10, x11
  40f108:	orr	x11, x11, x13
  40f10c:	str	x11, [x19, x12]
  40f110:	b	40f0dc <error@@Base+0xd330>
  40f114:	add	x9, x9, #0x1
  40f118:	cmp	x9, #0x100
  40f11c:	mov	w0, wzr
  40f120:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f124:	ldrh	w11, [x8, x9, lsl #1]
  40f128:	tbz	w11, #11, 40f114 <error@@Base+0xd368>
  40f12c:	ldrb	w11, [x20, x9]
  40f130:	lsr	x12, x11, #3
  40f134:	and	x12, x12, #0x18
  40f138:	ldr	x13, [x19, x12]
  40f13c:	lsl	x11, x10, x11
  40f140:	orr	x11, x11, x13
  40f144:	str	x11, [x19, x12]
  40f148:	b	40f114 <error@@Base+0xd368>
  40f14c:	ldr	x0, [x22, #24]
  40f150:	mov	w24, #0x1                   	// #1
  40f154:	bfi	x24, x8, #1, #63
  40f158:	lsl	x1, x24, #3
  40f15c:	bl	401950 <realloc@plt>
  40f160:	cbz	x0, 40f2c0 <error@@Base+0xd514>
  40f164:	str	x0, [x22, #24]
  40f168:	str	x24, [x23]
  40f16c:	b	40eb58 <error@@Base+0xcdac>
  40f170:	add	x9, x9, #0x1
  40f174:	cmp	x9, #0x100
  40f178:	mov	w0, wzr
  40f17c:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f180:	ldrh	w11, [x8, x9, lsl #1]
  40f184:	tbz	w11, #14, 40f170 <error@@Base+0xd3c4>
  40f188:	ldrb	w11, [x20, x9]
  40f18c:	lsr	x12, x11, #3
  40f190:	and	x12, x12, #0x18
  40f194:	ldr	x13, [x19, x12]
  40f198:	lsl	x11, x10, x11
  40f19c:	orr	x11, x11, x13
  40f1a0:	str	x11, [x19, x12]
  40f1a4:	b	40f170 <error@@Base+0xd3c4>
  40f1a8:	add	x9, x9, #0x1
  40f1ac:	cmp	x9, #0x100
  40f1b0:	mov	w0, wzr
  40f1b4:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f1b8:	ldrh	w11, [x8, x9, lsl #1]
  40f1bc:	tbz	w11, #8, 40f1a8 <error@@Base+0xd3fc>
  40f1c0:	ldrb	w11, [x20, x9]
  40f1c4:	lsr	x12, x11, #3
  40f1c8:	and	x12, x12, #0x18
  40f1cc:	ldr	x13, [x19, x12]
  40f1d0:	lsl	x11, x10, x11
  40f1d4:	orr	x11, x11, x13
  40f1d8:	str	x11, [x19, x12]
  40f1dc:	b	40f1a8 <error@@Base+0xd3fc>
  40f1e0:	add	x9, x9, #0x1
  40f1e4:	cmp	x9, #0x100
  40f1e8:	mov	w0, wzr
  40f1ec:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f1f0:	ldrh	w11, [x8, x9, lsl #1]
  40f1f4:	tbz	w11, #0, 40f1e0 <error@@Base+0xd434>
  40f1f8:	ldrb	w11, [x20, x9]
  40f1fc:	lsr	x12, x11, #3
  40f200:	and	x12, x12, #0x18
  40f204:	ldr	x13, [x19, x12]
  40f208:	lsl	x11, x10, x11
  40f20c:	orr	x11, x11, x13
  40f210:	str	x11, [x19, x12]
  40f214:	b	40f1e0 <error@@Base+0xd434>
  40f218:	add	x9, x9, #0x1
  40f21c:	cmp	x9, #0x100
  40f220:	mov	w0, wzr
  40f224:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f228:	ldrsh	w11, [x8, x9, lsl #1]
  40f22c:	tbz	w11, #31, 40f218 <error@@Base+0xd46c>
  40f230:	ldrb	w11, [x20, x9]
  40f234:	lsr	x12, x11, #3
  40f238:	and	x12, x12, #0x18
  40f23c:	ldr	x13, [x19, x12]
  40f240:	lsl	x11, x10, x11
  40f244:	orr	x11, x11, x13
  40f248:	str	x11, [x19, x12]
  40f24c:	b	40f218 <error@@Base+0xd46c>
  40f250:	add	x9, x9, #0x1
  40f254:	cmp	x9, #0x100
  40f258:	mov	w0, wzr
  40f25c:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f260:	ldrh	w11, [x8, x9, lsl #1]
  40f264:	tbz	w11, #2, 40f250 <error@@Base+0xd4a4>
  40f268:	ldrb	w11, [x20, x9]
  40f26c:	lsr	x12, x11, #3
  40f270:	and	x12, x12, #0x18
  40f274:	ldr	x13, [x19, x12]
  40f278:	lsl	x11, x10, x11
  40f27c:	orr	x11, x11, x13
  40f280:	str	x11, [x19, x12]
  40f284:	b	40f250 <error@@Base+0xd4a4>
  40f288:	add	x9, x9, #0x1
  40f28c:	cmp	x9, #0x100
  40f290:	mov	w0, wzr
  40f294:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40f298:	ldrh	w11, [x8, x9, lsl #1]
  40f29c:	tbz	w11, #12, 40f288 <error@@Base+0xd4dc>
  40f2a0:	ldrb	w11, [x20, x9]
  40f2a4:	lsr	x12, x11, #3
  40f2a8:	and	x12, x12, #0x18
  40f2ac:	ldr	x13, [x19, x12]
  40f2b0:	lsl	x11, x10, x11
  40f2b4:	orr	x11, x11, x13
  40f2b8:	str	x11, [x19, x12]
  40f2bc:	b	40f288 <error@@Base+0xd4dc>
  40f2c0:	mov	w0, #0xc                   	// #12
  40f2c4:	b	40ee20 <error@@Base+0xd074>
  40f2c8:	stp	x29, x30, [sp, #-64]!
  40f2cc:	stp	x22, x21, [sp, #32]
  40f2d0:	stp	x20, x19, [sp, #48]
  40f2d4:	ldr	w9, [x1, #48]
  40f2d8:	ldr	x19, [x1, #56]
  40f2dc:	str	x23, [sp, #16]
  40f2e0:	mov	x29, sp
  40f2e4:	and	w8, w9, #0xff
  40f2e8:	sub	w10, w8, #0x2
  40f2ec:	cmp	w10, #0xe
  40f2f0:	mov	x8, x0
  40f2f4:	b.hi	40f42c <error@@Base+0xd680>  // b.pmore
  40f2f8:	adrp	x11, 417000 <error@@Base+0x15254>
  40f2fc:	add	x11, x11, #0x679
  40f300:	adr	x12, 40f314 <error@@Base+0xd568>
  40f304:	ldrb	w13, [x11, x10]
  40f308:	add	x12, x12, x13, lsl #2
  40f30c:	mov	w0, wzr
  40f310:	br	x12
  40f314:	ldr	x9, [x1, #32]
  40f318:	ldr	x8, [x8, #40]
  40f31c:	mov	w10, #0x18                  	// #24
  40f320:	ldr	x20, [x9, #56]
  40f324:	madd	x19, x19, x10, x8
  40f328:	mov	w8, #0x1                   	// #1
  40f32c:	dup	v0.2d, x8
  40f330:	mov	w0, #0x8                   	// #8
  40f334:	str	q0, [x19]
  40f338:	bl	4018b0 <malloc@plt>
  40f33c:	str	x0, [x19, #16]
  40f340:	cbz	x0, 40f47c <error@@Base+0xd6d0>
  40f344:	mov	x8, x0
  40f348:	mov	w0, wzr
  40f34c:	str	x20, [x8]
  40f350:	b	40f468 <error@@Base+0xd6bc>
  40f354:	ldrb	w9, [x8, #176]
  40f358:	add	x10, x1, #0x20
  40f35c:	orr	w9, w9, #0x1
  40f360:	strb	w9, [x8, #176]
  40f364:	ldp	x9, x11, [x1, #8]
  40f368:	add	x12, x9, #0x18
  40f36c:	cmp	x9, #0x0
  40f370:	csel	x9, x10, x12, eq  // eq = none
  40f374:	ldr	x9, [x9]
  40f378:	cmp	x11, #0x0
  40f37c:	ldr	x20, [x9, #56]
  40f380:	add	x9, x11, #0x18
  40f384:	csel	x9, x10, x9, eq  // eq = none
  40f388:	tbnz	x20, #63, 40f488 <error@@Base+0xd6dc>
  40f38c:	ldr	x9, [x9]
  40f390:	ldr	x21, [x9, #56]
  40f394:	tbnz	x21, #63, 40f4a8 <error@@Base+0xd6fc>
  40f398:	ldr	x22, [x8, #40]
  40f39c:	mov	w8, #0x18                  	// #24
  40f3a0:	mov	w0, #0x10                  	// #16
  40f3a4:	madd	x23, x19, x8, x22
  40f3a8:	mov	w8, #0x2                   	// #2
  40f3ac:	str	x8, [x23]
  40f3b0:	bl	4018b0 <malloc@plt>
  40f3b4:	str	x0, [x23, #16]
  40f3b8:	cbz	x0, 40f480 <error@@Base+0xd6d4>
  40f3bc:	mov	w9, #0x18                  	// #24
  40f3c0:	madd	x9, x19, x9, x22
  40f3c4:	mov	x8, x0
  40f3c8:	cmp	x20, x21
  40f3cc:	add	x9, x9, #0x8
  40f3d0:	b.ne	40f448 <error@@Base+0xd69c>  // b.any
  40f3d4:	mov	w10, #0x1                   	// #1
  40f3d8:	mov	w0, wzr
  40f3dc:	str	x10, [x9]
  40f3e0:	str	x20, [x8]
  40f3e4:	b	40f468 <error@@Base+0xd6bc>
  40f3e8:	ldr	x9, [x1, #32]
  40f3ec:	ldr	x20, [x9, #56]
  40f3f0:	ldr	x9, [x8, #24]
  40f3f4:	str	x20, [x9, x19, lsl #3]
  40f3f8:	ldrb	w9, [x1, #48]
  40f3fc:	cmp	w9, #0x4
  40f400:	b.ne	40f424 <error@@Base+0xd678>  // b.any
  40f404:	ldr	x8, [x8, #40]
  40f408:	mov	w9, #0x18                  	// #24
  40f40c:	mov	w10, #0x1                   	// #1
  40f410:	dup	v0.2d, x10
  40f414:	madd	x19, x19, x9, x8
  40f418:	b	40f330 <error@@Base+0xd584>
  40f41c:	ldr	x8, [x1, #32]
  40f420:	cbnz	x8, 40f4c8 <error@@Base+0xd71c>
  40f424:	mov	w0, wzr
  40f428:	b	40f468 <error@@Base+0xd6bc>
  40f42c:	tbnz	w9, #3, 40f4e8 <error@@Base+0xd73c>
  40f430:	ldr	x9, [x1, #32]
  40f434:	ldr	x8, [x8, #24]
  40f438:	mov	w0, wzr
  40f43c:	ldr	x9, [x9, #56]
  40f440:	str	x9, [x8, x19, lsl #3]
  40f444:	b	40f468 <error@@Base+0xd6bc>
  40f448:	mov	w10, #0x2                   	// #2
  40f44c:	cmp	x20, x21
  40f450:	mov	w0, wzr
  40f454:	str	x10, [x9]
  40f458:	b.ge	40f464 <error@@Base+0xd6b8>  // b.tcont
  40f45c:	stp	x20, x21, [x8]
  40f460:	b	40f468 <error@@Base+0xd6bc>
  40f464:	stp	x21, x20, [x8]
  40f468:	ldp	x20, x19, [sp, #48]
  40f46c:	ldp	x22, x21, [sp, #32]
  40f470:	ldr	x23, [sp, #16]
  40f474:	ldp	x29, x30, [sp], #64
  40f478:	ret
  40f47c:	stp	xzr, xzr, [x19]
  40f480:	mov	w0, #0xc                   	// #12
  40f484:	b	40f468 <error@@Base+0xd6bc>
  40f488:	adrp	x0, 417000 <error@@Base+0x15254>
  40f48c:	adrp	x1, 417000 <error@@Base+0x15254>
  40f490:	adrp	x3, 417000 <error@@Base+0x15254>
  40f494:	add	x0, x0, #0x9cf
  40f498:	add	x1, x1, #0x8e0
  40f49c:	add	x3, x3, #0x99c
  40f4a0:	mov	w2, #0x5af                 	// #1455
  40f4a4:	bl	401b90 <__assert_fail@plt>
  40f4a8:	adrp	x0, 417000 <error@@Base+0x15254>
  40f4ac:	adrp	x1, 417000 <error@@Base+0x15254>
  40f4b0:	adrp	x3, 417000 <error@@Base+0x15254>
  40f4b4:	add	x0, x0, #0x9d9
  40f4b8:	add	x1, x1, #0x8e0
  40f4bc:	add	x3, x3, #0x99c
  40f4c0:	mov	w2, #0x5b0                 	// #1456
  40f4c4:	bl	401b90 <__assert_fail@plt>
  40f4c8:	adrp	x0, 417000 <error@@Base+0x15254>
  40f4cc:	adrp	x1, 417000 <error@@Base+0x15254>
  40f4d0:	adrp	x3, 417000 <error@@Base+0x15254>
  40f4d4:	add	x0, x0, #0x989
  40f4d8:	add	x1, x1, #0x8e0
  40f4dc:	add	x3, x3, #0x99c
  40f4e0:	mov	w2, #0x59f                 	// #1439
  40f4e4:	bl	401b90 <__assert_fail@plt>
  40f4e8:	adrp	x0, 417000 <error@@Base+0x15254>
  40f4ec:	adrp	x1, 417000 <error@@Base+0x15254>
  40f4f0:	adrp	x3, 417000 <error@@Base+0x15254>
  40f4f4:	add	x0, x0, #0x9e4
  40f4f8:	add	x1, x1, #0x8e0
  40f4fc:	add	x3, x3, #0x99c
  40f500:	mov	w2, #0x5c2                 	// #1474
  40f504:	bl	401b90 <__assert_fail@plt>
  40f508:	stp	x29, x30, [sp, #-80]!
  40f50c:	stp	x24, x23, [sp, #32]
  40f510:	stp	x22, x21, [sp, #48]
  40f514:	stp	x20, x19, [sp, #64]
  40f518:	ldr	x21, [x2, #8]
  40f51c:	ldr	x22, [x1]
  40f520:	mov	x19, x2
  40f524:	mov	x20, x0
  40f528:	str	x25, [sp, #16]
  40f52c:	mov	x29, sp
  40f530:	cbz	x21, 40f554 <error@@Base+0xd7a8>
  40f534:	ldrb	w8, [x1, #56]
  40f538:	tbz	w8, #4, 40f554 <error@@Base+0xd7a8>
  40f53c:	ldr	x8, [x19, #40]
  40f540:	cmp	x8, #0x3f
  40f544:	b.gt	40f6b4 <error@@Base+0xd908>
  40f548:	ldr	x9, [x22, #160]
  40f54c:	lsr	x8, x9, x8
  40f550:	tbz	w8, #0, 40f6b4 <error@@Base+0xd908>
  40f554:	ldr	w8, [x22, #128]
  40f558:	cmp	w8, #0xf
  40f55c:	b.eq	40f6d0 <error@@Base+0xd924>  // b.none
  40f560:	ldr	x0, [x22, #112]
  40f564:	add	w9, w8, #0x1
  40f568:	sxtw	x8, w8
  40f56c:	add	x23, x0, x8, lsl #6
  40f570:	mov	w10, #0x8                   	// #8
  40f574:	mov	x11, #0xffffffffffffffff    	// #-1
  40f578:	str	w9, [x22, #128]
  40f57c:	str	xzr, [x23, #8]!
  40f580:	stp	xzr, xzr, [x23, #16]
  40f584:	str	xzr, [x23, #8]
  40f588:	str	w10, [x23, #48]
  40f58c:	str	xzr, [x23, #32]
  40f590:	str	x11, [x23, #56]
  40f594:	ldr	w8, [x22, #128]
  40f598:	cmp	w8, #0xf
  40f59c:	b.eq	40f6f4 <error@@Base+0xd948>  // b.none
  40f5a0:	ldr	x0, [x22, #112]
  40f5a4:	add	w9, w8, #0x1
  40f5a8:	sxtw	x8, w8
  40f5ac:	add	x24, x0, x8, lsl #6
  40f5b0:	mov	w10, #0x9                   	// #9
  40f5b4:	mov	x11, #0xffffffffffffffff    	// #-1
  40f5b8:	str	w9, [x22, #128]
  40f5bc:	str	xzr, [x24, #8]!
  40f5c0:	stp	xzr, xzr, [x24, #16]
  40f5c4:	str	xzr, [x24, #8]
  40f5c8:	str	w10, [x24, #48]
  40f5cc:	str	xzr, [x24, #32]
  40f5d0:	str	x11, [x24, #56]
  40f5d4:	mov	x25, x24
  40f5d8:	cbz	x21, 40f624 <error@@Base+0xd878>
  40f5dc:	ldr	w8, [x22, #128]
  40f5e0:	cmp	w8, #0xf
  40f5e4:	b.eq	40f73c <error@@Base+0xd990>  // b.none
  40f5e8:	ldr	x0, [x22, #112]
  40f5ec:	add	w9, w8, #0x1
  40f5f0:	sxtw	x8, w8
  40f5f4:	add	x25, x0, x8, lsl #6
  40f5f8:	mov	w10, #0x10                  	// #16
  40f5fc:	mov	x11, #0xffffffffffffffff    	// #-1
  40f600:	str	w9, [x22, #128]
  40f604:	str	xzr, [x25, #8]!
  40f608:	stp	x21, x24, [x25, #8]
  40f60c:	str	w10, [x25, #48]
  40f610:	stp	xzr, xzr, [x25, #24]
  40f614:	str	x11, [x25, #56]
  40f618:	str	x25, [x21]
  40f61c:	cbz	x24, 40f624 <error@@Base+0xd878>
  40f620:	str	x25, [x24]
  40f624:	ldr	w8, [x22, #128]
  40f628:	cmp	w8, #0xf
  40f62c:	b.eq	40f718 <error@@Base+0xd96c>  // b.none
  40f630:	ldr	x0, [x22, #112]
  40f634:	add	w9, w8, #0x1
  40f638:	sxtw	x8, w8
  40f63c:	add	x21, x0, x8, lsl #6
  40f640:	mov	w10, #0x10                  	// #16
  40f644:	mov	x11, #0xffffffffffffffff    	// #-1
  40f648:	str	w9, [x22, #128]
  40f64c:	str	xzr, [x21, #8]!
  40f650:	stp	x23, x25, [x21, #8]
  40f654:	str	w10, [x21, #48]
  40f658:	stp	xzr, xzr, [x21, #24]
  40f65c:	str	x11, [x21, #56]
  40f660:	cbz	x23, 40f668 <error@@Base+0xd8bc>
  40f664:	str	x21, [x23]
  40f668:	cbz	x25, 40f670 <error@@Base+0xd8c4>
  40f66c:	str	x21, [x25]
  40f670:	cbz	x24, 40f780 <error@@Base+0xd9d4>
  40f674:	cbz	x23, 40f780 <error@@Base+0xd9d4>
  40f678:	cbz	x25, 40f780 <error@@Base+0xd9d4>
  40f67c:	cbz	x21, 40f780 <error@@Base+0xd9d4>
  40f680:	ldr	x8, [x19, #40]
  40f684:	str	x8, [x24, #40]
  40f688:	str	x8, [x23, #40]
  40f68c:	ldr	w8, [x19, #48]
  40f690:	ldr	w9, [x24, #48]
  40f694:	and	w8, w8, #0x80000
  40f698:	and	w9, w9, #0xfff7ffff
  40f69c:	orr	w9, w9, w8
  40f6a0:	str	w9, [x24, #48]
  40f6a4:	ldr	w9, [x23, #48]
  40f6a8:	and	w9, w9, #0xfff7ffff
  40f6ac:	orr	w8, w9, w8
  40f6b0:	str	w8, [x23, #48]
  40f6b4:	mov	x0, x21
  40f6b8:	ldp	x20, x19, [sp, #64]
  40f6bc:	ldp	x22, x21, [sp, #48]
  40f6c0:	ldp	x24, x23, [sp, #32]
  40f6c4:	ldr	x25, [sp, #16]
  40f6c8:	ldp	x29, x30, [sp], #80
  40f6cc:	ret
  40f6d0:	mov	w0, #0x3c8                 	// #968
  40f6d4:	bl	4018b0 <malloc@plt>
  40f6d8:	cbz	x0, 40f760 <error@@Base+0xd9b4>
  40f6dc:	ldr	x9, [x22, #112]
  40f6e0:	mov	w8, wzr
  40f6e4:	str	x9, [x0]
  40f6e8:	str	x0, [x22, #112]
  40f6ec:	str	wzr, [x22, #128]
  40f6f0:	b	40f564 <error@@Base+0xd7b8>
  40f6f4:	mov	w0, #0x3c8                 	// #968
  40f6f8:	bl	4018b0 <malloc@plt>
  40f6fc:	cbz	x0, 40f768 <error@@Base+0xd9bc>
  40f700:	ldr	x9, [x22, #112]
  40f704:	mov	w8, wzr
  40f708:	str	x9, [x0]
  40f70c:	str	x0, [x22, #112]
  40f710:	str	wzr, [x22, #128]
  40f714:	b	40f5a4 <error@@Base+0xd7f8>
  40f718:	mov	w0, #0x3c8                 	// #968
  40f71c:	bl	4018b0 <malloc@plt>
  40f720:	cbz	x0, 40f778 <error@@Base+0xd9cc>
  40f724:	ldr	x9, [x22, #112]
  40f728:	mov	w8, wzr
  40f72c:	str	x9, [x0]
  40f730:	str	x0, [x22, #112]
  40f734:	str	wzr, [x22, #128]
  40f738:	b	40f634 <error@@Base+0xd888>
  40f73c:	mov	w0, #0x3c8                 	// #968
  40f740:	bl	4018b0 <malloc@plt>
  40f744:	cbz	x0, 40f790 <error@@Base+0xd9e4>
  40f748:	ldr	x9, [x22, #112]
  40f74c:	mov	w8, wzr
  40f750:	str	x9, [x0]
  40f754:	str	x0, [x22, #112]
  40f758:	str	wzr, [x22, #128]
  40f75c:	b	40f5ec <error@@Base+0xd840>
  40f760:	mov	x23, xzr
  40f764:	b	40f594 <error@@Base+0xd7e8>
  40f768:	mov	x24, xzr
  40f76c:	mov	x25, x24
  40f770:	cbnz	x21, 40f5dc <error@@Base+0xd830>
  40f774:	b	40f624 <error@@Base+0xd878>
  40f778:	mov	x21, xzr
  40f77c:	cbnz	x24, 40f674 <error@@Base+0xd8c8>
  40f780:	mov	w8, #0xc                   	// #12
  40f784:	mov	x21, xzr
  40f788:	str	w8, [x20]
  40f78c:	b	40f6b4 <error@@Base+0xd908>
  40f790:	mov	x25, xzr
  40f794:	b	40f624 <error@@Base+0xd878>
  40f798:	stp	x29, x30, [sp, #-80]!
  40f79c:	stp	x26, x25, [sp, #16]
  40f7a0:	stp	x24, x23, [sp, #32]
  40f7a4:	stp	x22, x21, [sp, #48]
  40f7a8:	stp	x20, x19, [sp, #64]
  40f7ac:	ldp	x24, x8, [x0, #8]
  40f7b0:	mov	x20, x2
  40f7b4:	mov	x19, x0
  40f7b8:	mov	x21, x1
  40f7bc:	cmp	x8, x24
  40f7c0:	mov	x29, sp
  40f7c4:	b.cs	40f890 <error@@Base+0xdae4>  // b.hs, b.nlast
  40f7c8:	ldr	x9, [x19]
  40f7cc:	add	x8, x9, x8, lsl #4
  40f7d0:	stp	x21, x20, [x8]
  40f7d4:	ldr	x8, [x19]
  40f7d8:	ldr	x9, [x19, #16]
  40f7dc:	add	x9, x8, x9, lsl #4
  40f7e0:	ldr	w10, [x9, #8]
  40f7e4:	and	w8, w20, #0xff
  40f7e8:	cmp	w8, #0x5
  40f7ec:	and	w10, w10, #0xfffc00ff
  40f7f0:	str	w10, [x9, #8]
  40f7f4:	b.ne	40f80c <error@@Base+0xda60>  // b.any
  40f7f8:	ldr	w9, [x19, #180]
  40f7fc:	cmp	w9, #0x1
  40f800:	b.le	40f80c <error@@Base+0xda60>
  40f804:	mov	w8, #0x100000              	// #1048576
  40f808:	b	40f818 <error@@Base+0xda6c>
  40f80c:	cmp	w8, #0x6
  40f810:	cset	w8, eq  // eq = none
  40f814:	lsl	w8, w8, #20
  40f818:	ldr	x9, [x19]
  40f81c:	ldr	x10, [x19, #16]
  40f820:	add	x9, x9, x10, lsl #4
  40f824:	ldr	w10, [x9, #8]
  40f828:	and	w10, w10, #0xffefffff
  40f82c:	orr	w8, w10, w8
  40f830:	str	w8, [x9, #8]
  40f834:	ldp	x9, x8, [x19, #16]
  40f838:	mov	x10, #0xffffffffffffffff    	// #-1
  40f83c:	str	x10, [x8, x9, lsl #3]
  40f840:	ldr	x8, [x19, #40]
  40f844:	ldr	x9, [x19, #16]
  40f848:	mov	w10, #0x18                  	// #24
  40f84c:	madd	x8, x9, x10, x8
  40f850:	stp	xzr, xzr, [x8]
  40f854:	str	xzr, [x8, #16]
  40f858:	ldr	x8, [x19, #48]
  40f85c:	ldr	x9, [x19, #16]
  40f860:	madd	x8, x9, x10, x8
  40f864:	stp	xzr, xzr, [x8]
  40f868:	str	xzr, [x8, #16]
  40f86c:	ldr	x0, [x19, #16]
  40f870:	add	x8, x0, #0x1
  40f874:	str	x8, [x19, #16]
  40f878:	ldp	x20, x19, [sp, #64]
  40f87c:	ldp	x22, x21, [sp, #48]
  40f880:	ldp	x24, x23, [sp, #32]
  40f884:	ldp	x26, x25, [sp, #16]
  40f888:	ldp	x29, x30, [sp], #80
  40f88c:	ret
  40f890:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40f894:	lsl	x26, x24, #1
  40f898:	movk	x8, #0xaaa, lsl #48
  40f89c:	cmp	x26, x8
  40f8a0:	b.hi	40f930 <error@@Base+0xdb84>  // b.pmore
  40f8a4:	ldr	x0, [x19]
  40f8a8:	lsl	x1, x24, #5
  40f8ac:	bl	401950 <realloc@plt>
  40f8b0:	cbz	x0, 40f930 <error@@Base+0xdb84>
  40f8b4:	ldr	x8, [x19, #24]
  40f8b8:	lsl	x23, x24, #4
  40f8bc:	str	x0, [x19]
  40f8c0:	mov	x1, x23
  40f8c4:	mov	x0, x8
  40f8c8:	bl	401950 <realloc@plt>
  40f8cc:	ldr	x8, [x19, #32]
  40f8d0:	mov	x22, x0
  40f8d4:	mov	x1, x23
  40f8d8:	mov	x0, x8
  40f8dc:	bl	401950 <realloc@plt>
  40f8e0:	mov	x23, x0
  40f8e4:	ldr	x0, [x19, #40]
  40f8e8:	add	x8, x24, x24, lsl #1
  40f8ec:	lsl	x25, x8, #4
  40f8f0:	mov	x1, x25
  40f8f4:	bl	401950 <realloc@plt>
  40f8f8:	ldr	x8, [x19, #48]
  40f8fc:	mov	x24, x0
  40f900:	mov	x1, x25
  40f904:	mov	x0, x8
  40f908:	bl	401950 <realloc@plt>
  40f90c:	cbz	x22, 40f938 <error@@Base+0xdb8c>
  40f910:	cbz	x23, 40f938 <error@@Base+0xdb8c>
  40f914:	cbz	x24, 40f938 <error@@Base+0xdb8c>
  40f918:	cbz	x0, 40f938 <error@@Base+0xdb8c>
  40f91c:	ldr	x8, [x19, #16]
  40f920:	stp	x22, x23, [x19, #24]
  40f924:	stp	x24, x0, [x19, #40]
  40f928:	str	x26, [x19, #8]
  40f92c:	b	40f7c8 <error@@Base+0xda1c>
  40f930:	mov	x0, #0xffffffffffffffff    	// #-1
  40f934:	b	40f878 <error@@Base+0xdacc>
  40f938:	mov	x19, x0
  40f93c:	mov	x0, x22
  40f940:	bl	401aa0 <free@plt>
  40f944:	mov	x0, x23
  40f948:	bl	401aa0 <free@plt>
  40f94c:	mov	x0, x24
  40f950:	bl	401aa0 <free@plt>
  40f954:	mov	x0, x19
  40f958:	bl	401aa0 <free@plt>
  40f95c:	mov	x0, #0xffffffffffffffff    	// #-1
  40f960:	b	40f878 <error@@Base+0xdacc>
  40f964:	sub	sp, sp, #0x90
  40f968:	stp	x29, x30, [sp, #64]
  40f96c:	stp	x26, x25, [sp, #80]
  40f970:	stp	x24, x23, [sp, #96]
  40f974:	stp	x22, x21, [sp, #112]
  40f978:	stp	x20, x19, [sp, #128]
  40f97c:	ldr	x23, [x1, #40]
  40f980:	mov	w8, #0x18                  	// #24
  40f984:	mov	x19, x0
  40f988:	add	x29, sp, #0x40
  40f98c:	madd	x25, x2, x8, x23
  40f990:	ldr	x8, [x25, #8]!
  40f994:	mov	w21, w3
  40f998:	mov	x20, x2
  40f99c:	mov	x22, x1
  40f9a0:	add	x24, x8, #0x1
  40f9a4:	lsl	x0, x24, #3
  40f9a8:	stp	x24, xzr, [sp, #32]
  40f9ac:	bl	4018b0 <malloc@plt>
  40f9b0:	str	x0, [sp, #48]
  40f9b4:	cbz	x0, 40fbd0 <error@@Base+0xde24>
  40f9b8:	ldr	x8, [x22, #48]
  40f9bc:	mov	w9, #0x18                  	// #24
  40f9c0:	madd	x8, x20, x9, x8
  40f9c4:	mov	x9, #0xffffffffffffffff    	// #-1
  40f9c8:	str	x9, [x8, #8]
  40f9cc:	ldr	x9, [x22]
  40f9d0:	add	x8, x9, x20, lsl #4
  40f9d4:	ldr	w8, [x8, #8]
  40f9d8:	ubfx	w4, w8, #8, #10
  40f9dc:	cbz	w4, 40fa28 <error@@Base+0xdc7c>
  40f9e0:	ldr	x10, [x25]
  40f9e4:	cbz	x10, 40fa28 <error@@Base+0xdc7c>
  40f9e8:	mov	w10, #0x18                  	// #24
  40f9ec:	madd	x10, x20, x10, x23
  40f9f0:	ldr	x10, [x10, #16]
  40f9f4:	ldr	x10, [x10]
  40f9f8:	add	x9, x9, x10, lsl #4
  40f9fc:	ldrb	w9, [x9, #10]
  40fa00:	tbnz	w9, #2, 40fa28 <error@@Base+0xdc7c>
  40fa04:	mov	x0, x22
  40fa08:	mov	x1, x20
  40fa0c:	mov	x2, x20
  40fa10:	mov	x3, x20
  40fa14:	bl	40fc60 <error@@Base+0xdeb4>
  40fa18:	cbnz	w0, 40fb8c <error@@Base+0xdde0>
  40fa1c:	ldr	x8, [x22]
  40fa20:	add	x8, x8, x20, lsl #4
  40fa24:	ldr	w8, [x8, #8]
  40fa28:	tbz	w8, #3, 40faf0 <error@@Base+0xdd44>
  40fa2c:	ldr	x8, [x22, #40]
  40fa30:	mov	w9, #0x18                  	// #24
  40fa34:	madd	x9, x20, x9, x8
  40fa38:	ldr	x9, [x9, #8]
  40fa3c:	cmp	x9, #0x1
  40fa40:	b.lt	40faf0 <error@@Base+0xdd44>  // b.tstop
  40fa44:	mov	w25, wzr
  40fa48:	mov	x24, xzr
  40fa4c:	mov	w26, #0x18                  	// #24
  40fa50:	b	40fa70 <error@@Base+0xdcc4>
  40fa54:	mov	w25, #0x1                   	// #1
  40fa58:	ldr	x8, [x22, #40]
  40fa5c:	add	x24, x24, #0x1
  40fa60:	madd	x9, x20, x26, x8
  40fa64:	ldr	x9, [x9, #8]
  40fa68:	cmp	x24, x9
  40fa6c:	b.ge	40fb14 <error@@Base+0xdd68>  // b.tcont
  40fa70:	madd	x8, x20, x26, x8
  40fa74:	ldr	x8, [x8, #16]
  40fa78:	ldr	x23, [x8, x24, lsl #3]
  40fa7c:	ldr	x8, [x22, #48]
  40fa80:	madd	x9, x23, x26, x8
  40fa84:	ldr	x9, [x9, #8]
  40fa88:	cmn	x9, #0x1
  40fa8c:	b.eq	40fa54 <error@@Base+0xdca8>  // b.none
  40fa90:	cbnz	x9, 40fab0 <error@@Base+0xdd04>
  40fa94:	mov	x0, sp
  40fa98:	mov	x1, x22
  40fa9c:	mov	x2, x23
  40faa0:	mov	w3, wzr
  40faa4:	bl	40f964 <error@@Base+0xdbb8>
  40faa8:	cbz	w0, 40fac4 <error@@Base+0xdd18>
  40faac:	b	40fb8c <error@@Base+0xdde0>
  40fab0:	madd	x8, x23, x26, x8
  40fab4:	ldr	x9, [x8, #16]
  40fab8:	ldr	q0, [x8]
  40fabc:	str	x9, [sp, #16]
  40fac0:	str	q0, [sp]
  40fac4:	add	x0, sp, #0x20
  40fac8:	mov	x1, sp
  40facc:	bl	410034 <error@@Base+0xe288>
  40fad0:	cbnz	w0, 40fb8c <error@@Base+0xdde0>
  40fad4:	ldr	x8, [x22, #48]
  40fad8:	madd	x8, x23, x26, x8
  40fadc:	ldr	x8, [x8, #8]
  40fae0:	cbnz	x8, 40fa58 <error@@Base+0xdcac>
  40fae4:	ldr	x0, [sp, #16]
  40fae8:	bl	401aa0 <free@plt>
  40faec:	b	40fa54 <error@@Base+0xdca8>
  40faf0:	mov	w23, #0x1                   	// #1
  40faf4:	cbz	x24, 40fb24 <error@@Base+0xdd78>
  40faf8:	ldr	x25, [sp, #40]
  40fafc:	cbnz	x25, 40fba8 <error@@Base+0xddfc>
  40fb00:	ldr	x8, [sp, #48]
  40fb04:	mov	w9, #0x1                   	// #1
  40fb08:	str	x20, [x8]
  40fb0c:	str	x9, [sp, #40]
  40fb10:	b	40fb44 <error@@Base+0xdd98>
  40fb14:	ldr	x24, [sp, #32]
  40fb18:	tst	w25, #0x1
  40fb1c:	cset	w23, eq  // eq = none
  40fb20:	cbnz	x24, 40faf8 <error@@Base+0xdd4c>
  40fb24:	mov	w8, #0x1                   	// #1
  40fb28:	dup	v0.2d, x8
  40fb2c:	mov	w0, #0x8                   	// #8
  40fb30:	str	q0, [sp, #32]
  40fb34:	bl	4018b0 <malloc@plt>
  40fb38:	str	x0, [sp, #48]
  40fb3c:	cbz	x0, 40fbd8 <error@@Base+0xde2c>
  40fb40:	str	x20, [x0]
  40fb44:	ldr	x8, [x22, #48]
  40fb48:	orr	w9, w23, w21
  40fb4c:	tbz	w9, #0, 40fb6c <error@@Base+0xddc0>
  40fb50:	ldr	x9, [sp, #48]
  40fb54:	ldr	q0, [sp, #32]
  40fb58:	mov	w10, #0x18                  	// #24
  40fb5c:	madd	x8, x20, x10, x8
  40fb60:	str	x9, [x8, #16]
  40fb64:	str	q0, [x8]
  40fb68:	b	40fb78 <error@@Base+0xddcc>
  40fb6c:	mov	w9, #0x18                  	// #24
  40fb70:	madd	x8, x20, x9, x8
  40fb74:	str	xzr, [x8, #8]
  40fb78:	ldr	x8, [sp, #48]
  40fb7c:	ldr	q0, [sp, #32]
  40fb80:	mov	w0, wzr
  40fb84:	str	x8, [x19, #16]
  40fb88:	str	q0, [x19]
  40fb8c:	ldp	x20, x19, [sp, #128]
  40fb90:	ldp	x22, x21, [sp, #112]
  40fb94:	ldp	x24, x23, [sp, #96]
  40fb98:	ldp	x26, x25, [sp, #80]
  40fb9c:	ldp	x29, x30, [sp, #64]
  40fba0:	add	sp, sp, #0x90
  40fba4:	ret
  40fba8:	cmp	x24, x25
  40fbac:	b.ne	40fbe4 <error@@Base+0xde38>  // b.any
  40fbb0:	ldr	x0, [sp, #48]
  40fbb4:	lsl	x8, x24, #1
  40fbb8:	lsl	x1, x24, #4
  40fbbc:	str	x8, [sp, #32]
  40fbc0:	bl	401950 <realloc@plt>
  40fbc4:	cbz	x0, 40fbd0 <error@@Base+0xde24>
  40fbc8:	str	x0, [sp, #48]
  40fbcc:	b	40fbe8 <error@@Base+0xde3c>
  40fbd0:	mov	w0, #0xc                   	// #12
  40fbd4:	b	40fb8c <error@@Base+0xdde0>
  40fbd8:	stp	xzr, xzr, [sp, #32]
  40fbdc:	mov	w0, #0xc                   	// #12
  40fbe0:	b	40fb8c <error@@Base+0xdde0>
  40fbe4:	ldr	x0, [sp, #48]
  40fbe8:	ldr	x8, [x0]
  40fbec:	cmp	x8, x20
  40fbf0:	b.le	40fc1c <error@@Base+0xde70>
  40fbf4:	cmp	x25, #0x1
  40fbf8:	b.lt	40fc4c <error@@Base+0xdea0>  // b.tstop
  40fbfc:	mov	x9, x25
  40fc00:	add	x10, x0, x9, lsl #3
  40fc04:	ldur	x11, [x10, #-8]
  40fc08:	subs	x8, x9, #0x1
  40fc0c:	mov	x9, x8
  40fc10:	str	x11, [x10]
  40fc14:	b.gt	40fc00 <error@@Base+0xde54>
  40fc18:	b	40fc50 <error@@Base+0xdea4>
  40fc1c:	add	x8, x0, x25, lsl #3
  40fc20:	ldur	x9, [x8, #-8]
  40fc24:	mov	x8, x25
  40fc28:	cmp	x9, x20
  40fc2c:	b.le	40fc50 <error@@Base+0xdea4>
  40fc30:	add	x10, x0, x8, lsl #3
  40fc34:	str	x9, [x10]
  40fc38:	ldur	x9, [x10, #-16]
  40fc3c:	sub	x8, x8, #0x1
  40fc40:	cmp	x9, x20
  40fc44:	b.gt	40fc30 <error@@Base+0xde84>
  40fc48:	b	40fc50 <error@@Base+0xdea4>
  40fc4c:	mov	x8, x25
  40fc50:	str	x20, [x0, x8, lsl #3]
  40fc54:	add	x8, x25, #0x1
  40fc58:	str	x8, [sp, #40]
  40fc5c:	b	40fb44 <error@@Base+0xdd98>
  40fc60:	stp	x29, x30, [sp, #-96]!
  40fc64:	stp	x26, x25, [sp, #32]
  40fc68:	stp	x24, x23, [sp, #48]
  40fc6c:	stp	x22, x21, [sp, #64]
  40fc70:	stp	x20, x19, [sp, #80]
  40fc74:	mov	w19, w4
  40fc78:	mov	x20, x3
  40fc7c:	mov	x22, x2
  40fc80:	mov	x23, x1
  40fc84:	mov	x21, x0
  40fc88:	mov	w25, #0x18                  	// #24
  40fc8c:	str	x27, [sp, #16]
  40fc90:	mov	x29, sp
  40fc94:	ubfiz	w26, w19, #8, #10
  40fc98:	mov	x27, x23
  40fc9c:	b	40fd50 <error@@Base+0xdfa4>
  40fca0:	ldr	x9, [x21, #24]
  40fca4:	ldr	x10, [x21, #40]
  40fca8:	mov	x0, x21
  40fcac:	ldr	x24, [x9, x27, lsl #3]
  40fcb0:	madd	x9, x22, x25, x10
  40fcb4:	str	xzr, [x9, #8]
  40fcb8:	add	x8, x8, x24, lsl #4
  40fcbc:	ldp	x1, x2, [x8]
  40fcc0:	bl	40f798 <error@@Base+0xd9ec>
  40fcc4:	cmn	x0, #0x1
  40fcc8:	b.eq	41002c <error@@Base+0xe280>  // b.none
  40fccc:	ldr	x8, [x21]
  40fcd0:	lsl	x9, x0, #4
  40fcd4:	mov	x23, x0
  40fcd8:	mov	x1, x23
  40fcdc:	add	x8, x8, x9
  40fce0:	ldr	w10, [x8, #8]
  40fce4:	and	w10, w10, #0xfffc00ff
  40fce8:	orr	w10, w10, w26
  40fcec:	str	w10, [x8, #8]
  40fcf0:	ldr	x8, [x21]
  40fcf4:	add	x10, x8, x24, lsl #4
  40fcf8:	ldr	w10, [x10, #8]
  40fcfc:	add	x8, x8, x9
  40fd00:	ldr	w11, [x8, #8]
  40fd04:	and	w10, w10, #0x3ff00
  40fd08:	orr	w10, w10, w11
  40fd0c:	str	w10, [x8, #8]
  40fd10:	ldr	x8, [x21]
  40fd14:	add	x8, x8, x9
  40fd18:	ldr	w9, [x8, #8]
  40fd1c:	orr	w9, w9, #0x40000
  40fd20:	str	w9, [x8, #8]
  40fd24:	ldr	x8, [x21, #32]
  40fd28:	str	x24, [x8, x0, lsl #3]
  40fd2c:	ldr	x8, [x21, #24]
  40fd30:	ldr	x9, [x8, x27, lsl #3]
  40fd34:	str	x9, [x8, x22, lsl #3]
  40fd38:	ldr	x8, [x21, #40]
  40fd3c:	madd	x0, x22, x25, x8
  40fd40:	bl	4101c0 <error@@Base+0xe414>
  40fd44:	mov	x27, x24
  40fd48:	mov	x22, x23
  40fd4c:	tbz	w0, #0, 41002c <error@@Base+0xe280>
  40fd50:	ldr	x8, [x21]
  40fd54:	add	x10, x8, x27, lsl #4
  40fd58:	ldrb	w9, [x10, #8]!
  40fd5c:	cmp	w9, #0x4
  40fd60:	b.eq	40fca0 <error@@Base+0xdef4>  // b.none
  40fd64:	ldr	x9, [x21, #40]
  40fd68:	madd	x11, x27, x25, x9
  40fd6c:	ldr	x11, [x11, #8]
  40fd70:	cbz	x11, 40ffe4 <error@@Base+0xe238>
  40fd74:	madd	x12, x27, x25, x9
  40fd78:	ldr	x12, [x12, #16]
  40fd7c:	cmp	x11, #0x1
  40fd80:	ldr	x23, [x12]
  40fd84:	madd	x12, x22, x25, x9
  40fd88:	str	xzr, [x12, #8]
  40fd8c:	b.eq	40ff3c <error@@Base+0xe190>  // b.none
  40fd90:	ldr	x12, [x21, #16]
  40fd94:	sub	x1, x12, #0x1
  40fd98:	cmp	x1, #0x1
  40fd9c:	b.lt	40fde4 <error@@Base+0xe038>  // b.tstop
  40fda0:	add	x10, x8, x1, lsl #4
  40fda4:	ldr	w11, [x10, #8]
  40fda8:	tbz	w11, #18, 40fde4 <error@@Base+0xe038>
  40fdac:	ldr	x10, [x21, #32]
  40fdb0:	add	x12, x8, x12, lsl #4
  40fdb4:	sub	x12, x12, #0x18
  40fdb8:	ldr	x13, [x10, x1, lsl #3]
  40fdbc:	cmp	x13, x23
  40fdc0:	b.ne	40fdd0 <error@@Base+0xe024>  // b.any
  40fdc4:	ubfx	w11, w11, #8, #10
  40fdc8:	cmp	w11, w19
  40fdcc:	b.eq	40ff2c <error@@Base+0xe180>  // b.none
  40fdd0:	ldr	w11, [x12], #-16
  40fdd4:	sub	x1, x1, #0x1
  40fdd8:	cmp	x1, #0x1
  40fddc:	b.lt	40fde4 <error@@Base+0xe038>  // b.tstop
  40fde0:	tbnz	w11, #18, 40fdb8 <error@@Base+0xe00c>
  40fde4:	add	x8, x8, x23, lsl #4
  40fde8:	ldp	x1, x2, [x8]
  40fdec:	mov	x0, x21
  40fdf0:	bl	40f798 <error@@Base+0xd9ec>
  40fdf4:	cmn	x0, #0x1
  40fdf8:	b.eq	41002c <error@@Base+0xe280>  // b.none
  40fdfc:	ldr	x8, [x21]
  40fe00:	lsl	x9, x0, #4
  40fe04:	mov	x24, x0
  40fe08:	mov	x1, x24
  40fe0c:	add	x8, x8, x9
  40fe10:	ldr	w10, [x8, #8]
  40fe14:	and	w10, w10, #0xfffc00ff
  40fe18:	orr	w10, w10, w26
  40fe1c:	str	w10, [x8, #8]
  40fe20:	ldr	x8, [x21]
  40fe24:	add	x10, x8, x23, lsl #4
  40fe28:	ldr	w10, [x10, #8]
  40fe2c:	add	x8, x8, x9
  40fe30:	ldr	w11, [x8, #8]
  40fe34:	and	w10, w10, #0x3ff00
  40fe38:	orr	w10, w10, w11
  40fe3c:	str	w10, [x8, #8]
  40fe40:	ldr	x8, [x21]
  40fe44:	add	x8, x8, x9
  40fe48:	ldr	w9, [x8, #8]
  40fe4c:	orr	w9, w9, #0x40000
  40fe50:	str	w9, [x8, #8]
  40fe54:	ldr	x8, [x21, #32]
  40fe58:	str	x23, [x8, x0, lsl #3]
  40fe5c:	ldr	x8, [x21, #40]
  40fe60:	madd	x0, x22, x25, x8
  40fe64:	bl	4101c0 <error@@Base+0xe414>
  40fe68:	tbz	w0, #0, 41002c <error@@Base+0xe280>
  40fe6c:	mov	x0, x21
  40fe70:	mov	x1, x23
  40fe74:	mov	x2, x24
  40fe78:	mov	x3, x20
  40fe7c:	mov	w4, w19
  40fe80:	bl	40fc60 <error@@Base+0xdeb4>
  40fe84:	cbnz	w0, 40fff4 <error@@Base+0xe248>
  40fe88:	ldr	x8, [x21, #40]
  40fe8c:	ldr	x9, [x21]
  40fe90:	mov	x0, x21
  40fe94:	madd	x8, x27, x25, x8
  40fe98:	ldr	x8, [x8, #16]
  40fe9c:	ldr	x27, [x8, #8]
  40fea0:	add	x8, x9, x27, lsl #4
  40fea4:	ldp	x1, x2, [x8]
  40fea8:	bl	40f798 <error@@Base+0xd9ec>
  40feac:	cmn	x0, #0x1
  40feb0:	b.eq	41002c <error@@Base+0xe280>  // b.none
  40feb4:	ldr	x8, [x21]
  40feb8:	lsl	x9, x0, #4
  40febc:	mov	x23, x0
  40fec0:	mov	x1, x23
  40fec4:	add	x8, x8, x9
  40fec8:	ldr	w10, [x8, #8]
  40fecc:	and	w10, w10, #0xfffc00ff
  40fed0:	orr	w10, w10, w26
  40fed4:	str	w10, [x8, #8]
  40fed8:	ldr	x8, [x21]
  40fedc:	add	x10, x8, x27, lsl #4
  40fee0:	ldr	w10, [x10, #8]
  40fee4:	add	x8, x8, x9
  40fee8:	ldr	w11, [x8, #8]
  40feec:	and	w10, w10, #0x3ff00
  40fef0:	orr	w10, w10, w11
  40fef4:	str	w10, [x8, #8]
  40fef8:	ldr	x8, [x21]
  40fefc:	add	x8, x8, x9
  40ff00:	ldr	w9, [x8, #8]
  40ff04:	orr	w9, w9, #0x40000
  40ff08:	str	w9, [x8, #8]
  40ff0c:	ldr	x8, [x21, #32]
  40ff10:	str	x27, [x8, x0, lsl #3]
  40ff14:	ldr	x8, [x21, #40]
  40ff18:	madd	x0, x22, x25, x8
  40ff1c:	bl	4101c0 <error@@Base+0xe414>
  40ff20:	mov	x22, x23
  40ff24:	tbnz	w0, #0, 40fd50 <error@@Base+0xdfa4>
  40ff28:	b	41002c <error@@Base+0xe280>
  40ff2c:	madd	x0, x22, x25, x9
  40ff30:	bl	4101c0 <error@@Base+0xe414>
  40ff34:	tbnz	w0, #0, 40fe88 <error@@Base+0xe0dc>
  40ff38:	b	41002c <error@@Base+0xe280>
  40ff3c:	cmp	x27, x20
  40ff40:	b.ne	40ff4c <error@@Base+0xe1a0>  // b.any
  40ff44:	cmp	x22, x27
  40ff48:	b.ne	410010 <error@@Base+0xe264>  // b.any
  40ff4c:	add	x8, x8, x23, lsl #4
  40ff50:	ldp	x1, x2, [x8]
  40ff54:	ldr	w26, [x10]
  40ff58:	mov	x0, x21
  40ff5c:	bl	40f798 <error@@Base+0xd9ec>
  40ff60:	cmn	x0, #0x1
  40ff64:	b.eq	41002c <error@@Base+0xe280>  // b.none
  40ff68:	ldr	x8, [x21]
  40ff6c:	lsl	x9, x0, #4
  40ff70:	ubfx	w11, w26, #8, #10
  40ff74:	orr	w19, w11, w19
  40ff78:	add	x8, x8, x9
  40ff7c:	ldr	w10, [x8, #8]
  40ff80:	mov	x24, x0
  40ff84:	mov	x1, x24
  40ff88:	bfi	w10, w19, #8, #10
  40ff8c:	str	w10, [x8, #8]
  40ff90:	ldr	x8, [x21]
  40ff94:	add	x10, x8, x23, lsl #4
  40ff98:	ldr	w10, [x10, #8]
  40ff9c:	add	x8, x8, x9
  40ffa0:	ldr	w11, [x8, #8]
  40ffa4:	and	w10, w10, #0x3ff00
  40ffa8:	orr	w10, w10, w11
  40ffac:	str	w10, [x8, #8]
  40ffb0:	ldr	x8, [x21]
  40ffb4:	add	x8, x8, x9
  40ffb8:	ldr	w9, [x8, #8]
  40ffbc:	orr	w9, w9, #0x40000
  40ffc0:	str	w9, [x8, #8]
  40ffc4:	ldr	x8, [x21, #32]
  40ffc8:	str	x23, [x8, x0, lsl #3]
  40ffcc:	ldr	x8, [x21, #40]
  40ffd0:	madd	x0, x22, x25, x8
  40ffd4:	bl	4101c0 <error@@Base+0xe414>
  40ffd8:	mov	x22, x24
  40ffdc:	tbnz	w0, #0, 40fc94 <error@@Base+0xdee8>
  40ffe0:	b	41002c <error@@Base+0xe280>
  40ffe4:	ldr	x8, [x21, #24]
  40ffe8:	mov	w0, wzr
  40ffec:	ldr	x9, [x8, x27, lsl #3]
  40fff0:	str	x9, [x8, x22, lsl #3]
  40fff4:	ldp	x20, x19, [sp, #80]
  40fff8:	ldp	x22, x21, [sp, #64]
  40fffc:	ldp	x24, x23, [sp, #48]
  410000:	ldp	x26, x25, [sp, #32]
  410004:	ldr	x27, [sp, #16]
  410008:	ldp	x29, x30, [sp], #96
  41000c:	ret
  410010:	mov	w8, #0x18                  	// #24
  410014:	madd	x0, x22, x8, x9
  410018:	mov	x1, x23
  41001c:	bl	4101c0 <error@@Base+0xe414>
  410020:	tbz	w0, #0, 41002c <error@@Base+0xe280>
  410024:	mov	w0, wzr
  410028:	b	40fff4 <error@@Base+0xe248>
  41002c:	mov	w0, #0xc                   	// #12
  410030:	b	40fff4 <error@@Base+0xe248>
  410034:	stp	x29, x30, [sp, #-48]!
  410038:	str	x21, [sp, #16]
  41003c:	stp	x20, x19, [sp, #32]
  410040:	mov	x29, sp
  410044:	cbz	x1, 41012c <error@@Base+0xe380>
  410048:	ldr	x10, [x1, #8]
  41004c:	mov	x20, x1
  410050:	cbz	x10, 41012c <error@@Base+0xe380>
  410054:	ldp	x8, x11, [x0]
  410058:	mov	x19, x0
  41005c:	add	x9, x11, x10, lsl #1
  410060:	cmp	x8, x9
  410064:	b.ge	410090 <error@@Base+0xe2e4>  // b.tcont
  410068:	ldr	x0, [x19, #16]
  41006c:	add	x21, x8, x10
  410070:	lsl	x1, x21, #4
  410074:	bl	401950 <realloc@plt>
  410078:	cbz	x0, 4101b8 <error@@Base+0xe40c>
  41007c:	lsl	x8, x21, #1
  410080:	str	x0, [x19, #16]
  410084:	str	x8, [x19]
  410088:	ldr	x11, [x19, #8]
  41008c:	ldr	x10, [x20, #8]
  410090:	cbz	x11, 4101a4 <error@@Base+0xe3f8>
  410094:	sub	x8, x10, #0x1
  410098:	sub	x9, x11, #0x1
  41009c:	orr	x12, x8, x9
  4100a0:	add	x21, x11, x10, lsl #1
  4100a4:	tbnz	x12, #63, 4100f0 <error@@Base+0xe344>
  4100a8:	ldr	x10, [x19, #16]
  4100ac:	ldr	x11, [x20, #16]
  4100b0:	b	4100c8 <error@@Base+0xe31c>
  4100b4:	sub	x8, x8, #0x1
  4100b8:	sub	x21, x21, #0x1
  4100bc:	str	x12, [x10, x21, lsl #3]
  4100c0:	orr	x12, x8, x9
  4100c4:	tbnz	x12, #63, 4100f0 <error@@Base+0xe344>
  4100c8:	ldr	x13, [x10, x9, lsl #3]
  4100cc:	ldr	x12, [x11, x8, lsl #3]
  4100d0:	cmp	x13, x12
  4100d4:	b.ne	4100e0 <error@@Base+0xe334>  // b.any
  4100d8:	sub	x8, x8, #0x1
  4100dc:	b	4100e4 <error@@Base+0xe338>
  4100e0:	b.lt	4100b4 <error@@Base+0xe308>  // b.tstop
  4100e4:	sub	x9, x9, #0x1
  4100e8:	orr	x12, x8, x9
  4100ec:	tbz	x12, #63, 4100c8 <error@@Base+0xe31c>
  4100f0:	tbnz	x8, #63, 410110 <error@@Base+0xe364>
  4100f4:	ldr	x9, [x19, #16]
  4100f8:	ldr	x1, [x20, #16]
  4100fc:	add	x8, x8, #0x1
  410100:	sub	x21, x21, x8
  410104:	add	x0, x9, x21, lsl #3
  410108:	lsl	x2, x8, #3
  41010c:	bl	401780 <memcpy@plt>
  410110:	ldr	x10, [x19, #8]
  410114:	ldr	x8, [x20, #8]
  410118:	sub	x9, x10, #0x1
  41011c:	add	x8, x9, x8, lsl #1
  410120:	sub	x11, x8, x21
  410124:	adds	x11, x11, #0x1
  410128:	b.cc	410140 <error@@Base+0xe394>  // b.lo, b.ul, b.last
  41012c:	mov	w0, wzr
  410130:	ldp	x20, x19, [sp, #32]
  410134:	ldr	x21, [sp, #16]
  410138:	ldp	x29, x30, [sp], #48
  41013c:	ret
  410140:	ldr	x0, [x19, #16]
  410144:	add	x10, x11, x10
  410148:	str	x10, [x19, #8]
  41014c:	add	x10, x0, x9, lsl #3
  410150:	lsl	x2, x11, #3
  410154:	neg	x11, x11
  410158:	ldr	x12, [x0, x8, lsl #3]
  41015c:	ldr	x13, [x0, x9, lsl #3]
  410160:	cmp	x12, x13
  410164:	b.le	410180 <error@@Base+0xe3d4>
  410168:	sub	x8, x8, #0x1
  41016c:	str	x12, [x10, x2]
  410170:	adds	x11, x11, #0x1
  410174:	sub	x2, x2, #0x8
  410178:	b.cc	410158 <error@@Base+0xe3ac>  // b.lo, b.ul, b.last
  41017c:	b	41012c <error@@Base+0xe380>
  410180:	str	x13, [x10, x2]
  410184:	cmp	x9, #0x0
  410188:	sub	x9, x9, #0x1
  41018c:	neg	x11, x11
  410190:	sub	x10, x10, #0x8
  410194:	b.gt	410150 <error@@Base+0xe3a4>
  410198:	add	x1, x0, x21, lsl #3
  41019c:	bl	401780 <memcpy@plt>
  4101a0:	b	41012c <error@@Base+0xe380>
  4101a4:	str	x10, [x19, #8]
  4101a8:	ldp	x8, x1, [x20, #8]
  4101ac:	ldr	x0, [x19, #16]
  4101b0:	lsl	x2, x8, #3
  4101b4:	b	41019c <error@@Base+0xe3f0>
  4101b8:	mov	w0, #0xc                   	// #12
  4101bc:	b	410130 <error@@Base+0xe384>
  4101c0:	stp	x29, x30, [sp, #-32]!
  4101c4:	stp	x20, x19, [sp, #16]
  4101c8:	ldr	x9, [x0]
  4101cc:	mov	x19, x0
  4101d0:	mov	x20, x1
  4101d4:	mov	x29, sp
  4101d8:	cbz	x9, 4101fc <error@@Base+0xe450>
  4101dc:	ldr	x8, [x19, #8]
  4101e0:	cbnz	x8, 41022c <error@@Base+0xe480>
  4101e4:	ldr	x8, [x19, #16]
  4101e8:	str	x20, [x8]
  4101ec:	ldr	x8, [x19, #8]
  4101f0:	add	x8, x8, #0x1
  4101f4:	str	x8, [x19, #8]
  4101f8:	b	41021c <error@@Base+0xe470>
  4101fc:	mov	w8, #0x1                   	// #1
  410200:	dup	v0.2d, x8
  410204:	mov	w0, #0x8                   	// #8
  410208:	str	q0, [x19]
  41020c:	bl	4018b0 <malloc@plt>
  410210:	str	x0, [x19, #16]
  410214:	cbz	x0, 410258 <error@@Base+0xe4ac>
  410218:	str	x20, [x0]
  41021c:	mov	w0, #0x1                   	// #1
  410220:	ldp	x20, x19, [sp, #16]
  410224:	ldp	x29, x30, [sp], #32
  410228:	ret
  41022c:	cmp	x9, x8
  410230:	b.ne	410260 <error@@Base+0xe4b4>  // b.any
  410234:	ldr	x0, [x19, #16]
  410238:	lsl	x8, x9, #1
  41023c:	lsl	x1, x9, #4
  410240:	str	x8, [x19]
  410244:	bl	401950 <realloc@plt>
  410248:	cbz	x0, 410220 <error@@Base+0xe474>
  41024c:	ldr	x8, [x19, #8]
  410250:	str	x0, [x19, #16]
  410254:	b	410264 <error@@Base+0xe4b8>
  410258:	stp	xzr, xzr, [x19]
  41025c:	b	410220 <error@@Base+0xe474>
  410260:	ldr	x0, [x19, #16]
  410264:	ldr	x9, [x0]
  410268:	cmp	x9, x20
  41026c:	b.le	410298 <error@@Base+0xe4ec>
  410270:	cmp	x8, #0x1
  410274:	b.lt	4102c0 <error@@Base+0xe514>  // b.tstop
  410278:	mov	x9, x8
  41027c:	add	x10, x0, x9, lsl #3
  410280:	ldur	x11, [x10, #-8]
  410284:	subs	x8, x9, #0x1
  410288:	mov	x9, x8
  41028c:	str	x11, [x10]
  410290:	b.gt	41027c <error@@Base+0xe4d0>
  410294:	b	4102c0 <error@@Base+0xe514>
  410298:	add	x9, x0, x8, lsl #3
  41029c:	ldur	x9, [x9, #-8]
  4102a0:	cmp	x9, x20
  4102a4:	b.le	4102c0 <error@@Base+0xe514>
  4102a8:	add	x10, x0, x8, lsl #3
  4102ac:	str	x9, [x10]
  4102b0:	ldur	x9, [x10, #-16]
  4102b4:	sub	x8, x8, #0x1
  4102b8:	cmp	x9, x20
  4102bc:	b.gt	4102a8 <error@@Base+0xe4fc>
  4102c0:	str	x20, [x0, x8, lsl #3]
  4102c4:	b	4101ec <error@@Base+0xe440>
  4102c8:	sub	sp, sp, #0xb0
  4102cc:	stp	x29, x30, [sp, #80]
  4102d0:	stp	x28, x27, [sp, #96]
  4102d4:	stp	x26, x25, [sp, #112]
  4102d8:	stp	x24, x23, [sp, #128]
  4102dc:	stp	x22, x21, [sp, #144]
  4102e0:	stp	x20, x19, [sp, #160]
  4102e4:	ldr	x28, [x2, #8]
  4102e8:	add	x29, sp, #0x50
  4102ec:	cbz	x28, 410318 <error@@Base+0xe56c>
  4102f0:	mov	x26, x2
  4102f4:	mov	x19, x1
  4102f8:	subs	x8, x28, #0x1
  4102fc:	add	x22, x28, w3, uxtw
  410300:	b.lt	410380 <error@@Base+0xe5d4>  // b.tstop
  410304:	ldr	x9, [x26, #16]
  410308:	cmp	x28, #0x4
  41030c:	b.cs	410324 <error@@Base+0xe578>  // b.hs, b.nlast
  410310:	mov	x10, xzr
  410314:	b	410368 <error@@Base+0xe5bc>
  410318:	mov	x27, xzr
  41031c:	str	wzr, [x0]
  410320:	b	41069c <error@@Base+0xe8f0>
  410324:	and	x10, x28, #0xfffffffffffffffc
  410328:	movi	v1.2d, #0x0
  41032c:	movi	v0.2d, #0x0
  410330:	mov	v1.d[0], x22
  410334:	add	x11, x9, #0x10
  410338:	mov	x12, x10
  41033c:	ldp	q2, q3, [x11, #-16]
  410340:	subs	x12, x12, #0x4
  410344:	add	x11, x11, #0x20
  410348:	add	v1.2d, v2.2d, v1.2d
  41034c:	add	v0.2d, v3.2d, v0.2d
  410350:	b.ne	41033c <error@@Base+0xe590>  // b.any
  410354:	add	v0.2d, v0.2d, v1.2d
  410358:	addp	d0, v0.2d
  41035c:	cmp	x28, x10
  410360:	fmov	x22, d0
  410364:	b.eq	410380 <error@@Base+0xe5d4>  // b.none
  410368:	sub	x11, x28, x10
  41036c:	add	x9, x9, x10, lsl #3
  410370:	ldr	x10, [x9], #8
  410374:	subs	x11, x11, #0x1
  410378:	add	x22, x10, x22
  41037c:	b.ne	410370 <error@@Base+0xe5c4>  // b.any
  410380:	ldr	x9, [x19, #136]
  410384:	ldr	x10, [x19, #64]
  410388:	and	x11, x9, x22
  41038c:	mov	w9, #0x18                  	// #24
  410390:	mul	x9, x11, x9
  410394:	ldr	x9, [x10, x9]
  410398:	cmp	x9, #0x1
  41039c:	b.lt	41042c <error@@Base+0xe680>  // b.tstop
  4103a0:	mov	w12, #0x18                  	// #24
  4103a4:	madd	x10, x11, x12, x10
  4103a8:	ldr	x10, [x10, #16]
  4103ac:	mov	x11, xzr
  4103b0:	b	4103c0 <error@@Base+0xe614>
  4103b4:	add	x11, x11, #0x1
  4103b8:	cmp	x11, x9
  4103bc:	b.ge	41042c <error@@Base+0xe680>  // b.tcont
  4103c0:	ldr	x27, [x10, x11, lsl #3]
  4103c4:	ldr	x12, [x27]
  4103c8:	cmp	x12, x22
  4103cc:	b.ne	4103b4 <error@@Base+0xe608>  // b.any
  4103d0:	ldrb	w12, [x27, #104]
  4103d4:	and	w12, w12, #0xf
  4103d8:	cmp	w12, w3
  4103dc:	b.ne	4103b4 <error@@Base+0xe608>  // b.any
  4103e0:	cbz	x26, 4103b4 <error@@Base+0xe608>
  4103e4:	ldr	x12, [x27, #80]
  4103e8:	cbz	x12, 4103b4 <error@@Base+0xe608>
  4103ec:	ldr	x13, [x12, #8]
  4103f0:	cmp	x13, x28
  4103f4:	b.ne	4103b4 <error@@Base+0xe608>  // b.any
  4103f8:	mov	x13, x8
  4103fc:	add	x14, x13, #0x1
  410400:	cmp	x14, #0x1
  410404:	b.lt	41069c <error@@Base+0xe8f0>  // b.tstop
  410408:	ldr	x14, [x12, #16]
  41040c:	ldr	x15, [x26, #16]
  410410:	lsl	x16, x13, #3
  410414:	sub	x13, x13, #0x1
  410418:	ldr	x14, [x14, x16]
  41041c:	ldr	x15, [x15, x16]
  410420:	cmp	x14, x15
  410424:	b.eq	4103fc <error@@Base+0xe650>  // b.none
  410428:	b	4103b4 <error@@Base+0xe608>
  41042c:	str	x0, [sp]
  410430:	mov	w0, #0x70                  	// #112
  410434:	mov	w1, #0x1                   	// #1
  410438:	stur	w3, [x29, #-20]
  41043c:	bl	401930 <calloc@plt>
  410440:	cbz	x0, 4106dc <error@@Base+0xe930>
  410444:	mov	x27, x0
  410448:	add	x9, x0, #0x8
  41044c:	cmp	x28, #0x1
  410450:	str	x28, [x0, #16]
  410454:	str	x19, [sp, #16]
  410458:	b.lt	410670 <error@@Base+0xe8c4>  // b.tstop
  41045c:	lsl	x20, x28, #3
  410460:	mov	x0, x20
  410464:	stur	x9, [x29, #-32]
  410468:	str	x28, [x27, #8]
  41046c:	bl	4018b0 <malloc@plt>
  410470:	str	x0, [x27, #24]
  410474:	cbz	x0, 4106d4 <error@@Base+0xe928>
  410478:	ldr	x26, [x26, #16]
  41047c:	mov	x2, x20
  410480:	mov	x25, x0
  410484:	str	x20, [sp, #40]
  410488:	mov	x1, x26
  41048c:	bl	401780 <memcpy@plt>
  410490:	ldur	w15, [x29, #-20]
  410494:	ldur	x16, [x29, #-32]
  410498:	mov	x20, xzr
  41049c:	mov	x8, xzr
  4104a0:	and	w18, w15, #0xf
  4104a4:	strb	w18, [x27, #104]
  4104a8:	str	x16, [x27, #80]
  4104ac:	ldr	x23, [x19]
  4104b0:	add	x9, x25, #0x8
  4104b4:	mov	x21, #0xffffffffffffffff    	// #-1
  4104b8:	mov	x24, x28
  4104bc:	mov	x17, x16
  4104c0:	str	x9, [sp, #8]
  4104c4:	stp	x28, x23, [sp, #24]
  4104c8:	b	4104e8 <error@@Base+0xe73c>
  4104cc:	mov	x24, x9
  4104d0:	add	x8, x8, #0x1
  4104d4:	add	x20, x20, #0x1
  4104d8:	sub	x21, x21, #0x1
  4104dc:	cmp	x20, x28
  4104e0:	add	x25, x25, #0x8
  4104e4:	b.eq	410688 <error@@Base+0xe8dc>  // b.none
  4104e8:	ldr	x9, [x26, x20, lsl #3]
  4104ec:	add	x9, x23, x9, lsl #4
  4104f0:	ldr	w19, [x9, #8]
  4104f4:	and	w9, w19, #0x3ffff
  4104f8:	cmp	w9, #0x1
  4104fc:	b.eq	4104d4 <error@@Base+0xe728>  // b.none
  410500:	lsr	w11, w19, #15
  410504:	and	w10, w19, #0xff
  410508:	and	w11, w11, #0x20
  41050c:	and	w9, w19, #0x3ff00
  410510:	orr	w18, w18, w11
  410514:	cmp	w10, #0x2
  410518:	strb	w18, [x27, #104]
  41051c:	b.eq	410530 <error@@Base+0xe784>  // b.none
  410520:	cmp	w10, #0x4
  410524:	b.ne	41053c <error@@Base+0xe790>  // b.any
  410528:	mov	w10, #0x40                  	// #64
  41052c:	b	410534 <error@@Base+0xe788>
  410530:	mov	w10, #0x10                  	// #16
  410534:	orr	w18, w18, w10
  410538:	strb	w18, [x27, #104]
  41053c:	cbz	w9, 4104d4 <error@@Base+0xe728>
  410540:	cmp	x17, x16
  410544:	b.eq	410550 <error@@Base+0xe7a4>  // b.none
  410548:	tbz	w15, #0, 4105c8 <error@@Base+0xe81c>
  41054c:	b	4105cc <error@@Base+0xe820>
  410550:	mov	w0, #0x18                  	// #24
  410554:	stur	w18, [x29, #-4]
  410558:	bl	4018b0 <malloc@plt>
  41055c:	str	x0, [x27, #80]
  410560:	cbz	x0, 4106c0 <error@@Base+0xe914>
  410564:	mov	x8, x28
  410568:	mov	x28, x26
  41056c:	ldr	x26, [sp, #40]
  410570:	stp	x8, x8, [x0]
  410574:	mov	x23, x0
  410578:	stur	x24, [x29, #-16]
  41057c:	mov	x0, x26
  410580:	bl	4018b0 <malloc@plt>
  410584:	mov	x24, x23
  410588:	str	x0, [x23, #16]
  41058c:	cbz	x0, 4106cc <error@@Base+0xe920>
  410590:	mov	x1, x28
  410594:	mov	x2, x26
  410598:	mov	x26, x28
  41059c:	bl	401780 <memcpy@plt>
  4105a0:	ldur	w18, [x29, #-4]
  4105a4:	ldur	w15, [x29, #-20]
  4105a8:	ldur	x16, [x29, #-32]
  4105ac:	ldp	x28, x23, [sp, #24]
  4105b0:	mov	x17, x24
  4105b4:	ldur	x24, [x29, #-16]
  4105b8:	mov	x8, xzr
  4105bc:	orr	w18, w18, #0xffffff80
  4105c0:	strb	w18, [x27, #104]
  4105c4:	tbnz	w15, #0, 4105cc <error@@Base+0xe820>
  4105c8:	tbnz	w19, #8, 4105e4 <error@@Base+0xe838>
  4105cc:	tbz	w15, #0, 4105d4 <error@@Base+0xe828>
  4105d0:	tbnz	w19, #9, 4105e4 <error@@Base+0xe838>
  4105d4:	tbnz	w15, #1, 4105dc <error@@Base+0xe830>
  4105d8:	tbnz	w19, #12, 4105e4 <error@@Base+0xe838>
  4105dc:	tbnz	w15, #2, 4104d4 <error@@Base+0xe728>
  4105e0:	tbz	w19, #14, 4104d4 <error@@Base+0xe728>
  4105e4:	subs	x10, x20, x8
  4105e8:	b.mi	4104d0 <error@@Base+0xe724>  // b.first
  4105ec:	cmp	x24, x10
  4105f0:	b.le	4104d0 <error@@Base+0xe724>
  4105f4:	sub	x9, x24, #0x1
  4105f8:	cmp	x9, x10
  4105fc:	str	x9, [x27, #16]
  410600:	b.le	4104cc <error@@Base+0xe720>
  410604:	mvn	x11, x20
  410608:	add	x13, x24, x8
  41060c:	add	x11, x13, x11
  410610:	cmp	x11, #0x4
  410614:	b.cc	410648 <error@@Base+0xe89c>  // b.lo, b.ul, b.last
  410618:	and	x12, x11, #0xfffffffffffffffc
  41061c:	add	x13, x13, x21
  410620:	add	x10, x10, x12
  410624:	and	x13, x13, #0xfffffffffffffffc
  410628:	sub	x14, x25, x8, lsl #3
  41062c:	ldur	q0, [x14, #8]
  410630:	ldur	q1, [x14, #24]
  410634:	subs	x13, x13, #0x4
  410638:	stp	q0, q1, [x14], #32
  41063c:	b.ne	41062c <error@@Base+0xe880>  // b.any
  410640:	cmp	x11, x12
  410644:	b.eq	4104cc <error@@Base+0xe720>  // b.none
  410648:	ldr	x11, [sp, #8]
  41064c:	add	x11, x11, x10, lsl #3
  410650:	mvn	x10, x10
  410654:	add	x10, x10, x24
  410658:	ldr	x12, [x11]
  41065c:	subs	x10, x10, #0x1
  410660:	stur	x12, [x11, #-8]
  410664:	add	x11, x11, #0x8
  410668:	b.ne	410658 <error@@Base+0xe8ac>  // b.any
  41066c:	b	4104cc <error@@Base+0xe720>
  410670:	ldur	w8, [x29, #-20]
  410674:	stp	xzr, xzr, [x9]
  410678:	str	xzr, [x9, #16]
  41067c:	str	x9, [x27, #80]
  410680:	and	w8, w8, #0xf
  410684:	strb	w8, [x27, #104]
  410688:	ldr	x0, [sp, #16]
  41068c:	mov	x1, x27
  410690:	mov	x2, x22
  410694:	bl	4106f0 <error@@Base+0xe944>
  410698:	cbnz	w0, 4106c0 <error@@Base+0xe914>
  41069c:	mov	x0, x27
  4106a0:	ldp	x20, x19, [sp, #160]
  4106a4:	ldp	x22, x21, [sp, #144]
  4106a8:	ldp	x24, x23, [sp, #128]
  4106ac:	ldp	x26, x25, [sp, #112]
  4106b0:	ldp	x28, x27, [sp, #96]
  4106b4:	ldp	x29, x30, [sp, #80]
  4106b8:	add	sp, sp, #0xb0
  4106bc:	ret
  4106c0:	mov	x0, x27
  4106c4:	bl	40af30 <error@@Base+0x9184>
  4106c8:	b	4106dc <error@@Base+0xe930>
  4106cc:	stp	xzr, xzr, [x24]
  4106d0:	b	4106dc <error@@Base+0xe930>
  4106d4:	mov	x0, x27
  4106d8:	bl	401aa0 <free@plt>
  4106dc:	ldr	x9, [sp]
  4106e0:	mov	x27, xzr
  4106e4:	mov	w8, #0xc                   	// #12
  4106e8:	str	w8, [x9]
  4106ec:	b	41069c <error@@Base+0xe8f0>
  4106f0:	stp	x29, x30, [sp, #-64]!
  4106f4:	stp	x24, x23, [sp, #16]
  4106f8:	stp	x22, x21, [sp, #32]
  4106fc:	stp	x20, x19, [sp, #48]
  410700:	ldr	x22, [x1, #16]
  410704:	mov	x21, x0
  410708:	mov	x29, sp
  41070c:	mov	x20, x2
  410710:	lsl	x0, x22, #3
  410714:	mov	x19, x1
  410718:	str	x2, [x1]
  41071c:	stp	x22, xzr, [x1, #32]
  410720:	bl	4018b0 <malloc@plt>
  410724:	str	x0, [x19, #48]
  410728:	cbz	x0, 41082c <error@@Base+0xea80>
  41072c:	cmp	x22, #0x1
  410730:	b.lt	4107a0 <error@@Base+0xe9f4>  // b.tstop
  410734:	mov	x23, xzr
  410738:	b	410754 <error@@Base+0xe9a8>
  41073c:	add	x9, x8, #0x1
  410740:	str	x9, [x19, #40]
  410744:	str	x24, [x0, x8, lsl #3]
  410748:	add	x23, x23, #0x1
  41074c:	cmp	x23, x22
  410750:	b.ge	4107a0 <error@@Base+0xe9f4>  // b.tcont
  410754:	ldr	x8, [x19, #24]
  410758:	ldr	x24, [x8, x23, lsl #3]
  41075c:	ldr	x8, [x21]
  410760:	add	x8, x8, x24, lsl #4
  410764:	ldrb	w8, [x8, #8]
  410768:	tbnz	w8, #3, 410748 <error@@Base+0xe99c>
  41076c:	ldp	x9, x8, [x19, #32]
  410770:	cmp	x9, x8
  410774:	b.ne	41073c <error@@Base+0xe990>  // b.any
  410778:	lsl	x8, x9, #1
  41077c:	add	x8, x8, #0x2
  410780:	lsl	x1, x8, #3
  410784:	str	x8, [x19, #32]
  410788:	bl	401950 <realloc@plt>
  41078c:	cbz	x0, 41082c <error@@Base+0xea80>
  410790:	ldr	x8, [x19, #40]
  410794:	ldr	x22, [x19, #16]
  410798:	str	x0, [x19, #48]
  41079c:	b	41073c <error@@Base+0xe990>
  4107a0:	ldr	x9, [x21, #136]
  4107a4:	ldr	x8, [x21, #64]
  4107a8:	mov	w11, #0x18                  	// #24
  4107ac:	and	x10, x9, x20
  4107b0:	madd	x20, x10, x11, x8
  4107b4:	mov	x21, x20
  4107b8:	ldr	x11, [x21, #8]!
  4107bc:	ldr	x9, [x20]
  4107c0:	cmp	x11, x9
  4107c4:	b.le	4107f8 <error@@Base+0xea4c>
  4107c8:	mov	w11, #0x18                  	// #24
  4107cc:	madd	x8, x10, x11, x8
  4107d0:	ldr	x8, [x8, #16]
  4107d4:	mov	w0, wzr
  4107d8:	add	x10, x9, #0x1
  4107dc:	str	x10, [x20]
  4107e0:	str	x19, [x8, x9, lsl #3]
  4107e4:	ldp	x20, x19, [sp, #48]
  4107e8:	ldp	x22, x21, [sp, #32]
  4107ec:	ldp	x24, x23, [sp, #16]
  4107f0:	ldp	x29, x30, [sp], #64
  4107f4:	ret
  4107f8:	mov	w11, #0x18                  	// #24
  4107fc:	madd	x22, x10, x11, x8
  410800:	ldr	x0, [x22, #16]!
  410804:	lsl	x8, x9, #1
  410808:	add	x23, x8, #0x2
  41080c:	lsl	x1, x23, #3
  410810:	bl	401950 <realloc@plt>
  410814:	cbz	x0, 41082c <error@@Base+0xea80>
  410818:	str	x0, [x22]
  41081c:	str	x23, [x21]
  410820:	ldr	x9, [x20]
  410824:	mov	x8, x0
  410828:	b	4107d4 <error@@Base+0xea28>
  41082c:	mov	w0, #0xc                   	// #12
  410830:	b	4107e4 <error@@Base+0xea38>
  410834:	sub	sp, sp, #0x80
  410838:	stp	x29, x30, [sp, #32]
  41083c:	stp	x28, x27, [sp, #48]
  410840:	stp	x26, x25, [sp, #64]
  410844:	stp	x24, x23, [sp, #80]
  410848:	stp	x22, x21, [sp, #96]
  41084c:	stp	x20, x19, [sp, #112]
  410850:	mov	x24, x0
  410854:	ldr	x8, [x24, #40]!
  410858:	mov	x19, x0
  41085c:	mov	x20, x1
  410860:	mov	w21, w2
  410864:	cmp	x8, x1
  410868:	add	x29, sp, #0x20
  41086c:	b.le	410a64 <error@@Base+0xecb8>
  410870:	ldr	w8, [x19, #144]
  410874:	cmp	w8, #0x2
  410878:	b.lt	410880 <error@@Base+0xead4>  // b.tstop
  41087c:	str	xzr, [x19, #32]
  410880:	ldr	x9, [x19, #80]
  410884:	ldr	x10, [x19, #96]
  410888:	strb	wzr, [x19, #140]
  41088c:	tst	w21, #0x1
  410890:	str	x9, [x19, #88]
  410894:	str	x10, [x19, #104]
  410898:	stp	xzr, xzr, [x24]
  41089c:	str	xzr, [x24, #16]
  4108a0:	ldrb	w9, [x19, #139]
  4108a4:	mov	w10, #0x4                   	// #4
  4108a8:	mov	w11, #0x6                   	// #6
  4108ac:	mov	x8, xzr
  4108b0:	csel	w10, w11, w10, eq  // eq = none
  4108b4:	mov	x25, x20
  4108b8:	str	w10, [x19, #112]
  4108bc:	cbnz	w9, 4108d0 <error@@Base+0xeb24>
  4108c0:	ldr	x9, [x19]
  4108c4:	mov	x8, xzr
  4108c8:	mov	x25, x20
  4108cc:	str	x9, [x19, #8]
  4108d0:	cbz	x25, 4109e4 <error@@Base+0xec38>
  4108d4:	ldr	x9, [x19, #56]
  4108d8:	cmp	x25, x9
  4108dc:	b.ge	410a70 <error@@Base+0xecc4>  // b.tcont
  4108e0:	ldrb	w8, [x19, #140]
  4108e4:	cbnz	w8, 410bac <error@@Base+0xee00>
  4108e8:	cmp	x25, #0x0
  4108ec:	b.le	410930 <error@@Base+0xeb84>
  4108f0:	ldr	x9, [x19, #88]
  4108f4:	sub	x8, x25, #0x1
  4108f8:	cmp	x9, x8
  4108fc:	b.eq	410c6c <error@@Base+0xeec0>  // b.none
  410900:	ldr	w9, [x19, #144]
  410904:	cmp	w9, #0x2
  410908:	b.lt	410938 <error@@Base+0xeb8c>  // b.tstop
  41090c:	ldr	x8, [x19, #16]
  410910:	mov	x9, x25
  410914:	sub	x8, x8, #0x4
  410918:	ldr	w21, [x8, x9, lsl #2]
  41091c:	cmn	w21, #0x1
  410920:	b.ne	410960 <error@@Base+0xebb4>  // b.any
  410924:	sub	x9, x9, #0x1
  410928:	cmp	x9, #0x0
  41092c:	b.gt	410918 <error@@Base+0xeb6c>
  410930:	ldr	w8, [x19, #112]
  410934:	b	410990 <error@@Base+0xebe4>
  410938:	ldr	x9, [x19, #8]
  41093c:	ldrb	w8, [x9, x8]
  410940:	ldr	x9, [x19, #128]
  410944:	lsr	x10, x8, #3
  410948:	and	x10, x10, #0x18
  41094c:	ldr	x9, [x9, x10]
  410950:	lsr	x9, x9, x8
  410954:	tbz	w9, #0, 410984 <error@@Base+0xebd8>
  410958:	mov	w8, #0x1                   	// #1
  41095c:	b	410990 <error@@Base+0xebe4>
  410960:	ldrb	w8, [x19, #142]
  410964:	cbnz	w8, 410d74 <error@@Base+0xefc8>
  410968:	cmp	w21, #0xa
  41096c:	b.ne	41098c <error@@Base+0xebe0>  // b.any
  410970:	ldrb	w8, [x19, #141]
  410974:	cmp	w8, #0x0
  410978:	cset	w8, ne  // ne = any
  41097c:	lsl	w8, w8, #1
  410980:	b	410990 <error@@Base+0xebe4>
  410984:	cmp	w8, #0xa
  410988:	b.eq	410970 <error@@Base+0xebc4>  // b.none
  41098c:	mov	w8, wzr
  410990:	ldr	w9, [x19, #144]
  410994:	str	w8, [x19, #112]
  410998:	cmp	w9, #0x2
  41099c:	b.lt	4109b8 <error@@Base+0xec0c>  // b.tstop
  4109a0:	ldr	x8, [x19, #48]
  4109a4:	ldr	x0, [x19, #16]
  4109a8:	sub	x8, x8, x25
  4109ac:	add	x1, x0, x25, lsl #2
  4109b0:	lsl	x2, x8, #2
  4109b4:	bl	401790 <memmove@plt>
  4109b8:	ldrb	w8, [x19, #139]
  4109bc:	cbnz	w8, 410c54 <error@@Base+0xeea8>
  4109c0:	ldr	q0, [x19, #48]
  4109c4:	dup	v1.2d, x25
  4109c8:	sub	v0.2d, v0.2d, v1.2d
  4109cc:	str	q0, [x19, #48]
  4109d0:	ldrb	w8, [x19, #139]
  4109d4:	cbnz	w8, 4109e4 <error@@Base+0xec38>
  4109d8:	ldr	x8, [x19, #8]
  4109dc:	add	x8, x8, x25
  4109e0:	str	x8, [x19, #8]
  4109e4:	ldr	x8, [x19, #88]
  4109e8:	ldr	x10, [x19, #104]
  4109ec:	ldr	w11, [x19, #144]
  4109f0:	str	x20, [x19, #40]
  4109f4:	sub	x9, x8, x25
  4109f8:	sub	x8, x10, x25
  4109fc:	cmp	w11, #0x2
  410a00:	str	x9, [x19, #88]
  410a04:	str	x8, [x19, #104]
  410a08:	b.lt	410a24 <error@@Base+0xec78>  // b.tstop
  410a0c:	ldrb	w8, [x19, #136]
  410a10:	cbz	w8, 410a34 <error@@Base+0xec88>
  410a14:	mov	x0, x19
  410a18:	bl	40af98 <error@@Base+0x91ec>
  410a1c:	cbnz	w0, 410a44 <error@@Base+0xec98>
  410a20:	b	410a3c <error@@Base+0xec90>
  410a24:	ldrb	w8, [x19, #139]
  410a28:	cbnz	w8, 410c7c <error@@Base+0xeed0>
  410a2c:	str	x9, [x19, #48]
  410a30:	b	410a3c <error@@Base+0xec90>
  410a34:	mov	x0, x19
  410a38:	bl	40b63c <error@@Base+0x9890>
  410a3c:	mov	w0, wzr
  410a40:	str	xzr, [x19, #72]
  410a44:	ldp	x20, x19, [sp, #112]
  410a48:	ldp	x22, x21, [sp, #96]
  410a4c:	ldp	x24, x23, [sp, #80]
  410a50:	ldp	x26, x25, [sp, #64]
  410a54:	ldp	x28, x27, [sp, #48]
  410a58:	ldp	x29, x30, [sp, #32]
  410a5c:	add	sp, sp, #0x80
  410a60:	ret
  410a64:	sub	x25, x20, x8
  410a68:	cbnz	x25, 4108d4 <error@@Base+0xeb28>
  410a6c:	b	4109e4 <error@@Base+0xec38>
  410a70:	ldrb	w10, [x19, #140]
  410a74:	ldr	x26, [x19, #48]
  410a78:	cbnz	w10, 41106c <error@@Base+0xf2c0>
  410a7c:	ldr	w10, [x19, #144]
  410a80:	str	xzr, [x19, #48]
  410a84:	cmp	w10, #0x2
  410a88:	b.lt	410ce0 <error@@Base+0xef34>  // b.tstop
  410a8c:	ldrb	w11, [x19, #137]
  410a90:	cbz	w11, 410b38 <error@@Base+0xed8c>
  410a94:	ldr	x13, [x19]
  410a98:	sub	x10, x25, x10
  410a9c:	add	x11, x13, x8
  410aa0:	add	x10, x11, x10
  410aa4:	cmp	x10, x13
  410aa8:	add	x22, x11, x25
  410aac:	csel	x12, x13, x10, cc  // cc = lo, ul, last
  410ab0:	add	x10, x13, x25
  410ab4:	add	x13, x10, x8
  410ab8:	sub	x13, x13, #0x1
  410abc:	cmp	x13, x12
  410ac0:	b.cc	410b38 <error@@Base+0xed8c>  // b.lo, b.ul, b.last
  410ac4:	ldrb	w13, [x13]
  410ac8:	sub	x10, x10, #0x1
  410acc:	and	w13, w13, #0xc0
  410ad0:	cmp	w13, #0x80
  410ad4:	b.eq	410ab4 <error@@Base+0xed08>  // b.none
  410ad8:	ldr	x12, [x19, #88]
  410adc:	ldr	x9, [x19, #120]
  410ae0:	add	x23, x10, x8
  410ae4:	mov	x1, x23
  410ae8:	add	x11, x11, x12
  410aec:	sub	x2, x11, x23
  410af0:	cbnz	x9, 411114 <error@@Base+0xf368>
  410af4:	sub	x0, x29, #0xc
  410af8:	sub	x3, x29, #0x8
  410afc:	stur	xzr, [x29, #-8]
  410b00:	bl	4063e8 <error@@Base+0x463c>
  410b04:	sub	x8, x22, x23
  410b08:	subs	x8, x0, x8
  410b0c:	mov	w9, #0xffffffff            	// #-1
  410b10:	b.cc	410b28 <error@@Base+0xed7c>  // b.lo, b.ul, b.last
  410b14:	cmn	x0, #0x3
  410b18:	b.hi	410b28 <error@@Base+0xed7c>  // b.pmore
  410b1c:	str	xzr, [x19, #32]
  410b20:	str	x8, [x19, #48]
  410b24:	ldur	w9, [x29, #-12]
  410b28:	cmn	w9, #0x1
  410b2c:	b.ne	410da4 <error@@Base+0xeff8>  // b.any
  410b30:	ldr	x8, [x19, #40]
  410b34:	ldr	x9, [x19, #56]
  410b38:	add	x27, x9, x8
  410b3c:	subs	x8, x27, x20
  410b40:	b.ge	410d90 <error@@Base+0xefe4>  // b.tcont
  410b44:	add	x22, x19, #0x20
  410b48:	ldr	x8, [x19, #80]
  410b4c:	ldr	x9, [x19]
  410b50:	ldr	x28, [x19, #32]
  410b54:	sub	x0, x29, #0x8
  410b58:	sub	x23, x8, x27
  410b5c:	add	x1, x9, x27
  410b60:	mov	x2, x23
  410b64:	mov	x3, x22
  410b68:	bl	4063e8 <error@@Base+0x463c>
  410b6c:	sub	x8, x0, #0x1
  410b70:	cmn	x8, #0x3
  410b74:	b.cs	410b8c <error@@Base+0xede0>  // b.hs, b.nlast
  410b78:	ldur	w9, [x29, #-8]
  410b7c:	add	x27, x0, x27
  410b80:	subs	x8, x27, x20
  410b84:	b.lt	410b48 <error@@Base+0xed9c>  // b.tstop
  410b88:	b	410d98 <error@@Base+0xefec>
  410b8c:	mov	w9, wzr
  410b90:	cbz	x23, 410ba0 <error@@Base+0xedf4>
  410b94:	cbz	x0, 410ba0 <error@@Base+0xedf4>
  410b98:	ldr	x8, [x19]
  410b9c:	ldrb	w9, [x8, x27]
  410ba0:	str	x28, [x22]
  410ba4:	mov	w0, #0x1                   	// #1
  410ba8:	b	410b7c <error@@Base+0xedd0>
  410bac:	ldr	x10, [x19, #48]
  410bb0:	ldr	x9, [x19, #24]
  410bb4:	mov	x11, xzr
  410bb8:	b	410bc8 <error@@Base+0xee1c>
  410bbc:	cmp	x11, x13
  410bc0:	mov	x10, x13
  410bc4:	b.ge	410bf8 <error@@Base+0xee4c>  // b.tcont
  410bc8:	add	x8, x11, x10
  410bcc:	cmp	x8, #0x0
  410bd0:	cinc	x8, x8, lt  // lt = tstop
  410bd4:	asr	x8, x8, #1
  410bd8:	ldr	x12, [x9, x8, lsl #3]
  410bdc:	mov	x13, x8
  410be0:	cmp	x12, x25
  410be4:	b.gt	410bbc <error@@Base+0xee10>
  410be8:	b.ge	410bf8 <error@@Base+0xee4c>  // b.tcont
  410bec:	add	x11, x8, #0x1
  410bf0:	mov	x13, x10
  410bf4:	b	410bbc <error@@Base+0xee10>
  410bf8:	cmp	x12, x25
  410bfc:	cinc	x22, x8, lt  // lt = tstop
  410c00:	cset	w9, lt  // lt = tstop
  410c04:	cmp	x22, #0x0
  410c08:	b.le	410c4c <error@@Base+0xeea0>
  410c0c:	ldr	x11, [x19, #88]
  410c10:	sub	x10, x22, #0x1
  410c14:	cmp	x11, x10
  410c18:	b.eq	411090 <error@@Base+0xf2e4>  // b.none
  410c1c:	ldr	w11, [x19, #144]
  410c20:	cmp	w11, #0x2
  410c24:	b.lt	410d20 <error@@Base+0xef74>  // b.tstop
  410c28:	ldr	x10, [x19, #16]
  410c2c:	add	x8, x9, x8
  410c30:	sub	x9, x10, #0x4
  410c34:	ldr	w21, [x9, x8, lsl #2]
  410c38:	cmn	w21, #0x1
  410c3c:	b.ne	410d50 <error@@Base+0xefa4>  // b.any
  410c40:	sub	x8, x8, #0x1
  410c44:	cmp	x8, #0x0
  410c48:	b.gt	410c34 <error@@Base+0xee88>
  410c4c:	ldr	w9, [x19, #112]
  410c50:	b	410e98 <error@@Base+0xf0ec>
  410c54:	ldr	x0, [x19, #8]
  410c58:	ldr	x8, [x19, #48]
  410c5c:	add	x1, x0, x25
  410c60:	sub	x2, x8, x25
  410c64:	bl	401790 <memmove@plt>
  410c68:	b	4109c0 <error@@Base+0xec14>
  410c6c:	and	w8, w21, #0x2
  410c70:	mov	w9, #0xa                   	// #10
  410c74:	eor	w8, w8, w9
  410c78:	b	410990 <error@@Base+0xebe4>
  410c7c:	ldrb	w8, [x19, #136]
  410c80:	cbz	w8, 410e14 <error@@Base+0xf068>
  410c84:	ldr	x8, [x19, #64]
  410c88:	ldr	x21, [x19, #48]
  410c8c:	cmp	x8, x9
  410c90:	csel	x22, x9, x8, gt
  410c94:	cmp	x21, x22
  410c98:	b.ge	410d48 <error@@Base+0xef9c>  // b.tcont
  410c9c:	bl	401960 <__ctype_toupper_loc@plt>
  410ca0:	ldr	x8, [x19]
  410ca4:	ldr	x9, [x19, #120]
  410ca8:	add	x8, x8, x20
  410cac:	ldrb	w8, [x8, x21]
  410cb0:	cbnz	x9, 410cd8 <error@@Base+0xef2c>
  410cb4:	ldr	x9, [x0]
  410cb8:	ldr	x10, [x19, #8]
  410cbc:	ldr	w8, [x9, w8, uxtw #2]
  410cc0:	strb	w8, [x10, x21]
  410cc4:	add	x21, x21, #0x1
  410cc8:	cmp	x21, x22
  410ccc:	b.ge	410d48 <error@@Base+0xef9c>  // b.tcont
  410cd0:	ldr	x20, [x24]
  410cd4:	b	410ca0 <error@@Base+0xeef4>
  410cd8:	ldrb	w8, [x9, x8]
  410cdc:	b	410cb4 <error@@Base+0xef08>
  410ce0:	ldr	x9, [x19]
  410ce4:	add	x8, x25, x8
  410ce8:	add	x8, x8, x9
  410cec:	ldr	x9, [x19, #120]
  410cf0:	ldurb	w8, [x8, #-1]
  410cf4:	str	xzr, [x19, #56]
  410cf8:	cbz	x9, 410d00 <error@@Base+0xef54>
  410cfc:	ldrb	w8, [x9, x8]
  410d00:	ldr	x9, [x19, #128]
  410d04:	lsr	x10, x8, #3
  410d08:	and	x10, x10, #0x18
  410d0c:	ldr	x9, [x9, x10]
  410d10:	lsr	x9, x9, x8
  410d14:	tbz	w9, #0, 410e70 <error@@Base+0xf0c4>
  410d18:	mov	w8, #0x1                   	// #1
  410d1c:	b	41102c <error@@Base+0xf280>
  410d20:	ldr	x8, [x19, #8]
  410d24:	ldr	x9, [x19, #128]
  410d28:	ldrb	w8, [x8, x10]
  410d2c:	lsr	x10, x8, #3
  410d30:	and	x10, x10, #0x18
  410d34:	ldr	x9, [x9, x10]
  410d38:	lsr	x9, x9, x8
  410d3c:	tbz	w9, #0, 410e8c <error@@Base+0xf0e0>
  410d40:	mov	w9, #0x1                   	// #1
  410d44:	b	410e98 <error@@Base+0xf0ec>
  410d48:	stp	x21, x21, [x19, #48]
  410d4c:	b	410a3c <error@@Base+0xec90>
  410d50:	ldrb	w8, [x19, #142]
  410d54:	cbnz	w8, 4110d4 <error@@Base+0xf328>
  410d58:	cmp	w21, #0xa
  410d5c:	b.ne	410e94 <error@@Base+0xf0e8>  // b.any
  410d60:	ldrb	w8, [x19, #141]
  410d64:	cmp	w8, #0x0
  410d68:	cset	w8, ne  // ne = any
  410d6c:	lsl	w9, w8, #1
  410d70:	b	410e98 <error@@Base+0xf0ec>
  410d74:	mov	w0, w21
  410d78:	bl	401b20 <iswalnum@plt>
  410d7c:	cmp	w21, #0x5f
  410d80:	mov	w8, #0x1                   	// #1
  410d84:	b.eq	410990 <error@@Base+0xebe4>  // b.none
  410d88:	cbz	w0, 410968 <error@@Base+0xebbc>
  410d8c:	b	410990 <error@@Base+0xebe4>
  410d90:	str	x8, [x19, #48]
  410d94:	b	410dc8 <error@@Base+0xf01c>
  410d98:	cmn	w9, #0x1
  410d9c:	str	x8, [x19, #48]
  410da0:	b.eq	410dc8 <error@@Base+0xf01c>  // b.none
  410da4:	ldrb	w8, [x19, #142]
  410da8:	cbnz	w8, 4110f0 <error@@Base+0xf344>
  410dac:	cmp	w9, #0xa
  410db0:	b.ne	411044 <error@@Base+0xf298>  // b.any
  410db4:	ldrb	w8, [x19, #141]
  410db8:	cmp	w8, #0x0
  410dbc:	cset	w8, ne  // ne = any
  410dc0:	lsl	w8, w8, #1
  410dc4:	b	411048 <error@@Base+0xf29c>
  410dc8:	cmp	x26, #0x0
  410dcc:	b.le	410e0c <error@@Base+0xf060>
  410dd0:	ldr	x9, [x19, #88]
  410dd4:	sub	x8, x26, #0x1
  410dd8:	cmp	x9, x8
  410ddc:	b.eq	4110c4 <error@@Base+0xf318>  // b.none
  410de0:	ldr	w9, [x19, #144]
  410de4:	cmp	w9, #0x2
  410de8:	b.lt	410fec <error@@Base+0xf240>  // b.tstop
  410dec:	ldr	x8, [x19, #16]
  410df0:	sub	x8, x8, #0x4
  410df4:	ldr	w21, [x8, x26, lsl #2]
  410df8:	cmn	w21, #0x1
  410dfc:	b.ne	411034 <error@@Base+0xf288>  // b.any
  410e00:	sub	x26, x26, #0x1
  410e04:	cmp	x26, #0x0
  410e08:	b.gt	410df4 <error@@Base+0xf048>
  410e0c:	ldr	w8, [x19, #112]
  410e10:	b	411048 <error@@Base+0xf29c>
  410e14:	ldr	x10, [x19, #120]
  410e18:	cbz	x10, 410a3c <error@@Base+0xec90>
  410e1c:	ldr	x11, [x19, #64]
  410e20:	ldr	x8, [x19, #48]
  410e24:	cmp	x11, x9
  410e28:	csel	x9, x9, x11, gt
  410e2c:	cmp	x8, x9
  410e30:	b.ge	411014 <error@@Base+0xf268>  // b.tcont
  410e34:	ldp	x11, x13, [x19]
  410e38:	add	x12, x8, x20
  410e3c:	ldrb	w11, [x11, x12]
  410e40:	ldrb	w10, [x10, x11]
  410e44:	strb	w10, [x13, x8]
  410e48:	add	x8, x8, #0x1
  410e4c:	cmp	x8, x9
  410e50:	b.ge	411014 <error@@Base+0xf268>  // b.tcont
  410e54:	ldr	x10, [x19, #40]
  410e58:	ldp	x11, x13, [x19]
  410e5c:	ldr	x12, [x19, #120]
  410e60:	add	x10, x11, x10
  410e64:	ldrb	w10, [x10, x8]
  410e68:	ldrb	w10, [x12, x10]
  410e6c:	b	410e44 <error@@Base+0xf098>
  410e70:	cmp	w8, #0xa
  410e74:	b.ne	411028 <error@@Base+0xf27c>  // b.any
  410e78:	ldrb	w8, [x19, #141]
  410e7c:	cmp	w8, #0x0
  410e80:	cset	w8, ne  // ne = any
  410e84:	lsl	w8, w8, #1
  410e88:	b	41102c <error@@Base+0xf280>
  410e8c:	cmp	w8, #0xa
  410e90:	b.eq	410d60 <error@@Base+0xefb4>  // b.none
  410e94:	mov	w9, wzr
  410e98:	ldr	x8, [x19, #48]
  410e9c:	cmp	x22, x25
  410ea0:	str	w9, [x19, #112]
  410ea4:	b.ne	410f30 <error@@Base+0xf184>  // b.any
  410ea8:	subs	x9, x8, x25
  410eac:	b.le	410f30 <error@@Base+0xf184>
  410eb0:	ldr	x10, [x19, #24]
  410eb4:	ldr	x10, [x10, x25, lsl #3]
  410eb8:	cmp	x10, x25
  410ebc:	b.ne	410f30 <error@@Base+0xf184>  // b.any
  410ec0:	ldr	x0, [x19, #16]
  410ec4:	lsl	x2, x9, #2
  410ec8:	add	x1, x0, x25, lsl #2
  410ecc:	bl	401790 <memmove@plt>
  410ed0:	ldr	x0, [x19, #8]
  410ed4:	ldr	x8, [x19, #48]
  410ed8:	add	x1, x0, x25
  410edc:	sub	x2, x8, x25
  410ee0:	bl	401790 <memmove@plt>
  410ee4:	ldr	q0, [x19, #48]
  410ee8:	dup	v1.2d, x25
  410eec:	sub	v0.2d, v0.2d, v1.2d
  410ef0:	fmov	x8, d0
  410ef4:	cmp	x8, #0x1
  410ef8:	str	q0, [x19, #48]
  410efc:	b.lt	4109d0 <error@@Base+0xec24>  // b.tstop
  410f00:	ldr	x9, [x19, #24]
  410f04:	mov	x8, xzr
  410f08:	add	x10, x9, x25, lsl #3
  410f0c:	lsl	x11, x8, #3
  410f10:	ldr	x12, [x10, x11]
  410f14:	add	x8, x8, #0x1
  410f18:	sub	x12, x12, x25
  410f1c:	str	x12, [x9, x11]
  410f20:	ldr	x11, [x19, #48]
  410f24:	cmp	x8, x11
  410f28:	b.lt	410f0c <error@@Base+0xf160>  // b.tstop
  410f2c:	b	4109d0 <error@@Base+0xec24>
  410f30:	ldr	x9, [x19, #80]
  410f34:	ldr	x10, [x19, #96]
  410f38:	sub	x11, x25, x20
  410f3c:	strb	wzr, [x19, #140]
  410f40:	add	x9, x11, x9
  410f44:	add	x10, x11, x10
  410f48:	str	x9, [x19, #88]
  410f4c:	str	x10, [x19, #104]
  410f50:	mov	x9, x22
  410f54:	subs	x22, x22, #0x1
  410f58:	b.lt	410f70 <error@@Base+0xf1c4>  // b.tstop
  410f5c:	ldr	x10, [x19, #24]
  410f60:	add	x10, x10, x9, lsl #3
  410f64:	ldur	x10, [x10, #-8]
  410f68:	cmp	x10, x25
  410f6c:	b.eq	410f50 <error@@Base+0xf1a4>  // b.none
  410f70:	cmp	x9, x8
  410f74:	b.ge	410f98 <error@@Base+0xf1ec>  // b.tcont
  410f78:	ldr	x10, [x19, #16]
  410f7c:	ldr	w11, [x10, x9, lsl #2]
  410f80:	cmn	w11, #0x1
  410f84:	b.ne	410f98 <error@@Base+0xf1ec>  // b.any
  410f88:	add	x9, x9, #0x1
  410f8c:	cmp	x8, x9
  410f90:	b.ne	410f7c <error@@Base+0xf1d0>  // b.any
  410f94:	b	410fa0 <error@@Base+0xf1f4>
  410f98:	cmp	x9, x8
  410f9c:	b.ne	410fac <error@@Base+0xf200>  // b.any
  410fa0:	mov	x8, xzr
  410fa4:	stp	xzr, xzr, [x19, #48]
  410fa8:	b	4109d0 <error@@Base+0xec24>
  410fac:	ldr	x8, [x19, #24]
  410fb0:	ldr	x8, [x8, x9, lsl #3]
  410fb4:	subs	x21, x8, x25
  410fb8:	str	x21, [x19, #48]
  410fbc:	b.eq	41101c <error@@Base+0xf270>  // b.none
  410fc0:	cmp	x21, #0x1
  410fc4:	b.lt	410fd8 <error@@Base+0xf22c>  // b.tstop
  410fc8:	ldr	x0, [x19, #16]
  410fcc:	lsl	x2, x21, #2
  410fd0:	mov	w1, #0xff                  	// #255
  410fd4:	bl	401920 <memset@plt>
  410fd8:	ldr	x0, [x19, #8]
  410fdc:	mov	w1, #0xff                  	// #255
  410fe0:	mov	x2, x21
  410fe4:	bl	401920 <memset@plt>
  410fe8:	b	411054 <error@@Base+0xf2a8>
  410fec:	ldr	x9, [x19, #8]
  410ff0:	ldrb	w8, [x9, x8]
  410ff4:	ldr	x9, [x19, #128]
  410ff8:	lsr	x10, x8, #3
  410ffc:	and	x10, x10, #0x18
  411000:	ldr	x9, [x9, x10]
  411004:	lsr	x9, x9, x8
  411008:	tbz	w9, #0, 411060 <error@@Base+0xf2b4>
  41100c:	mov	w8, #0x1                   	// #1
  411010:	b	411048 <error@@Base+0xf29c>
  411014:	stp	x8, x8, [x19, #48]
  411018:	b	410a3c <error@@Base+0xec90>
  41101c:	mov	x8, xzr
  411020:	str	xzr, [x19, #56]
  411024:	b	4109d0 <error@@Base+0xec24>
  411028:	mov	w8, wzr
  41102c:	str	w8, [x19, #112]
  411030:	b	4109d0 <error@@Base+0xec24>
  411034:	ldrb	w8, [x19, #142]
  411038:	cbnz	w8, 411158 <error@@Base+0xf3ac>
  41103c:	cmp	w21, #0xa
  411040:	b.eq	410db4 <error@@Base+0xf008>  // b.none
  411044:	mov	w8, wzr
  411048:	ldr	x21, [x19, #48]
  41104c:	str	w8, [x19, #112]
  411050:	cbnz	x21, 4110a0 <error@@Base+0xf2f4>
  411054:	ldr	x8, [x19, #48]
  411058:	str	x8, [x19, #56]
  41105c:	b	4109d0 <error@@Base+0xec24>
  411060:	cmp	w8, #0xa
  411064:	b.ne	411044 <error@@Base+0xf298>  // b.any
  411068:	b	410db4 <error@@Base+0xf008>
  41106c:	ldr	x10, [x19, #80]
  411070:	ldr	x11, [x19, #96]
  411074:	sub	x12, x25, x20
  411078:	strb	wzr, [x19, #140]
  41107c:	add	x10, x12, x10
  411080:	add	x11, x12, x11
  411084:	str	x10, [x19, #88]
  411088:	str	x11, [x19, #104]
  41108c:	b	410a7c <error@@Base+0xecd0>
  411090:	and	w8, w21, #0x2
  411094:	mov	w9, #0xa                   	// #10
  411098:	eor	w9, w8, w9
  41109c:	b	410e98 <error@@Base+0xf0ec>
  4110a0:	cmp	x21, #0x1
  4110a4:	b.lt	4110b8 <error@@Base+0xf30c>  // b.tstop
  4110a8:	ldr	x0, [x19, #16]
  4110ac:	lsl	x2, x21, #2
  4110b0:	mov	w1, #0xff                  	// #255
  4110b4:	bl	401920 <memset@plt>
  4110b8:	ldrb	w8, [x19, #139]
  4110bc:	cbnz	w8, 410fd8 <error@@Base+0xf22c>
  4110c0:	b	411054 <error@@Base+0xf2a8>
  4110c4:	and	w8, w21, #0x2
  4110c8:	mov	w9, #0xa                   	// #10
  4110cc:	eor	w8, w8, w9
  4110d0:	b	411048 <error@@Base+0xf29c>
  4110d4:	mov	w0, w21
  4110d8:	bl	401b20 <iswalnum@plt>
  4110dc:	cmp	w21, #0x5f
  4110e0:	mov	w9, #0x1                   	// #1
  4110e4:	b.eq	410e98 <error@@Base+0xf0ec>  // b.none
  4110e8:	cbz	w0, 410d58 <error@@Base+0xefac>
  4110ec:	b	410e98 <error@@Base+0xf0ec>
  4110f0:	mov	w0, w9
  4110f4:	mov	w21, w9
  4110f8:	bl	401b20 <iswalnum@plt>
  4110fc:	cmp	w21, #0x5f
  411100:	mov	w8, #0x1                   	// #1
  411104:	b.eq	411048 <error@@Base+0xf29c>  // b.none
  411108:	mov	w9, w21
  41110c:	cbz	w0, 410dac <error@@Base+0xf000>
  411110:	b	411048 <error@@Base+0xf29c>
  411114:	cmp	x2, #0x6
  411118:	mov	w11, #0x6                   	// #6
  41111c:	csel	x11, x2, x11, lt  // lt = tstop
  411120:	cmp	w11, #0x1
  411124:	add	x1, sp, #0xc
  411128:	b.lt	410af4 <error@@Base+0xed48>  // b.tstop
  41112c:	sxtw	x11, w11
  411130:	sub	x12, x1, #0x1
  411134:	add	x13, x8, x11
  411138:	add	x13, x10, x13
  41113c:	ldurb	w13, [x13, #-1]
  411140:	add	x1, sp, #0xc
  411144:	ldrb	w13, [x9, x13]
  411148:	strb	w13, [x12, x11]
  41114c:	subs	x11, x11, #0x1
  411150:	b.gt	411134 <error@@Base+0xf388>
  411154:	b	410af4 <error@@Base+0xed48>
  411158:	mov	w0, w21
  41115c:	bl	401b20 <iswalnum@plt>
  411160:	cmp	w21, #0x5f
  411164:	mov	w8, #0x1                   	// #1
  411168:	b.eq	411048 <error@@Base+0xf29c>  // b.none
  41116c:	cbz	w0, 41103c <error@@Base+0xf290>
  411170:	b	411048 <error@@Base+0xf29c>
  411174:	stp	x29, x30, [sp, #-64]!
  411178:	stp	x22, x21, [sp, #32]
  41117c:	stp	x20, x19, [sp, #48]
  411180:	ldr	x8, [x0, #232]
  411184:	mov	x19, x0
  411188:	str	x23, [sp, #16]
  41118c:	mov	x29, sp
  411190:	cmp	x8, #0x1
  411194:	b.lt	41121c <error@@Base+0xf470>  // b.tstop
  411198:	mov	x22, xzr
  41119c:	b	4111b8 <error@@Base+0xf40c>
  4111a0:	mov	x0, x20
  4111a4:	bl	401aa0 <free@plt>
  4111a8:	ldr	x8, [x19, #232]
  4111ac:	add	x22, x22, #0x1
  4111b0:	cmp	x22, x8
  4111b4:	b.ge	41121c <error@@Base+0xf470>  // b.tcont
  4111b8:	ldr	x8, [x19, #248]
  4111bc:	ldr	x20, [x8, x22, lsl #3]
  4111c0:	ldr	x8, [x20, #32]
  4111c4:	cmp	x8, #0x1
  4111c8:	b.lt	4111f8 <error@@Base+0xf44c>  // b.tstop
  4111cc:	mov	x23, xzr
  4111d0:	ldr	x8, [x20, #40]
  4111d4:	ldr	x21, [x8, x23, lsl #3]
  4111d8:	ldr	x0, [x21, #32]
  4111dc:	bl	401aa0 <free@plt>
  4111e0:	mov	x0, x21
  4111e4:	bl	401aa0 <free@plt>
  4111e8:	ldr	x8, [x20, #32]
  4111ec:	add	x23, x23, #0x1
  4111f0:	cmp	x23, x8
  4111f4:	b.lt	4111d0 <error@@Base+0xf424>  // b.tstop
  4111f8:	ldr	x0, [x20, #40]
  4111fc:	bl	401aa0 <free@plt>
  411200:	ldr	x8, [x20, #16]
  411204:	cbz	x8, 4111a0 <error@@Base+0xf3f4>
  411208:	ldr	x0, [x8, #16]
  41120c:	bl	401aa0 <free@plt>
  411210:	ldr	x0, [x20, #16]
  411214:	bl	401aa0 <free@plt>
  411218:	b	4111a0 <error@@Base+0xf3f4>
  41121c:	str	xzr, [x19, #232]
  411220:	str	xzr, [x19, #200]
  411224:	ldp	x20, x19, [sp, #48]
  411228:	ldp	x22, x21, [sp, #32]
  41122c:	ldr	x23, [sp, #16]
  411230:	ldp	x29, x30, [sp], #64
  411234:	ret
  411238:	stp	x29, x30, [sp, #-96]!
  41123c:	stp	x28, x27, [sp, #16]
  411240:	stp	x26, x25, [sp, #32]
  411244:	stp	x24, x23, [sp, #48]
  411248:	stp	x22, x21, [sp, #64]
  41124c:	stp	x20, x19, [sp, #80]
  411250:	mov	x29, sp
  411254:	sub	sp, sp, #0x60
  411258:	adrp	x8, 417000 <error@@Base+0x15254>
  41125c:	add	x8, x8, #0x8b8
  411260:	ldr	q0, [x8]
  411264:	ldr	x8, [x8, #16]
  411268:	ldr	x26, [x0]
  41126c:	mov	x20, x3
  411270:	mov	x21, x2
  411274:	mov	x22, x1
  411278:	stur	q0, [x29, #-32]
  41127c:	stur	x8, [x29, #-16]
  411280:	tbz	w4, #0, 41129c <error@@Base+0xf4f0>
  411284:	mov	w0, #0x60                  	// #96
  411288:	bl	4018b0 <malloc@plt>
  41128c:	stur	x0, [x29, #-16]
  411290:	cbz	x0, 411b70 <error@@Base+0xfdc4>
  411294:	sub	x19, x29, #0x20
  411298:	b	4112a0 <error@@Base+0xf4f4>
  41129c:	mov	x19, xzr
  4112a0:	ldr	x23, [x26, #144]
  4112a4:	lsl	x24, x21, #4
  4112a8:	cmp	x24, #0xfbf
  4112ac:	b.hi	4112cc <error@@Base+0xf520>  // b.pmore
  4112b0:	add	x9, x24, #0xf
  4112b4:	mov	x8, sp
  4112b8:	and	x9, x9, #0xfffffffffffffff0
  4112bc:	sub	x0, x8, x9
  4112c0:	mov	sp, x0
  4112c4:	stur	wzr, [x29, #-60]
  4112c8:	b	4112e0 <error@@Base+0xf534>
  4112cc:	mov	x0, x24
  4112d0:	bl	4018b0 <malloc@plt>
  4112d4:	cbz	x0, 411b1c <error@@Base+0xfd70>
  4112d8:	mov	w8, #0x1                   	// #1
  4112dc:	stur	w8, [x29, #-60]
  4112e0:	mov	x1, x20
  4112e4:	mov	x2, x24
  4112e8:	stur	x0, [x29, #-56]
  4112ec:	bl	401780 <memcpy@plt>
  4112f0:	ldp	x25, x8, [x20]
  4112f4:	cmp	x25, x8
  4112f8:	b.le	41136c <error@@Base+0xf5c0>
  4112fc:	mov	x24, xzr
  411300:	mov	x0, x24
  411304:	bl	401aa0 <free@plt>
  411308:	ldur	w8, [x29, #-60]
  41130c:	cbz	w8, 411318 <error@@Base+0xf56c>
  411310:	ldur	x0, [x29, #-56]
  411314:	bl	401aa0 <free@plt>
  411318:	cbz	x19, 411b14 <error@@Base+0xfd68>
  41131c:	ldr	x8, [x19]
  411320:	ldr	x0, [x19, #16]
  411324:	cmp	x8, #0x1
  411328:	b.lt	411b10 <error@@Base+0xfd64>  // b.tstop
  41132c:	mov	x20, xzr
  411330:	mov	x21, xzr
  411334:	add	x8, x0, x20
  411338:	ldr	x0, [x8, #40]
  41133c:	bl	401aa0 <free@plt>
  411340:	ldr	x8, [x19, #16]
  411344:	add	x8, x8, x20
  411348:	ldr	x0, [x8, #16]
  41134c:	bl	401aa0 <free@plt>
  411350:	ldr	x8, [x19]
  411354:	ldr	x0, [x19, #16]
  411358:	add	x21, x21, #0x1
  41135c:	add	x20, x20, #0x30
  411360:	cmp	x21, x8
  411364:	b.lt	411334 <error@@Base+0xf588>  // b.tstop
  411368:	b	411b10 <error@@Base+0xfd64>
  41136c:	stp	x24, x26, [x29, #-48]
  411370:	mov	x24, xzr
  411374:	mov	x0, xzr
  411378:	mov	x18, xzr
  41137c:	add	x8, x20, #0x8
  411380:	stur	x8, [x29, #-72]
  411384:	b	4113a4 <error@@Base+0xf5f8>
  411388:	mov	x0, xzr
  41138c:	tbnz	x26, #63, 4118f4 <error@@Base+0xfb48>
  411390:	ldr	x8, [x20, #8]
  411394:	mov	x23, x26
  411398:	ldur	x26, [x29, #-40]
  41139c:	cmp	x25, x8
  4113a0:	b.gt	411300 <error@@Base+0xf554>
  4113a4:	ldr	x8, [x26]
  4113a8:	add	x8, x8, x23, lsl #4
  4113ac:	ldr	w9, [x8, #8]
  4113b0:	and	w10, w9, #0xff
  4113b4:	cmp	w10, #0x9
  4113b8:	b.eq	4113e4 <error@@Base+0xf638>  // b.none
  4113bc:	cmp	w10, #0x8
  4113c0:	b.ne	41145c <error@@Base+0xf6b0>  // b.any
  4113c4:	ldr	x8, [x8]
  4113c8:	add	x8, x8, #0x1
  4113cc:	cmp	x8, x21
  4113d0:	b.ge	41145c <error@@Base+0xf6b0>  // b.tcont
  4113d4:	add	x8, x20, x8, lsl #4
  4113d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4113dc:	stp	x25, x9, [x8]
  4113e0:	b	41145c <error@@Base+0xf6b0>
  4113e4:	ldr	x8, [x8]
  4113e8:	add	x8, x8, #0x1
  4113ec:	cmp	x8, x21
  4113f0:	b.ge	41145c <error@@Base+0xf6b0>  // b.tcont
  4113f4:	lsl	x10, x8, #4
  4113f8:	ldr	x11, [x20, x10]
  4113fc:	cmp	x11, x25
  411400:	b.ge	41141c <error@@Base+0xf670>  // b.tcont
  411404:	mov	x27, x0
  411408:	ldur	x0, [x29, #-56]
  41140c:	add	x8, x20, x8, lsl #4
  411410:	str	x25, [x8, #8]
  411414:	mov	x1, x20
  411418:	b	41143c <error@@Base+0xf690>
  41141c:	tbz	w9, #19, 411454 <error@@Base+0xf6a8>
  411420:	ldur	x9, [x29, #-56]
  411424:	ldr	x9, [x9, x10]
  411428:	cmn	x9, #0x1
  41142c:	b.eq	411454 <error@@Base+0xf6a8>  // b.none
  411430:	ldur	x1, [x29, #-56]
  411434:	mov	x27, x0
  411438:	mov	x0, x20
  41143c:	ldur	x2, [x29, #-48]
  411440:	mov	x26, x18
  411444:	bl	401780 <memcpy@plt>
  411448:	mov	x0, x27
  41144c:	mov	x18, x26
  411450:	b	41145c <error@@Base+0xf6b0>
  411454:	add	x8, x20, x8, lsl #4
  411458:	str	x25, [x8, #8]
  41145c:	ldr	x8, [x20, #8]
  411460:	cmp	x25, x8
  411464:	b.ne	411518 <error@@Base+0xf76c>  // b.any
  411468:	ldr	x8, [x22, #176]
  41146c:	cmp	x23, x8
  411470:	b.ne	411518 <error@@Base+0xf76c>  // b.any
  411474:	cbz	x19, 411bb4 <error@@Base+0xfe08>
  411478:	mov	x8, xzr
  41147c:	cbz	x21, 4114ac <error@@Base+0xf700>
  411480:	ldur	x9, [x29, #-72]
  411484:	b	411498 <error@@Base+0xf6ec>
  411488:	add	x8, x8, #0x1
  41148c:	cmp	x21, x8
  411490:	add	x9, x9, #0x10
  411494:	b.eq	411aac <error@@Base+0xfd00>  // b.none
  411498:	ldur	x10, [x9, #-8]
  41149c:	tbnz	x10, #63, 411488 <error@@Base+0xf6dc>
  4114a0:	ldr	x10, [x9]
  4114a4:	cmn	x10, #0x1
  4114a8:	b.ne	411488 <error@@Base+0xf6dc>  // b.any
  4114ac:	cmp	x8, x21
  4114b0:	b.eq	411aac <error@@Base+0xfd00>  // b.none
  4114b4:	ldr	x9, [x19]
  4114b8:	sub	x8, x9, #0x1
  4114bc:	cmp	x9, #0x0
  4114c0:	str	x8, [x19]
  4114c4:	b.le	411c3c <error@@Base+0xfe90>
  4114c8:	ldr	x9, [x19, #16]
  4114cc:	add	x8, x8, x8, lsl #1
  4114d0:	lsl	x23, x8, #4
  4114d4:	ldur	x2, [x29, #-48]
  4114d8:	add	x8, x9, x23
  4114dc:	ldr	x1, [x8, #16]
  4114e0:	ldr	x25, [x8]
  4114e4:	mov	x0, x20
  4114e8:	bl	401780 <memcpy@plt>
  4114ec:	mov	x0, x24
  4114f0:	bl	401aa0 <free@plt>
  4114f4:	ldr	x8, [x19, #16]
  4114f8:	add	x8, x8, x23
  4114fc:	ldr	x0, [x8, #16]
  411500:	bl	401aa0 <free@plt>
  411504:	ldr	x8, [x19, #16]
  411508:	add	x8, x8, x23
  41150c:	ldp	x18, x0, [x8, #24]
  411510:	ldr	x24, [x8, #40]
  411514:	ldr	x23, [x8, #8]
  411518:	ldr	x27, [x22, #152]
  41151c:	ldr	x8, [x27]
  411520:	add	x9, x8, x23, lsl #4
  411524:	ldr	w9, [x9, #8]
  411528:	tbnz	w9, #3, 4115a8 <error@@Base+0xf7fc>
  41152c:	tbnz	w9, #20, 4115c4 <error@@Base+0xf818>
  411530:	and	w9, w9, #0xff
  411534:	cmp	w9, #0x4
  411538:	b.ne	4115e8 <error@@Base+0xf83c>  // b.any
  41153c:	lsl	x9, x23, #4
  411540:	ldr	x8, [x8, x9]
  411544:	add	x8, x20, x8, lsl #4
  411548:	ldp	x8, x9, [x8, #16]
  41154c:	sub	x28, x9, x8
  411550:	cbz	x19, 4117b4 <error@@Base+0xfa08>
  411554:	cmn	x9, #0x1
  411558:	b.eq	411900 <error@@Base+0xfb54>  // b.none
  41155c:	cmn	x8, #0x1
  411560:	b.eq	411900 <error@@Base+0xfb54>  // b.none
  411564:	cbz	x28, 4117cc <error@@Base+0xfa20>
  411568:	ldr	x9, [x22, #48]
  41156c:	sub	x9, x9, x25
  411570:	cmp	x9, x28
  411574:	b.lt	411900 <error@@Base+0xfb54>  // b.tstop
  411578:	ldr	x9, [x22, #8]
  41157c:	mov	x2, x28
  411580:	stur	x18, [x29, #-88]
  411584:	add	x0, x9, x8
  411588:	add	x1, x9, x25
  41158c:	bl	401940 <bcmp@plt>
  411590:	cbnz	w0, 411900 <error@@Base+0xfb54>
  411594:	ldr	x8, [x27, #24]
  411598:	ldur	x18, [x29, #-88]
  41159c:	add	x25, x28, x25
  4115a0:	ldr	x26, [x8, x23, lsl #3]
  4115a4:	b	41161c <error@@Base+0xf870>
  4115a8:	ldr	x8, [x22, #184]
  4115ac:	ldr	x26, [x27, #40]
  4115b0:	ldr	x28, [x8, x25, lsl #3]
  4115b4:	cbz	x18, 41167c <error@@Base+0xf8d0>
  4115b8:	cbnz	x0, 411968 <error@@Base+0xfbbc>
  4115bc:	str	x23, [x24]
  4115c0:	b	411694 <error@@Base+0xf8e8>
  4115c4:	mov	x0, x27
  4115c8:	mov	x1, x23
  4115cc:	mov	x2, x22
  4115d0:	mov	x3, x25
  4115d4:	mov	x26, x18
  4115d8:	bl	413fd4 <error@@Base+0x12228>
  4115dc:	mov	x18, x26
  4115e0:	sxtw	x28, w0
  4115e4:	cbnz	x28, 41160c <error@@Base+0xf860>
  4115e8:	ldr	x8, [x27]
  4115ec:	mov	x0, x22
  4115f0:	mov	x2, x25
  4115f4:	mov	x26, x18
  4115f8:	add	x1, x8, x23, lsl #4
  4115fc:	bl	4142ec <error@@Base+0x12540>
  411600:	tbz	w0, #0, 4118fc <error@@Base+0xfb50>
  411604:	mov	w28, #0x1                   	// #1
  411608:	mov	x18, x26
  41160c:	ldr	x8, [x27, #24]
  411610:	add	x25, x28, x25
  411614:	ldr	x26, [x8, x23, lsl #3]
  411618:	cbz	x19, 411388 <error@@Base+0xf5dc>
  41161c:	ldr	x8, [x22, #168]
  411620:	cmp	x25, x8
  411624:	b.gt	411900 <error@@Base+0xfb54>
  411628:	ldr	x8, [x22, #184]
  41162c:	ldr	x8, [x8, x25, lsl #3]
  411630:	cbz	x8, 411900 <error@@Base+0xfb54>
  411634:	ldr	x9, [x8, #16]
  411638:	subs	x9, x9, #0x1
  41163c:	b.lt	411900 <error@@Base+0xfb54>  // b.tstop
  411640:	ldr	x8, [x8, #24]
  411644:	mov	x10, xzr
  411648:	b.eq	41166c <error@@Base+0xf8c0>  // b.none
  41164c:	add	x11, x10, x9
  411650:	lsr	x11, x11, #1
  411654:	ldr	x12, [x8, x11, lsl #3]
  411658:	cmp	x12, x26
  41165c:	csinc	x10, x10, x11, ge  // ge = tcont
  411660:	csel	x9, x9, x11, lt  // lt = tstop
  411664:	cmp	x10, x9
  411668:	b.cc	41164c <error@@Base+0xf8a0>  // b.lo, b.ul, b.last
  41166c:	ldr	x8, [x8, x10, lsl #3]
  411670:	cmp	x8, x26
  411674:	b.eq	411388 <error@@Base+0xf5dc>  // b.none
  411678:	b	4118fc <error@@Base+0xfb50>
  41167c:	mov	w0, #0x8                   	// #8
  411680:	bl	4018b0 <malloc@plt>
  411684:	mov	x24, x0
  411688:	cbz	x0, 411bd0 <error@@Base+0xfe24>
  41168c:	str	x23, [x24]
  411690:	mov	w18, #0x1                   	// #1
  411694:	mov	w0, #0x1                   	// #1
  411698:	mov	w11, #0x18                  	// #24
  41169c:	madd	x8, x23, x11, x26
  4116a0:	ldr	x8, [x8, #8]
  4116a4:	cmp	x8, #0x1
  4116a8:	b.lt	4118fc <error@@Base+0xfb50>  // b.tstop
  4116ac:	ldr	x10, [x28, #16]
  4116b0:	madd	x11, x23, x11, x26
  4116b4:	ldr	x11, [x11, #16]
  4116b8:	mov	x9, xzr
  4116bc:	sub	x12, x10, #0x1
  4116c0:	mov	x26, #0xffffffffffffffff    	// #-1
  4116c4:	b	4116d4 <error@@Base+0xf928>
  4116c8:	add	x9, x9, #0x1
  4116cc:	cmp	x9, x8
  4116d0:	b.eq	41138c <error@@Base+0xf5e0>  // b.none
  4116d4:	cmp	x10, #0x1
  4116d8:	b.lt	4116c8 <error@@Base+0xf91c>  // b.tstop
  4116dc:	ldr	x27, [x11, x9, lsl #3]
  4116e0:	ldr	x13, [x28, #24]
  4116e4:	mov	x14, xzr
  4116e8:	cbz	x12, 411710 <error@@Base+0xf964>
  4116ec:	mov	x15, x12
  4116f0:	add	x16, x14, x15
  4116f4:	lsr	x16, x16, #1
  4116f8:	ldr	x17, [x13, x16, lsl #3]
  4116fc:	cmp	x17, x27
  411700:	csinc	x14, x14, x16, ge  // ge = tcont
  411704:	csel	x15, x15, x16, lt  // lt = tstop
  411708:	cmp	x14, x15
  41170c:	b.cc	4116f0 <error@@Base+0xf944>  // b.lo, b.ul, b.last
  411710:	ldr	x13, [x13, x14, lsl #3]
  411714:	cmp	x13, x27
  411718:	b.ne	4116c8 <error@@Base+0xf91c>  // b.any
  41171c:	cmn	x26, #0x1
  411720:	b.ne	41172c <error@@Base+0xf980>  // b.any
  411724:	mov	x26, x27
  411728:	b	4116c8 <error@@Base+0xf91c>
  41172c:	subs	x8, x0, #0x1
  411730:	b.lt	411770 <error@@Base+0xf9c4>  // b.tstop
  411734:	mov	x9, xzr
  411738:	b.eq	41175c <error@@Base+0xf9b0>  // b.none
  41173c:	add	x10, x9, x8
  411740:	lsr	x10, x10, #1
  411744:	ldr	x11, [x24, x10, lsl #3]
  411748:	cmp	x11, x26
  41174c:	csinc	x9, x9, x10, ge  // ge = tcont
  411750:	csel	x8, x8, x10, lt  // lt = tstop
  411754:	cmp	x9, x8
  411758:	b.cc	41173c <error@@Base+0xf990>  // b.lo, b.ul, b.last
  41175c:	ldr	x8, [x24, x9, lsl #3]
  411760:	cmp	x8, x26
  411764:	b.ne	411770 <error@@Base+0xf9c4>  // b.any
  411768:	mov	x26, x27
  41176c:	b	41138c <error@@Base+0xf5e0>
  411770:	cbz	x19, 41138c <error@@Base+0xf5e0>
  411774:	stp	x18, x0, [x29, #-88]
  411778:	ldp	x23, x9, [x19]
  41177c:	stur	x22, [x29, #-96]
  411780:	add	x8, x23, #0x1
  411784:	cmp	x8, x9
  411788:	str	x8, [x19]
  41178c:	b.ne	4117dc <error@@Base+0xfa30>  // b.any
  411790:	ldr	x0, [x19, #16]
  411794:	add	x8, x8, x8, lsl #1
  411798:	lsl	x1, x8, #5
  41179c:	bl	401950 <realloc@plt>
  4117a0:	cbz	x0, 411bd0 <error@@Base+0xfe24>
  4117a4:	ldr	x8, [x19, #8]
  4117a8:	lsl	x8, x8, #1
  4117ac:	stp	x8, x0, [x19, #8]
  4117b0:	b	4117e0 <error@@Base+0xfa34>
  4117b4:	cbz	x28, 4117cc <error@@Base+0xfa20>
  4117b8:	ldr	x8, [x27, #24]
  4117bc:	mov	x0, xzr
  4117c0:	add	x25, x28, x25
  4117c4:	ldr	x26, [x8, x23, lsl #3]
  4117c8:	b	41138c <error@@Base+0xf5e0>
  4117cc:	cbz	x18, 411864 <error@@Base+0xfab8>
  4117d0:	cbnz	x0, 411a04 <error@@Base+0xfc58>
  4117d4:	str	x23, [x24]
  4117d8:	b	41187c <error@@Base+0xfad0>
  4117dc:	ldr	x0, [x19, #16]
  4117e0:	mov	w8, #0x30                  	// #48
  4117e4:	madd	x28, x23, x8, x0
  4117e8:	stp	x25, x27, [x28]
  4117ec:	ldur	x27, [x29, #-48]
  4117f0:	mov	x22, x0
  4117f4:	mov	x0, x27
  4117f8:	bl	4018b0 <malloc@plt>
  4117fc:	str	x0, [x28, #16]
  411800:	cbz	x0, 411bd0 <error@@Base+0xfe24>
  411804:	mov	x1, x20
  411808:	mov	x2, x27
  41180c:	bl	401780 <memcpy@plt>
  411810:	ldur	x0, [x29, #-80]
  411814:	mov	w8, #0x30                  	// #48
  411818:	madd	x8, x23, x8, x22
  41181c:	add	x28, x8, #0x18
  411820:	cmp	x0, #0x1
  411824:	str	x0, [x8, #32]
  411828:	b.lt	4118e4 <error@@Base+0xfb38>  // b.tstop
  41182c:	lsl	x27, x0, #3
  411830:	str	x0, [x28]
  411834:	mov	x0, x27
  411838:	bl	4018b0 <malloc@plt>
  41183c:	mov	w8, #0x30                  	// #48
  411840:	madd	x8, x23, x8, x22
  411844:	str	x0, [x8, #40]
  411848:	cbz	x0, 411bcc <error@@Base+0xfe20>
  41184c:	mov	x1, x24
  411850:	mov	x2, x27
  411854:	bl	401780 <memcpy@plt>
  411858:	ldp	x18, x0, [x29, #-88]
  41185c:	ldur	x22, [x29, #-96]
  411860:	b	41138c <error@@Base+0xf5e0>
  411864:	mov	w0, #0x8                   	// #8
  411868:	bl	4018b0 <malloc@plt>
  41186c:	mov	x24, x0
  411870:	cbz	x0, 411bd0 <error@@Base+0xfe24>
  411874:	str	x23, [x24]
  411878:	mov	w18, #0x1                   	// #1
  41187c:	mov	w0, #0x1                   	// #1
  411880:	ldr	x8, [x22, #184]
  411884:	ldr	x8, [x8, x25, lsl #3]
  411888:	ldr	x9, [x8, #16]
  41188c:	subs	x9, x9, #0x1
  411890:	b.lt	4115e8 <error@@Base+0xf83c>  // b.tstop
  411894:	ldr	x10, [x27, #40]
  411898:	mov	w11, #0x18                  	// #24
  41189c:	ldr	x8, [x8, #24]
  4118a0:	madd	x10, x23, x11, x10
  4118a4:	ldr	x10, [x10, #16]
  4118a8:	ldr	x26, [x10]
  4118ac:	mov	x10, xzr
  4118b0:	b.eq	4118d4 <error@@Base+0xfb28>  // b.none
  4118b4:	add	x11, x10, x9
  4118b8:	lsr	x11, x11, #1
  4118bc:	ldr	x12, [x8, x11, lsl #3]
  4118c0:	cmp	x12, x26
  4118c4:	csinc	x10, x10, x11, ge  // ge = tcont
  4118c8:	csel	x9, x9, x11, lt  // lt = tstop
  4118cc:	cmp	x10, x9
  4118d0:	b.cc	4118b4 <error@@Base+0xfb08>  // b.lo, b.ul, b.last
  4118d4:	ldr	x8, [x8, x10, lsl #3]
  4118d8:	cmp	x8, x26
  4118dc:	b.eq	41138c <error@@Base+0xf5e0>  // b.none
  4118e0:	b	4115e4 <error@@Base+0xf838>
  4118e4:	stp	xzr, xzr, [x28]
  4118e8:	str	xzr, [x28, #16]
  4118ec:	ldp	x22, x18, [x29, #-96]
  4118f0:	b	41138c <error@@Base+0xf5e0>
  4118f4:	cmn	x26, #0x2
  4118f8:	b.eq	411bd0 <error@@Base+0xfe24>  // b.none
  4118fc:	cbz	x19, 411b94 <error@@Base+0xfde8>
  411900:	ldr	x9, [x19]
  411904:	sub	x8, x9, #0x1
  411908:	cmp	x9, #0x0
  41190c:	str	x8, [x19]
  411910:	b.le	411c3c <error@@Base+0xfe90>
  411914:	ldr	x9, [x19, #16]
  411918:	add	x8, x8, x8, lsl #1
  41191c:	lsl	x23, x8, #4
  411920:	ldur	x2, [x29, #-48]
  411924:	add	x8, x9, x23
  411928:	ldr	x1, [x8, #16]
  41192c:	ldr	x25, [x8]
  411930:	mov	x0, x20
  411934:	bl	401780 <memcpy@plt>
  411938:	mov	x0, x24
  41193c:	bl	401aa0 <free@plt>
  411940:	ldr	x8, [x19, #16]
  411944:	add	x8, x8, x23
  411948:	ldr	x0, [x8, #16]
  41194c:	bl	401aa0 <free@plt>
  411950:	ldr	x8, [x19, #16]
  411954:	add	x8, x8, x23
  411958:	ldp	x18, x0, [x8, #24]
  41195c:	ldr	x24, [x8, #40]
  411960:	ldr	x26, [x8, #8]
  411964:	b	411390 <error@@Base+0xf5e4>
  411968:	cmp	x18, x0
  41196c:	b.ne	411994 <error@@Base+0xfbe8>  // b.any
  411970:	stur	x0, [x29, #-80]
  411974:	lsl	x1, x18, #4
  411978:	mov	x0, x24
  41197c:	mov	x27, x18
  411980:	bl	401950 <realloc@plt>
  411984:	cbz	x0, 411bd0 <error@@Base+0xfe24>
  411988:	mov	x24, x0
  41198c:	ldur	x0, [x29, #-80]
  411990:	lsl	x18, x27, #1
  411994:	ldr	x8, [x24]
  411998:	cmp	x8, x23
  41199c:	b.le	4119cc <error@@Base+0xfc20>
  4119a0:	cmp	x0, #0x1
  4119a4:	mov	x8, x0
  4119a8:	b.lt	4119f8 <error@@Base+0xfc4c>  // b.tstop
  4119ac:	mov	x9, x0
  4119b0:	add	x10, x24, x9, lsl #3
  4119b4:	ldur	x11, [x10, #-8]
  4119b8:	subs	x8, x9, #0x1
  4119bc:	mov	x9, x8
  4119c0:	str	x11, [x10]
  4119c4:	b.gt	4119b0 <error@@Base+0xfc04>
  4119c8:	b	4119f8 <error@@Base+0xfc4c>
  4119cc:	add	x8, x24, x0, lsl #3
  4119d0:	ldur	x9, [x8, #-8]
  4119d4:	mov	x8, x0
  4119d8:	cmp	x9, x23
  4119dc:	b.le	4119f8 <error@@Base+0xfc4c>
  4119e0:	add	x10, x24, x8, lsl #3
  4119e4:	str	x9, [x10]
  4119e8:	ldur	x9, [x10, #-16]
  4119ec:	sub	x8, x8, #0x1
  4119f0:	cmp	x9, x23
  4119f4:	b.gt	4119e0 <error@@Base+0xfc34>
  4119f8:	add	x0, x0, #0x1
  4119fc:	str	x23, [x24, x8, lsl #3]
  411a00:	b	411698 <error@@Base+0xf8ec>
  411a04:	mov	x12, x18
  411a08:	cmp	x18, x0
  411a0c:	stur	x0, [x29, #-80]
  411a10:	b.ne	411a30 <error@@Base+0xfc84>  // b.any
  411a14:	lsl	x1, x12, #4
  411a18:	mov	x0, x24
  411a1c:	mov	x26, x12
  411a20:	bl	401950 <realloc@plt>
  411a24:	cbz	x0, 411bd0 <error@@Base+0xfe24>
  411a28:	lsl	x12, x26, #1
  411a2c:	mov	x24, x0
  411a30:	ldr	x8, [x24]
  411a34:	cmp	x8, x23
  411a38:	b.le	411a68 <error@@Base+0xfcbc>
  411a3c:	ldur	x8, [x29, #-80]
  411a40:	cmp	x8, #0x1
  411a44:	b.lt	411a98 <error@@Base+0xfcec>  // b.tstop
  411a48:	ldur	x9, [x29, #-80]
  411a4c:	add	x10, x24, x9, lsl #3
  411a50:	ldur	x11, [x10, #-8]
  411a54:	subs	x8, x9, #0x1
  411a58:	mov	x9, x8
  411a5c:	str	x11, [x10]
  411a60:	b.gt	411a4c <error@@Base+0xfca0>
  411a64:	b	411a98 <error@@Base+0xfcec>
  411a68:	ldur	x10, [x29, #-80]
  411a6c:	add	x8, x24, x10, lsl #3
  411a70:	ldur	x9, [x8, #-8]
  411a74:	mov	x8, x10
  411a78:	cmp	x9, x23
  411a7c:	b.le	411a98 <error@@Base+0xfcec>
  411a80:	add	x10, x24, x8, lsl #3
  411a84:	str	x9, [x10]
  411a88:	ldur	x9, [x10, #-16]
  411a8c:	sub	x8, x8, #0x1
  411a90:	cmp	x9, x23
  411a94:	b.gt	411a80 <error@@Base+0xfcd4>
  411a98:	ldur	x0, [x29, #-80]
  411a9c:	mov	x18, x12
  411aa0:	str	x23, [x24, x8, lsl #3]
  411aa4:	add	x0, x0, #0x1
  411aa8:	b	411880 <error@@Base+0xfad4>
  411aac:	mov	x0, x24
  411ab0:	bl	401aa0 <free@plt>
  411ab4:	ldur	w8, [x29, #-60]
  411ab8:	cbz	w8, 411ac4 <error@@Base+0xfd18>
  411abc:	ldur	x0, [x29, #-56]
  411ac0:	bl	401aa0 <free@plt>
  411ac4:	ldr	x8, [x19]
  411ac8:	ldr	x0, [x19, #16]
  411acc:	cmp	x8, #0x1
  411ad0:	b.lt	411b10 <error@@Base+0xfd64>  // b.tstop
  411ad4:	mov	x20, xzr
  411ad8:	mov	x21, xzr
  411adc:	add	x8, x0, x20
  411ae0:	ldr	x0, [x8, #40]
  411ae4:	bl	401aa0 <free@plt>
  411ae8:	ldr	x8, [x19, #16]
  411aec:	add	x8, x8, x20
  411af0:	ldr	x0, [x8, #16]
  411af4:	bl	401aa0 <free@plt>
  411af8:	ldr	x8, [x19]
  411afc:	ldr	x0, [x19, #16]
  411b00:	add	x21, x21, #0x1
  411b04:	add	x20, x20, #0x30
  411b08:	cmp	x21, x8
  411b0c:	b.lt	411adc <error@@Base+0xfd30>  // b.tstop
  411b10:	bl	401aa0 <free@plt>
  411b14:	mov	w0, wzr
  411b18:	b	411b74 <error@@Base+0xfdc8>
  411b1c:	cbz	x19, 411b70 <error@@Base+0xfdc4>
  411b20:	ldr	x8, [x19]
  411b24:	ldr	x0, [x19, #16]
  411b28:	cmp	x8, #0x1
  411b2c:	b.lt	411b6c <error@@Base+0xfdc0>  // b.tstop
  411b30:	mov	x20, xzr
  411b34:	mov	x21, xzr
  411b38:	add	x8, x0, x20
  411b3c:	ldr	x0, [x8, #40]
  411b40:	bl	401aa0 <free@plt>
  411b44:	ldr	x8, [x19, #16]
  411b48:	add	x8, x8, x20
  411b4c:	ldr	x0, [x8, #16]
  411b50:	bl	401aa0 <free@plt>
  411b54:	ldr	x8, [x19]
  411b58:	ldr	x0, [x19, #16]
  411b5c:	add	x21, x21, #0x1
  411b60:	add	x20, x20, #0x30
  411b64:	cmp	x21, x8
  411b68:	b.lt	411b38 <error@@Base+0xfd8c>  // b.tstop
  411b6c:	bl	401aa0 <free@plt>
  411b70:	mov	w0, #0xc                   	// #12
  411b74:	mov	sp, x29
  411b78:	ldp	x20, x19, [sp, #80]
  411b7c:	ldp	x22, x21, [sp, #64]
  411b80:	ldp	x24, x23, [sp, #48]
  411b84:	ldp	x26, x25, [sp, #32]
  411b88:	ldp	x28, x27, [sp, #16]
  411b8c:	ldp	x29, x30, [sp], #96
  411b90:	ret
  411b94:	mov	x0, x24
  411b98:	bl	401aa0 <free@plt>
  411b9c:	ldur	w8, [x29, #-60]
  411ba0:	cbz	w8, 411bac <error@@Base+0xfe00>
  411ba4:	ldur	x0, [x29, #-56]
  411ba8:	bl	401aa0 <free@plt>
  411bac:	mov	w0, #0x1                   	// #1
  411bb0:	b	411b74 <error@@Base+0xfdc8>
  411bb4:	mov	x0, x24
  411bb8:	bl	401aa0 <free@plt>
  411bbc:	ldur	w8, [x29, #-60]
  411bc0:	cbz	w8, 411b14 <error@@Base+0xfd68>
  411bc4:	ldur	x0, [x29, #-56]
  411bc8:	b	411b10 <error@@Base+0xfd64>
  411bcc:	stp	xzr, xzr, [x28]
  411bd0:	mov	x0, x24
  411bd4:	bl	401aa0 <free@plt>
  411bd8:	ldur	w8, [x29, #-60]
  411bdc:	cbz	w8, 411be8 <error@@Base+0xfe3c>
  411be0:	ldur	x0, [x29, #-56]
  411be4:	bl	401aa0 <free@plt>
  411be8:	cbz	x19, 411b70 <error@@Base+0xfdc4>
  411bec:	ldr	x8, [x19]
  411bf0:	ldr	x0, [x19, #16]
  411bf4:	cmp	x8, #0x1
  411bf8:	b.lt	411b6c <error@@Base+0xfdc0>  // b.tstop
  411bfc:	mov	x20, xzr
  411c00:	mov	x21, xzr
  411c04:	add	x8, x0, x20
  411c08:	ldr	x0, [x8, #40]
  411c0c:	bl	401aa0 <free@plt>
  411c10:	ldr	x8, [x19, #16]
  411c14:	add	x8, x8, x20
  411c18:	ldr	x0, [x8, #16]
  411c1c:	bl	401aa0 <free@plt>
  411c20:	ldr	x8, [x19]
  411c24:	ldr	x0, [x19, #16]
  411c28:	add	x21, x21, #0x1
  411c2c:	add	x20, x20, #0x30
  411c30:	cmp	x21, x8
  411c34:	b.lt	411c04 <error@@Base+0xfe58>  // b.tstop
  411c38:	b	411b6c <error@@Base+0xfdc0>
  411c3c:	adrp	x0, 417000 <error@@Base+0x15254>
  411c40:	adrp	x1, 417000 <error@@Base+0x15254>
  411c44:	adrp	x3, 417000 <error@@Base+0x15254>
  411c48:	add	x0, x0, #0xb6d
  411c4c:	add	x1, x1, #0xa21
  411c50:	add	x3, x3, #0xb76
  411c54:	mov	w2, #0x555                 	// #1365
  411c58:	bl	401b90 <__assert_fail@plt>
  411c5c:	stp	x29, x30, [sp, #-80]!
  411c60:	stp	x24, x23, [sp, #32]
  411c64:	stp	x22, x21, [sp, #48]
  411c68:	stp	x20, x19, [sp, #64]
  411c6c:	ldr	x8, [x1, #8]
  411c70:	str	x25, [sp, #16]
  411c74:	mov	x29, sp
  411c78:	cmp	x8, #0x1
  411c7c:	b.lt	411d44 <error@@Base+0xff98>  // b.tstop
  411c80:	ldr	x22, [x0, #152]
  411c84:	mov	x19, x2
  411c88:	mov	x20, x1
  411c8c:	mov	x21, x0
  411c90:	mov	x23, xzr
  411c94:	b	411cb8 <error@@Base+0xff0c>
  411c98:	add	x8, x8, #0x1
  411c9c:	str	x24, [x9, #8]
  411ca0:	str	x8, [x21, #232]
  411ca4:	str	x19, [x9]
  411ca8:	ldr	x8, [x20, #8]
  411cac:	add	x23, x23, #0x1
  411cb0:	cmp	x23, x8
  411cb4:	b.ge	411d44 <error@@Base+0xff98>  // b.tcont
  411cb8:	ldr	x9, [x20, #16]
  411cbc:	ldr	x24, [x9, x23, lsl #3]
  411cc0:	ldr	x9, [x22]
  411cc4:	add	x10, x9, x24, lsl #4
  411cc8:	ldrb	w10, [x10, #8]
  411ccc:	cmp	w10, #0x8
  411cd0:	b.ne	411cac <error@@Base+0xff00>  // b.any
  411cd4:	lsl	x10, x24, #4
  411cd8:	ldr	x9, [x9, x10]
  411cdc:	cmp	x9, #0x3f
  411ce0:	b.gt	411cac <error@@Base+0xff00>
  411ce4:	ldr	x10, [x22, #160]
  411ce8:	lsr	x9, x10, x9
  411cec:	tbz	w9, #0, 411cac <error@@Base+0xff00>
  411cf0:	ldp	x25, x8, [x21, #232]
  411cf4:	cmp	x25, x8
  411cf8:	b.eq	411d28 <error@@Base+0xff7c>  // b.none
  411cfc:	mov	w0, #0x1                   	// #1
  411d00:	mov	w1, #0x30                  	// #48
  411d04:	bl	401930 <calloc@plt>
  411d08:	ldr	x8, [x21, #232]
  411d0c:	ldr	x9, [x21, #248]
  411d10:	lsl	x10, x8, #3
  411d14:	str	x0, [x9, x10]
  411d18:	ldr	x9, [x21, #248]
  411d1c:	ldr	x9, [x9, x10]
  411d20:	cbnz	x9, 411c98 <error@@Base+0xfeec>
  411d24:	b	411d60 <error@@Base+0xffb4>
  411d28:	ldr	x0, [x21, #248]
  411d2c:	lsl	x1, x25, #4
  411d30:	bl	401950 <realloc@plt>
  411d34:	cbz	x0, 411d60 <error@@Base+0xffb4>
  411d38:	lsl	x8, x25, #1
  411d3c:	stp	x8, x0, [x21, #240]
  411d40:	b	411cfc <error@@Base+0xff50>
  411d44:	mov	w0, wzr
  411d48:	ldp	x20, x19, [sp, #64]
  411d4c:	ldp	x22, x21, [sp, #48]
  411d50:	ldp	x24, x23, [sp, #32]
  411d54:	ldr	x25, [sp, #16]
  411d58:	ldp	x29, x30, [sp], #80
  411d5c:	ret
  411d60:	mov	w0, #0xc                   	// #12
  411d64:	b	411d48 <error@@Base+0xff9c>
  411d68:	sub	sp, sp, #0xd0
  411d6c:	stp	x29, x30, [sp, #112]
  411d70:	stp	x28, x27, [sp, #128]
  411d74:	stp	x26, x25, [sp, #144]
  411d78:	stp	x24, x23, [sp, #160]
  411d7c:	stp	x22, x21, [sp, #176]
  411d80:	stp	x20, x19, [sp, #192]
  411d84:	ldr	x8, [x1, #8]
  411d88:	add	x29, sp, #0x70
  411d8c:	cmp	x8, #0x1
  411d90:	b.lt	4125a4 <error@@Base+0x107f8>  // b.tstop
  411d94:	ldr	x10, [x0, #152]
  411d98:	ldr	x8, [x0, #72]
  411d9c:	mov	x28, x0
  411da0:	mov	x9, xzr
  411da4:	mov	w23, #0x28                  	// #40
  411da8:	stur	x8, [x29, #-48]
  411dac:	str	x1, [sp]
  411db0:	str	x10, [sp, #16]
  411db4:	b	411dd8 <error@@Base+0x1002c>
  411db8:	stur	wzr, [x29, #-4]
  411dbc:	ldr	x1, [sp]
  411dc0:	ldr	x9, [sp, #40]
  411dc4:	ldr	x10, [sp, #16]
  411dc8:	ldr	x8, [x1, #8]
  411dcc:	add	x9, x9, #0x1
  411dd0:	cmp	x9, x8
  411dd4:	b.ge	4125a4 <error@@Base+0x107f8>  // b.tcont
  411dd8:	ldr	x8, [x1, #16]
  411ddc:	str	x9, [sp, #40]
  411de0:	ldr	x9, [x8, x9, lsl #3]
  411de4:	ldr	x8, [x10]
  411de8:	stur	x9, [x29, #-40]
  411dec:	add	x19, x8, x9, lsl #4
  411df0:	ldr	w21, [x19, #8]!
  411df4:	and	w8, w21, #0xff
  411df8:	cmp	w8, #0x4
  411dfc:	b.ne	411dbc <error@@Base+0x10010>  // b.any
  411e00:	tst	w21, #0x3ff00
  411e04:	b.eq	411ed4 <error@@Base+0x10128>  // b.none
  411e08:	ldur	x9, [x29, #-48]
  411e0c:	tbnz	x9, #63, 411e44 <error@@Base+0x10098>
  411e10:	ldr	x8, [x28, #88]
  411e14:	cmp	x8, x9
  411e18:	b.eq	412570 <error@@Base+0x107c4>  // b.none
  411e1c:	ldr	w8, [x28, #144]
  411e20:	cmp	w8, #0x2
  411e24:	b.lt	411e4c <error@@Base+0x100a0>  // b.tstop
  411e28:	ldr	x8, [x28, #16]
  411e2c:	ldr	w24, [x8, x9, lsl #2]
  411e30:	cmn	w24, #0x1
  411e34:	b.ne	411e78 <error@@Base+0x100cc>  // b.any
  411e38:	cmp	x9, #0x0
  411e3c:	sub	x9, x9, #0x1
  411e40:	b.gt	411e2c <error@@Base+0x10080>
  411e44:	ldr	w8, [x28, #112]
  411e48:	b	411ea8 <error@@Base+0x100fc>
  411e4c:	ldr	x8, [x28, #8]
  411e50:	ldrb	w8, [x8, x9]
  411e54:	ldr	x9, [x28, #128]
  411e58:	lsr	x10, x8, #3
  411e5c:	and	x10, x10, #0x18
  411e60:	ldr	x9, [x9, x10]
  411e64:	lsr	x9, x9, x8
  411e68:	tbz	w9, #0, 411e9c <error@@Base+0x100f0>
  411e6c:	mov	w9, wzr
  411e70:	mov	w8, #0x1                   	// #1
  411e74:	b	411eb8 <error@@Base+0x1010c>
  411e78:	ldrb	w8, [x28, #142]
  411e7c:	cbnz	w8, 412584 <error@@Base+0x107d8>
  411e80:	cmp	w24, #0xa
  411e84:	b.ne	411ea4 <error@@Base+0x100f8>  // b.any
  411e88:	ldrb	w8, [x28, #141]
  411e8c:	cmp	w8, #0x0
  411e90:	cset	w8, ne  // ne = any
  411e94:	lsl	w8, w8, #1
  411e98:	b	411ea8 <error@@Base+0x100fc>
  411e9c:	cmp	w8, #0xa
  411ea0:	b.eq	411e88 <error@@Base+0x100dc>  // b.none
  411ea4:	mov	w8, wzr
  411ea8:	tst	w8, #0x1
  411eac:	cset	w9, eq  // eq = none
  411eb0:	tbz	w21, #10, 411eb8 <error@@Base+0x1010c>
  411eb4:	tbz	w8, #0, 411dbc <error@@Base+0x10010>
  411eb8:	ldr	w10, [x19]
  411ebc:	tbnz	w9, #0, 411ec4 <error@@Base+0x10118>
  411ec0:	tbnz	w10, #11, 411dbc <error@@Base+0x10010>
  411ec4:	tbnz	w8, #1, 411ecc <error@@Base+0x10120>
  411ec8:	tbnz	w10, #13, 411dbc <error@@Base+0x10010>
  411ecc:	tbnz	w8, #3, 411ed4 <error@@Base+0x10128>
  411ed0:	tbnz	w10, #15, 411dbc <error@@Base+0x10010>
  411ed4:	ldr	x10, [x28, #200]
  411ed8:	ldr	x20, [x28, #152]
  411edc:	ldr	x19, [x28, #8]
  411ee0:	mov	x8, xzr
  411ee4:	cmp	x10, #0x1
  411ee8:	str	x10, [sp, #8]
  411eec:	b.lt	411f28 <error@@Base+0x1017c>  // b.tstop
  411ef0:	ldr	x9, [x28, #216]
  411ef4:	ldur	x24, [x29, #-48]
  411ef8:	add	x11, x10, x8
  411efc:	cmp	x11, #0x0
  411f00:	cinc	x11, x11, lt  // lt = tstop
  411f04:	asr	x11, x11, #1
  411f08:	madd	x12, x11, x23, x9
  411f0c:	ldr	x12, [x12, #8]
  411f10:	cmp	x12, x24
  411f14:	csel	x10, x10, x11, lt  // lt = tstop
  411f18:	csinc	x8, x8, x11, ge  // ge = tcont
  411f1c:	cmp	x8, x10
  411f20:	b.lt	411ef8 <error@@Base+0x1014c>  // b.tstop
  411f24:	b	411f2c <error@@Base+0x10180>
  411f28:	ldur	x24, [x29, #-48]
  411f2c:	ldr	x9, [sp, #8]
  411f30:	cmp	x8, x9
  411f34:	b.ge	411f74 <error@@Base+0x101c8>  // b.tcont
  411f38:	cmn	x8, #0x1
  411f3c:	b.eq	411f74 <error@@Base+0x101c8>  // b.none
  411f40:	ldr	x9, [x28, #216]
  411f44:	madd	x10, x8, x23, x9
  411f48:	ldr	x10, [x10, #8]
  411f4c:	cmp	x10, x24
  411f50:	b.ne	411f74 <error@@Base+0x101c8>  // b.any
  411f54:	madd	x8, x8, x23, x9
  411f58:	ldr	x9, [x8]
  411f5c:	ldur	x10, [x29, #-40]
  411f60:	cmp	x9, x10
  411f64:	b.eq	411db8 <error@@Base+0x1000c>  // b.none
  411f68:	ldrb	w9, [x8, #32]
  411f6c:	add	x8, x8, #0x28
  411f70:	cbnz	w9, 411f58 <error@@Base+0x101ac>
  411f74:	ldr	x8, [x28, #232]
  411f78:	cmp	x8, #0x1
  411f7c:	b.lt	411db8 <error@@Base+0x1000c>  // b.tstop
  411f80:	ldur	x9, [x29, #-40]
  411f84:	ldr	x8, [x20]
  411f88:	mov	x12, xzr
  411f8c:	lsl	x9, x9, #4
  411f90:	ldr	x21, [x8, x9]
  411f94:	stp	x21, x20, [sp, #24]
  411f98:	ldr	x9, [x28, #248]
  411f9c:	ldr	x27, [x9, x12, lsl #3]
  411fa0:	ldr	x9, [x27, #8]
  411fa4:	lsl	x9, x9, #4
  411fa8:	ldr	x8, [x8, x9]
  411fac:	cmp	x8, x21
  411fb0:	b.ne	412130 <error@@Base+0x10384>  // b.any
  411fb4:	stp	x12, x27, [sp, #48]
  411fb8:	ldr	x8, [x27, #32]
  411fbc:	ldr	x20, [x27]
  411fc0:	mov	x23, xzr
  411fc4:	mov	x22, x24
  411fc8:	cmp	x8, #0x1
  411fcc:	b.lt	4120e4 <error@@Base+0x10338>  // b.tstop
  411fd0:	mov	x21, x20
  411fd4:	ldr	x9, [x27, #40]
  411fd8:	ldr	x26, [x9, x23, lsl #3]
  411fdc:	ldr	x20, [x26, #8]
  411fe0:	sub	x25, x20, x21
  411fe4:	cmp	x25, #0x1
  411fe8:	b.lt	41201c <error@@Base+0x10270>  // b.tstop
  411fec:	ldr	x9, [x28, #48]
  411ff0:	mov	x24, x28
  411ff4:	add	x28, x25, x22
  411ff8:	cmp	x28, x9
  411ffc:	b.gt	412060 <error@@Base+0x102b4>
  412000:	mov	x28, x24
  412004:	add	x0, x19, x22
  412008:	add	x1, x19, x21
  41200c:	mov	x2, x25
  412010:	bl	401940 <bcmp@plt>
  412014:	ldur	x24, [x29, #-48]
  412018:	cbnz	w0, 4120dc <error@@Base+0x10330>
  41201c:	ldur	x3, [x29, #-40]
  412020:	mov	x0, x28
  412024:	mov	x1, x27
  412028:	mov	x2, x26
  41202c:	mov	x4, x24
  412030:	bl	412bd8 <error@@Base+0x10e2c>
  412034:	cmp	w0, #0x1
  412038:	b.hi	4125dc <error@@Base+0x10830>  // b.pmore
  41203c:	ldr	x8, [x27, #32]
  412040:	ldr	x19, [x28, #8]
  412044:	add	x23, x23, #0x1
  412048:	add	x22, x25, x22
  41204c:	cmp	x23, x8
  412050:	mov	x21, x20
  412054:	mov	x9, x27
  412058:	b.lt	411fd4 <error@@Base+0x10228>  // b.tstop
  41205c:	b	4120e4 <error@@Base+0x10338>
  412060:	ldr	x10, [x24, #88]
  412064:	mov	x11, x24
  412068:	cmp	x28, x10
  41206c:	b.gt	4120fc <error@@Base+0x10350>
  412070:	ldr	x8, [x11, #64]
  412074:	ldr	x19, [x11, #192]
  412078:	cmp	x8, x28
  41207c:	b.gt	412088 <error@@Base+0x102dc>
  412080:	cmp	x8, x10
  412084:	b.lt	412098 <error@@Base+0x102ec>  // b.tstop
  412088:	cmp	x9, x28
  41208c:	b.gt	4120a8 <error@@Base+0x102fc>
  412090:	cmp	x9, x10
  412094:	b.ge	4120a8 <error@@Base+0x102fc>  // b.tcont
  412098:	add	w1, w28, #0x1
  41209c:	mov	x0, x24
  4120a0:	bl	412600 <error@@Base+0x10854>
  4120a4:	cbnz	w0, 4125dc <error@@Base+0x10830>
  4120a8:	subs	x8, x28, x19
  4120ac:	b.le	4120d0 <error@@Base+0x10324>
  4120b0:	ldr	x9, [x24, #184]
  4120b4:	lsl	x2, x8, #3
  4120b8:	mov	w1, wzr
  4120bc:	mov	x27, x24
  4120c0:	add	x9, x9, x19, lsl #3
  4120c4:	add	x0, x9, #0x8
  4120c8:	bl	401920 <memset@plt>
  4120cc:	str	x28, [x24, #192]
  4120d0:	ldr	x19, [x24, #8]
  4120d4:	ldr	x27, [sp, #56]
  4120d8:	b	412000 <error@@Base+0x10254>
  4120dc:	ldr	x8, [x27, #32]
  4120e0:	mov	x20, x21
  4120e4:	cmp	x23, x8
  4120e8:	b.ge	412110 <error@@Base+0x10364>  // b.tcont
  4120ec:	ldp	x21, x20, [sp, #24]
  4120f0:	ldr	x12, [sp, #48]
  4120f4:	mov	w23, #0x28                  	// #40
  4120f8:	b	412130 <error@@Base+0x10384>
  4120fc:	ldur	x24, [x29, #-48]
  412100:	mov	x20, x21
  412104:	mov	x28, x11
  412108:	cmp	x23, x8
  41210c:	b.lt	4120ec <error@@Base+0x10340>  // b.tstop
  412110:	ldr	x21, [sp, #24]
  412114:	ldr	x12, [sp, #48]
  412118:	cmp	x23, #0x0
  41211c:	cinc	x25, x20, ne  // ne = any
  412120:	cmp	x25, x24
  412124:	mov	w23, #0x28                  	// #40
  412128:	b.le	412148 <error@@Base+0x1039c>
  41212c:	ldr	x20, [sp, #32]
  412130:	ldr	x8, [x28, #232]
  412134:	add	x12, x12, #0x1
  412138:	cmp	x12, x8
  41213c:	b.ge	4122ec <error@@Base+0x10540>  // b.tcont
  412140:	ldr	x8, [x20]
  412144:	b	411f98 <error@@Base+0x101ec>
  412148:	ldr	x20, [sp, #32]
  41214c:	b	412160 <error@@Base+0x103b4>
  412150:	ldr	x27, [sp, #56]
  412154:	cmp	x25, x24
  412158:	add	x25, x25, #0x1
  41215c:	b.ge	412130 <error@@Base+0x10384>  // b.tcont
  412160:	ldr	x8, [x27]
  412164:	cmp	x25, x8
  412168:	b.le	412190 <error@@Base+0x103e4>
  41216c:	ldr	x8, [x28, #48]
  412170:	cmp	x22, x8
  412174:	b.ge	4122a0 <error@@Base+0x104f4>  // b.tcont
  412178:	add	x9, x25, x19
  41217c:	ldrb	w8, [x19, x22]
  412180:	ldurb	w9, [x9, #-1]
  412184:	cmp	w8, w9
  412188:	b.ne	412130 <error@@Base+0x10384>  // b.any
  41218c:	add	x22, x22, #0x1
  412190:	ldr	x8, [x28, #184]
  412194:	ldr	x9, [x8, x25, lsl #3]
  412198:	cbz	x9, 412150 <error@@Base+0x103a4>
  41219c:	ldr	x8, [x9, #16]
  4121a0:	cmp	x8, #0x1
  4121a4:	b.lt	412150 <error@@Base+0x103a4>  // b.tstop
  4121a8:	ldr	x9, [x9, #24]
  4121ac:	ldr	x10, [x20]
  4121b0:	b	4121c0 <error@@Base+0x10414>
  4121b4:	subs	x8, x8, #0x1
  4121b8:	add	x9, x9, #0x8
  4121bc:	b.eq	412150 <error@@Base+0x103a4>  // b.none
  4121c0:	ldr	x26, [x9]
  4121c4:	add	x11, x10, x26, lsl #4
  4121c8:	ldrb	w11, [x11, #8]
  4121cc:	cmp	w11, #0x9
  4121d0:	b.ne	4121b4 <error@@Base+0x10408>  // b.any
  4121d4:	lsl	x11, x26, #4
  4121d8:	ldr	x11, [x10, x11]
  4121dc:	cmp	x11, x21
  4121e0:	b.ne	4121b4 <error@@Base+0x10408>  // b.any
  4121e4:	cmn	x26, #0x1
  4121e8:	b.eq	412150 <error@@Base+0x103a4>  // b.none
  4121ec:	ldr	x1, [x27, #16]
  4121f0:	cbnz	x1, 412214 <error@@Base+0x10468>
  4121f4:	ldr	x8, [x27]
  4121f8:	mov	w0, #0x18                  	// #24
  4121fc:	sub	x8, x25, x8
  412200:	add	x1, x8, #0x1
  412204:	bl	401930 <calloc@plt>
  412208:	mov	x1, x0
  41220c:	str	x0, [x27, #16]
  412210:	cbz	x0, 4125d0 <error@@Base+0x10824>
  412214:	ldp	x3, x2, [x27]
  412218:	mov	w6, #0x9                   	// #9
  41221c:	mov	x0, x28
  412220:	mov	x4, x26
  412224:	mov	x5, x25
  412228:	bl	412da4 <error@@Base+0x10ff8>
  41222c:	ldr	x12, [sp, #48]
  412230:	cmp	w0, #0x1
  412234:	b.eq	412150 <error@@Base+0x103a4>  // b.none
  412238:	mov	w27, w0
  41223c:	cbnz	w0, 4125e0 <error@@Base+0x10834>
  412240:	ldr	x27, [sp, #56]
  412244:	ldp	x9, x8, [x27, #24]
  412248:	cmp	x8, x9
  41224c:	b.eq	4122c8 <error@@Base+0x1051c>  // b.none
  412250:	mov	w0, #0x1                   	// #1
  412254:	mov	w1, #0x28                  	// #40
  412258:	bl	401930 <calloc@plt>
  41225c:	cbz	x0, 4125d0 <error@@Base+0x10824>
  412260:	ldp	x9, x8, [x27, #32]
  412264:	ldur	x3, [x29, #-40]
  412268:	mov	x2, x0
  41226c:	mov	x1, x27
  412270:	str	x0, [x8, x9, lsl #3]
  412274:	stp	x26, x25, [x0]
  412278:	add	x8, x9, #0x1
  41227c:	mov	x0, x28
  412280:	mov	x4, x24
  412284:	str	x8, [x27, #32]
  412288:	bl	412bd8 <error@@Base+0x10e2c>
  41228c:	cmp	w0, #0x1
  412290:	b.hi	4125dc <error@@Base+0x10830>  // b.pmore
  412294:	ldr	x19, [x28, #8]
  412298:	ldr	x12, [sp, #48]
  41229c:	b	412150 <error@@Base+0x103a4>
  4122a0:	ldr	x8, [x28, #88]
  4122a4:	cmp	x22, x8
  4122a8:	b.ge	412130 <error@@Base+0x10384>  // b.tcont
  4122ac:	add	w1, w22, #0x1
  4122b0:	mov	x0, x28
  4122b4:	bl	412600 <error@@Base+0x10854>
  4122b8:	cbnz	w0, 4125dc <error@@Base+0x10830>
  4122bc:	ldr	x19, [x28, #8]
  4122c0:	ldp	x12, x27, [sp, #48]
  4122c4:	b	412178 <error@@Base+0x103cc>
  4122c8:	ldr	x0, [x27, #40]
  4122cc:	mov	w19, #0x1                   	// #1
  4122d0:	bfi	x19, x8, #1, #63
  4122d4:	lsl	x1, x19, #3
  4122d8:	bl	401950 <realloc@plt>
  4122dc:	cbz	x0, 4125d0 <error@@Base+0x10824>
  4122e0:	str	x0, [x27, #40]
  4122e4:	str	x19, [x27, #24]
  4122e8:	b	412250 <error@@Base+0x104a4>
  4122ec:	ldr	x8, [x28, #200]
  4122f0:	ldr	x19, [sp, #8]
  4122f4:	stur	wzr, [x29, #-4]
  4122f8:	cmp	x19, x8
  4122fc:	b.lt	412314 <error@@Base+0x10568>  // b.tstop
  412300:	b	411dbc <error@@Base+0x10010>
  412304:	ldr	x8, [x28, #200]
  412308:	add	x19, x19, #0x1
  41230c:	cmp	x19, x8
  412310:	b.ge	411dbc <error@@Base+0x10010>  // b.tcont
  412314:	ldr	x8, [x28, #216]
  412318:	mul	x9, x19, x23
  41231c:	ldur	x10, [x29, #-40]
  412320:	ldr	x9, [x8, x9]
  412324:	cmp	x9, x10
  412328:	b.ne	412304 <error@@Base+0x10558>  // b.any
  41232c:	madd	x9, x19, x23, x8
  412330:	ldr	x9, [x9, #8]
  412334:	ldur	x10, [x29, #-48]
  412338:	cmp	x9, x10
  41233c:	b.ne	412304 <error@@Base+0x10558>  // b.any
  412340:	str	x19, [sp, #8]
  412344:	madd	x8, x19, x23, x8
  412348:	ldp	x21, x19, [x8, #16]
  41234c:	ldr	x8, [sp, #16]
  412350:	cmp	x19, x21
  412354:	ldr	x23, [x8, #48]
  412358:	b.ne	412374 <error@@Base+0x105c8>  // b.any
  41235c:	ldr	x8, [x8, #40]
  412360:	ldur	x10, [x29, #-40]
  412364:	mov	w9, #0x18                  	// #24
  412368:	madd	x8, x10, x9, x8
  41236c:	ldr	x8, [x8, #16]
  412370:	b	412380 <error@@Base+0x105d4>
  412374:	ldr	x8, [x8, #24]
  412378:	ldur	x9, [x29, #-40]
  41237c:	add	x8, x8, x9, lsl #3
  412380:	ldur	x9, [x29, #-48]
  412384:	ldr	x26, [x8]
  412388:	add	x8, x19, x9
  41238c:	sub	x22, x8, x21
  412390:	cmp	x22, #0x0
  412394:	b.le	4123d8 <error@@Base+0x1062c>
  412398:	ldr	x9, [x28, #88]
  41239c:	sub	x8, x22, #0x1
  4123a0:	cmp	x9, x8
  4123a4:	b.eq	412540 <error@@Base+0x10794>  // b.none
  4123a8:	ldr	w9, [x28, #144]
  4123ac:	cmp	w9, #0x2
  4123b0:	b.lt	4123e0 <error@@Base+0x10634>  // b.tstop
  4123b4:	ldr	x8, [x28, #16]
  4123b8:	mov	x9, x22
  4123bc:	sub	x8, x8, #0x4
  4123c0:	ldr	w24, [x8, x9, lsl #2]
  4123c4:	cmn	w24, #0x1
  4123c8:	b.ne	412408 <error@@Base+0x1065c>  // b.any
  4123cc:	sub	x9, x9, #0x1
  4123d0:	cmp	x9, #0x0
  4123d4:	b.gt	4123c0 <error@@Base+0x10614>
  4123d8:	ldr	w25, [x28, #112]
  4123dc:	b	412438 <error@@Base+0x1068c>
  4123e0:	ldr	x9, [x28, #8]
  4123e4:	ldrb	w8, [x9, x8]
  4123e8:	ldr	x9, [x28, #128]
  4123ec:	lsr	x10, x8, #3
  4123f0:	and	x10, x10, #0x18
  4123f4:	ldr	x9, [x9, x10]
  4123f8:	lsr	x9, x9, x8
  4123fc:	tbz	w9, #0, 41242c <error@@Base+0x10680>
  412400:	mov	w25, #0x1                   	// #1
  412404:	b	412438 <error@@Base+0x1068c>
  412408:	ldrb	w8, [x28, #142]
  41240c:	cbnz	w8, 412554 <error@@Base+0x107a8>
  412410:	cmp	w24, #0xa
  412414:	b.ne	412434 <error@@Base+0x10688>  // b.any
  412418:	ldrb	w8, [x28, #141]
  41241c:	cmp	w8, #0x0
  412420:	cset	w8, ne  // ne = any
  412424:	lsl	w25, w8, #1
  412428:	b	412438 <error@@Base+0x1068c>
  41242c:	cmp	w8, #0xa
  412430:	b.eq	412418 <error@@Base+0x1066c>  // b.none
  412434:	mov	w25, wzr
  412438:	ldr	x8, [x28, #184]
  41243c:	ldur	x9, [x29, #-48]
  412440:	mov	w10, #0x18                  	// #24
  412444:	madd	x24, x26, x10, x23
  412448:	ldr	x9, [x8, x9, lsl #3]
  41244c:	ldr	x8, [x8, x22, lsl #3]
  412450:	cbz	x9, 4124b0 <error@@Base+0x10704>
  412454:	ldr	x20, [x9, #16]
  412458:	mov	w23, #0x28                  	// #40
  41245c:	cbz	x8, 4124bc <error@@Base+0x10710>
  412460:	ldr	x1, [x8, #80]
  412464:	sub	x0, x29, #0x20
  412468:	mov	x2, x24
  41246c:	bl	4129e8 <error@@Base+0x10c3c>
  412470:	stur	w0, [x29, #-4]
  412474:	cbnz	w0, 4125e8 <error@@Base+0x1083c>
  412478:	ldr	x1, [sp, #16]
  41247c:	sub	x0, x29, #0x4
  412480:	sub	x2, x29, #0x20
  412484:	mov	w3, w25
  412488:	bl	4102c8 <error@@Base+0xe51c>
  41248c:	ldr	x8, [x28, #184]
  412490:	lsl	x22, x22, #3
  412494:	str	x0, [x8, x22]
  412498:	ldur	x0, [x29, #-16]
  41249c:	bl	401aa0 <free@plt>
  4124a0:	ldr	x8, [x28, #184]
  4124a4:	ldr	x9, [x8, x22]
  4124a8:	cbz	x9, 4124e8 <error@@Base+0x1073c>
  4124ac:	b	4124f0 <error@@Base+0x10744>
  4124b0:	mov	x20, xzr
  4124b4:	mov	w23, #0x28                  	// #40
  4124b8:	cbnz	x8, 412460 <error@@Base+0x106b4>
  4124bc:	ldr	x1, [sp, #16]
  4124c0:	sub	x0, x29, #0x4
  4124c4:	mov	x2, x24
  4124c8:	mov	w3, w25
  4124cc:	bl	4102c8 <error@@Base+0xe51c>
  4124d0:	ldr	x8, [x28, #184]
  4124d4:	lsl	x9, x22, #3
  4124d8:	str	x0, [x8, x9]
  4124dc:	ldr	x8, [x28, #184]
  4124e0:	ldr	x9, [x8, x9]
  4124e4:	cbnz	x9, 4124f0 <error@@Base+0x10744>
  4124e8:	ldur	w27, [x29, #-4]
  4124ec:	cbnz	w27, 4125ac <error@@Base+0x10800>
  4124f0:	cmp	x19, x21
  4124f4:	ldr	x19, [sp, #8]
  4124f8:	b.ne	412304 <error@@Base+0x10558>  // b.any
  4124fc:	ldur	x9, [x29, #-48]
  412500:	ldr	x8, [x8, x9, lsl #3]
  412504:	ldr	x8, [x8, #16]
  412508:	cmp	x8, x20
  41250c:	b.le	412304 <error@@Base+0x10558>
  412510:	ldur	x2, [x29, #-48]
  412514:	mov	x0, x28
  412518:	mov	x1, x24
  41251c:	bl	411c5c <error@@Base+0xfeb0>
  412520:	stur	w0, [x29, #-4]
  412524:	cbnz	w0, 4125f8 <error@@Base+0x1084c>
  412528:	mov	x0, x28
  41252c:	mov	x1, x24
  412530:	bl	411d68 <error@@Base+0xffbc>
  412534:	stur	w0, [x29, #-4]
  412538:	cbz	w0, 412304 <error@@Base+0x10558>
  41253c:	b	4125f8 <error@@Base+0x1084c>
  412540:	ldr	w8, [x28, #160]
  412544:	mov	w9, #0xa                   	// #10
  412548:	and	w8, w8, #0x2
  41254c:	eor	w25, w8, w9
  412550:	b	412438 <error@@Base+0x1068c>
  412554:	mov	w0, w24
  412558:	bl	401b20 <iswalnum@plt>
  41255c:	cmp	w24, #0x5f
  412560:	mov	w25, #0x1                   	// #1
  412564:	b.eq	412438 <error@@Base+0x1068c>  // b.none
  412568:	cbz	w0, 412410 <error@@Base+0x10664>
  41256c:	b	412438 <error@@Base+0x1068c>
  412570:	ldr	w8, [x28, #160]
  412574:	mov	w9, #0xa                   	// #10
  412578:	and	w8, w8, #0x2
  41257c:	eor	w8, w8, w9
  412580:	b	411ea8 <error@@Base+0x100fc>
  412584:	mov	w0, w24
  412588:	bl	401b20 <iswalnum@plt>
  41258c:	mov	w9, wzr
  412590:	cmp	w24, #0x5f
  412594:	mov	w8, #0x1                   	// #1
  412598:	b.eq	411eb8 <error@@Base+0x1010c>  // b.none
  41259c:	cbz	w0, 411e80 <error@@Base+0x100d4>
  4125a0:	b	411eb8 <error@@Base+0x1010c>
  4125a4:	mov	w27, wzr
  4125a8:	stur	wzr, [x29, #-4]
  4125ac:	mov	w0, w27
  4125b0:	ldp	x20, x19, [sp, #192]
  4125b4:	ldp	x22, x21, [sp, #176]
  4125b8:	ldp	x24, x23, [sp, #160]
  4125bc:	ldp	x26, x25, [sp, #144]
  4125c0:	ldp	x28, x27, [sp, #128]
  4125c4:	ldp	x29, x30, [sp, #112]
  4125c8:	add	sp, sp, #0xd0
  4125cc:	ret
  4125d0:	mov	w27, #0xc                   	// #12
  4125d4:	stur	w27, [x29, #-4]
  4125d8:	b	4125ac <error@@Base+0x10800>
  4125dc:	mov	w27, w0
  4125e0:	stur	w27, [x29, #-4]
  4125e4:	b	4125ac <error@@Base+0x10800>
  4125e8:	mov	w27, w0
  4125ec:	ldur	x0, [x29, #-16]
  4125f0:	bl	401aa0 <free@plt>
  4125f4:	b	4125ac <error@@Base+0x10800>
  4125f8:	mov	w27, w0
  4125fc:	b	4125ac <error@@Base+0x10800>
  412600:	stp	x29, x30, [sp, #-48]!
  412604:	stp	x20, x19, [sp, #32]
  412608:	ldr	x8, [x0, #64]
  41260c:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  412610:	str	x21, [sp, #16]
  412614:	mov	x29, sp
  412618:	cmp	x8, x9
  41261c:	b.hi	4127d8 <error@@Base+0x10a2c>  // b.pmore
  412620:	ldr	x9, [x0, #88]
  412624:	lsl	x8, x8, #1
  412628:	ldr	w11, [x0, #144]
  41262c:	sxtw	x10, w1
  412630:	cmp	x9, x8
  412634:	csel	x8, x9, x8, lt  // lt = tstop
  412638:	cmp	x8, x10
  41263c:	mov	x19, x0
  412640:	csel	x20, x8, x10, gt
  412644:	cmp	w11, #0x2
  412648:	b.lt	412684 <error@@Base+0x108d8>  // b.tstop
  41264c:	lsr	x8, x20, #61
  412650:	cbnz	x8, 4127d8 <error@@Base+0x10a2c>
  412654:	ldr	x0, [x19, #16]
  412658:	lsl	x1, x20, #2
  41265c:	bl	401950 <realloc@plt>
  412660:	cbz	x0, 4127d8 <error@@Base+0x10a2c>
  412664:	mov	x8, x0
  412668:	ldr	x0, [x19, #24]
  41266c:	str	x8, [x19, #16]
  412670:	cbz	x0, 412684 <error@@Base+0x108d8>
  412674:	lsl	x1, x20, #3
  412678:	bl	401950 <realloc@plt>
  41267c:	cbz	x0, 4127d8 <error@@Base+0x10a2c>
  412680:	str	x0, [x19, #24]
  412684:	ldrb	w8, [x19, #139]
  412688:	cbz	w8, 4126a0 <error@@Base+0x108f4>
  41268c:	ldr	x0, [x19, #8]
  412690:	mov	x1, x20
  412694:	bl	401950 <realloc@plt>
  412698:	cbz	x0, 4127d8 <error@@Base+0x10a2c>
  41269c:	str	x0, [x19, #8]
  4126a0:	ldr	x0, [x19, #184]
  4126a4:	str	x20, [x19, #64]
  4126a8:	cbz	x0, 4126c0 <error@@Base+0x10914>
  4126ac:	lsl	x8, x20, #3
  4126b0:	add	x1, x8, #0x8
  4126b4:	bl	401950 <realloc@plt>
  4126b8:	cbz	x0, 4127d8 <error@@Base+0x10a2c>
  4126bc:	str	x0, [x19, #184]
  4126c0:	ldr	w8, [x19, #144]
  4126c4:	ldrb	w9, [x19, #136]
  4126c8:	cmp	w8, #0x2
  4126cc:	cbz	w9, 4126e4 <error@@Base+0x10938>
  4126d0:	b.lt	4126f4 <error@@Base+0x10948>  // b.tstop
  4126d4:	mov	x0, x19
  4126d8:	bl	40af98 <error@@Base+0x91ec>
  4126dc:	cbz	w0, 4127c4 <error@@Base+0x10a18>
  4126e0:	b	4127c8 <error@@Base+0x10a1c>
  4126e4:	b.lt	41275c <error@@Base+0x109b0>  // b.tstop
  4126e8:	mov	x0, x19
  4126ec:	bl	40b63c <error@@Base+0x9890>
  4126f0:	b	4127c4 <error@@Base+0x10a18>
  4126f4:	ldr	x8, [x19, #64]
  4126f8:	ldr	x9, [x19, #88]
  4126fc:	ldr	x20, [x19, #48]
  412700:	cmp	x8, x9
  412704:	csel	x21, x9, x8, gt
  412708:	cmp	x20, x21
  41270c:	b.ge	412754 <error@@Base+0x109a8>  // b.tcont
  412710:	bl	401960 <__ctype_toupper_loc@plt>
  412714:	ldr	x8, [x19]
  412718:	ldr	x9, [x19, #40]
  41271c:	add	x8, x8, x9
  412720:	ldr	x9, [x19, #120]
  412724:	ldrb	w8, [x8, x20]
  412728:	cbnz	x9, 41274c <error@@Base+0x109a0>
  41272c:	ldr	x9, [x0]
  412730:	ldr	x10, [x19, #8]
  412734:	ldr	w8, [x9, w8, uxtw #2]
  412738:	strb	w8, [x10, x20]
  41273c:	add	x20, x20, #0x1
  412740:	cmp	x20, x21
  412744:	b.lt	412714 <error@@Base+0x10968>  // b.tstop
  412748:	b	412754 <error@@Base+0x109a8>
  41274c:	ldrb	w8, [x9, x8]
  412750:	b	41272c <error@@Base+0x10980>
  412754:	stp	x20, x20, [x19, #48]
  412758:	b	4127c4 <error@@Base+0x10a18>
  41275c:	ldr	x10, [x19, #120]
  412760:	cbz	x10, 4127c4 <error@@Base+0x10a18>
  412764:	ldr	x9, [x19, #64]
  412768:	ldr	x11, [x19, #88]
  41276c:	ldr	x8, [x19, #48]
  412770:	cmp	x9, x11
  412774:	csel	x9, x11, x9, gt
  412778:	cmp	x8, x9
  41277c:	b.ge	4127c0 <error@@Base+0x10a14>  // b.tcont
  412780:	ldr	x11, [x19, #40]
  412784:	ldp	x12, x13, [x19]
  412788:	add	x11, x11, x8
  41278c:	ldrb	w11, [x12, x11]
  412790:	ldrb	w10, [x10, x11]
  412794:	strb	w10, [x13, x8]
  412798:	add	x8, x8, #0x1
  41279c:	cmp	x8, x9
  4127a0:	b.ge	4127c0 <error@@Base+0x10a14>  // b.tcont
  4127a4:	ldr	x10, [x19, #40]
  4127a8:	ldp	x11, x13, [x19]
  4127ac:	ldr	x12, [x19, #120]
  4127b0:	add	x10, x11, x10
  4127b4:	ldrb	w10, [x10, x8]
  4127b8:	ldrb	w10, [x12, x10]
  4127bc:	b	412794 <error@@Base+0x109e8>
  4127c0:	stp	x8, x8, [x19, #48]
  4127c4:	mov	w0, wzr
  4127c8:	ldp	x20, x19, [sp, #32]
  4127cc:	ldr	x21, [sp, #16]
  4127d0:	ldp	x29, x30, [sp], #48
  4127d4:	ret
  4127d8:	mov	w0, #0xc                   	// #12
  4127dc:	b	4127c8 <error@@Base+0x10a1c>
  4127e0:	sub	sp, sp, #0x60
  4127e4:	stp	x29, x30, [sp, #32]
  4127e8:	stp	x24, x23, [sp, #48]
  4127ec:	stp	x22, x21, [sp, #64]
  4127f0:	stp	x20, x19, [sp, #80]
  4127f4:	ldr	x20, [x1, #72]
  4127f8:	ldp	x8, x9, [x1, #184]
  4127fc:	ldr	x22, [x1, #152]
  412800:	mov	x24, x2
  412804:	mov	x19, x1
  412808:	cmp	x20, x9
  41280c:	mov	x21, x0
  412810:	add	x29, sp, #0x20
  412814:	b.le	412824 <error@@Base+0x10a78>
  412818:	str	x24, [x8, x20, lsl #3]
  41281c:	str	x20, [x19, #192]
  412820:	b	412948 <error@@Base+0x10b9c>
  412824:	ldr	x9, [x8, x20, lsl #3]
  412828:	cbz	x9, 41285c <error@@Base+0x10ab0>
  41282c:	ldr	x2, [x9, #80]
  412830:	cbz	x24, 412864 <error@@Base+0x10ab8>
  412834:	ldr	x23, [x24, #80]
  412838:	mov	x0, sp
  41283c:	mov	x1, x23
  412840:	bl	4129e8 <error@@Base+0x10c3c>
  412844:	str	w0, [x21]
  412848:	cbnz	w0, 4129b0 <error@@Base+0x10c04>
  41284c:	ldr	x8, [x19, #72]
  412850:	cmp	x8, #0x0
  412854:	b.gt	412884 <error@@Base+0x10ad8>
  412858:	b	4128c0 <error@@Base+0x10b14>
  41285c:	str	x24, [x8, x20, lsl #3]
  412860:	b	412948 <error@@Base+0x10b9c>
  412864:	ldr	x8, [x2, #16]
  412868:	ldr	q0, [x2]
  41286c:	mov	x23, xzr
  412870:	str	x8, [sp, #16]
  412874:	mov	x8, x20
  412878:	str	q0, [sp]
  41287c:	cmp	x8, #0x0
  412880:	b.le	4128c0 <error@@Base+0x10b14>
  412884:	ldr	x10, [x19, #88]
  412888:	sub	x9, x8, #0x1
  41288c:	cmp	x10, x9
  412890:	b.eq	4129b8 <error@@Base+0x10c0c>  // b.none
  412894:	ldr	w10, [x19, #144]
  412898:	cmp	w10, #0x2
  41289c:	b.lt	4128c8 <error@@Base+0x10b1c>  // b.tstop
  4128a0:	ldr	x9, [x19, #16]
  4128a4:	sub	x9, x9, #0x4
  4128a8:	ldr	w24, [x9, x8, lsl #2]
  4128ac:	cmn	w24, #0x1
  4128b0:	b.ne	4128f0 <error@@Base+0x10b44>  // b.any
  4128b4:	sub	x8, x8, #0x1
  4128b8:	cmp	x8, #0x0
  4128bc:	b.gt	4128a8 <error@@Base+0x10afc>
  4128c0:	ldr	w3, [x19, #112]
  4128c4:	b	412920 <error@@Base+0x10b74>
  4128c8:	ldr	x8, [x19, #8]
  4128cc:	ldrb	w8, [x8, x9]
  4128d0:	ldr	x9, [x19, #128]
  4128d4:	lsr	x10, x8, #3
  4128d8:	and	x10, x10, #0x18
  4128dc:	ldr	x9, [x9, x10]
  4128e0:	lsr	x9, x9, x8
  4128e4:	tbz	w9, #0, 412914 <error@@Base+0x10b68>
  4128e8:	mov	w3, #0x1                   	// #1
  4128ec:	b	412920 <error@@Base+0x10b74>
  4128f0:	ldrb	w8, [x19, #142]
  4128f4:	cbnz	w8, 4129cc <error@@Base+0x10c20>
  4128f8:	cmp	w24, #0xa
  4128fc:	b.ne	41291c <error@@Base+0x10b70>  // b.any
  412900:	ldrb	w8, [x19, #141]
  412904:	cmp	w8, #0x0
  412908:	cset	w8, ne  // ne = any
  41290c:	lsl	w3, w8, #1
  412910:	b	412920 <error@@Base+0x10b74>
  412914:	cmp	w8, #0xa
  412918:	b.eq	412900 <error@@Base+0x10b54>  // b.none
  41291c:	mov	w3, wzr
  412920:	mov	x2, sp
  412924:	mov	x0, x21
  412928:	mov	x1, x22
  41292c:	bl	4102c8 <error@@Base+0xe51c>
  412930:	ldr	x8, [x19, #184]
  412934:	mov	x24, x0
  412938:	str	x0, [x8, x20, lsl #3]
  41293c:	cbz	x23, 412948 <error@@Base+0x10b9c>
  412940:	ldr	x0, [sp, #16]
  412944:	bl	401aa0 <free@plt>
  412948:	cbz	x24, 412994 <error@@Base+0x10be8>
  41294c:	ldr	x8, [x22, #152]
  412950:	cbz	x8, 412994 <error@@Base+0x10be8>
  412954:	add	x22, x24, #0x8
  412958:	mov	x0, x19
  41295c:	mov	x1, x22
  412960:	mov	x2, x20
  412964:	bl	411c5c <error@@Base+0xfeb0>
  412968:	str	w0, [x21]
  41296c:	cbnz	w0, 4129b0 <error@@Base+0x10c04>
  412970:	ldrb	w8, [x24, #104]
  412974:	tbz	w8, #6, 412994 <error@@Base+0x10be8>
  412978:	mov	x0, x19
  41297c:	mov	x1, x22
  412980:	bl	411d68 <error@@Base+0xffbc>
  412984:	str	w0, [x21]
  412988:	cbnz	w0, 4129b0 <error@@Base+0x10c04>
  41298c:	ldr	x8, [x19, #184]
  412990:	ldr	x24, [x8, x20, lsl #3]
  412994:	mov	x0, x24
  412998:	ldp	x20, x19, [sp, #80]
  41299c:	ldp	x22, x21, [sp, #64]
  4129a0:	ldp	x24, x23, [sp, #48]
  4129a4:	ldp	x29, x30, [sp, #32]
  4129a8:	add	sp, sp, #0x60
  4129ac:	ret
  4129b0:	mov	x24, xzr
  4129b4:	b	412994 <error@@Base+0x10be8>
  4129b8:	ldr	w8, [x19, #160]
  4129bc:	mov	w9, #0xa                   	// #10
  4129c0:	and	w8, w8, #0x2
  4129c4:	eor	w3, w8, w9
  4129c8:	b	412920 <error@@Base+0x10b74>
  4129cc:	mov	w0, w24
  4129d0:	bl	401b20 <iswalnum@plt>
  4129d4:	cmp	w24, #0x5f
  4129d8:	mov	w3, #0x1                   	// #1
  4129dc:	b.eq	412920 <error@@Base+0x10b74>  // b.none
  4129e0:	cbz	w0, 4128f8 <error@@Base+0x10b4c>
  4129e4:	b	412920 <error@@Base+0x10b74>
  4129e8:	stp	x29, x30, [sp, #-80]!
  4129ec:	stp	x20, x19, [sp, #64]
  4129f0:	mov	x20, x2
  4129f4:	mov	x19, x0
  4129f8:	stp	x26, x25, [sp, #16]
  4129fc:	stp	x24, x23, [sp, #32]
  412a00:	stp	x22, x21, [sp, #48]
  412a04:	mov	x29, sp
  412a08:	cbz	x1, 412b30 <error@@Base+0x10d84>
  412a0c:	ldr	x24, [x1, #8]
  412a10:	mov	x21, x1
  412a14:	cbz	x20, 412af8 <error@@Base+0x10d4c>
  412a18:	cmp	x24, #0x1
  412a1c:	b.lt	412af8 <error@@Base+0x10d4c>  // b.tstop
  412a20:	ldr	x23, [x20, #8]
  412a24:	cmp	x23, #0x1
  412a28:	b.lt	412af8 <error@@Base+0x10d4c>  // b.tstop
  412a2c:	add	x8, x23, x24
  412a30:	lsl	x0, x8, #3
  412a34:	str	x8, [x19]
  412a38:	bl	4018b0 <malloc@plt>
  412a3c:	str	x0, [x19, #16]
  412a40:	cbz	x0, 412bd0 <error@@Base+0x10e24>
  412a44:	mov	x25, xzr
  412a48:	mov	x22, xzr
  412a4c:	mov	x11, xzr
  412a50:	mov	x9, xzr
  412a54:	mov	w10, #0x1                   	// #1
  412a58:	add	x8, x0, x22, lsl #3
  412a5c:	mov	x26, x11
  412a60:	tbz	w10, #0, 412b88 <error@@Base+0x10ddc>
  412a64:	ldr	x10, [x21, #16]
  412a68:	ldr	x11, [x20, #16]
  412a6c:	ldr	x13, [x10, x9, lsl #3]
  412a70:	ldr	x12, [x11, x26, lsl #3]
  412a74:	cmp	x13, x12
  412a78:	b.le	412a9c <error@@Base+0x10cf0>
  412a7c:	add	x26, x26, #0x1
  412a80:	cmp	x23, x26
  412a84:	add	x22, x22, #0x1
  412a88:	cset	w10, gt
  412a8c:	cmp	x24, x9
  412a90:	str	x12, [x8], #8
  412a94:	b.gt	412a60 <error@@Base+0x10cb4>
  412a98:	b	412ad0 <error@@Base+0x10d24>
  412a9c:	str	x13, [x8]
  412aa0:	ldr	x23, [x20, #8]
  412aa4:	ldr	x24, [x21, #8]
  412aa8:	cinc	x11, x26, eq  // eq = none
  412aac:	add	x9, x9, #0x1
  412ab0:	cmp	x23, x11
  412ab4:	add	x22, x22, #0x1
  412ab8:	cset	w10, gt
  412abc:	cmp	x24, x9
  412ac0:	sub	x25, x25, #0x1
  412ac4:	b.gt	412a58 <error@@Base+0x10cac>
  412ac8:	cmp	x13, x12
  412acc:	cinc	x26, x26, eq  // eq = none
  412ad0:	cbz	w10, 412bac <error@@Base+0x10e00>
  412ad4:	ldr	x8, [x20, #16]
  412ad8:	sub	x9, x23, x26
  412adc:	add	x0, x0, x22, lsl #3
  412ae0:	lsl	x2, x9, #3
  412ae4:	add	x1, x8, x26, lsl #3
  412ae8:	bl	401780 <memcpy@plt>
  412aec:	sub	x8, x22, x26
  412af0:	add	x22, x8, x23
  412af4:	b	412bac <error@@Base+0x10e00>
  412af8:	cmp	x24, #0x1
  412afc:	b.lt	412b30 <error@@Base+0x10d84>  // b.tstop
  412b00:	str	x24, [x19, #8]
  412b04:	ldr	x20, [x21, #8]
  412b08:	cmp	x20, #0x1
  412b0c:	b.lt	412b78 <error@@Base+0x10dcc>  // b.tstop
  412b10:	lsl	x0, x24, #3
  412b14:	str	x24, [x19]
  412b18:	bl	4018b0 <malloc@plt>
  412b1c:	str	x0, [x19, #16]
  412b20:	cbz	x0, 412bcc <error@@Base+0x10e20>
  412b24:	ldr	x1, [x21, #16]
  412b28:	lsl	x2, x20, #3
  412b2c:	b	412b6c <error@@Base+0x10dc0>
  412b30:	cbz	x20, 412b78 <error@@Base+0x10dcc>
  412b34:	ldr	x8, [x20, #8]
  412b38:	cmp	x8, #0x1
  412b3c:	b.lt	412b78 <error@@Base+0x10dcc>  // b.tstop
  412b40:	str	x8, [x19, #8]
  412b44:	ldr	x21, [x20, #8]
  412b48:	cmp	x21, #0x1
  412b4c:	b.lt	412b78 <error@@Base+0x10dcc>  // b.tstop
  412b50:	lsl	x0, x8, #3
  412b54:	str	x8, [x19]
  412b58:	bl	4018b0 <malloc@plt>
  412b5c:	str	x0, [x19, #16]
  412b60:	cbz	x0, 412bcc <error@@Base+0x10e20>
  412b64:	ldr	x1, [x20, #16]
  412b68:	lsl	x2, x21, #3
  412b6c:	bl	401780 <memcpy@plt>
  412b70:	mov	w0, wzr
  412b74:	b	412bb4 <error@@Base+0x10e08>
  412b78:	mov	w0, wzr
  412b7c:	stp	xzr, xzr, [x19]
  412b80:	str	xzr, [x19, #16]
  412b84:	b	412bb4 <error@@Base+0x10e08>
  412b88:	ldr	x10, [x21, #16]
  412b8c:	sub	x11, x24, x9
  412b90:	lsl	x2, x11, #3
  412b94:	mov	x0, x8
  412b98:	add	x1, x10, x9, lsl #3
  412b9c:	bl	401780 <memcpy@plt>
  412ba0:	ldr	x8, [x21, #8]
  412ba4:	add	x8, x8, x25
  412ba8:	add	x22, x8, x22
  412bac:	mov	w0, wzr
  412bb0:	str	x22, [x19, #8]
  412bb4:	ldp	x20, x19, [sp, #64]
  412bb8:	ldp	x22, x21, [sp, #48]
  412bbc:	ldp	x24, x23, [sp, #32]
  412bc0:	ldp	x26, x25, [sp, #16]
  412bc4:	ldp	x29, x30, [sp], #80
  412bc8:	ret
  412bcc:	stp	xzr, xzr, [x19]
  412bd0:	mov	w0, #0xc                   	// #12
  412bd4:	b	412bb4 <error@@Base+0x10e08>
  412bd8:	stp	x29, x30, [sp, #-96]!
  412bdc:	stp	x28, x27, [sp, #16]
  412be0:	stp	x26, x25, [sp, #32]
  412be4:	stp	x24, x23, [sp, #48]
  412be8:	stp	x22, x21, [sp, #64]
  412bec:	stp	x20, x19, [sp, #80]
  412bf0:	mov	x22, x2
  412bf4:	mov	x23, x3
  412bf8:	ldr	x2, [x2]
  412bfc:	ldr	x3, [x22, #8]
  412c00:	mov	x20, x4
  412c04:	mov	x21, x1
  412c08:	add	x1, x22, #0x10
  412c0c:	mov	w6, #0x8                   	// #8
  412c10:	mov	x4, x23
  412c14:	mov	x5, x20
  412c18:	mov	x29, sp
  412c1c:	mov	x19, x0
  412c20:	bl	412da4 <error@@Base+0x10ff8>
  412c24:	cbz	w0, 412c44 <error@@Base+0x10e98>
  412c28:	ldp	x20, x19, [sp, #80]
  412c2c:	ldp	x22, x21, [sp, #64]
  412c30:	ldp	x24, x23, [sp, #48]
  412c34:	ldp	x26, x25, [sp, #32]
  412c38:	ldp	x28, x27, [sp, #16]
  412c3c:	ldp	x29, x30, [sp], #96
  412c40:	ret
  412c44:	ldp	x27, x8, [x19, #200]
  412c48:	ldr	x26, [x21]
  412c4c:	ldr	x25, [x22, #8]
  412c50:	cmp	x27, x8
  412c54:	b.ge	412c68 <error@@Base+0x10ebc>  // b.tcont
  412c58:	ldr	x24, [x19, #216]
  412c5c:	subs	x8, x27, #0x1
  412c60:	b.ge	412cb0 <error@@Base+0x10f04>  // b.tcont
  412c64:	b	412cd4 <error@@Base+0x10f28>
  412c68:	ldr	x0, [x19, #216]
  412c6c:	add	x8, x8, x8, lsl #2
  412c70:	lsl	x1, x8, #4
  412c74:	bl	401950 <realloc@plt>
  412c78:	cbz	x0, 412d94 <error@@Base+0x10fe8>
  412c7c:	ldp	x27, x28, [x19, #200]
  412c80:	mov	w8, #0x28                  	// #40
  412c84:	mov	x24, x0
  412c88:	str	x0, [x19, #216]
  412c8c:	madd	x0, x27, x8, x0
  412c90:	add	x8, x28, x28, lsl #2
  412c94:	lsl	x2, x8, #3
  412c98:	mov	w1, wzr
  412c9c:	bl	401920 <memset@plt>
  412ca0:	lsl	x8, x28, #1
  412ca4:	str	x8, [x19, #208]
  412ca8:	subs	x8, x27, #0x1
  412cac:	b.lt	412cd4 <error@@Base+0x10f28>  // b.tstop
  412cb0:	mov	w9, #0x28                  	// #40
  412cb4:	madd	x9, x8, x9, x24
  412cb8:	ldr	x9, [x9, #8]
  412cbc:	cmp	x9, x20
  412cc0:	b.ne	412cd4 <error@@Base+0x10f28>  // b.any
  412cc4:	mov	w9, #0x28                  	// #40
  412cc8:	madd	x8, x8, x9, x24
  412ccc:	mov	w9, #0x1                   	// #1
  412cd0:	strb	w9, [x8, #32]
  412cd4:	mov	w9, #0x28                  	// #40
  412cd8:	subs	x8, x25, x26
  412cdc:	add	x10, x27, #0x1
  412ce0:	madd	x9, x27, x9, x24
  412ce4:	csetm	w11, eq  // eq = none
  412ce8:	stp	x23, x20, [x9]
  412cec:	stp	x26, x25, [x9, #16]
  412cf0:	strh	w11, [x9, #34]
  412cf4:	str	x10, [x19, #200]
  412cf8:	strb	wzr, [x9, #32]
  412cfc:	ldrsw	x9, [x19, #224]
  412d00:	cmp	x8, x9
  412d04:	b.le	412d0c <error@@Base+0x10f60>
  412d08:	str	w8, [x19, #224]
  412d0c:	ldr	x9, [x22, #8]
  412d10:	ldr	x10, [x21]
  412d14:	ldr	x8, [x19, #64]
  412d18:	ldr	x21, [x19, #192]
  412d1c:	add	x9, x9, x20
  412d20:	sub	x20, x9, x10
  412d24:	cmp	x8, x20
  412d28:	b.gt	412d38 <error@@Base+0x10f8c>
  412d2c:	ldr	x9, [x19, #88]
  412d30:	cmp	x8, x9
  412d34:	b.lt	412d50 <error@@Base+0x10fa4>  // b.tstop
  412d38:	ldr	x8, [x19, #48]
  412d3c:	cmp	x8, x20
  412d40:	b.gt	412d60 <error@@Base+0x10fb4>
  412d44:	ldr	x9, [x19, #88]
  412d48:	cmp	x8, x9
  412d4c:	b.ge	412d60 <error@@Base+0x10fb4>  // b.tcont
  412d50:	add	w1, w20, #0x1
  412d54:	mov	x0, x19
  412d58:	bl	412600 <error@@Base+0x10854>
  412d5c:	cbnz	w0, 412c28 <error@@Base+0x10e7c>
  412d60:	subs	x8, x20, x21
  412d64:	b.le	412d8c <error@@Base+0x10fe0>
  412d68:	ldr	x9, [x19, #184]
  412d6c:	lsl	x2, x8, #3
  412d70:	mov	w1, wzr
  412d74:	add	x9, x9, x21, lsl #3
  412d78:	add	x0, x9, #0x8
  412d7c:	bl	401920 <memset@plt>
  412d80:	mov	w0, wzr
  412d84:	str	x20, [x19, #192]
  412d88:	b	412c28 <error@@Base+0x10e7c>
  412d8c:	mov	w0, wzr
  412d90:	b	412c28 <error@@Base+0x10e7c>
  412d94:	ldr	x0, [x19, #216]
  412d98:	bl	401aa0 <free@plt>
  412d9c:	mov	w0, #0xc                   	// #12
  412da0:	b	412c28 <error@@Base+0x10e7c>
  412da4:	sub	sp, sp, #0x100
  412da8:	stp	x29, x30, [sp, #160]
  412dac:	stp	x28, x27, [sp, #176]
  412db0:	stp	x26, x25, [sp, #192]
  412db4:	stp	x24, x23, [sp, #208]
  412db8:	stp	x22, x21, [sp, #224]
  412dbc:	stp	x20, x19, [sp, #240]
  412dc0:	ldr	x8, [x0, #152]
  412dc4:	add	x29, sp, #0xa0
  412dc8:	stur	wzr, [x29, #-36]
  412dcc:	lsl	x10, x2, #4
  412dd0:	str	x8, [sp, #48]
  412dd4:	ldr	x8, [x8]
  412dd8:	ldrsw	x9, [x0, #224]
  412ddc:	ldr	x21, [x1, #8]
  412de0:	mov	x22, x2
  412de4:	ldr	x8, [x8, x10]
  412de8:	mov	x27, x1
  412dec:	mov	x20, x0
  412df0:	mov	x19, x3
  412df4:	str	x8, [sp, #56]
  412df8:	add	x8, x9, x5
  412dfc:	cmp	x21, x8
  412e00:	str	w6, [sp, #44]
  412e04:	mov	x26, x4
  412e08:	str	x5, [sp, #32]
  412e0c:	str	x4, [sp, #8]
  412e10:	b.le	413588 <error@@Base+0x117dc>
  412e14:	ldr	x23, [x27, #16]
  412e18:	mov	x24, x5
  412e1c:	ldr	x8, [x27]
  412e20:	ldr	x28, [x20, #184]
  412e24:	ldr	x21, [x20, #72]
  412e28:	str	x23, [x20, #184]
  412e2c:	cmp	x8, #0x0
  412e30:	csel	x26, x19, x8, eq  // eq = none
  412e34:	cmp	x26, #0x0
  412e38:	str	x26, [x20, #72]
  412e3c:	b.le	412e80 <error@@Base+0x110d4>
  412e40:	ldr	x9, [x20, #88]
  412e44:	sub	x8, x26, #0x1
  412e48:	cmp	x9, x8
  412e4c:	b.eq	4135d8 <error@@Base+0x1182c>  // b.none
  412e50:	ldr	w9, [x20, #144]
  412e54:	cmp	w9, #0x2
  412e58:	b.lt	412e88 <error@@Base+0x110dc>  // b.tstop
  412e5c:	ldr	x8, [x20, #16]
  412e60:	mov	x9, x26
  412e64:	sub	x8, x8, #0x4
  412e68:	ldr	w25, [x8, x9, lsl #2]
  412e6c:	cmn	w25, #0x1
  412e70:	b.ne	412eb0 <error@@Base+0x11104>  // b.any
  412e74:	sub	x9, x9, #0x1
  412e78:	cmp	x9, #0x0
  412e7c:	b.gt	412e68 <error@@Base+0x110bc>
  412e80:	ldr	w23, [x20, #112]
  412e84:	b	412ee0 <error@@Base+0x11134>
  412e88:	ldr	x9, [x20, #8]
  412e8c:	ldrb	w8, [x9, x8]
  412e90:	ldr	x9, [x20, #128]
  412e94:	lsr	x10, x8, #3
  412e98:	and	x10, x10, #0x18
  412e9c:	ldr	x9, [x9, x10]
  412ea0:	lsr	x9, x9, x8
  412ea4:	tbz	w9, #0, 412ed4 <error@@Base+0x11128>
  412ea8:	mov	w23, #0x1                   	// #1
  412eac:	b	412ee0 <error@@Base+0x11134>
  412eb0:	ldrb	w8, [x20, #142]
  412eb4:	cbnz	w8, 41360c <error@@Base+0x11860>
  412eb8:	cmp	w25, #0xa
  412ebc:	b.ne	412edc <error@@Base+0x11130>  // b.any
  412ec0:	ldrb	w8, [x20, #141]
  412ec4:	cmp	w8, #0x0
  412ec8:	cset	w8, ne  // ne = any
  412ecc:	lsl	w23, w8, #1
  412ed0:	b	412ee0 <error@@Base+0x11134>
  412ed4:	cmp	w8, #0xa
  412ed8:	b.eq	412ec0 <error@@Base+0x11114>  // b.none
  412edc:	mov	w23, wzr
  412ee0:	cmp	x26, x19
  412ee4:	stp	x28, x27, [sp, #16]
  412ee8:	b.ne	412f8c <error@@Base+0x111e0>  // b.any
  412eec:	mov	w8, #0x1                   	// #1
  412ef0:	dup	v0.2d, x8
  412ef4:	mov	w0, #0x8                   	// #8
  412ef8:	stur	q0, [x29, #-64]
  412efc:	bl	4018b0 <malloc@plt>
  412f00:	stur	x0, [x29, #-48]
  412f04:	cbz	x0, 4135fc <error@@Base+0x11850>
  412f08:	str	x22, [x0]
  412f0c:	ldp	x0, x22, [sp, #48]
  412f10:	ldr	w3, [sp, #44]
  412f14:	sub	x1, x29, #0x40
  412f18:	stur	wzr, [x29, #-36]
  412f1c:	mov	x2, x22
  412f20:	bl	413630 <error@@Base+0x11884>
  412f24:	stur	w0, [x29, #-36]
  412f28:	cbnz	w0, 4135ec <error@@Base+0x11840>
  412f2c:	ldur	x8, [x29, #-56]
  412f30:	cbz	x8, 412f54 <error@@Base+0x111a8>
  412f34:	ldr	w4, [sp, #44]
  412f38:	sub	x1, x29, #0x40
  412f3c:	mov	x0, x20
  412f40:	mov	x2, x26
  412f44:	mov	x3, x22
  412f48:	bl	413774 <error@@Base+0x119c8>
  412f4c:	stur	w0, [x29, #-36]
  412f50:	cbnz	w0, 4135ec <error@@Base+0x11840>
  412f54:	ldr	x1, [sp, #48]
  412f58:	sub	x0, x29, #0x24
  412f5c:	sub	x2, x29, #0x40
  412f60:	mov	w3, w23
  412f64:	bl	4102c8 <error@@Base+0xe51c>
  412f68:	mov	x28, x0
  412f6c:	cbnz	x0, 412f78 <error@@Base+0x111cc>
  412f70:	ldur	w8, [x29, #-36]
  412f74:	cbnz	w8, 413554 <error@@Base+0x117a8>
  412f78:	ldr	x8, [x20, #184]
  412f7c:	str	x28, [x8, x26, lsl #3]
  412f80:	cmp	x26, x24
  412f84:	b.ge	413480 <error@@Base+0x116d4>  // b.tcont
  412f88:	b	413004 <error@@Base+0x11258>
  412f8c:	ldr	x8, [x20, #184]
  412f90:	ldr	x28, [x8, x26, lsl #3]
  412f94:	cbz	x28, 412ff0 <error@@Base+0x11244>
  412f98:	ldrb	w8, [x28, #104]
  412f9c:	ldr	x22, [sp, #56]
  412fa0:	tbz	w8, #6, 412ff4 <error@@Base+0x11248>
  412fa4:	ldr	x8, [x28, #16]
  412fa8:	cmp	x8, #0x1
  412fac:	stur	x8, [x29, #-56]
  412fb0:	b.lt	413534 <error@@Base+0x11788>  // b.tstop
  412fb4:	lsl	x19, x8, #3
  412fb8:	mov	x0, x19
  412fbc:	stur	x8, [x29, #-64]
  412fc0:	bl	4018b0 <malloc@plt>
  412fc4:	stur	x0, [x29, #-48]
  412fc8:	cbz	x0, 4135fc <error@@Base+0x11850>
  412fcc:	ldr	x1, [x28, #24]
  412fd0:	mov	x2, x19
  412fd4:	bl	401780 <memcpy@plt>
  412fd8:	ldrb	w8, [x28, #104]
  412fdc:	stur	wzr, [x29, #-36]
  412fe0:	tbnz	w8, #6, 412f34 <error@@Base+0x11188>
  412fe4:	cmp	x26, x24
  412fe8:	b.ge	413480 <error@@Base+0x116d4>  // b.tcont
  412fec:	b	413004 <error@@Base+0x11258>
  412ff0:	ldr	x22, [sp, #56]
  412ff4:	stp	xzr, xzr, [x29, #-64]
  412ff8:	stur	xzr, [x29, #-48]
  412ffc:	cmp	x26, x24
  413000:	b.ge	413480 <error@@Base+0x116d4>  // b.tcont
  413004:	str	x21, [sp]
  413008:	ldr	w21, [sp, #44]
  41300c:	ldr	x23, [sp, #48]
  413010:	mov	w8, #0x1                   	// #1
  413014:	mov	x9, xzr
  413018:	dup	v0.2d, x8
  41301c:	str	q0, [sp, #80]
  413020:	b	413040 <error@@Base+0x11294>
  413024:	ldp	x9, x26, [sp, #64]
  413028:	ldr	x8, [x20, #184]
  41302c:	cmp	x28, #0x0
  413030:	csinc	x9, xzr, x9, ne  // ne = any
  413034:	cmp	x26, x24
  413038:	str	x28, [x8, x26, lsl #3]
  41303c:	b.eq	413478 <error@@Base+0x116cc>  // b.none
  413040:	ldrsw	x8, [x20, #224]
  413044:	cmp	x9, x8
  413048:	b.gt	41347c <error@@Base+0x116d0>
  41304c:	stur	xzr, [x29, #-56]
  413050:	ldr	x8, [x20, #184]
  413054:	str	x9, [sp, #64]
  413058:	add	x9, x26, #0x1
  41305c:	str	x9, [sp, #72]
  413060:	ldr	x8, [x8, x9, lsl #3]
  413064:	cbz	x8, 41307c <error@@Base+0x112d0>
  413068:	add	x1, x8, #0x8
  41306c:	sub	x0, x29, #0x40
  413070:	bl	410034 <error@@Base+0xe288>
  413074:	stur	w0, [x29, #-36]
  413078:	cbnz	w0, 413554 <error@@Base+0x117a8>
  41307c:	cbz	x28, 413348 <error@@Base+0x1159c>
  413080:	ldr	x22, [x20, #152]
  413084:	stur	wzr, [x29, #-4]
  413088:	stp	xzr, xzr, [x29, #-32]
  41308c:	stur	xzr, [x29, #-16]
  413090:	ldr	x8, [x28, #40]
  413094:	cmp	x8, #0x1
  413098:	b.lt	413338 <error@@Base+0x1158c>  // b.tstop
  41309c:	mov	x24, xzr
  4130a0:	b	4130d0 <error@@Base+0x11324>
  4130a4:	ldur	x8, [x29, #-56]
  4130a8:	cbnz	x8, 4131fc <error@@Base+0x11450>
  4130ac:	ldur	x8, [x29, #-48]
  4130b0:	str	x19, [x8]
  4130b4:	ldur	x8, [x29, #-56]
  4130b8:	add	x8, x8, #0x1
  4130bc:	stur	x8, [x29, #-56]
  4130c0:	ldr	x8, [x28, #40]
  4130c4:	add	x24, x24, #0x1
  4130c8:	cmp	x24, x8
  4130cc:	b.ge	413324 <error@@Base+0x11578>  // b.tcont
  4130d0:	ldr	x8, [x28, #48]
  4130d4:	ldr	x19, [x8, x24, lsl #3]
  4130d8:	ldr	x8, [x22]
  4130dc:	add	x9, x8, x19, lsl #4
  4130e0:	ldrb	w9, [x9, #10]
  4130e4:	tbz	w9, #4, 4131b8 <error@@Base+0x1140c>
  4130e8:	mov	x0, x22
  4130ec:	mov	x1, x19
  4130f0:	mov	x2, x20
  4130f4:	mov	x3, x26
  4130f8:	bl	413fd4 <error@@Base+0x12228>
  4130fc:	mov	w23, w0
  413100:	cmp	w0, #0x2
  413104:	b.lt	4131b0 <error@@Base+0x11404>  // b.tstop
  413108:	ldr	x8, [x20, #184]
  41310c:	ldr	x9, [x22, #24]
  413110:	add	x27, x26, w23, uxtw
  413114:	ldr	x8, [x8, x27, lsl #3]
  413118:	ldr	x21, [x9, x19, lsl #3]
  41311c:	stur	xzr, [x29, #-24]
  413120:	cbz	x8, 413138 <error@@Base+0x1138c>
  413124:	add	x1, x8, #0x8
  413128:	sub	x0, x29, #0x20
  41312c:	bl	410034 <error@@Base+0xe288>
  413130:	stur	w0, [x29, #-4]
  413134:	cbnz	w0, 41355c <error@@Base+0x117b0>
  413138:	ldur	x9, [x29, #-32]
  41313c:	cbz	x9, 413160 <error@@Base+0x113b4>
  413140:	ldur	x8, [x29, #-24]
  413144:	cbnz	x8, 413290 <error@@Base+0x114e4>
  413148:	ldur	x8, [x29, #-16]
  41314c:	str	x21, [x8]
  413150:	ldur	x8, [x29, #-24]
  413154:	add	x8, x8, #0x1
  413158:	stur	x8, [x29, #-24]
  41315c:	b	413180 <error@@Base+0x113d4>
  413160:	mov	w8, #0x1                   	// #1
  413164:	dup	v0.2d, x8
  413168:	mov	w0, #0x8                   	// #8
  41316c:	stur	q0, [x29, #-32]
  413170:	bl	4018b0 <malloc@plt>
  413174:	stur	x0, [x29, #-16]
  413178:	cbz	x0, 41357c <error@@Base+0x117d0>
  41317c:	str	x21, [x0]
  413180:	sub	x0, x29, #0x4
  413184:	sub	x2, x29, #0x20
  413188:	mov	x1, x22
  41318c:	bl	413d58 <error@@Base+0x11fac>
  413190:	ldr	x8, [x20, #184]
  413194:	lsl	x9, x27, #3
  413198:	str	x0, [x8, x9]
  41319c:	ldr	x8, [x20, #184]
  4131a0:	ldr	x8, [x8, x9]
  4131a4:	cbnz	x8, 4131b0 <error@@Base+0x11404>
  4131a8:	ldur	w25, [x29, #-4]
  4131ac:	cbnz	w25, 413560 <error@@Base+0x117b4>
  4131b0:	cbnz	w23, 4131cc <error@@Base+0x11420>
  4131b4:	ldr	x8, [x22]
  4131b8:	add	x1, x8, x19, lsl #4
  4131bc:	mov	x0, x20
  4131c0:	mov	x2, x26
  4131c4:	bl	4142ec <error@@Base+0x12540>
  4131c8:	tbz	w0, #0, 4130c0 <error@@Base+0x11314>
  4131cc:	ldr	x8, [x22, #24]
  4131d0:	ldur	x9, [x29, #-64]
  4131d4:	ldr	x19, [x8, x19, lsl #3]
  4131d8:	cbnz	x9, 4130a4 <error@@Base+0x112f8>
  4131dc:	ldr	q0, [sp, #80]
  4131e0:	mov	w0, #0x8                   	// #8
  4131e4:	stur	q0, [x29, #-64]
  4131e8:	bl	4018b0 <malloc@plt>
  4131ec:	stur	x0, [x29, #-48]
  4131f0:	cbz	x0, 413544 <error@@Base+0x11798>
  4131f4:	str	x19, [x0]
  4131f8:	b	4130c0 <error@@Base+0x11314>
  4131fc:	cmp	x9, x8
  413200:	b.ne	413228 <error@@Base+0x1147c>  // b.any
  413204:	ldur	x0, [x29, #-48]
  413208:	lsl	x8, x9, #1
  41320c:	lsl	x1, x9, #4
  413210:	stur	x8, [x29, #-64]
  413214:	bl	401950 <realloc@plt>
  413218:	cbz	x0, 413548 <error@@Base+0x1179c>
  41321c:	ldur	x8, [x29, #-56]
  413220:	stur	x0, [x29, #-48]
  413224:	b	41322c <error@@Base+0x11480>
  413228:	ldur	x0, [x29, #-48]
  41322c:	ldr	x9, [x0]
  413230:	cmp	x9, x19
  413234:	b.le	413260 <error@@Base+0x114b4>
  413238:	cmp	x8, #0x1
  41323c:	b.lt	413288 <error@@Base+0x114dc>  // b.tstop
  413240:	mov	x9, x8
  413244:	add	x10, x0, x9, lsl #3
  413248:	ldur	x11, [x10, #-8]
  41324c:	subs	x8, x9, #0x1
  413250:	mov	x9, x8
  413254:	str	x11, [x10]
  413258:	b.gt	413244 <error@@Base+0x11498>
  41325c:	b	413288 <error@@Base+0x114dc>
  413260:	add	x9, x0, x8, lsl #3
  413264:	ldur	x9, [x9, #-8]
  413268:	cmp	x9, x19
  41326c:	b.le	413288 <error@@Base+0x114dc>
  413270:	add	x10, x0, x8, lsl #3
  413274:	str	x9, [x10]
  413278:	ldur	x9, [x10, #-16]
  41327c:	sub	x8, x8, #0x1
  413280:	cmp	x9, x19
  413284:	b.gt	413270 <error@@Base+0x114c4>
  413288:	str	x19, [x0, x8, lsl #3]
  41328c:	b	4130b4 <error@@Base+0x11308>
  413290:	cmp	x9, x8
  413294:	b.ne	4132bc <error@@Base+0x11510>  // b.any
  413298:	ldur	x0, [x29, #-16]
  41329c:	lsl	x8, x9, #1
  4132a0:	lsl	x1, x9, #4
  4132a4:	stur	x8, [x29, #-32]
  4132a8:	bl	401950 <realloc@plt>
  4132ac:	cbz	x0, 413548 <error@@Base+0x1179c>
  4132b0:	ldur	x8, [x29, #-24]
  4132b4:	stur	x0, [x29, #-16]
  4132b8:	b	4132c0 <error@@Base+0x11514>
  4132bc:	ldur	x0, [x29, #-16]
  4132c0:	ldr	x9, [x0]
  4132c4:	cmp	x9, x21
  4132c8:	b.le	4132f4 <error@@Base+0x11548>
  4132cc:	cmp	x8, #0x1
  4132d0:	b.lt	41331c <error@@Base+0x11570>  // b.tstop
  4132d4:	mov	x9, x8
  4132d8:	add	x10, x0, x9, lsl #3
  4132dc:	ldur	x11, [x10, #-8]
  4132e0:	subs	x8, x9, #0x1
  4132e4:	mov	x9, x8
  4132e8:	str	x11, [x10]
  4132ec:	b.gt	4132d8 <error@@Base+0x1152c>
  4132f0:	b	41331c <error@@Base+0x11570>
  4132f4:	add	x9, x0, x8, lsl #3
  4132f8:	ldur	x9, [x9, #-8]
  4132fc:	cmp	x9, x21
  413300:	b.le	41331c <error@@Base+0x11570>
  413304:	add	x10, x0, x8, lsl #3
  413308:	str	x9, [x10]
  41330c:	ldur	x9, [x10, #-16]
  413310:	sub	x8, x8, #0x1
  413314:	cmp	x9, x21
  413318:	b.gt	413304 <error@@Base+0x11558>
  41331c:	str	x21, [x0, x8, lsl #3]
  413320:	b	413150 <error@@Base+0x113a4>
  413324:	ldur	x0, [x29, #-16]
  413328:	ldr	x24, [sp, #32]
  41332c:	ldr	w21, [sp, #44]
  413330:	ldr	x23, [sp, #48]
  413334:	b	41333c <error@@Base+0x11590>
  413338:	mov	x0, xzr
  41333c:	bl	401aa0 <free@plt>
  413340:	ldr	x22, [sp, #56]
  413344:	stur	wzr, [x29, #-36]
  413348:	ldur	x8, [x29, #-56]
  41334c:	cbz	x8, 41338c <error@@Base+0x115e0>
  413350:	sub	x1, x29, #0x40
  413354:	mov	x0, x23
  413358:	mov	x2, x22
  41335c:	mov	w3, w21
  413360:	bl	413630 <error@@Base+0x11884>
  413364:	stur	w0, [x29, #-36]
  413368:	cbnz	w0, 413554 <error@@Base+0x117a8>
  41336c:	ldr	x2, [sp, #72]
  413370:	sub	x1, x29, #0x40
  413374:	mov	x0, x20
  413378:	mov	x3, x22
  41337c:	mov	w4, w21
  413380:	bl	413774 <error@@Base+0x119c8>
  413384:	stur	w0, [x29, #-36]
  413388:	cbnz	w0, 413554 <error@@Base+0x117a8>
  41338c:	tbnz	x26, #63, 4133c4 <error@@Base+0x11618>
  413390:	ldr	x8, [x20, #88]
  413394:	cmp	x8, x26
  413398:	b.eq	413448 <error@@Base+0x1169c>  // b.none
  41339c:	ldr	w8, [x20, #144]
  4133a0:	cmp	w8, #0x2
  4133a4:	b.lt	4133cc <error@@Base+0x11620>  // b.tstop
  4133a8:	ldr	x8, [x20, #16]
  4133ac:	ldr	w19, [x8, x26, lsl #2]
  4133b0:	cmn	w19, #0x1
  4133b4:	b.ne	4133f4 <error@@Base+0x11648>  // b.any
  4133b8:	cmp	x26, #0x0
  4133bc:	sub	x26, x26, #0x1
  4133c0:	b.gt	4133ac <error@@Base+0x11600>
  4133c4:	ldr	w3, [x20, #112]
  4133c8:	b	413424 <error@@Base+0x11678>
  4133cc:	ldr	x8, [x20, #8]
  4133d0:	ldr	x9, [x20, #128]
  4133d4:	ldrb	w8, [x8, x26]
  4133d8:	lsr	x10, x8, #3
  4133dc:	and	x10, x10, #0x18
  4133e0:	ldr	x9, [x9, x10]
  4133e4:	lsr	x9, x9, x8
  4133e8:	tbz	w9, #0, 413418 <error@@Base+0x1166c>
  4133ec:	mov	w3, #0x1                   	// #1
  4133f0:	b	413424 <error@@Base+0x11678>
  4133f4:	ldrb	w8, [x20, #142]
  4133f8:	cbnz	w8, 41345c <error@@Base+0x116b0>
  4133fc:	cmp	w19, #0xa
  413400:	b.ne	413420 <error@@Base+0x11674>  // b.any
  413404:	ldrb	w8, [x20, #141]
  413408:	cmp	w8, #0x0
  41340c:	cset	w8, ne  // ne = any
  413410:	lsl	w3, w8, #1
  413414:	b	413424 <error@@Base+0x11678>
  413418:	cmp	w8, #0xa
  41341c:	b.eq	413404 <error@@Base+0x11658>  // b.none
  413420:	mov	w3, wzr
  413424:	sub	x0, x29, #0x24
  413428:	sub	x2, x29, #0x40
  41342c:	mov	x1, x23
  413430:	bl	4102c8 <error@@Base+0xe51c>
  413434:	mov	x28, x0
  413438:	cbnz	x0, 413024 <error@@Base+0x11278>
  41343c:	ldur	w8, [x29, #-36]
  413440:	cbz	w8, 413024 <error@@Base+0x11278>
  413444:	b	413554 <error@@Base+0x117a8>
  413448:	ldr	w8, [x20, #160]
  41344c:	mov	w9, #0xa                   	// #10
  413450:	and	w8, w8, #0x2
  413454:	eor	w3, w8, w9
  413458:	b	413424 <error@@Base+0x11678>
  41345c:	mov	w0, w19
  413460:	bl	401b20 <iswalnum@plt>
  413464:	cmp	w19, #0x5f
  413468:	mov	w3, #0x1                   	// #1
  41346c:	b.eq	413424 <error@@Base+0x11678>  // b.none
  413470:	cbz	w0, 4133fc <error@@Base+0x11650>
  413474:	b	413424 <error@@Base+0x11678>
  413478:	mov	x26, x24
  41347c:	ldr	x21, [sp]
  413480:	ldur	x0, [x29, #-48]
  413484:	bl	401aa0 <free@plt>
  413488:	ldr	x8, [x20, #184]
  41348c:	ldr	x9, [x8, x24, lsl #3]
  413490:	ldr	x8, [sp, #24]
  413494:	cmp	x9, #0x0
  413498:	str	x26, [x8]
  41349c:	ldr	x8, [sp, #16]
  4134a0:	str	x21, [x20, #72]
  4134a4:	str	x8, [x20, #184]
  4134a8:	add	x8, x9, #0x8
  4134ac:	csel	x8, xzr, x8, eq  // eq = none
  4134b0:	cbz	x9, 41350c <error@@Base+0x11760>
  4134b4:	ldr	x9, [x8, #8]
  4134b8:	subs	x9, x9, #0x1
  4134bc:	b.lt	41350c <error@@Base+0x11760>  // b.tstop
  4134c0:	ldr	x8, [x8, #16]
  4134c4:	mov	x10, xzr
  4134c8:	b.eq	4134f4 <error@@Base+0x11748>  // b.none
  4134cc:	ldr	x13, [sp, #8]
  4134d0:	add	x11, x10, x9
  4134d4:	lsr	x11, x11, #1
  4134d8:	ldr	x12, [x8, x11, lsl #3]
  4134dc:	cmp	x12, x13
  4134e0:	csinc	x10, x10, x11, ge  // ge = tcont
  4134e4:	csel	x9, x9, x11, lt  // lt = tstop
  4134e8:	cmp	x10, x9
  4134ec:	b.cc	4134d0 <error@@Base+0x11724>  // b.lo, b.ul, b.last
  4134f0:	b	4134f8 <error@@Base+0x1174c>
  4134f4:	ldr	x13, [sp, #8]
  4134f8:	ldr	x8, [x8, x10, lsl #3]
  4134fc:	cmp	x8, x13
  413500:	b.ne	41350c <error@@Base+0x11760>  // b.any
  413504:	mov	w19, wzr
  413508:	b	413510 <error@@Base+0x11764>
  41350c:	mov	w19, #0x1                   	// #1
  413510:	mov	w0, w19
  413514:	ldp	x20, x19, [sp, #240]
  413518:	ldp	x22, x21, [sp, #224]
  41351c:	ldp	x24, x23, [sp, #208]
  413520:	ldp	x26, x25, [sp, #192]
  413524:	ldp	x28, x27, [sp, #176]
  413528:	ldp	x29, x30, [sp, #160]
  41352c:	add	sp, sp, #0x100
  413530:	ret
  413534:	stp	xzr, xzr, [x29, #-64]
  413538:	stur	xzr, [x29, #-48]
  41353c:	stur	wzr, [x29, #-36]
  413540:	b	412f54 <error@@Base+0x111a8>
  413544:	stp	xzr, xzr, [x29, #-64]
  413548:	ldur	x0, [x29, #-16]
  41354c:	mov	w25, #0xc                   	// #12
  413550:	b	413564 <error@@Base+0x117b8>
  413554:	ldur	x0, [x29, #-48]
  413558:	b	413570 <error@@Base+0x117c4>
  41355c:	mov	w25, w0
  413560:	ldur	x0, [x29, #-16]
  413564:	bl	401aa0 <free@plt>
  413568:	ldur	x0, [x29, #-48]
  41356c:	stur	w25, [x29, #-36]
  413570:	bl	401aa0 <free@plt>
  413574:	ldur	w19, [x29, #-36]
  413578:	b	413510 <error@@Base+0x11764>
  41357c:	stp	xzr, xzr, [x29, #-32]
  413580:	mov	w25, #0xc                   	// #12
  413584:	b	413564 <error@@Base+0x117b8>
  413588:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  41358c:	sub	x9, x9, x21
  413590:	cmp	x9, x8
  413594:	b.le	413628 <error@@Base+0x1187c>
  413598:	add	x24, x8, #0x1
  41359c:	add	x25, x24, x21
  4135a0:	lsr	x8, x25, #61
  4135a4:	cbnz	x8, 413628 <error@@Base+0x1187c>
  4135a8:	ldr	x0, [x27, #16]
  4135ac:	lsl	x1, x25, #3
  4135b0:	bl	401950 <realloc@plt>
  4135b4:	cbz	x0, 413628 <error@@Base+0x1187c>
  4135b8:	mov	x23, x0
  4135bc:	stp	x25, x0, [x27, #8]
  4135c0:	add	x0, x0, x21, lsl #3
  4135c4:	lsl	x2, x24, #3
  4135c8:	mov	w1, wzr
  4135cc:	bl	401920 <memset@plt>
  4135d0:	ldr	x24, [sp, #32]
  4135d4:	b	412e1c <error@@Base+0x11070>
  4135d8:	ldr	w8, [x20, #160]
  4135dc:	mov	w9, #0xa                   	// #10
  4135e0:	and	w8, w8, #0x2
  4135e4:	eor	w23, w8, w9
  4135e8:	b	412ee0 <error@@Base+0x11134>
  4135ec:	mov	w19, w0
  4135f0:	ldur	x0, [x29, #-48]
  4135f4:	bl	401aa0 <free@plt>
  4135f8:	b	413510 <error@@Base+0x11764>
  4135fc:	mov	w19, #0xc                   	// #12
  413600:	stp	xzr, xzr, [x29, #-64]
  413604:	stur	w19, [x29, #-36]
  413608:	b	413510 <error@@Base+0x11764>
  41360c:	mov	w0, w25
  413610:	bl	401b20 <iswalnum@plt>
  413614:	cmp	w25, #0x5f
  413618:	mov	w23, #0x1                   	// #1
  41361c:	b.eq	412ee0 <error@@Base+0x11134>  // b.none
  413620:	cbz	w0, 412eb8 <error@@Base+0x1110c>
  413624:	b	412ee0 <error@@Base+0x11134>
  413628:	mov	w19, #0xc                   	// #12
  41362c:	b	413510 <error@@Base+0x11764>
  413630:	sub	sp, sp, #0x70
  413634:	stp	x29, x30, [sp, #32]
  413638:	stp	x24, x23, [sp, #64]
  41363c:	stp	x22, x21, [sp, #80]
  413640:	stp	x20, x19, [sp, #96]
  413644:	ldr	x23, [x1, #8]
  413648:	mov	x22, x0
  41364c:	str	x25, [sp, #48]
  413650:	add	x29, sp, #0x20
  413654:	lsl	x0, x23, #3
  413658:	mov	w20, w3
  41365c:	mov	x21, x2
  413660:	mov	x19, x1
  413664:	stp	x23, xzr, [sp, #8]
  413668:	bl	4018b0 <malloc@plt>
  41366c:	str	x0, [sp, #24]
  413670:	cbz	x0, 41376c <error@@Base+0x119c0>
  413674:	cmp	x23, #0x1
  413678:	b.lt	413730 <error@@Base+0x11984>  // b.tstop
  41367c:	mov	x24, xzr
  413680:	mov	w25, #0x18                  	// #24
  413684:	b	4136a4 <error@@Base+0x118f8>
  413688:	add	x0, sp, #0x8
  41368c:	bl	410034 <error@@Base+0xe288>
  413690:	cbnz	w0, 413720 <error@@Base+0x11974>
  413694:	ldr	x8, [x19, #8]
  413698:	add	x24, x24, #0x1
  41369c:	cmp	x24, x8
  4136a0:	b.ge	413730 <error@@Base+0x11984>  // b.tcont
  4136a4:	ldr	x8, [x19, #16]
  4136a8:	ldr	x9, [x22, #48]
  4136ac:	ldr	x2, [x8, x24, lsl #3]
  4136b0:	madd	x1, x2, x25, x9
  4136b4:	ldr	x8, [x1, #8]
  4136b8:	cmp	x8, #0x1
  4136bc:	b.lt	413688 <error@@Base+0x118dc>  // b.tstop
  4136c0:	madd	x9, x2, x25, x9
  4136c4:	ldr	x9, [x9, #16]
  4136c8:	ldr	x10, [x22]
  4136cc:	b	4136dc <error@@Base+0x11930>
  4136d0:	subs	x8, x8, #0x1
  4136d4:	add	x9, x9, #0x8
  4136d8:	b.eq	413688 <error@@Base+0x118dc>  // b.none
  4136dc:	ldr	x11, [x9]
  4136e0:	add	x12, x10, x11, lsl #4
  4136e4:	ldrb	w12, [x12, #8]
  4136e8:	cmp	w12, w20
  4136ec:	b.ne	4136d0 <error@@Base+0x11924>  // b.any
  4136f0:	lsl	x12, x11, #4
  4136f4:	ldr	x12, [x10, x12]
  4136f8:	cmp	x12, x21
  4136fc:	b.ne	4136d0 <error@@Base+0x11924>  // b.any
  413700:	cmn	x11, #0x1
  413704:	b.eq	413688 <error@@Base+0x118dc>  // b.none
  413708:	add	x1, sp, #0x8
  41370c:	mov	x0, x22
  413710:	mov	x3, x21
  413714:	mov	w4, w20
  413718:	bl	413c28 <error@@Base+0x11e7c>
  41371c:	cbz	w0, 413694 <error@@Base+0x118e8>
  413720:	mov	w23, w0
  413724:	ldr	x0, [sp, #24]
  413728:	bl	401aa0 <free@plt>
  41372c:	b	41374c <error@@Base+0x119a0>
  413730:	ldr	x0, [x19, #16]
  413734:	bl	401aa0 <free@plt>
  413738:	ldr	x8, [sp, #24]
  41373c:	ldur	q0, [sp, #8]
  413740:	mov	w23, wzr
  413744:	str	x8, [x19, #16]
  413748:	str	q0, [x19]
  41374c:	mov	w0, w23
  413750:	ldp	x20, x19, [sp, #96]
  413754:	ldp	x22, x21, [sp, #80]
  413758:	ldp	x24, x23, [sp, #64]
  41375c:	ldr	x25, [sp, #48]
  413760:	ldp	x29, x30, [sp, #32]
  413764:	add	sp, sp, #0x70
  413768:	ret
  41376c:	mov	w23, #0xc                   	// #12
  413770:	b	41374c <error@@Base+0x119a0>
  413774:	sub	sp, sp, #0xb0
  413778:	stp	x29, x30, [sp, #80]
  41377c:	stp	x28, x27, [sp, #96]
  413780:	stp	x26, x25, [sp, #112]
  413784:	stp	x24, x23, [sp, #128]
  413788:	stp	x22, x21, [sp, #144]
  41378c:	stp	x20, x19, [sp, #160]
  413790:	ldr	x8, [x0, #200]
  413794:	ldr	x26, [x0, #152]
  413798:	mov	x21, x2
  41379c:	mov	x22, x0
  4137a0:	cmp	x8, #0x1
  4137a4:	mov	x24, x1
  4137a8:	mov	x28, xzr
  4137ac:	add	x29, sp, #0x50
  4137b0:	b.lt	4137ec <error@@Base+0x11a40>  // b.tstop
  4137b4:	ldr	x9, [x22, #216]
  4137b8:	mov	w10, #0x28                  	// #40
  4137bc:	mov	x11, x8
  4137c0:	add	x12, x11, x28
  4137c4:	cmp	x12, #0x0
  4137c8:	cinc	x12, x12, lt  // lt = tstop
  4137cc:	asr	x12, x12, #1
  4137d0:	madd	x13, x12, x10, x9
  4137d4:	ldr	x13, [x13, #8]
  4137d8:	cmp	x13, x21
  4137dc:	csel	x11, x11, x12, lt  // lt = tstop
  4137e0:	csinc	x28, x28, x12, ge  // ge = tcont
  4137e4:	cmp	x28, x11
  4137e8:	b.lt	4137c0 <error@@Base+0x11a14>  // b.tstop
  4137ec:	cmp	x28, x8
  4137f0:	b.ge	413bfc <error@@Base+0x11e50>  // b.tcont
  4137f4:	cmn	x28, #0x1
  4137f8:	mov	w0, wzr
  4137fc:	b.eq	413c00 <error@@Base+0x11e54>  // b.none
  413800:	ldr	x8, [x22, #216]
  413804:	mov	w9, #0x28                  	// #40
  413808:	madd	x9, x28, x9, x8
  41380c:	ldr	x9, [x9, #8]
  413810:	cmp	x9, x21
  413814:	b.ne	413c00 <error@@Base+0x11e54>  // b.any
  413818:	mov	w9, #0x1                   	// #1
  41381c:	dup	v0.2d, x9
  413820:	str	x3, [sp, #32]
  413824:	str	w4, [sp, #40]
  413828:	str	q0, [sp, #16]
  41382c:	mov	w9, #0x28                  	// #40
  413830:	madd	x19, x28, x9, x8
  413834:	b	413844 <error@@Base+0x11a98>
  413838:	ldrb	w8, [x19, #32]
  41383c:	add	x19, x19, #0x28
  413840:	cbz	w8, 413bfc <error@@Base+0x11e50>
  413844:	ldr	x8, [x24, #8]
  413848:	subs	x9, x8, #0x1
  41384c:	b.lt	413838 <error@@Base+0x11a8c>  // b.tstop
  413850:	ldr	x10, [x19]
  413854:	ldr	x8, [x24, #16]
  413858:	mov	x11, xzr
  41385c:	b.eq	413884 <error@@Base+0x11ad8>  // b.none
  413860:	mov	x12, x9
  413864:	add	x13, x11, x12
  413868:	lsr	x13, x13, #1
  41386c:	ldr	x14, [x8, x13, lsl #3]
  413870:	cmp	x14, x10
  413874:	csinc	x11, x11, x13, ge  // ge = tcont
  413878:	csel	x12, x12, x13, lt  // lt = tstop
  41387c:	cmp	x11, x12
  413880:	b.cc	413864 <error@@Base+0x11ab8>  // b.lo, b.ul, b.last
  413884:	ldr	x11, [x8, x11, lsl #3]
  413888:	cmp	x11, x10
  41388c:	b.ne	413838 <error@@Base+0x11a8c>  // b.any
  413890:	ldp	x12, x11, [x19, #16]
  413894:	add	x11, x11, x21
  413898:	sub	x20, x11, x12
  41389c:	cmp	x20, x21
  4138a0:	b.ne	413960 <error@@Base+0x11bb4>  // b.any
  4138a4:	ldr	x11, [x26, #40]
  4138a8:	mov	w12, #0x18                  	// #24
  4138ac:	madd	x10, x10, x12, x11
  4138b0:	ldr	x10, [x10, #16]
  4138b4:	ldr	x20, [x10]
  4138b8:	mov	x10, xzr
  4138bc:	cbz	x9, 4138e0 <error@@Base+0x11b34>
  4138c0:	add	x11, x10, x9
  4138c4:	lsr	x11, x11, #1
  4138c8:	ldr	x12, [x8, x11, lsl #3]
  4138cc:	cmp	x12, x20
  4138d0:	csinc	x10, x10, x11, ge  // ge = tcont
  4138d4:	csel	x9, x9, x11, lt  // lt = tstop
  4138d8:	cmp	x10, x9
  4138dc:	b.cc	4138c0 <error@@Base+0x11b14>  // b.lo, b.ul, b.last
  4138e0:	ldr	x8, [x8, x10, lsl #3]
  4138e4:	cmp	x8, x20
  4138e8:	b.eq	4139bc <error@@Base+0x11c10>  // b.none
  4138ec:	ldr	q0, [sp, #16]
  4138f0:	mov	w0, #0x8                   	// #8
  4138f4:	stur	q0, [x29, #-32]
  4138f8:	bl	4018b0 <malloc@plt>
  4138fc:	stur	x0, [x29, #-16]
  413900:	cbz	x0, 413b64 <error@@Base+0x11db8>
  413904:	mov	w23, wzr
  413908:	str	x20, [x0]
  41390c:	ldr	x2, [sp, #32]
  413910:	ldr	w3, [sp, #40]
  413914:	sub	x1, x29, #0x20
  413918:	mov	x0, x26
  41391c:	stur	w23, [x29, #-4]
  413920:	mov	x20, x26
  413924:	bl	413630 <error@@Base+0x11884>
  413928:	mov	w26, w0
  41392c:	sub	x1, x29, #0x20
  413930:	mov	x0, x24
  413934:	bl	410034 <error@@Base+0xe288>
  413938:	ldur	x8, [x29, #-16]
  41393c:	mov	w27, w0
  413940:	mov	x0, x8
  413944:	bl	401aa0 <free@plt>
  413948:	orr	w8, w26, w23
  41394c:	orr	w8, w8, w27
  413950:	cbnz	w8, 413b70 <error@@Base+0x11dc4>
  413954:	mov	w8, #0x2                   	// #2
  413958:	mov	x26, x20
  41395c:	b	413b54 <error@@Base+0x11da8>
  413960:	ldr	x8, [x22, #184]
  413964:	ldr	x9, [x26, #24]
  413968:	ldr	x27, [x8, x20, lsl #3]
  41396c:	ldr	x23, [x9, x10, lsl #3]
  413970:	cbz	x27, 4139c4 <error@@Base+0x11c18>
  413974:	ldr	x25, [x27, #16]
  413978:	cmp	x25, #0x0
  41397c:	b.le	4139ec <error@@Base+0x11c40>
  413980:	ldr	x8, [x27, #24]
  413984:	mov	x10, xzr
  413988:	subs	x9, x25, #0x1
  41398c:	b.eq	4139b0 <error@@Base+0x11c04>  // b.none
  413990:	add	x11, x10, x9
  413994:	lsr	x11, x11, #1
  413998:	ldr	x12, [x8, x11, lsl #3]
  41399c:	cmp	x12, x23
  4139a0:	csinc	x10, x10, x11, ge  // ge = tcont
  4139a4:	csel	x9, x9, x11, lt  // lt = tstop
  4139a8:	cmp	x10, x9
  4139ac:	b.cc	413990 <error@@Base+0x11be4>  // b.lo, b.ul, b.last
  4139b0:	ldr	x8, [x8, x10, lsl #3]
  4139b4:	cmp	x8, x23
  4139b8:	b.ne	4139f4 <error@@Base+0x11c48>  // b.any
  4139bc:	mov	w8, #0x4                   	// #4
  4139c0:	b	413b54 <error@@Base+0x11da8>
  4139c4:	mov	w8, #0x1                   	// #1
  4139c8:	dup	v0.2d, x8
  4139cc:	mov	w0, #0x8                   	// #8
  4139d0:	stur	q0, [x29, #-32]
  4139d4:	bl	4018b0 <malloc@plt>
  4139d8:	stur	x0, [x29, #-16]
  4139dc:	cbz	x0, 413b94 <error@@Base+0x11de8>
  4139e0:	str	x23, [x0]
  4139e4:	stur	wzr, [x29, #-4]
  4139e8:	b	413b00 <error@@Base+0x11d54>
  4139ec:	stur	x25, [x29, #-24]
  4139f0:	b	413a84 <error@@Base+0x11cd8>
  4139f4:	cmp	x25, #0x1
  4139f8:	stur	x25, [x29, #-24]
  4139fc:	b.lt	413a84 <error@@Base+0x11cd8>  // b.tstop
  413a00:	lsl	x0, x25, #3
  413a04:	stur	x25, [x29, #-32]
  413a08:	stp	x0, x26, [sp]
  413a0c:	bl	4018b0 <malloc@plt>
  413a10:	stur	x0, [x29, #-16]
  413a14:	cbz	x0, 413bbc <error@@Base+0x11e10>
  413a18:	ldr	x1, [x27, #24]
  413a1c:	ldr	x2, [sp]
  413a20:	mov	x26, x0
  413a24:	bl	401780 <memcpy@plt>
  413a28:	lsl	x8, x25, #1
  413a2c:	lsl	x1, x25, #4
  413a30:	mov	x0, x26
  413a34:	stur	wzr, [x29, #-4]
  413a38:	stur	x8, [x29, #-32]
  413a3c:	bl	401950 <realloc@plt>
  413a40:	cbz	x0, 413bcc <error@@Base+0x11e20>
  413a44:	ldr	x9, [x0]
  413a48:	ldur	x8, [x29, #-24]
  413a4c:	ldr	x26, [sp, #8]
  413a50:	stur	x0, [x29, #-16]
  413a54:	cmp	x9, x23
  413a58:	b.le	413ac0 <error@@Base+0x11d14>
  413a5c:	cmp	x8, #0x1
  413a60:	b.lt	413af0 <error@@Base+0x11d44>  // b.tstop
  413a64:	mov	x10, x8
  413a68:	add	x11, x0, x10, lsl #3
  413a6c:	ldur	x12, [x11, #-8]
  413a70:	subs	x9, x10, #0x1
  413a74:	mov	x10, x9
  413a78:	str	x12, [x11]
  413a7c:	b.gt	413a68 <error@@Base+0x11cbc>
  413a80:	b	413af4 <error@@Base+0x11d48>
  413a84:	mov	w25, wzr
  413a88:	stp	xzr, xzr, [x29, #-32]
  413a8c:	stur	xzr, [x29, #-16]
  413a90:	mov	w8, #0x1                   	// #1
  413a94:	dup	v0.2d, x8
  413a98:	mov	w0, #0x8                   	// #8
  413a9c:	stur	w25, [x29, #-4]
  413aa0:	stur	q0, [x29, #-32]
  413aa4:	bl	4018b0 <malloc@plt>
  413aa8:	stur	x0, [x29, #-16]
  413aac:	cbz	x0, 413bb0 <error@@Base+0x11e04>
  413ab0:	str	x23, [x0]
  413ab4:	cbz	w25, 413b00 <error@@Base+0x11d54>
  413ab8:	bl	401aa0 <free@plt>
  413abc:	b	413bdc <error@@Base+0x11e30>
  413ac0:	add	x9, x0, x8, lsl #3
  413ac4:	ldur	x10, [x9, #-8]
  413ac8:	mov	x9, x8
  413acc:	cmp	x10, x23
  413ad0:	b.le	413af4 <error@@Base+0x11d48>
  413ad4:	add	x11, x0, x9, lsl #3
  413ad8:	str	x10, [x11]
  413adc:	ldur	x10, [x11, #-16]
  413ae0:	sub	x9, x9, #0x1
  413ae4:	cmp	x10, x23
  413ae8:	b.gt	413ad4 <error@@Base+0x11d28>
  413aec:	b	413af4 <error@@Base+0x11d48>
  413af0:	mov	x9, x8
  413af4:	add	x8, x8, #0x1
  413af8:	str	x23, [x0, x9, lsl #3]
  413afc:	stur	x8, [x29, #-24]
  413b00:	sub	x0, x29, #0x4
  413b04:	sub	x2, x29, #0x20
  413b08:	mov	x1, x26
  413b0c:	bl	413d58 <error@@Base+0x11fac>
  413b10:	ldr	x8, [x22, #184]
  413b14:	lsl	x20, x20, #3
  413b18:	str	x0, [x8, x20]
  413b1c:	ldur	x0, [x29, #-16]
  413b20:	bl	401aa0 <free@plt>
  413b24:	ldr	x8, [x22, #184]
  413b28:	ldur	w9, [x29, #-4]
  413b2c:	ldr	x8, [x8, x20]
  413b30:	cmp	x8, #0x0
  413b34:	cset	w10, eq  // eq = none
  413b38:	cmp	w9, #0x0
  413b3c:	cset	w11, ne  // ne = any
  413b40:	and	w8, w10, w11
  413b44:	tst	w10, w11
  413b48:	ldur	w10, [x29, #-36]
  413b4c:	csel	w10, w9, w10, ne  // ne = any
  413b50:	stur	w10, [x29, #-36]
  413b54:	cbz	w8, 413838 <error@@Base+0x11a8c>
  413b58:	cmp	w8, #0x4
  413b5c:	b.eq	413838 <error@@Base+0x11a8c>  // b.none
  413b60:	b	413bec <error@@Base+0x11e40>
  413b64:	stp	xzr, xzr, [x29, #-32]
  413b68:	mov	w23, #0xc                   	// #12
  413b6c:	b	41390c <error@@Base+0x11b60>
  413b70:	cmp	w26, #0x0
  413b74:	csel	w8, w27, w26, eq  // eq = none
  413b78:	cmp	w23, #0x0
  413b7c:	csel	w8, w8, w23, eq  // eq = none
  413b80:	stur	w8, [x29, #-36]
  413b84:	stur	w8, [x29, #-4]
  413b88:	mov	w8, #0x1                   	// #1
  413b8c:	mov	x26, x20
  413b90:	b	413b54 <error@@Base+0x11da8>
  413b94:	mov	w9, #0xc                   	// #12
  413b98:	mov	w8, #0xc                   	// #12
  413b9c:	stp	xzr, xzr, [x29, #-32]
  413ba0:	stur	w8, [x29, #-36]
  413ba4:	stur	w9, [x29, #-4]
  413ba8:	mov	w8, #0x1                   	// #1
  413bac:	b	413b54 <error@@Base+0x11da8>
  413bb0:	stp	xzr, xzr, [x29, #-32]
  413bb4:	cbnz	w25, 413bdc <error@@Base+0x11e30>
  413bb8:	b	413bd8 <error@@Base+0x11e2c>
  413bbc:	ldr	x26, [sp, #8]
  413bc0:	mov	w25, #0xc                   	// #12
  413bc4:	stp	xzr, xzr, [x29, #-32]
  413bc8:	b	413a90 <error@@Base+0x11ce4>
  413bcc:	ldur	x0, [x29, #-16]
  413bd0:	bl	401aa0 <free@plt>
  413bd4:	ldr	x26, [sp, #8]
  413bd8:	mov	w25, #0xc                   	// #12
  413bdc:	stur	w25, [x29, #-4]
  413be0:	mov	w8, #0x1                   	// #1
  413be4:	stur	w25, [x29, #-36]
  413be8:	b	413b54 <error@@Base+0x11da8>
  413bec:	cmp	w8, #0x2
  413bf0:	b.ne	413c20 <error@@Base+0x11e74>  // b.any
  413bf4:	ldr	x8, [x22, #216]
  413bf8:	b	41382c <error@@Base+0x11a80>
  413bfc:	mov	w0, wzr
  413c00:	ldp	x20, x19, [sp, #160]
  413c04:	ldp	x22, x21, [sp, #144]
  413c08:	ldp	x24, x23, [sp, #128]
  413c0c:	ldp	x26, x25, [sp, #112]
  413c10:	ldp	x28, x27, [sp, #96]
  413c14:	ldp	x29, x30, [sp, #80]
  413c18:	add	sp, sp, #0xb0
  413c1c:	ret
  413c20:	ldur	w0, [x29, #-36]
  413c24:	b	413c00 <error@@Base+0x11e54>
  413c28:	stp	x29, x30, [sp, #-64]!
  413c2c:	stp	x24, x23, [sp, #16]
  413c30:	stp	x22, x21, [sp, #32]
  413c34:	stp	x20, x19, [sp, #48]
  413c38:	mov	w21, w4
  413c3c:	mov	x22, x3
  413c40:	mov	x19, x2
  413c44:	mov	x20, x1
  413c48:	mov	x23, x0
  413c4c:	mov	w24, #0x18                  	// #24
  413c50:	mov	x29, sp
  413c54:	b	413c68 <error@@Base+0x11ebc>
  413c58:	cbz	x9, 413d38 <error@@Base+0x11f8c>
  413c5c:	madd	x8, x19, x24, x8
  413c60:	ldr	x8, [x8, #16]
  413c64:	ldr	x19, [x8]
  413c68:	ldr	x8, [x20, #8]
  413c6c:	subs	x9, x8, #0x1
  413c70:	b.lt	413cac <error@@Base+0x11f00>  // b.tstop
  413c74:	ldr	x8, [x20, #16]
  413c78:	mov	x10, xzr
  413c7c:	b.eq	413ca0 <error@@Base+0x11ef4>  // b.none
  413c80:	add	x11, x10, x9
  413c84:	lsr	x11, x11, #1
  413c88:	ldr	x12, [x8, x11, lsl #3]
  413c8c:	cmp	x12, x19
  413c90:	csinc	x10, x10, x11, ge  // ge = tcont
  413c94:	csel	x9, x9, x11, lt  // lt = tstop
  413c98:	cmp	x10, x9
  413c9c:	b.cc	413c80 <error@@Base+0x11ed4>  // b.lo, b.ul, b.last
  413ca0:	ldr	x8, [x8, x10, lsl #3]
  413ca4:	cmp	x8, x19
  413ca8:	b.eq	413d38 <error@@Base+0x11f8c>  // b.none
  413cac:	ldr	x8, [x23]
  413cb0:	add	x9, x8, x19, lsl #4
  413cb4:	ldrb	w9, [x9, #8]
  413cb8:	cmp	w9, w21
  413cbc:	b.ne	413cd0 <error@@Base+0x11f24>  // b.any
  413cc0:	lsl	x9, x19, #4
  413cc4:	ldr	x8, [x8, x9]
  413cc8:	cmp	x8, x22
  413ccc:	b.eq	413d20 <error@@Base+0x11f74>  // b.none
  413cd0:	mov	x0, x20
  413cd4:	mov	x1, x19
  413cd8:	bl	4101c0 <error@@Base+0xe414>
  413cdc:	tbz	w0, #0, 413d50 <error@@Base+0x11fa4>
  413ce0:	ldr	x8, [x23, #40]
  413ce4:	madd	x9, x19, x24, x8
  413ce8:	ldr	x9, [x9, #8]
  413cec:	cmp	x9, #0x2
  413cf0:	b.ne	413c58 <error@@Base+0x11eac>  // b.any
  413cf4:	madd	x8, x19, x24, x8
  413cf8:	ldr	x8, [x8, #16]
  413cfc:	mov	x0, x23
  413d00:	mov	x1, x20
  413d04:	mov	x3, x22
  413d08:	ldr	x2, [x8, #8]
  413d0c:	mov	w4, w21
  413d10:	bl	413c28 <error@@Base+0x11e7c>
  413d14:	cbnz	w0, 413d3c <error@@Base+0x11f90>
  413d18:	ldr	x8, [x23, #40]
  413d1c:	b	413c5c <error@@Base+0x11eb0>
  413d20:	cmp	w21, #0x9
  413d24:	b.ne	413d38 <error@@Base+0x11f8c>  // b.any
  413d28:	mov	x0, x20
  413d2c:	mov	x1, x19
  413d30:	bl	4101c0 <error@@Base+0xe414>
  413d34:	tbz	w0, #0, 413d50 <error@@Base+0x11fa4>
  413d38:	mov	w0, wzr
  413d3c:	ldp	x20, x19, [sp, #48]
  413d40:	ldp	x22, x21, [sp, #32]
  413d44:	ldp	x24, x23, [sp, #16]
  413d48:	ldp	x29, x30, [sp], #64
  413d4c:	ret
  413d50:	mov	w0, #0xc                   	// #12
  413d54:	b	413d3c <error@@Base+0x11f90>
  413d58:	stp	x29, x30, [sp, #-80]!
  413d5c:	stp	x26, x25, [sp, #16]
  413d60:	stp	x24, x23, [sp, #32]
  413d64:	stp	x22, x21, [sp, #48]
  413d68:	stp	x20, x19, [sp, #64]
  413d6c:	ldr	x25, [x2, #8]
  413d70:	mov	x19, x0
  413d74:	mov	x29, sp
  413d78:	cbz	x25, 413fa4 <error@@Base+0x121f8>
  413d7c:	mov	x22, x2
  413d80:	mov	x20, x1
  413d84:	subs	x8, x25, #0x1
  413d88:	mov	x21, x25
  413d8c:	b.lt	413e04 <error@@Base+0x12058>  // b.tstop
  413d90:	ldr	x9, [x22, #16]
  413d94:	cmp	x25, #0x4
  413d98:	b.cs	413da8 <error@@Base+0x11ffc>  // b.hs, b.nlast
  413d9c:	mov	x10, xzr
  413da0:	mov	x21, x25
  413da4:	b	413dec <error@@Base+0x12040>
  413da8:	and	x10, x25, #0xfffffffffffffffc
  413dac:	movi	v1.2d, #0x0
  413db0:	movi	v0.2d, #0x0
  413db4:	mov	v1.d[0], x25
  413db8:	add	x11, x9, #0x10
  413dbc:	mov	x12, x10
  413dc0:	ldp	q2, q3, [x11, #-16]
  413dc4:	subs	x12, x12, #0x4
  413dc8:	add	x11, x11, #0x20
  413dcc:	add	v1.2d, v2.2d, v1.2d
  413dd0:	add	v0.2d, v3.2d, v0.2d
  413dd4:	b.ne	413dc0 <error@@Base+0x12014>  // b.any
  413dd8:	add	v0.2d, v0.2d, v1.2d
  413ddc:	addp	d0, v0.2d
  413de0:	cmp	x25, x10
  413de4:	fmov	x21, d0
  413de8:	b.eq	413e04 <error@@Base+0x12058>  // b.none
  413dec:	sub	x11, x25, x10
  413df0:	add	x9, x9, x10, lsl #3
  413df4:	ldr	x10, [x9], #8
  413df8:	subs	x11, x11, #0x1
  413dfc:	add	x21, x10, x21
  413e00:	b.ne	413df4 <error@@Base+0x12048>  // b.any
  413e04:	ldr	x9, [x20, #136]
  413e08:	ldr	x10, [x20, #64]
  413e0c:	and	x11, x9, x21
  413e10:	mov	w9, #0x18                  	// #24
  413e14:	mul	x9, x11, x9
  413e18:	ldr	x9, [x10, x9]
  413e1c:	cmp	x9, #0x1
  413e20:	b.lt	413e98 <error@@Base+0x120ec>  // b.tstop
  413e24:	mov	w12, #0x18                  	// #24
  413e28:	madd	x10, x11, x12, x10
  413e2c:	ldr	x10, [x10, #16]
  413e30:	mov	x11, xzr
  413e34:	b	413e44 <error@@Base+0x12098>
  413e38:	add	x11, x11, #0x1
  413e3c:	cmp	x11, x9
  413e40:	b.ge	413e98 <error@@Base+0x120ec>  // b.tcont
  413e44:	cbz	x22, 413e38 <error@@Base+0x1208c>
  413e48:	ldr	x23, [x10, x11, lsl #3]
  413e4c:	ldr	x12, [x23]
  413e50:	cmp	x21, x12
  413e54:	b.ne	413e38 <error@@Base+0x1208c>  // b.any
  413e58:	ldr	x12, [x23, #16]
  413e5c:	cmp	x12, x25
  413e60:	b.ne	413e38 <error@@Base+0x1208c>  // b.any
  413e64:	mov	x12, x8
  413e68:	add	x13, x12, #0x1
  413e6c:	cmp	x13, #0x1
  413e70:	b.lt	413f88 <error@@Base+0x121dc>  // b.tstop
  413e74:	ldr	x13, [x23, #24]
  413e78:	ldr	x14, [x22, #16]
  413e7c:	lsl	x15, x12, #3
  413e80:	sub	x12, x12, #0x1
  413e84:	ldr	x13, [x13, x15]
  413e88:	ldr	x14, [x14, x15]
  413e8c:	cmp	x13, x14
  413e90:	b.eq	413e68 <error@@Base+0x120bc>  // b.none
  413e94:	b	413e38 <error@@Base+0x1208c>
  413e98:	mov	w0, #0x70                  	// #112
  413e9c:	mov	w1, #0x1                   	// #1
  413ea0:	bl	401930 <calloc@plt>
  413ea4:	cbz	x0, 413fc4 <error@@Base+0x12218>
  413ea8:	mov	x23, x0
  413eac:	add	x26, x0, #0x8
  413eb0:	cmp	x25, #0x1
  413eb4:	str	x25, [x0, #16]
  413eb8:	b.lt	413f68 <error@@Base+0x121bc>  // b.tstop
  413ebc:	lsl	x24, x25, #3
  413ec0:	mov	x0, x24
  413ec4:	str	x25, [x23, #8]
  413ec8:	bl	4018b0 <malloc@plt>
  413ecc:	str	x0, [x23, #24]
  413ed0:	cbz	x0, 413fbc <error@@Base+0x12210>
  413ed4:	ldr	x22, [x22, #16]
  413ed8:	mov	x2, x24
  413edc:	mov	x1, x22
  413ee0:	bl	401780 <memcpy@plt>
  413ee4:	str	x26, [x23, #80]
  413ee8:	ldr	x8, [x20]
  413eec:	mov	w9, wzr
  413ef0:	b	413f14 <error@@Base+0x12168>
  413ef4:	ldr	w10, [x10]
  413ef8:	tst	w10, #0x3ff00
  413efc:	b.eq	413f08 <error@@Base+0x1215c>  // b.none
  413f00:	orr	w9, w9, #0xffffff80
  413f04:	strb	w9, [x23, #104]
  413f08:	subs	x25, x25, #0x1
  413f0c:	add	x22, x22, #0x8
  413f10:	b.eq	413f74 <error@@Base+0x121c8>  // b.none
  413f14:	ldr	x10, [x22]
  413f18:	add	x10, x8, x10, lsl #4
  413f1c:	ldr	w11, [x10, #8]!
  413f20:	and	w12, w11, #0x3ffff
  413f24:	cmp	w12, #0x1
  413f28:	b.eq	413f08 <error@@Base+0x1215c>  // b.none
  413f2c:	lsr	w12, w11, #15
  413f30:	and	w11, w11, #0xff
  413f34:	and	w12, w12, #0x20
  413f38:	orr	w9, w12, w9
  413f3c:	cmp	w11, #0xc
  413f40:	strb	w9, [x23, #104]
  413f44:	b.eq	413f00 <error@@Base+0x12154>  // b.none
  413f48:	cmp	w11, #0x4
  413f4c:	b.eq	413f60 <error@@Base+0x121b4>  // b.none
  413f50:	cmp	w11, #0x2
  413f54:	b.ne	413ef4 <error@@Base+0x12148>  // b.any
  413f58:	orr	w9, w9, #0x10
  413f5c:	b	413f04 <error@@Base+0x12158>
  413f60:	orr	w9, w9, #0x40
  413f64:	b	413f04 <error@@Base+0x12158>
  413f68:	stp	xzr, xzr, [x26]
  413f6c:	str	xzr, [x26, #16]
  413f70:	str	x26, [x23, #80]
  413f74:	mov	x0, x20
  413f78:	mov	x1, x23
  413f7c:	mov	x2, x21
  413f80:	bl	4106f0 <error@@Base+0xe944>
  413f84:	cbnz	w0, 413fb0 <error@@Base+0x12204>
  413f88:	mov	x0, x23
  413f8c:	ldp	x20, x19, [sp, #64]
  413f90:	ldp	x22, x21, [sp, #48]
  413f94:	ldp	x24, x23, [sp, #32]
  413f98:	ldp	x26, x25, [sp, #16]
  413f9c:	ldp	x29, x30, [sp], #80
  413fa0:	ret
  413fa4:	mov	x23, xzr
  413fa8:	str	wzr, [x19]
  413fac:	b	413f88 <error@@Base+0x121dc>
  413fb0:	mov	x0, x23
  413fb4:	bl	40af30 <error@@Base+0x9184>
  413fb8:	b	413fc4 <error@@Base+0x12218>
  413fbc:	mov	x0, x23
  413fc0:	bl	401aa0 <free@plt>
  413fc4:	mov	x23, xzr
  413fc8:	mov	w8, #0xc                   	// #12
  413fcc:	str	w8, [x19]
  413fd0:	b	413f88 <error@@Base+0x121dc>
  413fd4:	stp	x29, x30, [sp, #-48]!
  413fd8:	stp	x22, x21, [sp, #16]
  413fdc:	stp	x20, x19, [sp, #32]
  413fe0:	ldr	x8, [x0]
  413fe4:	mov	x29, sp
  413fe8:	add	x9, x8, x1, lsl #4
  413fec:	ldrb	w10, [x9, #8]
  413ff0:	cmp	w10, #0x7
  413ff4:	b.eq	4141e0 <error@@Base+0x12434>  // b.none
  413ff8:	ldr	w9, [x2, #144]
  413ffc:	cmp	w9, #0x1
  414000:	b.ne	414058 <error@@Base+0x122ac>  // b.any
  414004:	mov	w20, #0x1                   	// #1
  414008:	cmp	w10, #0x5
  41400c:	b.eq	4140a4 <error@@Base+0x122f8>  // b.none
  414010:	cmp	w10, #0x6
  414014:	mov	w0, wzr
  414018:	b.ne	4141bc <error@@Base+0x12410>  // b.any
  41401c:	cmp	w20, #0x2
  414020:	b.lt	4141bc <error@@Base+0x12410>  // b.tstop
  414024:	lsl	x10, x1, #4
  414028:	ldr	x21, [x8, x10]
  41402c:	ldr	x8, [x21, #64]
  414030:	cbnz	x8, 414044 <error@@Base+0x12298>
  414034:	ldr	x10, [x21, #72]
  414038:	cbnz	x10, 414044 <error@@Base+0x12298>
  41403c:	ldr	x10, [x21, #40]
  414040:	cbz	x10, 4141d8 <error@@Base+0x1242c>
  414044:	cmp	w9, #0x1
  414048:	b.ne	4140ec <error@@Base+0x12340>  // b.any
  41404c:	ldr	x9, [x2, #8]
  414050:	ldrb	w19, [x9, x3]
  414054:	b	4140f4 <error@@Base+0x12348>
  414058:	ldr	x11, [x2, #48]
  41405c:	add	x12, x3, #0x1
  414060:	cmp	x12, x11
  414064:	b.ge	414098 <error@@Base+0x122ec>  // b.tcont
  414068:	ldr	x13, [x2, #16]
  41406c:	sub	w20, w11, w3
  414070:	sub	x12, x11, x3
  414074:	mov	w11, #0x1                   	// #1
  414078:	add	x13, x13, x3, lsl #2
  41407c:	ldr	w14, [x13, x11, lsl #2]
  414080:	cmn	w14, #0x1
  414084:	b.ne	4140dc <error@@Base+0x12330>  // b.any
  414088:	add	x11, x11, #0x1
  41408c:	cmp	x12, x11
  414090:	b.ne	41407c <error@@Base+0x122d0>  // b.any
  414094:	b	41409c <error@@Base+0x122f0>
  414098:	mov	w20, #0x1                   	// #1
  41409c:	cmp	w10, #0x5
  4140a0:	b.ne	414010 <error@@Base+0x12264>  // b.any
  4140a4:	cmp	w20, #0x2
  4140a8:	b.lt	4141b8 <error@@Base+0x1240c>  // b.tstop
  4140ac:	ldr	x8, [x0, #216]
  4140b0:	tbnz	w8, #6, 4140c4 <error@@Base+0x12318>
  4140b4:	ldr	x9, [x2, #8]
  4140b8:	ldrb	w9, [x9, x3]
  4140bc:	cmp	w9, #0xa
  4140c0:	b.eq	4141b8 <error@@Base+0x1240c>  // b.none
  4140c4:	tbz	w8, #7, 4140d4 <error@@Base+0x12328>
  4140c8:	ldr	x8, [x2, #8]
  4140cc:	ldrb	w8, [x8, x3]
  4140d0:	cbz	w8, 4141b8 <error@@Base+0x1240c>
  4140d4:	mov	w0, w20
  4140d8:	b	4141bc <error@@Base+0x12410>
  4140dc:	mov	w20, w11
  4140e0:	cmp	w10, #0x5
  4140e4:	b.eq	4140a4 <error@@Base+0x122f8>  // b.none
  4140e8:	b	414010 <error@@Base+0x12264>
  4140ec:	ldr	x9, [x2, #16]
  4140f0:	ldr	w19, [x9, x3, lsl #2]
  4140f4:	ldr	x9, [x21, #40]
  4140f8:	cmp	x9, #0x1
  4140fc:	b.lt	414120 <error@@Base+0x12374>  // b.tstop
  414100:	ldr	x10, [x21]
  414104:	mov	x11, xzr
  414108:	ldr	w12, [x10, x11, lsl #2]
  41410c:	cmp	w19, w12
  414110:	b.eq	414194 <error@@Base+0x123e8>  // b.none
  414114:	add	x11, x11, #0x1
  414118:	cmp	x11, x9
  41411c:	b.lt	414108 <error@@Base+0x1235c>  // b.tstop
  414120:	ldr	x9, [x21, #72]
  414124:	cmp	x9, #0x1
  414128:	b.lt	414158 <error@@Base+0x123ac>  // b.tstop
  41412c:	mov	x22, xzr
  414130:	ldr	x8, [x21, #24]
  414134:	mov	w0, w19
  414138:	ldr	x1, [x8, x22, lsl #3]
  41413c:	bl	4018a0 <iswctype@plt>
  414140:	cbnz	w0, 414194 <error@@Base+0x123e8>
  414144:	ldr	x8, [x21, #72]
  414148:	add	x22, x22, #0x1
  41414c:	cmp	x22, x8
  414150:	b.lt	414130 <error@@Base+0x12384>  // b.tstop
  414154:	ldr	x8, [x21, #64]
  414158:	cmp	x8, #0x1
  41415c:	b.lt	4141a4 <error@@Base+0x123f8>  // b.tstop
  414160:	ldr	x9, [x21, #8]
  414164:	mov	x10, xzr
  414168:	b	414178 <error@@Base+0x123cc>
  41416c:	add	x10, x10, #0x1
  414170:	cmp	x10, x8
  414174:	b.ge	4141a4 <error@@Base+0x123f8>  // b.tcont
  414178:	ldr	w11, [x9, x10, lsl #2]
  41417c:	cmp	w11, w19
  414180:	b.hi	41416c <error@@Base+0x123c0>  // b.pmore
  414184:	ldr	x11, [x21, #16]
  414188:	ldr	w11, [x11, x10, lsl #2]
  41418c:	cmp	w19, w11
  414190:	b.hi	41416c <error@@Base+0x123c0>  // b.pmore
  414194:	mov	w0, w20
  414198:	ldrb	w8, [x21, #32]
  41419c:	tbnz	w8, #0, 4141b0 <error@@Base+0x12404>
  4141a0:	b	4141bc <error@@Base+0x12410>
  4141a4:	mov	w0, wzr
  4141a8:	ldrb	w8, [x21, #32]
  4141ac:	tbz	w8, #0, 4141bc <error@@Base+0x12410>
  4141b0:	cmp	w0, #0x0
  4141b4:	b.le	4141cc <error@@Base+0x12420>
  4141b8:	mov	w0, wzr
  4141bc:	ldp	x20, x19, [sp, #32]
  4141c0:	ldp	x22, x21, [sp, #16]
  4141c4:	ldp	x29, x30, [sp], #48
  4141c8:	ret
  4141cc:	cmp	w20, #0x1
  4141d0:	csinc	w0, w20, wzr, gt
  4141d4:	b	4141bc <error@@Base+0x12410>
  4141d8:	mov	w19, wzr
  4141dc:	b	4140f4 <error@@Base+0x12348>
  4141e0:	ldr	x8, [x2, #8]
  4141e4:	ldrb	w10, [x8, x3]
  4141e8:	cmp	w10, #0xc2
  4141ec:	b.cc	4141b8 <error@@Base+0x1240c>  // b.lo, b.ul, b.last
  4141f0:	ldr	x9, [x2, #88]
  4141f4:	add	x11, x3, #0x2
  4141f8:	cmp	x11, x9
  4141fc:	b.gt	4141b8 <error@@Base+0x1240c>
  414200:	add	x11, x3, x8
  414204:	ldrb	w11, [x11, #1]
  414208:	cmp	w10, #0xdf
  41420c:	b.hi	41422c <error@@Base+0x12480>  // b.pmore
  414210:	sxtb	w8, w11
  414214:	cmp	w11, #0xbf
  414218:	mov	w9, #0xffffffff            	// #-1
  41421c:	ccmp	w8, w9, #0x0, ls  // ls = plast
  414220:	mov	w8, #0x2                   	// #2
  414224:	csel	w0, wzr, w8, gt
  414228:	b	4141bc <error@@Base+0x12410>
  41422c:	cmp	w10, #0xef
  414230:	b.hi	41424c <error@@Base+0x124a0>  // b.pmore
  414234:	cmp	w10, #0xe0
  414238:	mov	w10, #0x3                   	// #3
  41423c:	b.ne	4142a8 <error@@Base+0x124fc>  // b.any
  414240:	cmp	w11, #0xa0
  414244:	b.cc	4141b8 <error@@Base+0x1240c>  // b.lo, b.ul, b.last
  414248:	b	4142a8 <error@@Base+0x124fc>
  41424c:	cmp	w10, #0xf7
  414250:	b.hi	41426c <error@@Base+0x124c0>  // b.pmore
  414254:	cmp	w10, #0xf0
  414258:	mov	w10, #0x4                   	// #4
  41425c:	b.ne	4142a8 <error@@Base+0x124fc>  // b.any
  414260:	cmp	w11, #0x90
  414264:	b.cc	4141b8 <error@@Base+0x1240c>  // b.lo, b.ul, b.last
  414268:	b	4142a8 <error@@Base+0x124fc>
  41426c:	cmp	w10, #0xfb
  414270:	b.hi	41428c <error@@Base+0x124e0>  // b.pmore
  414274:	cmp	w10, #0xf8
  414278:	mov	w10, #0x5                   	// #5
  41427c:	b.ne	4142a8 <error@@Base+0x124fc>  // b.any
  414280:	cmp	w11, #0x88
  414284:	b.cc	4141b8 <error@@Base+0x1240c>  // b.lo, b.ul, b.last
  414288:	b	4142a8 <error@@Base+0x124fc>
  41428c:	cmp	w10, #0xfd
  414290:	b.hi	4141b8 <error@@Base+0x1240c>  // b.pmore
  414294:	cmp	w10, #0xfc
  414298:	mov	w10, #0x6                   	// #6
  41429c:	b.ne	4142a8 <error@@Base+0x124fc>  // b.any
  4142a0:	cmp	w11, #0x84
  4142a4:	b.cc	4141b8 <error@@Base+0x1240c>  // b.lo, b.ul, b.last
  4142a8:	add	x11, x10, x3
  4142ac:	cmp	x11, x9
  4142b0:	b.gt	4141b8 <error@@Base+0x1240c>
  4142b4:	add	x8, x3, x8
  4142b8:	sub	x9, x10, #0x1
  4142bc:	add	x8, x8, #0x1
  4142c0:	ldrb	w11, [x8]
  4142c4:	mov	w0, wzr
  4142c8:	sxtb	w12, w11
  4142cc:	tbz	w12, #31, 4141bc <error@@Base+0x12410>
  4142d0:	cmp	w11, #0xbf
  4142d4:	b.hi	4141bc <error@@Base+0x12410>  // b.pmore
  4142d8:	subs	x9, x9, #0x1
  4142dc:	add	x8, x8, #0x1
  4142e0:	b.ne	4142c0 <error@@Base+0x12514>  // b.any
  4142e4:	mov	w0, w10
  4142e8:	b	4141bc <error@@Base+0x12410>
  4142ec:	sub	sp, sp, #0x30
  4142f0:	stp	x29, x30, [sp, #16]
  4142f4:	ldr	w10, [x1, #8]
  4142f8:	str	x19, [sp, #32]
  4142fc:	add	x29, sp, #0x10
  414300:	and	w8, w10, #0xff
  414304:	sub	w11, w8, #0x1
  414308:	cmp	w11, #0x6
  41430c:	mov	w8, wzr
  414310:	b.hi	41445c <error@@Base+0x126b0>  // b.pmore
  414314:	ldr	x9, [x0, #8]
  414318:	adrp	x12, 417000 <error@@Base+0x15254>
  41431c:	add	x12, x12, #0x688
  414320:	ldrb	w9, [x9, x2]
  414324:	adr	x13, 414334 <error@@Base+0x12588>
  414328:	ldrb	w14, [x12, x11]
  41432c:	add	x13, x13, x14, lsl #2
  414330:	br	x13
  414334:	ldrb	w8, [x1]
  414338:	cmp	w8, w9
  41433c:	b.eq	414390 <error@@Base+0x125e4>  // b.none
  414340:	b	414458 <error@@Base+0x126ac>
  414344:	ldr	x8, [x1]
  414348:	lsr	x11, x9, #3
  41434c:	and	x11, x11, #0x18
  414350:	ldr	x8, [x8, x11]
  414354:	lsr	x8, x8, x9
  414358:	tbnz	w8, #0, 414390 <error@@Base+0x125e4>
  41435c:	b	414458 <error@@Base+0x126ac>
  414360:	sxtb	w8, w9
  414364:	tbnz	w8, #31, 414458 <error@@Base+0x126ac>
  414368:	cbz	w9, 414384 <error@@Base+0x125d8>
  41436c:	cmp	w9, #0xa
  414370:	b.ne	414390 <error@@Base+0x125e4>  // b.any
  414374:	ldr	x8, [x0, #152]
  414378:	ldrb	w8, [x8, #216]
  41437c:	tbnz	w8, #6, 414390 <error@@Base+0x125e4>
  414380:	b	414458 <error@@Base+0x126ac>
  414384:	ldr	x8, [x0, #152]
  414388:	ldrb	w8, [x8, #216]
  41438c:	tbnz	w8, #7, 414458 <error@@Base+0x126ac>
  414390:	tst	w10, #0x3ff00
  414394:	b.eq	4143d8 <error@@Base+0x1262c>  // b.none
  414398:	tbnz	x2, #63, 4143d0 <error@@Base+0x12624>
  41439c:	ldr	x8, [x0, #88]
  4143a0:	cmp	x8, x2
  4143a4:	b.eq	414484 <error@@Base+0x126d8>  // b.none
  4143a8:	ldr	w8, [x0, #144]
  4143ac:	cmp	w8, #0x2
  4143b0:	b.lt	4143e0 <error@@Base+0x12634>  // b.tstop
  4143b4:	ldr	x9, [x0, #16]
  4143b8:	ldr	w8, [x9, x2, lsl #2]
  4143bc:	cmn	w8, #0x1
  4143c0:	b.ne	414404 <error@@Base+0x12658>  // b.any
  4143c4:	cmp	x2, #0x0
  4143c8:	sub	x2, x2, #0x1
  4143cc:	b.gt	4143b8 <error@@Base+0x1260c>
  4143d0:	ldr	w11, [x0, #112]
  4143d4:	b	414434 <error@@Base+0x12688>
  4143d8:	mov	w8, #0x1                   	// #1
  4143dc:	b	41445c <error@@Base+0x126b0>
  4143e0:	ldr	x8, [x0, #128]
  4143e4:	lsr	x11, x9, #3
  4143e8:	and	x11, x11, #0x18
  4143ec:	ldr	x8, [x8, x11]
  4143f0:	lsr	x8, x8, x9
  4143f4:	tbz	w8, #0, 414428 <error@@Base+0x1267c>
  4143f8:	mov	w12, wzr
  4143fc:	mov	w11, #0x1                   	// #1
  414400:	b	414444 <error@@Base+0x12698>
  414404:	ldrb	w9, [x0, #142]
  414408:	cbnz	w9, 414498 <error@@Base+0x126ec>
  41440c:	cmp	w8, #0xa
  414410:	b.ne	414430 <error@@Base+0x12684>  // b.any
  414414:	ldrb	w8, [x0, #141]
  414418:	cmp	w8, #0x0
  41441c:	cset	w8, ne  // ne = any
  414420:	lsl	w11, w8, #1
  414424:	b	414434 <error@@Base+0x12688>
  414428:	cmp	w9, #0xa
  41442c:	b.eq	414414 <error@@Base+0x12668>  // b.none
  414430:	mov	w11, wzr
  414434:	tst	w11, #0x1
  414438:	cset	w12, eq  // eq = none
  41443c:	tbz	w10, #10, 414444 <error@@Base+0x12698>
  414440:	tbz	w11, #0, 414458 <error@@Base+0x126ac>
  414444:	ldr	w8, [x1, #8]
  414448:	tbnz	w12, #0, 414450 <error@@Base+0x126a4>
  41444c:	tbnz	w8, #11, 414458 <error@@Base+0x126ac>
  414450:	tbnz	w11, #1, 414470 <error@@Base+0x126c4>
  414454:	tbz	w8, #13, 414470 <error@@Base+0x126c4>
  414458:	mov	w8, wzr
  41445c:	mov	w0, w8
  414460:	ldr	x19, [sp, #32]
  414464:	ldp	x29, x30, [sp, #16]
  414468:	add	sp, sp, #0x30
  41446c:	ret
  414470:	tst	w8, #0x8000
  414474:	cset	w8, eq  // eq = none
  414478:	and	w9, w11, #0x8
  41447c:	orr	w0, w8, w9, lsr #3
  414480:	b	414460 <error@@Base+0x126b4>
  414484:	ldr	w8, [x0, #160]
  414488:	mov	w9, #0xa                   	// #10
  41448c:	and	w8, w8, #0x2
  414490:	eor	w11, w8, w9
  414494:	b	414434 <error@@Base+0x12688>
  414498:	str	x0, [sp]
  41449c:	mov	w0, w8
  4144a0:	stur	w10, [x29, #-4]
  4144a4:	str	x1, [x29, #24]
  4144a8:	mov	w19, w8
  4144ac:	bl	401b20 <iswalnum@plt>
  4144b0:	mov	w12, wzr
  4144b4:	cmp	w19, #0x5f
  4144b8:	mov	w11, #0x1                   	// #1
  4144bc:	b.eq	4144dc <error@@Base+0x12730>  // b.none
  4144c0:	mov	w9, w0
  4144c4:	ldr	x1, [x29, #24]
  4144c8:	ldr	x0, [sp]
  4144cc:	ldur	w10, [x29, #-4]
  4144d0:	mov	w8, w19
  4144d4:	cbz	w9, 41440c <error@@Base+0x12660>
  4144d8:	b	414444 <error@@Base+0x12698>
  4144dc:	ldr	x1, [x29, #24]
  4144e0:	b	414444 <error@@Base+0x12698>
  4144e4:	sub	sp, sp, #0xa0
  4144e8:	stp	x29, x30, [sp, #64]
  4144ec:	stp	x28, x27, [sp, #80]
  4144f0:	stp	x26, x25, [sp, #96]
  4144f4:	stp	x24, x23, [sp, #112]
  4144f8:	stp	x22, x21, [sp, #128]
  4144fc:	stp	x20, x19, [sp, #144]
  414500:	ldp	x22, x21, [x1, #16]
  414504:	mov	w8, #0x1                   	// #1
  414508:	mov	x20, x0
  41450c:	dup	v0.2d, x8
  414510:	mov	w0, #0x8                   	// #8
  414514:	add	x29, sp, #0x40
  414518:	mov	x19, x1
  41451c:	str	q0, [sp, #32]
  414520:	bl	4018b0 <malloc@plt>
  414524:	str	x0, [sp, #48]
  414528:	cbz	x0, 414870 <error@@Base+0x12ac4>
  41452c:	str	x22, [x0]
  414530:	add	x3, sp, #0x20
  414534:	mov	x0, x20
  414538:	mov	x1, x19
  41453c:	mov	x2, x21
  414540:	bl	414884 <error@@Base+0x12ad8>
  414544:	cbnz	w0, 414868 <error@@Base+0x12abc>
  414548:	add	x8, x19, #0x20
  41454c:	str	x8, [sp, #24]
  414550:	mov	w8, #0x1                   	// #1
  414554:	mov	w10, wzr
  414558:	dup	v0.2d, x8
  41455c:	str	q0, [sp]
  414560:	b	414580 <error@@Base+0x127d4>
  414564:	add	x3, sp, #0x20
  414568:	mov	x0, x20
  41456c:	mov	x1, x19
  414570:	mov	x2, x21
  414574:	bl	414884 <error@@Base+0x12ad8>
  414578:	ldr	w10, [sp, #20]
  41457c:	cbnz	w0, 414868 <error@@Base+0x12abc>
  414580:	mov	x26, x21
  414584:	subs	x21, x21, #0x1
  414588:	b.lt	414810 <error@@Base+0x12a64>  // b.tstop
  41458c:	ldr	x0, [x19]
  414590:	ldr	w9, [x20, #224]
  414594:	ldr	x8, [x0, x26, lsl #3]
  414598:	cmp	x8, #0x0
  41459c:	csinc	w10, wzr, w10, ne  // ne = any
  4145a0:	cmp	w10, w9
  4145a4:	b.gt	414820 <error@@Base+0x12a74>
  4145a8:	str	xzr, [sp, #40]
  4145ac:	ldr	x8, [x20, #184]
  4145b0:	str	w10, [sp, #20]
  4145b4:	ldr	x27, [x8, x21, lsl #3]
  4145b8:	cbz	x27, 414564 <error@@Base+0x127b8>
  4145bc:	ldr	x8, [x27, #40]
  4145c0:	cmp	x8, #0x1
  4145c4:	b.lt	414564 <error@@Base+0x127b8>  // b.tstop
  4145c8:	ldr	x28, [x20, #152]
  4145cc:	mov	x22, xzr
  4145d0:	b	414608 <error@@Base+0x1285c>
  4145d4:	ldr	x9, [sp, #32]
  4145d8:	cbz	x9, 41475c <error@@Base+0x129b0>
  4145dc:	ldr	x8, [sp, #40]
  4145e0:	cbnz	x8, 41477c <error@@Base+0x129d0>
  4145e4:	ldr	x8, [sp, #48]
  4145e8:	str	x23, [x8]
  4145ec:	ldr	x8, [sp, #40]
  4145f0:	add	x8, x8, #0x1
  4145f4:	str	x8, [sp, #40]
  4145f8:	ldr	x8, [x27, #40]
  4145fc:	add	x22, x22, #0x1
  414600:	cmp	x22, x8
  414604:	b.ge	414564 <error@@Base+0x127b8>  // b.tcont
  414608:	ldr	x8, [x27, #48]
  41460c:	ldr	x23, [x8, x22, lsl #3]
  414610:	ldr	x8, [x28]
  414614:	add	x8, x8, x23, lsl #4
  414618:	ldrb	w8, [x8, #10]
  41461c:	tbnz	w8, #4, 414698 <error@@Base+0x128ec>
  414620:	ldr	x8, [x28]
  414624:	mov	x0, x20
  414628:	mov	x2, x21
  41462c:	add	x1, x8, x23, lsl #4
  414630:	bl	4142ec <error@@Base+0x12540>
  414634:	tbz	w0, #0, 4145f8 <error@@Base+0x1284c>
  414638:	ldr	x8, [x19]
  41463c:	ldr	x9, [x8, x26, lsl #3]
  414640:	cbz	x9, 4145f8 <error@@Base+0x1284c>
  414644:	ldr	x8, [x9, #16]
  414648:	subs	x10, x8, #0x1
  41464c:	b.lt	4145f8 <error@@Base+0x1284c>  // b.tstop
  414650:	ldr	x8, [x28, #24]
  414654:	ldr	x9, [x9, #24]
  414658:	mov	x11, xzr
  41465c:	ldr	x8, [x8, x23, lsl #3]
  414660:	b.eq	414684 <error@@Base+0x128d8>  // b.none
  414664:	add	x12, x11, x10
  414668:	lsr	x12, x12, #1
  41466c:	ldr	x13, [x9, x12, lsl #3]
  414670:	cmp	x13, x8
  414674:	csinc	x11, x11, x12, ge  // ge = tcont
  414678:	csel	x10, x10, x12, lt  // lt = tstop
  41467c:	cmp	x11, x10
  414680:	b.cc	414664 <error@@Base+0x128b8>  // b.lo, b.ul, b.last
  414684:	ldr	x9, [x9, x11, lsl #3]
  414688:	cmp	x9, x8
  41468c:	b.ne	4145f8 <error@@Base+0x1284c>  // b.any
  414690:	mov	w0, #0x1                   	// #1
  414694:	b	41472c <error@@Base+0x12980>
  414698:	ldr	x24, [x20, #152]
  41469c:	ldr	x25, [x19, #24]
  4146a0:	mov	x1, x23
  4146a4:	mov	x2, x20
  4146a8:	mov	x0, x24
  4146ac:	mov	x3, x21
  4146b0:	bl	413fd4 <error@@Base+0x12228>
  4146b4:	cmp	w0, #0x1
  4146b8:	b.lt	414728 <error@@Base+0x1297c>  // b.tstop
  4146bc:	add	x8, x21, w0, uxtw
  4146c0:	cmp	x8, x25
  4146c4:	b.gt	41472c <error@@Base+0x12980>
  4146c8:	ldr	x9, [x19]
  4146cc:	ldr	x9, [x9, x8, lsl #3]
  4146d0:	cbz	x9, 414620 <error@@Base+0x12874>
  4146d4:	ldr	x8, [x9, #16]
  4146d8:	subs	x10, x8, #0x1
  4146dc:	b.lt	414620 <error@@Base+0x12874>  // b.tstop
  4146e0:	ldr	x8, [x24, #24]
  4146e4:	ldr	x9, [x9, #24]
  4146e8:	mov	x11, xzr
  4146ec:	ldr	x8, [x8, x23, lsl #3]
  4146f0:	b.eq	414714 <error@@Base+0x12968>  // b.none
  4146f4:	add	x12, x11, x10
  4146f8:	lsr	x12, x12, #1
  4146fc:	ldr	x13, [x9, x12, lsl #3]
  414700:	cmp	x13, x8
  414704:	csinc	x11, x11, x12, ge  // ge = tcont
  414708:	csel	x10, x10, x12, lt  // lt = tstop
  41470c:	cmp	x11, x10
  414710:	b.cc	4146f4 <error@@Base+0x12948>  // b.lo, b.ul, b.last
  414714:	cbz	w0, 414620 <error@@Base+0x12874>
  414718:	ldr	x9, [x9, x11, lsl #3]
  41471c:	cmp	x9, x8
  414720:	b.eq	41472c <error@@Base+0x12980>  // b.none
  414724:	b	414620 <error@@Base+0x12874>
  414728:	cbz	w0, 414620 <error@@Base+0x12874>
  41472c:	ldr	x8, [x19, #40]
  414730:	cbz	x8, 4145d4 <error@@Base+0x12828>
  414734:	ldr	x8, [x28, #24]
  414738:	ldr	x1, [sp, #24]
  41473c:	add	x3, x21, w0, sxtw
  414740:	mov	x0, x20
  414744:	ldr	x2, [x8, x23, lsl #3]
  414748:	mov	x4, x23
  41474c:	mov	x5, x21
  414750:	bl	4156e4 <error@@Base+0x13938>
  414754:	tbz	w0, #0, 4145d4 <error@@Base+0x12828>
  414758:	b	4145f8 <error@@Base+0x1284c>
  41475c:	ldr	q0, [sp]
  414760:	mov	w0, #0x8                   	// #8
  414764:	str	q0, [sp, #32]
  414768:	bl	4018b0 <malloc@plt>
  41476c:	str	x0, [sp, #48]
  414770:	cbz	x0, 41485c <error@@Base+0x12ab0>
  414774:	str	x23, [x0]
  414778:	b	4145f8 <error@@Base+0x1284c>
  41477c:	cmp	x9, x8
  414780:	b.ne	4147a8 <error@@Base+0x129fc>  // b.any
  414784:	ldr	x0, [sp, #48]
  414788:	lsl	x8, x9, #1
  41478c:	lsl	x1, x9, #4
  414790:	str	x8, [sp, #32]
  414794:	bl	401950 <realloc@plt>
  414798:	cbz	x0, 41487c <error@@Base+0x12ad0>
  41479c:	ldr	x8, [sp, #40]
  4147a0:	str	x0, [sp, #48]
  4147a4:	b	4147ac <error@@Base+0x12a00>
  4147a8:	ldr	x0, [sp, #48]
  4147ac:	ldr	x9, [x0]
  4147b0:	cmp	x9, x23
  4147b4:	b.le	4147e0 <error@@Base+0x12a34>
  4147b8:	cmp	x8, #0x1
  4147bc:	b.lt	414808 <error@@Base+0x12a5c>  // b.tstop
  4147c0:	mov	x9, x8
  4147c4:	add	x10, x0, x9, lsl #3
  4147c8:	ldur	x11, [x10, #-8]
  4147cc:	subs	x8, x9, #0x1
  4147d0:	mov	x9, x8
  4147d4:	str	x11, [x10]
  4147d8:	b.gt	4147c4 <error@@Base+0x12a18>
  4147dc:	b	414808 <error@@Base+0x12a5c>
  4147e0:	add	x9, x0, x8, lsl #3
  4147e4:	ldur	x9, [x9, #-8]
  4147e8:	cmp	x9, x23
  4147ec:	b.le	414808 <error@@Base+0x12a5c>
  4147f0:	add	x10, x0, x8, lsl #3
  4147f4:	str	x9, [x10]
  4147f8:	ldur	x9, [x10, #-16]
  4147fc:	sub	x8, x8, #0x1
  414800:	cmp	x9, x23
  414804:	b.gt	4147f0 <error@@Base+0x12a44>
  414808:	str	x23, [x0, x8, lsl #3]
  41480c:	b	4145ec <error@@Base+0x12840>
  414810:	mov	w23, wzr
  414814:	ldr	x0, [sp, #48]
  414818:	bl	401aa0 <free@plt>
  41481c:	b	414838 <error@@Base+0x12a8c>
  414820:	lsl	x2, x26, #3
  414824:	mov	w1, wzr
  414828:	bl	401920 <memset@plt>
  41482c:	ldr	x0, [sp, #48]
  414830:	bl	401aa0 <free@plt>
  414834:	mov	w23, wzr
  414838:	mov	w0, w23
  41483c:	ldp	x20, x19, [sp, #144]
  414840:	ldp	x22, x21, [sp, #128]
  414844:	ldp	x24, x23, [sp, #112]
  414848:	ldp	x26, x25, [sp, #96]
  41484c:	ldp	x28, x27, [sp, #80]
  414850:	ldp	x29, x30, [sp, #64]
  414854:	add	sp, sp, #0xa0
  414858:	ret
  41485c:	stp	xzr, xzr, [sp, #32]
  414860:	mov	w23, #0xc                   	// #12
  414864:	b	414814 <error@@Base+0x12a68>
  414868:	mov	w23, w0
  41486c:	b	414814 <error@@Base+0x12a68>
  414870:	stp	xzr, xzr, [sp, #32]
  414874:	mov	w23, #0xc                   	// #12
  414878:	b	414838 <error@@Base+0x12a8c>
  41487c:	mov	w23, #0xc                   	// #12
  414880:	b	414814 <error@@Base+0x12a68>
  414884:	sub	sp, sp, #0x140
  414888:	stp	x29, x30, [sp, #224]
  41488c:	stp	x28, x27, [sp, #240]
  414890:	stp	x26, x25, [sp, #256]
  414894:	stp	x24, x23, [sp, #272]
  414898:	stp	x22, x21, [sp, #288]
  41489c:	stp	x20, x19, [sp, #304]
  4148a0:	add	x29, sp, #0xe0
  4148a4:	ldr	x24, [x0, #152]
  4148a8:	stur	wzr, [x29, #-100]
  4148ac:	ldr	x8, [x0, #184]
  4148b0:	mov	x19, x2
  4148b4:	mov	x20, x1
  4148b8:	mov	x25, x0
  4148bc:	ldr	x21, [x8, x2, lsl #3]
  4148c0:	ldr	x8, [x3, #8]
  4148c4:	add	x9, x21, #0x8
  4148c8:	cmp	x21, #0x0
  4148cc:	csel	x28, xzr, x9, eq  // eq = none
  4148d0:	cbz	x8, 414c0c <error@@Base+0x12e60>
  4148d4:	mov	x23, x3
  4148d8:	cbz	x21, 414c24 <error@@Base+0x12e78>
  4148dc:	sub	x0, x29, #0x60
  4148e0:	mov	x1, x24
  4148e4:	mov	x2, x23
  4148e8:	stur	wzr, [x29, #-96]
  4148ec:	bl	413d58 <error@@Base+0x11fac>
  4148f0:	ldur	w27, [x29, #-96]
  4148f4:	cbnz	w27, 4151d4 <error@@Base+0x13428>
  4148f8:	str	x25, [sp, #112]
  4148fc:	mov	x25, x0
  414900:	ldr	x8, [x25, #56]!
  414904:	mov	x26, x0
  414908:	cbnz	x8, 414980 <error@@Base+0x12bd4>
  41490c:	ldr	x8, [x23, #8]
  414910:	lsl	x0, x8, #3
  414914:	stp	x8, xzr, [x26, #56]
  414918:	bl	4018b0 <malloc@plt>
  41491c:	cmp	x0, #0x0
  414920:	mov	w27, #0xc                   	// #12
  414924:	csel	w8, w27, wzr, eq  // eq = none
  414928:	str	x0, [x26, #72]
  41492c:	stur	w8, [x29, #-96]
  414930:	cbz	x0, 4151d4 <error@@Base+0x13428>
  414934:	ldr	x8, [x23, #8]
  414938:	cmp	x8, #0x1
  41493c:	b.lt	414980 <error@@Base+0x12bd4>  // b.tstop
  414940:	mov	x26, x21
  414944:	mov	x21, xzr
  414948:	mov	w22, #0x18                  	// #24
  41494c:	ldr	x8, [x23, #16]
  414950:	ldr	x9, [x24, #56]
  414954:	mov	x0, x25
  414958:	ldr	x8, [x8, x21, lsl #3]
  41495c:	madd	x1, x8, x22, x9
  414960:	bl	410034 <error@@Base+0xe288>
  414964:	cbnz	w0, 4151cc <error@@Base+0x13420>
  414968:	ldr	x8, [x23, #8]
  41496c:	add	x21, x21, #0x1
  414970:	cmp	x21, x8
  414974:	b.lt	41494c <error@@Base+0x12ba0>  // b.tstop
  414978:	mov	x21, x26
  41497c:	stur	wzr, [x29, #-96]
  414980:	mov	x0, x23
  414984:	mov	x1, x28
  414988:	mov	x2, x25
  41498c:	bl	415204 <error@@Base+0x13458>
  414990:	stur	w0, [x29, #-100]
  414994:	cbnz	w0, 4151e4 <error@@Base+0x13438>
  414998:	ldr	x8, [x20, #40]
  41499c:	ldr	x25, [sp, #112]
  4149a0:	cbz	x8, 414c24 <error@@Base+0x12e78>
  4149a4:	mov	x22, x28
  4149a8:	cmp	x8, #0x1
  4149ac:	str	x21, [sp, #104]
  4149b0:	b.lt	414c18 <error@@Base+0x12e6c>  // b.tstop
  4149b4:	ldr	x8, [sp, #112]
  4149b8:	mov	x25, xzr
  4149bc:	mov	w14, #0x18                  	// #24
  4149c0:	ldr	x26, [x8, #216]
  4149c4:	b	4149d8 <error@@Base+0x12c2c>
  4149c8:	ldr	x8, [x20, #40]
  4149cc:	add	x25, x25, #0x1
  4149d0:	cmp	x25, x8
  4149d4:	b.ge	414c18 <error@@Base+0x12e6c>  // b.tcont
  4149d8:	ldr	x8, [x20, #48]
  4149dc:	mov	w9, #0x28                  	// #40
  4149e0:	ldr	x8, [x8, x25, lsl #3]
  4149e4:	madd	x9, x8, x9, x26
  4149e8:	ldr	x9, [x9, #16]
  4149ec:	cmp	x9, x19
  4149f0:	b.ge	4149c8 <error@@Base+0x12c1c>  // b.tcont
  4149f4:	mov	w9, #0x28                  	// #40
  4149f8:	madd	x9, x8, x9, x26
  4149fc:	ldr	x9, [x9, #8]
  414a00:	cmp	x9, x19
  414a04:	b.lt	4149c8 <error@@Base+0x12c1c>  // b.tstop
  414a08:	mov	w9, #0x28                  	// #40
  414a0c:	madd	x8, x8, x9, x26
  414a10:	ldr	x10, [x8]
  414a14:	ldr	x9, [x24]
  414a18:	ldr	x11, [x8, #24]
  414a1c:	lsl	x8, x10, #4
  414a20:	ldr	x21, [x9, x8]
  414a24:	ldr	x8, [x23, #8]
  414a28:	cmp	x11, x19
  414a2c:	b.ne	414a94 <error@@Base+0x12ce8>  // b.any
  414a30:	cmp	x8, #0x1
  414a34:	b.lt	4149c8 <error@@Base+0x12c1c>  // b.tstop
  414a38:	ldr	x10, [x23, #16]
  414a3c:	mov	x28, #0xffffffffffffffff    	// #-1
  414a40:	mov	x1, #0xffffffffffffffff    	// #-1
  414a44:	b	414a64 <error@@Base+0x12cb8>
  414a48:	lsl	x12, x11, #4
  414a4c:	ldr	x12, [x9, x12]
  414a50:	cmp	x21, x12
  414a54:	csel	x28, x11, x28, eq  // eq = none
  414a58:	subs	x8, x8, #0x1
  414a5c:	add	x10, x10, #0x8
  414a60:	b.eq	414b00 <error@@Base+0x12d54>  // b.none
  414a64:	ldr	x11, [x10]
  414a68:	add	x12, x9, x11, lsl #4
  414a6c:	ldrb	w12, [x12, #8]
  414a70:	cmp	w12, #0x9
  414a74:	b.eq	414a48 <error@@Base+0x12c9c>  // b.none
  414a78:	cmp	w12, #0x8
  414a7c:	b.ne	414a58 <error@@Base+0x12cac>  // b.any
  414a80:	lsl	x12, x11, #4
  414a84:	ldr	x12, [x9, x12]
  414a88:	cmp	x21, x12
  414a8c:	csel	x1, x11, x1, eq  // eq = none
  414a90:	b	414a58 <error@@Base+0x12cac>
  414a94:	cmp	x8, #0x1
  414a98:	b.lt	4149c8 <error@@Base+0x12c1c>  // b.tstop
  414a9c:	mov	x28, xzr
  414aa0:	ldr	x10, [x23, #16]
  414aa4:	ldr	x1, [x10, x28, lsl #3]
  414aa8:	add	x10, x9, x1, lsl #4
  414aac:	ldr	w10, [x10, #8]
  414ab0:	and	w10, w10, #0xfe
  414ab4:	orr	w10, w10, #0x1
  414ab8:	cmp	w10, #0x9
  414abc:	b.ne	414aec <error@@Base+0x12d40>  // b.any
  414ac0:	lsl	x10, x1, #4
  414ac4:	ldr	x9, [x9, x10]
  414ac8:	cmp	x21, x9
  414acc:	b.ne	414aec <error@@Base+0x12d40>  // b.any
  414ad0:	mov	x0, x24
  414ad4:	mov	x2, x23
  414ad8:	mov	x3, x22
  414adc:	bl	4153cc <error@@Base+0x13620>
  414ae0:	cbnz	w0, 4151a0 <error@@Base+0x133f4>
  414ae4:	ldr	x8, [x23, #8]
  414ae8:	mov	w14, #0x18                  	// #24
  414aec:	add	x28, x28, #0x1
  414af0:	cmp	x28, x8
  414af4:	b.ge	4149c8 <error@@Base+0x12c1c>  // b.tcont
  414af8:	ldr	x9, [x24]
  414afc:	b	414aa0 <error@@Base+0x12cf4>
  414b00:	tbnz	x1, #63, 414b1c <error@@Base+0x12d70>
  414b04:	mov	x0, x24
  414b08:	mov	x2, x23
  414b0c:	mov	x3, x22
  414b10:	bl	4153cc <error@@Base+0x13620>
  414b14:	mov	w14, #0x18                  	// #24
  414b18:	cbnz	w0, 4151a0 <error@@Base+0x133f4>
  414b1c:	tbnz	x28, #63, 4149c8 <error@@Base+0x12c1c>
  414b20:	ldr	x8, [x23, #8]
  414b24:	cmp	x8, #0x1
  414b28:	b.lt	4149c8 <error@@Base+0x12c1c>  // b.tstop
  414b2c:	mov	x21, xzr
  414b30:	b	414b60 <error@@Base+0x12db4>
  414b34:	mov	x0, x24
  414b38:	mov	x2, x23
  414b3c:	mov	x3, x22
  414b40:	bl	4153cc <error@@Base+0x13620>
  414b44:	cbnz	w0, 4151a0 <error@@Base+0x133f4>
  414b48:	ldr	x8, [x23, #8]
  414b4c:	sub	x21, x21, #0x1
  414b50:	mov	w14, #0x18                  	// #24
  414b54:	add	x21, x21, #0x1
  414b58:	cmp	x21, x8
  414b5c:	b.ge	4149c8 <error@@Base+0x12c1c>  // b.tcont
  414b60:	ldr	x9, [x23, #16]
  414b64:	ldr	x1, [x9, x21, lsl #3]
  414b68:	ldr	x9, [x24, #56]
  414b6c:	madd	x10, x1, x14, x9
  414b70:	ldr	x10, [x10, #8]
  414b74:	subs	x10, x10, #0x1
  414b78:	b.lt	414bb8 <error@@Base+0x12e0c>  // b.tstop
  414b7c:	madd	x9, x1, x14, x9
  414b80:	ldr	x9, [x9, #16]
  414b84:	mov	x11, xzr
  414b88:	b.eq	414bac <error@@Base+0x12e00>  // b.none
  414b8c:	add	x12, x11, x10
  414b90:	lsr	x12, x12, #1
  414b94:	ldr	x13, [x9, x12, lsl #3]
  414b98:	cmp	x13, x28
  414b9c:	csinc	x11, x11, x12, ge  // ge = tcont
  414ba0:	csel	x10, x10, x12, lt  // lt = tstop
  414ba4:	cmp	x11, x10
  414ba8:	b.cc	414b8c <error@@Base+0x12de0>  // b.lo, b.ul, b.last
  414bac:	ldr	x9, [x9, x11, lsl #3]
  414bb0:	cmp	x9, x28
  414bb4:	b.eq	414b54 <error@@Base+0x12da8>  // b.none
  414bb8:	ldr	x9, [x24, #48]
  414bbc:	madd	x10, x1, x14, x9
  414bc0:	ldr	x10, [x10, #8]
  414bc4:	subs	x10, x10, #0x1
  414bc8:	b.lt	414b34 <error@@Base+0x12d88>  // b.tstop
  414bcc:	madd	x9, x1, x14, x9
  414bd0:	ldr	x9, [x9, #16]
  414bd4:	mov	x11, xzr
  414bd8:	b.eq	414bfc <error@@Base+0x12e50>  // b.none
  414bdc:	add	x12, x11, x10
  414be0:	lsr	x12, x12, #1
  414be4:	ldr	x13, [x9, x12, lsl #3]
  414be8:	cmp	x13, x28
  414bec:	csinc	x11, x11, x12, ge  // ge = tcont
  414bf0:	csel	x10, x10, x12, lt  // lt = tstop
  414bf4:	cmp	x11, x10
  414bf8:	b.cc	414bdc <error@@Base+0x12e30>  // b.lo, b.ul, b.last
  414bfc:	ldr	x9, [x9, x11, lsl #3]
  414c00:	cmp	x9, x28
  414c04:	b.ne	414b34 <error@@Base+0x12d88>  // b.any
  414c08:	b	414b54 <error@@Base+0x12da8>
  414c0c:	ldr	x8, [x20]
  414c10:	str	xzr, [x8, x19, lsl #3]
  414c14:	b	414c44 <error@@Base+0x12e98>
  414c18:	ldp	x21, x25, [sp, #104]
  414c1c:	mov	x28, x22
  414c20:	stur	wzr, [x29, #-100]
  414c24:	sub	x0, x29, #0x64
  414c28:	mov	x1, x24
  414c2c:	mov	x2, x23
  414c30:	bl	413d58 <error@@Base+0x11fac>
  414c34:	ldr	x8, [x20]
  414c38:	str	x0, [x8, x19, lsl #3]
  414c3c:	ldur	w27, [x29, #-100]
  414c40:	cbnz	w27, 41517c <error@@Base+0x133d0>
  414c44:	cbz	x21, 415178 <error@@Base+0x133cc>
  414c48:	ldr	x8, [x25, #184]
  414c4c:	ldr	x8, [x8, x19, lsl #3]
  414c50:	ldrb	w8, [x8, #104]
  414c54:	tbz	w8, #6, 415178 <error@@Base+0x133cc>
  414c58:	ldr	x8, [x25, #200]
  414c5c:	ldr	x14, [x25, #152]
  414c60:	cmp	x8, #0x1
  414c64:	b.lt	414cb0 <error@@Base+0x12f04>  // b.tstop
  414c68:	ldr	x9, [x25, #216]
  414c6c:	mov	x21, xzr
  414c70:	mov	w10, #0x28                  	// #40
  414c74:	mov	x11, x8
  414c78:	add	x12, x11, x21
  414c7c:	cmp	x12, #0x0
  414c80:	cinc	x12, x12, lt  // lt = tstop
  414c84:	asr	x12, x12, #1
  414c88:	madd	x13, x12, x10, x9
  414c8c:	ldr	x13, [x13, #8]
  414c90:	cmp	x13, x19
  414c94:	csel	x11, x11, x12, lt  // lt = tstop
  414c98:	csinc	x21, x21, x12, ge  // ge = tcont
  414c9c:	cmp	x21, x11
  414ca0:	b.lt	414c78 <error@@Base+0x12ecc>  // b.tstop
  414ca4:	cmp	x21, x8
  414ca8:	b.lt	414cbc <error@@Base+0x12f10>  // b.tstop
  414cac:	b	415174 <error@@Base+0x133c8>
  414cb0:	mov	x21, xzr
  414cb4:	cmp	x21, x8
  414cb8:	b.ge	415174 <error@@Base+0x133c8>  // b.tcont
  414cbc:	cmn	x21, #0x1
  414cc0:	b.eq	415174 <error@@Base+0x133c8>  // b.none
  414cc4:	ldr	x8, [x25, #216]
  414cc8:	mov	w9, #0x28                  	// #40
  414ccc:	madd	x8, x21, x9, x8
  414cd0:	ldr	x8, [x8, #8]
  414cd4:	cmp	x8, x19
  414cd8:	b.ne	415174 <error@@Base+0x133c8>  // b.any
  414cdc:	stur	xzr, [x29, #-96]
  414ce0:	ldr	x8, [x28, #8]
  414ce4:	cmp	x8, #0x0
  414ce8:	b.le	415174 <error@@Base+0x133c8>
  414cec:	add	x1, x20, #0x20
  414cf0:	sub	x8, x29, #0x60
  414cf4:	add	x9, x19, #0x1
  414cf8:	stp	x9, x1, [sp, #32]
  414cfc:	mov	w9, #0x1                   	// #1
  414d00:	add	x8, x8, #0x20
  414d04:	mov	x24, xzr
  414d08:	str	x8, [sp, #8]
  414d0c:	dup	v0.2d, x9
  414d10:	stp	xzr, x25, [sp, #104]
  414d14:	str	q0, [sp, #16]
  414d18:	stp	x14, x28, [sp, #88]
  414d1c:	b	414d34 <error@@Base+0x12f88>
  414d20:	ldr	x28, [sp, #96]
  414d24:	add	x24, x24, #0x1
  414d28:	ldr	x8, [x28, #8]
  414d2c:	cmp	x24, x8
  414d30:	b.ge	4151ac <error@@Base+0x13400>  // b.tcont
  414d34:	ldr	x8, [x28, #16]
  414d38:	ldr	x9, [x20, #16]
  414d3c:	ldr	x26, [x8, x24, lsl #3]
  414d40:	ldr	x8, [x14]
  414d44:	cmp	x26, x9
  414d48:	add	x8, x8, x26, lsl #4
  414d4c:	ldrb	w8, [x8, #8]
  414d50:	b.ne	414d6c <error@@Base+0x12fc0>  // b.any
  414d54:	cmp	w8, #0x4
  414d58:	b.ne	414d20 <error@@Base+0x12f74>  // b.any
  414d5c:	ldr	x8, [x20, #24]
  414d60:	cmp	x8, x19
  414d64:	b.ne	414d74 <error@@Base+0x12fc8>  // b.any
  414d68:	b	414d20 <error@@Base+0x12f74>
  414d6c:	cmp	w8, #0x4
  414d70:	b.ne	414d20 <error@@Base+0x12f74>  // b.any
  414d74:	ldr	x8, [x25, #216]
  414d78:	mov	w9, #0x28                  	// #40
  414d7c:	mov	x28, x21
  414d80:	madd	x22, x21, x9, x8
  414d84:	b	414da0 <error@@Base+0x12ff4>
  414d88:	ldr	x14, [sp, #88]
  414d8c:	mov	x1, x23
  414d90:	ldrb	w8, [x22, #32]
  414d94:	add	x22, x22, #0x28
  414d98:	add	x28, x28, #0x1
  414d9c:	cbz	w8, 414d20 <error@@Base+0x12f74>
  414da0:	ldr	x8, [x22]
  414da4:	cmp	x8, x26
  414da8:	b.ne	414d90 <error@@Base+0x12fe4>  // b.any
  414dac:	ldp	x9, x8, [x22, #16]
  414db0:	subs	x8, x8, x9
  414db4:	add	x5, x8, x19
  414db8:	b.eq	414dc8 <error@@Base+0x1301c>  // b.none
  414dbc:	ldr	x8, [x14, #24]
  414dc0:	add	x8, x8, x26, lsl #3
  414dc4:	b	414dd8 <error@@Base+0x1302c>
  414dc8:	ldr	x8, [x14, #40]
  414dcc:	mov	w9, #0x18                  	// #24
  414dd0:	madd	x8, x26, x9, x8
  414dd4:	ldr	x8, [x8, #16]
  414dd8:	ldr	x9, [x20, #24]
  414ddc:	cmp	x5, x9
  414de0:	b.gt	414d90 <error@@Base+0x12fe4>
  414de4:	ldr	x9, [x20]
  414de8:	ldr	x10, [x9, x5, lsl #3]
  414dec:	cbz	x10, 414d90 <error@@Base+0x12fe4>
  414df0:	ldr	x9, [x10, #16]
  414df4:	subs	x9, x9, #0x1
  414df8:	b.lt	414d90 <error@@Base+0x12fe4>  // b.tstop
  414dfc:	ldr	x4, [x8]
  414e00:	ldr	x8, [x10, #24]
  414e04:	mov	x10, xzr
  414e08:	b.eq	414e2c <error@@Base+0x13080>  // b.none
  414e0c:	add	x11, x10, x9
  414e10:	lsr	x11, x11, #1
  414e14:	ldr	x12, [x8, x11, lsl #3]
  414e18:	cmp	x12, x4
  414e1c:	csinc	x10, x10, x11, ge  // ge = tcont
  414e20:	csel	x9, x9, x11, lt  // lt = tstop
  414e24:	cmp	x10, x9
  414e28:	b.cc	414e0c <error@@Base+0x13060>  // b.lo, b.ul, b.last
  414e2c:	ldr	x8, [x8, x10, lsl #3]
  414e30:	cmp	x8, x4
  414e34:	b.ne	414d90 <error@@Base+0x12fe4>  // b.any
  414e38:	mov	x0, x25
  414e3c:	mov	x2, x26
  414e40:	mov	x3, x19
  414e44:	mov	x23, x1
  414e48:	bl	4156e4 <error@@Base+0x13938>
  414e4c:	tbnz	w0, #0, 414d88 <error@@Base+0x12fdc>
  414e50:	ldr	x8, [sp, #104]
  414e54:	cbz	x8, 414e80 <error@@Base+0x130d4>
  414e58:	ldr	x8, [sp, #56]
  414e5c:	stp	x26, x19, [x29, #-80]
  414e60:	cbz	x8, 414f50 <error@@Base+0x131a4>
  414e64:	cbnz	x27, 41515c <error@@Base+0x133b0>
  414e68:	ldr	x22, [sp, #80]
  414e6c:	mov	w8, #0x1                   	// #1
  414e70:	mov	w23, #0x1                   	// #1
  414e74:	str	x28, [x22]
  414e78:	stur	x8, [x29, #-56]
  414e7c:	b	414fb8 <error@@Base+0x1320c>
  414e80:	ldr	x8, [x20, #48]
  414e84:	ldp	q1, q0, [x20, #16]
  414e88:	ldr	q2, [x20]
  414e8c:	stur	x8, [x29, #-48]
  414e90:	stp	q1, q0, [x29, #-80]
  414e94:	stur	q2, [x29, #-96]
  414e98:	ldr	x8, [x20, #40]
  414e9c:	cmp	x8, #0x1
  414ea0:	stur	x8, [x29, #-56]
  414ea4:	b.lt	414f40 <error@@Base+0x13194>  // b.tstop
  414ea8:	lsl	x27, x8, #3
  414eac:	mov	x0, x27
  414eb0:	stur	x8, [x29, #-64]
  414eb4:	str	x8, [sp, #104]
  414eb8:	bl	4018b0 <malloc@plt>
  414ebc:	stur	x0, [x29, #-48]
  414ec0:	cbz	x0, 4151ec <error@@Base+0x13440>
  414ec4:	ldr	x1, [x20, #48]
  414ec8:	mov	x2, x27
  414ecc:	mov	x22, x0
  414ed0:	bl	401780 <memcpy@plt>
  414ed4:	ldr	x12, [sp, #104]
  414ed8:	stp	x26, x19, [x29, #-80]
  414edc:	lsl	x8, x12, #1
  414ee0:	lsl	x1, x12, #4
  414ee4:	mov	x0, x22
  414ee8:	str	x8, [sp, #56]
  414eec:	stur	x8, [x29, #-64]
  414ef0:	mov	x27, x12
  414ef4:	bl	401950 <realloc@plt>
  414ef8:	cbz	x0, 4151fc <error@@Base+0x13450>
  414efc:	mov	x22, x0
  414f00:	mov	x12, x27
  414f04:	stur	x0, [x29, #-48]
  414f08:	ldr	x8, [x22]
  414f0c:	cmp	x8, x28
  414f10:	b.le	414f80 <error@@Base+0x131d4>
  414f14:	cmp	x12, #0x1
  414f18:	mov	x8, x12
  414f1c:	b.lt	414fac <error@@Base+0x13200>  // b.tstop
  414f20:	mov	x9, x12
  414f24:	add	x10, x22, x9, lsl #3
  414f28:	ldur	x11, [x10, #-8]
  414f2c:	subs	x8, x9, #0x1
  414f30:	mov	x9, x8
  414f34:	str	x11, [x10]
  414f38:	b.gt	414f24 <error@@Base+0x13178>
  414f3c:	b	414fac <error@@Base+0x13200>
  414f40:	ldr	x8, [sp, #8]
  414f44:	stp	xzr, xzr, [x8]
  414f48:	str	xzr, [x8, #16]
  414f4c:	stp	x26, x19, [x29, #-80]
  414f50:	ldr	q0, [sp, #16]
  414f54:	mov	w0, #0x8                   	// #8
  414f58:	stur	q0, [x29, #-64]
  414f5c:	bl	4018b0 <malloc@plt>
  414f60:	stur	x0, [x29, #-48]
  414f64:	cbz	x0, 4151ec <error@@Base+0x13440>
  414f68:	mov	w8, #0x1                   	// #1
  414f6c:	mov	x22, x0
  414f70:	str	x28, [x0]
  414f74:	mov	w23, #0x1                   	// #1
  414f78:	str	x8, [sp, #56]
  414f7c:	b	414fb8 <error@@Base+0x1320c>
  414f80:	add	x8, x22, x12, lsl #3
  414f84:	ldur	x9, [x8, #-8]
  414f88:	mov	x8, x12
  414f8c:	cmp	x9, x28
  414f90:	b.le	414fac <error@@Base+0x13200>
  414f94:	add	x10, x22, x8, lsl #3
  414f98:	str	x9, [x10]
  414f9c:	ldur	x9, [x10, #-16]
  414fa0:	sub	x8, x8, #0x1
  414fa4:	cmp	x9, x28
  414fa8:	b.gt	414f94 <error@@Base+0x131e8>
  414fac:	add	x23, x12, #0x1
  414fb0:	str	x28, [x22, x8, lsl #3]
  414fb4:	stur	x23, [x29, #-56]
  414fb8:	ldur	x8, [x29, #-96]
  414fbc:	sub	x1, x29, #0x60
  414fc0:	mov	x0, x25
  414fc4:	str	x8, [sp, #104]
  414fc8:	ldr	x8, [x8, x19, lsl #3]
  414fcc:	stp	x24, x8, [sp, #64]
  414fd0:	bl	4144e4 <error@@Base+0x12738>
  414fd4:	cbnz	w0, 4151dc <error@@Base+0x13430>
  414fd8:	ldr	x24, [x20, #8]
  414fdc:	ldr	x14, [sp, #88]
  414fe0:	str	x22, [sp, #80]
  414fe4:	cbz	x24, 415074 <error@@Base+0x132c8>
  414fe8:	mov	x22, x14
  414fec:	str	x23, [sp, #48]
  414ff0:	tbnz	x19, #63, 415064 <error@@Base+0x132b8>
  414ff4:	ldr	x23, [sp, #104]
  414ff8:	ldr	x25, [sp, #32]
  414ffc:	b	415014 <error@@Base+0x13268>
  415000:	str	x8, [x24]
  415004:	subs	x25, x25, #0x1
  415008:	add	x23, x23, #0x8
  41500c:	add	x24, x24, #0x8
  415010:	b.eq	415064 <error@@Base+0x132b8>  // b.none
  415014:	ldr	x9, [x24]
  415018:	ldr	x8, [x23]
  41501c:	cbz	x9, 415000 <error@@Base+0x13254>
  415020:	cbz	x8, 415004 <error@@Base+0x13258>
  415024:	add	x1, x9, #0x8
  415028:	add	x2, x8, #0x8
  41502c:	sub	x0, x29, #0x28
  415030:	bl	4129e8 <error@@Base+0x10c3c>
  415034:	stur	w0, [x29, #-12]
  415038:	cbnz	w0, 4151dc <error@@Base+0x13430>
  41503c:	sub	x0, x29, #0xc
  415040:	sub	x2, x29, #0x28
  415044:	mov	x1, x22
  415048:	bl	413d58 <error@@Base+0x11fac>
  41504c:	str	x0, [x24]
  415050:	ldur	x0, [x29, #-24]
  415054:	bl	401aa0 <free@plt>
  415058:	ldur	w27, [x29, #-12]
  41505c:	cbz	w27, 415004 <error@@Base+0x13258>
  415060:	b	4151b0 <error@@Base+0x13404>
  415064:	ldr	x25, [sp, #112]
  415068:	mov	x14, x22
  41506c:	ldr	x22, [sp, #80]
  415070:	ldr	x23, [sp, #48]
  415074:	ldr	x8, [sp, #104]
  415078:	ldr	x9, [sp, #72]
  41507c:	subs	x27, x23, #0x1
  415080:	str	x9, [x8, x19, lsl #3]
  415084:	b.lt	415140 <error@@Base+0x13394>  // b.tstop
  415088:	ldr	x24, [sp, #64]
  41508c:	ldr	x1, [sp, #40]
  415090:	mov	x8, xzr
  415094:	b.eq	4150bc <error@@Base+0x13310>  // b.none
  415098:	mov	x9, x27
  41509c:	add	x10, x8, x9
  4150a0:	lsr	x10, x10, #1
  4150a4:	ldr	x11, [x22, x10, lsl #3]
  4150a8:	cmp	x11, x28
  4150ac:	csinc	x8, x8, x10, ge  // ge = tcont
  4150b0:	csel	x9, x9, x10, lt  // lt = tstop
  4150b4:	cmp	x8, x9
  4150b8:	b.cc	41509c <error@@Base+0x132f0>  // b.lo, b.ul, b.last
  4150bc:	ldr	x9, [x22, x8, lsl #3]
  4150c0:	cmp	x9, x28
  4150c4:	csinv	x9, x8, xzr, eq  // eq = none
  4150c8:	tbnz	x9, #63, 415148 <error@@Base+0x1339c>
  4150cc:	cmp	x23, x9
  4150d0:	b.le	415148 <error@@Base+0x1339c>
  4150d4:	cmp	x27, x9
  4150d8:	stur	x27, [x29, #-56]
  4150dc:	b.le	41514c <error@@Base+0x133a0>
  4150e0:	mvn	x9, x8
  4150e4:	add	x9, x23, x9
  4150e8:	cmp	x9, #0x4
  4150ec:	b.cc	415124 <error@@Base+0x13378>  // b.lo, b.ul, b.last
  4150f0:	and	x10, x9, #0xfffffffffffffffc
  4150f4:	add	x11, x22, x8, lsl #3
  4150f8:	add	x8, x8, x10
  4150fc:	add	x11, x11, #0x10
  415100:	mov	x12, x10
  415104:	ldur	q0, [x11, #-8]
  415108:	ldur	q1, [x11, #8]
  41510c:	subs	x12, x12, #0x4
  415110:	stp	q0, q1, [x11, #-16]
  415114:	add	x11, x11, #0x20
  415118:	b.ne	415104 <error@@Base+0x13358>  // b.any
  41511c:	cmp	x9, x10
  415120:	b.eq	41514c <error@@Base+0x133a0>  // b.none
  415124:	add	x9, x22, x8, lsl #3
  415128:	ldr	x10, [x9, #8]
  41512c:	add	x8, x8, #0x1
  415130:	cmp	x27, x8
  415134:	str	x10, [x9]
  415138:	b.ne	415124 <error@@Base+0x13378>  // b.any
  41513c:	b	41514c <error@@Base+0x133a0>
  415140:	ldr	x24, [sp, #64]
  415144:	ldr	x1, [sp, #40]
  415148:	mov	x27, x23
  41514c:	ldr	x8, [x25, #216]
  415150:	mov	w9, #0x28                  	// #40
  415154:	madd	x22, x28, x9, x8
  415158:	b	414d90 <error@@Base+0x12fe4>
  41515c:	ldr	x8, [sp, #56]
  415160:	ldr	x22, [sp, #80]
  415164:	mov	x12, x27
  415168:	cmp	x8, x27
  41516c:	b.eq	414edc <error@@Base+0x13130>  // b.none
  415170:	b	414f08 <error@@Base+0x1315c>
  415174:	stur	wzr, [x29, #-100]
  415178:	mov	w27, wzr
  41517c:	mov	w0, w27
  415180:	ldp	x20, x19, [sp, #304]
  415184:	ldp	x22, x21, [sp, #288]
  415188:	ldp	x24, x23, [sp, #272]
  41518c:	ldp	x26, x25, [sp, #256]
  415190:	ldp	x28, x27, [sp, #240]
  415194:	ldp	x29, x30, [sp, #224]
  415198:	add	sp, sp, #0x140
  41519c:	ret
  4151a0:	mov	w27, w0
  4151a4:	stur	w0, [x29, #-100]
  4151a8:	b	41517c <error@@Base+0x133d0>
  4151ac:	mov	w27, wzr
  4151b0:	ldur	x8, [x29, #-96]
  4151b4:	cbz	x8, 4151c0 <error@@Base+0x13414>
  4151b8:	ldur	x0, [x29, #-48]
  4151bc:	bl	401aa0 <free@plt>
  4151c0:	stur	w27, [x29, #-100]
  4151c4:	cbz	w27, 415178 <error@@Base+0x133cc>
  4151c8:	b	41517c <error@@Base+0x133d0>
  4151cc:	mov	w27, #0xc                   	// #12
  4151d0:	stur	w0, [x29, #-96]
  4151d4:	stur	w27, [x29, #-100]
  4151d8:	b	41517c <error@@Base+0x133d0>
  4151dc:	mov	w27, w0
  4151e0:	b	4151b0 <error@@Base+0x13404>
  4151e4:	mov	w27, w0
  4151e8:	b	41517c <error@@Base+0x133d0>
  4151ec:	ldr	x8, [sp, #8]
  4151f0:	mov	w27, #0xc                   	// #12
  4151f4:	stp	xzr, xzr, [x8]
  4151f8:	b	4151b0 <error@@Base+0x13404>
  4151fc:	mov	w27, #0xc                   	// #12
  415200:	b	4151b0 <error@@Base+0x13404>
  415204:	stp	x29, x30, [sp, #-48]!
  415208:	stp	x22, x21, [sp, #16]
  41520c:	stp	x20, x19, [sp, #32]
  415210:	ldr	x9, [x1, #8]
  415214:	mov	x29, sp
  415218:	cbz	x9, 4153b0 <error@@Base+0x13604>
  41521c:	ldr	x10, [x2, #8]
  415220:	mov	x20, x2
  415224:	cbz	x10, 4153b0 <error@@Base+0x13604>
  415228:	ldp	x8, x13, [x0]
  41522c:	add	x11, x10, x9
  415230:	mov	x21, x1
  415234:	mov	x19, x0
  415238:	add	x12, x13, x11
  41523c:	cmp	x12, x8
  415240:	b.le	41526c <error@@Base+0x134c0>
  415244:	ldr	x0, [x19, #16]
  415248:	add	x22, x8, x11
  41524c:	lsl	x1, x22, #3
  415250:	bl	401950 <realloc@plt>
  415254:	cbz	x0, 4153c4 <error@@Base+0x13618>
  415258:	str	x0, [x19, #16]
  41525c:	str	x22, [x19]
  415260:	ldr	x13, [x19, #8]
  415264:	ldr	x9, [x21, #8]
  415268:	ldr	x10, [x20, #8]
  41526c:	ldr	x11, [x21, #16]
  415270:	ldr	x12, [x20, #16]
  415274:	add	x8, x9, x13
  415278:	add	x8, x8, x10
  41527c:	sub	x13, x13, #0x1
  415280:	sub	x9, x9, #0x1
  415284:	mov	x14, x10
  415288:	sub	x10, x14, #0x1
  41528c:	ldr	x16, [x12, x10, lsl #3]
  415290:	ldr	x15, [x11, x9, lsl #3]
  415294:	cmp	x15, x16
  415298:	b.eq	4152c0 <error@@Base+0x13514>  // b.none
  41529c:	b.lt	4152b0 <error@@Base+0x13504>  // b.tstop
  4152a0:	cmp	x9, #0x0
  4152a4:	sub	x9, x9, #0x1
  4152a8:	b.gt	415290 <error@@Base+0x134e4>
  4152ac:	b	415318 <error@@Base+0x1356c>
  4152b0:	cmp	x14, #0x2
  4152b4:	mov	x14, x10
  4152b8:	b.ge	415288 <error@@Base+0x134dc>  // b.tcont
  4152bc:	b	415318 <error@@Base+0x1356c>
  4152c0:	tbnz	x13, #63, 4152e8 <error@@Base+0x1353c>
  4152c4:	ldr	x17, [x19, #16]
  4152c8:	ldr	x16, [x17, x13, lsl #3]
  4152cc:	cmp	x16, x15
  4152d0:	b.le	4152f0 <error@@Base+0x13544>
  4152d4:	sub	x16, x13, #0x1
  4152d8:	cmp	x13, #0x0
  4152dc:	mov	x13, x16
  4152e0:	b.gt	4152c8 <error@@Base+0x1351c>
  4152e4:	b	4152f8 <error@@Base+0x1354c>
  4152e8:	mov	x16, x13
  4152ec:	b	4152f8 <error@@Base+0x1354c>
  4152f0:	mov	x16, x13
  4152f4:	b.eq	415308 <error@@Base+0x1355c>  // b.none
  4152f8:	ldr	x13, [x19, #16]
  4152fc:	sub	x8, x8, #0x1
  415300:	str	x15, [x13, x8, lsl #3]
  415304:	mov	x13, x16
  415308:	cmp	x9, #0x1
  41530c:	b.lt	415318 <error@@Base+0x1356c>  // b.tstop
  415310:	cmp	x14, #0x2
  415314:	b.ge	415280 <error@@Base+0x134d4>  // b.tcont
  415318:	ldp	x12, x0, [x19, #8]
  41531c:	ldr	x13, [x21, #8]
  415320:	ldr	x14, [x20, #8]
  415324:	subs	x9, x12, #0x1
  415328:	add	x9, x9, x13
  41532c:	add	x10, x9, x14
  415330:	sub	x15, x10, x8
  415334:	add	x9, x15, #0x1
  415338:	subs	x11, x12, #0x1
  41533c:	add	x16, x9, x12
  415340:	str	x16, [x19, #8]
  415344:	b.lt	4153a0 <error@@Base+0x135f4>  // b.tstop
  415348:	tbnz	x15, #63, 4153a0 <error@@Base+0x135f4>
  41534c:	add	x12, x12, x14
  415350:	add	x12, x12, x13
  415354:	sub	x12, x12, x8
  415358:	add	x12, x0, x12, lsl #3
  41535c:	ldr	x14, [x0, x10, lsl #3]
  415360:	ldr	x13, [x0, x11, lsl #3]
  415364:	cmp	x14, x13
  415368:	b.gt	415384 <error@@Base+0x135d8>
  41536c:	sub	x14, x11, #0x1
  415370:	cmp	x11, #0x0
  415374:	str	x13, [x12, x11, lsl #3]
  415378:	mov	x11, x14
  41537c:	b.gt	41535c <error@@Base+0x135b0>
  415380:	b	4153a0 <error@@Base+0x135f4>
  415384:	mov	x13, xzr
  415388:	sub	x10, x10, #0x1
  41538c:	sub	x9, x9, #0x1
  415390:	str	x14, [x12, x11, lsl #3]
  415394:	sub	x12, x12, #0x8
  415398:	cbnz	x9, 41535c <error@@Base+0x135b0>
  41539c:	b	4153a4 <error@@Base+0x135f8>
  4153a0:	mov	x13, x9
  4153a4:	add	x1, x0, x8, lsl #3
  4153a8:	lsl	x2, x13, #3
  4153ac:	bl	401780 <memcpy@plt>
  4153b0:	mov	w0, wzr
  4153b4:	ldp	x20, x19, [sp, #32]
  4153b8:	ldp	x22, x21, [sp, #16]
  4153bc:	ldp	x29, x30, [sp], #48
  4153c0:	ret
  4153c4:	mov	w0, #0xc                   	// #12
  4153c8:	b	4153b4 <error@@Base+0x13608>
  4153cc:	sub	sp, sp, #0x80
  4153d0:	stp	x29, x30, [sp, #32]
  4153d4:	stp	x28, x27, [sp, #48]
  4153d8:	stp	x26, x25, [sp, #64]
  4153dc:	stp	x24, x23, [sp, #80]
  4153e0:	stp	x22, x21, [sp, #96]
  4153e4:	stp	x20, x19, [sp, #112]
  4153e8:	ldr	x25, [x0, #56]
  4153ec:	mov	w8, #0x18                  	// #24
  4153f0:	stp	xzr, xzr, [sp, #8]
  4153f4:	str	xzr, [sp, #24]
  4153f8:	madd	x24, x1, x8, x25
  4153fc:	ldr	x8, [x24, #8]!
  415400:	add	x29, sp, #0x20
  415404:	cmp	x8, #0x1
  415408:	b.lt	4156a8 <error@@Base+0x138fc>  // b.tstop
  41540c:	mov	w27, #0x18                  	// #24
  415410:	madd	x9, x1, x27, x25
  415414:	mov	x21, x3
  415418:	mov	x20, x1
  41541c:	mov	x22, x0
  415420:	mov	x19, x2
  415424:	mov	x26, xzr
  415428:	add	x28, x9, #0x10
  41542c:	b	41543c <error@@Base+0x13690>
  415430:	add	x26, x26, #0x1
  415434:	cmp	x26, x8
  415438:	b.ge	4155b0 <error@@Base+0x13804>  // b.tcont
  41543c:	ldr	x11, [x28]
  415440:	ldr	x9, [x11, x26, lsl #3]
  415444:	cmp	x9, x20
  415448:	b.eq	415430 <error@@Base+0x13684>  // b.none
  41544c:	ldr	x10, [x22]
  415450:	add	x10, x10, x9, lsl #4
  415454:	ldrb	w10, [x10, #8]
  415458:	tbz	w10, #3, 415430 <error@@Base+0x13684>
  41545c:	ldr	x10, [x22, #40]
  415460:	madd	x12, x9, x27, x10
  415464:	ldp	x13, x10, [x12, #8]
  415468:	ldr	x12, [x10]
  41546c:	cmp	x13, #0x1
  415470:	b.le	415484 <error@@Base+0x136d8>
  415474:	ldr	x10, [x10, #8]
  415478:	subs	x13, x8, #0x1
  41547c:	b.ge	415490 <error@@Base+0x136e4>  // b.tcont
  415480:	b	4154c4 <error@@Base+0x13718>
  415484:	mov	x10, #0xffffffffffffffff    	// #-1
  415488:	subs	x13, x8, #0x1
  41548c:	b.lt	4154c4 <error@@Base+0x13718>  // b.tstop
  415490:	mov	x14, xzr
  415494:	b.eq	4154b8 <error@@Base+0x1370c>  // b.none
  415498:	add	x15, x14, x13
  41549c:	lsr	x15, x15, #1
  4154a0:	ldr	x16, [x11, x15, lsl #3]
  4154a4:	cmp	x16, x12
  4154a8:	csinc	x14, x14, x15, ge  // ge = tcont
  4154ac:	csel	x13, x13, x15, lt  // lt = tstop
  4154b0:	cmp	x14, x13
  4154b4:	b.cc	415498 <error@@Base+0x136ec>  // b.lo, b.ul, b.last
  4154b8:	ldr	x13, [x11, x14, lsl #3]
  4154bc:	cmp	x13, x12
  4154c0:	b.eq	415508 <error@@Base+0x1375c>  // b.none
  4154c4:	ldr	x13, [x19, #8]
  4154c8:	subs	x14, x13, #0x1
  4154cc:	b.lt	415508 <error@@Base+0x1375c>  // b.tstop
  4154d0:	ldr	x13, [x19, #16]
  4154d4:	mov	x15, xzr
  4154d8:	b.eq	4154fc <error@@Base+0x13750>  // b.none
  4154dc:	add	x16, x15, x14
  4154e0:	lsr	x16, x16, #1
  4154e4:	ldr	x17, [x13, x16, lsl #3]
  4154e8:	cmp	x17, x12
  4154ec:	csinc	x15, x15, x16, ge  // ge = tcont
  4154f0:	csel	x14, x14, x16, lt  // lt = tstop
  4154f4:	cmp	x15, x14
  4154f8:	b.cc	4154dc <error@@Base+0x13730>  // b.lo, b.ul, b.last
  4154fc:	ldr	x13, [x13, x15, lsl #3]
  415500:	cmp	x13, x12
  415504:	b.eq	415590 <error@@Base+0x137e4>  // b.none
  415508:	cmp	x10, #0x1
  41550c:	b.lt	415430 <error@@Base+0x13684>  // b.tstop
  415510:	subs	x12, x8, #0x1
  415514:	b.lt	41554c <error@@Base+0x137a0>  // b.tstop
  415518:	mov	x13, xzr
  41551c:	b.eq	415540 <error@@Base+0x13794>  // b.none
  415520:	add	x14, x13, x12
  415524:	lsr	x14, x14, #1
  415528:	ldr	x15, [x11, x14, lsl #3]
  41552c:	cmp	x15, x10
  415530:	csinc	x13, x13, x14, ge  // ge = tcont
  415534:	csel	x12, x12, x14, lt  // lt = tstop
  415538:	cmp	x13, x12
  41553c:	b.cc	415520 <error@@Base+0x13774>  // b.lo, b.ul, b.last
  415540:	ldr	x11, [x11, x13, lsl #3]
  415544:	cmp	x11, x10
  415548:	b.eq	415430 <error@@Base+0x13684>  // b.none
  41554c:	ldr	x11, [x19, #8]
  415550:	subs	x12, x11, #0x1
  415554:	b.lt	415430 <error@@Base+0x13684>  // b.tstop
  415558:	ldr	x11, [x19, #16]
  41555c:	mov	x13, xzr
  415560:	b.eq	415584 <error@@Base+0x137d8>  // b.none
  415564:	add	x14, x13, x12
  415568:	lsr	x14, x14, #1
  41556c:	ldr	x15, [x11, x14, lsl #3]
  415570:	cmp	x15, x10
  415574:	csinc	x13, x13, x14, ge  // ge = tcont
  415578:	csel	x12, x12, x14, lt  // lt = tstop
  41557c:	cmp	x13, x12
  415580:	b.cc	415564 <error@@Base+0x137b8>  // b.lo, b.ul, b.last
  415584:	ldr	x11, [x11, x13, lsl #3]
  415588:	cmp	x11, x10
  41558c:	b.ne	415430 <error@@Base+0x13684>  // b.any
  415590:	ldr	x8, [x22, #56]
  415594:	add	x0, sp, #0x8
  415598:	mov	x1, x21
  41559c:	madd	x2, x9, x27, x8
  4155a0:	bl	415204 <error@@Base+0x13458>
  4155a4:	cbnz	w0, 4156d8 <error@@Base+0x1392c>
  4155a8:	ldr	x8, [x24]
  4155ac:	b	415430 <error@@Base+0x13684>
  4155b0:	cmp	x8, #0x0
  4155b4:	b.le	4156a8 <error@@Base+0x138fc>
  4155b8:	mov	w9, #0x18                  	// #24
  4155bc:	madd	x9, x20, x9, x25
  4155c0:	ldp	x10, x0, [sp, #16]
  4155c4:	ldr	x9, [x9, #16]
  4155c8:	mov	x8, xzr
  4155cc:	sub	x11, x10, #0x1
  4155d0:	b	4155e4 <error@@Base+0x13838>
  4155d4:	ldr	x12, [x24]
  4155d8:	add	x8, x8, #0x1
  4155dc:	cmp	x8, x12
  4155e0:	b.ge	4156ac <error@@Base+0x13900>  // b.tcont
  4155e4:	ldr	x12, [x9, x8, lsl #3]
  4155e8:	cmp	x10, #0x1
  4155ec:	b.lt	415628 <error@@Base+0x1387c>  // b.tstop
  4155f0:	mov	x13, xzr
  4155f4:	cbz	x11, 41561c <error@@Base+0x13870>
  4155f8:	mov	x14, x11
  4155fc:	add	x15, x13, x14
  415600:	lsr	x15, x15, #1
  415604:	ldr	x16, [x0, x15, lsl #3]
  415608:	cmp	x16, x12
  41560c:	csinc	x13, x13, x15, ge  // ge = tcont
  415610:	csel	x14, x14, x15, lt  // lt = tstop
  415614:	cmp	x13, x14
  415618:	b.cc	4155fc <error@@Base+0x13850>  // b.lo, b.ul, b.last
  41561c:	ldr	x13, [x0, x13, lsl #3]
  415620:	cmp	x13, x12
  415624:	b.eq	4155d4 <error@@Base+0x13828>  // b.none
  415628:	ldr	x16, [x19, #8]
  41562c:	subs	x15, x16, #0x1
  415630:	b.lt	4155d4 <error@@Base+0x13828>  // b.tstop
  415634:	ldr	x13, [x19, #16]
  415638:	mov	x14, xzr
  41563c:	b.eq	415664 <error@@Base+0x138b8>  // b.none
  415640:	mov	x17, x15
  415644:	add	x18, x14, x17
  415648:	lsr	x18, x18, #1
  41564c:	ldr	x1, [x13, x18, lsl #3]
  415650:	cmp	x1, x12
  415654:	csinc	x14, x14, x18, ge  // ge = tcont
  415658:	csel	x17, x17, x18, lt  // lt = tstop
  41565c:	cmp	x14, x17
  415660:	b.cc	415644 <error@@Base+0x13898>  // b.lo, b.ul, b.last
  415664:	ldr	x17, [x13, x14, lsl #3]
  415668:	cmp	x17, x12
  41566c:	csinv	x12, x14, xzr, eq  // eq = none
  415670:	tbnz	x12, #63, 4155d4 <error@@Base+0x13828>
  415674:	cmp	x16, x12
  415678:	b.le	4155d4 <error@@Base+0x13828>
  41567c:	cmp	x15, x12
  415680:	str	x15, [x19, #8]
  415684:	b.le	4155d4 <error@@Base+0x13828>
  415688:	add	x12, x13, x14, lsl #3
  41568c:	ldr	x15, [x12, #8]
  415690:	add	x14, x14, #0x1
  415694:	str	x15, [x12]
  415698:	ldr	x12, [x19, #8]
  41569c:	cmp	x14, x12
  4156a0:	b.lt	415688 <error@@Base+0x138dc>  // b.tstop
  4156a4:	b	4155d4 <error@@Base+0x13828>
  4156a8:	ldr	x0, [sp, #24]
  4156ac:	mov	w23, wzr
  4156b0:	bl	401aa0 <free@plt>
  4156b4:	mov	w0, w23
  4156b8:	ldp	x20, x19, [sp, #112]
  4156bc:	ldp	x22, x21, [sp, #96]
  4156c0:	ldp	x24, x23, [sp, #80]
  4156c4:	ldp	x26, x25, [sp, #64]
  4156c8:	ldp	x28, x27, [sp, #48]
  4156cc:	ldp	x29, x30, [sp, #32]
  4156d0:	add	sp, sp, #0x80
  4156d4:	ret
  4156d8:	mov	w23, w0
  4156dc:	ldr	x0, [sp, #24]
  4156e0:	b	4156b0 <error@@Base+0x13904>
  4156e4:	sub	sp, sp, #0x80
  4156e8:	stp	x29, x30, [sp, #32]
  4156ec:	stp	x28, x27, [sp, #48]
  4156f0:	stp	x26, x25, [sp, #64]
  4156f4:	stp	x24, x23, [sp, #80]
  4156f8:	stp	x22, x21, [sp, #96]
  4156fc:	stp	x20, x19, [sp, #112]
  415700:	stp	x2, x4, [sp, #8]
  415704:	ldr	x8, [x0, #200]
  415708:	ldr	x9, [x0, #152]
  41570c:	add	x29, sp, #0x20
  415710:	mov	x19, x5
  415714:	mov	x21, x3
  415718:	mov	x23, x0
  41571c:	cmp	x8, #0x1
  415720:	mov	x24, x1
  415724:	mov	x25, xzr
  415728:	stur	x9, [x29, #-8]
  41572c:	b.lt	415768 <error@@Base+0x139bc>  // b.tstop
  415730:	ldr	x9, [x23, #216]
  415734:	mov	w10, #0x28                  	// #40
  415738:	mov	x11, x8
  41573c:	add	x12, x11, x25
  415740:	cmp	x12, #0x0
  415744:	cinc	x12, x12, lt  // lt = tstop
  415748:	asr	x12, x12, #1
  41574c:	madd	x13, x12, x10, x9
  415750:	ldr	x13, [x13, #8]
  415754:	cmp	x13, x21
  415758:	csel	x11, x11, x12, lt  // lt = tstop
  41575c:	csinc	x25, x25, x12, ge  // ge = tcont
  415760:	cmp	x25, x11
  415764:	b.lt	41573c <error@@Base+0x13990>  // b.tstop
  415768:	cmp	x25, x8
  41576c:	b.ge	415788 <error@@Base+0x139dc>  // b.tcont
  415770:	ldr	x9, [x23, #216]
  415774:	mov	w10, #0x28                  	// #40
  415778:	madd	x9, x25, x10, x9
  41577c:	ldr	x9, [x9, #8]
  415780:	cmp	x9, x21
  415784:	b.eq	41578c <error@@Base+0x139e0>  // b.none
  415788:	mov	x25, #0xffffffffffffffff    	// #-1
  41578c:	cmp	x8, #0x1
  415790:	b.lt	4157dc <error@@Base+0x13a30>  // b.tstop
  415794:	ldr	x9, [x23, #216]
  415798:	mov	x26, xzr
  41579c:	mov	w10, #0x28                  	// #40
  4157a0:	mov	x11, x8
  4157a4:	add	x12, x11, x26
  4157a8:	cmp	x12, #0x0
  4157ac:	cinc	x12, x12, lt  // lt = tstop
  4157b0:	asr	x12, x12, #1
  4157b4:	madd	x13, x12, x10, x9
  4157b8:	ldr	x13, [x13, #8]
  4157bc:	cmp	x13, x19
  4157c0:	csel	x11, x11, x12, lt  // lt = tstop
  4157c4:	csinc	x26, x26, x12, ge  // ge = tcont
  4157c8:	cmp	x26, x11
  4157cc:	b.lt	4157a4 <error@@Base+0x139f8>  // b.tstop
  4157d0:	cmp	x26, x8
  4157d4:	b.lt	4157e8 <error@@Base+0x13a3c>  // b.tstop
  4157d8:	b	415800 <error@@Base+0x13a54>
  4157dc:	mov	x26, xzr
  4157e0:	cmp	x26, x8
  4157e4:	b.ge	415800 <error@@Base+0x13a54>  // b.tcont
  4157e8:	ldr	x8, [x23, #216]
  4157ec:	mov	w9, #0x28                  	// #40
  4157f0:	madd	x8, x26, x9, x8
  4157f4:	ldr	x8, [x8, #8]
  4157f8:	cmp	x8, x19
  4157fc:	b.eq	415804 <error@@Base+0x13a58>  // b.none
  415800:	mov	x26, #0xffffffffffffffff    	// #-1
  415804:	ldr	x8, [x24, #8]
  415808:	cmp	x8, #0x1
  41580c:	b.lt	415960 <error@@Base+0x13bb4>  // b.tstop
  415810:	mov	x22, xzr
  415814:	mov	w20, #0x28                  	// #40
  415818:	b	415838 <error@@Base+0x13a8c>
  41581c:	mov	w0, #0xffffffff            	// #-1
  415820:	cmp	w0, w28
  415824:	b.ne	415958 <error@@Base+0x13bac>  // b.any
  415828:	ldr	x8, [x24, #8]
  41582c:	add	x22, x22, #0x1
  415830:	cmp	x22, x8
  415834:	b.ge	415960 <error@@Base+0x13bb4>  // b.tcont
  415838:	ldr	x8, [x24, #16]
  41583c:	ldr	x9, [x23, #216]
  415840:	ldur	x12, [x29, #-8]
  415844:	ldr	x8, [x8, x22, lsl #3]
  415848:	ldr	x12, [x12]
  41584c:	madd	x10, x8, x20, x9
  415850:	ldr	x11, [x10]
  415854:	ldr	x10, [x10, #16]
  415858:	lsl	x11, x11, #4
  41585c:	ldr	x27, [x12, x11]
  415860:	cmp	x10, x21
  415864:	b.le	415878 <error@@Base+0x13acc>
  415868:	mov	w28, #0xffffffff            	// #-1
  41586c:	cmp	x10, x19
  415870:	b.gt	41581c <error@@Base+0x13a70>
  415874:	b	4158f4 <error@@Base+0x13b48>
  415878:	madd	x11, x8, x20, x9
  41587c:	ldr	x11, [x11, #24]
  415880:	cmp	x11, x21
  415884:	b.ge	415898 <error@@Base+0x13aec>  // b.tcont
  415888:	mov	w28, #0x1                   	// #1
  41588c:	cmp	x10, x19
  415890:	b.gt	41581c <error@@Base+0x13a70>
  415894:	b	4158f4 <error@@Base+0x13b48>
  415898:	cmp	x10, x21
  41589c:	cset	w1, eq  // eq = none
  4158a0:	cmp	x11, x21
  4158a4:	cset	w11, eq  // eq = none
  4158a8:	bfi	w1, w11, #1, #1
  4158ac:	cbz	w1, 4158e8 <error@@Base+0x13b3c>
  4158b0:	ldr	x3, [sp, #8]
  4158b4:	mov	x0, x23
  4158b8:	mov	x2, x27
  4158bc:	mov	x4, x25
  4158c0:	bl	415984 <error@@Base+0x13bd8>
  4158c4:	ldr	x8, [x24, #16]
  4158c8:	ldr	x9, [x23, #216]
  4158cc:	mov	w28, w0
  4158d0:	ldr	x8, [x8, x22, lsl #3]
  4158d4:	madd	x10, x8, x20, x9
  4158d8:	ldr	x10, [x10, #16]
  4158dc:	cmp	x10, x19
  4158e0:	b.le	4158f4 <error@@Base+0x13b48>
  4158e4:	b	41581c <error@@Base+0x13a70>
  4158e8:	mov	w28, wzr
  4158ec:	cmp	x10, x19
  4158f0:	b.gt	41581c <error@@Base+0x13a70>
  4158f4:	madd	x8, x8, x20, x9
  4158f8:	ldr	x8, [x8, #24]
  4158fc:	cmp	x8, x19
  415900:	b.ge	415914 <error@@Base+0x13b68>  // b.tcont
  415904:	mov	w0, #0x1                   	// #1
  415908:	cmp	w0, w28
  41590c:	b.eq	415828 <error@@Base+0x13a7c>  // b.none
  415910:	b	415958 <error@@Base+0x13bac>
  415914:	cmp	x10, x19
  415918:	cset	w1, eq  // eq = none
  41591c:	cmp	x8, x19
  415920:	cset	w8, eq  // eq = none
  415924:	bfi	w1, w8, #1, #1
  415928:	cbz	w1, 41594c <error@@Base+0x13ba0>
  41592c:	ldr	x3, [sp, #16]
  415930:	mov	x0, x23
  415934:	mov	x2, x27
  415938:	mov	x4, x26
  41593c:	bl	415984 <error@@Base+0x13bd8>
  415940:	cmp	w0, w28
  415944:	b.eq	415828 <error@@Base+0x13a7c>  // b.none
  415948:	b	415958 <error@@Base+0x13bac>
  41594c:	mov	w0, wzr
  415950:	cmp	w0, w28
  415954:	b.eq	415828 <error@@Base+0x13a7c>  // b.none
  415958:	mov	w0, #0x1                   	// #1
  41595c:	b	415964 <error@@Base+0x13bb8>
  415960:	mov	w0, wzr
  415964:	ldp	x20, x19, [sp, #112]
  415968:	ldp	x22, x21, [sp, #96]
  41596c:	ldp	x24, x23, [sp, #80]
  415970:	ldp	x26, x25, [sp, #64]
  415974:	ldp	x28, x27, [sp, #48]
  415978:	ldp	x29, x30, [sp, #32]
  41597c:	add	sp, sp, #0x80
  415980:	ret
  415984:	sub	sp, sp, #0x80
  415988:	stp	x29, x30, [sp, #32]
  41598c:	stp	x28, x27, [sp, #48]
  415990:	stp	x26, x25, [sp, #64]
  415994:	stp	x24, x23, [sp, #80]
  415998:	stp	x22, x21, [sp, #96]
  41599c:	stp	x20, x19, [sp, #112]
  4159a0:	ldr	x24, [x0, #152]
  4159a4:	mov	w8, #0x18                  	// #24
  4159a8:	mov	w23, w1
  4159ac:	add	x29, sp, #0x20
  4159b0:	ldr	x9, [x24, #48]
  4159b4:	madd	x13, x3, x8, x9
  4159b8:	ldr	x8, [x13, #8]!
  4159bc:	cmp	x8, #0x1
  4159c0:	b.lt	415b38 <error@@Base+0x13d8c>  // b.tstop
  4159c4:	mov	w12, #0x18                  	// #24
  4159c8:	cmp	x2, #0x3f
  4159cc:	and	w10, w23, #0x2
  4159d0:	mov	w11, #0x1                   	// #1
  4159d4:	madd	x9, x3, x12, x9
  4159d8:	cset	w12, gt
  4159dc:	lsl	x11, x11, x2
  4159e0:	add	x25, x9, #0x10
  4159e4:	orr	w9, w12, w10, lsr #1
  4159e8:	mov	x19, x4
  4159ec:	mov	x20, x3
  4159f0:	mov	x21, x2
  4159f4:	mov	x22, x0
  4159f8:	mov	x26, xzr
  4159fc:	stur	w9, [x29, #-12]
  415a00:	stur	x11, [x29, #-8]
  415a04:	mvn	w9, w11
  415a08:	mov	w11, #0x28                  	// #40
  415a0c:	str	w9, [sp, #16]
  415a10:	str	x13, [sp, #8]
  415a14:	b	415a30 <error@@Base+0x13c84>
  415a18:	ldr	x13, [sp, #8]
  415a1c:	mov	w11, #0x28                  	// #40
  415a20:	ldr	x8, [x13]
  415a24:	add	x26, x26, #0x1
  415a28:	cmp	x26, x8
  415a2c:	b.ge	415b38 <error@@Base+0x13d8c>  // b.tcont
  415a30:	ldr	x9, [x25]
  415a34:	ldr	x27, [x9, x26, lsl #3]
  415a38:	ldr	x9, [x24]
  415a3c:	add	x9, x9, x27, lsl #4
  415a40:	ldrb	w10, [x9, #8]
  415a44:	cmp	w10, #0x9
  415a48:	b.eq	415b0c <error@@Base+0x13d60>  // b.none
  415a4c:	cmp	w10, #0x8
  415a50:	b.eq	415b20 <error@@Base+0x13d74>  // b.none
  415a54:	cmp	w10, #0x4
  415a58:	b.ne	415a24 <error@@Base+0x13c78>  // b.any
  415a5c:	cmn	x19, #0x1
  415a60:	b.eq	415a24 <error@@Base+0x13c78>  // b.none
  415a64:	ldr	x8, [x22, #216]
  415a68:	madd	x8, x19, x11, x8
  415a6c:	add	x28, x8, #0x22
  415a70:	b	415a90 <error@@Base+0x13ce4>
  415a74:	ldrh	w8, [x28]
  415a78:	ldr	w9, [sp, #16]
  415a7c:	and	w8, w8, w9
  415a80:	strh	w8, [x28]
  415a84:	ldurb	w8, [x28, #-2]
  415a88:	add	x28, x28, #0x28
  415a8c:	cbz	w8, 415a18 <error@@Base+0x13c6c>
  415a90:	ldur	x8, [x28, #-34]
  415a94:	cmp	x8, x27
  415a98:	b.ne	415a84 <error@@Base+0x13cd8>  // b.any
  415a9c:	cmp	x21, #0x3f
  415aa0:	b.gt	415ab4 <error@@Base+0x13d08>
  415aa4:	ldrh	w8, [x28]
  415aa8:	ldur	x9, [x29, #-8]
  415aac:	tst	x9, x8
  415ab0:	b.eq	415a84 <error@@Base+0x13cd8>  // b.none
  415ab4:	ldr	x8, [x24, #40]
  415ab8:	mov	w9, #0x18                  	// #24
  415abc:	madd	x8, x27, x9, x8
  415ac0:	ldr	x8, [x8, #16]
  415ac4:	ldr	x3, [x8]
  415ac8:	cmp	x3, x20
  415acc:	b.eq	415b40 <error@@Base+0x13d94>  // b.none
  415ad0:	mov	x0, x22
  415ad4:	mov	w1, w23
  415ad8:	mov	x2, x21
  415adc:	mov	x4, x19
  415ae0:	bl	415984 <error@@Base+0x13bd8>
  415ae4:	cbz	w0, 415afc <error@@Base+0x13d50>
  415ae8:	cmn	w0, #0x1
  415aec:	b.eq	415b4c <error@@Base+0x13da0>  // b.none
  415af0:	cmp	x21, #0x3f
  415af4:	b.le	415a74 <error@@Base+0x13cc8>
  415af8:	b	415a84 <error@@Base+0x13cd8>
  415afc:	ldur	w8, [x29, #-12]
  415b00:	tbz	w8, #0, 415a74 <error@@Base+0x13cc8>
  415b04:	tbz	w23, #1, 415a84 <error@@Base+0x13cd8>
  415b08:	b	415b48 <error@@Base+0x13d9c>
  415b0c:	tbz	w23, #1, 415a24 <error@@Base+0x13c78>
  415b10:	ldr	x9, [x9]
  415b14:	cmp	x9, x21
  415b18:	b.ne	415a24 <error@@Base+0x13c78>  // b.any
  415b1c:	b	415b48 <error@@Base+0x13d9c>
  415b20:	tbz	w23, #0, 415a24 <error@@Base+0x13c78>
  415b24:	ldr	x9, [x9]
  415b28:	cmp	x9, x21
  415b2c:	b.ne	415a24 <error@@Base+0x13c78>  // b.any
  415b30:	mov	w0, #0xffffffff            	// #-1
  415b34:	b	415b4c <error@@Base+0x13da0>
  415b38:	ubfx	w0, w23, #1, #1
  415b3c:	b	415b4c <error@@Base+0x13da0>
  415b40:	sbfx	w0, w23, #0, #1
  415b44:	b	415b4c <error@@Base+0x13da0>
  415b48:	mov	w0, wzr
  415b4c:	ldp	x20, x19, [sp, #112]
  415b50:	ldp	x22, x21, [sp, #96]
  415b54:	ldp	x24, x23, [sp, #80]
  415b58:	ldp	x26, x25, [sp, #64]
  415b5c:	ldp	x28, x27, [sp, #48]
  415b60:	ldp	x29, x30, [sp, #32]
  415b64:	add	sp, sp, #0x80
  415b68:	ret
  415b6c:	stp	x29, x30, [sp, #-32]!
  415b70:	mov	x1, xzr
  415b74:	str	x19, [sp, #16]
  415b78:	mov	x29, sp
  415b7c:	bl	401bf0 <setlocale@plt>
  415b80:	cbz	x0, 415bac <error@@Base+0x13e00>
  415b84:	adrp	x1, 417000 <error@@Base+0x15254>
  415b88:	add	x1, x1, #0xbcc
  415b8c:	mov	x19, x0
  415b90:	bl	401a70 <strcmp@plt>
  415b94:	cbz	w0, 415bb4 <error@@Base+0x13e08>
  415b98:	adrp	x1, 417000 <error@@Base+0x15254>
  415b9c:	add	x1, x1, #0xbce
  415ba0:	mov	x0, x19
  415ba4:	bl	401a70 <strcmp@plt>
  415ba8:	cbz	w0, 415bb4 <error@@Base+0x13e08>
  415bac:	mov	w0, #0x1                   	// #1
  415bb0:	b	415bb8 <error@@Base+0x13e0c>
  415bb4:	mov	w0, wzr
  415bb8:	ldr	x19, [sp, #16]
  415bbc:	ldp	x29, x30, [sp], #32
  415bc0:	ret
  415bc4:	stp	x29, x30, [sp, #-32]!
  415bc8:	str	x19, [sp, #16]
  415bcc:	mov	x29, sp
  415bd0:	mov	w19, w0
  415bd4:	bl	4018c0 <wcwidth@plt>
  415bd8:	tbz	w0, #31, 415bec <error@@Base+0x13e40>
  415bdc:	mov	w0, w19
  415be0:	bl	401830 <iswcntrl@plt>
  415be4:	cmp	w0, #0x0
  415be8:	cset	w0, eq  // eq = none
  415bec:	ldr	x19, [sp, #16]
  415bf0:	ldp	x29, x30, [sp], #32
  415bf4:	ret
  415bf8:	stp	x29, x30, [sp, #-48]!
  415bfc:	str	x21, [sp, #16]
  415c00:	stp	x20, x19, [sp, #32]
  415c04:	mov	x8, x1
  415c08:	mov	x19, x1
  415c0c:	ldr	x1, [x8], #24
  415c10:	mov	x20, x0
  415c14:	mov	x29, sp
  415c18:	cmp	x1, x8
  415c1c:	b.ne	415c34 <error@@Base+0x13e88>  // b.any
  415c20:	ldr	x2, [x19, #8]
  415c24:	add	x21, x20, #0x18
  415c28:	mov	x0, x21
  415c2c:	bl	401780 <memcpy@plt>
  415c30:	mov	x1, x21
  415c34:	str	x1, [x20]
  415c38:	ldr	x8, [x19, #8]
  415c3c:	str	x8, [x20, #8]
  415c40:	ldrb	w8, [x19, #16]
  415c44:	strb	w8, [x20, #16]
  415c48:	cbz	w8, 415c54 <error@@Base+0x13ea8>
  415c4c:	ldr	w8, [x19, #20]
  415c50:	str	w8, [x20, #20]
  415c54:	ldp	x20, x19, [sp, #32]
  415c58:	ldr	x21, [sp, #16]
  415c5c:	ldp	x29, x30, [sp], #48
  415c60:	ret
  415c64:	lsr	w8, w0, #3
  415c68:	adrp	x9, 417000 <error@@Base+0x15254>
  415c6c:	and	x8, x8, #0x1c
  415c70:	add	x9, x9, #0xbd4
  415c74:	ldr	w8, [x9, x8]
  415c78:	lsr	w8, w8, w0
  415c7c:	and	w0, w8, #0x1
  415c80:	ret
  415c84:	nop
  415c88:	stp	x29, x30, [sp, #-64]!
  415c8c:	mov	x29, sp
  415c90:	stp	x19, x20, [sp, #16]
  415c94:	adrp	x20, 427000 <error@@Base+0x25254>
  415c98:	add	x20, x20, #0xdf0
  415c9c:	stp	x21, x22, [sp, #32]
  415ca0:	adrp	x21, 427000 <error@@Base+0x25254>
  415ca4:	add	x21, x21, #0xde8
  415ca8:	sub	x20, x20, x21
  415cac:	mov	w22, w0
  415cb0:	stp	x23, x24, [sp, #48]
  415cb4:	mov	x23, x1
  415cb8:	mov	x24, x2
  415cbc:	bl	401738 <mbrtowc@plt-0x38>
  415cc0:	cmp	xzr, x20, asr #3
  415cc4:	b.eq	415cf0 <error@@Base+0x13f44>  // b.none
  415cc8:	asr	x20, x20, #3
  415ccc:	mov	x19, #0x0                   	// #0
  415cd0:	ldr	x3, [x21, x19, lsl #3]
  415cd4:	mov	x2, x24
  415cd8:	add	x19, x19, #0x1
  415cdc:	mov	x1, x23
  415ce0:	mov	w0, w22
  415ce4:	blr	x3
  415ce8:	cmp	x20, x19
  415cec:	b.ne	415cd0 <error@@Base+0x13f24>  // b.any
  415cf0:	ldp	x19, x20, [sp, #16]
  415cf4:	ldp	x21, x22, [sp, #32]
  415cf8:	ldp	x23, x24, [sp, #48]
  415cfc:	ldp	x29, x30, [sp], #64
  415d00:	ret
  415d04:	nop
  415d08:	ret

Disassembly of section .fini:

0000000000415d0c <.fini>:
  415d0c:	stp	x29, x30, [sp, #-16]!
  415d10:	mov	x29, sp
  415d14:	ldp	x29, x30, [sp], #16
  415d18:	ret
