// Seed: 3908599017
module module_0 #(
    parameter id_1 = 32'd29,
    parameter id_3 = 32'd36
);
  wire [-1 : 1 'b0] _id_1;
  wire [id_1 : id_1] id_2;
  tri1 _id_3 = 1;
  assign id_1 = id_2;
  wire id_4;
  ;
  logic [id_1 : id_3] id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    input  tri0  id_0,
    output uwire id_1,
    input  wire  _id_2
);
  logic [1 : id_2] id_4 = 1;
  parameter id_5 = -1;
  bufif0 primCall (id_1, id_4, id_5);
  module_0 modCall_1 ();
  assign modCall_1._id_3 = 0;
endmodule
