Return-Path: <linux-mmc-owner@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 48086275151
	for <lists+linux-mmc@lfdr.de>; Wed, 23 Sep 2020 08:19:49 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726746AbgIWGTo (ORCPT <rfc822;lists+linux-mmc@lfdr.de>);
        Wed, 23 Sep 2020 02:19:44 -0400
Received: from mail-dm6nam11on2087.outbound.protection.outlook.com ([40.107.223.87]:21985
        "EHLO NAM11-DM6-obe.outbound.protection.outlook.com"
        rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
        id S1726550AbgIWGTo (ORCPT <rfc822;linux-mmc@vger.kernel.org>);
        Wed, 23 Sep 2020 02:19:44 -0400
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=GpMExMN4pW6h86XlirlNhNJV52PjdC7M8JxGiuJ3cZFjzoHs35wKuY07EZiBqS8ERL6uuzz++b4P1+UhZH+6N/vZtHJ9Jh0A+KZzJ3wcTCzZYEWT1teP6tHdl0xA13/OWyLVZ+FdfAoFH3u5OsgDeyFCE1Ld3BD5llCJDV9siZ6ha76KmDKTfsTD/UT3QjwxJ02w2m3Ze1XCVlchrDdTPyktBd0qvXtfsCthID5XU09JbH4315p8WMTFaGY4dNM00aV3Zphe8QVcT9UzCtROlkdvtPxJHHaUFAZtYL7bwtTw7Nm/yIRqN3whO6T+pWgBveidSzprpwCCSM6t1AQmIA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=qTELXZ7Z0lD9xuB1A6iYQ/JhJyGOGdtz66furTbVVrQ=;
 b=TLzMwlfw5w1ID1lHQX9WQeNkx+PJaRNFByetN19gmmM+b0cZXjG5pxFbA8KZiptMSeO4ONCdekKbRR1mdWvZB6LWixHT81m1+6XgWKQeooTLHtqoCCoT3CzAvOPs8K0Q52dyAvwI1ZlDkyZxjD773/9ytkR8+QnUeQIbCwlhstlFAbcVriEeANsL/Y6QqGAluUFAUngd5GKVMaYPPDrqH5dV7kMPxpt5IiwyQAz1lZXRdMRuYNTE/ysG4PoJuPfkgM3Mhxj2dtVIvU4ijffW6tB1HQ7dmMxb+rOOj2yVHkckiT3a+K5UzRbix3OS+90Wi7re7vwypf7RDT18JGdcLQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=temperror (sender ip
 is 149.199.60.83) smtp.rcpttodomain=intel.com smtp.mailfrom=xilinx.com;
 dmarc=none action=none header.from=xilinx.com; dkim=none (message not
 signed); arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=qTELXZ7Z0lD9xuB1A6iYQ/JhJyGOGdtz66furTbVVrQ=;
 b=WVHk/jWs0I1WXjnDW3K3aoCvuGLPWFy0CMIcSZ3V+CRj+CavsYLyLloYjUDmXGURr1VsGJ05A+R3ayILCs0F6jCrvM64tSwGNmdXOJYFlNLerdpVsBxAm0hGoioke1Zuse6CdMfXP+SwTmp5iAgGI6ipb0hOL2X9Jm9cPIWS6AU=
Received: from SN4PR0501CA0064.namprd05.prod.outlook.com
 (2603:10b6:803:41::41) by DM6PR02MB5659.namprd02.prod.outlook.com
 (2603:10b6:5:7c::18) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3412.20; Wed, 23 Sep
 2020 06:19:38 +0000
Received: from SN1NAM02FT015.eop-nam02.prod.protection.outlook.com
 (2603:10b6:803:41:cafe::7d) by SN4PR0501CA0064.outlook.office365.com
 (2603:10b6:803:41::41) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3412.11 via Frontend
 Transport; Wed, 23 Sep 2020 06:19:38 +0000
X-MS-Exchange-Authentication-Results: spf=temperror (sender IP is
 149.199.60.83) smtp.mailfrom=xilinx.com; intel.com; dkim=none (message not
 signed) header.d=none;intel.com; dmarc=none action=none
 header.from=xilinx.com;
Received-SPF: TempError (protection.outlook.com: error in processing during
 lookup of xilinx.com: DNS Timeout)
Received: from xsj-pvapsmtpgw01 (149.199.60.83) by
 SN1NAM02FT015.mail.protection.outlook.com (10.152.72.109) with Microsoft SMTP
 Server id 15.20.3412.21 via Frontend Transport; Wed, 23 Sep 2020 06:19:38
 +0000
Received: from [149.199.38.66] (port=38109 helo=smtp.xilinx.com)
        by xsj-pvapsmtpgw01 with esmtp (Exim 4.90)
        (envelope-from <michal.simek@xilinx.com>)
        id 1kKy7e-00083L-H1; Tue, 22 Sep 2020 23:19:22 -0700
Received: from [127.0.0.1] (helo=localhost)
        by smtp.xilinx.com with smtp (Exim 4.63)
        (envelope-from <michal.simek@xilinx.com>)
        id 1kKy7t-0001Ie-Ok; Tue, 22 Sep 2020 23:19:37 -0700
Received: from xsj-pvapsmtp01 (xsj-mail.xilinx.com [149.199.38.66])
        by xsj-smtp-dlp2.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id 08N6JZ78009197;
        Tue, 22 Sep 2020 23:19:35 -0700
Received: from [172.30.17.109]
        by xsj-pvapsmtp01 with esmtp (Exim 4.63)
        (envelope-from <michals@xilinx.com>)
        id 1kKy7q-0001IB-K8; Tue, 22 Sep 2020 23:19:35 -0700
Subject: Re: [PATCH v1 1/1] mmc: sdhci-of-arasan: Enable UHS-1 support for
 Keem Bay SOC
To:     "Zulkifli, Muhammad Husaini" <muhammad.husaini.zulkifli@intel.com>,
        Michal Simek <michal.simek@xilinx.com>,
        "Hunter, Adrian" <adrian.hunter@intel.com>,
        "ulf.hansson@linaro.org" <ulf.hansson@linaro.org>,
        "linux-mmc@vger.kernel.org" <linux-mmc@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        Arnd Bergmann <arnd@arndb.de>
Cc:     "Raja Subramanian, Lakshmi Bai" 
        <lakshmi.bai.raja.subramanian@intel.com>,
        "Wan Mohamad, Wan Ahmad Zainie" 
        <wan.ahmad.zainie.wan.mohamad@intel.com>
References: <20200914051214.13918-1-muhammad.husaini.zulkifli@intel.com>
 <20200914051214.13918-2-muhammad.husaini.zulkifli@intel.com>
 <21d34b75-5947-e115-7c9a-6d068375bbdd@xilinx.com>
 <BYAPR11MB3015FF6503F4FBB4A184FA57B8230@BYAPR11MB3015.namprd11.prod.outlook.com>
 <452d5580-a1d6-c509-2760-80bde1f84ef9@xilinx.com>
 <BYAPR11MB3015BD6F223ADB5C45C1435CB83B0@BYAPR11MB3015.namprd11.prod.outlook.com>
 <6b1c9c71-ca10-47b0-895c-adafc6881063@xilinx.com>
 <BYAPR11MB30151C13242E75088537AA61B83B0@BYAPR11MB3015.namprd11.prod.outlook.com>
From:   Michal Simek <michal.simek@xilinx.com>
Autocrypt: addr=michals@xilinx.com; keydata=
 xsFNBFFuvDEBEAC9Amu3nk79+J+4xBOuM5XmDmljuukOc6mKB5bBYOa4SrWJZTjeGRf52VMc
 howHe8Y9nSbG92obZMqsdt+d/hmRu3fgwRYiiU97YJjUkCN5paHXyBb+3IdrLNGt8I7C9RMy
 svSoH4WcApYNqvB3rcMtJIna+HUhx8xOk+XCfyKJDnrSuKgx0Svj446qgM5fe7RyFOlGX/wF
 Ae63Hs0RkFo3I/+hLLJP6kwPnOEo3lkvzm3FMMy0D9VxT9e6Y3afe1UTQuhkg8PbABxhowzj
 SEnl0ICoqpBqqROV/w1fOlPrm4WSNlZJunYV4gTEustZf8j9FWncn3QzRhnQOSuzTPFbsbH5
 WVxwDvgHLRTmBuMw1sqvCc7CofjsD1XM9bP3HOBwCxKaTyOxbPJh3D4AdD1u+cF/lj9Fj255
 Es9aATHPvoDQmOzyyRNTQzupN8UtZ+/tB4mhgxWzorpbdItaSXWgdDPDtssJIC+d5+hskys8
 B3jbv86lyM+4jh2URpnL1gqOPwnaf1zm/7sqoN3r64cml94q68jfY4lNTwjA/SnaS1DE9XXa
 XQlkhHgjSLyRjjsMsz+2A4otRLrBbumEUtSMlPfhTi8xUsj9ZfPIUz3fji8vmxZG/Da6jx/c
 a0UQdFFCL4Ay/EMSoGbQouzhC69OQLWNH3rMQbBvrRbiMJbEZwARAQABzR9NaWNoYWwgU2lt
 ZWsgPG1vbnN0ckBtb25zdHIuZXU+wsGBBBMBAgArAhsDBgsJCAcDAgYVCAIJCgsEFgIDAQIe
 AQIXgAIZAQUCWq+GEgUJDuRkWQAKCRA3fH8h/j0fkW9/D/9IBoykgOWah2BakL43PoHAyEKb
 Wt3QxWZSgQjeV3pBys08uQDxByChT1ZW3wsb30GIQSTlzQ7juacoUosje1ygaLHR4xoFMAT9
 L6F4YzZaPwW6aLI8pUJad63r50sWiGDN/UlhvPrHa3tinhReTEgSCoPCFg3TjjT4nI/NSxUS
 5DAbL9qpJyr+dZNDUNX/WnPSqMc4q5R1JqVUxw2xuKPtH0KI2YMoMZ4BC+qfIM+hz+FTQAzk
 nAfA0/fbNi0gi4050wjouDJIN+EEtgqEewqXPxkJcFd3XHZAXcR7f5Q1oEm1fH3ecyiMJ3ye
 Paim7npOoIB5+wL24BQ7IrMn3NLeFLdFMYZQDSBIUMe4NNyTfvrHPiwZzg2+9Z+OHvR9hv+r
 +u/iQ5t5IJrnZQIHm4zEsW5TD7HaWLDx6Uq/DPUf2NjzKk8lPb1jgWbCUZ0ccecESwpgMg35
 jRxodat/+RkFYBqj7dpxQ91T37RyYgSqKV9EhkIL6F7Whrt9o1cFxhlmTL86hlflPuSs+/Em
 XwYVS+bO454yo7ksc54S+mKhyDQaBpLZBSh/soJTxB/nCOeJUji6HQBGXdWTPbnci1fnUhF0
 iRNmR5lfyrLYKp3CWUrpKmjbfePnUfQS+njvNjQG+gds5qnIk2glCvDsuAM1YXlM5mm5Yh+v
 z47oYKzXe87A4gRRb3+lEQQAsBOQdv8t1nkdEdIXWuD6NPpFewqhTpoFrxUtLnyTb6B+gQ1+
 /nXPT570UwNw58cXr3/HrDml3e3Iov9+SI771jZj9+wYoZiO2qop9xp0QyDNHMucNXiy265e
 OAPA0r2eEAfxZCi8i5D9v9EdKsoQ9jbII8HVnis1Qu4rpuZVjW8AoJ6xN76kn8yT225eRVly
 PnX9vTqjBACUlfoU6cvse3YMCsJuBnBenGYdxczU4WmNkiZ6R0MVYIeh9X0LqqbSPi0gF5/x
 D4azPL01d7tbxmJpwft3FO9gpvDqq6n5l+XHtSfzP7Wgooo2rkuRJBntMCwZdymPwMChiZgh
 kN/sEvsNnZcWyhw2dCcUekV/eu1CGq8+71bSFgP/WPaXAwXfYi541g8rLwBrgohJTE0AYbQD
 q5GNF6sDG/rNQeDMFmr05H+XEbV24zeHABrFpzWKSfVy3+J/hE5eWt9Nf4dyto/S55cS9qGB
 caiED4NXQouDXaSwcZ8hrT34xrf5PqEAW+3bn00RYPFNKzXRwZGQKRDte8aCds+GHufCwa0E
 GAECAA8CGwIFAlqvhnkFCQ7joU8AUgkQN3x/If49H5FHIAQZEQIABgUCUW9/pQAKCRDKSWXL
 KUoMITzqAJ9dDs41goPopjZu2Au7zcWRevKP9gCgjNkNe7MxC9OeNnup6zNeTF0up/nEYw/9
 Httigv2cYu0Q6jlftJ1zUAHadoqwChliMgsbJIQYvRpUYchv+11ZAjcWMlmW/QsS0arrkpA3
 RnXpWg3/Y0kbm9dgqX3edGlBvPsw3gY4HohkwptSTE/h3UHS0hQivelmf4+qUTJZzGuE8TUN
 obSIZOvB4meYv8z1CLy0EVsLIKrzC9N05gr+NP/6u2x0dw0WeLmVEZyTStExbYNiWSpp+SGh
 MTyqDR/lExaRHDCVaveuKRFHBnVf9M5m2O0oFlZefzG5okU3lAvEioNCd2MJQaFNrNn0b0zl
 SjbdfFQoc3m6e6bLtBPfgiA7jLuf5MdngdWaWGti9rfhVL/8FOjyG19agBKcnACYj3a3WCJS
 oi6fQuNboKdTATDMfk9P4lgL94FD/Y769RtIvMHDi6FInfAYJVS7L+BgwTHu6wlkGtO9ZWJj
 ktVy3CyxR0dycPwFPEwiRauKItv/AaYxf6hb5UKAPSE9kHGI4H1bK2R2k77gR2hR1jkooZxZ
 UjICk2bNosqJ4Hidew1mjR0rwTq05m7Z8e8Q0FEQNwuw/GrvSKfKmJ+xpv0rQHLj32/OAvfH
 L+sE5yV0kx0ZMMbEOl8LICs/PyNpx6SXnigRPNIUJH7Xd7LXQfRbSCb3BNRYpbey+zWqY2Wu
 LHR1TS1UI9Qzj0+nOrVqrbV48K4Y78sajt7OwU0EUW68MQEQAJeqJfmHggDTd8k7CH7zZpBZ
 4dUAQOmMPMrmFJIlkMTnko/xuvUVmuCuO9D0xru2FK7WZuv7J14iqg7X+Ix9kD4MM+m+jqSx
 yN6nXVs2FVrQmkeHCcx8c1NIcMyr05cv1lmmS7/45e1qkhLMgfffqnhlRQHlqxp3xTHvSDiC
 Yj3Z4tYHMUV2XJHiDVWKznXU2fjzWWwM70tmErJZ6VuJ/sUoq/incVE9JsG8SCHvVXc0MI+U
 kmiIeJhpLwg3e5qxX9LX5zFVvDPZZxQRkKl4dxjaqxAASqngYzs8XYbqC3Mg4FQyTt+OS7Wb
 OXHjM/u6PzssYlM4DFBQnUceXHcuL7G7agX1W/XTX9+wKam0ABQyjsqImA8u7xOw/WaKCg6h
 JsZQxHSNClRwoXYvaNo1VLq6l282NtGYWiMrbLoD8FzpYAqG12/z97T9lvKJUDv8Q3mmFnUa
 6AwnE4scnV6rDsNDkIdxJDls7HRiOaGDg9PqltbeYHXD4KUCfGEBvIyx8GdfG+9yNYg+cFWU
 HZnRgf+CLMwN0zRJr8cjP6rslHteQYvgxh4AzXmbo7uGQIlygVXsszOQ0qQ6IJncTQlgOwxe
 +aHdLgRVYAb5u4D71t4SUKZcNxc8jg+Kcw+qnCYs1wSE9UxB+8BhGpCnZ+DW9MTIrnwyz7Rr
 0vWTky+9sWD1ABEBAAHCwWUEGAECAA8CGwwFAlqvhmUFCQ7kZLEACgkQN3x/If49H5H4OhAA
 o5VEKY7zv6zgEknm6cXcaARHGH33m0z1hwtjjLfVyLlazarD1VJ79RkKgqtALUd0n/T1Cwm+
 NMp929IsBPpC5Ql3FlgQQsvPL6Ss2BnghoDr4wHVq+0lsaPIRKcQUOOBKqKaagfG2L5zSr3w
 rl9lAZ5YZTQmI4hCyVaRp+x9/l3dma9G68zY5fw1aYuqpqSpV6+56QGpb+4WDMUb0A/o+Xnt
 R//PfnDsh1KH48AGfbdKSMI83IJd3V+N7FVR2BWU1rZ8CFDFAuWj374to8KinC7BsJnQlx7c
 1CzxB6Ht93NvfLaMyRtqgc7Yvg2fKyO/+XzYPOHAwTPM4xrlOmCKZNI4zkPleVeXnrPuyaa8
 LMGqjA52gNsQ5g3rUkhp61Gw7g83rjDDZs5vgZ7Q2x3CdH0mLrQPw2u9QJ8K8OVnXFtiKt8Q
 L3FaukbCKIcP3ogCcTHJ3t75m4+pwH50MM1yQdFgqtLxPgrgn3U7fUVS9x4MPyO57JDFPOG4
 oa0OZXydlVP7wrnJdi3m8DnljxyInPxbxdKGN5XnMq/r9Y70uRVyeqwp97sKLXd9GsxuaSg7
 QJKUaltvN/i7ng1UOT/xsKeVdfXuqDIIElZ+dyEVTweDM011Zv0NN3OWFz6oD+GzyBetuBwD
 0Z1MQlmNcq2bhOMzTxuXX2NDzUZs4aqEyZQ=
Message-ID: <2b7abd82-84f9-64e3-58cb-8a65cc66c0d0@xilinx.com>
Date:   Wed, 23 Sep 2020 08:19:31 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.12.0
MIME-Version: 1.0
In-Reply-To: <BYAPR11MB30151C13242E75088537AA61B83B0@BYAPR11MB3015.namprd11.prod.outlook.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-RCIS-Action: ALLOW
X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005
X-TM-AS-User-Approved-Sender: Yes;Yes
X-EOPAttributedMessage: 0
X-MS-Office365-Filtering-HT: Tenant
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: ced8a373-67f9-4b00-6091-08d85f88a62b
X-MS-TrafficTypeDiagnostic: DM6PR02MB5659:
X-Microsoft-Antispam-PRVS: <DM6PR02MB565924FA2E46471914A7660CC6380@DM6PR02MB5659.namprd02.prod.outlook.com>
X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply
X-MS-Oob-TLC-OOBClassifiers: OLM:7691;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: Ipi9YAJjJhksvzgW7xJlX60e1k3vaKhY/V6bIQx0Xe0Tr8SzU5drsW+XrXeaOqqw7yOjKttG0zDHBksZmnkfpeHWrGfHRJgaadgIxBEWDIex4x5xP01NboNkAjcMBg6r2IX4VPt/XXqncMrn/cQS6WDeToFa7E3lPKEp3uOcy7hLpfX1SW5hvFWSVSeZXy6RZGSc4xBdDfSHwbiLzakbg5xf95AGBGJsGNWE0mARHZB6dv6npMhXh5rXFbCpGx81Y9Y2VZi9t3VkqtvaHQpUM04KLCdIp9xpsVhUzya0j97dnP5S3iGUOU33pNT1u/bthsN+g1KfMmVfNW/OqGXtZZ1DxmBUsIBx0cwxkcbaz+Xt3E7VwJ3sSk+ExeEaGwe4DZXpQtNJcaqeAWgQk/dbaPGZzh5UYB/sWMBJiRgs84ZrrL2iL8rHBwfWDmK9MGDr2DPc+t6IdkZlzH+EXUJKJqJIM5c2Qdi/rlHYTlY/tqfNJ7M/8P1KM/as6Gd0PoLg
X-Forefront-Antispam-Report: CIP:149.199.60.83;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapsmtpgw01;PTR:unknown-60-83.xilinx.com;CAT:NONE;SFS:(136003)(396003)(376002)(346002)(39860400002)(46966005)(83380400001)(26005)(44832011)(8936002)(478600001)(6666004)(186003)(70206006)(4326008)(5660300002)(356005)(2616005)(53546011)(8676002)(81166007)(2906002)(70586007)(47076004)(9786002)(82310400003)(63350400001)(426003)(31686004)(336012)(36756003)(31696002)(110136005)(82740400003)(316002)(54906003)(921003)(43740500002);DIR:OUT;SFP:1101;
X-OriginatorOrg: xilinx.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Sep 2020 06:19:38.0866
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: ced8a373-67f9-4b00-6091-08d85f88a62b
X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.83];Helo=[xsj-pvapsmtpgw01]
X-MS-Exchange-CrossTenant-AuthSource: SN1NAM02FT015.eop-nam02.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR02MB5659
Precedence: bulk
List-ID: <linux-mmc.vger.kernel.org>
X-Mailing-List: linux-mmc@vger.kernel.org

Hi,

On 22. 09. 20 20:38, Zulkifli, Muhammad Husaini wrote:
> Hi,
> 
> -----Original Message-----
> From: Michal Simek <michal.simek@xilinx.com> 
> Sent: Tuesday, September 22, 2020 3:00 PM
> To: Zulkifli, Muhammad Husaini <muhammad.husaini.zulkifli@intel.com>; Michal Simek <michal.simek@xilinx.com>; Hunter, Adrian <adrian.hunter@intel.com>; ulf.hansson@linaro.org; linux-mmc@vger.kernel.org; linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; Arnd Bergmann <arnd@arndb.de>
> Cc: Raja Subramanian, Lakshmi Bai <lakshmi.bai.raja.subramanian@intel.com>; Wan Mohamad, Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@intel.com>
> Subject: Re: [PATCH v1 1/1] mmc: sdhci-of-arasan: Enable UHS-1 support for Keem Bay SOC
> 
> Hi,
> 
> On 22. 09. 20 2:47, Zulkifli, Muhammad Husaini wrote:
>>
>> -----Original Message-----
>> From: Michal Simek <michal.simek@xilinx.com>
>> Sent: Monday, September 14, 2020 9:40 PM
>> To: Zulkifli, Muhammad Husaini <muhammad.husaini.zulkifli@intel.com>; 
>> Michal Simek <michal.simek@xilinx.com>; Hunter, Adrian 
>> <adrian.hunter@intel.com>; ulf.hansson@linaro.org; 
>> linux-mmc@vger.kernel.org; linux-arm-kernel@lists.infradead.org; 
>> linux-kernel@vger.kernel.org; Arnd Bergmann <arnd@arndb.de>
>> Cc: Raja Subramanian, Lakshmi Bai 
>> <lakshmi.bai.raja.subramanian@intel.com>; Wan Mohamad, Wan Ahmad 
>> Zainie <wan.ahmad.zainie.wan.mohamad@intel.com>
>> Subject: Re: [PATCH v1 1/1] mmc: sdhci-of-arasan: Enable UHS-1 support 
>> for Keem Bay SOC
>>
>> Hi,
>>
>> On 14. 09. 20 15:26, Zulkifli, Muhammad Husaini wrote:
>>> HI Michal,
>>>
>>> Thanks for the comments.
>>> I replied inline
>>>
>>> -----Original Message-----
>>> From: Michal Simek <michal.simek@xilinx.com>
>>> Sent: Monday, September 14, 2020 2:46 PM
>>> To: Zulkifli, Muhammad Husaini <muhammad.husaini.zulkifli@intel.com>;
>>> Hunter, Adrian <adrian.hunter@intel.com>; michal.simek@xilinx.com; 
>>> ulf.hansson@linaro.org; linux-mmc@vger.kernel.org; 
>>> linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; 
>>> Arnd Bergmann <arnd@arndb.de>
>>> Cc: Raja Subramanian, Lakshmi Bai
>>> <lakshmi.bai.raja.subramanian@intel.com>
>>> Subject: Re: [PATCH v1 1/1] mmc: sdhci-of-arasan: Enable UHS-1 
>>> support for Keem Bay SOC
>>>
>>> Hi, +Arnd,
>>>
>>> On 14. 09. 20 7:12, muhammad.husaini.zulkifli@intel.com wrote:
>>>> From: Muhammad Husaini Zulkifli 
>>>> <muhammad.husaini.zulkifli@intel.com>
>>>>
>>>> Voltage switching sequence is needed to support UHS-1 interface as 
>>>> Keem Bay EVM is using external voltage regulator to switch between 
>>>> 1.8V and 3.3V.
>>>>
>>>> Signed-off-by: Muhammad Husaini Zulkifli 
>>>> <muhammad.husaini.zulkifli@intel.com>
>>>> Reviewed-by: Andy Shevchenko <andriy.shevchenko@intel.com>
>>>> Reviewed-by: Adrian Hunter <adrian.hunter@intel.com>
>>>> ---
>>>>  drivers/mmc/host/sdhci-of-arasan.c | 140
>>>> +++++++++++++++++++++++++++++
>>>>  1 file changed, 140 insertions(+)
>>>>
>>>> diff --git a/drivers/mmc/host/sdhci-of-arasan.c
>>>> b/drivers/mmc/host/sdhci-of-arasan.c
>>>> index f186fbd016b1..c133408d0c74 100644
>>>> --- a/drivers/mmc/host/sdhci-of-arasan.c
>>>> +++ b/drivers/mmc/host/sdhci-of-arasan.c
>>>> @@ -16,7 +16,9 @@
>>>>   */
>>>>  
>>>>  #include <linux/clk-provider.h>
>>>> +#include <linux/gpio/consumer.h>
>>>>  #include <linux/mfd/syscon.h>
>>>> +#include <linux/arm-smccc.h>
>>>>  #include <linux/module.h>
>>>>  #include <linux/of_device.h>
>>>>  #include <linux/phy/phy.h>
>>>> @@ -41,6 +43,11 @@
>>>>  #define SDHCI_ITAPDLY_ENABLE		0x100
>>>>  #define SDHCI_OTAPDLY_ENABLE		0x40
>>>>  
>>>> +/* Setting for Keem Bay IO Pad 1.8 Voltage Selection */
>>>> +#define KEEMBAY_AON_SIP_FUNC_ID		0x8200ff26
>>>> +#define KEEMBAY_AON_SET_1V8_VOLT	0x01
>>>> +#define KEEMBAY_AON_SET_3V3_VOLT	0x00
>>>> +
>>>>  /* Default settings for ZynqMP Clock Phases */
>>>>  #define ZYNQMP_ICLK_PHASE {0, 63, 63, 0, 63,  0,   0, 183, 54,  0, 0}
>>>>  #define ZYNQMP_OCLK_PHASE {0, 72, 60, 0, 60, 72, 135, 48, 72, 135, 
>>>> 0} @@ -150,6 +157,7 @@ struct sdhci_arasan_data {
>>>>  	struct regmap	*soc_ctl_base;
>>>>  	const struct sdhci_arasan_soc_ctl_map *soc_ctl_map;
>>>>  	unsigned int	quirks;
>>>> +	struct gpio_desc *uhs_gpio;
>>>>  
>>>>  /* Controller does not have CD wired and will not function normally without */
>>>>  #define SDHCI_ARASAN_QUIRK_FORCE_CDTEST	BIT(0)
>>>> @@ -361,6 +369,121 @@ static int sdhci_arasan_voltage_switch(struct mmc_host *mmc,
>>>>  	return -EINVAL;
>>>>  }
>>>>  
>>>> +static int sdhci_arasan_keembay_set_voltage(int volt) { #if
>>>> +IS_ENABLED(CONFIG_HAVE_ARM_SMCCC)
>>>> +	struct arm_smccc_res res;
>>>> +
>>>> +	arm_smccc_smc(KEEMBAY_AON_SIP_FUNC_ID, volt, 0, 0, 0, 0, 0, 0, &res);
>>>> +	if (res.a0)
>>>> +		return -EINVAL;
>>>> +	return 0;
>>>
>>> I am just curious about calling this smc directly from device driver. I see that several drivers are doing this but isn't it better to hide these in firmware driver?
>>> [Husaini] In order to change the voltage selection for IO Pads voltage switching level control, I need to access/write to AON register. 
>>> Due to security concern, U-Boot Team provided an interface using this SIP Service for me to call during kernel driver voltage switching operation. 
>>
>> I expect U-Boot team is any internal team not U-Boot upstream folks.
>> [Husaini] I requote my statement. It is ATF that provided the services. They are in the process of upstreaming the code as well. 
>> That is a great idea to hide these in firmware driver.
>> I created one firmware driver under /drivers/firmware. This firmware driver provide an api for device driver to call for the operations.
>>
>>
>>> Also the part of FUNC_ID is smc32, sip service call (0x82000000) function identifier which is likely something what should be used as macro in shared location that others can use it too.
>>> [Husaini] The only thing provided was the FUNC_ID value and argument.
>>>
>>> Another part is that based on description you are talking to external voltage regulator without using regulator framework at all. Isn't it better just to create firmware based regulator for this purpose?
>>> [Husaini] This is for Keembay specific and we did not use regulator framework. 
>>> During the voltage switching, this SIP function need to be executed to change the Keem Bay IO Pad Switching Level Control to 1.8V for UHS or 3.3v for default mode.
>>> To be specific, below line of code must come together during the voltage switching operation.
>>>
>>> For 1.8V
>>> +		/* Set VDDIO_B voltage to Low for 1.8V */
>>> +		gpiod_set_value_cansleep(sdhci_arasan->uhs_gpio, 0);
>>> +
>>> +		ret = sdhci_arasan_keembay_set_voltage(KEEMBAY_AON_SET_1V8_VOLT);
>>> +		if (ret)
>>> +			return ret;
>>>
>>> For 3.3V
>>> 		/* Set VDDIO_B voltage to High for 3.3V */
>>> +		gpiod_set_value_cansleep(sdhci_arasan->uhs_gpio, 1);
>>> +
>>> +		ret = sdhci_arasan_keembay_set_voltage(KEEMBAY_AON_SET_3V3_VOLT);
>>> +		if (ret)
>>> +			return ret;
>>
>>
>> I understand that you need to change voltage here but I don't think the code you have written is how this should be done. I understand that this is the quickest and direct way how to do it but I don't think this is done via proper interface. I pretty much dislike that you are putting Func IDs to drivers instead of adding them to central place that it is visible what your platform needs.
>> [Husaini] let me rephase my sentences . I make some confusion here and in commit message. To summarize there are 2 places to final generate the IO Voltage.
>>
>> 1) Setting the V_VDDIO_B . AON Register for IO PADS Voltage Switching Level Control.
>> This register defines the IO Voltage for particular GPIOs pin for clk,cmd,data1-2.
>>
>> 2) Setting the GPIO expander pin value to drive either 1.8V or 3.3V.
>> SD card IO can operate at 3.3V (default) or 1.8V. 
>> Keem Bay has a bank of IO that can be switched between 3.3V or 1.8V for this reason.
>> The output V_VDDIO_B_MAIN be either 3.3v (in) or 1.8v(in), depending on the state of GPIO expander PIN value. 
>>
>> The final IO voltage is set by V_VDDIO_B (= V_VDDIO_B_MAIN after passing through voltage sense resistor).
>> I will use the gpio consumer interface to specify a direction and value for the gpio expander pin.
>> Is this OK with these 2 implementation?
> 
> Ok. This more sounds like changing IO state which targets pin control driver. Take a look at sdhci-tegra.c and trace pinctrl_state_3v3 and
> pinctrl_state_1v8 and pinctrl_select_state and corresponding DT binding.
> 
> IMHO you should create pin control driver which will call firmware driver to change voltage.
> [Husaini] Thank you for suggesting that. Is it Ok to move with current implementation first without the pinctrl driver.
> That one consider another next implementation.

I don't think we are working in this mode. Hack something first and fix
it later which won't happen any time soon. Please do it properly directly.

Thanks,
Michal

