Analysis & Synthesis report for Auto_manual
Sun May 27 09:16:50 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: LPM_COUNTER:inst4
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun May 27 09:16:49 2018       ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; Auto_manual                                 ;
; Top-level Entity Name       ; Auto_manual                                 ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 169                                         ;
; Total pins                  ; 40                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM240T100C5       ;                    ;
; Top-level entity name                                                      ; Auto_manual        ; Auto_manual        ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+---------+
; Auto_manual.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf                           ;         ;
; PulseWidth.v                     ; yes             ; User Verilog HDL File              ; D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v                              ;         ;
; Switch_Mode.v                    ; yes             ; User Verilog HDL File              ; D:/University/Aircraft/FPGA/Auto_manual/Switch_Mode.v                             ;         ;
; DataOut_MUX.v                    ; yes             ; User Verilog HDL File              ; D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v                             ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/megafunctions/aglobal170.inc          ;         ;
; db/cntr_lki.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf                           ;         ;
; db/cmpr_5vb.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/University/Aircraft/FPGA/Auto_manual/db/cmpr_5vb.tdf                           ;         ;
; 74138.bdf                        ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/others/maxplus2/74138.bdf             ;         ;
; 74373.bdf                        ; yes             ; Megafunction                       ; d:/programfiles/intelfpga/quartus/libraries/others/maxplus2/74373.bdf             ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Total logic elements                        ; 169                                                 ;
;     -- Combinational with no register       ; 52                                                  ;
;     -- Register only                        ; 45                                                  ;
;     -- Combinational with a register        ; 72                                                  ;
;                                             ;                                                     ;
; Logic element usage by number of LUT inputs ;                                                     ;
;     -- 4 input functions                    ; 32                                                  ;
;     -- 3 input functions                    ; 9                                                   ;
;     -- 2 input functions                    ; 74                                                  ;
;     -- 1 input functions                    ; 8                                                   ;
;     -- 0 input functions                    ; 1                                                   ;
;                                             ;                                                     ;
; Logic elements by mode                      ;                                                     ;
;     -- normal mode                          ; 107                                                 ;
;     -- arithmetic mode                      ; 62                                                  ;
;     -- qfbk mode                            ; 0                                                   ;
;     -- register cascade mode                ; 0                                                   ;
;     -- synchronous clear/load mode          ; 68                                                  ;
;     -- asynchronous clear/load mode         ; 0                                                   ;
;                                             ;                                                     ;
; Total registers                             ; 117                                                 ;
; Total logic cells in carry chains           ; 69                                                  ;
; I/O pins                                    ; 40                                                  ;
; Maximum fan-out node                        ; lpm_counter:inst4|cntr_lki:auto_generated|safe_q[7] ;
; Maximum fan-out                             ; 112                                                 ;
; Total fan-out                               ; 670                                                 ;
; Average fan-out                             ; 3.21                                                ;
+---------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node      ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                   ; Entity Name ; Library Name ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------+-------------+--------------+
; |Auto_manual                    ; 169 (1)     ; 117          ; 0          ; 40   ; 0            ; 52 (1)       ; 45 (0)            ; 72 (0)           ; 69 (0)          ; 0 (0)      ; |Auto_manual                                                          ; Auto_manual ; work         ;
;    |74373:inst21|               ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Auto_manual|74373:inst21                                             ; 74373       ; work         ;
;    |DataOut_MUX:inst6|          ; 19 (19)     ; 0            ; 0          ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Auto_manual|DataOut_MUX:inst6                                        ; DataOut_MUX ; work         ;
;    |PulseWidth:inst10|          ; 19 (19)     ; 17           ; 0          ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Auto_manual|PulseWidth:inst10                                        ; PulseWidth  ; work         ;
;    |PulseWidth:inst11|          ; 19 (19)     ; 17           ; 0          ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Auto_manual|PulseWidth:inst11                                        ; PulseWidth  ; work         ;
;    |PulseWidth:inst12|          ; 19 (19)     ; 17           ; 0          ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Auto_manual|PulseWidth:inst12                                        ; PulseWidth  ; work         ;
;    |PulseWidth:inst9|           ; 19 (19)     ; 17           ; 0          ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Auto_manual|PulseWidth:inst9                                         ; PulseWidth  ; work         ;
;    |PulseWidth:inst|            ; 18 (18)     ; 16           ; 0          ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Auto_manual|PulseWidth:inst                                          ; PulseWidth  ; work         ;
;    |Switch_Mode:inst2|          ; 40 (40)     ; 25           ; 0          ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 24 (24)          ; 20 (20)         ; 0 (0)      ; |Auto_manual|Switch_Mode:inst2                                        ; Switch_Mode ; work         ;
;    |lpm_counter:inst4|          ; 12 (0)      ; 8            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; 0 (0)      ; |Auto_manual|lpm_counter:inst4                                        ; lpm_counter ; work         ;
;       |cntr_lki:auto_generated| ; 12 (9)      ; 8            ; 0          ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 8 (8)            ; 9 (9)           ; 0 (0)      ; |Auto_manual|lpm_counter:inst4|cntr_lki:auto_generated                ; cntr_lki    ; work         ;
;          |cmpr_5vb:cmpr1|       ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Auto_manual|lpm_counter:inst4|cntr_lki:auto_generated|cmpr_5vb:cmpr1 ; cmpr_5vb    ; work         ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; 74373:inst21|14                                    ; NADV                ; yes                    ;
; 74373:inst21|13                                    ; NADV                ; yes                    ;
; 74373:inst21|12                                    ; NADV                ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; PulseWidth:inst11|pre_en               ; Lost fanout                            ;
; PulseWidth:inst11|d[1]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[2]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[3]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[4]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[5]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[6]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[7]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|pre_en               ; Lost fanout                            ;
; PulseWidth:inst10|d[1]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[2]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[3]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[4]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[5]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[6]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[7]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|pre_en                ; Lost fanout                            ;
; PulseWidth:inst9|d[1]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[2]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[3]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[4]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[5]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[6]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[7]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|pre_en                 ; Lost fanout                            ;
; PulseWidth:inst|d[1]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[2]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[3]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[4]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[5]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[6]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[7]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|pre_en               ; Lost fanout                            ;
; PulseWidth:inst12|d[1]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[2]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[3]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[4]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[5]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[6]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[7]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst11|d[0]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst10|d[0]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst9|d[0]~en               ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[0]~en                ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst12|d[0]~en              ; Stuck at VCC due to stuck port data_in ;
; PulseWidth:inst|d[0]~reg0              ; Lost fanout                            ;
; Total Number of Removed Registers = 46 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+-------------------------+---------------------------+----------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------+---------------------------+----------------------------------------+
; PulseWidth:inst|d[0]~en ; Stuck at VCC              ; PulseWidth:inst|d[0]~reg0              ;
;                         ; due to stuck port data_in ;                                        ;
+-------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 117   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 99    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Auto_manual|PulseWidth:inst|temp[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Auto_manual|PulseWidth:inst12|temp[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Auto_manual|PulseWidth:inst11|temp[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Auto_manual|PulseWidth:inst10|temp[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Auto_manual|PulseWidth:inst9|temp[6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Auto_manual|DataOut_MUX:inst6|Mux1    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst4  ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 8                 ; Signed Integer     ;
; LPM_DIRECTION          ; UP                ; Untyped            ;
; LPM_MODULUS            ; 200               ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; MAX II            ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_lki          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun May 27 09:16:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Auto_manual -c Auto_manual
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file auto_manual.bdf
    Info (12023): Found entity 1: Auto_manual
Info (12021): Found 1 design units, including 1 entities, in source file pulsewidth.v
    Info (12023): Found entity 1: PulseWidth File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch_mode.v
    Info (12023): Found entity 1: Switch_Mode File: D:/University/Aircraft/FPGA/Auto_manual/Switch_Mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulsewidth_1.v
    Info (12023): Found entity 1: PulseWidth_1 File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dataout_mux.v
    Info (12023): Found entity 1: DataOut_MUX File: D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v Line: 1
Info (12127): Elaborating entity "Auto_manual" for the top level hierarchy
Warning (275004): Undeclared parameter UP
Warning (275006): Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string
Warning (275009): Pin "src1" not connected
Warning (275009): Pin "src2" not connected
Warning (275009): Pin "src3" not connected
Warning (275009): Pin "src4" not connected
Warning (275009): Pin "NWE" not connected
Info (12128): Elaborating entity "Switch_Mode" for hierarchy "Switch_Mode:inst2"
Warning (10230): Verilog HDL assignment warning at Switch_Mode.v(32): truncated value with size 32 to match size of target (20) File: D:/University/Aircraft/FPGA/Auto_manual/Switch_Mode.v Line: 32
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst4"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:inst4"
Info (12133): Instantiated megafunction "LPM_COUNTER:inst4" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_MODULUS" = "200"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lki.tdf
    Info (12023): Found entity 1: cntr_lki File: D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf Line: 28
Info (12128): Elaborating entity "cntr_lki" for hierarchy "LPM_COUNTER:inst4|cntr_lki:auto_generated" File: d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5vb.tdf
    Info (12023): Found entity 1: cmpr_5vb File: D:/University/Aircraft/FPGA/Auto_manual/db/cmpr_5vb.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5vb" for hierarchy "LPM_COUNTER:inst4|cntr_lki:auto_generated|cmpr_5vb:cmpr1" File: D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf Line: 34
Info (12128): Elaborating entity "PulseWidth" for hierarchy "PulseWidth:inst12"
Warning (10230): Verilog HDL assignment warning at PulseWidth.v(19): truncated value with size 32 to match size of target (8) File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 19
Info (12128): Elaborating entity "DataOut_MUX" for hierarchy "DataOut_MUX:inst6"
Warning (10235): Verilog HDL Always Construct warning at DataOut_MUX.v(11): variable "d1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at DataOut_MUX.v(12): variable "d2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at DataOut_MUX.v(13): variable "d3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at DataOut_MUX.v(14): variable "d4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v Line: 14
Info (10264): Verilog HDL Case Statement information at DataOut_MUX.v(10): all case item expressions in this case statement are onehot File: D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v Line: 10
Info (12128): Elaborating entity "74138" for hierarchy "74138:inst7"
Info (12130): Elaborated megafunction instantiation "74138:inst7"
Info (12128): Elaborating entity "74373" for hierarchy "74373:inst21"
Info (12130): Elaborated megafunction instantiation "74373:inst21"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[0]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[1]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[2]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[3]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[4]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[5]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[6]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst11|d[7]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[0]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[1]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[2]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[3]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[4]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[5]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[6]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst10|d[7]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[0]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[1]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[2]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[3]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[4]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[5]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[6]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst9|d[7]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "74373:inst21|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst21|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst21|67" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[0]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[1]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[2]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[3]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[4]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[5]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[6]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst|d[7]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[0]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[1]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[2]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[3]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[4]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[5]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[6]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
    Warning (13049): Converted tri-state buffer "PulseWidth:inst12|d[7]" feeding internal logic into a wire File: D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v Line: 8
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
    Warning (13040): bidirectional pin "AD" has no driver
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "src1"
    Warning (15610): No output dependent on input pin "src2"
    Warning (15610): No output dependent on input pin "src3"
    Warning (15610): No output dependent on input pin "src4"
    Warning (15610): No output dependent on input pin "NWE"
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 169 logic cells
Info (144001): Generated suppressed messages file D:/University/Aircraft/FPGA/Auto_manual/output_files/Auto_manual.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4743 megabytes
    Info: Processing ended: Sun May 27 09:16:50 2018
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/University/Aircraft/FPGA/Auto_manual/output_files/Auto_manual.map.smsg.


