<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>CodeGenSchedule.h source code [llvm/llvm/utils/TableGen/CodeGenSchedule.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::CodeGenProcModel,llvm::CodeGenRegisterCost,llvm::CodeGenRegisterFile,llvm::CodeGenSchedClass,llvm::CodeGenSchedModels,llvm::CodeGenSchedRW,llvm::CodeGenSchedTransition,llvm::OpcodeGroup,llvm::OpcodeInfo,llvm::PredicateInfo,llvm::STIPredicateFunction "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/CodeGenSchedule.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='CodeGenSchedule.h.html'>CodeGenSchedule.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- CodeGenSchedule.h - Scheduling Machine Models ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines structures to encapsulate the machine model as described in</i></td></tr>
<tr><th id="10">10</th><td><i>// the target description.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_UTILS_TABLEGEN_CODEGENSCHEDULE_H">LLVM_UTILS_TABLEGEN_CODEGENSCHEDULE_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_UTILS_TABLEGEN_CODEGENSCHEDULE_H" data-ref="_M/LLVM_UTILS_TABLEGEN_CODEGENSCHEDULE_H">LLVM_UTILS_TABLEGEN_CODEGENSCHEDULE_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/StringMap.h.html">"llvm/ADT/StringMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/TableGen/SetTheory.h.html">"llvm/TableGen/SetTheory.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget" id="llvm::CodeGenTarget">CodeGenTarget</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="#llvm::CodeGenSchedModels" title='llvm::CodeGenSchedModels' data-ref="llvm::CodeGenSchedModels">CodeGenSchedModels</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction" id="llvm::CodeGenInstruction">CodeGenInstruction</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass" id="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <dfn class="typedef" id="llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt;;</td></tr>
<tr><th id="32">32</th><td><b>using</b> <dfn class="typedef" id="llvm::RecIter" title='llvm::RecIter' data-type='std::vector&lt;Record *&gt;::const_iterator' data-ref="llvm::RecIter">RecIter</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::Record*,std::allocator{llvm::Record*}}::const_iterator" title='std::vector&lt;llvm::Record *, std::allocator&lt;llvm::Record *&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;Record *, allocator&lt;Record *&gt; &gt; &gt;' data-ref="std::vector{llvm::Record*,std::allocator{llvm::Record*}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <dfn class="typedef" id="llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="35">35</th><td><b>using</b> <dfn class="typedef" id="llvm::IdxIter" title='llvm::IdxIter' data-type='std::vector&lt;unsigned int&gt;::const_iterator' data-ref="llvm::IdxIter">IdxIter</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// We have two kinds of SchedReadWrites. Explicitly defined and inferred</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// sequences.  TheDef is nonnull for explicit SchedWrites, but Sequence may or</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// may not be empty. TheDef is null for inferred sequences, and Sequence must</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// be nonempty.</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">///</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// IsVariadic controls whether the variants are expanded into multiple operands</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// or a sequence of writes on one operand.</i></td></tr>
<tr><th id="44">44</th><td><b>struct</b> <dfn class="type def" id="llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</dfn> {</td></tr>
<tr><th id="45">45</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenSchedRW::Index" title='llvm::CodeGenSchedRW::Index' data-ref="llvm::CodeGenSchedRW::Index">Index</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenSchedRW::Name" title='llvm::CodeGenSchedRW::Name' data-ref="llvm::CodeGenSchedRW::Name">Name</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenSchedRW::TheDef" title='llvm::CodeGenSchedRW::TheDef' data-ref="llvm::CodeGenSchedRW::TheDef">TheDef</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenSchedRW::IsRead" title='llvm::CodeGenSchedRW::IsRead' data-ref="llvm::CodeGenSchedRW::IsRead">IsRead</dfn>;</td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenSchedRW::IsAlias" title='llvm::CodeGenSchedRW::IsAlias' data-ref="llvm::CodeGenSchedRW::IsAlias">IsAlias</dfn>;</td></tr>
<tr><th id="50">50</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenSchedRW::IsVariadic" title='llvm::CodeGenSchedRW::IsVariadic' data-ref="llvm::CodeGenSchedRW::IsVariadic">IsVariadic</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenSchedRW::IsSequence" title='llvm::CodeGenSchedRW::IsSequence' data-ref="llvm::CodeGenSchedRW::IsSequence">IsSequence</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> <dfn class="decl" id="llvm::CodeGenSchedRW::Sequence" title='llvm::CodeGenSchedRW::Sequence' data-ref="llvm::CodeGenSchedRW::Sequence">Sequence</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenSchedRW::Aliases" title='llvm::CodeGenSchedRW::Aliases' data-ref="llvm::CodeGenSchedRW::Aliases">Aliases</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <dfn class="decl def" id="_ZN4llvm14CodeGenSchedRWC1Ev" title='llvm::CodeGenSchedRW::CodeGenSchedRW' data-ref="_ZN4llvm14CodeGenSchedRWC1Ev">CodeGenSchedRW</dfn>()</td></tr>
<tr><th id="57">57</th><td>    : <a class="member" href="#llvm::CodeGenSchedRW::Index" title='llvm::CodeGenSchedRW::Index' data-ref="llvm::CodeGenSchedRW::Index">Index</a>(<var>0</var>), <a class="member" href="#llvm::CodeGenSchedRW::TheDef" title='llvm::CodeGenSchedRW::TheDef' data-ref="llvm::CodeGenSchedRW::TheDef">TheDef</a>(<b>nullptr</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsRead" title='llvm::CodeGenSchedRW::IsRead' data-ref="llvm::CodeGenSchedRW::IsRead">IsRead</a>(<b>false</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsAlias" title='llvm::CodeGenSchedRW::IsAlias' data-ref="llvm::CodeGenSchedRW::IsAlias">IsAlias</a>(<b>false</b>),</td></tr>
<tr><th id="58">58</th><td>      <a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a>(<b>false</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsVariadic" title='llvm::CodeGenSchedRW::IsVariadic' data-ref="llvm::CodeGenSchedRW::IsVariadic">IsVariadic</a>(<b>false</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsSequence" title='llvm::CodeGenSchedRW::IsSequence' data-ref="llvm::CodeGenSchedRW::IsSequence">IsSequence</a>(<b>false</b>) {}</td></tr>
<tr><th id="59">59</th><td>  <dfn class="decl def" id="_ZN4llvm14CodeGenSchedRWC1EjPNS_6RecordE" title='llvm::CodeGenSchedRW::CodeGenSchedRW' data-ref="_ZN4llvm14CodeGenSchedRWC1EjPNS_6RecordE">CodeGenSchedRW</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Idx" title='Idx' data-type='unsigned int' data-ref="1Idx">Idx</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="2Def" title='Def' data-type='llvm::Record *' data-ref="2Def">Def</dfn>)</td></tr>
<tr><th id="60">60</th><td>    : <a class="member" href="#llvm::CodeGenSchedRW::Index" title='llvm::CodeGenSchedRW::Index' data-ref="llvm::CodeGenSchedRW::Index">Index</a>(<a class="local col1 ref" href="#1Idx" title='Idx' data-ref="1Idx">Idx</a>), <a class="member" href="#llvm::CodeGenSchedRW::TheDef" title='llvm::CodeGenSchedRW::TheDef' data-ref="llvm::CodeGenSchedRW::TheDef">TheDef</a>(<a class="local col2 ref" href="#2Def" title='Def' data-ref="2Def">Def</a>), <a class="member" href="#llvm::CodeGenSchedRW::IsAlias" title='llvm::CodeGenSchedRW::IsAlias' data-ref="llvm::CodeGenSchedRW::IsAlias">IsAlias</a>(<b>false</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsVariadic" title='llvm::CodeGenSchedRW::IsVariadic' data-ref="llvm::CodeGenSchedRW::IsVariadic">IsVariadic</a>(<b>false</b>) {</td></tr>
<tr><th id="61">61</th><td>    <a class="member" href="#llvm::CodeGenSchedRW::Name" title='llvm::CodeGenSchedRW::Name' data-ref="llvm::CodeGenSchedRW::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col2 ref" href="#2Def" title='Def' data-ref="2Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="62">62</th><td>    <a class="member" href="#llvm::CodeGenSchedRW::IsRead" title='llvm::CodeGenSchedRW::IsRead' data-ref="llvm::CodeGenSchedRW::IsRead">IsRead</a> = <a class="local col2 ref" href="#2Def" title='Def' data-ref="2Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SchedRead"</q>);</td></tr>
<tr><th id="63">63</th><td>    <a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a> = <a class="local col2 ref" href="#2Def" title='Def' data-ref="2Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SchedVariant"</q>);</td></tr>
<tr><th id="64">64</th><td>    <b>if</b> (<a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a>)</td></tr>
<tr><th id="65">65</th><td>      <a class="member" href="#llvm::CodeGenSchedRW::IsVariadic" title='llvm::CodeGenSchedRW::IsVariadic' data-ref="llvm::CodeGenSchedRW::IsVariadic">IsVariadic</a> = <a class="local col2 ref" href="#2Def" title='Def' data-ref="2Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Variadic"</q>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <i>// Read records don't currently have sequences, but it can be easily</i></td></tr>
<tr><th id="68">68</th><td><i>    // added. Note that implicit Reads (from ReadVariant) may have a Sequence</i></td></tr>
<tr><th id="69">69</th><td><i>    // (but no record).</i></td></tr>
<tr><th id="70">70</th><td>    <a class="member" href="#llvm::CodeGenSchedRW::IsSequence" title='llvm::CodeGenSchedRW::IsSequence' data-ref="llvm::CodeGenSchedRW::IsSequence">IsSequence</a> = <a class="local col2 ref" href="#2Def" title='Def' data-ref="2Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"WriteSequence"</q>);</td></tr>
<tr><th id="71">71</th><td>  }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <dfn class="decl def" id="_ZN4llvm14CodeGenSchedRWC1EjbNS_8ArrayRefIjEERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::CodeGenSchedRW::CodeGenSchedRW' data-ref="_ZN4llvm14CodeGenSchedRWC1EjbNS_8ArrayRefIjEERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">CodeGenSchedRW</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Idx" title='Idx' data-type='unsigned int' data-ref="3Idx">Idx</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4Read" title='Read' data-type='bool' data-ref="4Read">Read</dfn>, <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="5Seq" title='Seq' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="5Seq">Seq</dfn>,</td></tr>
<tr><th id="74">74</th><td>                 <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col6 decl" id="6Name" title='Name' data-type='const std::string &amp;' data-ref="6Name">Name</dfn>)</td></tr>
<tr><th id="75">75</th><td>      : <a class="member" href="#llvm::CodeGenSchedRW::Index" title='llvm::CodeGenSchedRW::Index' data-ref="llvm::CodeGenSchedRW::Index">Index</a>(<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>), <a class="member" href="#llvm::CodeGenSchedRW::Name" title='llvm::CodeGenSchedRW::Name' data-ref="llvm::CodeGenSchedRW::Name">Name</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE">(</a><a class="local col6 ref" href="#6Name" title='Name' data-ref="6Name">Name</a>), <a class="member" href="#llvm::CodeGenSchedRW::TheDef" title='llvm::CodeGenSchedRW::TheDef' data-ref="llvm::CodeGenSchedRW::TheDef">TheDef</a>(<b>nullptr</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsRead" title='llvm::CodeGenSchedRW::IsRead' data-ref="llvm::CodeGenSchedRW::IsRead">IsRead</a>(<a class="local col4 ref" href="#4Read" title='Read' data-ref="4Read">Read</a>), <a class="member" href="#llvm::CodeGenSchedRW::IsAlias" title='llvm::CodeGenSchedRW::IsAlias' data-ref="llvm::CodeGenSchedRW::IsAlias">IsAlias</a>(<b>false</b>),</td></tr>
<tr><th id="76">76</th><td>        <a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a>(<b>false</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsVariadic" title='llvm::CodeGenSchedRW::IsVariadic' data-ref="llvm::CodeGenSchedRW::IsVariadic">IsVariadic</a>(<b>false</b>), <a class="member" href="#llvm::CodeGenSchedRW::IsSequence" title='llvm::CodeGenSchedRW::IsSequence' data-ref="llvm::CodeGenSchedRW::IsSequence">IsSequence</a>(<b>true</b>), <a class="member" href="#llvm::CodeGenSchedRW::Sequence" title='llvm::CodeGenSchedRW::Sequence' data-ref="llvm::CodeGenSchedRW::Sequence">Sequence</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EOSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EOSt6vectorIT_T0_E">(</a><a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefcvSt6vectorIT_SaIS2_EEEv" title='llvm::ArrayRef::operator vector&lt;type-parameter-0-0, allocator&lt;type-parameter-0-0&gt; &gt;' data-ref="_ZNK4llvm8ArrayRefcvSt6vectorIT_SaIS2_EEEv"></a><a class="local col5 ref" href="#5Seq" title='Seq' data-ref="5Seq">Seq</a>) {</td></tr>
<tr><th id="77">77</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sequence.size() &gt; 1 &amp;&amp; &quot;implied sequence needs &gt;1 RWs&quot;) ? void (0) : __assert_fail (&quot;Sequence.size() &gt; 1 &amp;&amp; \&quot;implied sequence needs &gt;1 RWs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 77, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::CodeGenSchedRW::Sequence" title='llvm::CodeGenSchedRW::Sequence' data-ref="llvm::CodeGenSchedRW::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>1</var> &amp;&amp; <q>"implied sequence needs &gt;1 RWs"</q>);</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenSchedRW7isValidEv" title='llvm::CodeGenSchedRW::isValid' data-ref="_ZNK4llvm14CodeGenSchedRW7isValidEv">isValid</dfn>() <em>const</em> {</td></tr>
<tr><th id="81">81</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!HasVariants || TheDef) &amp;&amp; &quot;Variant write needs record def&quot;) ? void (0) : __assert_fail (&quot;(!HasVariants || TheDef) &amp;&amp; \&quot;Variant write needs record def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 81, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a> || <a class="member" href="#llvm::CodeGenSchedRW::TheDef" title='llvm::CodeGenSchedRW::TheDef' data-ref="llvm::CodeGenSchedRW::TheDef">TheDef</a>) &amp;&amp; <q>"Variant write needs record def"</q>);</td></tr>
<tr><th id="82">82</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!IsVariadic || HasVariants) &amp;&amp; &quot;Variadic write needs variants&quot;) ? void (0) : __assert_fail (&quot;(!IsVariadic || HasVariants) &amp;&amp; \&quot;Variadic write needs variants\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 82, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="#llvm::CodeGenSchedRW::IsVariadic" title='llvm::CodeGenSchedRW::IsVariadic' data-ref="llvm::CodeGenSchedRW::IsVariadic">IsVariadic</a> || <a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a>) &amp;&amp; <q>"Variadic write needs variants"</q>);</td></tr>
<tr><th id="83">83</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!IsSequence || !HasVariants) &amp;&amp; &quot;Sequence can&apos;t have variant&quot;) ? void (0) : __assert_fail (&quot;(!IsSequence || !HasVariants) &amp;&amp; \&quot;Sequence can&apos;t have variant\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 83, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="#llvm::CodeGenSchedRW::IsSequence" title='llvm::CodeGenSchedRW::IsSequence' data-ref="llvm::CodeGenSchedRW::IsSequence">IsSequence</a> || !<a class="member" href="#llvm::CodeGenSchedRW::HasVariants" title='llvm::CodeGenSchedRW::HasVariants' data-ref="llvm::CodeGenSchedRW::HasVariants">HasVariants</a>) &amp;&amp; <q>"Sequence can't have variant"</q>);</td></tr>
<tr><th id="84">84</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!IsSequence || !Sequence.empty()) &amp;&amp; &quot;Sequence should be nonempty&quot;) ? void (0) : __assert_fail (&quot;(!IsSequence || !Sequence.empty()) &amp;&amp; \&quot;Sequence should be nonempty\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 84, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="#llvm::CodeGenSchedRW::IsSequence" title='llvm::CodeGenSchedRW::IsSequence' data-ref="llvm::CodeGenSchedRW::IsSequence">IsSequence</a> || !<a class="member" href="#llvm::CodeGenSchedRW::Sequence" title='llvm::CodeGenSchedRW::Sequence' data-ref="llvm::CodeGenSchedRW::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) &amp;&amp; <q>"Sequence should be nonempty"</q>);</td></tr>
<tr><th id="85">85</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!IsAlias || Aliases.empty()) &amp;&amp; &quot;Alias cannot have aliases&quot;) ? void (0) : __assert_fail (&quot;(!IsAlias || Aliases.empty()) &amp;&amp; \&quot;Alias cannot have aliases\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 85, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="#llvm::CodeGenSchedRW::IsAlias" title='llvm::CodeGenSchedRW::IsAlias' data-ref="llvm::CodeGenSchedRW::IsAlias">IsAlias</a> || <a class="member" href="#llvm::CodeGenSchedRW::Aliases" title='llvm::CodeGenSchedRW::Aliases' data-ref="llvm::CodeGenSchedRW::Aliases">Aliases</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) &amp;&amp; <q>"Alias cannot have aliases"</q>);</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedRW::TheDef" title='llvm::CodeGenSchedRW::TheDef' data-ref="llvm::CodeGenSchedRW::TheDef">TheDef</a> || !<a class="member" href="#llvm::CodeGenSchedRW::Sequence" title='llvm::CodeGenSchedRW::Sequence' data-ref="llvm::CodeGenSchedRW::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>();</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#<span data-ppcond="89">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm14CodeGenSchedRW4dumpEv" title='llvm::CodeGenSchedRW::dump' data-ref="_ZNK4llvm14CodeGenSchedRW4dumpEv" id="_ZNK4llvm14CodeGenSchedRW4dumpEv">dump</a>() <em>const</em>;</td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="89">endif</span></u></td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i class="doc">/// Represent a transition between SchedClasses induced by SchedVariant.</i></td></tr>
<tr><th id="95">95</th><td><b>struct</b> <dfn class="type def" id="llvm::CodeGenSchedTransition" title='llvm::CodeGenSchedTransition' data-ref="llvm::CodeGenSchedTransition">CodeGenSchedTransition</dfn> {</td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenSchedTransition::ToClassIdx" title='llvm::CodeGenSchedTransition::ToClassIdx' data-ref="llvm::CodeGenSchedTransition::ToClassIdx">ToClassIdx</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> <dfn class="decl" id="llvm::CodeGenSchedTransition::ProcIndices" title='llvm::CodeGenSchedTransition::ProcIndices' data-ref="llvm::CodeGenSchedTransition::ProcIndices">ProcIndices</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenSchedTransition::PredTerm" title='llvm::CodeGenSchedTransition::PredTerm' data-ref="llvm::CodeGenSchedTransition::PredTerm">PredTerm</dfn>;</td></tr>
<tr><th id="99">99</th><td>};</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// Scheduling class.</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">///</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">/// Each instruction description will be mapped to a scheduling class. There are</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">/// four types of classes:</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">///</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">/// 1) An explicitly defined itinerary class with ItinClassDef set.</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// Writes and ReadDefs are empty. ProcIndices contains 0 for any processor.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">///</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">/// 2) An implied class with a list of SchedWrites and SchedReads that are</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">/// defined in an instruction definition and which are common across all</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">/// subtargets. ProcIndices contains 0 for any processor.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">///</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">/// 3) An implied class with a list of InstRW records that map instructions to</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">/// SchedWrites and SchedReads per-processor. InstrClassMap should map the same</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">/// instructions to this class. ProcIndices contains all the processors that</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">/// provided InstrRW records for this class. ItinClassDef or Writes/Reads may</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">/// still be defined for processors with no InstRW entry.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">///</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// 4) An inferred class represents a variant of another class that may be</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">/// resolved at runtime. ProcIndices contains the set of processors that may</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// require the class. ProcIndices are propagated through SchedClasses as</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">/// variants are expanded. Multiple SchedClasses may be inferred from an</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">/// itinerary class. Each inherits the processor index from the ItinRW record</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// that mapped the itinerary class to the variant Writes or Reads.</i></td></tr>
<tr><th id="125">125</th><td><b>struct</b> <dfn class="type def" id="llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</dfn> {</td></tr>
<tr><th id="126">126</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenSchedClass::Index" title='llvm::CodeGenSchedClass::Index' data-ref="llvm::CodeGenSchedClass::Index">Index</dfn>;</td></tr>
<tr><th id="127">127</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenSchedClass::Name" title='llvm::CodeGenSchedClass::Name' data-ref="llvm::CodeGenSchedClass::Name">Name</dfn>;</td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenSchedClass::ItinClassDef" title='llvm::CodeGenSchedClass::ItinClassDef' data-ref="llvm::CodeGenSchedClass::ItinClassDef">ItinClassDef</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> <dfn class="decl" id="llvm::CodeGenSchedClass::Writes" title='llvm::CodeGenSchedClass::Writes' data-ref="llvm::CodeGenSchedClass::Writes">Writes</dfn>;</td></tr>
<tr><th id="131">131</th><td>  <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> <dfn class="decl" id="llvm::CodeGenSchedClass::Reads" title='llvm::CodeGenSchedClass::Reads' data-ref="llvm::CodeGenSchedClass::Reads">Reads</dfn>;</td></tr>
<tr><th id="132">132</th><td>  <i>// Sorted list of ProcIdx, where ProcIdx==0 implies any processor.</i></td></tr>
<tr><th id="133">133</th><td>  <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> <dfn class="decl" id="llvm::CodeGenSchedClass::ProcIndices" title='llvm::CodeGenSchedClass::ProcIndices' data-ref="llvm::CodeGenSchedClass::ProcIndices">ProcIndices</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedTransition" title='llvm::CodeGenSchedTransition' data-ref="llvm::CodeGenSchedTransition">CodeGenSchedTransition</a>&gt; <dfn class="decl" id="llvm::CodeGenSchedClass::Transitions" title='llvm::CodeGenSchedClass::Transitions' data-ref="llvm::CodeGenSchedClass::Transitions">Transitions</dfn>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// InstRW records associated with this class. These records may refer to an</i></td></tr>
<tr><th id="138">138</th><td><i>  // Instruction no longer mapped to this class by InstrClassMap. These</i></td></tr>
<tr><th id="139">139</th><td><i>  // Instructions should be ignored by this class because they have been split</i></td></tr>
<tr><th id="140">140</th><td><i>  // off to join another inferred class.</i></td></tr>
<tr><th id="141">141</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenSchedClass::InstRWs" title='llvm::CodeGenSchedClass::InstRWs' data-ref="llvm::CodeGenSchedClass::InstRWs">InstRWs</dfn>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <dfn class="decl def" id="_ZN4llvm17CodeGenSchedClassC1EjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPNS_6RecordE" title='llvm::CodeGenSchedClass::CodeGenSchedClass' data-ref="_ZN4llvm17CodeGenSchedClassC1EjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPNS_6RecordE">CodeGenSchedClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7Index" title='Index' data-type='unsigned int' data-ref="7Index">Index</dfn>, <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col8 decl" id="8Name" title='Name' data-type='std::string' data-ref="8Name">Name</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="9ItinClassDef" title='ItinClassDef' data-type='llvm::Record *' data-ref="9ItinClassDef">ItinClassDef</dfn>)</td></tr>
<tr><th id="144">144</th><td>    : <a class="member" href="#llvm::CodeGenSchedClass::Index" title='llvm::CodeGenSchedClass::Index' data-ref="llvm::CodeGenSchedClass::Index">Index</a>(<a class="local col7 ref" href="#7Index" title='Index' data-ref="7Index">Index</a>), <a class="member" href="#llvm::CodeGenSchedClass::Name" title='llvm::CodeGenSchedClass::Name' data-ref="llvm::CodeGenSchedClass::Name">Name</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col8 ref" href="#8Name" title='Name' data-ref="8Name">Name</a></span>)), <a class="member" href="#llvm::CodeGenSchedClass::ItinClassDef" title='llvm::CodeGenSchedClass::ItinClassDef' data-ref="llvm::CodeGenSchedClass::ItinClassDef">ItinClassDef</a>(<a class="local col9 ref" href="#9ItinClassDef" title='ItinClassDef' data-ref="9ItinClassDef">ItinClassDef</a>) {}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17CodeGenSchedClass10isKeyEqualEPNS_6RecordENS_8ArrayRefIjEES4_" title='llvm::CodeGenSchedClass::isKeyEqual' data-ref="_ZNK4llvm17CodeGenSchedClass10isKeyEqualEPNS_6RecordENS_8ArrayRefIjEES4_">isKeyEqual</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col0 decl" id="10IC" title='IC' data-type='llvm::Record *' data-ref="10IC">IC</dfn>, <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="11W" title='W' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="11W">W</dfn>,</td></tr>
<tr><th id="147">147</th><td>                  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="12R" title='R' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="12R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedClass::ItinClassDef" title='llvm::CodeGenSchedClass::ItinClassDef' data-ref="llvm::CodeGenSchedClass::ItinClassDef">ItinClassDef</a> == <a class="local col0 ref" href="#10IC" title='IC' data-ref="10IC">IC</a> &amp;&amp; <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE">makeArrayRef</a>(<a class="member" href="#llvm::CodeGenSchedClass::Writes" title='llvm::CodeGenSchedClass::Writes' data-ref="llvm::CodeGenSchedClass::Writes">Writes</a>) <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvmeqENS_8ArrayRefIT_EES2_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_8ArrayRefIT_EES2_">==</a> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col1 ref" href="#11W" title='W' data-ref="11W">W</a> &amp;&amp;</td></tr>
<tr><th id="149">149</th><td>           <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE">makeArrayRef</a>(<a class="member" href="#llvm::CodeGenSchedClass::Reads" title='llvm::CodeGenSchedClass::Reads' data-ref="llvm::CodeGenSchedClass::Reads">Reads</a>) <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvmeqENS_8ArrayRefIT_EES2_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_8ArrayRefIT_EES2_">==</a> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col2 ref" href="#12R" title='R' data-ref="12R">R</a>;</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// Is this class generated from a variants if existing classes? Instructions</i></td></tr>
<tr><th id="153">153</th><td><i>  // are never mapped directly to inferred scheduling classes.</i></td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17CodeGenSchedClass10isInferredEv" title='llvm::CodeGenSchedClass::isInferred' data-ref="_ZNK4llvm17CodeGenSchedClass10isInferredEv">isInferred</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::CodeGenSchedClass::ItinClassDef" title='llvm::CodeGenSchedClass::ItinClassDef' data-ref="llvm::CodeGenSchedClass::ItinClassDef">ItinClassDef</a>; }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#<span data-ppcond="156">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="157">157</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm17CodeGenSchedClass4dumpEPKNS_18CodeGenSchedModelsE" title='llvm::CodeGenSchedClass::dump' data-ref="_ZNK4llvm17CodeGenSchedClass4dumpEPKNS_18CodeGenSchedModelsE" id="_ZNK4llvm17CodeGenSchedClass4dumpEPKNS_18CodeGenSchedModelsE">dump</a>(<em>const</em> <a class="type" href="#llvm::CodeGenSchedModels" title='llvm::CodeGenSchedModels' data-ref="llvm::CodeGenSchedModels">CodeGenSchedModels</a> *<dfn class="local col3 decl" id="13SchedModels" title='SchedModels' data-type='const llvm::CodeGenSchedModels *' data-ref="13SchedModels">SchedModels</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td><u>#<span data-ppcond="156">endif</span></u></td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i class="doc">/// Represent the cost of allocating a register of register class RCDef.</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">///</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">/// The cost of allocating a register is equivalent to the number of physical</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">/// registers used by the register renamer. Register costs are defined at</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">/// register class granularity.</i></td></tr>
<tr><th id="166">166</th><td><b>struct</b> <dfn class="type def" id="llvm::CodeGenRegisterCost" title='llvm::CodeGenRegisterCost' data-ref="llvm::CodeGenRegisterCost">CodeGenRegisterCost</dfn> {</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenRegisterCost::RCDef" title='llvm::CodeGenRegisterCost::RCDef' data-ref="llvm::CodeGenRegisterCost::RCDef">RCDef</dfn>;</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegisterCost::Cost" title='llvm::CodeGenRegisterCost::Cost' data-ref="llvm::CodeGenRegisterCost::Cost">Cost</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegisterCost::AllowMoveElimination" title='llvm::CodeGenRegisterCost::AllowMoveElimination' data-ref="llvm::CodeGenRegisterCost::AllowMoveElimination">AllowMoveElimination</dfn>;</td></tr>
<tr><th id="170">170</th><td>  <dfn class="decl def" id="_ZN4llvm19CodeGenRegisterCostC1EPNS_6RecordEjb" title='llvm::CodeGenRegisterCost::CodeGenRegisterCost' data-ref="_ZN4llvm19CodeGenRegisterCostC1EPNS_6RecordEjb">CodeGenRegisterCost</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="14RC" title='RC' data-type='llvm::Record *' data-ref="14RC">RC</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15RegisterCost" title='RegisterCost' data-type='unsigned int' data-ref="15RegisterCost">RegisterCost</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16AllowMoveElim" title='AllowMoveElim' data-type='bool' data-ref="16AllowMoveElim">AllowMoveElim</dfn> = <b>false</b>)</td></tr>
<tr><th id="171">171</th><td>      : <a class="member" href="#llvm::CodeGenRegisterCost::RCDef" title='llvm::CodeGenRegisterCost::RCDef' data-ref="llvm::CodeGenRegisterCost::RCDef">RCDef</a>(<a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a>), <a class="member" href="#llvm::CodeGenRegisterCost::Cost" title='llvm::CodeGenRegisterCost::Cost' data-ref="llvm::CodeGenRegisterCost::Cost">Cost</a>(<a class="local col5 ref" href="#15RegisterCost" title='RegisterCost' data-ref="15RegisterCost">RegisterCost</a>), <a class="member" href="#llvm::CodeGenRegisterCost::AllowMoveElimination" title='llvm::CodeGenRegisterCost::AllowMoveElimination' data-ref="llvm::CodeGenRegisterCost::AllowMoveElimination">AllowMoveElimination</a>(<a class="local col6 ref" href="#16AllowMoveElim" title='AllowMoveElim' data-ref="16AllowMoveElim">AllowMoveElim</a>) {}</td></tr>
<tr><th id="172">172</th><td>  <dfn class="decl" id="_ZN4llvm19CodeGenRegisterCostC1ERKS0_" title='llvm::CodeGenRegisterCost::CodeGenRegisterCost' data-ref="_ZN4llvm19CodeGenRegisterCostC1ERKS0_">CodeGenRegisterCost</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegisterCost" title='llvm::CodeGenRegisterCost' data-ref="llvm::CodeGenRegisterCost">CodeGenRegisterCost</a> &amp;) = <b>default</b>;</td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="#llvm::CodeGenRegisterCost" title='llvm::CodeGenRegisterCost' data-ref="llvm::CodeGenRegisterCost">CodeGenRegisterCost</a> &amp;<dfn class="decl def" id="_ZN4llvm19CodeGenRegisterCostaSERKS0_" title='llvm::CodeGenRegisterCost::operator=' data-ref="_ZN4llvm19CodeGenRegisterCostaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegisterCost" title='llvm::CodeGenRegisterCost' data-ref="llvm::CodeGenRegisterCost">CodeGenRegisterCost</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="174">174</th><td>};</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i class="doc">/// A processor register file.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">///</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">/// This class describes a processor register file. Register file information is</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">/// currently consumed by external tools like llvm-mca to predict dispatch</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">/// stalls due to register pressure.</i></td></tr>
<tr><th id="181">181</th><td><b>struct</b> <dfn class="type def" id="llvm::CodeGenRegisterFile" title='llvm::CodeGenRegisterFile' data-ref="llvm::CodeGenRegisterFile">CodeGenRegisterFile</dfn> {</td></tr>
<tr><th id="182">182</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenRegisterFile::Name" title='llvm::CodeGenRegisterFile::Name' data-ref="llvm::CodeGenRegisterFile::Name">Name</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenRegisterFile::RegisterFileDef" title='llvm::CodeGenRegisterFile::RegisterFileDef' data-ref="llvm::CodeGenRegisterFile::RegisterFileDef">RegisterFileDef</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle" title='llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle' data-ref="llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle">MaxMovesEliminatedPerCycle</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly" title='llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly' data-ref="llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly">AllowZeroMoveEliminationOnly</dfn>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegisterFile::NumPhysRegs" title='llvm::CodeGenRegisterFile::NumPhysRegs' data-ref="llvm::CodeGenRegisterFile::NumPhysRegs">NumPhysRegs</dfn>;</td></tr>
<tr><th id="188">188</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenRegisterCost" title='llvm::CodeGenRegisterCost' data-ref="llvm::CodeGenRegisterCost">CodeGenRegisterCost</a>&gt; <dfn class="decl" id="llvm::CodeGenRegisterFile::Costs" title='llvm::CodeGenRegisterFile::Costs' data-ref="llvm::CodeGenRegisterFile::Costs">Costs</dfn>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <dfn class="decl def" id="_ZN4llvm19CodeGenRegisterFileC1ENS_9StringRefEPNS_6RecordEjb" title='llvm::CodeGenRegisterFile::CodeGenRegisterFile' data-ref="_ZN4llvm19CodeGenRegisterFileC1ENS_9StringRefEPNS_6RecordEjb">CodeGenRegisterFile</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="17name" title='name' data-type='llvm::StringRef' data-ref="17name">name</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="18def" title='def' data-type='llvm::Record *' data-ref="18def">def</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19MaxMoveElimPerCy" title='MaxMoveElimPerCy' data-type='unsigned int' data-ref="19MaxMoveElimPerCy">MaxMoveElimPerCy</dfn> = <var>0</var>,</td></tr>
<tr><th id="191">191</th><td>                      <em>bool</em> <dfn class="local col0 decl" id="20AllowZeroMoveElimOnly" title='AllowZeroMoveElimOnly' data-type='bool' data-ref="20AllowZeroMoveElimOnly">AllowZeroMoveElimOnly</dfn> = <b>false</b>)</td></tr>
<tr><th id="192">192</th><td>      : <a class="member" href="#llvm::CodeGenRegisterFile::Name" title='llvm::CodeGenRegisterFile::Name' data-ref="llvm::CodeGenRegisterFile::Name">Name</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col7 ref" href="#17name" title='name' data-ref="17name">name</a>), <a class="member" href="#llvm::CodeGenRegisterFile::RegisterFileDef" title='llvm::CodeGenRegisterFile::RegisterFileDef' data-ref="llvm::CodeGenRegisterFile::RegisterFileDef">RegisterFileDef</a>(<a class="local col8 ref" href="#18def" title='def' data-ref="18def">def</a>),</td></tr>
<tr><th id="193">193</th><td>        <a class="member" href="#llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle" title='llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle' data-ref="llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle">MaxMovesEliminatedPerCycle</a>(<a class="local col9 ref" href="#19MaxMoveElimPerCy" title='MaxMoveElimPerCy' data-ref="19MaxMoveElimPerCy">MaxMoveElimPerCy</a>),</td></tr>
<tr><th id="194">194</th><td>        <a class="member" href="#llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly" title='llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly' data-ref="llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly">AllowZeroMoveEliminationOnly</a>(<a class="local col0 ref" href="#20AllowZeroMoveElimOnly" title='AllowZeroMoveElimOnly' data-ref="20AllowZeroMoveElimOnly">AllowZeroMoveElimOnly</a>),</td></tr>
<tr><th id="195">195</th><td>        <a class="member" href="#llvm::CodeGenRegisterFile::NumPhysRegs" title='llvm::CodeGenRegisterFile::NumPhysRegs' data-ref="llvm::CodeGenRegisterFile::NumPhysRegs">NumPhysRegs</a>(<var>0</var>) {}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19CodeGenRegisterFile15hasDefaultCostsEv" title='llvm::CodeGenRegisterFile::hasDefaultCosts' data-ref="_ZNK4llvm19CodeGenRegisterFile15hasDefaultCostsEv">hasDefaultCosts</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterFile::Costs" title='llvm::CodeGenRegisterFile::Costs' data-ref="llvm::CodeGenRegisterFile::Costs">Costs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>(); }</td></tr>
<tr><th id="198">198</th><td>};</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>// Processor model.</i></td></tr>
<tr><th id="201">201</th><td><i>//</i></td></tr>
<tr><th id="202">202</th><td><i>// ModelName is a unique name used to name an instantiation of MCSchedModel.</i></td></tr>
<tr><th id="203">203</th><td><i>//</i></td></tr>
<tr><th id="204">204</th><td><i>// ModelDef is NULL for inferred Models. This happens when a processor defines</i></td></tr>
<tr><th id="205">205</th><td><i>// an itinerary but no machine model. If the processor defines neither a machine</i></td></tr>
<tr><th id="206">206</th><td><i>// model nor itinerary, then ModelDef remains pointing to NoModel. NoModel has</i></td></tr>
<tr><th id="207">207</th><td><i>// the special "NoModel" field set to true.</i></td></tr>
<tr><th id="208">208</th><td><i>//</i></td></tr>
<tr><th id="209">209</th><td><i>// ItinsDef always points to a valid record definition, but may point to the</i></td></tr>
<tr><th id="210">210</th><td><i>// default NoItineraries. NoItineraries has an empty list of InstrItinData</i></td></tr>
<tr><th id="211">211</th><td><i>// records.</i></td></tr>
<tr><th id="212">212</th><td><i>//</i></td></tr>
<tr><th id="213">213</th><td><i>// ItinDefList orders this processor's InstrItinData records by SchedClass idx.</i></td></tr>
<tr><th id="214">214</th><td><b>struct</b> <dfn class="type def" id="llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</dfn> {</td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenProcModel::Index" title='llvm::CodeGenProcModel::Index' data-ref="llvm::CodeGenProcModel::Index">Index</dfn>;</td></tr>
<tr><th id="216">216</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenProcModel::ModelName" title='llvm::CodeGenProcModel::ModelName' data-ref="llvm::CodeGenProcModel::ModelName">ModelName</dfn>;</td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenProcModel::ModelDef" title='llvm::CodeGenProcModel::ModelDef' data-ref="llvm::CodeGenProcModel::ModelDef">ModelDef</dfn>;</td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenProcModel::ItinsDef" title='llvm::CodeGenProcModel::ItinsDef' data-ref="llvm::CodeGenProcModel::ItinsDef">ItinsDef</dfn>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// Derived members...</i></td></tr>
<tr><th id="221">221</th><td><i></i></td></tr>
<tr><th id="222">222</th><td><i>  // Array of InstrItinData records indexed by a CodeGenSchedClass index.</i></td></tr>
<tr><th id="223">223</th><td><i>  // This list is empty if the Processor has no value for Itineraries.</i></td></tr>
<tr><th id="224">224</th><td><i>  // Initialized by collectProcItins().</i></td></tr>
<tr><th id="225">225</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenProcModel::ItinDefList" title='llvm::CodeGenProcModel::ItinDefList' data-ref="llvm::CodeGenProcModel::ItinDefList">ItinDefList</dfn>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <i>// Map itinerary classes to per-operand resources.</i></td></tr>
<tr><th id="228">228</th><td><i>  // This list is empty if no ItinRW refers to this Processor.</i></td></tr>
<tr><th id="229">229</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenProcModel::ItinRWDefs" title='llvm::CodeGenProcModel::ItinRWDefs' data-ref="llvm::CodeGenProcModel::ItinRWDefs">ItinRWDefs</dfn>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i>// List of unsupported feature.</i></td></tr>
<tr><th id="232">232</th><td><i>  // This list is empty if the Processor has no UnsupportedFeatures.</i></td></tr>
<tr><th id="233">233</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenProcModel::UnsupportedFeaturesDefs" title='llvm::CodeGenProcModel::UnsupportedFeaturesDefs' data-ref="llvm::CodeGenProcModel::UnsupportedFeaturesDefs">UnsupportedFeaturesDefs</dfn>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i>// All read/write resources associated with this processor.</i></td></tr>
<tr><th id="236">236</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenProcModel::WriteResDefs" title='llvm::CodeGenProcModel::WriteResDefs' data-ref="llvm::CodeGenProcModel::WriteResDefs">WriteResDefs</dfn>;</td></tr>
<tr><th id="237">237</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenProcModel::ReadAdvanceDefs" title='llvm::CodeGenProcModel::ReadAdvanceDefs' data-ref="llvm::CodeGenProcModel::ReadAdvanceDefs">ReadAdvanceDefs</dfn>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i>// Per-operand machine model resources associated with this processor.</i></td></tr>
<tr><th id="240">240</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenProcModel::ProcResourceDefs" title='llvm::CodeGenProcModel::ProcResourceDefs' data-ref="llvm::CodeGenProcModel::ProcResourceDefs">ProcResourceDefs</dfn>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i>// List of Register Files.</i></td></tr>
<tr><th id="243">243</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenRegisterFile" title='llvm::CodeGenRegisterFile' data-ref="llvm::CodeGenRegisterFile">CodeGenRegisterFile</a>&gt; <dfn class="decl" id="llvm::CodeGenProcModel::RegisterFiles" title='llvm::CodeGenProcModel::RegisterFiles' data-ref="llvm::CodeGenProcModel::RegisterFiles">RegisterFiles</dfn>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i>// Optional Retire Control Unit definition.</i></td></tr>
<tr><th id="246">246</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenProcModel::RetireControlUnit" title='llvm::CodeGenProcModel::RetireControlUnit' data-ref="llvm::CodeGenProcModel::RetireControlUnit">RetireControlUnit</dfn>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// Load/Store queue descriptors.</i></td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenProcModel::LoadQueue" title='llvm::CodeGenProcModel::LoadQueue' data-ref="llvm::CodeGenProcModel::LoadQueue">LoadQueue</dfn>;</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenProcModel::StoreQueue" title='llvm::CodeGenProcModel::StoreQueue' data-ref="llvm::CodeGenProcModel::StoreQueue">StoreQueue</dfn>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <dfn class="decl def" id="_ZN4llvm16CodeGenProcModelC1EjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPNS_6RecordES8_" title='llvm::CodeGenProcModel::CodeGenProcModel' data-ref="_ZN4llvm16CodeGenProcModelC1EjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPNS_6RecordES8_">CodeGenProcModel</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21Idx" title='Idx' data-type='unsigned int' data-ref="21Idx">Idx</dfn>, <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col2 decl" id="22Name" title='Name' data-type='std::string' data-ref="22Name">Name</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="23MDef" title='MDef' data-type='llvm::Record *' data-ref="23MDef">MDef</dfn>,</td></tr>
<tr><th id="253">253</th><td>                   <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="24IDef" title='IDef' data-type='llvm::Record *' data-ref="24IDef">IDef</dfn>) :</td></tr>
<tr><th id="254">254</th><td>    <a class="member" href="#llvm::CodeGenProcModel::Index" title='llvm::CodeGenProcModel::Index' data-ref="llvm::CodeGenProcModel::Index">Index</a>(<a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a>), <a class="member" href="#llvm::CodeGenProcModel::ModelName" title='llvm::CodeGenProcModel::ModelName' data-ref="llvm::CodeGenProcModel::ModelName">ModelName</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col2 ref" href="#22Name" title='Name' data-ref="22Name">Name</a></span>)), <a class="member" href="#llvm::CodeGenProcModel::ModelDef" title='llvm::CodeGenProcModel::ModelDef' data-ref="llvm::CodeGenProcModel::ModelDef">ModelDef</a>(<a class="local col3 ref" href="#23MDef" title='MDef' data-ref="23MDef">MDef</a>), <a class="member" href="#llvm::CodeGenProcModel::ItinsDef" title='llvm::CodeGenProcModel::ItinsDef' data-ref="llvm::CodeGenProcModel::ItinsDef">ItinsDef</a>(<a class="local col4 ref" href="#24IDef" title='IDef' data-ref="24IDef">IDef</a>),</td></tr>
<tr><th id="255">255</th><td>    <a class="member" href="#llvm::CodeGenProcModel::RetireControlUnit" title='llvm::CodeGenProcModel::RetireControlUnit' data-ref="llvm::CodeGenProcModel::RetireControlUnit">RetireControlUnit</a>(<b>nullptr</b>), <a class="member" href="#llvm::CodeGenProcModel::LoadQueue" title='llvm::CodeGenProcModel::LoadQueue' data-ref="llvm::CodeGenProcModel::LoadQueue">LoadQueue</a>(<b>nullptr</b>), <a class="member" href="#llvm::CodeGenProcModel::StoreQueue" title='llvm::CodeGenProcModel::StoreQueue' data-ref="llvm::CodeGenProcModel::StoreQueue">StoreQueue</a>(<b>nullptr</b>) {}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16CodeGenProcModel14hasItinerariesEv" title='llvm::CodeGenProcModel::hasItineraries' data-ref="_ZNK4llvm16CodeGenProcModel14hasItinerariesEv">hasItineraries</dfn>() <em>const</em> {</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> !<a class="member" href="#llvm::CodeGenProcModel::ItinsDef" title='llvm::CodeGenProcModel::ItinsDef' data-ref="llvm::CodeGenProcModel::ItinsDef">ItinsDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"IID"</q>).<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>();</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16CodeGenProcModel18hasInstrSchedModelEv" title='llvm::CodeGenProcModel::hasInstrSchedModel' data-ref="_ZNK4llvm16CodeGenProcModel18hasInstrSchedModelEv">hasInstrSchedModel</dfn>() <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> !<a class="member" href="#llvm::CodeGenProcModel::WriteResDefs" title='llvm::CodeGenProcModel::WriteResDefs' data-ref="llvm::CodeGenProcModel::WriteResDefs">WriteResDefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() || !<a class="member" href="#llvm::CodeGenProcModel::ItinRWDefs" title='llvm::CodeGenProcModel::ItinRWDefs' data-ref="llvm::CodeGenProcModel::ItinRWDefs">ItinRWDefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>();</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16CodeGenProcModel21hasExtraProcessorInfoEv" title='llvm::CodeGenProcModel::hasExtraProcessorInfo' data-ref="_ZNK4llvm16CodeGenProcModel21hasExtraProcessorInfoEv">hasExtraProcessorInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenProcModel::RetireControlUnit" title='llvm::CodeGenProcModel::RetireControlUnit' data-ref="llvm::CodeGenProcModel::RetireControlUnit">RetireControlUnit</a> || <a class="member" href="#llvm::CodeGenProcModel::LoadQueue" title='llvm::CodeGenProcModel::LoadQueue' data-ref="llvm::CodeGenProcModel::LoadQueue">LoadQueue</a> || <a class="member" href="#llvm::CodeGenProcModel::StoreQueue" title='llvm::CodeGenProcModel::StoreQueue' data-ref="llvm::CodeGenProcModel::StoreQueue">StoreQueue</a> ||</td></tr>
<tr><th id="267">267</th><td>           !<a class="member" href="#llvm::CodeGenProcModel::RegisterFiles" title='llvm::CodeGenProcModel::RegisterFiles' data-ref="llvm::CodeGenProcModel::RegisterFiles">RegisterFiles</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>();</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm16CodeGenProcModel18getProcResourceIdxEPNS_6RecordE" title='llvm::CodeGenProcModel::getProcResourceIdx' data-ref="_ZNK4llvm16CodeGenProcModel18getProcResourceIdxEPNS_6RecordE" id="_ZNK4llvm16CodeGenProcModel18getProcResourceIdxEPNS_6RecordE">getProcResourceIdx</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="25PRDef" title='PRDef' data-type='llvm::Record *' data-ref="25PRDef">PRDef</dfn>) <em>const</em>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <em>bool</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm16CodeGenProcModel13isUnsupportedERKNS_18CodeGenInstructionE" title='llvm::CodeGenProcModel::isUnsupported' data-ref="_ZNK4llvm16CodeGenProcModel13isUnsupportedERKNS_18CodeGenInstructionE" id="_ZNK4llvm16CodeGenProcModel13isUnsupportedERKNS_18CodeGenInstructionE">isUnsupported</a>(<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col6 decl" id="26Inst" title='Inst' data-type='const llvm::CodeGenInstruction &amp;' data-ref="26Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#<span data-ppcond="274">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="275">275</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm16CodeGenProcModel4dumpEv" title='llvm::CodeGenProcModel::dump' data-ref="_ZNK4llvm16CodeGenProcModel4dumpEv" id="_ZNK4llvm16CodeGenProcModel4dumpEv">dump</a>() <em>const</em>;</td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="274">endif</span></u></td></tr>
<tr><th id="277">277</th><td>};</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i class="doc">/// Used to correlate instructions to MCInstPredicates specified by</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">/// InstructionEquivalentClass tablegen definitions.</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">///</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">/// Example: a XOR of a register with self, is a known zero-idiom for most</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">/// X86 processors.</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">///</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">/// Each processor can use a (potentially different) InstructionEquivalenceClass</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">///  definition to classify zero-idioms. That means, XORrr is likely to appear</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">/// in more than one equivalence class (where each class definition is</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">/// contributed by a different processor).</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">///</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">/// There is no guarantee that the same MCInstPredicate will be used to describe</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">/// equivalence classes that identify XORrr as a zero-idiom.</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">///</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">/// To be more specific, the requirements for being a zero-idiom XORrr may be</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">/// different for different processors.</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">///</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">/// Class PredicateInfo identifies a subset of processors that specify the same</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">/// requirements (i.e. same MCInstPredicate and OperandMask) for an instruction</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">/// opcode.</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">///</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">/// Back to the example. Field `ProcModelMask` will have one bit set for every</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">/// processor model that sees XORrr as a zero-idiom, and that specifies the same</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">/// set of constraints.</i></td></tr>
<tr><th id="303">303</th><td><i class="doc">///</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">/// By construction, there can be multiple instances of PredicateInfo associated</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">/// with a same instruction opcode. For example, different processors may define</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">/// different constraints on the same opcode.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">///</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">/// Field OperandMask can be used as an extra constraint.</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">/// It may be used to describe conditions that appy only to a subset of the</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">/// operands of a machine instruction, and the operands subset may not be the</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">/// same for all processor models.</i></td></tr>
<tr><th id="312">312</th><td><b>struct</b> <dfn class="type def" id="llvm::PredicateInfo" title='llvm::PredicateInfo' data-ref="llvm::PredicateInfo">PredicateInfo</dfn> {</td></tr>
<tr><th id="313">313</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="decl" id="llvm::PredicateInfo::ProcModelMask" title='llvm::PredicateInfo::ProcModelMask' data-ref="llvm::PredicateInfo::ProcModelMask">ProcModelMask</dfn>; <i>// A set of processor model indices.</i></td></tr>
<tr><th id="314">314</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="decl" id="llvm::PredicateInfo::OperandMask" title='llvm::PredicateInfo::OperandMask' data-ref="llvm::PredicateInfo::OperandMask">OperandMask</dfn>;   <i>// An operand mask.</i></td></tr>
<tr><th id="315">315</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::PredicateInfo::Predicate" title='llvm::PredicateInfo::Predicate' data-ref="llvm::PredicateInfo::Predicate">Predicate</dfn>;   <i>// MCInstrPredicate definition.</i></td></tr>
<tr><th id="316">316</th><td>  <dfn class="decl def" id="_ZN4llvm13PredicateInfoC1ENS_5APIntES1_PKNS_6RecordE" title='llvm::PredicateInfo::PredicateInfo' data-ref="_ZN4llvm13PredicateInfoC1ENS_5APIntES1_PKNS_6RecordE">PredicateInfo</dfn>(<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col7 decl" id="27CpuMask" title='CpuMask' data-type='llvm::APInt' data-ref="27CpuMask">CpuMask</dfn>, <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col8 decl" id="28Operands" title='Operands' data-type='llvm::APInt' data-ref="28Operands">Operands</dfn>, <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="29Pred" title='Pred' data-type='const llvm::Record *' data-ref="29Pred">Pred</dfn>)</td></tr>
<tr><th id="317">317</th><td>      : <a class="member" href="#llvm::PredicateInfo::ProcModelMask" title='llvm::PredicateInfo::ProcModelMask' data-ref="llvm::PredicateInfo::ProcModelMask">ProcModelMask</a><a class="ref" href="../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_">(</a><a class="local col7 ref" href="#27CpuMask" title='CpuMask' data-ref="27CpuMask">CpuMask</a>), <a class="member" href="#llvm::PredicateInfo::OperandMask" title='llvm::PredicateInfo::OperandMask' data-ref="llvm::PredicateInfo::OperandMask">OperandMask</a><a class="ref" href="../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_">(</a><a class="local col8 ref" href="#28Operands" title='Operands' data-ref="28Operands">Operands</a>), <a class="member" href="#llvm::PredicateInfo::Predicate" title='llvm::PredicateInfo::Predicate' data-ref="llvm::PredicateInfo::Predicate">Predicate</a>(<a class="local col9 ref" href="#29Pred" title='Pred' data-ref="29Pred">Pred</a>) {}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13PredicateInfoeqERKS0_" title='llvm::PredicateInfo::operator==' data-ref="_ZNK4llvm13PredicateInfoeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::PredicateInfo" title='llvm::PredicateInfo' data-ref="llvm::PredicateInfo">PredicateInfo</a> &amp;<dfn class="local col0 decl" id="30Other" title='Other' data-type='const llvm::PredicateInfo &amp;' data-ref="30Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> <a class="member" href="#llvm::PredicateInfo::ProcModelMask" title='llvm::PredicateInfo::ProcModelMask' data-ref="llvm::PredicateInfo::ProcModelMask">ProcModelMask</a> <a class="ref" href="../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="local col0 ref" href="#30Other" title='Other' data-ref="30Other">Other</a>.<a class="member" href="#llvm::PredicateInfo::ProcModelMask" title='llvm::PredicateInfo::ProcModelMask' data-ref="llvm::PredicateInfo::ProcModelMask">ProcModelMask</a> &amp;&amp;</td></tr>
<tr><th id="321">321</th><td>           <a class="member" href="#llvm::PredicateInfo::OperandMask" title='llvm::PredicateInfo::OperandMask' data-ref="llvm::PredicateInfo::OperandMask">OperandMask</a> <a class="ref" href="../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="local col0 ref" href="#30Other" title='Other' data-ref="30Other">Other</a>.<a class="member" href="#llvm::PredicateInfo::OperandMask" title='llvm::PredicateInfo::OperandMask' data-ref="llvm::PredicateInfo::OperandMask">OperandMask</a> &amp;&amp; <a class="member" href="#llvm::PredicateInfo::Predicate" title='llvm::PredicateInfo::Predicate' data-ref="llvm::PredicateInfo::Predicate">Predicate</a> == <a class="local col0 ref" href="#30Other" title='Other' data-ref="30Other">Other</a>.<a class="member" href="#llvm::PredicateInfo::Predicate" title='llvm::PredicateInfo::Predicate' data-ref="llvm::PredicateInfo::Predicate">Predicate</a>;</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// A collection of PredicateInfo objects.</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">///</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">/// There is at least one OpcodeInfo object for every opcode specified by a</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">/// TIPredicate definition.</i></td></tr>
<tr><th id="329">329</th><td><b>class</b> <dfn class="type def" id="llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</dfn> {</td></tr>
<tr><th id="330">330</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::PredicateInfo" title='llvm::PredicateInfo' data-ref="llvm::PredicateInfo">PredicateInfo</a>&gt; <dfn class="decl" id="llvm::OpcodeInfo::Predicates" title='llvm::OpcodeInfo::Predicates' data-ref="llvm::OpcodeInfo::Predicates">Predicates</dfn>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <dfn class="decl def" id="_ZN4llvm10OpcodeInfoC1ERKS0_" title='llvm::OpcodeInfo::OpcodeInfo' data-ref="_ZN4llvm10OpcodeInfoC1ERKS0_">OpcodeInfo</dfn>(<em>const</em> <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;<dfn class="local col1 decl" id="31Other" title='Other' data-type='const llvm::OpcodeInfo &amp;' data-ref="31Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="333">333</th><td>  <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm10OpcodeInfoaSERKS0_" title='llvm::OpcodeInfo::operator=' data-ref="_ZN4llvm10OpcodeInfoaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;<dfn class="local col2 decl" id="32Other" title='Other' data-type='const llvm::OpcodeInfo &amp;' data-ref="32Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><b>public</b>:</td></tr>
<tr><th id="336">336</th><td>  <dfn class="decl def" id="_ZN4llvm10OpcodeInfoC1Ev" title='llvm::OpcodeInfo::OpcodeInfo' data-ref="_ZN4llvm10OpcodeInfoC1Ev">OpcodeInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="337">337</th><td>  <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;<dfn class="decl" id="_ZN4llvm10OpcodeInfoaSEOS0_" title='llvm::OpcodeInfo::operator=' data-ref="_ZN4llvm10OpcodeInfoaSEOS0_"><b>operator</b>=</dfn>(<a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;&amp;<dfn class="local col3 decl" id="33Other" title='Other' data-type='llvm::OpcodeInfo &amp;&amp;' data-ref="33Other">Other</dfn>) = <b>default</b>;</td></tr>
<tr><th id="338">338</th><td>  <dfn class="decl def" id="_ZN4llvm10OpcodeInfoC1EOS0_" title='llvm::OpcodeInfo::OpcodeInfo' data-ref="_ZN4llvm10OpcodeInfoC1EOS0_">OpcodeInfo</dfn>(<a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;&amp;<dfn class="local col4 decl" id="34Other" title='Other' data-type='llvm::OpcodeInfo &amp;&amp;' data-ref="34Other">Other</dfn>) = <b>default</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::PredicateInfo" title='llvm::PredicateInfo' data-ref="llvm::PredicateInfo">PredicateInfo</a>&gt; <dfn class="decl def" id="_ZNK4llvm10OpcodeInfo13getPredicatesEv" title='llvm::OpcodeInfo::getPredicates' data-ref="_ZNK4llvm10OpcodeInfo13getPredicatesEv">getPredicates</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::OpcodeInfo::Predicates" title='llvm::OpcodeInfo::Predicates' data-ref="llvm::OpcodeInfo::Predicates">Predicates</a>; }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm10OpcodeInfo24addPredicateForProcModelERKNS_5APIntES3_PKNS_6RecordE" title='llvm::OpcodeInfo::addPredicateForProcModel' data-ref="_ZN4llvm10OpcodeInfo24addPredicateForProcModelERKNS_5APIntES3_PKNS_6RecordE" id="_ZN4llvm10OpcodeInfo24addPredicateForProcModelERKNS_5APIntES3_PKNS_6RecordE">addPredicateForProcModel</a>(<em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="35CpuMask" title='CpuMask' data-type='const llvm::APInt &amp;' data-ref="35CpuMask">CpuMask</dfn>,</td></tr>
<tr><th id="343">343</th><td>                                <em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="36OperandMask" title='OperandMask' data-type='const llvm::APInt &amp;' data-ref="36OperandMask">OperandMask</dfn>,</td></tr>
<tr><th id="344">344</th><td>                                <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="37Predicate" title='Predicate' data-type='const llvm::Record *' data-ref="37Predicate">Predicate</dfn>);</td></tr>
<tr><th id="345">345</th><td>};</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i class="doc">/// Used to group together tablegen instruction definitions that are subject</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">/// to a same set of constraints (identified by an instance of OpcodeInfo).</i></td></tr>
<tr><th id="349">349</th><td><b>class</b> <dfn class="type def" id="llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</dfn> {</td></tr>
<tr><th id="350">350</th><td>  <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> <dfn class="decl" id="llvm::OpcodeGroup::Info" title='llvm::OpcodeGroup::Info' data-ref="llvm::OpcodeGroup::Info">Info</dfn>;</td></tr>
<tr><th id="351">351</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="decl" id="llvm::OpcodeGroup::Opcodes" title='llvm::OpcodeGroup::Opcodes' data-ref="llvm::OpcodeGroup::Opcodes">Opcodes</dfn>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <dfn class="decl def" id="_ZN4llvm11OpcodeGroupC1ERKS0_" title='llvm::OpcodeGroup::OpcodeGroup' data-ref="_ZN4llvm11OpcodeGroupC1ERKS0_">OpcodeGroup</dfn>(<em>const</em> <a class="type" href="#llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</a> &amp;<dfn class="local col8 decl" id="38Other" title='Other' data-type='const llvm::OpcodeGroup &amp;' data-ref="38Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="354">354</th><td>  <a class="type" href="#llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</a> &amp;<dfn class="decl def" id="_ZN4llvm11OpcodeGroupaSERKS0_" title='llvm::OpcodeGroup::operator=' data-ref="_ZN4llvm11OpcodeGroupaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</a> &amp;<dfn class="local col9 decl" id="39Other" title='Other' data-type='const llvm::OpcodeGroup &amp;' data-ref="39Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><b>public</b>:</td></tr>
<tr><th id="357">357</th><td>  <dfn class="decl def" id="_ZN4llvm11OpcodeGroupC1EONS_10OpcodeInfoE" title='llvm::OpcodeGroup::OpcodeGroup' data-ref="_ZN4llvm11OpcodeGroupC1EONS_10OpcodeInfoE">OpcodeGroup</dfn>(<a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;&amp;<dfn class="local col0 decl" id="40OpInfo" title='OpInfo' data-type='llvm::OpcodeInfo &amp;&amp;' data-ref="40OpInfo">OpInfo</dfn>) : <a class="member" href="#llvm::OpcodeGroup::Info" title='llvm::OpcodeGroup::Info' data-ref="llvm::OpcodeGroup::Info">Info</a><a class="ref" href="#_ZN4llvm10OpcodeInfoC1EOS0_" title='llvm::OpcodeInfo::OpcodeInfo' data-ref="_ZN4llvm10OpcodeInfoC1EOS0_">(</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col0 ref" href="#40OpInfo" title='OpInfo' data-ref="40OpInfo">OpInfo</a></span>)) {}</td></tr>
<tr><th id="358">358</th><td>  <dfn class="decl" id="_ZN4llvm11OpcodeGroupC1EOS0_" title='llvm::OpcodeGroup::OpcodeGroup' data-ref="_ZN4llvm11OpcodeGroupC1EOS0_">OpcodeGroup</dfn>(<a class="type" href="#llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</a> &amp;&amp;<dfn class="local col1 decl" id="41Other" title='Other' data-type='llvm::OpcodeGroup &amp;&amp;' data-ref="41Other">Other</dfn>) = <b>default</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm11OpcodeGroup9addOpcodeEPKNS_6RecordE" title='llvm::OpcodeGroup::addOpcode' data-ref="_ZN4llvm11OpcodeGroup9addOpcodeEPKNS_6RecordE">addOpcode</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="42Opcode" title='Opcode' data-type='const llvm::Record *' data-ref="42Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="361">361</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::find(Opcodes.begin(), Opcodes.end(), Opcode) == Opcodes.end() &amp;&amp; &quot;Opcode already in set!&quot;) ? void (0) : __assert_fail (&quot;std::find(Opcodes.begin(), Opcodes.end(), Opcode) == Opcodes.end() &amp;&amp; \&quot;Opcode already in set!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 362, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="member" href="#llvm::OpcodeGroup::Opcodes" title='llvm::OpcodeGroup::Opcodes' data-ref="llvm::OpcodeGroup::Opcodes">Opcodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="member" href="#llvm::OpcodeGroup::Opcodes" title='llvm::OpcodeGroup::Opcodes' data-ref="llvm::OpcodeGroup::Opcodes">Opcodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col2 ref" href="#42Opcode" title='Opcode' data-ref="42Opcode">Opcode</a>) <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="member" href="#llvm::OpcodeGroup::Opcodes" title='llvm::OpcodeGroup::Opcodes' data-ref="llvm::OpcodeGroup::Opcodes">Opcodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="362">362</th><td>           <q>"Opcode already in set!"</q>);</td></tr>
<tr><th id="363">363</th><td>    <a class="member" href="#llvm::OpcodeGroup::Opcodes" title='llvm::OpcodeGroup::Opcodes' data-ref="llvm::OpcodeGroup::Opcodes">Opcodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#42Opcode" title='Opcode' data-ref="42Opcode">Opcode</a>);</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="decl def" id="_ZNK4llvm11OpcodeGroup10getOpcodesEv" title='llvm::OpcodeGroup::getOpcodes' data-ref="_ZNK4llvm11OpcodeGroup10getOpcodesEv">getOpcodes</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::OpcodeGroup::Opcodes" title='llvm::OpcodeGroup::Opcodes' data-ref="llvm::OpcodeGroup::Opcodes">Opcodes</a>; }</td></tr>
<tr><th id="367">367</th><td>  <em>const</em> <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm11OpcodeGroup13getOpcodeInfoEv" title='llvm::OpcodeGroup::getOpcodeInfo' data-ref="_ZNK4llvm11OpcodeGroup13getOpcodeInfoEv">getOpcodeInfo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::OpcodeGroup::Info" title='llvm::OpcodeGroup::Info' data-ref="llvm::OpcodeGroup::Info">Info</a>; }</td></tr>
<tr><th id="368">368</th><td>};</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i class="doc">/// An STIPredicateFunction descriptor used by tablegen backends to</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">/// auto-generate the body of a predicate function as a member of tablegen'd</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">/// class XXXGenSubtargetInfo.</i></td></tr>
<tr><th id="373">373</th><td><b>class</b> <dfn class="type def" id="llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</dfn> {</td></tr>
<tr><th id="374">374</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</dfn>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="decl" id="llvm::STIPredicateFunction::Definitions" title='llvm::STIPredicateFunction::Definitions' data-ref="llvm::STIPredicateFunction::Definitions">Definitions</dfn>;</td></tr>
<tr><th id="377">377</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</a>&gt; <dfn class="decl" id="llvm::STIPredicateFunction::Groups" title='llvm::STIPredicateFunction::Groups' data-ref="llvm::STIPredicateFunction::Groups">Groups</dfn>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <dfn class="decl def" id="_ZN4llvm20STIPredicateFunctionC1ERKS0_" title='llvm::STIPredicateFunction::STIPredicateFunction' data-ref="_ZN4llvm20STIPredicateFunctionC1ERKS0_">STIPredicateFunction</dfn>(<em>const</em> <a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a> &amp;<dfn class="local col3 decl" id="43Other" title='Other' data-type='const llvm::STIPredicateFunction &amp;' data-ref="43Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="380">380</th><td>  <a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a> &amp;<dfn class="decl def" id="_ZN4llvm20STIPredicateFunctionaSERKS0_" title='llvm::STIPredicateFunction::operator=' data-ref="_ZN4llvm20STIPredicateFunctionaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a> &amp;<dfn class="local col4 decl" id="44Other" title='Other' data-type='const llvm::STIPredicateFunction &amp;' data-ref="44Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><b>public</b>:</td></tr>
<tr><th id="383">383</th><td>  <dfn class="decl def" id="_ZN4llvm20STIPredicateFunctionC1EPKNS_6RecordE" title='llvm::STIPredicateFunction::STIPredicateFunction' data-ref="_ZN4llvm20STIPredicateFunctionC1EPKNS_6RecordE">STIPredicateFunction</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="45Rec" title='Rec' data-type='const llvm::Record *' data-ref="45Rec">Rec</dfn>) : <a class="member" href="#llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</a>(<a class="local col5 ref" href="#45Rec" title='Rec' data-ref="45Rec">Rec</a>) {}</td></tr>
<tr><th id="384">384</th><td>  <dfn class="decl" id="_ZN4llvm20STIPredicateFunctionC1EOS0_" title='llvm::STIPredicateFunction::STIPredicateFunction' data-ref="_ZN4llvm20STIPredicateFunctionC1EOS0_">STIPredicateFunction</dfn>(<a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a> &amp;&amp;<dfn class="local col6 decl" id="46Other" title='Other' data-type='llvm::STIPredicateFunction &amp;&amp;' data-ref="46Other">Other</dfn>) = <b>default</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20STIPredicateFunction16isCompatibleWithERKS0_" title='llvm::STIPredicateFunction::isCompatibleWith' data-ref="_ZNK4llvm20STIPredicateFunction16isCompatibleWithERKS0_">isCompatibleWith</dfn>(<em>const</em> <a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a> &amp;<dfn class="local col7 decl" id="47Other" title='Other' data-type='const llvm::STIPredicateFunction &amp;' data-ref="47Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> <a class="member" href="#llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</a> == <a class="local col7 ref" href="#47Other" title='Other' data-ref="47Other">Other</a>.<a class="member" href="#llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</a>;</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm20STIPredicateFunction13addDefinitionEPKNS_6RecordE" title='llvm::STIPredicateFunction::addDefinition' data-ref="_ZN4llvm20STIPredicateFunction13addDefinitionEPKNS_6RecordE">addDefinition</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="48Def" title='Def' data-type='const llvm::Record *' data-ref="48Def">Def</dfn>) { <a class="member" href="#llvm::STIPredicateFunction::Definitions" title='llvm::STIPredicateFunction::Definitions' data-ref="llvm::STIPredicateFunction::Definitions">Definitions</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#48Def" title='Def' data-ref="48Def">Def</a>); }</td></tr>
<tr><th id="391">391</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm20STIPredicateFunction9addOpcodeEPKNS_6RecordEONS_10OpcodeInfoE" title='llvm::STIPredicateFunction::addOpcode' data-ref="_ZN4llvm20STIPredicateFunction9addOpcodeEPKNS_6RecordEONS_10OpcodeInfoE">addOpcode</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="49OpcodeRec" title='OpcodeRec' data-type='const llvm::Record *' data-ref="49OpcodeRec">OpcodeRec</dfn>, <a class="type" href="#llvm::OpcodeInfo" title='llvm::OpcodeInfo' data-ref="llvm::OpcodeInfo">OpcodeInfo</a> &amp;&amp;<dfn class="local col0 decl" id="50Info" title='Info' data-type='llvm::OpcodeInfo &amp;&amp;' data-ref="50Info">Info</dfn>) {</td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (<a class="member" href="#llvm::STIPredicateFunction::Groups" title='llvm::STIPredicateFunction::Groups' data-ref="llvm::STIPredicateFunction::Groups">Groups</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() ||</td></tr>
<tr><th id="393">393</th><td>        <a class="member" href="#llvm::STIPredicateFunction::Groups" title='llvm::STIPredicateFunction::Groups' data-ref="llvm::STIPredicateFunction::Groups">Groups</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="#_ZNK4llvm11OpcodeGroup13getOpcodeInfoEv" title='llvm::OpcodeGroup::getOpcodeInfo' data-ref="_ZNK4llvm11OpcodeGroup13getOpcodeInfoEv">getOpcodeInfo</a>().<a class="ref" href="#_ZNK4llvm10OpcodeInfo13getPredicatesEv" title='llvm::OpcodeInfo::getPredicates' data-ref="_ZNK4llvm10OpcodeInfo13getPredicatesEv">getPredicates</a>() <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvmneENS_8ArrayRefIT_EES2_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_8ArrayRefIT_EES2_">!=</a> <a class="local col0 ref" href="#50Info" title='Info' data-ref="50Info">Info</a>.<a class="ref" href="#_ZNK4llvm10OpcodeInfo13getPredicatesEv" title='llvm::OpcodeInfo::getPredicates' data-ref="_ZNK4llvm10OpcodeInfo13getPredicatesEv">getPredicates</a>())</td></tr>
<tr><th id="394">394</th><td>      <a class="member" href="#llvm::STIPredicateFunction::Groups" title='llvm::STIPredicateFunction::Groups' data-ref="llvm::STIPredicateFunction::Groups">Groups</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col0 ref" href="#50Info" title='Info' data-ref="50Info">Info</a></span>));</td></tr>
<tr><th id="395">395</th><td>    <a class="member" href="#llvm::STIPredicateFunction::Groups" title='llvm::STIPredicateFunction::Groups' data-ref="llvm::STIPredicateFunction::Groups">Groups</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="#_ZN4llvm11OpcodeGroup9addOpcodeEPKNS_6RecordE" title='llvm::OpcodeGroup::addOpcode' data-ref="_ZN4llvm11OpcodeGroup9addOpcodeEPKNS_6RecordE">addOpcode</a>(<a class="local col9 ref" href="#49OpcodeRec" title='OpcodeRec' data-ref="49OpcodeRec">OpcodeRec</a>);</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl def" id="_ZNK4llvm20STIPredicateFunction7getNameEv" title='llvm::STIPredicateFunction::getName' data-ref="_ZNK4llvm20STIPredicateFunction7getNameEv">getName</dfn>() <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <a class="member" href="#llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Name"</q>);</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl def" id="_ZNK4llvm20STIPredicateFunction25getDefaultReturnPredicateEv" title='llvm::STIPredicateFunction::getDefaultReturnPredicate' data-ref="_ZNK4llvm20STIPredicateFunction25getDefaultReturnPredicateEv">getDefaultReturnPredicate</dfn>() <em>const</em> {</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <a class="member" href="#llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"DefaultReturnValue"</q>);</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl def" id="_ZNK4llvm20STIPredicateFunction14getDeclarationEv" title='llvm::STIPredicateFunction::getDeclaration' data-ref="_ZNK4llvm20STIPredicateFunction14getDeclarationEv">getDeclaration</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::STIPredicateFunction::FunctionDeclaration" title='llvm::STIPredicateFunction::FunctionDeclaration' data-ref="llvm::STIPredicateFunction::FunctionDeclaration">FunctionDeclaration</a>; }</td></tr>
<tr><th id="406">406</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="decl def" id="_ZNK4llvm20STIPredicateFunction14getDefinitionsEv" title='llvm::STIPredicateFunction::getDefinitions' data-ref="_ZNK4llvm20STIPredicateFunction14getDefinitionsEv">getDefinitions</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::STIPredicateFunction::Definitions" title='llvm::STIPredicateFunction::Definitions' data-ref="llvm::STIPredicateFunction::Definitions">Definitions</a>; }</td></tr>
<tr><th id="407">407</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::OpcodeGroup" title='llvm::OpcodeGroup' data-ref="llvm::OpcodeGroup">OpcodeGroup</a>&gt; <dfn class="decl def" id="_ZNK4llvm20STIPredicateFunction9getGroupsEv" title='llvm::STIPredicateFunction::getGroups' data-ref="_ZNK4llvm20STIPredicateFunction9getGroupsEv">getGroups</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::STIPredicateFunction::Groups" title='llvm::STIPredicateFunction::Groups' data-ref="llvm::STIPredicateFunction::Groups">Groups</a>; }</td></tr>
<tr><th id="408">408</th><td>};</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i class="doc">/// Top level container for machine model data.</i></td></tr>
<tr><th id="411">411</th><td><b>class</b> <dfn class="type def" id="llvm::CodeGenSchedModels" title='llvm::CodeGenSchedModels' data-ref="llvm::CodeGenSchedModels">CodeGenSchedModels</dfn> {</td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="decl" id="llvm::CodeGenSchedModels::Records" title='llvm::CodeGenSchedModels::Records' data-ref="llvm::CodeGenSchedModels::Records">Records</dfn>;</td></tr>
<tr><th id="413">413</th><td>  <em>const</em> <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="decl" id="llvm::CodeGenSchedModels::Target" title='llvm::CodeGenSchedModels::Target' data-ref="llvm::CodeGenSchedModels::Target">Target</dfn>;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i>// Map dag expressions to Instruction lists.</i></td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a> <dfn class="decl" id="llvm::CodeGenSchedModels::Sets" title='llvm::CodeGenSchedModels::Sets' data-ref="llvm::CodeGenSchedModels::Sets">Sets</dfn>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <i>// List of unique processor models.</i></td></tr>
<tr><th id="419">419</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a>&gt; <dfn class="decl" id="llvm::CodeGenSchedModels::ProcModels" title='llvm::CodeGenSchedModels::ProcModels' data-ref="llvm::CodeGenSchedModels::ProcModels">ProcModels</dfn>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <i>// Map Processor's MachineModel or ProcItin to a CodeGenProcModel index.</i></td></tr>
<tr><th id="422">422</th><td>  <b>using</b> <dfn class="typedef" id="llvm::CodeGenSchedModels::ProcModelMapTy" title='llvm::CodeGenSchedModels::ProcModelMapTy' data-type='DenseMap&lt;llvm::Record *, unsigned int&gt;' data-ref="llvm::CodeGenSchedModels::ProcModelMapTy">ProcModelMapTy</dfn> = <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="423">423</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::ProcModelMapTy" title='llvm::CodeGenSchedModels::ProcModelMapTy' data-type='DenseMap&lt;llvm::Record *, unsigned int&gt;' data-ref="llvm::CodeGenSchedModels::ProcModelMapTy">ProcModelMapTy</a> <dfn class="decl" id="llvm::CodeGenSchedModels::ProcModelMap" title='llvm::CodeGenSchedModels::ProcModelMap' data-ref="llvm::CodeGenSchedModels::ProcModelMap">ProcModelMap</dfn>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// Per-operand SchedReadWrite types.</i></td></tr>
<tr><th id="426">426</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a>&gt; <dfn class="decl" id="llvm::CodeGenSchedModels::SchedWrites" title='llvm::CodeGenSchedModels::SchedWrites' data-ref="llvm::CodeGenSchedModels::SchedWrites">SchedWrites</dfn>;</td></tr>
<tr><th id="427">427</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a>&gt; <dfn class="decl" id="llvm::CodeGenSchedModels::SchedReads" title='llvm::CodeGenSchedModels::SchedReads' data-ref="llvm::CodeGenSchedModels::SchedReads">SchedReads</dfn>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i>// List of unique SchedClasses.</i></td></tr>
<tr><th id="430">430</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a>&gt; <dfn class="decl" id="llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</dfn>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i>// Any inferred SchedClass has an index greater than NumInstrSchedClassses.</i></td></tr>
<tr><th id="433">433</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenSchedModels::NumInstrSchedClasses" title='llvm::CodeGenSchedModels::NumInstrSchedClasses' data-ref="llvm::CodeGenSchedModels::NumInstrSchedClasses">NumInstrSchedClasses</dfn>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenSchedModels::ProcResourceDefs" title='llvm::CodeGenSchedModels::ProcResourceDefs' data-ref="llvm::CodeGenSchedModels::ProcResourceDefs">ProcResourceDefs</dfn>;</td></tr>
<tr><th id="436">436</th><td>  <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> <dfn class="decl" id="llvm::CodeGenSchedModels::ProcResGroups" title='llvm::CodeGenSchedModels::ProcResGroups' data-ref="llvm::CodeGenSchedModels::ProcResGroups">ProcResGroups</dfn>;</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i>// Map each instruction to its unique SchedClass index considering the</i></td></tr>
<tr><th id="439">439</th><td><i>  // combination of it's itinerary class, SchedRW list, and InstRW records.</i></td></tr>
<tr><th id="440">440</th><td>  <b>using</b> <dfn class="typedef" id="llvm::CodeGenSchedModels::InstClassMapTy" title='llvm::CodeGenSchedModels::InstClassMapTy' data-type='DenseMap&lt;llvm::Record *, unsigned int&gt;' data-ref="llvm::CodeGenSchedModels::InstClassMapTy">InstClassMapTy</dfn> = <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="441">441</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::InstClassMapTy" title='llvm::CodeGenSchedModels::InstClassMapTy' data-type='DenseMap&lt;llvm::Record *, unsigned int&gt;' data-ref="llvm::CodeGenSchedModels::InstClassMapTy">InstClassMapTy</a> <dfn class="decl" id="llvm::CodeGenSchedModels::InstrClassMap" title='llvm::CodeGenSchedModels::InstrClassMap' data-ref="llvm::CodeGenSchedModels::InstrClassMap">InstrClassMap</dfn>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a>&gt; <dfn class="decl" id="llvm::CodeGenSchedModels::STIPredicates" title='llvm::CodeGenSchedModels::STIPredicates' data-ref="llvm::CodeGenSchedModels::STIPredicates">STIPredicates</dfn>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><b>public</b>:</td></tr>
<tr><th id="446">446</th><td>  <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModelsC1ERNS_12RecordKeeperERKNS_13CodeGenTargetE" title='llvm::CodeGenSchedModels::CodeGenSchedModels' data-ref="_ZN4llvm18CodeGenSchedModelsC1ERNS_12RecordKeeperERKNS_13CodeGenTargetE" id="_ZN4llvm18CodeGenSchedModelsC1ERNS_12RecordKeeperERKNS_13CodeGenTargetE">CodeGenSchedModels</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a>&amp; <dfn class="local col1 decl" id="51RK" title='RK' data-type='llvm::RecordKeeper &amp;' data-ref="51RK">RK</dfn>, <em>const</em> <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col2 decl" id="52TGT" title='TGT' data-type='const llvm::CodeGenTarget &amp;' data-ref="52TGT">TGT</dfn>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <i>// iterator access to the scheduling classes.</i></td></tr>
<tr><th id="449">449</th><td>  <b>using</b> <dfn class="typedef" id="llvm::CodeGenSchedModels::class_iterator" title='llvm::CodeGenSchedModels::class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::iterator' data-ref="llvm::CodeGenSchedModels::class_iterator">class_iterator</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::CodeGenSchedClass,std::allocator{llvm::CodeGenSchedClass}}::iterator" title='std::vector&lt;llvm::CodeGenSchedClass, std::allocator&lt;llvm::CodeGenSchedClass&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;CodeGenSchedClass, allocator&lt;CodeGenSchedClass&gt; &gt; &gt;' data-ref="std::vector{llvm::CodeGenSchedClass,std::allocator{llvm::CodeGenSchedClass}}::iterator">iterator</a>;</td></tr>
<tr><th id="450">450</th><td>  <b>using</b> <dfn class="typedef" id="llvm::CodeGenSchedModels::const_class_iterator" title='llvm::CodeGenSchedModels::const_class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::const_class_iterator">const_class_iterator</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::CodeGenSchedClass,std::allocator{llvm::CodeGenSchedClass}}::const_iterator" title='std::vector&lt;llvm::CodeGenSchedClass, std::allocator&lt;llvm::CodeGenSchedClass&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;CodeGenSchedClass, allocator&lt;CodeGenSchedClass&gt; &gt; &gt;' data-ref="std::vector{llvm::CodeGenSchedClass,std::allocator{llvm::CodeGenSchedClass}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="451">451</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::class_iterator" title='llvm::CodeGenSchedModels::class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::iterator' data-ref="llvm::CodeGenSchedModels::class_iterator">class_iterator</a> <dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZN4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</dfn>() { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="452">452</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::const_class_iterator" title='llvm::CodeGenSchedModels::const_class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::const_class_iterator">const_class_iterator</a> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZNK4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="453">453</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::class_iterator" title='llvm::CodeGenSchedModels::class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::iterator' data-ref="llvm::CodeGenSchedModels::class_iterator">class_iterator</a> <dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels11classes_endEv" title='llvm::CodeGenSchedModels::classes_end' data-ref="_ZN4llvm18CodeGenSchedModels11classes_endEv">classes_end</dfn>() { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="454">454</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::const_class_iterator" title='llvm::CodeGenSchedModels::const_class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::const_class_iterator">const_class_iterator</a> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels11classes_endEv" title='llvm::CodeGenSchedModels::classes_end' data-ref="_ZNK4llvm18CodeGenSchedModels11classes_endEv">classes_end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::CodeGenSchedModels::class_iterator" title='llvm::CodeGenSchedModels::class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::iterator' data-ref="llvm::CodeGenSchedModels::class_iterator">class_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels7classesEv" title='llvm::CodeGenSchedModels::classes' data-ref="_ZN4llvm18CodeGenSchedModels7classesEv">classes</dfn>() {</td></tr>
<tr><th id="456">456</th><td>   <b>return</b> <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZN4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</a>(), <a class="member" href="#_ZN4llvm18CodeGenSchedModels11classes_endEv" title='llvm::CodeGenSchedModels::classes_end' data-ref="_ZN4llvm18CodeGenSchedModels11classes_endEv">classes_end</a>());</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td>  <a class="type" href="../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::CodeGenSchedModels::const_class_iterator" title='llvm::CodeGenSchedModels::const_class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::const_class_iterator">const_class_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels7classesEv" title='llvm::CodeGenSchedModels::classes' data-ref="_ZNK4llvm18CodeGenSchedModels7classesEv">classes</dfn>() <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>   <b>return</b> <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZNK4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</a>(), <a class="member" href="#_ZNK4llvm18CodeGenSchedModels11classes_endEv" title='llvm::CodeGenSchedModels::classes_end' data-ref="_ZNK4llvm18CodeGenSchedModels11classes_endEv">classes_end</a>());</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::CodeGenSchedModels::class_iterator" title='llvm::CodeGenSchedModels::class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::iterator' data-ref="llvm::CodeGenSchedModels::class_iterator">class_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels16explicit_classesEv" title='llvm::CodeGenSchedModels::explicit_classes' data-ref="_ZN4llvm18CodeGenSchedModels16explicit_classesEv">explicit_classes</dfn>() {</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZN4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</a>(), <a class="member" href="#_ZN4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZN4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a> <a class="member" href="#llvm::CodeGenSchedModels::NumInstrSchedClasses" title='llvm::CodeGenSchedModels::NumInstrSchedClasses' data-ref="llvm::CodeGenSchedModels::NumInstrSchedClasses">NumInstrSchedClasses</a>);</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::CodeGenSchedModels::const_class_iterator" title='llvm::CodeGenSchedModels::const_class_iterator' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::const_class_iterator">const_class_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels16explicit_classesEv" title='llvm::CodeGenSchedModels::explicit_classes' data-ref="_ZNK4llvm18CodeGenSchedModels16explicit_classesEv">explicit_classes</dfn>() <em>const</em> {</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZNK4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</a>(), <a class="member" href="#_ZNK4llvm18CodeGenSchedModels13classes_beginEv" title='llvm::CodeGenSchedModels::classes_begin' data-ref="_ZNK4llvm18CodeGenSchedModels13classes_beginEv">classes_begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a> <a class="member" href="#llvm::CodeGenSchedModels::NumInstrSchedClasses" title='llvm::CodeGenSchedModels::NumInstrSchedClasses' data-ref="llvm::CodeGenSchedModels::NumInstrSchedClasses">NumInstrSchedClasses</a>);</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels17getModelOrItinDefEPNS_6RecordE" title='llvm::CodeGenSchedModels::getModelOrItinDef' data-ref="_ZNK4llvm18CodeGenSchedModels17getModelOrItinDefEPNS_6RecordE">getModelOrItinDef</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="53ProcDef" title='ProcDef' data-type='llvm::Record *' data-ref="53ProcDef">ProcDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="469">469</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="54ModelDef" title='ModelDef' data-type='llvm::Record *' data-ref="54ModelDef">ModelDef</dfn> = <a class="local col3 ref" href="#53ProcDef" title='ProcDef' data-ref="53ProcDef">ProcDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SchedModel"</q>);</td></tr>
<tr><th id="470">470</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="55ItinsDef" title='ItinsDef' data-type='llvm::Record *' data-ref="55ItinsDef">ItinsDef</dfn> = <a class="local col3 ref" href="#53ProcDef" title='ProcDef' data-ref="53ProcDef">ProcDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ProcItin"</q>);</td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (!<a class="local col5 ref" href="#55ItinsDef" title='ItinsDef' data-ref="55ItinsDef">ItinsDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"IID"</q>).<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="472">472</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ModelDef-&gt;getValueAsBit(&quot;NoModel&quot;) &amp;&amp; &quot;Itineraries must be defined within SchedMachineModel&quot;) ? void (0) : __assert_fail (&quot;ModelDef-&gt;getValueAsBit(\&quot;NoModel\&quot;) &amp;&amp; \&quot;Itineraries must be defined within SchedMachineModel\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 473, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#54ModelDef" title='ModelDef' data-ref="54ModelDef">ModelDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"NoModel"</q>)</td></tr>
<tr><th id="473">473</th><td>             &amp;&amp; <q>"Itineraries must be defined within SchedMachineModel"</q>);</td></tr>
<tr><th id="474">474</th><td>      <b>return</b> <a class="local col5 ref" href="#55ItinsDef" title='ItinsDef' data-ref="55ItinsDef">ItinsDef</a>;</td></tr>
<tr><th id="475">475</th><td>    }</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <a class="local col4 ref" href="#54ModelDef" title='ModelDef' data-ref="54ModelDef">ModelDef</a>;</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels15getModelForProcEPNS_6RecordE" title='llvm::CodeGenSchedModels::getModelForProc' data-ref="_ZNK4llvm18CodeGenSchedModels15getModelForProcEPNS_6RecordE">getModelForProc</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col6 decl" id="56ProcDef" title='ProcDef' data-type='llvm::Record *' data-ref="56ProcDef">ProcDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="480">480</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="57ModelDef" title='ModelDef' data-type='llvm::Record *' data-ref="57ModelDef">ModelDef</dfn> = <a class="member" href="#_ZNK4llvm18CodeGenSchedModels17getModelOrItinDefEPNS_6RecordE" title='llvm::CodeGenSchedModels::getModelOrItinDef' data-ref="_ZNK4llvm18CodeGenSchedModels17getModelOrItinDefEPNS_6RecordE">getModelOrItinDef</a>(<a class="local col6 ref" href="#56ProcDef" title='ProcDef' data-ref="56ProcDef">ProcDef</a>);</td></tr>
<tr><th id="481">481</th><td>    <a class="typedef" href="#llvm::CodeGenSchedModels::ProcModelMapTy" title='llvm::CodeGenSchedModels::ProcModelMapTy' data-type='DenseMap&lt;llvm::Record *, unsigned int&gt;' data-ref="llvm::CodeGenSchedModels::ProcModelMapTy">ProcModelMapTy</a>::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::Record*,unsignedint,llvm::DenseMapInfo{llvm::Record*},llvm::detail::DenseMapPair{llvm::Record*,unsignedint}},l3839665" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::Record *, unsigned int, llvm::DenseMapInfo&lt;llvm::Record *&gt;, llvm::detail::DenseMapPair&lt;llvm::Record *, unsigned int&gt; &gt;, llvm::Record *, unsigned int, llvm::DenseMapInfo&lt;llvm::Record *&gt;, llvm::detail::DenseMapPair&lt;llvm::Record *, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;llvm::Record *, unsigned int, llvm::DenseMapInfo&lt;llvm::Record *&gt;, llvm::detail::DenseMapPair&lt;llvm::Record *, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::Record*,unsignedint,llvm::DenseMapInfo{llvm::Record*},llvm::detail::DenseMapPair{llvm::Record*,unsignedint}},l3839665">const_iterator</a> <dfn class="local col8 decl" id="58I" title='I' data-type='ProcModelMapTy::const_iterator' data-ref="58I">I</dfn> = <a class="member" href="#llvm::CodeGenSchedModels::ProcModelMap" title='llvm::CodeGenSchedModels::ProcModelMap' data-ref="llvm::CodeGenSchedModels::ProcModelMap">ProcModelMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col7 ref" href="#57ModelDef" title='ModelDef' data-ref="57ModelDef">ModelDef</a>);</td></tr>
<tr><th id="482">482</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != ProcModelMap.end() &amp;&amp; &quot;missing machine model&quot;) ? void (0) : __assert_fail (&quot;I != ProcModelMap.end() &amp;&amp; \&quot;missing machine model\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 482, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="member" href="#llvm::CodeGenSchedModels::ProcModelMap" title='llvm::CodeGenSchedModels::ProcModelMap' data-ref="llvm::CodeGenSchedModels::ProcModelMap">ProcModelMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <q>"missing machine model"</q>);</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::ProcModels" title='llvm::CodeGenSchedModels::ProcModels' data-ref="llvm::CodeGenSchedModels::ProcModels">ProcModels</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>]</a>;</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels12getProcModelEPNS_6RecordE" title='llvm::CodeGenSchedModels::getProcModel' data-ref="_ZN4llvm18CodeGenSchedModels12getProcModelEPNS_6RecordE">getProcModel</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="59ModelDef" title='ModelDef' data-type='llvm::Record *' data-ref="59ModelDef">ModelDef</dfn>) {</td></tr>
<tr><th id="487">487</th><td>    <a class="typedef" href="#llvm::CodeGenSchedModels::ProcModelMapTy" title='llvm::CodeGenSchedModels::ProcModelMapTy' data-type='DenseMap&lt;llvm::Record *, unsigned int&gt;' data-ref="llvm::CodeGenSchedModels::ProcModelMapTy">ProcModelMapTy</a>::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::Record*,unsignedint,llvm::DenseMapInfo{llvm::Record*},llvm::detail::DenseMapPair{llvm::Record*,unsignedint}},l3839665" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::Record *, unsigned int, llvm::DenseMapInfo&lt;llvm::Record *&gt;, llvm::detail::DenseMapPair&lt;llvm::Record *, unsigned int&gt; &gt;, llvm::Record *, unsigned int, llvm::DenseMapInfo&lt;llvm::Record *&gt;, llvm::detail::DenseMapPair&lt;llvm::Record *, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;llvm::Record *, unsigned int, llvm::DenseMapInfo&lt;llvm::Record *&gt;, llvm::detail::DenseMapPair&lt;llvm::Record *, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::Record*,unsignedint,llvm::DenseMapInfo{llvm::Record*},llvm::detail::DenseMapPair{llvm::Record*,unsignedint}},l3839665">const_iterator</a> <dfn class="local col0 decl" id="60I" title='I' data-type='ProcModelMapTy::const_iterator' data-ref="60I">I</dfn> = <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="#llvm::CodeGenSchedModels::ProcModelMap" title='llvm::CodeGenSchedModels::ProcModelMap' data-ref="llvm::CodeGenSchedModels::ProcModelMap">ProcModelMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#59ModelDef" title='ModelDef' data-ref="59ModelDef">ModelDef</a>);</td></tr>
<tr><th id="488">488</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != ProcModelMap.end() &amp;&amp; &quot;missing machine model&quot;) ? void (0) : __assert_fail (&quot;I != ProcModelMap.end() &amp;&amp; \&quot;missing machine model\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 488, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="#llvm::CodeGenSchedModels::ProcModelMap" title='llvm::CodeGenSchedModels::ProcModelMap' data-ref="llvm::CodeGenSchedModels::ProcModelMap">ProcModelMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <q>"missing machine model"</q>);</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::ProcModels" title='llvm::CodeGenSchedModels::ProcModels' data-ref="llvm::CodeGenSchedModels::ProcModels">ProcModels</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>]</a>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels12getProcModelEPNS_6RecordE" title='llvm::CodeGenSchedModels::getProcModel' data-ref="_ZNK4llvm18CodeGenSchedModels12getProcModelEPNS_6RecordE">getProcModel</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="61ModelDef" title='ModelDef' data-type='llvm::Record *' data-ref="61ModelDef">ModelDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="492">492</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::CodeGenSchedModels" title='llvm::CodeGenSchedModels' data-ref="llvm::CodeGenSchedModels">CodeGenSchedModels</a>*&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm18CodeGenSchedModels12getProcModelEPNS_6RecordE" title='llvm::CodeGenSchedModels::getProcModel' data-ref="_ZN4llvm18CodeGenSchedModels12getProcModelEPNS_6RecordE">getProcModel</a>(<a class="local col1 ref" href="#61ModelDef" title='ModelDef' data-ref="61ModelDef">ModelDef</a>);</td></tr>
<tr><th id="493">493</th><td>  }</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <i>// Iterate over the unique processor models.</i></td></tr>
<tr><th id="496">496</th><td>  <b>using</b> <dfn class="typedef" id="llvm::CodeGenSchedModels::ProcIter" title='llvm::CodeGenSchedModels::ProcIter' data-type='std::vector&lt;CodeGenProcModel&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::ProcIter">ProcIter</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::CodeGenProcModel,std::allocator{llvm::CodeGenProcModel}}::const_iterator" title='std::vector&lt;llvm::CodeGenProcModel, std::allocator&lt;llvm::CodeGenProcModel&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;CodeGenProcModel, allocator&lt;CodeGenProcModel&gt; &gt; &gt;' data-ref="std::vector{llvm::CodeGenProcModel,std::allocator{llvm::CodeGenProcModel}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="497">497</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::ProcIter" title='llvm::CodeGenSchedModels::ProcIter' data-type='std::vector&lt;CodeGenProcModel&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::ProcIter">ProcIter</a> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels14procModelBeginEv" title='llvm::CodeGenSchedModels::procModelBegin' data-ref="_ZNK4llvm18CodeGenSchedModels14procModelBeginEv">procModelBegin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::ProcModels" title='llvm::CodeGenSchedModels::ProcModels' data-ref="llvm::CodeGenSchedModels::ProcModels">ProcModels</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="498">498</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::ProcIter" title='llvm::CodeGenSchedModels::ProcIter' data-type='std::vector&lt;CodeGenProcModel&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::ProcIter">ProcIter</a> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels12procModelEndEv" title='llvm::CodeGenSchedModels::procModelEnd' data-ref="_ZNK4llvm18CodeGenSchedModels12procModelEndEv">procModelEnd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::ProcModels" title='llvm::CodeGenSchedModels::ProcModels' data-ref="llvm::CodeGenSchedModels::ProcModels">ProcModels</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="499">499</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a>&gt; <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels10procModelsEv" title='llvm::CodeGenSchedModels::procModels' data-ref="_ZNK4llvm18CodeGenSchedModels10procModelsEv">procModels</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::CodeGenSchedModels::ProcModels" title='llvm::CodeGenSchedModels::ProcModels' data-ref="llvm::CodeGenSchedModels::ProcModels">ProcModels</a>; }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Return true if any processors have itineraries.</i></td></tr>
<tr><th id="502">502</th><td>  <em>bool</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels14hasItinerariesEv" title='llvm::CodeGenSchedModels::hasItineraries' data-ref="_ZNK4llvm18CodeGenSchedModels14hasItinerariesEv" id="_ZNK4llvm18CodeGenSchedModels14hasItinerariesEv">hasItineraries</a>() <em>const</em>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i>// Get a SchedWrite from its index.</i></td></tr>
<tr><th id="505">505</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels13getSchedWriteEj" title='llvm::CodeGenSchedModels::getSchedWrite' data-ref="_ZNK4llvm18CodeGenSchedModels13getSchedWriteEj">getSchedWrite</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="62Idx" title='Idx' data-type='unsigned int' data-ref="62Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; SchedWrites.size() &amp;&amp; &quot;bad SchedWrite index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; SchedWrites.size() &amp;&amp; \&quot;bad SchedWrite index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62Idx" title='Idx' data-ref="62Idx">Idx</a> &lt; <a class="member" href="#llvm::CodeGenSchedModels::SchedWrites" title='llvm::CodeGenSchedModels::SchedWrites' data-ref="llvm::CodeGenSchedModels::SchedWrites">SchedWrites</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &amp;&amp; <q>"bad SchedWrite index"</q>);</td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SchedWrites[Idx].isValid() &amp;&amp; &quot;invalid SchedWrite&quot;) ? void (0) : __assert_fail (&quot;SchedWrites[Idx].isValid() &amp;&amp; \&quot;invalid SchedWrite\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::CodeGenSchedModels::SchedWrites" title='llvm::CodeGenSchedModels::SchedWrites' data-ref="llvm::CodeGenSchedModels::SchedWrites">SchedWrites</a>[<a class="local col2 ref" href="#62Idx" title='Idx' data-ref="62Idx">Idx</a>].<a class="ref" href="#_ZNK4llvm14CodeGenSchedRW7isValidEv" title='llvm::CodeGenSchedRW::isValid' data-ref="_ZNK4llvm14CodeGenSchedRW7isValidEv">isValid</a>() &amp;&amp; <q>"invalid SchedWrite"</q>);</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedWrites" title='llvm::CodeGenSchedModels::SchedWrites' data-ref="llvm::CodeGenSchedModels::SchedWrites">SchedWrites</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#62Idx" title='Idx' data-ref="62Idx">Idx</a>]</a>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td>  <i>// Get a SchedWrite from its index.</i></td></tr>
<tr><th id="511">511</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels12getSchedReadEj" title='llvm::CodeGenSchedModels::getSchedRead' data-ref="_ZNK4llvm18CodeGenSchedModels12getSchedReadEj">getSchedRead</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="63Idx" title='Idx' data-type='unsigned int' data-ref="63Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; SchedReads.size() &amp;&amp; &quot;bad SchedRead index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; SchedReads.size() &amp;&amp; \&quot;bad SchedRead index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 512, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#63Idx" title='Idx' data-ref="63Idx">Idx</a> &lt; <a class="member" href="#llvm::CodeGenSchedModels::SchedReads" title='llvm::CodeGenSchedModels::SchedReads' data-ref="llvm::CodeGenSchedModels::SchedReads">SchedReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &amp;&amp; <q>"bad SchedRead index"</q>);</td></tr>
<tr><th id="513">513</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SchedReads[Idx].isValid() &amp;&amp; &quot;invalid SchedRead&quot;) ? void (0) : __assert_fail (&quot;SchedReads[Idx].isValid() &amp;&amp; \&quot;invalid SchedRead\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 513, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::CodeGenSchedModels::SchedReads" title='llvm::CodeGenSchedModels::SchedReads' data-ref="llvm::CodeGenSchedModels::SchedReads">SchedReads</a>[<a class="local col3 ref" href="#63Idx" title='Idx' data-ref="63Idx">Idx</a>].<a class="ref" href="#_ZNK4llvm14CodeGenSchedRW7isValidEv" title='llvm::CodeGenSchedRW::isValid' data-ref="_ZNK4llvm14CodeGenSchedRW7isValidEv">isValid</a>() &amp;&amp; <q>"invalid SchedRead"</q>);</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedReads" title='llvm::CodeGenSchedModels::SchedReads' data-ref="llvm::CodeGenSchedModels::SchedReads">SchedReads</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#63Idx" title='Idx' data-ref="63Idx">Idx</a>]</a>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels10getSchedRWEjb" title='llvm::CodeGenSchedModels::getSchedRW' data-ref="_ZNK4llvm18CodeGenSchedModels10getSchedRWEjb">getSchedRW</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="64Idx" title='Idx' data-type='unsigned int' data-ref="64Idx">Idx</dfn>, <em>bool</em> <dfn class="local col5 decl" id="65IsRead" title='IsRead' data-type='bool' data-ref="65IsRead">IsRead</dfn>) <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <a class="local col5 ref" href="#65IsRead" title='IsRead' data-ref="65IsRead">IsRead</a> ? <a class="member" href="#_ZNK4llvm18CodeGenSchedModels12getSchedReadEj" title='llvm::CodeGenSchedModels::getSchedRead' data-ref="_ZNK4llvm18CodeGenSchedModels12getSchedReadEj">getSchedRead</a>(<a class="local col4 ref" href="#64Idx" title='Idx' data-ref="64Idx">Idx</a>) : <a class="member" href="#_ZNK4llvm18CodeGenSchedModels13getSchedWriteEj" title='llvm::CodeGenSchedModels::getSchedWrite' data-ref="_ZNK4llvm18CodeGenSchedModels13getSchedWriteEj">getSchedWrite</a>(<a class="local col4 ref" href="#64Idx" title='Idx' data-ref="64Idx">Idx</a>);</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td>  <a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a> &amp;<dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels10getSchedRWEPNS_6RecordE" title='llvm::CodeGenSchedModels::getSchedRW' data-ref="_ZN4llvm18CodeGenSchedModels10getSchedRWEPNS_6RecordE">getSchedRW</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col6 decl" id="66Def" title='Def' data-type='llvm::Record *' data-ref="66Def">Def</dfn>) {</td></tr>
<tr><th id="521">521</th><td>    <em>bool</em> <dfn class="local col7 decl" id="67IsRead" title='IsRead' data-type='bool' data-ref="67IsRead">IsRead</dfn> = <a class="local col6 ref" href="#66Def" title='Def' data-ref="66Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SchedRead"</q>);</td></tr>
<tr><th id="522">522</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68Idx" title='Idx' data-type='unsigned int' data-ref="68Idx">Idx</dfn> = <a class="member" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels13getSchedRWIdxEPKNS_6RecordEb" title='llvm::CodeGenSchedModels::getSchedRWIdx' data-ref="_ZNK4llvm18CodeGenSchedModels13getSchedRWIdxEPKNS_6RecordEb">getSchedRWIdx</a>(<a class="local col6 ref" href="#66Def" title='Def' data-ref="66Def">Def</a>, <a class="local col7 ref" href="#67IsRead" title='IsRead' data-ref="67IsRead">IsRead</a>);</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a>&amp;&gt;(</td></tr>
<tr><th id="524">524</th><td>      <a class="local col7 ref" href="#67IsRead" title='IsRead' data-ref="67IsRead">IsRead</a> ? <a class="member" href="#_ZNK4llvm18CodeGenSchedModels12getSchedReadEj" title='llvm::CodeGenSchedModels::getSchedRead' data-ref="_ZNK4llvm18CodeGenSchedModels12getSchedReadEj">getSchedRead</a>(<a class="local col8 ref" href="#68Idx" title='Idx' data-ref="68Idx">Idx</a>) : <a class="member" href="#_ZNK4llvm18CodeGenSchedModels13getSchedWriteEj" title='llvm::CodeGenSchedModels::getSchedWrite' data-ref="_ZNK4llvm18CodeGenSchedModels13getSchedWriteEj">getSchedWrite</a>(<a class="local col8 ref" href="#68Idx" title='Idx' data-ref="68Idx">Idx</a>));</td></tr>
<tr><th id="525">525</th><td>  }</td></tr>
<tr><th id="526">526</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenSchedRW" title='llvm::CodeGenSchedRW' data-ref="llvm::CodeGenSchedRW">CodeGenSchedRW</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels10getSchedRWEPNS_6RecordE" title='llvm::CodeGenSchedModels::getSchedRW' data-ref="_ZNK4llvm18CodeGenSchedModels10getSchedRWEPNS_6RecordE">getSchedRW</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="69Def" title='Def' data-type='llvm::Record *' data-ref="69Def">Def</dfn>) <em>const</em> {</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::CodeGenSchedModels" title='llvm::CodeGenSchedModels' data-ref="llvm::CodeGenSchedModels">CodeGenSchedModels</a>&amp;&gt;(*<b>this</b>).<a class="member" href="#_ZN4llvm18CodeGenSchedModels10getSchedRWEPNS_6RecordE" title='llvm::CodeGenSchedModels::getSchedRW' data-ref="_ZN4llvm18CodeGenSchedModels10getSchedRWEPNS_6RecordE">getSchedRW</a>(<a class="local col9 ref" href="#69Def" title='Def' data-ref="69Def">Def</a>);</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <em>unsigned</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels13getSchedRWIdxEPKNS_6RecordEb" title='llvm::CodeGenSchedModels::getSchedRWIdx' data-ref="_ZNK4llvm18CodeGenSchedModels13getSchedRWIdxEPKNS_6RecordEb" id="_ZNK4llvm18CodeGenSchedModels13getSchedRWIdxEPKNS_6RecordEb">getSchedRWIdx</a>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col0 decl" id="70Def" title='Def' data-type='const llvm::Record *' data-ref="70Def">Def</dfn>, <em>bool</em> <dfn class="local col1 decl" id="71IsRead" title='IsRead' data-type='bool' data-ref="71IsRead">IsRead</dfn>) <em>const</em>;</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i>// Return true if the given write record is referenced by a ReadAdvance.</i></td></tr>
<tr><th id="533">533</th><td>  <em>bool</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels14hasReadOfWriteEPNS_6RecordE" title='llvm::CodeGenSchedModels::hasReadOfWrite' data-ref="_ZNK4llvm18CodeGenSchedModels14hasReadOfWriteEPNS_6RecordE" id="_ZNK4llvm18CodeGenSchedModels14hasReadOfWriteEPNS_6RecordE">hasReadOfWrite</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="72WriteDef" title='WriteDef' data-type='llvm::Record *' data-ref="72WriteDef">WriteDef</dfn>) <em>const</em>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <i>// Get a SchedClass from its index.</i></td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a> &amp;<dfn class="decl def" id="_ZN4llvm18CodeGenSchedModels13getSchedClassEj" title='llvm::CodeGenSchedModels::getSchedClass' data-ref="_ZN4llvm18CodeGenSchedModels13getSchedClassEj">getSchedClass</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73Idx" title='Idx' data-type='unsigned int' data-ref="73Idx">Idx</dfn>) {</td></tr>
<tr><th id="537">537</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; SchedClasses.size() &amp;&amp; &quot;bad SchedClass index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; SchedClasses.size() &amp;&amp; \&quot;bad SchedClass index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 537, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#73Idx" title='Idx' data-ref="73Idx">Idx</a> &lt; <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &amp;&amp; <q>"bad SchedClass index"</q>);</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#73Idx" title='Idx' data-ref="73Idx">Idx</a>]</a>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td>  <em>const</em> <a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels13getSchedClassEj" title='llvm::CodeGenSchedModels::getSchedClass' data-ref="_ZNK4llvm18CodeGenSchedModels13getSchedClassEj">getSchedClass</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="74Idx" title='Idx' data-type='unsigned int' data-ref="74Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="541">541</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; SchedClasses.size() &amp;&amp; &quot;bad SchedClass index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; SchedClasses.size() &amp;&amp; \&quot;bad SchedClass index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenSchedule.h&quot;, 541, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#74Idx" title='Idx' data-ref="74Idx">Idx</a> &lt; <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &amp;&amp; <q>"bad SchedClass index"</q>);</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#74Idx" title='Idx' data-ref="74Idx">Idx</a>]</a>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i>// Get the SchedClass index for an instruction. Instructions with no</i></td></tr>
<tr><th id="546">546</th><td><i>  // itinerary, no SchedReadWrites, and no InstrReadWrites references return 0</i></td></tr>
<tr><th id="547">547</th><td><i>  // for NoItinerary.</i></td></tr>
<tr><th id="548">548</th><td>  <em>unsigned</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels16getSchedClassIdxERKNS_18CodeGenInstructionE" title='llvm::CodeGenSchedModels::getSchedClassIdx' data-ref="_ZNK4llvm18CodeGenSchedModels16getSchedClassIdxERKNS_18CodeGenInstructionE" id="_ZNK4llvm18CodeGenSchedModels16getSchedClassIdxERKNS_18CodeGenInstructionE">getSchedClassIdx</a>(<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col5 decl" id="75Inst" title='Inst' data-type='const llvm::CodeGenInstruction &amp;' data-ref="75Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <b>using</b> <dfn class="typedef" id="llvm::CodeGenSchedModels::SchedClassIter" title='llvm::CodeGenSchedModels::SchedClassIter' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::SchedClassIter">SchedClassIter</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::CodeGenSchedClass,std::allocator{llvm::CodeGenSchedClass}}::const_iterator" title='std::vector&lt;llvm::CodeGenSchedClass, std::allocator&lt;llvm::CodeGenSchedClass&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;CodeGenSchedClass, allocator&lt;CodeGenSchedClass&gt; &gt; &gt;' data-ref="std::vector{llvm::CodeGenSchedClass,std::allocator{llvm::CodeGenSchedClass}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="551">551</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::SchedClassIter" title='llvm::CodeGenSchedModels::SchedClassIter' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::SchedClassIter">SchedClassIter</a> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels15schedClassBeginEv" title='llvm::CodeGenSchedModels::schedClassBegin' data-ref="_ZNK4llvm18CodeGenSchedModels15schedClassBeginEv">schedClassBegin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="552">552</th><td>  <a class="typedef" href="#llvm::CodeGenSchedModels::SchedClassIter" title='llvm::CodeGenSchedModels::SchedClassIter' data-type='std::vector&lt;CodeGenSchedClass&gt;::const_iterator' data-ref="llvm::CodeGenSchedModels::SchedClassIter">SchedClassIter</a> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels13schedClassEndEv" title='llvm::CodeGenSchedModels::schedClassEnd' data-ref="_ZNK4llvm18CodeGenSchedModels13schedClassEndEv">schedClassEnd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="553">553</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::CodeGenSchedClass" title='llvm::CodeGenSchedClass' data-ref="llvm::CodeGenSchedClass">CodeGenSchedClass</a>&gt; <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels12schedClassesEv" title='llvm::CodeGenSchedModels::schedClasses' data-ref="_ZNK4llvm18CodeGenSchedModels12schedClassesEv">schedClasses</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::CodeGenSchedModels::SchedClasses" title='llvm::CodeGenSchedModels::SchedClasses' data-ref="llvm::CodeGenSchedModels::SchedClasses">SchedClasses</a>; }</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels20numInstrSchedClassesEv" title='llvm::CodeGenSchedModels::numInstrSchedClasses' data-ref="_ZNK4llvm18CodeGenSchedModels20numInstrSchedClassesEv">numInstrSchedClasses</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSchedModels::NumInstrSchedClasses" title='llvm::CodeGenSchedModels::NumInstrSchedClasses' data-ref="llvm::CodeGenSchedModels::NumInstrSchedClasses">NumInstrSchedClasses</a>; }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels7findRWsERKSt6vectorIPNS_6RecordESaIS3_EERS1_IjSaIjEESA_" title='llvm::CodeGenSchedModels::findRWs' data-ref="_ZNK4llvm18CodeGenSchedModels7findRWsERKSt6vectorIPNS_6RecordESaIS3_EERS1_IjSaIjEESA_" id="_ZNK4llvm18CodeGenSchedModels7findRWsERKSt6vectorIPNS_6RecordESaIS3_EERS1_IjSaIjEESA_">findRWs</a>(<em>const</em> <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> &amp;<dfn class="local col6 decl" id="76RWDefs" title='RWDefs' data-type='const RecVec &amp;' data-ref="76RWDefs">RWDefs</dfn>, <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> &amp;<dfn class="local col7 decl" id="77Writes" title='Writes' data-type='IdxVec &amp;' data-ref="77Writes">Writes</dfn>, <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> &amp;<dfn class="local col8 decl" id="78Reads" title='Reads' data-type='IdxVec &amp;' data-ref="78Reads">Reads</dfn>) <em>const</em>;</td></tr>
<tr><th id="558">558</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels7findRWsERKSt6vectorIPNS_6RecordESaIS3_EERS1_IjSaIjEEb" title='llvm::CodeGenSchedModels::findRWs' data-ref="_ZNK4llvm18CodeGenSchedModels7findRWsERKSt6vectorIPNS_6RecordESaIS3_EERS1_IjSaIjEEb" id="_ZNK4llvm18CodeGenSchedModels7findRWsERKSt6vectorIPNS_6RecordESaIS3_EERS1_IjSaIjEEb">findRWs</a>(<em>const</em> <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> &amp;<dfn class="local col9 decl" id="79RWDefs" title='RWDefs' data-type='const RecVec &amp;' data-ref="79RWDefs">RWDefs</dfn>, <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> &amp;<dfn class="local col0 decl" id="80RWs" title='RWs' data-type='IdxVec &amp;' data-ref="80RWs">RWs</dfn>, <em>bool</em> <dfn class="local col1 decl" id="81IsRead" title='IsRead' data-type='bool' data-ref="81IsRead">IsRead</dfn>) <em>const</em>;</td></tr>
<tr><th id="559">559</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels16expandRWSequenceEjRSt6vectorIjSaIjEEb" title='llvm::CodeGenSchedModels::expandRWSequence' data-ref="_ZNK4llvm18CodeGenSchedModels16expandRWSequenceEjRSt6vectorIjSaIjEEb" id="_ZNK4llvm18CodeGenSchedModels16expandRWSequenceEjRSt6vectorIjSaIjEEb">expandRWSequence</a>(<em>unsigned</em> <dfn class="local col2 decl" id="82RWIdx" title='RWIdx' data-type='unsigned int' data-ref="82RWIdx">RWIdx</dfn>, <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> &amp;<dfn class="local col3 decl" id="83RWSeq" title='RWSeq' data-type='IdxVec &amp;' data-ref="83RWSeq">RWSeq</dfn>, <em>bool</em> <dfn class="local col4 decl" id="84IsRead" title='IsRead' data-type='bool' data-ref="84IsRead">IsRead</dfn>) <em>const</em>;</td></tr>
<tr><th id="560">560</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE" title='llvm::CodeGenSchedModels::expandRWSeqForProc' data-ref="_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE" id="_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE">expandRWSeqForProc</a>(<em>unsigned</em> <dfn class="local col5 decl" id="85RWIdx" title='RWIdx' data-type='unsigned int' data-ref="85RWIdx">RWIdx</dfn>, <a class="typedef" href="#llvm::IdxVec" title='llvm::IdxVec' data-type='std::vector&lt;unsigned int&gt;' data-ref="llvm::IdxVec">IdxVec</a> &amp;<dfn class="local col6 decl" id="86RWSeq" title='RWSeq' data-type='IdxVec &amp;' data-ref="86RWSeq">RWSeq</dfn>, <em>bool</em> <dfn class="local col7 decl" id="87IsRead" title='IsRead' data-type='bool' data-ref="87IsRead">IsRead</dfn>,</td></tr>
<tr><th id="561">561</th><td>                          <em>const</em> <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="local col8 decl" id="88ProcModel" title='ProcModel' data-type='const llvm::CodeGenProcModel &amp;' data-ref="88ProcModel">ProcModel</dfn>) <em>const</em>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <em>unsigned</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_" title='llvm::CodeGenSchedModels::addSchedClass' data-ref="_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_" id="_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_">addSchedClass</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="89ItinDef" title='ItinDef' data-type='llvm::Record *' data-ref="89ItinDef">ItinDef</dfn>, <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="90OperWrites" title='OperWrites' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="90OperWrites">OperWrites</dfn>,</td></tr>
<tr><th id="564">564</th><td>                         <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="91OperReads" title='OperReads' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="91OperReads">OperReads</dfn>,</td></tr>
<tr><th id="565">565</th><td>                         <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="92ProcIndices" title='ProcIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="92ProcIndices">ProcIndices</dfn>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <em>unsigned</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels14findOrInsertRWENS_8ArrayRefIjEEb" title='llvm::CodeGenSchedModels::findOrInsertRW' data-ref="_ZN4llvm18CodeGenSchedModels14findOrInsertRWENS_8ArrayRefIjEEb" id="_ZN4llvm18CodeGenSchedModels14findOrInsertRWENS_8ArrayRefIjEEb">findOrInsertRW</a>(<a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="93Seq" title='Seq' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="93Seq">Seq</dfn>, <em>bool</em> <dfn class="local col4 decl" id="94IsRead" title='IsRead' data-type='bool' data-ref="94IsRead">IsRead</dfn>);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels16findProcResUnitsEPNS_6RecordERKNS_16CodeGenProcModelENS_8ArrayRefINS_5SMLocEEE" title='llvm::CodeGenSchedModels::findProcResUnits' data-ref="_ZNK4llvm18CodeGenSchedModels16findProcResUnitsEPNS_6RecordERKNS_16CodeGenProcModelENS_8ArrayRefINS_5SMLocEEE" id="_ZNK4llvm18CodeGenSchedModels16findProcResUnitsEPNS_6RecordERKNS_16CodeGenProcModelENS_8ArrayRefINS_5SMLocEEE">findProcResUnits</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="95ProcResKind" title='ProcResKind' data-type='llvm::Record *' data-ref="95ProcResKind">ProcResKind</dfn>, <em>const</em> <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="local col6 decl" id="96PM" title='PM' data-type='const llvm::CodeGenProcModel &amp;' data-ref="96PM">PM</dfn>,</td></tr>
<tr><th id="570">570</th><td>                           <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a>&gt; <dfn class="local col7 decl" id="97Loc" title='Loc' data-type='ArrayRef&lt;llvm::SMLoc&gt;' data-ref="97Loc">Loc</dfn>) <em>const</em>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::STIPredicateFunction" title='llvm::STIPredicateFunction' data-ref="llvm::STIPredicateFunction">STIPredicateFunction</a>&gt; <dfn class="decl def" id="_ZNK4llvm18CodeGenSchedModels16getSTIPredicatesEv" title='llvm::CodeGenSchedModels::getSTIPredicates' data-ref="_ZNK4llvm18CodeGenSchedModels16getSTIPredicatesEv">getSTIPredicates</dfn>() <em>const</em> {</td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::CodeGenSchedModels::STIPredicates" title='llvm::CodeGenSchedModels::STIPredicates' data-ref="llvm::CodeGenSchedModels::STIPredicates">STIPredicates</a>;</td></tr>
<tr><th id="574">574</th><td>  }</td></tr>
<tr><th id="575">575</th><td><b>private</b>:</td></tr>
<tr><th id="576">576</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels17collectProcModelsEv" title='llvm::CodeGenSchedModels::collectProcModels' data-ref="_ZN4llvm18CodeGenSchedModels17collectProcModelsEv" id="_ZN4llvm18CodeGenSchedModels17collectProcModelsEv">collectProcModels</a>();</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>// Initialize a new processor model if it is unique.</i></td></tr>
<tr><th id="579">579</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels12addProcModelEPNS_6RecordE" title='llvm::CodeGenSchedModels::addProcModel' data-ref="_ZN4llvm18CodeGenSchedModels12addProcModelEPNS_6RecordE" id="_ZN4llvm18CodeGenSchedModels12addProcModelEPNS_6RecordE">addProcModel</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="98ProcDef" title='ProcDef' data-type='llvm::Record *' data-ref="98ProcDef">ProcDef</dfn>);</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels14collectSchedRWEv" title='llvm::CodeGenSchedModels::collectSchedRW' data-ref="_ZN4llvm18CodeGenSchedModels14collectSchedRWEv" id="_ZN4llvm18CodeGenSchedModels14collectSchedRWEv">collectSchedRW</a>();</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels9genRWNameENS_8ArrayRefIjEEb" title='llvm::CodeGenSchedModels::genRWName' data-ref="_ZN4llvm18CodeGenSchedModels9genRWNameENS_8ArrayRefIjEEb" id="_ZN4llvm18CodeGenSchedModels9genRWNameENS_8ArrayRefIjEEb">genRWName</a>(<a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="99Seq" title='Seq' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="99Seq">Seq</dfn>, <em>bool</em> <dfn class="local col0 decl" id="100IsRead" title='IsRead' data-type='bool' data-ref="100IsRead">IsRead</dfn>);</td></tr>
<tr><th id="584">584</th><td>  <em>unsigned</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels17findRWForSequenceENS_8ArrayRefIjEEb" title='llvm::CodeGenSchedModels::findRWForSequence' data-ref="_ZN4llvm18CodeGenSchedModels17findRWForSequenceENS_8ArrayRefIjEEb" id="_ZN4llvm18CodeGenSchedModels17findRWForSequenceENS_8ArrayRefIjEEb">findRWForSequence</a>(<a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="101Seq" title='Seq' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="101Seq">Seq</dfn>, <em>bool</em> <dfn class="local col2 decl" id="102IsRead" title='IsRead' data-type='bool' data-ref="102IsRead">IsRead</dfn>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels19collectSchedClassesEv" title='llvm::CodeGenSchedModels::collectSchedClasses' data-ref="_ZN4llvm18CodeGenSchedModels19collectSchedClassesEv" id="_ZN4llvm18CodeGenSchedModels19collectSchedClassesEv">collectSchedClasses</a>();</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels25collectRetireControlUnitsEv" title='llvm::CodeGenSchedModels::collectRetireControlUnits' data-ref="_ZN4llvm18CodeGenSchedModels25collectRetireControlUnitsEv" id="_ZN4llvm18CodeGenSchedModels25collectRetireControlUnitsEv">collectRetireControlUnits</a>();</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels20collectRegisterFilesEv" title='llvm::CodeGenSchedModels::collectRegisterFiles' data-ref="_ZN4llvm18CodeGenSchedModels20collectRegisterFilesEv" id="_ZN4llvm18CodeGenSchedModels20collectRegisterFilesEv">collectRegisterFiles</a>();</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels28collectOptionalProcessorInfoEv" title='llvm::CodeGenSchedModels::collectOptionalProcessorInfo' data-ref="_ZN4llvm18CodeGenSchedModels28collectOptionalProcessorInfoEv" id="_ZN4llvm18CodeGenSchedModels28collectOptionalProcessorInfoEv">collectOptionalProcessorInfo</a>();</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels20createSchedClassNameEPNS_6RecordENS_8ArrayRefIjEES4_" title='llvm::CodeGenSchedModels::createSchedClassName' data-ref="_ZN4llvm18CodeGenSchedModels20createSchedClassNameEPNS_6RecordENS_8ArrayRefIjEES4_" id="_ZN4llvm18CodeGenSchedModels20createSchedClassNameEPNS_6RecordENS_8ArrayRefIjEES4_">createSchedClassName</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="103ItinClassDef" title='ItinClassDef' data-type='llvm::Record *' data-ref="103ItinClassDef">ItinClassDef</dfn>,</td></tr>
<tr><th id="595">595</th><td>                                   <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="104OperWrites" title='OperWrites' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="104OperWrites">OperWrites</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                   <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="105OperReads" title='OperReads' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="105OperReads">OperReads</dfn>);</td></tr>
<tr><th id="597">597</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels20createSchedClassNameERKSt6vectorIPNS_6RecordESaIS3_EE" title='llvm::CodeGenSchedModels::createSchedClassName' data-ref="_ZN4llvm18CodeGenSchedModels20createSchedClassNameERKSt6vectorIPNS_6RecordESaIS3_EE" id="_ZN4llvm18CodeGenSchedModels20createSchedClassNameERKSt6vectorIPNS_6RecordESaIS3_EE">createSchedClassName</a>(<em>const</em> <a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> &amp;<dfn class="local col6 decl" id="106InstDefs" title='InstDefs' data-type='const RecVec &amp;' data-ref="106InstDefs">InstDefs</dfn>);</td></tr>
<tr><th id="598">598</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels17createInstRWClassEPNS_6RecordE" title='llvm::CodeGenSchedModels::createInstRWClass' data-ref="_ZN4llvm18CodeGenSchedModels17createInstRWClassEPNS_6RecordE" id="_ZN4llvm18CodeGenSchedModels17createInstRWClassEPNS_6RecordE">createInstRWClass</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="107InstRWDef" title='InstRWDef' data-type='llvm::Record *' data-ref="107InstRWDef">InstRWDef</dfn>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels16collectProcItinsEv" title='llvm::CodeGenSchedModels::collectProcItins' data-ref="_ZN4llvm18CodeGenSchedModels16collectProcItinsEv" id="_ZN4llvm18CodeGenSchedModels16collectProcItinsEv">collectProcItins</a>();</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels17collectProcItinRWEv" title='llvm::CodeGenSchedModels::collectProcItinRW' data-ref="_ZN4llvm18CodeGenSchedModels17collectProcItinRWEv" id="_ZN4llvm18CodeGenSchedModels17collectProcItinRWEv">collectProcItinRW</a>();</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels30collectProcUnsupportedFeaturesEv" title='llvm::CodeGenSchedModels::collectProcUnsupportedFeatures' data-ref="_ZN4llvm18CodeGenSchedModels30collectProcUnsupportedFeaturesEv" id="_ZN4llvm18CodeGenSchedModels30collectProcUnsupportedFeaturesEv">collectProcUnsupportedFeatures</a>();</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels17inferSchedClassesEv" title='llvm::CodeGenSchedModels::inferSchedClasses' data-ref="_ZN4llvm18CodeGenSchedModels17inferSchedClassesEv" id="_ZN4llvm18CodeGenSchedModels17inferSchedClassesEv">inferSchedClasses</a>();</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels21checkMCInstPredicatesEv" title='llvm::CodeGenSchedModels::checkMCInstPredicates' data-ref="_ZNK4llvm18CodeGenSchedModels21checkMCInstPredicatesEv" id="_ZNK4llvm18CodeGenSchedModels21checkMCInstPredicatesEv">checkMCInstPredicates</a>() <em>const</em>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZNK4llvm18CodeGenSchedModels18checkSTIPredicatesEv" title='llvm::CodeGenSchedModels::checkSTIPredicates' data-ref="_ZNK4llvm18CodeGenSchedModels18checkSTIPredicatesEv" id="_ZNK4llvm18CodeGenSchedModels18checkSTIPredicatesEv">checkSTIPredicates</a>() <em>const</em>;</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels20collectSTIPredicatesEv" title='llvm::CodeGenSchedModels::collectSTIPredicates' data-ref="_ZN4llvm18CodeGenSchedModels20collectSTIPredicatesEv" id="_ZN4llvm18CodeGenSchedModels20collectSTIPredicatesEv">collectSTIPredicates</a>();</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels25collectLoadStoreQueueInfoEv" title='llvm::CodeGenSchedModels::collectLoadStoreQueueInfo' data-ref="_ZN4llvm18CodeGenSchedModels25collectLoadStoreQueueInfoEv" id="_ZN4llvm18CodeGenSchedModels25collectLoadStoreQueueInfoEv">collectLoadStoreQueueInfo</a>();</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels17checkCompletenessEv" title='llvm::CodeGenSchedModels::checkCompleteness' data-ref="_ZN4llvm18CodeGenSchedModels17checkCompletenessEv" id="_ZN4llvm18CodeGenSchedModels17checkCompletenessEv">checkCompleteness</a>();</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels11inferFromRWENS_8ArrayRefIjEES2_jS2_" title='llvm::CodeGenSchedModels::inferFromRW' data-ref="_ZN4llvm18CodeGenSchedModels11inferFromRWENS_8ArrayRefIjEES2_jS2_" id="_ZN4llvm18CodeGenSchedModels11inferFromRWENS_8ArrayRefIjEES2_jS2_">inferFromRW</a>(<a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="108OperWrites" title='OperWrites' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="108OperWrites">OperWrites</dfn>, <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="109OperReads" title='OperReads' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="109OperReads">OperReads</dfn>,</td></tr>
<tr><th id="619">619</th><td>                   <em>unsigned</em> <dfn class="local col0 decl" id="110FromClassIdx" title='FromClassIdx' data-type='unsigned int' data-ref="110FromClassIdx">FromClassIdx</dfn>, <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="111ProcIndices" title='ProcIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="111ProcIndices">ProcIndices</dfn>);</td></tr>
<tr><th id="620">620</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels18inferFromItinClassEPNS_6RecordEj" title='llvm::CodeGenSchedModels::inferFromItinClass' data-ref="_ZN4llvm18CodeGenSchedModels18inferFromItinClassEPNS_6RecordEj" id="_ZN4llvm18CodeGenSchedModels18inferFromItinClassEPNS_6RecordEj">inferFromItinClass</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="112ItinClassDef" title='ItinClassDef' data-type='llvm::Record *' data-ref="112ItinClassDef">ItinClassDef</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113FromClassIdx" title='FromClassIdx' data-type='unsigned int' data-ref="113FromClassIdx">FromClassIdx</dfn>);</td></tr>
<tr><th id="621">621</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels16inferFromInstRWsEj" title='llvm::CodeGenSchedModels::inferFromInstRWs' data-ref="_ZN4llvm18CodeGenSchedModels16inferFromInstRWsEj" id="_ZN4llvm18CodeGenSchedModels16inferFromInstRWsEj">inferFromInstRWs</a>(<em>unsigned</em> <dfn class="local col4 decl" id="114SCIdx" title='SCIdx' data-type='unsigned int' data-ref="114SCIdx">SCIdx</dfn>);</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <em>bool</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels13hasSuperGroupERSt6vectorIPNS_6RecordESaIS3_EERNS_16CodeGenProcModelE" title='llvm::CodeGenSchedModels::hasSuperGroup' data-ref="_ZN4llvm18CodeGenSchedModels13hasSuperGroupERSt6vectorIPNS_6RecordESaIS3_EERNS_16CodeGenProcModelE" id="_ZN4llvm18CodeGenSchedModels13hasSuperGroupERSt6vectorIPNS_6RecordESaIS3_EERNS_16CodeGenProcModelE">hasSuperGroup</a>(<a class="typedef" href="#llvm::RecVec" title='llvm::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::RecVec">RecVec</a> &amp;<dfn class="local col5 decl" id="115SubUnits" title='SubUnits' data-type='RecVec &amp;' data-ref="115SubUnits">SubUnits</dfn>, <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="local col6 decl" id="116PM" title='PM' data-type='llvm::CodeGenProcModel &amp;' data-ref="116PM">PM</dfn>);</td></tr>
<tr><th id="624">624</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels24verifyProcResourceGroupsERNS_16CodeGenProcModelE" title='llvm::CodeGenSchedModels::verifyProcResourceGroups' data-ref="_ZN4llvm18CodeGenSchedModels24verifyProcResourceGroupsERNS_16CodeGenProcModelE" id="_ZN4llvm18CodeGenSchedModels24verifyProcResourceGroupsERNS_16CodeGenProcModelE">verifyProcResourceGroups</a>(<a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="local col7 decl" id="117PM" title='PM' data-type='llvm::CodeGenProcModel &amp;' data-ref="117PM">PM</dfn>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels20collectProcResourcesEv" title='llvm::CodeGenSchedModels::collectProcResources' data-ref="_ZN4llvm18CodeGenSchedModels20collectProcResourcesEv" id="_ZN4llvm18CodeGenSchedModels20collectProcResourcesEv">collectProcResources</a>();</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels24collectItinProcResourcesEPNS_6RecordE" title='llvm::CodeGenSchedModels::collectItinProcResources' data-ref="_ZN4llvm18CodeGenSchedModels24collectItinProcResourcesEPNS_6RecordE" id="_ZN4llvm18CodeGenSchedModels24collectItinProcResourcesEPNS_6RecordE">collectItinProcResources</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="118ItinClassDef" title='ItinClassDef' data-type='llvm::Record *' data-ref="118ItinClassDef">ItinClassDef</dfn>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels18collectRWResourcesEjbNS_8ArrayRefIjEE" title='llvm::CodeGenSchedModels::collectRWResources' data-ref="_ZN4llvm18CodeGenSchedModels18collectRWResourcesEjbNS_8ArrayRefIjEE" id="_ZN4llvm18CodeGenSchedModels18collectRWResourcesEjbNS_8ArrayRefIjEE">collectRWResources</a>(<em>unsigned</em> <dfn class="local col9 decl" id="119RWIdx" title='RWIdx' data-type='unsigned int' data-ref="119RWIdx">RWIdx</dfn>, <em>bool</em> <dfn class="local col0 decl" id="120IsRead" title='IsRead' data-type='bool' data-ref="120IsRead">IsRead</dfn>,</td></tr>
<tr><th id="631">631</th><td>                          <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="121ProcIndices" title='ProcIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="121ProcIndices">ProcIndices</dfn>);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels18collectRWResourcesENS_8ArrayRefIjEES2_S2_" title='llvm::CodeGenSchedModels::collectRWResources' data-ref="_ZN4llvm18CodeGenSchedModels18collectRWResourcesENS_8ArrayRefIjEES2_S2_" id="_ZN4llvm18CodeGenSchedModels18collectRWResourcesENS_8ArrayRefIjEES2_S2_">collectRWResources</a>(<a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="122Writes" title='Writes' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="122Writes">Writes</dfn>, <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="123Reads" title='Reads' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="123Reads">Reads</dfn>,</td></tr>
<tr><th id="634">634</th><td>                          <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="124ProcIndices" title='ProcIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="124ProcIndices">ProcIndices</dfn>);</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels15addProcResourceEPNS_6RecordERNS_16CodeGenProcModelENS_8ArrayRefINS_5SMLocEEE" title='llvm::CodeGenSchedModels::addProcResource' data-ref="_ZN4llvm18CodeGenSchedModels15addProcResourceEPNS_6RecordERNS_16CodeGenProcModelENS_8ArrayRefINS_5SMLocEEE" id="_ZN4llvm18CodeGenSchedModels15addProcResourceEPNS_6RecordERNS_16CodeGenProcModelENS_8ArrayRefINS_5SMLocEEE">addProcResource</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="125ProcResourceKind" title='ProcResourceKind' data-type='llvm::Record *' data-ref="125ProcResourceKind">ProcResourceKind</dfn>, <a class="type" href="#llvm::CodeGenProcModel" title='llvm::CodeGenProcModel' data-ref="llvm::CodeGenProcModel">CodeGenProcModel</a> &amp;<dfn class="local col6 decl" id="126PM" title='PM' data-type='llvm::CodeGenProcModel &amp;' data-ref="126PM">PM</dfn>,</td></tr>
<tr><th id="637">637</th><td>                       <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a>&gt; <dfn class="local col7 decl" id="127Loc" title='Loc' data-type='ArrayRef&lt;llvm::SMLoc&gt;' data-ref="127Loc">Loc</dfn>);</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels11addWriteResEPNS_6RecordEj" title='llvm::CodeGenSchedModels::addWriteRes' data-ref="_ZN4llvm18CodeGenSchedModels11addWriteResEPNS_6RecordEj" id="_ZN4llvm18CodeGenSchedModels11addWriteResEPNS_6RecordEj">addWriteRes</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="128ProcWriteResDef" title='ProcWriteResDef' data-type='llvm::Record *' data-ref="128ProcWriteResDef">ProcWriteResDef</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129PIdx" title='PIdx' data-type='unsigned int' data-ref="129PIdx">PIdx</dfn>);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <em>void</em> <a class="decl" href="CodeGenSchedule.cpp.html#_ZN4llvm18CodeGenSchedModels14addReadAdvanceEPNS_6RecordEj" title='llvm::CodeGenSchedModels::addReadAdvance' data-ref="_ZN4llvm18CodeGenSchedModels14addReadAdvanceEPNS_6RecordEj" id="_ZN4llvm18CodeGenSchedModels14addReadAdvanceEPNS_6RecordEj">addReadAdvance</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col0 decl" id="130ProcReadAdvanceDef" title='ProcReadAdvanceDef' data-type='llvm::Record *' data-ref="130ProcReadAdvanceDef">ProcReadAdvanceDef</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131PIdx" title='PIdx' data-type='unsigned int' data-ref="131PIdx">PIdx</dfn>);</td></tr>
<tr><th id="642">642</th><td>};</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="647">647</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='CodeGenSchedule.cpp.html'>llvm/llvm/utils/TableGen/CodeGenSchedule.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
