Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Sep 13 19:17:23 2022
| Host         : Tiger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_filtering/pcount_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1043 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.297        0.000                      0                 2242        0.103        0.000                      0                 2242        3.000        0.000                       0                   784  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  CLK_25_clocking    {0.000 20.000}     40.000          25.000          
  CLK_50_clocking    {0.000 10.000}     20.000          50.000          
  clkfbout_clocking  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  CLK_25_clocking         18.984        0.000                      0                 1728        0.103        0.000                      0                 1728       19.500        0.000                       0                   606  
  CLK_50_clocking          3.297        0.000                      0                  335        0.109        0.000                      0                  335        9.500        0.000                       0                   174  
  clkfbout_clocking                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50_clocking  CLK_25_clocking       13.013        0.000                      0                    6        0.352        0.000                      0                    6  
CLK_25_clocking  CLK_50_clocking        9.756        0.000                      0                   77        0.490        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_25_clocking    CLK_25_clocking         30.596        0.000                      0                  128        2.006        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       18.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.984ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_5/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.622ns  (logic 5.975ns (28.974%)  route 14.647ns (71.026%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.509    17.998    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT4 (Prop_lut4_I0_O)        0.124    18.122 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.541    19.663    my_ram_buffer/DIADI[5]
    RAMB18_X1Y15         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.491    38.495    my_ram_buffer/clk_vga
    RAMB18_X1Y15         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/CLKARDCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.647    my_ram_buffer/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -19.663    
  -------------------------------------------------------------------
                         slack                                 18.984    

Slack (MET) :             19.194ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.416ns  (logic 5.975ns (29.266%)  route 14.441ns (70.734%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.509    17.998    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT4 (Prop_lut4_I0_O)        0.124    18.122 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.335    19.457    my_ram_buffer/DIADI[5]
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.496    38.500    my_ram_buffer/clk_vga
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKARDCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.652    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                         -19.457    
  -------------------------------------------------------------------
                         slack                                 19.194    

Slack (MET) :             19.219ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.386ns  (logic 5.975ns (29.309%)  route 14.411ns (70.691%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.321    17.810    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.934 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.494    19.427    my_ram_buffer/DIADI[6]
    RAMB18_X1Y14         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.491    38.495    my_ram_buffer/clk_vga
    RAMB18_X1Y14         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKARDCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.647    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -19.427    
  -------------------------------------------------------------------
                         slack                                 19.219    

Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.340ns  (logic 5.975ns (29.376%)  route 14.365ns (70.624%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.509    17.998    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT4 (Prop_lut4_I0_O)        0.124    18.122 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.259    19.381    my_ram_buffer/DIADI[5]
    RAMB18_X1Y14         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.491    38.495    my_ram_buffer/clk_vga
    RAMB18_X1Y14         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKARDCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.647    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.284ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.325ns  (logic 5.975ns (29.398%)  route 14.350ns (70.602%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.321    17.810    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.934 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.432    19.366    my_ram_buffer/DIADI[6]
    RAMB18_X1Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_9/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.494    38.498    my_ram_buffer/clk_vga
    RAMB18_X1Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKARDCLK
                         clock pessimism              0.484    38.982    
                         clock uncertainty           -0.091    38.891    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.650    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -19.366    
  -------------------------------------------------------------------
                         slack                                 19.284    

Slack (MET) :             19.297ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_5/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.308ns  (logic 5.975ns (29.421%)  route 14.333ns (70.579%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.324    17.813    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    17.937 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.413    19.349    my_ram_buffer/DIADI[7]
    RAMB18_X1Y15         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.491    38.495    my_ram_buffer/clk_vga
    RAMB18_X1Y15         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/CLKARDCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.647    my_ram_buffer/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -19.349    
  -------------------------------------------------------------------
                         slack                                 19.297    

Slack (MET) :             19.317ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.292ns  (logic 5.975ns (29.445%)  route 14.317ns (70.555%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.509    17.998    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT4 (Prop_lut4_I0_O)        0.124    18.122 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.211    19.333    my_ram_buffer/DIADI[5]
    RAMB18_X1Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_9/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.494    38.498    my_ram_buffer/clk_vga
    RAMB18_X1Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKARDCLK
                         clock pessimism              0.484    38.982    
                         clock uncertainty           -0.091    38.891    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.650    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 19.317    

Slack (MET) :             19.344ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.262ns  (logic 5.975ns (29.489%)  route 14.287ns (70.511%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.324    17.813    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    17.937 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.366    19.303    my_ram_buffer/DIADI[7]
    RAMB18_X1Y14         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.491    38.495    my_ram_buffer/clk_vga
    RAMB18_X1Y14         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKARDCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.647    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -19.303    
  -------------------------------------------------------------------
                         slack                                 19.344    

Slack (MET) :             19.404ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.206ns  (logic 5.975ns (29.570%)  route 14.231ns (70.430%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.321    17.810    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.934 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.314    19.247    my_ram_buffer/DIADI[6]
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.496    38.500    my_ram_buffer/clk_vga
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKARDCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.652    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                 19.404    

Slack (MET) :             19.445ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        20.165ns  (logic 5.975ns (29.630%)  route 14.190ns (70.370%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=4 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.553    -0.959    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y54         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.663     3.160    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.284 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.284    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     3.529 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.113     5.642    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.298     5.940 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=23, routed)          0.671     6.611    rddata_C[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.735 r  ram_reg_1_i_108/O
                         net (fo=2, routed)           0.412     7.148    ram_reg_1_i_108_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.272 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.746     8.017    ram_reg_1_i_69_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.148     8.165 r  ram_reg_1_i_75/O
                         net (fo=10, routed)          1.075     9.241    my_RGB/Grayscale1[5]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.328     9.569 r  ram_reg_1_i_80/O
                         net (fo=1, routed)           0.000     9.569    ram_reg_1_i_80_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.970    ram_reg_1_i_51_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.192 r  ram_reg_1_i_71/O[0]
                         net (fo=4, routed)           0.785    10.977    ram_reg_1_i_71_n_7
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.299    11.276 r  ram_reg_1_i_43/O
                         net (fo=1, routed)           0.483    11.759    ram_reg_1_i_43_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.266 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.266    ram_reg_1_i_26_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 f  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.897    13.385    ram_reg_1_i_28_n_7
    SLICE_X51Y54         LUT1 (Prop_lut1_I0_O)        0.299    13.684 r  ram_reg_1_i_61/O
                         net (fo=1, routed)           0.000    13.684    ram_reg_1_i_61_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.264 r  ram_reg_1_i_34/O[2]
                         net (fo=6, routed)           0.450    14.714    ram_reg_1_i_34_n_5
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.302    15.016 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.016    ram_reg_1_i_58_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.507 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.819    16.326    my_ram_buffer/CO[0]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.355    16.681 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.482    17.163    my_ram_buffer/ram_reg_9_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.326    17.489 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.324    17.813    my_resetlocked/ram_reg_1_i_31
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    17.937 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.270    19.206    my_ram_buffer/DIADI[7]
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.496    38.500    my_ram_buffer/clk_vga
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKARDCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.652    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                         -19.206    
  -------------------------------------------------------------------
                         slack                                 19.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_down_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.896%)  route 0.204ns (59.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.567    -0.614    my_ram_buffer/clk_vga
    SLICE_X57Y40         FDRE                                         r  my_ram_buffer/read_address_down_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_ram_buffer/read_address_down_reg[6]/Q
                         net (fo=1, routed)           0.204    -0.270    my_ram_buffer/read_address_down[6]
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.878    -0.811    my_ram_buffer/clk_vga
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.255    -0.556    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.373    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_down_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.491%)  route 0.207ns (59.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.567    -0.614    my_ram_buffer/clk_vga
    SLICE_X57Y40         FDRE                                         r  my_ram_buffer/read_address_down_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_ram_buffer/read_address_down_reg[4]/Q
                         net (fo=1, routed)           0.207    -0.266    my_ram_buffer/read_address_down[4]
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.878    -0.811    my_ram_buffer/clk_vga
    RAMB18_X2Y16         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.255    -0.556    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.373    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_left_down_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.207%)  route 0.228ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.566    -0.615    my_ram_buffer/clk_vga
    SLICE_X53Y43         FDRE                                         r  my_ram_buffer/read_address_left_down_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ram_buffer/read_address_left_down_reg[7]/Q
                         net (fo=1, routed)           0.228    -0.246    my_ram_buffer/read_address_left_down[7]
    RAMB18_X1Y19         RAMB18E1                                     r  my_ram_buffer/ram_reg_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.878    -0.811    my_ram_buffer/clk_vga
    RAMB18_X1Y19         RAMB18E1                                     r  my_ram_buffer/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.354    my_ram_buffer/ram_reg_4
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_right_up_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.956%)  route 0.212ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.564    -0.617    my_ram_buffer/clk_vga
    SLICE_X48Y39         FDRE                                         r  my_ram_buffer/read_address_right_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_ram_buffer/read_address_right_up_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.264    my_ram_buffer/read_address_right_up[6]
    RAMB18_X1Y17         RAMB18E1                                     r  my_ram_buffer/ram_reg_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.877    -0.812    my_ram_buffer/clk_vga
    RAMB18_X1Y17         RAMB18E1                                     r  my_ram_buffer/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.375    my_ram_buffer/ram_reg_7
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 my_draw_rect_char/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.976%)  route 0.209ns (56.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.552    -0.629    my_draw_rect_char/clk_vga
    SLICE_X50Y76         FDRE                                         r  my_draw_rect_char/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  my_draw_rect_char/vcount_out_reg[0]/Q
                         net (fo=1, routed)           0.209    -0.256    my_font_rom/ADDRBWRADDR[0]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.554    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.371    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_draw_rect_char/my_delay/del_mem_reg[0][30]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][30]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.551    -0.630    my_draw_rect_char/my_delay/clk_vga
    SLICE_X41Y77         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  my_draw_rect_char/my_delay/del_mem_reg[0][30]/Q
                         net (fo=1, routed)           0.056    -0.433    my_draw_rect_char/my_delay/del_mem_reg[0]_0[30]
    SLICE_X41Y77         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.817    -0.872    my_draw_rect_char/my_delay/clk_vga
    SLICE_X41Y77         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][30]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.076    -0.554    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][30]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_draw_rect_char/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.553    -0.628    my_draw_rect_char/clk_vga
    SLICE_X39Y80         FDRE                                         r  my_draw_rect_char/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_draw_rect_char/vcount_out_reg[4]/Q
                         net (fo=2, routed)           0.068    -0.419    my_draw_distance_char/my_delay/hcount_out_reg[10][12]
    SLICE_X38Y80         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.819    -0.870    my_draw_distance_char/my_delay/clk_vga
    SLICE_X38Y80         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][16]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X38Y80         FDCE (Hold_fdce_C_D)         0.075    -0.540    my_draw_distance_char/my_delay/del_mem_reg[0][16]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 my_draw_distance_char/my_delay/del_mem_reg[0][19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.553    -0.628    my_draw_distance_char/my_delay/clk_vga
    SLICE_X36Y80         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  my_draw_distance_char/my_delay/del_mem_reg[0][19]/Q
                         net (fo=1, routed)           0.059    -0.429    my_draw_distance_char/my_delay/del_mem_reg[0]_0[19]
    SLICE_X36Y80         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.819    -0.870    my_draw_distance_char/my_delay/clk_vga
    SLICE_X36Y80         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][19]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X36Y80         FDCE (Hold_fdce_C_D)         0.076    -0.552    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][19]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 my_draw_distance_char/my_delay/del_mem_reg[0][21]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.553    -0.628    my_draw_distance_char/my_delay/clk_vga
    SLICE_X36Y80         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  my_draw_distance_char/my_delay/del_mem_reg[0][21]/Q
                         net (fo=1, routed)           0.062    -0.426    my_draw_distance_char/my_delay/del_mem_reg[0]_0[21]
    SLICE_X36Y80         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.819    -0.870    my_draw_distance_char/my_delay/clk_vga
    SLICE_X36Y80         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][21]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X36Y80         FDCE (Hold_fdce_C_D)         0.078    -0.550    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_draw_rect_char/my_delay/del_mem_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.551    -0.630    my_draw_rect_char/my_delay/clk_vga
    SLICE_X41Y77         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  my_draw_rect_char/my_delay/del_mem_reg[0][29]/Q
                         net (fo=1, routed)           0.056    -0.433    my_draw_rect_char/my_delay/del_mem_reg[0]_0[29]
    SLICE_X41Y77         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.817    -0.872    my_draw_rect_char/my_delay/clk_vga
    SLICE_X41Y77         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][29]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.071    -0.559    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clocking
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y18     my_ram_buffer/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y14     my_ram_buffer/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y18     my_ram_buffer/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y19     my_ram_buffer/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y15     my_ram_buffer/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y16     my_ram_buffer/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y17     my_ram_buffer/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y17     my_ram_buffer/ram_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16     my_ram_buffer/ram_reg_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y36     my_Address_Generator/address_S_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y36     my_Address_Generator/address_S_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y36     my_Address_Generator/address_S_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y36     my_Address_Generator/address_S_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     my_Address_Generator/address_S_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     my_Address_Generator/address_S_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     my_Address_Generator/address_S_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y30     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     my_Address_Generator/address_C_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36     my_Address_Generator/address_C_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y30     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y30     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     my_Address_Generator/address_C_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     my_Address_Generator/address_C_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36     my_Address_Generator/address_C_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36     my_Address_Generator/address_C_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y33     my_Address_Generator/address_C_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y33     my_Address_Generator/address_C_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36     my_Address_Generator/address_C_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y33     my_Address_Generator/address_C_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack        3.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        16.623ns  (logic 7.947ns (47.808%)  route 8.676ns (52.192%))
  Logic Levels:           25  (CARRY4=12 LUT3=6 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.551    13.873    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.329    14.202 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.412    14.614    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.118    14.732 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.603    15.335    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X47Y70         LUT3 (Prop_lut3_I1_O)        0.326    15.661 r  my_Distance_meter/distance_buffer_cm[5]_i_1/O
                         net (fo=1, routed)           0.000    15.661    my_Distance_meter/distance_buffer_cm[5]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
                         clock pessimism              0.576    19.007    
                         clock uncertainty           -0.082    18.925    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.032    18.957    my_Distance_meter/distance_buffer_cm_reg[5]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        16.620ns  (logic 7.947ns (47.816%)  route 8.673ns (52.184%))
  Logic Levels:           25  (CARRY4=12 LUT3=5 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.551    13.873    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.329    14.202 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.412    14.614    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.118    14.732 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.600    15.332    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.326    15.658 r  my_Distance_meter/distance_buffer_cm[8]_i_1/O
                         net (fo=1, routed)           0.000    15.658    my_Distance_meter/distance_buffer_cm[8]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
                         clock pessimism              0.576    19.007    
                         clock uncertainty           -0.082    18.925    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.031    18.956    my_Distance_meter/distance_buffer_cm_reg[8]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        16.597ns  (logic 7.947ns (47.883%)  route 8.650ns (52.117%))
  Logic Levels:           25  (CARRY4=12 LUT3=5 LUT4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.551    13.873    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.329    14.202 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.412    14.614    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.118    14.732 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.576    15.309    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I3_O)        0.326    15.635 r  my_Distance_meter/distance_buffer_cm[6]_i_1/O
                         net (fo=1, routed)           0.000    15.635    my_Distance_meter/distance_buffer_cm[6]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/C
                         clock pessimism              0.576    19.007    
                         clock uncertainty           -0.082    18.925    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.031    18.956    my_Distance_meter/distance_buffer_cm_reg[6]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 7.942ns (47.868%)  route 8.650ns (52.132%))
  Logic Levels:           25  (CARRY4=12 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.551    13.873    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.329    14.202 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.412    14.614    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.118    14.732 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.576    15.309    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.321    15.630 r  my_Distance_meter/distance_buffer_cm[7]_i_1/O
                         net (fo=1, routed)           0.000    15.630    my_Distance_meter/distance_buffer_cm[7]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[7]/C
                         clock pessimism              0.576    19.007    
                         clock uncertainty           -0.082    18.925    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.075    19.000    my_Distance_meter/distance_buffer_cm_reg[7]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.704ns  (logic 7.627ns (48.567%)  route 8.077ns (51.433%))
  Logic Levels:           24  (CARRY4=12 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.551    13.873    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.329    14.202 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.416    14.618    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.742 r  my_Distance_meter/distance_buffer_cm[4]_i_1/O
                         net (fo=1, routed)           0.000    14.742    my_Distance_meter/distance_buffer_cm[4]_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X47Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[4]/C
                         clock pessimism              0.576    19.006    
                         clock uncertainty           -0.082    18.924    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.031    18.955    my_Distance_meter/distance_buffer_cm_reg[4]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.700ns  (logic 7.627ns (48.579%)  route 8.073ns (51.421%))
  Logic Levels:           24  (CARRY4=12 LUT3=5 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.551    13.873    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.329    14.202 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.412    14.614    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  my_Distance_meter/distance_buffer_cm[3]_i_1/O
                         net (fo=1, routed)           0.000    14.738    my_Distance_meter/distance_buffer_cm[3]_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X47Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[3]/C
                         clock pessimism              0.576    19.006    
                         clock uncertainty           -0.082    18.924    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.029    18.953    my_Distance_meter/distance_buffer_cm_reg[3]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 7.503ns (48.683%)  route 7.909ns (51.317%))
  Logic Levels:           23  (CARRY4=12 LUT3=4 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.799    14.121    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y70         LUT4 (Prop_lut4_I3_O)        0.329    14.450 r  my_Distance_meter/distance_buffer_cm[0]_i_1/O
                         net (fo=1, routed)           0.000    14.450    my_Distance_meter/distance_buffer_cm[0]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[0]/C
                         clock pessimism              0.576    19.007    
                         clock uncertainty           -0.082    18.925    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.029    18.954    my_Distance_meter/distance_buffer_cm_reg[0]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.406ns  (logic 7.497ns (48.663%)  route 7.909ns (51.337%))
  Logic Levels:           23  (CARRY4=12 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.799    14.121    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.323    14.444 r  my_Distance_meter/distance_buffer_cm[1]_i_1/O
                         net (fo=1, routed)           0.000    14.444    my_Distance_meter/distance_buffer_cm[1]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[1]/C
                         clock pessimism              0.576    19.007    
                         clock uncertainty           -0.082    18.925    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.075    19.000    my_Distance_meter/distance_buffer_cm_reg[1]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        14.951ns  (logic 7.503ns (50.183%)  route 7.448ns (49.817%))
  Logic Levels:           23  (CARRY4=12 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    -0.962    my_Distance_meter/clk_camera
    SLICE_X47Y63         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          1.099     0.593    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.746 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.708     1.454    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.785 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.785    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.161 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.161    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.278 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.278    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.395 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.395    my_Distance_meter/distance_buffer_cm_reg[4]_i_22_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.710 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_18/O[3]
                         net (fo=2, routed)           0.639     3.349    my_Distance_meter/distance_buffer_cm_reg[8]_i_18_n_4
    SLICE_X53Y67         LUT3 (Prop_lut3_I1_O)        0.332     3.681 r  my_Distance_meter/distance_buffer_cm[8]_i_11/O
                         net (fo=2, routed)           0.555     4.236    my_Distance_meter/distance_buffer_cm[8]_i_11_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.332     4.568 r  my_Distance_meter/distance_buffer_cm[8]_i_15/O
                         net (fo=1, routed)           0.000     4.568    my_Distance_meter/distance_buffer_cm[8]_i_15_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.100 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    my_Distance_meter/distance_buffer_cm_reg[8]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_2/O[1]
                         net (fo=18, routed)          1.040     6.474    my_Distance_meter_n_21
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.331     6.805 r  distance_buffer_cm[2]_i_66/O
                         net (fo=2, routed)           0.872     7.676    distance_buffer_cm[2]_i_66_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.332     8.008 r  distance_buffer_cm[2]_i_70/O
                         net (fo=1, routed)           0.000     8.008    my_Distance_meter/S[2]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.406    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.740 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/O[1]
                         net (fo=3, routed)           0.765     9.505    my_Distance_meter_n_28
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.329     9.834 f  distance_buffer_cm[2]_i_48/O
                         net (fo=2, routed)           0.452    10.287    distance_buffer_cm[2]_i_48_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.326    10.613 r  distance_buffer_cm[2]_i_20/O
                         net (fo=2, routed)           0.363    10.976    distance_buffer_cm[2]_i_20_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  distance_buffer_cm[2]_i_24/O
                         net (fo=1, routed)           0.000    11.100    distance_buffer_cm[2]_i_24_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.633 r  distance_buffer_cm_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.633    my_Distance_meter/echo_cnt_reg[19]_1[0]
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.852 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.617    12.469    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_7
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.295    12.764 r  my_Distance_meter/distance_buffer_cm[2]_i_35/O
                         net (fo=1, routed)           0.000    12.764    my_Distance_meter/distance_buffer_cm[2]_i_35_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.165 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.165    my_Distance_meter/distance_buffer_cm_reg[2]_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.322 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.338    13.660    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X48Y71         LUT6 (Prop_lut6_I3_O)        0.329    13.989 r  my_Distance_meter/distance_buffer_cm[2]_i_1/O
                         net (fo=1, routed)           0.000    13.989    my_Distance_meter/distance_buffer_cm[2]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.429    18.433    my_Distance_meter/clk_camera
    SLICE_X48Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
                         clock pessimism              0.562    18.995    
                         clock uncertainty           -0.082    18.913    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    18.942    my_Distance_meter/distance_buffer_cm_reg[2]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             10.782ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.950ns (33.137%)  route 5.952ns (66.863%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.607    -0.905    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.549 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[15]
                         net (fo=2, routed)           1.023     2.572    my_ov7670_controller/Inst_ov7670_registers/DOADO[15]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.124     2.696 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.590     3.286    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.410 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.452     3.862    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.986 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.667     5.653    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.777 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          2.220     7.997    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y11          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.447    18.452    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X8Y11          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.082    18.948    
    SLICE_X8Y11          FDRE (Setup_fdre_C_CE)      -0.169    18.779    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 10.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.621%)  route 0.206ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.206    -0.270    my_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.379    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.594%)  route 0.206ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.206    -0.270    my_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.379    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.509%)  route 0.204ns (61.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.204    -0.285    my_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.433    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.504%)  route 0.213ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.213    -0.276    my_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.432    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.451%)  route 0.214ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.214    -0.276    my_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.432    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.319%)  route 0.258ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y10          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.258    -0.218    my_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.379    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.564    -0.617    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y10          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.266    -0.210    my_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.873    -0.816    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y4          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.379    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.558    -0.623    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X8Y19          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.343    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X9Y19          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.864    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X9Y19          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.075    -0.535    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.558    -0.623    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X9Y19          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.378    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X9Y19          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.864    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X9Y19          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.047    -0.576    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.562    -0.619    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X8Y13          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.343    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y14          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.831    -0.859    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X8Y14          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.059    -0.545    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clocking
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y75     my_Distance_meter/speaker_note_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y75     my_Distance_meter/speaker_note_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y74     my_Distance_meter/speaker_note_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y74     my_Distance_meter/speaker_note_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y74     my_Distance_meter/speaker_note_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      my_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y71     my_Distance_meter/trig_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y72     my_Distance_meter/Trig_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66     my_Distance_meter/echo_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66     my_Distance_meter/echo_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66     my_Distance_meter/echo_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66     my_Distance_meter/echo_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y85     my_Loudspeaker/audio_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y13      my_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y13      my_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y75     my_Distance_meter/speaker_note_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y75     my_Distance_meter/speaker_note_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y74     my_Distance_meter/speaker_note_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y74     my_Distance_meter/speaker_note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y74     my_Distance_meter/speaker_note_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      my_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y71     my_Distance_meter/trig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y74     my_Distance_meter/trig_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y74     my_Distance_meter/trig_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y74     my_Distance_meter/trig_cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clocking
  To Clock:  clkfbout_clocking

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clocking
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my_clocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       13.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.013ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        6.052ns  (logic 0.952ns (15.731%)  route 5.100ns (84.269%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 19.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.541    19.029    my_Distance_meter/clk_camera
    SLICE_X47Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456    19.485 r  my_Distance_meter/distance_buffer_cm_reg[4]/Q
                         net (fo=35, routed)          1.688    21.173    my_char_rom_dist_meter/distance_cm[4]
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.297 r  my_char_rom_dist_meter/char_line_pixels_reg_i_117/O
                         net (fo=1, routed)           0.670    21.968    my_char_rom_dist_meter/char_line_pixels_reg_i_117_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.092 r  my_char_rom_dist_meter/char_line_pixels_reg_i_80/O
                         net (fo=1, routed)           0.655    22.747    my_Distance_meter/distance_buffer_cm_reg[6]_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  my_Distance_meter/char_line_pixels_reg_i_37/O
                         net (fo=1, routed)           0.938    23.809    my_draw_distance_char/distance_buffer_cm_reg[8]
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.933 r  my_draw_distance_char/char_line_pixels_reg_i_12/O
                         net (fo=1, routed)           1.148    25.081    my_font_rom/ADDRBWRADDR[6]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.468    38.473    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.871    
                         clock uncertainty           -0.211    38.660    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.094    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                         -25.081    
  -------------------------------------------------------------------
                         slack                                 13.013    

Slack (MET) :             13.218ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        5.671ns  (logic 1.396ns (24.616%)  route 4.275ns (75.384%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.544    19.032    my_Distance_meter/clk_camera
    SLICE_X48Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456    19.488 r  my_Distance_meter/distance_buffer_cm_reg[2]/Q
                         net (fo=33, routed)          1.812    21.300    my_char_rom_dist_meter/distance_cm[2]
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.150    21.450 r  my_char_rom_dist_meter/char_line_pixels_reg_i_143/O
                         net (fo=1, routed)           0.988    22.439    my_char_rom_dist_meter/char_line_pixels_reg_i_143_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I2_O)        0.328    22.767 r  my_char_rom_dist_meter/char_line_pixels_reg_i_127/O
                         net (fo=1, routed)           0.592    23.359    my_Distance_meter/distance_buffer_cm_reg[6]_1
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.483 r  my_Distance_meter/char_line_pixels_reg_i_86/O
                         net (fo=1, routed)           0.165    23.648    my_Distance_meter/char_line_pixels_reg_i_86_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.772 r  my_Distance_meter/char_line_pixels_reg_i_43/O
                         net (fo=1, routed)           0.000    23.772    my_draw_distance_char/char_x_reg[2]_1
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    23.986 r  my_draw_distance_char/char_line_pixels_reg_i_14/O
                         net (fo=1, routed)           0.718    24.703    my_font_rom/ADDRBWRADDR[4]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.468    38.473    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.871    
                         clock uncertainty           -0.211    38.660    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.739    37.921    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         37.921    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 13.218    

Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        5.484ns  (logic 1.585ns (28.902%)  route 3.899ns (71.098%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.544    19.032    my_Distance_meter/clk_camera
    SLICE_X48Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456    19.488 r  my_Distance_meter/distance_buffer_cm_reg[2]/Q
                         net (fo=33, routed)          1.438    20.926    my_char_rom_dist_meter/distance_cm[2]
    SLICE_X44Y70         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  my_char_rom_dist_meter/char_line_pixels_reg_i_75/O
                         net (fo=2, routed)           0.500    21.551    my_char_rom_dist_meter/char_line_pixels_reg_i_75_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.675 r  my_char_rom_dist_meter/char_line_pixels_reg_i_139/O
                         net (fo=1, routed)           0.620    22.295    my_char_rom_dist_meter/char_line_pixels_reg_i_139_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.124    22.419 r  my_char_rom_dist_meter/char_line_pixels_reg_i_125/O
                         net (fo=1, routed)           0.000    22.419    my_Distance_meter/tekst_do_wyswietlenia__0[3]
    SLICE_X45Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    22.664 r  my_Distance_meter/char_line_pixels_reg_i_84/O
                         net (fo=1, routed)           0.423    23.087    my_Distance_meter/char_line_pixels_reg_i_84_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.298    23.385 r  my_Distance_meter/char_line_pixels_reg_i_41/O
                         net (fo=1, routed)           0.000    23.385    my_draw_distance_char/char_x_reg[2]_0
    SLICE_X46Y72         MUXF7 (Prop_muxf7_I1_O)      0.214    23.599 r  my_draw_distance_char/char_line_pixels_reg_i_13/O
                         net (fo=1, routed)           0.917    24.516    my_font_rom/ADDRBWRADDR[5]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.468    38.473    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.871    
                         clock uncertainty           -0.211    38.660    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.739    37.921    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         37.921    
                         arrival time                         -24.516    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.573ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        5.491ns  (logic 1.331ns (24.241%)  route 4.160ns (75.759%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 19.030 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.542    19.030    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456    19.486 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          2.195    21.681    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    21.805 r  my_char_rom_dist_meter/char_line_pixels_reg_i_134/O
                         net (fo=1, routed)           0.000    21.805    my_char_rom_dist_meter/char_line_pixels_reg_i_134_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    22.022 r  my_char_rom_dist_meter/char_line_pixels_reg_i_112/O
                         net (fo=1, routed)           0.000    22.022    my_char_rom_dist_meter/char_line_pixels_reg_i_112_n_0
    SLICE_X43Y74         MUXF8 (Prop_muxf8_I1_O)      0.094    22.116 r  my_char_rom_dist_meter/char_line_pixels_reg_i_77/O
                         net (fo=1, routed)           0.865    22.981    my_Distance_meter/tekst_do_wyswietlenia__0[2]
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.316    23.297 r  my_Distance_meter/char_line_pixels_reg_i_36/O
                         net (fo=1, routed)           0.264    23.561    my_draw_distance_char/char_x_reg[2]_2
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  my_draw_distance_char/char_line_pixels_reg_i_11/O
                         net (fo=1, routed)           0.836    24.521    my_font_rom/ADDRBWRADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.468    38.473    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.871    
                         clock uncertainty           -0.211    38.660    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.094    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 13.573    

Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.101%)  route 4.014ns (82.899%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.544    19.032    my_Distance_meter/clk_camera
    SLICE_X48Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456    19.488 r  my_Distance_meter/distance_buffer_cm_reg[2]/Q
                         net (fo=33, routed)          1.438    20.926    my_char_rom_dist_meter/distance_cm[2]
    SLICE_X44Y70         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  my_char_rom_dist_meter/char_line_pixels_reg_i_75/O
                         net (fo=2, routed)           0.574    21.625    my_char_rom_dist_meter/char_line_pixels_reg_i_75_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  my_char_rom_dist_meter/char_line_pixels_reg_i_34/O
                         net (fo=10, routed)          1.319    23.068    my_draw_distance_char/tekst_do_wyswietlenia__0[1]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    23.192 r  my_draw_distance_char/char_line_pixels_reg_i_8/O
                         net (fo=1, routed)           0.682    23.874    my_font_rom/ADDRBWRADDR[10]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.468    38.473    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.871    
                         clock uncertainty           -0.211    38.660    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.094    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                         -23.874    
  -------------------------------------------------------------------
                         slack                                 14.220    

Slack (MET) :             14.742ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        4.320ns  (logic 0.828ns (19.166%)  route 3.492ns (80.834%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.544    19.032    my_Distance_meter/clk_camera
    SLICE_X48Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456    19.488 r  my_Distance_meter/distance_buffer_cm_reg[2]/Q
                         net (fo=33, routed)          1.438    20.926    my_char_rom_dist_meter/distance_cm[2]
    SLICE_X44Y70         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  my_char_rom_dist_meter/char_line_pixels_reg_i_75/O
                         net (fo=2, routed)           0.574    21.625    my_char_rom_dist_meter/char_line_pixels_reg_i_75_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  my_char_rom_dist_meter/char_line_pixels_reg_i_34/O
                         net (fo=10, routed)          0.797    22.546    my_draw_distance_char/tekst_do_wyswietlenia__0[1]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.670 r  my_draw_distance_char/char_line_pixels_reg_i_10/O
                         net (fo=1, routed)           0.682    23.352    my_font_rom/ADDRBWRADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.468    38.473    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.871    
                         clock uncertainty           -0.211    38.660    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.094    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                         -23.352    
  -------------------------------------------------------------------
                         slack                                 14.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.295ns (28.419%)  route 0.743ns (71.581%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.553    -0.628    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Distance_meter/distance_buffer_cm_reg[8]/Q
                         net (fo=28, routed)          0.354    -0.134    my_Distance_meter/distance_cm[8]
    SLICE_X46Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.089 r  my_Distance_meter/char_line_pixels_reg_i_86/O
                         net (fo=1, routed)           0.056    -0.033    my_Distance_meter/char_line_pixels_reg_i_86_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.012 r  my_Distance_meter/char_line_pixels_reg_i_43/O
                         net (fo=1, routed)           0.000     0.012    my_draw_distance_char/char_x_reg[2]_1
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I1_O)      0.064     0.076 r  my_draw_distance_char/char_line_pixels_reg_i_14/O
                         net (fo=1, routed)           0.334     0.410    my_font_rom/ADDRBWRADDR[4]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.120     0.058    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.391%)  route 0.902ns (79.609%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.553    -0.628    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          0.264    -0.223    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  my_char_rom_dist_meter/char_line_pixels_reg_i_34/O
                         net (fo=10, routed)          0.341     0.163    my_draw_distance_char/tekst_do_wyswietlenia__0[1]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.208 r  my_draw_distance_char/char_line_pixels_reg_i_10/O
                         net (fo=1, routed)           0.296     0.505    my_font_rom/ADDRBWRADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.121    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.429ns (36.929%)  route 0.733ns (63.071%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.552    -0.629    my_Distance_meter/clk_camera
    SLICE_X47Y71         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  my_Distance_meter/distance_buffer_cm_reg[3]/Q
                         net (fo=34, routed)          0.181    -0.308    my_char_rom_dist_meter/distance_cm[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  my_char_rom_dist_meter/char_line_pixels_reg_i_124/O
                         net (fo=1, routed)           0.000    -0.263    my_Distance_meter/tekst_do_wyswietlenia__0[6]
    SLICE_X45Y71         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.192 r  my_Distance_meter/char_line_pixels_reg_i_84/O
                         net (fo=1, routed)           0.134    -0.058    my_Distance_meter/char_line_pixels_reg_i_84_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.108     0.050 r  my_Distance_meter/char_line_pixels_reg_i_41/O
                         net (fo=1, routed)           0.000     0.050    my_draw_distance_char/char_x_reg[2]_0
    SLICE_X46Y72         MUXF7 (Prop_muxf7_I1_O)      0.064     0.114 r  my_draw_distance_char/char_line_pixels_reg_i_13/O
                         net (fo=1, routed)           0.418     0.532    my_font_rom/ADDRBWRADDR[5]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120     0.058    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.231ns (18.723%)  route 1.003ns (81.277%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.553    -0.628    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          0.264    -0.223    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  my_char_rom_dist_meter/char_line_pixels_reg_i_34/O
                         net (fo=10, routed)          0.376     0.198    my_draw_distance_char/tekst_do_wyswietlenia__0[1]
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.243 r  my_draw_distance_char/char_line_pixels_reg_i_11/O
                         net (fo=1, routed)           0.363     0.605    my_font_rom/ADDRBWRADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.121    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.231ns (17.682%)  route 1.075ns (82.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.553    -0.628    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          0.264    -0.223    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  my_char_rom_dist_meter/char_line_pixels_reg_i_34/O
                         net (fo=10, routed)          0.515     0.337    my_draw_distance_char/tekst_do_wyswietlenia__0[1]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.382 r  my_draw_distance_char/char_line_pixels_reg_i_8/O
                         net (fo=1, routed)           0.296     0.678    my_font_rom/ADDRBWRADDR[10]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.121    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.231ns (16.954%)  route 1.132ns (83.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.553    -0.628    my_Distance_meter/clk_camera
    SLICE_X47Y70         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Distance_meter/distance_buffer_cm_reg[6]/Q
                         net (fo=48, routed)          0.321    -0.167    my_Distance_meter/distance_cm[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.045    -0.122 r  my_Distance_meter/char_line_pixels_reg_i_38/O
                         net (fo=1, routed)           0.324     0.203    my_draw_distance_char/char_x_reg[0]_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  my_draw_distance_char/char_line_pixels_reg_i_12/O
                         net (fo=1, routed)           0.487     0.734    my_font_rom/ADDRBWRADDR[6]
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.861    -0.828    my_font_rom/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.121    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack        9.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.756ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 0.580ns (6.230%)  route 8.730ns (93.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.386     8.434    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  my_Distance_meter/trig_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.428    18.432    my_Distance_meter/clk_camera
    SLICE_X55Y77         FDRE                                         r  my_Distance_meter/trig_cnt_reg[24]/C
                         clock pessimism              0.398    18.830    
                         clock uncertainty           -0.211    18.619    
    SLICE_X55Y77         FDRE (Setup_fdre_C_R)       -0.429    18.190    my_Distance_meter/trig_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.190    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  9.756    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.580ns (6.324%)  route 8.592ns (93.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.248     8.296    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[20]/C
                         clock pessimism              0.398    18.829    
                         clock uncertainty           -0.211    18.618    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    18.189    my_Distance_meter/trig_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.189    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  9.893    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.580ns (6.324%)  route 8.592ns (93.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.248     8.296    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[21]/C
                         clock pessimism              0.398    18.829    
                         clock uncertainty           -0.211    18.618    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    18.189    my_Distance_meter/trig_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.189    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  9.893    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.580ns (6.324%)  route 8.592ns (93.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.248     8.296    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[22]/C
                         clock pessimism              0.398    18.829    
                         clock uncertainty           -0.211    18.618    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    18.189    my_Distance_meter/trig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.189    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  9.893    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.580ns (6.324%)  route 8.592ns (93.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 18.431 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.248     8.296    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.427    18.431    my_Distance_meter/clk_camera
    SLICE_X55Y76         FDRE                                         r  my_Distance_meter/trig_cnt_reg[23]/C
                         clock pessimism              0.398    18.829    
                         clock uncertainty           -0.211    18.618    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    18.189    my_Distance_meter/trig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.189    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  9.893    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.580ns (6.428%)  route 8.443ns (93.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.099     8.148    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[16]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X55Y75         FDRE (Setup_fdre_C_R)       -0.429    18.187    my_Distance_meter/trig_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.580ns (6.428%)  route 8.443ns (93.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.099     8.148    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[17]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X55Y75         FDRE (Setup_fdre_C_R)       -0.429    18.187    my_Distance_meter/trig_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.580ns (6.428%)  route 8.443ns (93.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.099     8.148    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[18]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X55Y75         FDRE (Setup_fdre_C_R)       -0.429    18.187    my_Distance_meter/trig_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.580ns (6.428%)  route 8.443ns (93.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          1.099     8.148    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X55Y75         FDRE                                         r  my_Distance_meter/trig_cnt_reg[19]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X55Y75         FDRE (Setup_fdre_C_R)       -0.429    18.187    my_Distance_meter/trig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.216ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 0.580ns (6.556%)  route 8.267ns (93.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.344     6.924    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          0.923     7.971    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X55Y74         FDRE                                         r  my_Distance_meter/trig_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X55Y74         FDRE                                         r  my_Distance_meter/trig_cnt_reg[12]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X55Y74         FDRE (Setup_fdre_C_R)       -0.429    18.187    my_Distance_meter/trig_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 10.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.141ns (13.735%)  route 0.886ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.886     0.407    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y12         FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.832    -0.858    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X10Y12         FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X10Y12         FDRE (Hold_fdre_C_R)         0.009    -0.083    my_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.141ns (12.442%)  route 0.992ns (87.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.992     0.514    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y11         FDCE                                         r  my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X10Y11         FDCE                                         r  my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X10Y11         FDCE (Hold_fdce_C_D)         0.059    -0.031    my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.120%)  route 1.022ns (87.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.022     0.544    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y12          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.832    -0.858    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X8Y12          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y12          FDRE (Hold_fdre_C_R)         0.009    -0.083    my_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562    -0.619    my_debounce/clk_vga
    SLICE_X32Y41         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.019     0.540    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.834    -0.856    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y11          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y11          FDRE (Hold_fdre_C_R)        -0.018    -0.108    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       30.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][22]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.241     7.822    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y80         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_distance_char/my_delay/clk_vga
    SLICE_X40Y80         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][22]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_distance_char/my_delay/del_mem_reg[0][22]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][22]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.241     7.822    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y80         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_distance_char/my_delay/clk_vga
    SLICE_X40Y80         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][22]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][22]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][21]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.241     7.822    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y80         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_rect_char/my_delay/clk_vga
    SLICE_X40Y80         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][21]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_rect_char/my_delay/del_mem_reg[0][21]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][22]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.241     7.822    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y80         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_rect_char/my_delay/clk_vga
    SLICE_X40Y80         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][22]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_rect_char/my_delay/del_mem_reg[0][22]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.241     7.822    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y80         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_rect_char/my_delay/clk_vga
    SLICE_X40Y80         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][22]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.241     7.822    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y80         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_rect_char/my_delay/clk_vga
    SLICE_X40Y80         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][22]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][22]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][32]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 0.456ns (5.324%)  route 8.110ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.110     7.690    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X41Y79         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_distance_char/my_delay/clk_vga
    SLICE_X41Y79         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][32]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_distance_char/my_delay/del_mem_reg[0][32]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][32]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 0.456ns (5.324%)  route 8.110ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         8.110     7.690    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X41Y79         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.426    38.430    my_draw_distance_char/my_delay/clk_vga
    SLICE_X41Y79         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][32]/C
                         clock pessimism              0.484    38.914    
                         clock uncertainty           -0.091    38.823    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.405    38.418    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][32]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             31.058ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][16]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 0.456ns (5.509%)  route 7.822ns (94.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.822     7.402    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X38Y80         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.424    38.428    my_draw_rect_char/my_delay/clk_vga
    SLICE_X38Y80         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][16]/C
                         clock pessimism              0.484    38.912    
                         clock uncertainty           -0.091    38.821    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.361    38.460    my_draw_rect_char/my_delay/del_mem_reg[0][16]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                 31.058    

Slack (MET) :             31.058ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][33]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 0.456ns (5.509%)  route 7.822ns (94.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.636    -0.876    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         7.822     7.402    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X38Y80         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         1.424    38.428    my_draw_rect_char/my_delay/clk_vga
    SLICE_X38Y80         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][33]/C
                         clock pessimism              0.484    38.912    
                         clock uncertainty           -0.091    38.821    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.361    38.460    my_draw_rect_char/my_delay/del_mem_reg[0][33]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                 31.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.141ns (6.551%)  route 2.011ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.011     1.564    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X39Y52         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X39Y52         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.008ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][1]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.547%)  route 2.013ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.013     1.565    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X37Y52         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y52         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][1]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/del_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][4]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.547%)  route 2.013ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.013     1.565    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X37Y52         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y52         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][4]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/del_mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][8]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.547%)  route 2.013ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.013     1.565    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X37Y52         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y52         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][8]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/del_mem_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.012ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][9]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.141ns (6.534%)  route 2.017ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.017     1.570    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X36Y52         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X36Y52         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][9]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X36Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][6]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.141ns (6.386%)  route 2.067ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.067     1.620    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X37Y51         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y51         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][6]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/del_mem_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][6]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.141ns (6.386%)  route 2.067ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.067     1.620    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X37Y51         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830    -0.859    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y51         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][6]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.075ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.141ns (6.351%)  route 2.079ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.079     1.632    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X36Y54         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829    -0.860    my_draw_rect_char/my_delay/clk_vga
    SLICE_X36Y54         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][0]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X36Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    my_draw_rect_char/my_delay/del_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.141ns (6.245%)  route 2.117ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.117     1.669    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X34Y52         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829    -0.860    my_draw_rect_char/my_delay/clk_vga
    SLICE_X34Y52         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][10]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    my_draw_rect_char/my_delay/del_mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][10]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.141ns (6.245%)  route 2.117ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.593    -0.588    my_resetlocked/clk_vga
    SLICE_X59Y41         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=494, routed)         2.117     1.669    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X34Y52         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829    -0.860    my_draw_rect_char/my_delay/clk_vga
    SLICE_X34Y52         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][10]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  2.088    





