Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Dec  5 20:51:08 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   148 |
|    Minimum number of control sets                        |   148 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   221 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   148 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |   130 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              37 |           12 |
| No           | Yes                   | No                     |              62 |           19 |
| Yes          | No                    | No                     |             917 |          323 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |           Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+
|  baud_BUFG      | uart1/receiver/data_out[7]        |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[5]        |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/transmitter/bit_out_i_2_n_0 | uart1/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[4]        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  |                                   |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[1]        |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[0]        |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[2]        |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[3]        |                                       |                1 |              1 |         1.00 |
|  baud_BUFG      | uart1/receiver/data_out[6]        |                                       |                1 |              1 |         1.00 |
|  received1_BUFG | tg/mem[100][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[8][6]_i_1_n_0              |                                       |                4 |              7 |         1.75 |
|  baud_BUFG      |                                   |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[78][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[79][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[5][6]_i_1_n_0              |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[92][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[96][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[35][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG |                                   | uart1/receiver/SR[0]                  |                2 |              7 |         3.50 |
|  received1_BUFG |                                   | tg/itr[6]_i_1_n_0                     |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[105][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[110][6]_i_1_n_0            |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[103][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[112][6]_i_1_n_0            |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[113][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[102][6]_i_1_n_0            |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[107][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem                            |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[10][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[114][6]_i_1_n_0            |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[104][6]_i_1_n_0            |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[106][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[115][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[116][6]_i_1_n_0            |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[109][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[97][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[101][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[108][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[111][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[117][6]_i_1_n_0            |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[118][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[31][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[120][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[14][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[30][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[50][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[3][6]_i_1_n_0              |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[51][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[37][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[33][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[11][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[52][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[53][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[54][6]_i_1_n_0             |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[55][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[13][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[125][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[15][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[21][6]_i_1_n_0             |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[41][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[121][6]_i_1_n_0            |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[119][6]_i_1_n_0            |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[124][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[18][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[19][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[1][6]_i_1_n_0              |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[23][6]_i_1_n_0             |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[20][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[24][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[29][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[2][6]_i_1_n_0              |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[17][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[32][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[85][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[16][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[38][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[25][6]_i_1_n_0             |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[39][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[12][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[34][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[42][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[123][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[27][6]_i_1_n_0             |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[44][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[45][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[126][6]_i_1_n_0            |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[36][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[122][6]_i_1_n_0            |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[43][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[28][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[46][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[47][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[48][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[49][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[22][6]_i_1_n_0             |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[4][6]_i_1_n_0              |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[26][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[40][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[77][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[59][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[81][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[99][6]_i_1_n_0             |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[61][6]_i_1_n_0             |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[58][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[74][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[80][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[9][6]_i_1_n_0              |                                       |                6 |              7 |         1.17 |
|  received1_BUFG | tg/mem[98][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[95][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[62][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[64][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[83][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[94][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[63][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[84][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[57][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[66][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[67][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[70][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[72][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[75][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[89][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[6][6]_i_1_n_0              |                                       |                3 |              7 |         2.33 |
|  received1_BUFG | tg/mem[88][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[76][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[56][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[65][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[82][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[90][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[68][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[73][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[86][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[7][6]_i_1_n_0              |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[91][6]_i_1_n_0             |                                       |                1 |              7 |         7.00 |
|  received1_BUFG | tg/mem[93][6]_i_1_n_0             |                                       |                2 |              7 |         3.50 |
|  received1_BUFG | tg/mem[69][6]_i_1_n_0             |                                       |                5 |              7 |         1.40 |
|  received1_BUFG | tg/mem[71][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[87][6]_i_1_n_0             |                                       |                4 |              7 |         1.75 |
|  received1_BUFG | tg/mem[60][6]_i_1_n_0             |                                       |                3 |              7 |         2.33 |
|  baud_BUFG      |                                   | uart1/receiver/count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  baud_BUFG      |                                   | uart1/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  baud_BUFG      | uart1/transmitter/temp[7]_i_1_n_0 |                                       |                2 |              8 |         4.00 |
|  vga/CLK        | vga/v_count_next_1                | reset_IBUF                            |                5 |             10 |         2.00 |
|  vga/CLK        |                                   | reset_IBUF                            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG  | vga/CLK                           |                                       |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG  |                                   | reset_IBUF                            |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG  |                                   | uart1/baudrate_gen/clear              |                8 |             32 |         4.00 |
+-----------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+


