module modulo_demux1_36_sel(mdc,mdl,out_sel);

	input mdc[2:0];
	input mdl[2:0];
	output [5:0] out_sel;
	
	mdc[2]'mdl[2]mdl[1]mdl[0]  
	mdc[2]mdl[2]mdl[1]' 
	mdc[2]mdl[2]mdl[0]' 
	mdc[2]mdc[0] 
	mdc[2]mdc[1] 

	mdc[2]'mdl[2]mdl[1]mdl[0] 
	mdc[1]mdl[1] 
	mdc[1]mdl[2] 
	mdc[1]mdc[0] 
	mdc[2]mdl[2]' 
	mdc[2]mdc[0]
	 
	mdc[2]'mdl[2]mdl[1]mdl[0]  
	mdc[1]'mdc[0]mdl[0]  
	mdc[1]'mdc[0]mdl[1]  
	mdc[0]mdl[2] 
	mdc[1]mdc[0]'mdl[2]'mdl[1]'  
	mdc[0]mdl[1]mdl[0]  
	mdc[2]mdl[2]' 
	mdc[2]mdc[1]
	 
	mdc[2]'mdc[1]'mdc[0]'mdl[2] 
	mdc[0]mdl[2]'mdl[1]'mdl[0]' 
	mdc[1]mdl[2]'mdl[1]' 
	mdc[1]mdc[0]mdl[2]'mdl[0]'
	mdc[2]mdl[2]'
	mdc[2]mdc[0] 
	mdc[2]mdc[1] 
	mdc[2]'mdc[1]'mdl[2]mdl[0] 
	mdc[2]'mdc[1]'mdl[2]mdl[1] 
	mdc[2]'mdc[0]'mdl[2]mdl[1] 
	mdc[2]'mdl[2]mdl[1]mdl[0]
	 
	mdc[1]'mdc[0]mdl[1]'mdl[0]' 
	mdc[1]mdc[0]'mdl[1]' 
	mdc[1]mdl[1]'mdl[0] 
	mdc[1]mdc[0]mdl[1]mdl[0]' 
	mdc[2]mdc[0] 
	mdc[1]'mdc[0]'mdl[1]mdl[0]' 
	mdc[1]'mdl[2]'mdl[1]mdl[0] 
	mdc[2]'mdl[2]mdl[1]mdl[0] 
	mdc[2]mdc[1]
	
	mdc[1]'mdc[0]mdl[0]' 
	mdc[1]mdc[0]'mdl[1]' 
	mdc[1]mdl[1]'mdl[0] 
	mdc[0]mdl[1]mdl[0]'  
	mdc[2]mdl[1]mdl[0]'  
	mdc[2]mdc[0] 
	mdc[2]'mdc[1]'mdc[0]'mdl[0]  
	mdc[2]'mdl[2]mdl[1]mdl[0] 
	mdc[1]'mdc[0]'mdl[2]'mdl[1]mdl[0]  
	mdc[2]mdc[1]

	
	
	
	
	
	
	
		
	
endmodule 
