[
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X20M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X31M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X32M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X58M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 58,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X61M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 61,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X64M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 64,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X69M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 69,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA64X72M4SWSO",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 72,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X12M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 12,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X16M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 16,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X20M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X22M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 22,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X23M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 23,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X25M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 25,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X26M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 26,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X27M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 27,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X30M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 30,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X31M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X33M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 33,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X50M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 50,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X59M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 59,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA128X64M4SWSO",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 64,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA160X57M4SWSO",
  "vt" : "SRAM",
  "depth" : "160",
  "width" : 57,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA192X43M4SWSO",
  "vt" : "SRAM",
  "depth" : "192",
  "width" : 43,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X8M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 8,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X12M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 12,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X16M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 16,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X20M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X22M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 22,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X23M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 23,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X25M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 25,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X27M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 27,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X28M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 28,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X29M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 29,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X31M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X32M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X33M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 33,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X36M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X64M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 64,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X72M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 72,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA256X78M4SWSO",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 78,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X4M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 4,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X5M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 5,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X8M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 8,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X12M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 12,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X16M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 16,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X22M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 22,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X23M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 23,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X24M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 24,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X25M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 25,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X27M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 27,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X31M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X32M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X36M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X72M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 72,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA512X78M4SWSO",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 78,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA1024X30M4SWSO",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 30,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA1024X31M4SWSO",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA1024X32M4SWSO",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA1024X36M4SWSO",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA2048X20M8SWSO",
  "vt" : "SRAM",
  "depth" : "2048",
  "width" : 20,
  "mux" : 8,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA2048X30M8SWSO",
  "vt" : "SRAM",
  "depth" : "2048",
  "width" : 30,
  "mux" : 8,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA2048X32M8SWSO",
  "vt" : "SRAM",
  "depth" : "2048",
  "width" : 32,
  "mux" : 8,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA2048X36M8SWSO",
  "vt" : "SRAM",
  "depth" : "2048",
  "width" : 36,
  "mux" : 8,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
},
{
  "type" : "sram",
  "name" : "TEM5N28HPCPLVTA2048X40M8SWSO",
  "vt" : "SRAM",
  "depth" : "2048",
  "width" : 40,
  "mux" : 8,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    {
        "name": "SLP",
        "width": 1,
        "type": "constant",
        "value": 0
    },
    {
        "name": "SD",
        "width": 1,
        "type": "constant",
        "value": 0
    }
  ]
}
]
