Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: Nodo_input.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nodo_input.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nodo_input"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : Nodo_input
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/ROM.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cont_mod4.vhd" in Library work.
Architecture behavioural of Entity cont16 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uc_input.vhd" in Library work.
Architecture structural of Entity uc_input is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_input.vhd" in Library work.
Architecture structural of Entity uo_input is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_input.vhd" in Library work.
Entity <nodo_input> compiled.
Entity <Nodo_input> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Nodo_input> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <uc_input> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <uo_input> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cont16> in library <work> (architecture <behavioural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Nodo_input> in library <work> (Architecture <structural>).
Entity <Nodo_input> analyzed. Unit <Nodo_input> generated.

Analyzing Entity <uc_input> in library <work> (Architecture <structural>).
Entity <uc_input> analyzed. Unit <uc_input> generated.

Analyzing Entity <uo_input> in library <work> (Architecture <structural>).
Entity <uo_input> analyzed. Unit <uo_input> generated.

Analyzing Entity <ROM> in library <work> (Architecture <behavioral>).
    Set property "rom_style = block" for signal <ROM>.
Entity <ROM> analyzed. Unit <ROM> generated.

Analyzing Entity <cont16> in library <work> (Architecture <behavioural>).
Entity <cont16> analyzed. Unit <cont16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uc_input>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uc_input.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rts>.
    Found 1-bit register for signal <en_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <uc_input> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/ROM.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 16x4-bit ROM for signal <$varindex0000> created at line 66.
    Found 4-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <ROM> synthesized.


Synthesizing Unit <cont16>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cont_mod4.vhd".
    Found 1-bit register for signal <div>.
    Found 4-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cont16> synthesized.


Synthesizing Unit <uo_input>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_input.vhd".
WARNING:Xst:1780 - Signal <data_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <uo_input> synthesized.


Synthesizing Unit <Nodo_input>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_input.vhd".
Unit <Nodo_input> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 3
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ucA/current_state/FSM> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 q0    | 01
 q1    | 10
-------------------

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <DATA>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 16x4-bit single-port block RAM                        : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Nodo_input> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nodo_input, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Nodo_input.ngr
Top Level Output File Name         : Nodo_input
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 12
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 2
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 9
#      FD                          : 3
#      FDCE                        : 4
#      FDCE_1                      : 1
#      FDSE                        : 1
# RAMS                             : 1
#      RAMB16_S4                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                        6  out of   8672     0%  
 Number of Slice Flip Flops:              9  out of  17344     0%  
 Number of 4 input LUTs:                  9  out of  17344     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    250     3%  
 Number of BRAMs:                         1  out of     28     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
ucA/en_cnt                         | NONE(ucA/current_state_FSM_FFd2)| 4     |
CLK                                | BUFGP                           | 6     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 5     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.821ns (Maximum Frequency: 354.447MHz)
   Minimum input arrival time before clock: 2.902ns
   Maximum output required time after clock: 5.962ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ucA/en_cnt'
  Clock period: 2.323ns (frequency: 430.487MHz)
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Delay:               2.323ns (Levels of Logic = 2)
  Source:            ucA/current_state_FSM_FFd2 (FF)
  Destination:       ucA/current_state_FSM_FFd2 (FF)
  Source Clock:      ucA/en_cnt rising
  Destination Clock: ucA/en_cnt rising

  Data Path: ucA/current_state_FSM_FFd2 to ucA/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.514   0.651  ucA/current_state_FSM_FFd2 (ucA/current_state_FSM_FFd2)
     LUT3:I0->O            1   0.612   0.000  ucA/current_state_FSM_FFd2-In_F (N5)
     MUXF5:I0->O           1   0.278   0.000  ucA/current_state_FSM_FFd2-In (ucA/current_state_FSM_FFd2-In)
     FD:D                      0.268          ucA/current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.323ns (1.672ns logic, 0.651ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.821ns (frequency: 354.447MHz)
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Delay:               1.411ns (Levels of Logic = 0)
  Source:            uoA/cnt_0/c_0 (FF)
  Destination:       uoA/rom_0/Mrom__varindex0000 (RAM)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: uoA/cnt_0/c_0 to uoA/rom_0/Mrom__varindex0000
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.569  uoA/cnt_0/c_0 (uoA/cnt_0/c_0)
     RAMB16_S4:ADDR0           0.328          uoA/rom_0/Mrom__varindex0000
    ----------------------------------------
    Total                      1.411ns (0.842ns logic, 0.569ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ucA/en_cnt'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              2.902ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       ucA/current_state_FSM_FFd2 (FF)
  Destination Clock: ucA/en_cnt rising

  Data Path: RST to ucA/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  RST_IBUF (RST_IBUF)
     LUT3:I1->O            1   0.612   0.000  ucA/current_state_FSM_FFd2-In_F (N5)
     MUXF5:I0->O           1   0.278   0.000  ucA/current_state_FSM_FFd2-In (ucA/current_state_FSM_FFd2-In)
     FD:D                      0.268          ucA/current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.902ns (2.264ns logic, 0.638ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ucA/en_cnt'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            ucA/rts (FF)
  Destination:       rts (PAD)
  Source Clock:      ucA/en_cnt rising

  Data Path: ucA/rts to rts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.514   0.357  ucA/rts (ucA/rts)
     OBUF:I->O                 3.169          rts_OBUF (rts)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 1)
  Source:            uoA/rom_0/Mrom__varindex0000 (RAM)
  Destination:       DATA<3> (PAD)
  Source Clock:      CLK rising

  Data Path: uoA/rom_0/Mrom__varindex0000 to DATA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4:CLK->DO3    1   2.436   0.357  uoA/rom_0/Mrom__varindex0000 (DATA_3_OBUF)
     OBUF:I->O                 3.169          DATA_3_OBUF (DATA<3>)
    ----------------------------------------
    Total                      5.962ns (5.605ns logic, 0.357ns route)
                                       (94.0% logic, 6.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.58 secs
 
--> 


Total memory usage is 617476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

