{
  "version": "20240723.13",
  "metadata": {
    "allowLoopbacks": true,
    "backgroundSize": 15,
    "connectionStyle": "orthogonal",
    "layout": "CytoscapeEngine - grid",
    "movementStep": 15
  },
  "nodes": [
    {
      "additionalData": "fpga_topwrap/ips/axi/axi_axil_adapter.yaml",
      "category": "IPcore",
      "interfaces": [
        {
          "direction": "input",
          "name": "clk",
          "type": [
            "port"
          ]
        },
        {
          "direction": "input",
          "name": "rst",
          "type": [
            "port"
          ]
        },
        {
          "direction": "input",
          "name": "s_axi",
          "type": [
            "iface_AXI4"
          ]
        },
        {
          "direction": "output",
          "maxConnectionsCount": 1,
          "name": "m_axi",
          "type": [
            "iface_AXI4Lite"
          ]
        }
      ],
      "layer": "axi_axil_adapter",
      "name": "axi_axil_adapter",
      "properties": [
        {
          "default": "32",
          "name": "ADDR_WIDTH",
          "type": "text"
        },
        {
          "default": "32",
          "name": "AXI_DATA_WIDTH",
          "type": "text"
        },
        {
          "default": "8",
          "name": "AXI_ID_WIDTH",
          "type": "text"
        },
        {
          "default": "AXI_DATA_WIDTH/8",
          "name": "AXI_STRB_WIDTH",
          "type": "text"
        },
        {
          "default": "32",
          "name": "AXIL_DATA_WIDTH",
          "type": "text"
        },
        {
          "default": "AXIL_DATA_WIDTH/8",
          "name": "AXIL_STRB_WIDTH",
          "type": "text"
        }
      ]
    },
    {
      "additionalData": "examples/pwm/ipcores/litex_pwm.yml",
      "category": "IPcore",
      "interfaces": [
        {
          "direction": "input",
          "name": "sys_clk",
          "type": [
            "port"
          ]
        },
        {
          "direction": "input",
          "name": "sys_rst",
          "type": [
            "port"
          ]
        },
        {
          "direction": "output",
          "name": "pwm",
          "type": [
            "port"
          ]
        },
        {
          "direction": "input",
          "name": "s_axi",
          "type": [
            "iface_AXI4Lite"
          ]
        }
      ],
      "layer": "litex_pwm",
      "name": "litex_pwm",
      "properties": []
    },
    {
      "additionalData": "examples/pwm/ipcores/ps7.yaml",
      "category": "IPcore",
      "interfaces": [
        {
          "direction": "input",
          "name": "MAXIGP0ACLK",
          "type": [
            "port"
          ]
        },
        {
          "direction": "output",
          "name": "FCLK0",
          "type": [
            "port"
          ]
        },
        {
          "direction": "output",
          "name": "MAXIGP0ARESETN",
          "type": [
            "port"
          ]
        },
        {
          "direction": "output",
          "name": "FCLK_RESET0_N",
          "type": [
            "port"
          ]
        },
        {
          "direction": "output",
          "maxConnectionsCount": 1,
          "name": "M_AXI_GP0",
          "type": [
            "iface_AXI4"
          ]
        }
      ],
      "layer": "ps7",
      "name": "ps7",
      "properties": []
    },
    {
      "category": "Metanode",
      "interfaces": [
        {
          "direction": "output",
          "name": "external",
          "type": [
            "external",
            "iface_AXI4",
            "iface_AXI4Lite",
            "port"
          ]
        }
      ],
      "layer": "External Input",
      "name": "External Input",
      "properties": [
        {
          "default": "",
          "name": "External Name",
          "type": "text"
        }
      ]
    },
    {
      "category": "Metanode",
      "interfaces": [
        {
          "direction": "input",
          "name": "external",
          "type": [
            "external",
            "iface_AXI4",
            "iface_AXI4Lite",
            "port"
          ]
        }
      ],
      "layer": "External Output",
      "name": "External Output",
      "properties": [
        {
          "default": "",
          "name": "External Name",
          "type": "text"
        }
      ]
    },
    {
      "category": "Metanode",
      "interfaces": [
        {
          "direction": "inout",
          "maxConnectionsCount": 1,
          "name": "external",
          "side": "left",
          "type": [
            "external",
            "iface_AXI4",
            "iface_AXI4Lite",
            "port"
          ]
        }
      ],
      "layer": "External Inout",
      "name": "External Inout",
      "properties": [
        {
          "default": "",
          "name": "External Name",
          "type": "text"
        }
      ]
    }
  ]
}
