

================================================================
== Vivado HLS Report for 'duplicateMat_2762'
================================================================
* Date:           Wed Mar 18 11:35:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max    |   min  |   max  |   Type   |
    +---------+---------+----------+-----------+--------+--------+----------+
    |   174963|   924003| 8.748 ms | 46.200 ms |  174962|  923762| dataflow |
    +---------+---------+----------+-----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+-----------+--------+--------+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min   |    max    |   min  |   max  |   Type  |
        +--------------------------+-----------------------+---------+---------+----------+-----------+--------+--------+---------+
        |duplicateMat_2_Loop_1_U0  |duplicateMat_2_Loop_1  |        5|   923761| 0.250 us | 46.188 ms |       5|  923761|   none  |
        |xFDuplicate_2_U0          |xFDuplicate_2          |   174961|   174961| 8.748 ms |  8.748 ms |  174961|  174961|   none  |
        |duplicateMat_2_Loop_U0    |duplicateMat_2_Loop_s  |     2881|   923761| 0.144 ms | 46.188 ms |    2881|  923761|   none  |
        |duplicateMat_2_Block_U0   |duplicateMat_2_Block   |        0|        0|   0 ns   |    0 ns   |       0|       0|   none  |
        +--------------------------+-----------------------+---------+---------+----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      35|    203|    -|
|Instance         |        -|      -|     244|    726|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     286|   1006|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |duplicateMat_2_Block_U0   |duplicateMat_2_Block   |        0|      0|    3|   56|    0|
    |duplicateMat_2_Loop_1_U0  |duplicateMat_2_Loop_1  |        0|      0|  131|  295|    0|
    |duplicateMat_2_Loop_U0    |duplicateMat_2_Loop_s  |        0|      0|   54|  201|    0|
    |xFDuplicate_2_U0          |xFDuplicate_2          |        0|      0|   56|  174|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                     |                       |        0|      0|  244|  726|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |dst1_V_V_U                |        0|  5|   0|    -|     2|   24|       48|
    |dst_V_V_U                 |        0|  5|   0|    -|     2|   24|       48|
    |p_dst1_cols_c_i_U         |        0|  5|   0|    -|     4|   12|       48|
    |p_dst1_rows_c_i_U         |        0|  5|   0|    -|     4|   11|       44|
    |p_src_cols_load6_loc_1_U  |        0|  5|   0|    -|     2|   12|       24|
    |p_src_cols_load6_loc_s_U  |        0|  5|   0|    -|     2|   12|       24|
    |src_V_V_U                 |        0|  5|   0|    -|     2|   24|       48|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |Total                     |        0| 35|   0|    0|    18|  119|      284|
    +--------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |duplicateMat_2_Block_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |duplicateMat_2_Loop_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_2_Block_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_2_Loop_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_2_Block_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_2_Loop_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_duplicateMat_2_Block_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_duplicateMat_2_Loop_U0_ap_ready   |   9|          2|    1|          2|
    |duplicateMat_2_Block_U0_ap_ready_count        |   9|          2|    2|          4|
    |duplicateMat_2_Loop_U0_ap_ready_count         |   9|          2|    2|          4|
    |real_start                                    |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  45|         10|    7|         14|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_duplicateMat_2_Block_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_duplicateMat_2_Loop_U0_ap_ready   |  1|   0|    1|          0|
    |duplicateMat_2_Block_U0_ap_ready_count        |  2|   0|    2|          0|
    |duplicateMat_2_Loop_U0_ap_ready_count         |  2|   0|    2|          0|
    |start_once_reg                                |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  7|   0|    7|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_start              |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|start_out             | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|start_write           | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_clk                |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_done               | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|p_src_cols_dout       |  in |   12|   ap_fifo  |     p_src_cols    |    pointer   |
|p_src_cols_empty_n    |  in |    1|   ap_fifo  |     p_src_cols    |    pointer   |
|p_src_cols_read       | out |    1|   ap_fifo  |     p_src_cols    |    pointer   |
|p_src_data_V_dout     |  in |   24|   ap_fifo  |    p_src_data_V   |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  |    p_src_data_V   |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  |    p_src_data_V   |    pointer   |
|p_dst1_rows           |  in |   11|   ap_none  |    p_dst1_rows    |    pointer   |
|p_dst1_rows_ap_vld    |  in |    1|   ap_none  |    p_dst1_rows    |    pointer   |
|p_dst1_cols           |  in |   12|   ap_none  |    p_dst1_cols    |    pointer   |
|p_dst1_cols_ap_vld    |  in |    1|   ap_none  |    p_dst1_cols    |    pointer   |
|p_dst1_data_V_din     | out |   24|   ap_fifo  |   p_dst1_data_V   |    pointer   |
|p_dst1_data_V_full_n  |  in |    1|   ap_fifo  |   p_dst1_data_V   |    pointer   |
|p_dst1_data_V_write   | out |    1|   ap_fifo  |   p_dst1_data_V   |    pointer   |
|p_dst2_data_V_din     | out |   24|   ap_fifo  |   p_dst2_data_V   |    pointer   |
|p_dst2_data_V_full_n  |  in |    1|   ap_fifo  |   p_dst2_data_V   |    pointer   |
|p_dst2_data_V_write   | out |    1|   ap_fifo  |   p_dst2_data_V   |    pointer   |
+----------------------+-----+-----+------------+-------------------+--------------+

