TimeQuest Timing Analyzer report for Uni_Projektas
Thu Apr 13 11:39:55 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Output Enable Times
 18. Minimum Output Enable Times
 19. Output Disable Times
 20. Minimum Output Disable Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLK'
 27. Fast Model Hold: 'CLK'
 28. Fast Model Minimum Pulse Width: 'CLK'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Multicorner Timing Analysis Summary
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu Apr 13 11:39:55 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 161.45 MHz ; 161.45 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 13.806 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK   ; 6.933 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.806 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.234      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.125      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.123      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 13.952 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 6.091      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[22] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.952      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[20] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.931      ;
; 14.177 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[1]  ; CLK          ; CLK         ; 20.000       ; -0.005     ; 5.858      ;
; 14.200 ; Setup_manager:this_setup_manager|config_command_counter[11] ; Setup_manager:this_setup_manager|config_command_counter[0]  ; CLK          ; CLK         ; 20.000       ; -0.005     ; 5.835      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.264 ; Setup_manager:this_setup_manager|config_command_counter[23] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.779      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.281 ; Setup_manager:this_setup_manager|config_command_counter[17] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.762      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[1]  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.749      ;
; 14.291 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[1]  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.747      ;
; 14.312 ; Setup_manager:this_setup_manager|config_command_counter[18] ; Setup_manager:this_setup_manager|config_command_counter[0]  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.726      ;
; 14.314 ; Setup_manager:this_setup_manager|config_command_counter[21] ; Setup_manager:this_setup_manager|config_command_counter[0]  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.724      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[4]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[5]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[6]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[7]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[8]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[9]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[10] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.315 ; Setup_manager:this_setup_manager|config_command_counter[15] ; Setup_manager:this_setup_manager|config_command_counter[11] ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.728      ;
; 14.323 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[1]  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.715      ;
; 14.346 ; Setup_manager:this_setup_manager|config_command_counter[19] ; Setup_manager:this_setup_manager|config_command_counter[0]  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.692      ;
; 14.349 ; Setup_manager:this_setup_manager|config_command_counter[13] ; Setup_manager:this_setup_manager|config_command_counter[2]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.694      ;
; 14.349 ; Setup_manager:this_setup_manager|config_command_counter[13] ; Setup_manager:this_setup_manager|config_command_counter[3]  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.694      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                               ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM85                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM85                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                         ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                    ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                             ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                       ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[6]_OTERM9                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[6]_OTERM9                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.038      ;
; 0.741 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.745 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.759 ; Setup_manager:this_setup_manager|config_command_counter[23]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[23]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.772 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.774 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.793 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.099      ;
; 0.794 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.100      ;
; 0.799 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.105      ;
; 0.939 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.245      ;
; 0.955 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.961 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.965 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.271      ;
; 0.965 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.271      ;
; 0.966 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.272      ;
; 0.967 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.273      ;
; 0.968 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.972 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.278      ;
; 1.004 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~en                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.311      ;
; 1.005 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~en                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.312      ;
; 1.006 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[2]~en                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.313      ;
; 1.099 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.405      ;
; 1.101 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.408      ;
; 1.101 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.408      ;
; 1.146 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.453      ;
; 1.157 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM89                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM85                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.463      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                      ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.163 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; Setup_manager:this_setup_manager|config_command_counter[12]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[12]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.169 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.475      ;
; 1.170 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.476      ;
; 1.171 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                      ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.177 ; SPI_Controller:adc_spi_controller|cs_up_counter[1]                                                                                                                               ; SPI_Controller:adc_spi_controller|cs_up_counter[1]                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; SPI_Controller:adc_spi_controller|cs_up_counter[3]                                                                                                                               ; SPI_Controller:adc_spi_controller|cs_up_counter[3]                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.184 ; Setup_manager:this_setup_manager|config_command_counter[13]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[13]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.490      ;
; 1.185 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.491      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[4]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[4]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[7]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[7]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.663 ; 8.663 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 7.932 ; 7.932 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 9.021 ; 9.021 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 9.048 ; 9.048 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 7.950 ; 7.950 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 7.623 ; 7.623 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 7.967 ; 7.967 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.247 ; 7.247 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.238 ; 8.238 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.706 ; 8.706 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 8.911 ; 8.911 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 9.042 ; 9.042 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 9.048 ; 9.048 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.154 ; 9.154 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.272 ; 7.272 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.276 ; 7.276 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.633 ; 7.633 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 8.076 ; 8.076 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.977 ; 7.977 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.014 ; 8.014 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.388 ; 8.388 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.088 ; 8.088 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 8.429 ; 8.429 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.419 ; 8.419 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.154 ; 9.154 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.253 ; 7.253 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 8.962 ; 8.962 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.204 ; 7.204 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.224 ; 7.224 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.239 ; 7.239 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.663 ; 7.663 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.403 ; 8.403 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.552 ; 7.552 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.403 ; 8.403 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.758 ; 8.758 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.663 ; 8.663 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 7.932 ; 7.932 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 9.021 ; 9.021 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.247 ; 7.247 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 7.950 ; 7.950 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 7.623 ; 7.623 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 7.967 ; 7.967 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.247 ; 7.247 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.238 ; 8.238 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.706 ; 8.706 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 8.911 ; 8.911 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 9.042 ; 9.042 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 9.048 ; 9.048 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.204 ; 7.204 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.272 ; 7.272 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.276 ; 7.276 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.633 ; 7.633 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 8.076 ; 8.076 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.977 ; 7.977 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.014 ; 8.014 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.388 ; 8.388 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.088 ; 8.088 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 8.429 ; 8.429 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.419 ; 8.419 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.154 ; 9.154 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.253 ; 7.253 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 8.962 ; 8.962 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.204 ; 7.204 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.224 ; 7.224 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.239 ; 7.239 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.663 ; 7.663 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.403 ; 8.403 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.552 ; 7.552 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.403 ; 8.403 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.758 ; 8.758 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.938 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.204 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.204 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.207 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.550 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.217 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.219 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.418 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.636 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.039 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.345 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.353 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.938 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.204 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.204 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.207 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.550 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.217 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.219 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.418 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.636 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.039 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.345 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.353 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.938     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.204     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.204     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.207     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.550     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.217     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.219     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.418     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.636     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.039     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.345     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.353     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.938     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.204     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.204     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.207     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.550     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.217     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.219     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.418     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.636     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.039     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.345     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.353     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 17.538 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK   ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.427      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.427      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.427      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.427      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.542 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.423      ;
; 17.542 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.423      ;
; 17.542 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.423      ;
; 17.542 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.423      ;
; 17.554 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.554 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.554 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.554 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.332      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.332      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.332      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.332      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.331      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.331      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.331      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.331      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.646 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.324      ;
; 17.646 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.324      ;
; 17.646 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.324      ;
; 17.646 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.324      ;
; 17.653 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.314      ;
; 17.653 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.314      ;
; 17.653 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.314      ;
; 17.653 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.314      ;
; 17.654 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.654 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.654 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.654 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[8]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.977 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; 0.003      ; 2.058      ;
; 17.981 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.051      ;
; 17.981 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.051      ;
; 17.981 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.051      ;
; 17.981 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.051      ;
; 17.981 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.051      ;
; 17.981 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.051      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                               ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM85                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM85                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                         ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                    ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                             ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                       ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[6]_OTERM9                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[6]_OTERM9                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.238 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; Setup_manager:this_setup_manager|config_command_counter[23]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[23]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.262 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.414      ;
; 0.268 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                               ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.305 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.457      ;
; 0.312 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.464      ;
; 0.314 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.471      ;
; 0.330 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~en                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.483      ;
; 0.331 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~en                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.484      ;
; 0.333 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[2]~en                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.486      ;
; 0.349 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.503      ;
; 0.349 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.503      ;
; 0.355 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                      ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; Setup_manager:this_setup_manager|config_command_counter[12]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[12]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                      ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM89                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM85                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                     ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; SPI_Controller:adc_spi_controller|cs_up_counter[1]                                                                                                                               ; SPI_Controller:adc_spi_controller|cs_up_counter[1]                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Setup_manager:this_setup_manager|config_command_counter[13]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[13]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                     ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; SPI_Controller:adc_spi_controller|cs_up_counter[3]                                                                                                                               ; SPI_Controller:adc_spi_controller|cs_up_counter[3]                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                      ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                       ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[4]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[4]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[7]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[7]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.819 ; 3.819 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.597 ; 3.597 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.924 ; 3.924 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.991 ; 3.991 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.654 ; 3.654 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.565 ; 3.565 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.661 ; 3.661 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.448 ; 3.448 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.794 ; 3.794 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.891 ; 3.891 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 3.974 ; 3.974 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 3.987 ; 3.987 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 3.991 ; 3.991 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.047 ; 4.047 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.463 ; 3.463 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.465 ; 3.465 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.719 ; 3.719 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.662 ; 3.662 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.808 ; 3.808 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.727 ; 3.727 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 3.839 ; 3.839 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.828 ; 3.828 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.412 ; 3.412 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.047 ; 4.047 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.380 ; 3.380 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.395 ; 3.395 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.394 ; 3.394 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.576 ; 3.576 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.478 ; 3.478 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.914 ; 3.914 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.248 ; 3.248 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.819 ; 3.819 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.597 ; 3.597 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.924 ; 3.924 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.448 ; 3.448 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.654 ; 3.654 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.565 ; 3.565 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.661 ; 3.661 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.448 ; 3.448 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.794 ; 3.794 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.891 ; 3.891 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 3.974 ; 3.974 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 3.987 ; 3.987 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 3.991 ; 3.991 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.380 ; 3.380 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.463 ; 3.463 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.465 ; 3.465 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.719 ; 3.719 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.662 ; 3.662 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.808 ; 3.808 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.727 ; 3.727 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 3.839 ; 3.839 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.828 ; 3.828 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.412 ; 3.412 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.047 ; 4.047 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.380 ; 3.380 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.395 ; 3.395 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.394 ; 3.394 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.576 ; 3.576 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.478 ; 3.478 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.914 ; 3.914 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.248 ; 3.248 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.882 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.427 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.432 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.434 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.531 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.427 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.428 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.555 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.578 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.706 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.798 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.798 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.882 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.427 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.432 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.434 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.531 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.427 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.428 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.555 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.578 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.706 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.798 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.798 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.882     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.427     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.432     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.434     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.531     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.427     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.428     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.555     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.578     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.706     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.798     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.798     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.882     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.427     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.432     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.434     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.531     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.427     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.428     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.555     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.578     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.706     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.798     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.798     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 13.806 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 13.806 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.663 ; 8.663 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 7.932 ; 7.932 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 9.021 ; 9.021 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 9.048 ; 9.048 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 7.950 ; 7.950 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 7.623 ; 7.623 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 7.967 ; 7.967 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.247 ; 7.247 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.238 ; 8.238 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.706 ; 8.706 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 8.911 ; 8.911 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 9.042 ; 9.042 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 9.048 ; 9.048 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.154 ; 9.154 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.272 ; 7.272 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.276 ; 7.276 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.633 ; 7.633 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 8.076 ; 8.076 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.977 ; 7.977 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.014 ; 8.014 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.388 ; 8.388 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.088 ; 8.088 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 8.429 ; 8.429 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.419 ; 8.419 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.154 ; 9.154 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.253 ; 7.253 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 8.962 ; 8.962 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.204 ; 7.204 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.224 ; 7.224 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.239 ; 7.239 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.663 ; 7.663 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.403 ; 8.403 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.552 ; 7.552 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.403 ; 8.403 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.758 ; 8.758 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.819 ; 3.819 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.597 ; 3.597 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.924 ; 3.924 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.448 ; 3.448 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.654 ; 3.654 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.565 ; 3.565 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.661 ; 3.661 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.448 ; 3.448 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.794 ; 3.794 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.891 ; 3.891 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 3.974 ; 3.974 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 3.987 ; 3.987 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 3.991 ; 3.991 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.380 ; 3.380 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.463 ; 3.463 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.465 ; 3.465 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.719 ; 3.719 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.662 ; 3.662 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.808 ; 3.808 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.727 ; 3.727 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 3.839 ; 3.839 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.828 ; 3.828 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.412 ; 3.412 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.047 ; 4.047 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.380 ; 3.380 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.395 ; 3.395 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.394 ; 3.394 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.576 ; 3.576 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.478 ; 3.478 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.914 ; 3.914 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.248 ; 3.248 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 2713     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 2713     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 47    ; 47   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 13 11:39:54 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(2): SYNC could not be matched with a port
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name SYNC -period 40.000 [get_ports {SYNC}]
Warning (332060): Node: ADC_DCLKA was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 13.806
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.806         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: ADC_DCLKA was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 17.538
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.538         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4542 megabytes
    Info: Processing ended: Thu Apr 13 11:39:55 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


