From ebb698f0bf14e05acebafb05d86fa1d0c4c19aac Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Fri, 18 Jan 2019 15:40:14 +0800
Subject: [PATCH] arm64: dts: rockchip: rk1808: add csi tx reset config

Change-Id: I99d390a24ad2f4c92789025e2a3abe5133c0d278
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk1808.dtsi | 8 ++++++--
 1 file changed, 6 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index 55d42d0f7e09..bcb10c54f980 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -1370,8 +1370,12 @@
 		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&cru PCLK_CSI_TX>, <&mipi_dphy>;
 		clock-names = "pclk", "hs_clk";
-		resets = <&cru SRST_CSITX_P>;
-		reset-names = "apb";
+		resets = <&cru SRST_CSITX_P>,
+			 <&cru SRST_CSITX_TXBYTEHS>,
+			 <&cru SRST_CSITX_TXESC>,
+			 <&cru SRST_CSITX_CAM>,
+			 <&cru SRST_CSITX_I>;
+		reset-names = "tx_apb", "tx_bytehs", "tx_esc", "tx_cam", "tx_i";
 		phys = <&mipi_dphy>;
 		phy-names = "mipi_dphy";
 		power-domains = <&power RK1808_PD_VIO>;
-- 
2.35.3

