`timescale 10ns/100ps
module instructionmemory_TB();
	reg Clk;
	//reg CLR1;
	reg [9:0] address;
	wire [31:0] out;
	integer i;
	
	instructionmemory DUT(
		.Clk(Clk),
		//.CLR1(CLR1),
		.address(address),
		.out(out)
	);
	
	always #1.47 Clk = ~Clk;
	
	initial begin
		//CLR1 = 1;
		Clk = 1;
		//#50 CLR1 = 0;
		address = 0;
		for (i = 0; i < 40; i = i + 1) begin 
			#10 address = address + 1;
		end
		#20 $stop;
	end
	
endmodule

