<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdp_selftest.c File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdp_selftest.c File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains a diagnostic self-test function for the <a class="el" href="struct_x_dp.html">XDp</a> driver. It will check many of the DisplayPort core's register values against the default reset values as a sanity-check that the core is ready to be used.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.0   als  01/20/15 Initial release. TX code merged from the dptx driver.
 </pre>
<p>
<code>#include &quot;<a class="el" href="xdp_8h.html">xdp.h</a>&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__selftest_8c.html#506720dc403caa084533c26e52ae464b">XDp_SelfTest</a> (<a class="el" href="struct_x_dp.html">XDp</a> *InstancePtr)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__selftest_8c.html#798a1dd5a6f6fef1a81666150f313a69">TxResetValues</a> [53][2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__selftest_8c.html#0de393ce0f6188a9c6009a36d62c3135">TxResetValuesMsa</a> [20][2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__selftest_8c.html#6025c6568e1c4c827a4a7ccb82beb382">RxResetValues</a> [46][2]</td></tr>

</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="506720dc403caa084533c26e52ae464b"></a><!-- doxytag: member="xdp_selftest.c::XDp_SelfTest" ref="506720dc403caa084533c26e52ae464b" args="(XDp *InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDp_SelfTest           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_dp.html">XDp</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function runs a self-test on the <a class="el" href="struct_x_dp.html">XDp</a> driver/device depending on whether the core is operating in TX or RX mode. The sanity test checks whether or not all tested registers hold their default reset values.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the <a class="el" href="struct_x_dp.html">XDp</a> instance.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if the self-test passed - all tested registers hold their default reset values.</li><li>XST_FAILURE otherwise.</li></ul>
</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="6025c6568e1c4c827a4a7ccb82beb382"></a><!-- doxytag: member="xdp_selftest.c::RxResetValues" ref="6025c6568e1c4c827a4a7ccb82beb382" args="[46][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdp__selftest_8c.html#6025c6568e1c4c827a4a7ccb82beb382">RxResetValues</a>[46][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This table contains the default values for the DisplayPort RX core's general usage registers.
</div>
</div><p>
<a class="anchor" name="798a1dd5a6f6fef1a81666150f313a69"></a><!-- doxytag: member="xdp_selftest.c::TxResetValues" ref="798a1dd5a6f6fef1a81666150f313a69" args="[53][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdp__selftest_8c.html#798a1dd5a6f6fef1a81666150f313a69">TxResetValues</a>[53][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This table contains the default values for the DisplayPort TX core's general usage registers.
</div>
</div><p>
<a class="anchor" name="0de393ce0f6188a9c6009a36d62c3135"></a><!-- doxytag: member="xdp_selftest.c::TxResetValuesMsa" ref="0de393ce0f6188a9c6009a36d62c3135" args="[20][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdp__selftest_8c.html#0de393ce0f6188a9c6009a36d62c3135">TxResetValuesMsa</a>[20][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
        {<a class="code" href="xdp__hw_8h.html#bbcd2d62b0dd5e341ad20fd4be6d7867">XDP_TX_MAIN_STREAM_HTOTAL</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#814a12aac489dfadf109675dbe9f64d2">XDP_TX_MAIN_STREAM_VTOTAL</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#30c991341adb99847009ea319e89f42e">XDP_TX_MAIN_STREAM_POLARITY</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#5ba5b8a3110cae3e20c40c387b3dab42">XDP_TX_MAIN_STREAM_HSWIDTH</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#54a5f8bfffdc072c99ae2aef4a04950c">XDP_TX_MAIN_STREAM_VSWIDTH</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#9623d7a9d7526eb95f4fa2af41411ffe">XDP_TX_MAIN_STREAM_HRES</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#f2c42cc25e381685070c2254f3522e45">XDP_TX_MAIN_STREAM_VRES</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#d7c97311a98450c05888549323e85d97">XDP_TX_MAIN_STREAM_HSTART</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#faa0650ed9b35d79346c16e431328da4">XDP_TX_MAIN_STREAM_VSTART</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#a674756059c232768b7b67f6ad5f8d30">XDP_TX_MAIN_STREAM_MISC0</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#c70a6186eae476ece2d9dd8ce7ba852f">XDP_TX_MAIN_STREAM_MISC1</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#c0cde333af76769090439d62713c50e9">XDP_TX_M_VID</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#f0689dd79b7ae9d8795a4553ee438f18">XDP_TX_TU_SIZE</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#9e8b464888a016529a3503bd90ab33c6">XDP_TX_N_VID</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#8bb58185af94916cb9c3248deedb2dd9">XDP_TX_USER_PIXEL_WIDTH</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#68267948f6e181af7f6ee8b7b8c4dfdd">XDP_TX_USER_DATA_COUNT_PER_LANE</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#06514d1d85e0f5930ec0b2c6e4456136">XDP_TX_MAIN_STREAM_INTERLACED</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#b9e1c6686701623b59a4f084742462ab">XDP_TX_MIN_BYTES_PER_TU</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#e6222752da33d25659a905b68ead7e11">XDP_TX_FRAC_BYTES_PER_TU</a>, 0},
        {<a class="code" href="xdp__hw_8h.html#f3e29d97f73b9e9d5f9f0bb39f5aeb44">XDP_TX_INIT_WAIT</a>, 32}
}
</pre></div>This table contains the default values for the DisplayPort TX core's main stream attribute (MSA) registers.
</div>
</div><p>
Copyright @ 1995-2015 Xilinx, Inc. All rights reserved.
