# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../postive_edge_trigger_file/SR_latch.v"
verilog xil_defaultlib  "../../../../postive_edge_trigger_file/Top.v"
verilog xil_defaultlib  "../../../../postive_edge_trigger_file/postive_edge_trigger.v"
verilog xil_defaultlib  "../../../../postive_edge_trigger_file/time_simulation.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
