ACK_INT_EN,VAR_0
AMDGPU_IRQ_STATE_ENABLE,VAR_1
BIF_BX_PF0_MAILBOX_INT_CNTL,VAR_2
NBIO,VAR_3
REG_SET_FIELD,FUNC_0
RREG32_NO_KIQ,FUNC_1
SOC15_REG_OFFSET,FUNC_2
WREG32_NO_KIQ,FUNC_3
mmBIF_BX_PF0_MAILBOX_INT_CNTL,VAR_4
xgpu_ai_set_mailbox_ack_irq,FUNC_4
adev,VAR_5
source,VAR_6
type,VAR_7
state,VAR_8
tmp,VAR_9
