Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,478
design__inferred_latch__count,0
design__instance__count,15655
design__instance__area,133702
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,8
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,140
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.007550008129328489
power__switching__total,0.006033420562744141
power__leakage__total,1.6505896383023355E-7
power__total,0.013583594001829624
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5364326912284274
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5173588370813168
timing__hold__ws__corner:nom_tt_025C_1v80,0.31098446920069156
timing__setup__ws__corner:nom_tt_025C_1v80,13.346634397663468
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.310984
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.279289
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,140
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,140
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7595646548943795
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7282441522608749
timing__hold__ws__corner:nom_ss_100C_1v60,0.8273963970375252
timing__setup__ws__corner:nom_ss_100C_1v60,6.069937613235813
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.827396
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.069938
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,140
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4368532048642425
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.42455570816188254
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10475787200882317
timing__setup__ws__corner:nom_ff_n40C_1v95,13.80933451120598
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.104758
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,20.543695
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,156
design__max_fanout_violation__count,140
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.4291213339463245
clock__skew__worst_setup,0.41677076858188655
timing__hold__ws,0.10374623676017372
timing__setup__ws,5.850697869559671
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103746
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.850698
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 477.045 487.765
design__core__bbox,5.52 10.88 471.5 476.0
design__io,411
design__die__area,232686
design__core__area,216737
design__instance__count__stdcell,15655
design__instance__area__stdcell,133702
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.616887
design__instance__utilization__stdcell,0.616887
design__instance__count__class:buffer,17
design__instance__count__class:inverter,154
design__instance__count__class:sequential_cell,2059
design__instance__count__class:multi_input_combinational_cell,6754
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,12350
design__instance__count__class:tap_cell,3114
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,409
design__io__hpwl,64976763
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,362987
design__violations,0
design__instance__count__class:timing_repair_buffer,2999
design__instance__count__class:clock_buffer,258
design__instance__count__class:clock_inverter,143
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1758
antenna__violating__nets,15
antenna__violating__pins,16
route__antenna_violation__count,15
antenna_diodes_count,157
design__instance__count__class:antenna_cell,157
route__net,12298
route__net__special,2
route__drc_errors__iter:1,6701
route__wirelength__iter:1,429399
route__drc_errors__iter:2,3223
route__wirelength__iter:2,426444
route__drc_errors__iter:3,2980
route__wirelength__iter:3,425636
route__drc_errors__iter:4,325
route__wirelength__iter:4,424912
route__drc_errors__iter:5,8
route__wirelength__iter:5,424861
route__drc_errors__iter:6,0
route__wirelength__iter:6,424857
route__drc_errors,0
route__wirelength,424857
route__vias,90601
route__vias__singlecut,90601
route__vias__multicut,0
design__disconnected_pin__count,67
design__critical_disconnected_pin__count,0
route__wirelength__max,1244.57
timing__unannotated_net__count__corner:nom_tt_025C_1v80,328
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,328
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,328
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8
design__max_fanout_violation__count__corner:min_tt_025C_1v80,140
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.524124425362424
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5052400862909768
timing__hold__ws__corner:min_tt_025C_1v80,0.30719128110747856
timing__setup__ws__corner:min_tt_025C_1v80,13.398551092298504
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307191
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.393217
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,328
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,96
design__max_fanout_violation__count__corner:min_ss_100C_1v60,140
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7387722864788487
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7075217278978737
timing__hold__ws__corner:min_ss_100C_1v60,0.8203515876578279
timing__setup__ws__corner:min_ss_100C_1v60,6.291360499529321
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.820352
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.291360
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,328
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,140
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4291213339463245
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.41677076858188655
timing__hold__ws__corner:min_ff_n40C_1v95,0.10374623676017372
timing__setup__ws__corner:min_ff_n40C_1v95,13.842839266679908
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.103746
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,20.583021
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,328
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,8
design__max_fanout_violation__count__corner:max_tt_025C_1v80,140
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5522046309846157
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5313628576430919
timing__hold__ws__corner:max_tt_025C_1v80,0.3156925921143743
timing__setup__ws__corner:max_tt_025C_1v80,13.292110899292888
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315693
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.164965
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,328
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,156
design__max_fanout_violation__count__corner:max_ss_100C_1v60,140
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7845826432834447
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7503904376932273
timing__hold__ws__corner:max_ss_100C_1v60,0.8359957407402678
timing__setup__ws__corner:max_ss_100C_1v60,5.850697869559671
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.835996
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,5.850698
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,328
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,140
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4467668306207068
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4334651926753256
timing__hold__ws__corner:max_ff_n40C_1v95,0.10549261762730013
timing__setup__ws__corner:max_ff_n40C_1v95,13.77353292627375
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.105493
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,20.498560
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,328
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,328
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79908
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000921039
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00102958
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000180348
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00102958
design_powergrid__voltage__worst,0.00102958
design_powergrid__voltage__worst__net:VPWR,1.79908
design_powergrid__drop__worst,0.00102958
design_powergrid__drop__worst__net:VPWR,0.000921039
design_powergrid__voltage__worst__net:VGND,0.00102958
design_powergrid__drop__worst__net:VGND,0.00102958
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00018400000000000000014398204850607498883618973195552825927734375
ir__drop__worst,0.000921000000000000052131909900055006801267154514789581298828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
