# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	19.423   17.068/*        0.377/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.423   17.068/*        0.377/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.423   17.068/*        0.377/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.423   17.069/*        0.377/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.423   17.070/*        0.377/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.423   17.070/*        0.377/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.423   17.070/*        0.377/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.423   17.073/*        0.377/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.423   17.074/*        0.377/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.423   17.074/*        0.377/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.423   17.075/*        0.377/*         ALU/\ALU_OUT_reg[0] /RN    1
ALU_CLK(R)->ALU_CLK(R)	19.278   */18.834        */0.522         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.278   */18.835        */0.522         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.278   */18.836        */0.522         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.278   */18.837        */0.521         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.837        */0.521         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.839        */0.521         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.840        */0.521         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.841        */0.521         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.842        */0.521         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.842        */0.521         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.844        */0.520         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.847        */0.520         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.848        */0.520         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.849        */0.520         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.281   */18.851        */0.519         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.281   */18.856        */0.518         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.747/*        0.605/*         Reg_file/\REG_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.748/*        0.605/*         Reg_file/\REG_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.748/*        0.605/*         Reg_file/\REG_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.748/*        0.605/*         Reg_file/\REG_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.749/*        0.605/*         Reg_file/\REG_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.749/*        0.605/*         Reg_file/\REG_reg[10][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.749/*        0.605/*         Reg_file/\REG_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.749/*        0.605/*         Reg_file/\REG_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.749/*        0.605/*         Reg_file/\REG_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.749/*        0.605/*         Reg_file/\REG_reg[8][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.750/*        0.605/*         Reg_file/\REG_reg[8][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.751/*        0.605/*         Reg_file/\REG_reg[11][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.751/*        0.605/*         Reg_file/\REG_reg[11][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.751/*        0.605/*         Reg_file/\REG_reg[8][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.752/*        0.605/*         Reg_file/\REG_reg[11][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.752/*        0.605/*         Reg_file/\REG_reg[8][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[9][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.753/*        0.605/*         Reg_file/\REG_reg[10][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.754/*        0.605/*         Reg_file/\REG_reg[9][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.754/*        0.605/*         Reg_file/\REG_reg[10][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.754/*        0.605/*         Reg_file/\REG_reg[9][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.754/*        0.605/*         Reg_file/\REG_reg[8][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.756/*        0.605/*         Reg_file/\REG_reg[11][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.757/*        0.605/*         Reg_file/\REG_reg[9][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.760/*        0.605/*         Reg_file/\REG_reg[9][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.761/*        0.605/*         Reg_file/\REG_reg[8][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.761/*        0.605/*         Reg_file/\REG_reg[11][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   76.761/*        0.605/*         Reg_file/\REG_reg[10][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[14][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[14][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.316/*        0.606/*         Reg_file/\REG_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.317/*        0.606/*         Reg_file/\REG_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.317/*        0.606/*         Reg_file/\REG_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.317/*        0.606/*         Reg_file/\REG_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.318/*        0.606/*         Reg_file/\REG_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.318/*        0.606/*         Reg_file/\REG_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.318/*        0.606/*         Reg_file/\REG_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.319/*        0.606/*         Reg_file/\REG_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.319/*        0.606/*         Reg_file/\REG_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.320/*        0.606/*         Reg_file/\REG_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.320/*        0.606/*         Reg_file/\REG_reg[8][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.320/*        0.606/*         Reg_file/\REG_reg[11][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.321/*        0.606/*         Reg_file/\REG_reg[9][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.321/*        0.606/*         Reg_file/\REG_reg[8][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.321/*        0.606/*         Reg_file/\REG_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.321/*        0.606/*         Reg_file/\REG_reg[10][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[10][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[11][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[10][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.322/*        0.606/*         Reg_file/\REG_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.323/*        0.606/*         Reg_file/\REG_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.323/*        0.606/*         Reg_file/\REG_reg[9][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.325/*        0.606/*         Reg_file/\REG_reg[11][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.327/*        0.606/*         Reg_file/\REG_reg[9][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   77.328/*        0.606/*         Reg_file/\REG_reg[10][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.127   77.379/*        0.673/*         FIFO/DUT4/\MEM_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.127   77.379/*        0.673/*         FIFO/DUT4/\MEM_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.127   77.381/*        0.673/*         FIFO/DUT4/\MEM_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.127   77.381/*        0.673/*         FIFO/DUT4/\MEM_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.164   77.407/*        0.636/*         UART_RX/DUT0/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.164   77.411/*        0.636/*         UART_TX/DUT0/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.164   77.412/*        0.636/*         UART_TX/DUT0/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.162   77.415/*        0.638/*         UART_TX/DUT3/TX_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\edge_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         CLK_DIV_1/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT2/sample_1_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         CLK_DIV_1/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\edge_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\bit_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\edge_count_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\edge_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\edge_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.434/*        0.605/*         UART_RX/DUT1/\bit_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.435/*        0.605/*         UART_RX/DUT1/\bit_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.436/*        0.605/*         UART_RX/DUT1/\bit_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.436/*        0.605/*         UART_TX/DUT1/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.437/*        0.605/*         UART_TX/DUT0/SER_DATA_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.437/*        0.605/*         UART_TX/DUT1/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.439/*        0.605/*         UART_RX/DUT0/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.439/*        0.605/*         UART_TX/DUT2/PAR_BIT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.440/*        0.605/*         UART_RX/DUT4/str_glitch_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.441/*        0.605/*         UART_RX/DUT5/stp_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.442/*        0.605/*         UART_TX/DUT2/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.443/*        0.605/*         UART_TX/DUT2/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.443/*        0.605/*         UART_TX/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.444/*        0.605/*         UART_TX/DUT2/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.198   77.444/*        0.602/*         UART_RX/DUT3/par_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.446/*        0.605/*         UART_TX/DUT2/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.448/*        0.605/*         UART_TX/DUT2/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.452/*        0.605/*         UART_RX/DUT6/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.195   77.453/*        0.605/*         UART_RX/DUT6/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.154   77.858/*        0.646/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.154   77.858/*        0.646/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.154   77.858/*        0.646/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.153   77.861/*        0.647/*         Reg_file/\REG_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.153   77.861/*        0.647/*         Reg_file/\REG_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.154   77.863/*        0.646/*         SYS_CTRL/\ADDRESS_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.158   */77.873        */0.642         UART_TX/DUT0/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.876/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.877/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.877/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.877/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.877/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.877/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.877/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.878/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.878/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.879/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.880/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.880/*        0.645/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.165   */77.881        */0.635         UART_TX/DUT0/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.166   */77.881        */0.634         UART_TX/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.166   */77.882        */0.634         UART_TX/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.166   */77.882        */0.634         UART_TX/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.889/*        0.615/*         Reg_file/\REG_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.889/*        0.615/*         Reg_file/\REG_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.892/*        0.645/*         SYS_CTRL/\ADDRESS_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.893/*        0.615/*         Reg_file/\REG_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.187   77.893/*        0.614/*         Reg_file/\REG_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.893/*        0.615/*         Reg_file/\REG_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.894/*        0.615/*         Reg_file/\RD_DATA_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.894/*        0.615/*         Reg_file/\RD_DATA_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.894/*        0.615/*         Reg_file/\RD_DATA_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\RD_DATA_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/RD_DATA_VALID_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\RD_DATA_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\REG_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\RD_DATA_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\REG_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\REG_reg[15][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\REG_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.895/*        0.645/*         SYS_CTRL/\ADDRESS_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.895/*        0.615/*         Reg_file/\REG_reg[13][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.896/*        0.615/*         Reg_file/\REG_reg[12][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.896/*        0.615/*         Reg_file/\REG_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.896/*        0.615/*         Reg_file/\REG_reg[12][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.168   */77.897        */0.632         FIFO/DUT3/\RD_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.187   77.897/*        0.614/*         Reg_file/\REG_reg[14][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.153   77.897/*        0.647/*         Reg_file/\REG_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.897/*        0.615/*         Reg_file/\REG_reg[14][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.897/*        0.615/*         Reg_file/\REG_reg[15][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.155   77.898/*        0.645/*         SYS_CTRL/\ADDRESS_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.183   */77.898        */0.617         UART_TX/DUT1/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.183   */77.898        */0.617         UART_TX/DUT0/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.183   */77.898        */0.617         UART_TX/DUT0/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.168   */77.898        */0.632         FIFO/DUT3/\RD_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.183   */77.899        */0.617         UART_TX/DUT0/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.183   */77.899        */0.617         UART_TX/DUT0/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.899/*        0.615/*         Reg_file/\REG_reg[13][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[14][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.183   */77.900        */0.617         UART_TX/DUT2/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[12][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[15][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[13][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[12][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[15][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[14][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[13][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[15][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[13][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[13][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[12][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[13][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.900/*        0.615/*         Reg_file/\REG_reg[12][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.901/*        0.615/*         Reg_file/\REG_reg[13][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.901/*        0.615/*         Reg_file/\REG_reg[12][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.184   */77.901        */0.617         UART_TX/DUT2/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.184   */77.901        */0.616         UART_TX/DUT2/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.904/*        0.615/*         Reg_file/\REG_reg[15][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.905/*        0.615/*         Reg_file/\REG_reg[12][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.909/*        0.614/*         Reg_file/\RD_DATA_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.910/*        0.614/*         Reg_file/\RD_DATA_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.910/*        0.615/*         Reg_file/\REG_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.911        */0.616         FIFO/DUT3/\RD_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.911/*        0.614/*         SYS_CTRL/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   77.913/*        0.615/*         Reg_file/\REG_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.172   */77.914        */0.628         UART_RX/DUT6/\p_data_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT1/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT3/\RD_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT1/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT3/\RD_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT3/\RD_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT3/\RD_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.914/*        0.614/*         SYS_CTRL/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.914        */0.615         FIFO/DUT3/\RD_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.915        */0.615         FIFO/DUT3/\RD_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.915        */0.615         FIFO/DUT3/\RD_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.915        */0.615         FIFO/DUT3/\RD_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.185   */77.915        */0.615         FIFO/DUT3/\RD_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         CLK_DIV_2/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         FIFO/DUT2/\WR_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         CLK_DIV_2/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         UART_RX/DUT6/\p_data_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         FIFO/DUT2/\WR_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         FIFO/DUT2/\WR_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.916/*        0.614/*         CLK_DIV_2/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.187   */77.916        */0.613         UART_RX/DUT6/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.917/*        0.614/*         CLK_DIV_2/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.917/*        0.614/*         DATA_SYNC/\SYNC_BUS_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.917/*        0.614/*         CLK_DIV_2/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.917/*        0.614/*         DATA_SYNC/\SYNC_BUS_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.917/*        0.614/*         DATA_SYNC/\SYNC_BUS_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.918/*        0.614/*         CLK_DIV_2/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.918/*        0.614/*         CLK_DIV_2/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.918/*        0.614/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.919/*        0.677/*         FIFO/DUT4/\MEM_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.919/*        0.677/*         FIFO/DUT4/\MEM_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.919/*        0.677/*         FIFO/DUT4/\MEM_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.919/*        0.677/*         FIFO/DUT4/\MEM_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.919/*        0.677/*         FIFO/DUT4/\MEM_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.919/*        0.614/*         CLK_DIV_2/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.919/*        0.614/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.188   */77.919        */0.613         PULSE_GEN/FLOP_IN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.919/*        0.614/*         RST_SYNC_1/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.920/*        0.614/*         DATA_SYNC/\SYNC_BUS_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.920/*        0.677/*         FIFO/DUT4/\MEM_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.920/*        0.614/*         RST_SYNC_2/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.920/*        0.614/*         DATA_SYNC/PULSE_GEN_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.920/*        0.614/*         DATA_SYNC/EN_PULSE_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.920/*        0.614/*         RST_SYNC_1/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.188   */77.921        */0.612         DATA_SYNC/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.921/*        0.677/*         FIFO/DUT4/\MEM_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.922/*        0.677/*         FIFO/DUT4/\MEM_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.923/*        0.677/*         FIFO/DUT4/\MEM_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.188   */77.923        */0.612         UART_RX/DUT6/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.923/*        0.677/*         FIFO/DUT4/\MEM_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.923/*        0.677/*         FIFO/DUT4/\MEM_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.923/*        0.677/*         FIFO/DUT4/\MEM_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.923/*        0.677/*         FIFO/DUT4/\MEM_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.187   */77.924        */0.613         FIFO/DUT3/\RD_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.924/*        0.614/*         CLK_DIV_2/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.924/*        0.614/*         CLK_DIV_2/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.924/*        0.614/*         RST_SYNC_2/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.924/*        0.677/*         FIFO/DUT4/\MEM_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   77.925/*        0.608/*         RST_SYNC_1/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.925/*        0.677/*         FIFO/DUT4/\MEM_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.925/*        0.677/*         FIFO/DUT4/\MEM_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.926/*        0.677/*         FIFO/DUT4/\MEM_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.188   */77.926        */0.612         FIFO/DUT0/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.926/*        0.677/*         FIFO/DUT4/\MEM_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.926/*        0.677/*         FIFO/DUT4/\MEM_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.926/*        0.677/*         FIFO/DUT4/\MEM_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.927        */0.611         UART_RX/DUT6/\p_data_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.927/*        0.677/*         FIFO/DUT4/\MEM_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.928/*        0.677/*         FIFO/DUT4/\MEM_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.928/*        0.677/*         FIFO/DUT4/\MEM_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.928        */0.611         DATA_SYNC/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.928        */0.611         DATA_SYNC/\SYNC_BUS_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.928        */0.611         DATA_SYNC/\SYNC_BUS_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.928        */0.611         DATA_SYNC/\SYNC_BUS_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.928        */0.611         DATA_SYNC/\SYNC_BUS_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.928        */0.611         UART_RX/DUT6/\p_data_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.188   */77.929        */0.612         FIFO/DUT0/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.929/*        0.677/*         FIFO/DUT4/\MEM_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.929/*        0.677/*         FIFO/DUT4/\MEM_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.173   */77.929        */0.627         SYS_CTRL/\ALU_OUT_REG_reg[15] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.929/*        0.677/*         FIFO/DUT4/\MEM_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.930/*        0.614/*         Reg_file/\REG_reg[15][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   77.930/*        0.608/*         RST_SYNC_2/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.188   */77.930        */0.612         FIFO/DUT0/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.930/*        0.614/*         Reg_file/\REG_reg[14][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.930/*        0.614/*         Reg_file/\REG_reg[14][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.930/*        0.614/*         Reg_file/\REG_reg[15][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.930        */0.611         UART_RX/DUT6/\p_data_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.930        */0.611         UART_RX/DUT6/\p_data_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.930/*        0.614/*         Reg_file/\REG_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.930        */0.611         UART_RX/DUT0/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.930        */0.611         UART_RX/DUT2/sample_2_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.931        */0.611         UART_RX/DUT3/par_bit_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.931        */0.611         UART_RX/DUT2/sample_3_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.931/*        0.614/*         Reg_file/\REG_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.931/*        0.677/*         FIFO/DUT4/\MEM_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.931/*        0.677/*         FIFO/DUT4/\MEM_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.931/*        0.677/*         FIFO/DUT4/\MEM_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.931        */0.611         UART_RX/DUT6/\p_data_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   77.931/*        0.614/*         Reg_file/\REG_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.932/*        0.677/*         FIFO/DUT4/\MEM_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.932/*        0.677/*         FIFO/DUT4/\MEM_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.934/*        0.677/*         FIFO/DUT4/\MEM_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.935/*        0.677/*         FIFO/DUT4/\MEM_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.936        */0.611         UART_RX/DUT6/\p_data_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.938        */0.611         CLK_DIV_1/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.938        */0.611         CLK_DIV_1/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.939        */0.611         CLK_DIV_1/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.939        */0.611         CLK_DIV_1/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.939        */0.611         CLK_DIV_1/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.939        */0.611         CLK_DIV_1/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.939        */0.611         CLK_DIV_1/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.940        */0.611         CLK_DIV_1/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.940        */0.609         FIFO/DUT2/\WR_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.940        */0.611         SYS_CTRL/\current_state_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.941        */0.609         FIFO/DUT2/\WR_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.941        */0.609         DATA_SYNC/SYNC_BUS_EN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.941        */0.609         FIFO/DUT2/\WR_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.941        */0.609         FIFO/DUT2/\WR_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.941        */0.609         FIFO/DUT2/\WR_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */77.941        */0.609         PULSE_GEN/FLOP_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.135   77.942/*        0.665/*         FIFO/DUT4/\MEM_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */77.942        */0.611         SYS_CTRL/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */77.943        */0.608         FIFO/DUT2/\WR_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.943/*        0.677/*         FIFO/DUT4/\MEM_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.945/*        0.677/*         FIFO/DUT4/\MEM_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.945        */0.607         FIFO/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.946/*        0.677/*         FIFO/DUT4/\MEM_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.947        */0.607         FIFO/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.177   */77.948        */0.623         FIFO/DUT2/\WR_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.949        */0.607         FIFO/DUT1/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.949        */0.607         FIFO/DUT1/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.949        */0.607         FIFO/DUT1/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.949        */0.607         FIFO/DUT1/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.949        */0.607         FIFO/DUT0/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.949        */0.607         FIFO/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.123   77.950/*        0.677/*         FIFO/DUT4/\MEM_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.952        */0.607         FIFO/DUT1/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.952        */0.607         FIFO/DUT1/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.954        */0.607         FIFO/DUT2/\WR_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */77.958        */0.607         FIFO/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.819/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.922/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   79.005/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   79.110/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */79.116        */0.608         FIFO/DUT4/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */79.212        */0.524         Reg_file/\REG_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */79.254        */0.516         Reg_file/\REG_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */94.766        */0.420         CLK_DIV_1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */94.774        */0.419         CLK_DIV_1/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */94.781        */0.418         CLK_DIV_1/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */94.794        */0.416         CLK_DIV_1/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */94.797        */0.415         CLK_DIV_1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */94.798        */0.415         CLK_DIV_1/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */94.798        */0.415         CLK_DIV_1/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */94.799        */0.415         CLK_DIV_1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */94.999        */0.416         UART_RX/DUT6/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */94.999        */0.420         UART_RX/DUT6/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.009        */0.410         CLK_DIV_1/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.038        */0.417         UART_RX/DUT6/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.055        */0.416         UART_RX/DUT6/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */95.062        */0.414         UART_RX/DUT6/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */95.064        */0.414         UART_RX/DUT6/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.071        */0.415         UART_RX/DUT6/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.146        */0.409         CLK_DIV_1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */95.213        */0.420         UART_RX/DUT6/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.253        */0.415         Reg_file/\RD_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.276        */0.415         Reg_file/\RD_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */95.279        */0.406         UART_RX/DUT6/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.286        */0.415         Reg_file/\RD_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.318        */0.417         Reg_file/\RD_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.328        */0.416         Reg_file/\RD_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.333        */0.415         Reg_file/\RD_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.348        */0.416         Reg_file/\RD_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */95.357        */0.418         Reg_file/\RD_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */95.414        */0.420         CLK_DIV_2/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.431        */0.417         CLK_DIV_2/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.432        */0.417         CLK_DIV_2/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.436        */0.416         CLK_DIV_2/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.438        */0.416         CLK_DIV_2/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.439        */0.416         CLK_DIV_2/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.441        */0.415         CLK_DIV_2/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.445        */0.415         CLK_DIV_2/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.504   95.457/*        0.296/*         UART_RX/DUT6/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.643        */0.415         UART_RX/DUT6/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.654        */0.410         UART_RX/DUT4/str_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */95.657        */0.413         UART_RX/DUT3/par_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */95.670        */0.409         CLK_DIV_2/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.504   95.720/*        0.296/*         UART_RX/DUT0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.365   */95.733        */0.435         UART_RX/DUT6/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.787        */0.410         CLK_DIV_2/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.453   95.806/*        0.347/*         UART_RX/DUT0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */95.832        */0.406         UART_RX/DUT1/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */95.842        */0.419         UART_RX/DUT1/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.395   */95.849        */0.405         UART_RX/DUT1/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */95.849        */0.419         UART_RX/DUT5/stp_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.864        */0.415         UART_RX/DUT1/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.864        */0.415         UART_RX/DUT1/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.865        */0.415         UART_RX/DUT1/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.866        */0.415         UART_RX/DUT1/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.488   95.891/*        0.312/*         UART_RX/DUT0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.467   95.924/*        0.333/*         DATA_SYNC/\stages_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.504   95.989/*        0.296/*         UART_RX/DUT1/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.370   */95.997        */0.430         Reg_file/\REG_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.012        */0.428         Reg_file/\REG_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.021        */0.426         Reg_file/\REG_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.027        */0.424         Reg_file/\REG_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.029        */0.424         Reg_file/\REG_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.030        */0.424         Reg_file/\REG_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */96.033        */0.429         Reg_file/\REG_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.033        */0.422         Reg_file/\REG_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.035        */0.424         Reg_file/\REG_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.035        */0.421         Reg_file/\REG_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.037        */0.427         Reg_file/\REG_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.038        */0.425         Reg_file/\REG_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.043        */0.426         Reg_file/\REG_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.043        */0.427         Reg_file/\REG_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.045        */0.424         Reg_file/\REG_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */96.045        */0.429         Reg_file/\REG_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.046        */0.424         Reg_file/\REG_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.048        */0.426         Reg_file/\REG_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.049        */0.424         Reg_file/\REG_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.050        */0.423         Reg_file/\REG_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.051        */0.424         Reg_file/\REG_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.051        */0.428         Reg_file/\REG_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.054        */0.428         Reg_file/\REG_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.054        */0.424         Reg_file/\REG_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.054        */0.424         Reg_file/\REG_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.057        */0.424         Reg_file/\REG_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.058        */0.422         Reg_file/\REG_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.059        */0.422         Reg_file/\REG_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.060        */0.424         Reg_file/\REG_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.061        */0.422         Reg_file/\REG_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.061        */0.426         Reg_file/\REG_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.062        */0.427         Reg_file/\REG_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.062        */0.425         Reg_file/\REG_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.064        */0.426         Reg_file/\REG_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.065        */0.424         Reg_file/\REG_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.065        */0.423         Reg_file/\REG_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.065        */0.424         Reg_file/\REG_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.066        */0.427         Reg_file/\REG_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.066        */0.422         Reg_file/\REG_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.067        */0.425         Reg_file/\REG_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.068        */0.424         Reg_file/\REG_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.070        */0.426         Reg_file/\REG_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.070        */0.422         Reg_file/\REG_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.072        */0.425         Reg_file/\REG_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.074        */0.426         Reg_file/\REG_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.075        */0.422         Reg_file/\REG_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.075        */0.427         Reg_file/\REG_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.076        */0.428         Reg_file/\REG_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.079        */0.427         Reg_file/\REG_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.079        */0.426         Reg_file/\REG_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.080        */0.424         Reg_file/\REG_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.082        */0.422         Reg_file/\REG_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.082        */0.423         Reg_file/\REG_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.088        */0.423         Reg_file/\REG_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.094        */0.423         Reg_file/\REG_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.096        */0.422         Reg_file/\REG_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.096        */0.424         Reg_file/\REG_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.098        */0.419         Reg_file/\REG_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.099        */0.423         Reg_file/\REG_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.100        */0.423         Reg_file/\REG_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.100        */0.424         Reg_file/\REG_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.101        */0.424         Reg_file/\REG_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.102        */0.423         Reg_file/\REG_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.106        */0.419         Reg_file/\REG_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.370   */96.145        */0.430         Reg_file/\REG_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.145        */0.428         Reg_file/\REG_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.149        */0.428         Reg_file/\REG_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.151        */0.425         Reg_file/\REG_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.151        */0.426         Reg_file/\REG_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.158        */0.426         Reg_file/\REG_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.345   */96.159        */0.455         Reg_file/\REG_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.161        */0.424         Reg_file/\REG_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.172        */0.422         Reg_file/\REG_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.362   */96.176        */0.438         UART_RX/DUT1/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.192        */0.426         Reg_file/\REG_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.194        */0.427         Reg_file/\REG_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.194        */0.425         Reg_file/\REG_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.198        */0.425         Reg_file/\REG_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.203        */0.423         Reg_file/\REG_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.203        */0.421         Reg_file/\REG_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.205        */0.424         Reg_file/\REG_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.208        */0.421         Reg_file/\REG_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.209        */0.425         Reg_file/\REG_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.211        */0.424         Reg_file/\REG_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.214        */0.427         Reg_file/\REG_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.214        */0.422         Reg_file/\REG_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.214        */0.424         Reg_file/\REG_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.215        */0.423         Reg_file/\REG_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.216        */0.421         Reg_file/\REG_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */96.217        */0.420         Reg_file/\REG_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.219        */0.426         Reg_file/\REG_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.224        */0.423         Reg_file/\REG_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.224        */0.424         Reg_file/\REG_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.226        */0.421         Reg_file/\REG_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.226        */0.423         Reg_file/\REG_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.228        */0.423         Reg_file/\REG_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.229        */0.421         Reg_file/\REG_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */96.327        */0.429         Reg_file/\REG_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.329        */0.425         Reg_file/\REG_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.367   */96.333        */0.433         Reg_file/\REG_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.336        */0.426         Reg_file/\REG_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.340        */0.425         Reg_file/\REG_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.344        */0.426         Reg_file/\REG_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.346        */0.424         Reg_file/\REG_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.349        */0.428         Reg_file/\REG_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.352        */0.424         Reg_file/\REG_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.353        */0.421         Reg_file/\REG_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.348   */96.357        */0.452         Reg_file/\REG_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.359        */0.427         Reg_file/\REG_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.348   */96.363        */0.452         Reg_file/\REG_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.366        */0.424         Reg_file/\REG_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.369        */0.423         Reg_file/\REG_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.372        */0.424         Reg_file/\REG_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.374        */0.422         Reg_file/\REG_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.376        */0.422         Reg_file/\REG_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.388        */0.427         Reg_file/\REG_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.396        */0.424         Reg_file/\REG_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.397        */0.425         Reg_file/\REG_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.401        */0.424         Reg_file/\REG_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.370   */96.401        */0.430         Reg_file/\REG_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.402        */0.423         Reg_file/\REG_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */96.403        */0.421         Reg_file/\REG_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.370   */96.411        */0.430         Reg_file/\REG_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */96.411        */0.429         Reg_file/\REG_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.413        */0.428         Reg_file/\REG_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */96.415        */0.428         Reg_file/\REG_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.417        */0.427         Reg_file/\REG_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.374   */96.419        */0.426         Reg_file/\REG_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.422        */0.424         Reg_file/\REG_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.414   */96.476        */0.386         FIFO/DUT4/\MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.479        */0.385         FIFO/DUT4/\MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.481        */0.385         FIFO/DUT4/\MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.487        */0.383         FIFO/DUT4/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.487        */0.384         FIFO/DUT4/\MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.487        */0.383         FIFO/DUT4/\MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.488        */0.383         FIFO/DUT4/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.413   */96.489        */0.387         FIFO/DUT4/\MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.489        */0.383         FIFO/DUT4/\MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.496        */0.385         FIFO/DUT4/\MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.496        */0.385         FIFO/DUT4/\MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.497        */0.383         FIFO/DUT4/\MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.498        */0.385         FIFO/DUT4/\MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.499        */0.382         FIFO/DUT4/\MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.501        */0.382         FIFO/DUT4/\MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.419   */96.504        */0.381         FIFO/DUT4/\MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.505        */0.384         FIFO/DUT4/\MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.505        */0.384         FIFO/DUT4/\MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.506        */0.383         FIFO/DUT4/\MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.419   */96.507        */0.381         FIFO/DUT4/\MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.507        */0.383         FIFO/DUT4/\MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.420   */96.510        */0.380         FIFO/DUT4/\MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.419   */96.511        */0.381         FIFO/DUT4/\MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.420   */96.511        */0.380         FIFO/DUT4/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.525        */0.385         FIFO/DUT4/\MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.526        */0.385         FIFO/DUT4/\MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.526        */0.385         FIFO/DUT4/\MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.533        */0.383         FIFO/DUT4/\MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.534        */0.383         FIFO/DUT4/\MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.537        */0.382         FIFO/DUT4/\MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.538        */0.382         FIFO/DUT4/\MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.539        */0.382         FIFO/DUT4/\MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.409   */96.599        */0.391         FIFO/DUT4/\MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.414   */96.614        */0.386         FIFO/DUT4/\MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.617        */0.385         FIFO/DUT4/\MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.414   */96.619        */0.386         FIFO/DUT4/\MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.621        */0.385         FIFO/DUT4/\MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.415   */96.621        */0.385         FIFO/DUT4/\MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.622        */0.384         FIFO/DUT4/\MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.624        */0.384         FIFO/DUT4/\MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.625        */0.384         FIFO/DUT4/\MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.413   */96.627        */0.387         FIFO/DUT4/\MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.627        */0.383         FIFO/DUT4/\MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.628        */0.383         FIFO/DUT4/\MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.414   */96.629        */0.386         FIFO/DUT4/\MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.629        */0.384         FIFO/DUT4/\MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.629        */0.384         FIFO/DUT4/\MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.629        */0.383         FIFO/DUT4/\MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.414   */96.631        */0.386         FIFO/DUT4/\MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.631        */0.384         FIFO/DUT4/\MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.414   */96.631        */0.386         FIFO/DUT4/\MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.633        */0.384         FIFO/DUT4/\MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.633        */0.383         FIFO/DUT4/\MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.634        */0.383         FIFO/DUT4/\MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.634        */0.383         FIFO/DUT4/\MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.635        */0.383         FIFO/DUT4/\MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.635        */0.382         FIFO/DUT4/\MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.635        */0.382         FIFO/DUT4/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.417   */96.636        */0.383         FIFO/DUT4/\MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.638        */0.384         FIFO/DUT4/\MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.641        */0.384         FIFO/DUT4/\MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.421   */96.642        */0.379         FIFO/DUT4/\MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.416   */96.642        */0.384         FIFO/DUT4/\MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.418   */96.646        */0.382         FIFO/DUT4/\MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */96.675        */0.411         FIFO/DUT2/\WR_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */96.739        */0.420         UART_RX/DUT2/sample_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.795        */0.418         UART_RX/DUT2/sample_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */96.806        */0.414         UART_RX/DUT2/sample_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */96.906        */0.410         FIFO/DUT2/\WR_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */96.929        */0.413         FIFO/DUT2/\WR_ADDR_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.413   96.947/*        0.387/*         Reg_file/\REG_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.947/*        0.387/*         Reg_file/\REG_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.947/*        0.387/*         Reg_file/\REG_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.947/*        0.387/*         Reg_file/\REG_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.948/*        0.387/*         Reg_file/\REG_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.948/*        0.387/*         Reg_file/\REG_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.948/*        0.387/*         Reg_file/\REG_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.948/*        0.387/*         Reg_file/\REG_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.949/*        0.387/*         Reg_file/\REG_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.950/*        0.387/*         Reg_file/\REG_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.950/*        0.387/*         Reg_file/\REG_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.950/*        0.387/*         Reg_file/\REG_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.950/*        0.387/*         Reg_file/\REG_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.950/*        0.387/*         Reg_file/\REG_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.951/*        0.387/*         Reg_file/\REG_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.951/*        0.387/*         Reg_file/\REG_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.951/*        0.387/*         Reg_file/\REG_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.951/*        0.387/*         Reg_file/\REG_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.952/*        0.387/*         Reg_file/\REG_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.952/*        0.387/*         Reg_file/\REG_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.952/*        0.387/*         Reg_file/\REG_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.955/*        0.387/*         Reg_file/\REG_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.956/*        0.387/*         Reg_file/\REG_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.959/*        0.387/*         Reg_file/\REG_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.959/*        0.387/*         Reg_file/\REG_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.959/*        0.387/*         Reg_file/\REG_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.961/*        0.387/*         Reg_file/\REG_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.964/*        0.387/*         Reg_file/\REG_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.969/*        0.387/*         Reg_file/\REG_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	99.413   96.971/*        0.387/*         Reg_file/\REG_reg[5][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.358   */97.041        */0.442         UART_TX/DUT0/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.055        */0.410         FIFO/DUT2/\WR_ADDR_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.414   97.059/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.059/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.059/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.059/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.059/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.060/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.060/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.060/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.061/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.061/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.062/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.063/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.064/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.064/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.414   97.065/*        0.386/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.069/*        0.377/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.075/*        0.377/*         Reg_file/\REG_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.075/*        0.377/*         Reg_file/\REG_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.078/*        0.377/*         Reg_file/\REG_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.082/*        0.377/*         Reg_file/\REG_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.092/*        0.377/*         Reg_file/\REG_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.096/*        0.377/*         Reg_file/\REG_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	99.423   97.096/*        0.377/*         Reg_file/\REG_reg[3][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.110        */0.418         UART_TX/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.111        */0.417         UART_TX/DUT0/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.140        */0.417         UART_TX/DUT0/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.205        */0.410         UART_TX/DUT2/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.353   */97.206        */0.447         FIFO/DUT2/\WR_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.510   97.212/*        0.290/*         SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.214        */0.419         FIFO/DUT2/\WR_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.216        */0.410         UART_TX/DUT2/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.220        */0.410         UART_TX/DUT2/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.224        */0.417         FIFO/DUT2/\WR_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */97.227        */0.409         FIFO/DUT3/\RD_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.233        */0.410         UART_TX/DUT2/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.235        */0.410         UART_TX/DUT2/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.237        */0.415         FIFO/DUT2/\WR_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.246        */0.410         UART_TX/DUT2/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.362   */97.246        */0.438         FIFO/DUT3/\RD_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.355   */97.248        */0.445         UART_TX/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */97.249        */0.411         UART_TX/DUT2/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.353   */97.252        */0.447         UART_TX/DUT0/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.254        */0.410         UART_TX/DUT2/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.353   */97.254        */0.447         UART_TX/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.354   */97.259        */0.446         UART_TX/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.358   */97.264        */0.442         UART_TX/DUT0/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.357   */97.268        */0.443         UART_TX/DUT0/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.273        */0.415         FIFO/DUT2/\WR_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.311        */0.416         UART_TX/DUT0/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.496   97.354/*        0.304/*         SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */97.355        */0.420         FIFO/DUT3/\RD_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.379        */0.416         FIFO/DUT3/\RD_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.380        */0.416         FIFO/DUT3/\RD_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */97.393        */0.410         FIFO/DUT3/\RD_ADDR_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.739   97.399/*        0.061/*         Reg_file/\REG_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	99.739   97.404/*        0.061/*         Reg_file/\REG_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.482        */0.417         UART_TX/DUT0/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.350   */97.499        */0.450         FIFO/DUT3/\RD_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.512   97.507/*        0.288/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */97.540        */0.409         Reg_file/RD_DATA_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.559        */0.415         FIFO/DUT3/\RD_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.342   */97.574        */0.458         SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.343   */97.578        */0.457         SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */97.579        */0.409         FIFO/DUT3/\RD_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.344   */97.592        */0.456         SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.345   */97.594        */0.455         SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.345   */97.595        */0.455         SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.345   */97.596        */0.455         SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.346   */97.600        */0.454         SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.346   */97.602        */0.454         SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.347   */97.603        */0.453         SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.347   */97.603        */0.453         SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.347   */97.606        */0.453         SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.347   */97.606        */0.453         SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.347   */97.610        */0.453         SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.348   */97.612        */0.452         SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.349   */97.618        */0.451         SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.349   */97.620        */0.451         SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.218   */97.655        */0.582         PULSE_GEN/FLOP_IN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.668        */0.408         UART_TX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.465   97.672/*        0.335/*         SYS_CTRL/\ADDRESS_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.345   */97.722        */0.455         SYS_CTRL/\ADDRESS_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.347   */97.737        */0.453         SYS_CTRL/\ADDRESS_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.348   */97.741        */0.452         SYS_CTRL/\ADDRESS_REG_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.760/*        0.391/*         Reg_file/\REG_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.761/*        0.391/*         Reg_file/\REG_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.762/*        0.391/*         Reg_file/\REG_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.762/*        0.391/*         Reg_file/\REG_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.762/*        0.391/*         Reg_file/\REG_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.762/*        0.391/*         Reg_file/\REG_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.762/*        0.391/*         Reg_file/\REG_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.762/*        0.391/*         Reg_file/\REG_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.763/*        0.391/*         Reg_file/\REG_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.763/*        0.391/*         Reg_file/\REG_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.764/*        0.391/*         Reg_file/\REG_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	99.409   97.765/*        0.391/*         Reg_file/\REG_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.766/*        0.391/*         Reg_file/\REG_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.766/*        0.391/*         Reg_file/\REG_reg[11][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */97.768        */0.419         UART_TX/DUT0/SER_DATA_reg/D    1
@(R)->SCAN_CLK(R)	99.410   97.769/*        0.390/*         Reg_file/\REG_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.772/*        0.390/*         Reg_file/\REG_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.773/*        0.390/*         Reg_file/\REG_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.774/*        0.390/*         Reg_file/\REG_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.774/*        0.390/*         Reg_file/\REG_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.774/*        0.390/*         Reg_file/\REG_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.774/*        0.390/*         Reg_file/\REG_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.774/*        0.390/*         Reg_file/\REG_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.775/*        0.390/*         Reg_file/\REG_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.775/*        0.390/*         Reg_file/\REG_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.775/*        0.390/*         Reg_file/\REG_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.775/*        0.390/*         Reg_file/\REG_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.776/*        0.390/*         Reg_file/\REG_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.779/*        0.390/*         Reg_file/\REG_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.781/*        0.390/*         Reg_file/\REG_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.782/*        0.390/*         Reg_file/\REG_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.783/*        0.390/*         Reg_file/\REG_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.783/*        0.390/*         Reg_file/\REG_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.786/*        0.390/*         Reg_file/\REG_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.787/*        0.390/*         Reg_file/\REG_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.787/*        0.390/*         Reg_file/\REG_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.791/*        0.390/*         Reg_file/\REG_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.793/*        0.390/*         Reg_file/\REG_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.793/*        0.390/*         Reg_file/\REG_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.796/*        0.390/*         Reg_file/\REG_reg[13][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */97.800        */0.409         UART_TX/DUT2/PAR_BIT_reg/D    1
@(R)->SCAN_CLK(R)	99.410   97.801/*        0.390/*         Reg_file/\REG_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.804/*        0.390/*         Reg_file/\REG_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.804/*        0.390/*         Reg_file/\REG_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	99.410   97.811/*        0.390/*         Reg_file/\REG_reg[14][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.363   */97.814        */0.437         UART_RX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.833        */0.418         UART_TX/DUT1/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.405   97.848/*        0.395/*         UART_TX/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.405   97.848/*        0.395/*         UART_TX/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.405   97.848/*        0.395/*         UART_TX/DUT0/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.405   97.848/*        0.395/*         UART_TX/DUT0/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.405   97.848/*        0.395/*         UART_TX/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.405   97.849/*        0.395/*         UART_TX/DUT0/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.857/*        0.385/*         UART_TX/DUT0/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.857/*        0.385/*         UART_TX/DUT0/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	99.415   97.857/*        0.385/*         UART_TX/DUT0/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.858/*        0.385/*         UART_TX/DUT0/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.858/*        0.385/*         UART_TX/DUT2/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.858/*        0.385/*         UART_TX/DUT2/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.858/*        0.385/*         UART_TX/DUT0/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.859/*        0.385/*         UART_TX/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.860/*        0.385/*         UART_TX/DUT2/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.861/*        0.385/*         UART_TX/DUT2/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.861/*        0.385/*         UART_TX/DUT2/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.861/*        0.385/*         UART_TX/DUT2/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.862/*        0.385/*         UART_TX/DUT2/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.863/*        0.385/*         UART_TX/DUT2/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.864/*        0.385/*         UART_RX/DUT6/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.864/*        0.385/*         UART_RX/DUT6/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.405   97.864/*        0.395/*         UART_RX/DUT0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.865/*        0.385/*         UART_RX/DUT6/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.866/*        0.385/*         UART_RX/DUT3/par_error_reg/RN    1
@(R)->SCAN_CLK(R)	99.415   97.867/*        0.385/*         UART_RX/DUT5/stp_error_reg/RN    1
@(R)->SCAN_CLK(R)	99.415   97.870/*        0.385/*         UART_RX/DUT4/str_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	99.415   97.872/*        0.385/*         UART_TX/DUT2/PAR_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	99.415   97.873/*        0.385/*         UART_RX/DUT0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.873/*        0.385/*         UART_TX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.873/*        0.385/*         UART_TX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.874/*        0.385/*         UART_RX/DUT1/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.874/*        0.385/*         UART_RX/DUT1/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.875/*        0.385/*         UART_RX/DUT1/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.415   97.875/*        0.385/*         UART_TX/DUT1/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.513   98.030/*        0.287/*         UART_TX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   98.149/*        0.275/*         SYS_CTRL/\current_state_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.728   98.171/*        0.072/*         UART_TX/DUT0/\counter_reg[3] /SN    1
@(R)->SCAN_CLK(R)	99.728   98.174/*        0.072/*         UART_TX/DUT3/TX_OUT_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.356   */98.252        */0.444         UART_TX/DUT3/TX_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.323        */0.417         DATA_SYNC/\SYNC_BUS_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.332        */0.416         DATA_SYNC/\SYNC_BUS_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.333        */0.416         DATA_SYNC/\SYNC_BUS_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.333        */0.416         DATA_SYNC/\SYNC_BUS_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.334        */0.415         DATA_SYNC/\SYNC_BUS_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.335        */0.415         DATA_SYNC/\SYNC_BUS_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.337        */0.415         DATA_SYNC/\SYNC_BUS_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.338        */0.415         DATA_SYNC/\SYNC_BUS_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.147   */98.395        */0.653         FIFO/DUT3/\RD_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.184   */98.423        */0.616         UART_RX/DUT6/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */98.507        */0.421         FIFO/DUT2/\WR_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */98.540        */0.420         FIFO/DUT2/\WR_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */98.540        */0.418         FIFO/DUT3/\RD_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */98.548        */0.419         FIFO/DUT3/\RD_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */98.549        */0.418         FIFO/DUT2/\WR_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */98.552        */0.418         FIFO/DUT3/\RD_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.556        */0.417         FIFO/DUT2/\WR_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.557        */0.417         FIFO/DUT3/\RD_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.232   */98.568        */0.568         UART_RX/DUT4/str_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.574        */0.538         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.206   */98.581        */0.594         Reg_file/\REG_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.230   */98.590        */0.570         Reg_file/\REG_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.228   */98.593        */0.572         Reg_file/\REG_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.229   */98.594        */0.571         Reg_file/\REG_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.228   */98.595        */0.572         Reg_file/\REG_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.230   */98.599        */0.570         Reg_file/\REG_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.230   */98.602        */0.570         Reg_file/\REG_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.231   */98.604        */0.569         Reg_file/\REG_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.232   */98.607        */0.568         Reg_file/\REG_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.234   */98.613        */0.566         Reg_file/\REG_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.215   */98.614        */0.585         Reg_file/\REG_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */98.616        */0.407         DATA_SYNC/EN_PULSE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.235   */98.623        */0.565         Reg_file/\REG_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.236   */98.626        */0.564         Reg_file/\REG_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.239   */98.638        */0.562         Reg_file/\REG_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.239   */98.639        */0.561         Reg_file/\REG_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.640        */0.532         DATA_SYNC/\SYNC_BUS_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.642        */0.560         Reg_file/\REG_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	99.418   98.654/*        0.382/*         CLK_DIV_1/flag_reg/RN    1
@(R)->SCAN_CLK(R)	99.418   98.654/*        0.382/*         CLK_DIV_1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.654/*        0.382/*         CLK_DIV_1/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.418   98.654/*        0.382/*         CLK_DIV_1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.655/*        0.382/*         CLK_DIV_1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.655/*        0.382/*         CLK_DIV_1/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.655/*        0.382/*         CLK_DIV_1/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.655/*        0.382/*         CLK_DIV_1/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.656/*        0.382/*         CLK_DIV_1/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.656/*        0.382/*         CLK_DIV_1/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.657/*        0.382/*         UART_RX/DUT1/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.657/*        0.382/*         UART_RX/DUT1/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.659/*        0.382/*         UART_RX/DUT1/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.659/*        0.382/*         UART_RX/DUT1/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.660/*        0.382/*         UART_RX/DUT1/\edge_count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.660        */0.525         UART_RX/DUT1/\edge_count_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.418   98.661/*        0.382/*         UART_RX/DUT1/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.409   98.662/*        0.391/*         UART_RX/DUT6/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.663/*        0.382/*         UART_RX/DUT0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.418   98.664/*        0.382/*         UART_RX/DUT2/sample_1_reg/RN    1
@(R)->SCAN_CLK(R)	99.418   98.665/*        0.382/*         UART_RX/DUT2/sample_2_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.246   */98.665        */0.554         Reg_file/\REG_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.246   */98.666        */0.554         Reg_file/\REG_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.246   */98.666        */0.554         Reg_file/\REG_reg[1][5] /SI    1
@(R)->SCAN_CLK(R)	99.418   98.667/*        0.382/*         UART_RX/DUT2/sample_3_reg/RN    1
@(R)->SCAN_CLK(R)	99.418   98.668/*        0.382/*         UART_RX/DUT3/par_bit_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.669        */0.553         Reg_file/\REG_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.669        */0.553         DATA_SYNC/PULSE_GEN_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.249   */98.670        */0.551         Reg_file/\REG_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.674        */0.553         Reg_file/\REG_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	99.419   98.675/*        0.381/*         UART_RX/DUT6/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.675/*        0.381/*         UART_RX/DUT6/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.675/*        0.381/*         UART_RX/DUT6/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.675/*        0.381/*         UART_RX/DUT6/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.676/*        0.381/*         UART_RX/DUT6/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.676/*        0.381/*         UART_RX/DUT6/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.679/*        0.381/*         UART_RX/DUT6/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.679/*        0.381/*         UART_RX/DUT6/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.410   98.681/*        0.390/*         FIFO/DUT3/\RD_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.419   98.681/*        0.381/*         PULSE_GEN/FLOP_IN_reg/RN    1
@(R)->SCAN_CLK(R)	99.410   98.681/*        0.390/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.688/*        0.381/*         PULSE_GEN/FLOP_OUT_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.689        */0.527         UART_TX/DUT0/\counter_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.691/*        0.380/*         FIFO/DUT3/\RD_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.692/*        0.380/*         FIFO/DUT3/\RD_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.693/*        0.380/*         FIFO/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.693/*        0.380/*         FIFO/DUT3/\RD_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.693/*        0.380/*         FIFO/DUT3/\RD_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.694/*        0.380/*         FIFO/DUT0/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.694/*        0.380/*         FIFO/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.694/*        0.380/*         FIFO/DUT0/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.694/*        0.380/*         FIFO/DUT0/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.695/*        0.380/*         FIFO/DUT3/\RD_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.695/*        0.380/*         FIFO/DUT0/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.695/*        0.380/*         FIFO/DUT0/\REG_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.252   */98.698        */0.548         UART_RX/DUT1/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.701        */0.547         Reg_file/\REG_reg[4][0] /SI    1
@(R)->SCAN_CLK(R)	99.421   98.703/*        0.379/*         FIFO/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.412   98.706/*        0.388/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.236   */98.708        */0.564         Reg_file/\REG_reg[3][5] /SI    1
@(R)->SCAN_CLK(R)	99.421   98.709/*        0.379/*         CLK_DIV_2/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.710/*        0.378/*         Reg_file/\REG_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.710/*        0.378/*         Reg_file/\REG_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.710/*        0.378/*         Reg_file/\REG_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.711/*        0.378/*         Reg_file/\REG_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.711/*        0.378/*         Reg_file/\REG_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.711/*        0.378/*         Reg_file/\REG_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.711/*        0.378/*         Reg_file/\REG_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	99.412   98.712/*        0.388/*         SYS_CTRL/\ADDRESS_REG_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.190   */98.712        */0.610         FIFO/DUT4/\MEM_reg[0][0] /SI    1
@(R)->SCAN_CLK(R)	99.412   98.712/*        0.388/*         SYS_CTRL/\ADDRESS_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.712/*        0.378/*         Reg_file/\REG_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.712/*        0.378/*         Reg_file/\REG_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.713/*        0.378/*         Reg_file/\REG_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.713/*        0.379/*         CLK_DIV_2/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.713/*        0.379/*         CLK_DIV_2/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.713/*        0.379/*         CLK_DIV_2/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.713/*        0.379/*         CLK_DIV_2/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.713/*        0.378/*         Reg_file/\RD_DATA_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.714        */0.525         UART_RX/DUT6/\counter_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.714/*        0.378/*         Reg_file/\RD_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.412   98.715/*        0.388/*         SYS_CTRL/\ADDRESS_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.412   98.715/*        0.388/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.412   98.715/*        0.388/*         SYS_CTRL/\ADDRESS_REG_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.256   */98.715        */0.544         Reg_file/\REG_reg[3][7] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.716/*        0.378/*         Reg_file/\RD_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.716/*        0.378/*         Reg_file/\RD_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.716/*        0.378/*         Reg_file/\RD_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.716/*        0.379/*         CLK_DIV_2/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.717/*        0.378/*         Reg_file/\RD_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.717/*        0.379/*         CLK_DIV_2/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.719/*        0.378/*         Reg_file/\RD_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.719/*        0.378/*         Reg_file/\RD_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.719/*        0.378/*         FIFO/DUT1/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.719/*        0.378/*         FIFO/DUT2/\WR_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.719/*        0.378/*         FIFO/DUT1/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.719/*        0.378/*         FIFO/DUT1/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT2/\WR_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT1/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT1/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT2/\WR_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT1/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT1/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.720/*        0.378/*         FIFO/DUT1/\SYNC_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.257   */98.721        */0.543         Reg_file/\REG_reg[3][2] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.721/*        0.378/*         FIFO/DUT2/\WR_PTR_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.721        */0.524         UART_RX/DUT6/\counter_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.722/*        0.378/*         Reg_file/RD_DATA_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	99.422   98.722/*        0.378/*         FIFO/DUT2/\WR_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.723/*        0.379/*         CLK_DIV_2/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.226   */98.723        */0.574         UART_RX/DUT6/\p_data_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.723/*        0.378/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.258   */98.724        */0.542         FIFO/DUT2/\WR_ADDR_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.724/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.724/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.724/*        0.378/*         DATA_SYNC/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.724/*        0.378/*         DATA_SYNC/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.725/*        0.378/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.725/*        0.378/*         FIFO/DUT2/\WR_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.725/*        0.378/*         DATA_SYNC/SYNC_BUS_EN_reg/RN    1
@(R)->SCAN_CLK(R)	99.422   98.725/*        0.378/*         FIFO/DUT2/\WR_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.726/*        0.378/*         FIFO/DUT2/\WR_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.726/*        0.378/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.258   */98.726        */0.542         FIFO/DUT2/\WR_ADDR_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.421   98.726/*        0.379/*         CLK_DIV_2/flag_reg/RN    1
@(R)->SCAN_CLK(R)	99.422   98.726/*        0.378/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.726/*        0.378/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.726/*        0.378/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.727/*        0.378/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.727/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.727/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.728/*        0.378/*         DATA_SYNC/EN_PULSE_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.728        */0.540         Reg_file/\REG_reg[2][2] /SI    1
@(R)->SCAN_CLK(R)	99.422   98.728/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.728/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.728/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.728/*        0.378/*         DATA_SYNC/\SYNC_BUS_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.421   98.729/*        0.379/*         CLK_DIV_2/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.422   98.729/*        0.378/*         DATA_SYNC/PULSE_GEN_OUT_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.259   */98.729        */0.541         UART_TX/DUT0/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.730        */0.538         Reg_file/\REG_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.730        */0.524         UART_RX/DUT1/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.259   */98.730        */0.541         Reg_file/\REG_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.733        */0.520         UART_RX/DUT0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.733        */0.540         Reg_file/\REG_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.738        */0.539         UART_RX/DUT1/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.738        */0.539         UART_RX/DUT1/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.740        */0.523         UART_TX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.741        */0.520         CLK_DIV_2/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.743        */0.525         UART_TX/DUT0/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.743        */0.538         UART_RX/DUT2/sample_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.230   */98.745        */0.570         UART_RX/DUT0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.745        */0.520         CLK_DIV_1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.748        */0.524         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.754        */0.525         UART_RX/DUT0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.757        */0.535         DATA_SYNC/\SYNC_BUS_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.758        */0.535         DATA_SYNC/\SYNC_BUS_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.761        */0.535         DATA_SYNC/\SYNC_BUS_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.762        */0.522         FIFO/DUT2/\WR_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.763        */0.534         UART_TX/DUT2/PAR_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.764        */0.559         FIFO/DUT3/\RD_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.766        */0.534         UART_TX/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.768        */0.560         FIFO/DUT2/\WR_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.768        */0.533         CLK_DIV_1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.768        */0.533         Reg_file/\REG_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.769        */0.533         CLK_DIV_2/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.770        */0.533         CLK_DIV_2/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.770        */0.533         UART_RX/DUT1/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.771        */0.521         FIFO/DUT3/\RD_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.235   */98.772        */0.565         SYS_CTRL/\ADDRESS_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.772        */0.533         DATA_SYNC/\SYNC_BUS_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.774        */0.518         UART_TX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.776        */0.532         FIFO/DUT3/\RD_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.777        */0.532         DATA_SYNC/\SYNC_BUS_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.186   */98.778        */0.614         FIFO/DUT4/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.779        */0.531         CLK_DIV_1/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.779        */0.531         FIFO/DUT2/\WR_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.780        */0.531         CLK_DIV_2/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.782        */0.520         UART_RX/DUT1/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.237   */98.782        */0.563         UART_TX/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.784        */0.531         DATA_SYNC/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.784        */0.531         DATA_SYNC/\SYNC_BUS_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.785        */0.530         CLK_DIV_1/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.786        */0.530         FIFO/DUT2/\WR_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.787        */0.530         CLK_DIV_1/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.788        */0.530         UART_RX/DUT6/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.788        */0.530         CLK_DIV_1/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.789        */0.524         UART_RX/DUT1/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         CLK_DIV_2/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         FIFO/DUT3/\RD_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.790        */0.530         FIFO/DUT3/\RD_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.238   */98.790        */0.562         UART_TX/DUT0/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         CLK_DIV_2/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         Reg_file/\RD_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.793        */0.529         CLK_DIV_1/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         CLK_DIV_2/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         CLK_DIV_2/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.254   */98.797        */0.546         UART_TX/DUT3/TX_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         FIFO/DUT3/\RD_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         FIFO/DUT2/\WR_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         CLK_DIV_2/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         CLK_DIV_1/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         FIFO/DUT2/\WR_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         DATA_SYNC/EN_PULSE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         UART_RX/DUT6/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         UART_RX/DUT6/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         Reg_file/\REG_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.805        */0.560         SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         Reg_file/\RD_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         UART_RX/DUT6/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         DATA_SYNC/\SYNC_BUS_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         FIFO/DUT2/\WR_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         Reg_file/\RD_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         UART_RX/DUT6/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         FIFO/DUT3/\RD_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         Reg_file/\RD_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         UART_RX/DUT6/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         Reg_file/\REG_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         FIFO/DUT3/\RD_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         Reg_file/\RD_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         Reg_file/\REG_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         Reg_file/\RD_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         FIFO/DUT3/\RD_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.814        */0.522         UART_TX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         Reg_file/\REG_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         UART_RX/DUT6/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         Reg_file/\REG_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         Reg_file/\REG_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         Reg_file/\REG_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.816        */0.558         UART_TX/DUT0/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         Reg_file/\RD_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         Reg_file/\REG_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         FIFO/DUT2/\WR_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         CLK_DIV_2/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         Reg_file/\REG_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.190   */98.818        */0.610         FIFO/DUT4/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         Reg_file/\RD_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         CLK_DIV_1/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file/\REG_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.820        */0.558         SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file/\REG_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file/\REG_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file/\REG_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         UART_TX/DUT2/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.821        */0.518         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         Reg_file/\REG_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.821        */0.558         SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.821        */0.558         SYS_CTRL/\ADDRESS_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.822        */0.558         SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.822        */0.558         SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.822        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.822        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file/\REG_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         FIFO/DUT2/\WR_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.823        */0.526         Reg_file/RD_DATA_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.823        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file/\REG_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         UART_RX/DUT2/sample_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         UART_RX/DUT2/sample_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.824        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         Reg_file/\REG_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         Reg_file/\REG_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         UART_TX/DUT2/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         PULSE_GEN/FLOP_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.825        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         UART_TX/DUT2/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.825        */0.609         FIFO/DUT4/\MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.825        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file/\REG_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.826        */0.609         FIFO/DUT4/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.826        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file/\REG_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file/\REG_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file/\REG_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.827        */0.557         UART_TX/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.827        */0.557         SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file/\REG_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         FIFO/DUT1/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         FIFO/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file/\REG_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.827        */0.609         FIFO/DUT4/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.827        */0.609         FIFO/DUT4/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.827        */0.557         UART_TX/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file/\REG_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file/\REG_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.828        */0.557         SYS_CTRL/\ADDRESS_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         UART_RX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file/\REG_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.828        */0.609         FIFO/DUT4/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.829        */0.609         FIFO/DUT4/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file/\REG_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file/\REG_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file/\REG_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.829        */0.609         FIFO/DUT4/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file/\REG_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.829        */0.609         FIFO/DUT4/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file/\REG_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.830        */0.609         FIFO/DUT4/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.830        */0.609         FIFO/DUT4/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         FIFO/DUT0/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         Reg_file/\REG_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         Reg_file/\REG_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.830        */0.609         FIFO/DUT4/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.830        */0.609         FIFO/DUT4/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.830        */0.522         Reg_file/\REG_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         UART_TX/DUT2/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.831        */0.609         FIFO/DUT4/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.831        */0.556         SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         UART_TX/DUT2/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RST_SYNC_1/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.831        */0.556         SYS_CTRL/\ADDRESS_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.831        */0.556         SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.831        */0.556         UART_TX/DUT0/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.831        */0.556         SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file/\REG_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file/\REG_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file/\REG_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file/\REG_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file/\REG_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file/\REG_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.832        */0.608         FIFO/DUT4/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.833        */0.608         FIFO/DUT4/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         UART_TX/DUT2/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file/\REG_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.833        */0.608         FIFO/DUT4/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.833        */0.608         FIFO/DUT4/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file/\REG_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         FIFO/DUT3/\RD_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         RST_SYNC_2/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.834        */0.608         FIFO/DUT4/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         DATA_SYNC/SYNC_BUS_EN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.834        */0.608         FIFO/DUT4/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file/\REG_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file/\REG_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file/\REG_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.834        */0.608         FIFO/DUT4/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file/\REG_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file/\REG_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         Reg_file/\REG_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         Reg_file/\REG_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         Reg_file/\REG_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         Reg_file/\REG_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.835        */0.608         FIFO/DUT4/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         Reg_file/\REG_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.835        */0.608         FIFO/DUT4/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.836        */0.608         FIFO/DUT4/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         FIFO/DUT0/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.836        */0.519         Reg_file/\REG_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         UART_TX/DUT2/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         UART_TX/DUT2/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.837        */0.608         FIFO/DUT4/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.837        */0.608         FIFO/DUT4/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.837        */0.608         FIFO/DUT4/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         UART_RX/DUT5/stp_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         UART_TX/DUT0/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         FIFO/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         Reg_file/\REG_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.837        */0.608         FIFO/DUT4/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         Reg_file/\REG_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         Reg_file/\REG_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.838        */0.607         FIFO/DUT4/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO/DUT4/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         FIFO/DUT2/\WR_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         Reg_file/\REG_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO/DUT4/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO/DUT4/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO/DUT4/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         Reg_file/\REG_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO/DUT4/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO/DUT4/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.840        */0.607         FIFO/DUT4/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         Reg_file/\REG_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         RST_SYNC_1/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO/DUT4/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO/DUT4/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO/DUT4/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.842        */0.607         FIFO/DUT4/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.842        */0.607         FIFO/DUT4/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.842        */0.607         FIFO/DUT4/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.843        */0.521         Reg_file/\REG_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.843        */0.607         FIFO/DUT4/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.843        */0.607         FIFO/DUT4/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.844        */0.607         FIFO/DUT4/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.844        */0.607         FIFO/DUT4/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.845        */0.607         FIFO/DUT4/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.845        */0.607         FIFO/DUT4/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.845        */0.520         FIFO/DUT1/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.845        */0.607         FIFO/DUT4/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.846        */0.606         FIFO/DUT4/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.846        */0.606         FIFO/DUT4/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.846        */0.606         FIFO/DUT4/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.847        */0.606         FIFO/DUT4/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.847        */0.606         FIFO/DUT4/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.848        */0.606         FIFO/DUT4/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.848        */0.520         FIFO/DUT1/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.849        */0.520         FIFO/DUT1/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.849        */0.520         FIFO/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.849        */0.520         FIFO/DUT1/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.850        */0.521         RST_SYNC_2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.850        */0.606         FIFO/DUT4/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.850        */0.519         FIFO/DUT1/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.850        */0.606         FIFO/DUT4/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.200   */98.851        */0.600         FIFO/DUT4/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.851        */0.606         FIFO/DUT4/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.851        */0.606         FIFO/DUT4/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.851        */0.606         FIFO/DUT4/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.851        */0.517         UART_RX/DUT3/par_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         FIFO/DUT1/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.852        */0.519         FIFO/DUT0/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.855        */0.519         FIFO/DUT0/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.858        */0.519         UART_TX/DUT0/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.858        */0.518         FIFO/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.859        */0.518         FIFO/DUT1/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */98.860        */0.429         DATA_SYNC/PULSE_GEN_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.861        */0.518         UART_TX/DUT0/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.862        */0.518         DATA_SYNC/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.866        */0.514         RST_SYNC_2/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.867        */0.517         UART_RX/DUT1/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.287   */98.869        */0.513         RST_SYNC_1/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.869        */0.517         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */98.902        */0.421         FIFO/DUT1/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */98.905        */0.420         FIFO/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */98.911        */0.419         FIFO/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */98.918        */0.418         FIFO/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.919        */0.417         FIFO/DUT1/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.919        */0.527         PULSE_GEN/FLOP_IN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.920        */0.417         FIFO/DUT1/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.922        */0.417         FIFO/DUT1/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.931        */0.415         FIFO/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */98.931        */0.418         RST_SYNC_2/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.933        */0.415         PULSE_GEN/FLOP_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */98.936        */0.414         DATA_SYNC/SYNC_BUS_EN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.946        */0.413         FIFO/DUT0/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */98.957        */0.411         FIFO/DUT1/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */98.958        */0.411         FIFO/DUT0/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */98.958        */0.411         FIFO/DUT1/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.958        */0.413         RST_SYNC_1/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.960        */0.410         FIFO/DUT1/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.964        */0.410         FIFO/DUT0/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.967        */0.409         FIFO/DUT0/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.968        */0.409         FIFO/DUT1/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.971        */0.409         DATA_SYNC/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.971        */0.409         RST_SYNC_2/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */98.974        */0.408         RST_SYNC_1/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.978        */0.529         FIFO/DUT3/\RD_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.994        */0.526         UART_RX/DUT6/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */99.012        */0.523         FIFO/DUT2/\WR_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */99.015        */0.522         FIFO/DUT3/\RD_PTR_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.738   99.027/*        0.062/*         Reg_file/\REG_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	99.455   99.136/*        0.345/*         RST_SYNC_1/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.455   99.137/*        0.345/*         RST_SYNC_2/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.463   99.144/*        0.337/*         RST_SYNC_1/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.463   99.144/*        0.337/*         RST_SYNC_1/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	99.463   99.145/*        0.337/*         RST_SYNC_2/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	99.463   99.145/*        0.337/*         RST_SYNC_2/\stages_reg[0] /RN    1
