Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 25 08:52:28 2025
| Host         : DallaVilla running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_control_sets_placed.rpt
| Design       : game
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           30 |
| Yes          | No                    | No                     |              35 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             175 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | MIC/u_pdm_inputs/m_clk_en_reg_n_0             | MIC/u_pdm_inputs/counter[1][7]_i_1_n_0  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | MIC/u_pdm_inputs/m_clk_en_reg_n_0             |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | BarXPositions[0][12]_i_2_n_0                  | reset_IBUF                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                               | MIC/u_pdm_inputs/clk_counter[4]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | MIC/u_pdm_inputs/amplitude[6]_i_1_n_0         |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0 | MIC/u_pdm_inputs/counter[1][7]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | MIC/u_pdm_inputs/m_clk_en_reg_n_0             | MIC/u_pdm_inputs/counter[0][7]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | MIC/u_pdm_inputs/sample_counter[0]_2          | MIC/u_pdm_inputs/counter[0][7]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | indexBarNext[5]_i_1_n_0                       | reset_IBUF                              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | posYUser[10]_i_2_n_0                          | MIC/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | BarXPositions[0][12]_i_2_n_0                  | BarXPositions[0][12]_i_1_n_0            |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | BarYPositions[1]                              | reset_IBUF                              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | BarYPositions[3]                              | reset_IBUF                              |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | BarYPositions[4]                              | reset_IBUF                              |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | BarYPositions[0]                              | reset_IBUF                              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | BarYPositions[2]                              | reset_IBUF                              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                               | cur_cnt[9]_i_1_n_0                      |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                               | VGA/eqOp4_in                            |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                               | VGA/vga_red_reg[3]_i_1_n_0              |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG | VGA/eqOp4_in                                  | VGA/v_cntr_reg0                         |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | BarXPositions[4]                              | BarXPositions[1]                        |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | BarXPositions[4]                              | BarXPositions[2]                        |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | BarXPositions[4]                              | BarXPositions[3]                        |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | BarXPositions[4]                              | BarXPositions[4][12]_i_1_n_0            |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | MIC/score                                     | reset_IBUF                              |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                               | clk_cnt[0]_i_1_n_0                      |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                                               | frame_count[0]_i_1_n_0                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                               | score_cnt[0]_i_1_n_0                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | VGA/X0_0                                      |                                         |               15 |             25 |         1.67 |
|  clk_IBUF_BUFG |                                               |                                         |               19 |             40 |         2.11 |
+----------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


