HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:UART
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||UART.srr(54);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/54||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||UART.srr(55);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/55||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||UART.srr(56);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/56||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||UART.srr(57);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/57||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||UART.srr(58);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/58||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||UART.srr(59);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/59||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||UART.srr(60);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/60||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||UART.srr(61);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/61||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||UART.srr(62);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/62||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||UART.srr(63);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/63||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||UART.srr(64);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/64||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||UART.srr(65);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/65||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||UART.srr(66);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/66||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||UART.srr(67);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/67||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||UART.srr(68);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/68||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||UART.srr(69);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/69||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||UART.srr(70);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/70||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||UART.srr(71);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/71||UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\component\work\UART_MSS\MSS_CCC_0\UART_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis||null||@N: Running in 64-bit mode||UART.srr(82);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/82||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||UART.srr(103);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/103||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||UART.srr(127);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/127||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||UART.srr(128);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/128||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||UART.srr(135);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/135||uart_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw5_practical\polled_uart\uart\component\work\uart_mss\mss_ccc_0\uart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||UART.srr(136);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/136||uart_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw5_practical\polled_uart\uart\component\work\uart_mss\mss_ccc_0\uart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||UART.srr(137);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/137||uart_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw5_practical\polled_uart\uart\component\work\uart_mss\mss_ccc_0\uart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.sap.||UART.srr(152);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/152||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||UART.srr(179);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/179||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||UART.srr(180);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/180||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||UART.srr(191);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/191||uart_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw5_practical\polled_uart\uart\component\work\uart_mss\mss_ccc_0\uart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||UART.srr(192);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/192||uart_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw5_practical\polled_uart\uart\component\work\uart_mss\mss_ccc_0\uart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.UART_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||UART.srr(193);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/193||uart_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw5_practical\polled_uart\uart\component\work\uart_mss\mss_ccc_0\uart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||UART.srr(285);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/285||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||UART.srr(287);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr'/linenumber/287||null;null
Implementation;Compile;RootName:UART
Implementation;Compile||(null)||Please refer to the log file for details about 335 Warning(s)||UART_compile_log.rpt;liberoaction://open_report/file/UART_compile_log.rpt||(null);(null)
