Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/PracticoFinal_MIPS/MIPS/pmem_test1_isim_beh.exe -prj C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/PracticoFinal_MIPS/MIPS/pmem_test1_beh.prj work.pmem_test1 work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/PracticoFinal_MIPS/MIPS/ipcore_dir/pmem.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/PracticoFinal_MIPS/MIPS/pmem_test1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_1_softecc_output_...
Compiling module BLK_MEM_GEN_V7_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_1(C_FAMILY="spart...
Compiling module pmem
Compiling module pmem_test1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/PracticoFinal_MIPS/MIPS/pmem_test1_isim_beh.exe
Fuse Memory Usage: 31244 KB
Fuse CPU Usage: 467 ms
