Source Block: hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@65:75@HdlIdDef
  input   [ 15:0]   rx_cor_scale_1,
  input   [ 15:0]   rx_cor_offset_1);

  // internal registers

  reg               rx_cor_enable_int = 'd0;
  reg     [ 15:0]   rx_cor_data_0[0:15];
  reg     [ 15:0]   rx_cor_data_1[0:15];
  reg               rx_cal_done_int_t = 'd0;
  reg     [ 15:0]   rx_cal_max_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_0_6 = 'd0;

Diff Content:
- 70   reg               rx_cor_enable_int = 'd0;
+ 70   reg               rx_enable_int = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@66:76
  input   [ 15:0]   rx_cor_offset_1);

  // internal registers

  reg               rx_cor_enable_int = 'd0;
  reg     [ 15:0]   rx_cor_data_0[0:15];
  reg     [ 15:0]   rx_cor_data_1[0:15];
  reg               rx_cal_done_int_t = 'd0;
  reg     [ 15:0]   rx_cal_max_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_max_1_6 = 'd0;

Clone Blocks 2:
hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@69:79

  reg               rx_cor_enable_int = 'd0;
  reg     [ 15:0]   rx_cor_data_0[0:15];
  reg     [ 15:0]   rx_cor_data_1[0:15];
  reg               rx_cal_done_int_t = 'd0;
  reg     [ 15:0]   rx_cal_max_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_max_1_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_1_6 = 'd0;
  reg     [ 15:0]   rx_cal_max_0_5 = 'd0;
  reg     [ 15:0]   rx_cal_min_0_5 = 'd0;

Clone Blocks 3:
hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@68:78
  // internal registers

  reg               rx_cor_enable_int = 'd0;
  reg     [ 15:0]   rx_cor_data_0[0:15];
  reg     [ 15:0]   rx_cor_data_1[0:15];
  reg               rx_cal_done_int_t = 'd0;
  reg     [ 15:0]   rx_cal_max_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_max_1_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_1_6 = 'd0;
  reg     [ 15:0]   rx_cal_max_0_5 = 'd0;

Clone Blocks 4:
hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@67:77

  // internal registers

  reg               rx_cor_enable_int = 'd0;
  reg     [ 15:0]   rx_cor_data_0[0:15];
  reg     [ 15:0]   rx_cor_data_1[0:15];
  reg               rx_cal_done_int_t = 'd0;
  reg     [ 15:0]   rx_cal_max_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_0_6 = 'd0;
  reg     [ 15:0]   rx_cal_max_1_6 = 'd0;
  reg     [ 15:0]   rx_cal_min_1_6 = 'd0;

