xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_2"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_2"
clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0_sim_netlist.vhdl,incdir="../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_2"
glbl.v,Verilog,xil_defaultlib,glbl.v
