/*
 * Copyright (c) 2017-2020, NVIDIA CORPORATION.  All rights reserved.
 * 
 * Licensed under the Apache License, Version 2.0 (the "License")
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 *     http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __AXI_T_MASTER_FROM_FILE__
#define __AXI_T_MASTER_FROM_FILE__

#define RUN_ILATOR
#include <nvhls_int.h>
#include <systemc.h>
#include <ac_reset_signal_is.h>

#include <axi/axi4.h>
#include <axi/testbench/CSVFileReader.h>
#include <nvhls_connections.h>
#include <hls_globals.h>

#include <queue>
#include <string>
#include <sstream>
#include <vector>
#include <math.h>
#include <boost/assert.hpp>

/**
 * \brief An AXI master that generates traffic according to a file for use in testbenches.
 * \ingroup AXI
 *
 * \tparam axiCfg                   A valid AXI config.
 * \tparam enable_interrupts        Set true to enable support for interrupt instructions (default false)
 *
 * \par Overview
 * AxiMasterFromFile reads write and read requests from a CSV and issues them as an AXI master.  Read responses are checked agains the expected values provided in the file.  If enable_interrupts is true, the file can also specify a wait-for-interrupt mode in which the interrupt input must go high before further instructions are processed. The format of the CSV is as follows:
 * - Writes: delay_from_previous_request,W,address_in_hex,data_in_hex
 * - Reads: delay_from_previous_request,R,address_in_hex,expected_response_data_in_hex
 * - Interrupts: delay_from_previous_request,Q,arbitrary,arbitrary
 * 
 *  For reads, it's best to specify the full DATA_WIDTH of expected response data.
 *
 */

// Allow an sc_in to be present only if a template parameter is enabled
template <typename T, bool enable> class sc_in_conditional : public sc_signal<T> {};
template <typename T> class sc_in_conditional <T,1> : public sc_in<T> {};

template <typename axiCfg, bool enable_interrupts = false> class MasterFromFile : public sc_module {
 public:
  static const int kDebugLevel = 0;
  typedef axi::axi4<axiCfg> axi4_;

  typename axi4_::read::template master<> if_rd;
  typename axi4_::write::template master<> if_wr;

  sc_in<bool> reset_bar;
  sc_in<bool> clk;

  sc_in_conditional<bool,enable_interrupts> interrupt;

  static const int bytesPerBeat = axi4_::DATA_WIDTH >> 3;
  static const int bytesPerWord = axi4_::DATA_WIDTH >> 3;
  static const int axiAddrBitsPerWord = nvhls::log2_ceil<bytesPerWord>::val;

  std::queue< int > delay_q;
  std::queue< int > req_q;
  std::queue< typename axi4_::AddrPayload > raddr_q;
  std::queue< typename axi4_::AddrPayload > waddr_q;
  std::queue< typename axi4_::WritePayload > wdata_q;
  std::queue<typename axi4_::Data> rresp_q;
    
  typename axi4_::AddrPayload addr_pld;
  typename axi4_::WritePayload wr_data_pld;
  typename axi4_::ReadPayload data_pld;
  typename axi4_::AddrPayload wr_addr_pld;
  typename axi4_::WRespPayload wr_resp_pld;

  sc_out<bool> done;
  sc_out<bool> inst_done;

  #ifdef RUN_ILATOR
  sc_biguint<1> wr_signal;
  sc_biguint<1> rd_signal;
  sc_biguint<32> addr_signal;
  sc_biguint<8> data_signal[16];
  int impl_start_instr;
  #endif

  SC_HAS_PROCESS(MasterFromFile);

  MasterFromFile(sc_module_name name_, std::string filename="requests.csv", int impl_start_instr = 0
      ) : sc_module(name_), if_rd("if_rd"), if_wr("if_wr"), reset_bar("reset_bar"), 
      clk("clk"), impl_start_instr(impl_start_instr) 
      {

    CDCOUT("Reading file: " << filename << endl, kDebugLevel);
    CSVFileReader reader(filename);
    std::vector< std::vector<std::string> > dataList = reader.readCSV();
    for (unsigned int i=impl_start_instr; i < dataList.size(); i++) {
      std::vector<std::string> vec = dataList[i];
      NVHLS_ASSERT_MSG(vec.size() == 4, "Each_request_must_have_four_elements");
      delay_q.push(atoi(vec[0].c_str()));
      if (vec[1] == "R") {
        req_q.push(0);
        std::stringstream ss;
        sc_uint<axi4_::ADDR_WIDTH> addr;
        ss << hex << vec[2];
        ss >> addr;
        addr_pld.addr = static_cast<typename axi4_::Addr>(addr);
        addr_pld.len = 0;
        raddr_q.push(addr_pld);
        std::stringstream ss_data;
        sc_biguint<axi4_::DATA_WIDTH> data;
        ss_data << hex << vec[3];
        ss_data >> data;
        rresp_q.push(TypeToNVUINT(data));
      } else if (vec[1] == "W") {
        req_q.push(1);
        std::stringstream ss;
        sc_uint<axi4_::ADDR_WIDTH> addr;
        ss << hex << vec[2];
        ss >> addr;
        addr_pld.addr = static_cast<typename axi4_::Addr>(addr);
        addr_pld.len = 0;
        waddr_q.push(addr_pld);
        std::stringstream ss_data;
        sc_biguint<axi4_::DATA_WIDTH> data;
        ss_data << hex << vec[3];
        ss_data >> data;
        wr_data_pld.data = TypeToNVUINT(data);
        wr_data_pld.wstrb = ~0;
        wr_data_pld.last = 1;
        wdata_q.push(wr_data_pld); 
      } else if (vec[1] == "Q") {
        NVHLS_ASSERT_MSG(enable_interrupts,"Interrupt_command_read_but_interrupts_are_not_enabled");
        req_q.push(2);
      } else {
        NVHLS_ASSERT_MSG(1,"Requests_must_be_R_or_W_or_Q");
      }
    }

    SC_THREAD(run);
    sensitive << clk.pos();
    async_reset_signal_is(reset_bar, false);
  }

 protected:
  void run() {

    done = 0;

    if_rd.reset();
    if_wr.reset();

    wait(20);

    while (!delay_q.empty()) {
      int delay = delay_q.front();
      if (delay > 0) wait(delay);
      delay_q.pop();
      inst_done.write(0);
      if (req_q.front() == 2) {
        NVHLS_ASSERT_MSG(enable_interrupts,"Interrupt_command_found_but_interrupts_are_not_enabled");
        // CDCOUT(sc_time_stamp() << " " << name() << " Beginning wait for interrupt"
        //               << endl, kDebugLevel);
        // while (interrupt.read() == 0) wait();
        // CDCOUT(sc_time_stamp() << " " << name() << " Interrupt received"
        //               << endl, kDebugLevel);
      } else if (req_q.front() == 1) {
        addr_pld = waddr_q.front();
        if_wr.aw.Push(addr_pld);
        waddr_q.pop();
        wr_data_pld = wdata_q.front();
        if_wr.w.Push(wr_data_pld);
        wdata_q.pop();
        if_wr.b.Pop();
        // CDCOUT(sc_time_stamp() << " " << name() << " Sent write request:"
        //               << " addr=[" << addr_pld << "]"
        //               << " data=[" << wr_data_pld << "]"
        //               << endl, kDebugLevel);
        #ifdef RUN_ILATOR
        wr_signal = true;
        rd_signal = false;
        addr_signal = addr_pld.addr;
        // std::cout << "addr" << addr << std::endl;
        sc_biguint<128> data;
        data = NVUINTToType<sc_biguint<128> >(wr_data_pld.data);
        for (int i = 0; i < 16; i++) 
          data_signal[i] = (data >> (8*i)) & 0xff;
        #endif                             
      } else {
        addr_pld = raddr_q.front();
        if_rd.ar.Push(addr_pld);
        raddr_q.pop();
        // CDCOUT(sc_time_stamp() << " " << name() << " Sent read request: "
        //               << addr_pld
        //               << endl, kDebugLevel);
        data_pld = if_rd.r.Pop();
        // CDCOUT(sc_time_stamp() << " " << name() << " Received read response: ["
        //               << data_pld << "]"
        //               << endl, kDebugLevel);
        NVHLS_ASSERT_MSG(data_pld.data == rresp_q.front(),"Read_response_did_not_match_expected_value");
        rresp_q.pop();
        #ifdef RUN_ILATOR
        wr_signal = false;
        rd_signal = true;
        addr_signal = addr_pld.addr;
        #endif        
      }
      inst_done.write(1);
      req_q.pop();
    }
    done = 1;
  }
};

#endif
