<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p270" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_270{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_270{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_270{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_270{left:69px;bottom:259px;letter-spacing:0.13px;}
#t5_270{left:151px;bottom:259px;letter-spacing:0.15px;}
#t6_270{left:69px;bottom:235px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_270{left:69px;bottom:218px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_270{left:69px;bottom:201px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_270{left:69px;bottom:184px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ta_270{left:189px;bottom:998px;letter-spacing:-0.13px;}
#tb_270{left:523px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_270{left:523px;bottom:976px;letter-spacing:-0.11px;}
#td_270{left:523px;bottom:959px;letter-spacing:-0.11px;}
#te_270{left:523px;bottom:943px;letter-spacing:-0.12px;}
#tf_270{left:523px;bottom:921px;letter-spacing:-0.11px;}
#tg_270{left:523px;bottom:904px;letter-spacing:-0.1px;}
#th_270{left:189px;bottom:880px;letter-spacing:-0.14px;}
#ti_270{left:523px;bottom:880px;letter-spacing:-0.14px;}
#tj_270{left:81px;bottom:855px;letter-spacing:-0.16px;}
#tk_270{left:138px;bottom:855px;letter-spacing:-0.17px;}
#tl_270{left:189px;bottom:855px;letter-spacing:-0.15px;}
#tm_270{left:429px;bottom:855px;letter-spacing:-0.16px;}
#tn_270{left:523px;bottom:855px;letter-spacing:-0.11px;}
#to_270{left:523px;bottom:834px;letter-spacing:-0.12px;}
#tp_270{left:189px;bottom:810px;letter-spacing:-0.12px;}
#tq_270{left:523px;bottom:810px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_270{left:523px;bottom:788px;letter-spacing:-0.12px;}
#ts_270{left:523px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_270{left:523px;bottom:745px;letter-spacing:-0.12px;}
#tu_270{left:523px;bottom:724px;letter-spacing:-0.11px;}
#tv_270{left:189px;bottom:700px;letter-spacing:-0.14px;}
#tw_270{left:523px;bottom:700px;letter-spacing:-0.14px;}
#tx_270{left:189px;bottom:675px;letter-spacing:-0.14px;}
#ty_270{left:523px;bottom:675px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tz_270{left:189px;bottom:651px;letter-spacing:-0.14px;}
#t10_270{left:523px;bottom:651px;letter-spacing:-0.14px;}
#t11_270{left:82px;bottom:626px;letter-spacing:-0.16px;}
#t12_270{left:138px;bottom:626px;letter-spacing:-0.17px;}
#t13_270{left:188px;bottom:626px;letter-spacing:-0.16px;}
#t14_270{left:429px;bottom:626px;letter-spacing:-0.16px;}
#t15_270{left:523px;bottom:626px;letter-spacing:-0.11px;}
#t16_270{left:523px;bottom:605px;letter-spacing:-0.12px;}
#t17_270{left:189px;bottom:580px;letter-spacing:-0.14px;}
#t18_270{left:523px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_270{left:189px;bottom:556px;letter-spacing:-0.14px;}
#t1a_270{left:523px;bottom:556px;letter-spacing:-0.1px;}
#t1b_270{left:523px;bottom:539px;letter-spacing:-0.11px;}
#t1c_270{left:189px;bottom:515px;letter-spacing:-0.16px;}
#t1d_270{left:523px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1e_270{left:523px;bottom:498px;letter-spacing:-0.13px;}
#t1f_270{left:82px;bottom:474px;letter-spacing:-0.15px;}
#t1g_270{left:138px;bottom:474px;letter-spacing:-0.15px;}
#t1h_270{left:189px;bottom:474px;letter-spacing:-0.15px;}
#t1i_270{left:429px;bottom:474px;letter-spacing:-0.16px;}
#t1j_270{left:523px;bottom:474px;letter-spacing:-0.11px;}
#t1k_270{left:189px;bottom:449px;letter-spacing:-0.12px;}
#t1l_270{left:523px;bottom:449px;letter-spacing:-0.12px;}
#t1m_270{left:189px;bottom:425px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_270{left:523px;bottom:425px;letter-spacing:-0.14px;}
#t1o_270{left:75px;bottom:400px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1p_270{left:75px;bottom:383px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_270{left:70px;bottom:356px;letter-spacing:-0.14px;}
#t1r_270{left:69px;bottom:337px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t1s_270{left:84px;bottom:320px;letter-spacing:-0.11px;}
#t1t_270{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1u_270{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1v_270{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1w_270{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1x_270{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1y_270{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t1z_270{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t20_270{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t21_270{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_270{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_270{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_270{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_270{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_270{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_270{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_270{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_270{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts270" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg270Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg270" style="-webkit-user-select: none;"><object width="935" height="1210" data="270/270.svg" type="image/svg+xml" id="pdf270" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_270" class="t s1_270">2-254 </span><span id="t2_270" class="t s1_270">Vol. 4 </span>
<span id="t3_270" class="t s2_270">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_270" class="t s3_270">2.14.1 </span><span id="t5_270" class="t s3_270">Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t6_270" class="t s4_270">The Intel Xeon Processor E5 v3 and E7 v3 families are based on Haswell-E microarchitecture. The MSR-based </span>
<span id="t7_270" class="t s4_270">uncore PMU interfaces are listed in Table 2-33. For complete details of the uncore PMU, refer to the Intel Xeon </span>
<span id="t8_270" class="t s4_270">Processor E5 v3 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature </span>
<span id="t9_270" class="t s4_270">DisplayFamily_DisplayModel value of 06_3FH. </span>
<span id="ta_270" class="t s5_270">31 </span><span id="tb_270" class="t s5_270">Core Frequency Limiting Log </span>
<span id="tc_270" class="t s5_270">When set, indicates that the Core Frequency Limiting </span>
<span id="td_270" class="t s5_270">Status bit has asserted since the log bit was last </span>
<span id="te_270" class="t s5_270">cleared. </span>
<span id="tf_270" class="t s5_270">This log bit will remain set until cleared by software </span>
<span id="tg_270" class="t s5_270">writing 0. </span>
<span id="th_270" class="t s5_270">63:32 </span><span id="ti_270" class="t s5_270">Reserved </span>
<span id="tj_270" class="t s5_270">C8DH </span><span id="tk_270" class="t s5_270">3213 </span><span id="tl_270" class="t s5_270">IA32_QM_EVTSEL </span><span id="tm_270" class="t s5_270">THREAD </span><span id="tn_270" class="t s5_270">Monitoring Event Select Register (R/W) </span>
<span id="to_270" class="t s5_270">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="tp_270" class="t s5_270">7:0 </span><span id="tq_270" class="t s5_270">EventID (R/W) </span>
<span id="tr_270" class="t s5_270">Event encoding: </span>
<span id="ts_270" class="t s5_270">0x0: No monitoring. </span>
<span id="tt_270" class="t s5_270">0x1: L3 occupancy monitoring. </span>
<span id="tu_270" class="t s5_270">All other encoding reserved. </span>
<span id="tv_270" class="t s5_270">31:8 </span><span id="tw_270" class="t s5_270">Reserved </span>
<span id="tx_270" class="t s5_270">41:32 </span><span id="ty_270" class="t s5_270">RMID (R/W) </span>
<span id="tz_270" class="t s5_270">63:42 </span><span id="t10_270" class="t s5_270">Reserved </span>
<span id="t11_270" class="t s5_270">C8EH </span><span id="t12_270" class="t s5_270">3214 </span><span id="t13_270" class="t s5_270">IA32_QM_CTR </span><span id="t14_270" class="t s5_270">THREAD </span><span id="t15_270" class="t s5_270">Monitoring Counter Register (R/O) </span>
<span id="t16_270" class="t s5_270">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="t17_270" class="t s5_270">61:0 </span><span id="t18_270" class="t s5_270">Resource Monitored Data </span>
<span id="t19_270" class="t s5_270">62 </span><span id="t1a_270" class="t s5_270">Unavailable: If 1, indicates data for this RMID is not </span>
<span id="t1b_270" class="t s5_270">available or not monitored for this resource or RMID. </span>
<span id="t1c_270" class="t s5_270">63 </span><span id="t1d_270" class="t s5_270">Error: If 1, indicates an unsupported RMID or event type </span>
<span id="t1e_270" class="t s5_270">was written to IA32_PQR_QM_EVTSEL. </span>
<span id="t1f_270" class="t s5_270">C8FH </span><span id="t1g_270" class="t s5_270">3215 </span><span id="t1h_270" class="t s5_270">IA32_PQR_ASSOC </span><span id="t1i_270" class="t s5_270">THREAD </span><span id="t1j_270" class="t s5_270">Resource Association Register (R/W) </span>
<span id="t1k_270" class="t s5_270">9:0 </span><span id="t1l_270" class="t s5_270">RMID </span>
<span id="t1m_270" class="t s5_270">63: 10 </span><span id="t1n_270" class="t s5_270">Reserved </span>
<span id="t1o_270" class="t s5_270">See Table 2-20 and Table 2-29 for other MSR definitions applicable to processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t1p_270" class="t s5_270">value of 06_3FH. </span>
<span id="t1q_270" class="t s6_270">NOTES: </span>
<span id="t1r_270" class="t s5_270">1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the fac- </span>
<span id="t1s_270" class="t s5_270">tory-set configuration is dependent on features specific to the processor and the platform. </span>
<span id="t1t_270" class="t s7_270">Table 2-32. </span><span id="t1u_270" class="t s7_270">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t1v_270" class="t s8_270">Register </span>
<span id="t1w_270" class="t s8_270">Address </span><span id="t1x_270" class="t s8_270">Register Name / Bit Fields </span><span id="t1y_270" class="t s8_270">Scope </span><span id="t1z_270" class="t s8_270">Bit Description </span>
<span id="t20_270" class="t s8_270">Hex </span><span id="t21_270" class="t s8_270">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
