Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Oct  6 19:55:30 2022
| Host         : yuumi running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_wrapper_timing_summary_routed.rpt -pb fpga_top_wrapper_timing_summary_routed.pb -rpx fpga_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.153        0.000                      0                  381        0.160        0.000                      0                  381        6.519        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.153        0.000                      0                  269        0.160        0.000                      0                  269        6.519        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.223        0.000                      0                  112        0.729        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_0 fall@7.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.890ns (31.190%)  route 4.170ns (68.810%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.774     3.068    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDCE (Prop_fdce_C_Q)         0.518     3.586 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/Q
                         net (fo=166, routed)         1.217     4.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[5]
    SLICE_X97Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_35/O
                         net (fo=1, routed)           0.000     4.927    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_35_n_0
    SLICE_X97Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.144 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_16/O
                         net (fo=1, routed)           0.651     5.794    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_16_n_0
    SLICE_X99Y86         LUT6 (Prop_lut6_I0_O)        0.299     6.093 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_6/O
                         net (fo=1, routed)           0.571     6.665    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_6_n_0
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.789 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_2/O
                         net (fo=2, routed)           0.601     7.390    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]_0
    SLICE_X98Y86         LUT2 (Prop_lut2_I0_O)        0.153     7.543 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7/O
                         net (fo=1, routed)           0.317     7.860    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.331     8.191 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_3/O
                         net (fo=2, routed)           0.434     8.625    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X98Y86         LUT2 (Prop_lut2_I0_O)        0.124     8.749 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.379     9.128    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X98Y86         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y86         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.548    
                         clock uncertainty           -0.228    10.321    
    SLICE_X98Y86         FDRE (Setup_fdre_C_D)       -0.040    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_0 fall@7.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.916ns (32.348%)  route 4.007ns (67.652%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.774     3.068    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDCE (Prop_fdce_C_Q)         0.518     3.586 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/Q
                         net (fo=166, routed)         1.217     4.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[5]
    SLICE_X97Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_35/O
                         net (fo=1, routed)           0.000     4.927    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_35_n_0
    SLICE_X97Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.144 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_16/O
                         net (fo=1, routed)           0.651     5.794    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_16_n_0
    SLICE_X99Y86         LUT6 (Prop_lut6_I0_O)        0.299     6.093 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_6/O
                         net (fo=1, routed)           0.571     6.665    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_6_n_0
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.789 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_2/O
                         net (fo=2, routed)           0.601     7.390    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]_0
    SLICE_X98Y86         LUT2 (Prop_lut2_I0_O)        0.153     7.543 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7/O
                         net (fo=1, routed)           0.317     7.860    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.331     8.191 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_3/O
                         net (fo=2, routed)           0.650     8.841    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.150     8.991 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.991    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.548    
                         clock uncertainty           -0.228    10.321    
    SLICE_X98Y85         FDRE (Setup_fdre_C_D)        0.123    10.444    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_0 fall@7.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.750ns (32.835%)  route 3.580ns (67.165%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.773     3.067    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDCE (Prop_fdce_C_Q)         0.518     3.585 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/Q
                         net (fo=163, routed)         1.386     4.971    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[3]
    SLICE_X96Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.095 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_8/O
                         net (fo=1, routed)           0.493     5.589    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_8_n_0
    SLICE_X96Y84         LUT5 (Prop_lut5_I2_O)        0.124     5.713 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_4/O
                         net (fo=1, routed)           0.000     5.713    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_4_n_0
    SLICE_X96Y84         MUXF7 (Prop_muxf7_I0_O)      0.209     5.922 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[5]_i_2/O
                         net (fo=2, routed)           0.803     6.724    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]_0
    SLICE_X98Y85         LUT2 (Prop_lut2_I0_O)        0.323     7.047 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.452     7.500    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.328     7.828 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.445     8.273    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.124     8.397 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.397    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.548    
                         clock uncertainty           -0.228    10.321    
    SLICE_X98Y85         FDRE (Setup_fdre_C_D)        0.086    10.407    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.407    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_0 fall@7.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.750ns (32.903%)  route 3.569ns (67.097%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.773     3.067    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDCE (Prop_fdce_C_Q)         0.518     3.585 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/Q
                         net (fo=163, routed)         1.386     4.971    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[3]
    SLICE_X96Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.095 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_8/O
                         net (fo=1, routed)           0.493     5.589    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_8_n_0
    SLICE_X96Y84         LUT5 (Prop_lut5_I2_O)        0.124     5.713 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_4/O
                         net (fo=1, routed)           0.000     5.713    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_4_n_0
    SLICE_X96Y84         MUXF7 (Prop_muxf7_I0_O)      0.209     5.922 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[5]_i_2/O
                         net (fo=2, routed)           0.803     6.724    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]_0
    SLICE_X98Y85         LUT2 (Prop_lut2_I0_O)        0.323     7.047 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.452     7.500    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.328     7.828 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.434     8.262    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X98Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.386 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.386    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.548    
                         clock uncertainty           -0.228    10.321    
    SLICE_X98Y85         FDRE (Setup_fdre_C_D)        0.082    10.403    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.403    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_0 fall@7.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.120ns (30.538%)  route 2.548ns (69.462%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 10.270 - 7.499 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.767     3.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDCE (Prop_fdce_C_Q)         0.518     3.579 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/Q
                         net (fo=3, routed)           0.987     4.566    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[5]
    SLICE_X103Y74        LUT4 (Prop_lut4_I0_O)        0.124     4.690 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4/O
                         net (fo=1, routed)           0.846     5.535    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4_n_0
    SLICE_X103Y74        LUT5 (Prop_lut5_I4_O)        0.152     5.687 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3/O
                         net (fo=1, routed)           0.154     5.842    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I4_O)        0.326     6.168 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1/O
                         net (fo=2, routed)           0.561     6.729    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1_n_0
    SLICE_X104Y74        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.592    10.270    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y74        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.229    10.499    
                         clock uncertainty           -0.228    10.272    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.040    10.232    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_0 fall@7.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.120ns (30.739%)  route 2.524ns (69.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 10.270 - 7.499 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.767     3.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDCE (Prop_fdce_C_Q)         0.518     3.579 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/Q
                         net (fo=3, routed)           0.987     4.566    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[5]
    SLICE_X103Y74        LUT4 (Prop_lut4_I0_O)        0.124     4.690 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4/O
                         net (fo=1, routed)           0.846     5.535    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4_n_0
    SLICE_X103Y74        LUT5 (Prop_lut5_I4_O)        0.152     5.687 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3/O
                         net (fo=1, routed)           0.154     5.842    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I4_O)        0.326     6.168 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1/O
                         net (fo=2, routed)           0.537     6.705    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1_n_0
    SLICE_X104Y74        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.592    10.270    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y74        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    10.499    
                         clock uncertainty           -0.228    10.272    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.026    10.246    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 3.946ns (36.947%)  route 6.734ns (63.053%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.294     5.809    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X112Y77        LUT6 (Prop_lut6_I0_O)        0.124     5.933 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87/O
                         net (fo=1, routed)           0.565     6.499    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45/O
                         net (fo=1, routed)           0.000     6.623    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45_n_0
    SLICE_X111Y77        MUXF7 (Prop_muxf7_I0_O)      0.212     6.835 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[10]_i_24/O
                         net (fo=2, routed)           0.451     7.285    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[6]_6
    SLICE_X111Y77        LUT5 (Prop_lut5_I0_O)        0.299     7.584 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_12/O
                         net (fo=4, routed)           1.351     8.935    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_20
    SLICE_X105Y76        LUT3 (Prop_lut3_I2_O)        0.152     9.087 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11/O
                         net (fo=1, routed)           0.296     9.383    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11_n_0
    SLICE_X105Y77        LUT6 (Prop_lut6_I2_O)        0.326     9.709 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.709    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.259 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.259    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=26, routed)          1.042    11.415    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X105Y76        LUT2 (Prop_lut2_I0_O)        0.124    11.539 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8/O
                         net (fo=1, routed)           0.264    11.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3/O
                         net (fo=1, routed)           0.471    12.398    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.948 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.182    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.299    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.739 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.739    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1_n_6
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.598    17.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[21]/C
                         clock pessimism              0.229    18.005    
                         clock uncertainty           -0.228    17.777    
    SLICE_X104Y80        FDCE (Setup_fdce_C_D)        0.109    17.886    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[21]
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 3.938ns (36.900%)  route 6.734ns (63.100%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.294     5.809    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X112Y77        LUT6 (Prop_lut6_I0_O)        0.124     5.933 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87/O
                         net (fo=1, routed)           0.565     6.499    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45/O
                         net (fo=1, routed)           0.000     6.623    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45_n_0
    SLICE_X111Y77        MUXF7 (Prop_muxf7_I0_O)      0.212     6.835 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[10]_i_24/O
                         net (fo=2, routed)           0.451     7.285    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[6]_6
    SLICE_X111Y77        LUT5 (Prop_lut5_I0_O)        0.299     7.584 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_12/O
                         net (fo=4, routed)           1.351     8.935    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_20
    SLICE_X105Y76        LUT3 (Prop_lut3_I2_O)        0.152     9.087 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11/O
                         net (fo=1, routed)           0.296     9.383    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11_n_0
    SLICE_X105Y77        LUT6 (Prop_lut6_I2_O)        0.326     9.709 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.709    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.259 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.259    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=26, routed)          1.042    11.415    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X105Y76        LUT2 (Prop_lut2_I0_O)        0.124    11.539 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8/O
                         net (fo=1, routed)           0.264    11.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3/O
                         net (fo=1, routed)           0.471    12.398    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.948 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.182    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.299    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.731 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.731    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1_n_4
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.598    17.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[23]/C
                         clock pessimism              0.229    18.005    
                         clock uncertainty           -0.228    17.777    
    SLICE_X104Y80        FDCE (Setup_fdce_C_D)        0.109    17.886    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[23]
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 3.862ns (36.447%)  route 6.734ns (63.553%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.294     5.809    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X112Y77        LUT6 (Prop_lut6_I0_O)        0.124     5.933 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87/O
                         net (fo=1, routed)           0.565     6.499    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45/O
                         net (fo=1, routed)           0.000     6.623    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45_n_0
    SLICE_X111Y77        MUXF7 (Prop_muxf7_I0_O)      0.212     6.835 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[10]_i_24/O
                         net (fo=2, routed)           0.451     7.285    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[6]_6
    SLICE_X111Y77        LUT5 (Prop_lut5_I0_O)        0.299     7.584 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_12/O
                         net (fo=4, routed)           1.351     8.935    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_20
    SLICE_X105Y76        LUT3 (Prop_lut3_I2_O)        0.152     9.087 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11/O
                         net (fo=1, routed)           0.296     9.383    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11_n_0
    SLICE_X105Y77        LUT6 (Prop_lut6_I2_O)        0.326     9.709 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.709    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.259 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.259    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=26, routed)          1.042    11.415    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X105Y76        LUT2 (Prop_lut2_I0_O)        0.124    11.539 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8/O
                         net (fo=1, routed)           0.264    11.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3/O
                         net (fo=1, routed)           0.471    12.398    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.948 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.182    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.299    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.655 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.655    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1_n_5
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.598    17.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[22]/C
                         clock pessimism              0.229    18.005    
                         clock uncertainty           -0.228    17.777    
    SLICE_X104Y80        FDCE (Setup_fdce_C_D)        0.109    17.886    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[22]
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.576ns  (logic 3.842ns (36.327%)  route 6.734ns (63.673%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.294     5.809    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X112Y77        LUT6 (Prop_lut6_I0_O)        0.124     5.933 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87/O
                         net (fo=1, routed)           0.565     6.499    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_87_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45/O
                         net (fo=1, routed)           0.000     6.623    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_45_n_0
    SLICE_X111Y77        MUXF7 (Prop_muxf7_I0_O)      0.212     6.835 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[10]_i_24/O
                         net (fo=2, routed)           0.451     7.285    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[6]_6
    SLICE_X111Y77        LUT5 (Prop_lut5_I0_O)        0.299     7.584 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_rep[10]_i_12/O
                         net (fo=4, routed)           1.351     8.935    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_20
    SLICE_X105Y76        LUT3 (Prop_lut3_I2_O)        0.152     9.087 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11/O
                         net (fo=1, routed)           0.296     9.383    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_11_n_0
    SLICE_X105Y77        LUT6 (Prop_lut6_I2_O)        0.326     9.709 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.709    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.259 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.259    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=26, routed)          1.042    11.415    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X105Y76        LUT2 (Prop_lut2_I0_O)        0.124    11.539 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8/O
                         net (fo=1, routed)           0.264    11.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3/O
                         net (fo=1, routed)           0.471    12.398    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES[0]_i_3_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.948 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]_i_2_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.182    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]_i_1_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.299    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[12]_i_1_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[16]_i_1_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.635 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.635    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]_i_1_n_7
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.598    17.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]/C
                         clock pessimism              0.229    18.005    
                         clock uncertainty           -0.228    17.777    
    SLICE_X104Y80        FDCE (Setup_fdce_C_D)        0.109    17.886    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[20]
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  4.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.606     0.942    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.161    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.876     1.242    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.942    
    SLICE_X98Y89         FDRE (Hold_fdre_C_D)         0.060     1.002    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.602     0.938    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y82        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDCE (Prop_fdce_C_Q)         0.141     1.079 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/Q
                         net (fo=2, routed)           0.066     1.145    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]
    SLICE_X100Y82        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.256 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.256    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[10]_i_2_n_6
    SLICE_X100Y82        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.870     1.236    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y82        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[10]/C
                         clock pessimism             -0.285     0.951    
    SLICE_X100Y82        FDCE (Hold_fdce_C_D)         0.134     1.085    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.600     0.936    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80        FDCE (Prop_fdce_C_Q)         0.141     1.077 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/Q
                         net (fo=2, routed)           0.066     1.143    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.254 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.254    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]_i_1_n_6
    SLICE_X100Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.868     1.234    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[2]/C
                         clock pessimism             -0.285     0.949    
    SLICE_X100Y80        FDCE (Hold_fdce_C_D)         0.134     1.083    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.601     0.937    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.141     1.078 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/Q
                         net (fo=2, routed)           0.066     1.144    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]
    SLICE_X100Y81        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.255 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.255    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]_i_1_n_6
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.869     1.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/C
                         clock pessimism             -0.285     0.950    
    SLICE_X100Y81        FDCE (Hold_fdce_C_D)         0.134     1.084    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X101Y86        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y86        FDRE (Prop_fdre_C_Q)         0.128     1.068 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.136    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X101Y86        LUT5 (Prop_lut5_I2_O)        0.099     1.235 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.235    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X101Y86        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.873     1.239    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X101Y86        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.299     0.940    
    SLICE_X101Y86        FDRE (Hold_fdre_C_D)         0.091     1.031    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.372%)  route 0.158ns (42.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.606     0.942    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X100Y89        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164     1.106 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.158     1.263    fpga_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X100Y88        LUT4 (Prop_lut4_I1_O)        0.048     1.311 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    fpga_top_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X100Y88        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.876     1.242    fpga_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X100Y88        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.284     0.958    
    SLICE_X100Y88        FDRE (Hold_fdre_C_D)         0.131     1.089    fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.602     0.938    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y82        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDCE (Prop_fdce_C_Q)         0.141     1.079 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]/Q
                         net (fo=2, routed)           0.120     1.199    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]
    SLICE_X100Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.308 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.308    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]_i_1_n_4
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.869     1.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]/C
                         clock pessimism             -0.284     0.951    
    SLICE_X100Y81        FDCE (Hold_fdce_C_D)         0.134     1.085    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.601     0.937    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.141     1.078 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]/Q
                         net (fo=2, routed)           0.120     1.198    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.307 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.307    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]_i_1_n_4
    SLICE_X100Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.868     1.234    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y80        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]/C
                         clock pessimism             -0.284     0.950    
    SLICE_X100Y80        FDCE (Hold_fdce_C_D)         0.134     1.084    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.647%)  route 0.136ns (39.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.606     0.942    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X100Y89        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164     1.106 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.241    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X100Y89        LUT6 (Prop_lut6_I1_O)        0.045     1.286 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.286    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X100Y89        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.876     1.242    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X100Y89        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.300     0.942    
    SLICE_X100Y89        FDRE (Hold_fdre_C_D)         0.121     1.063    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.274ns (78.931%)  route 0.073ns (21.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.164     1.098 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/Q
                         net (fo=3, routed)           0.073     1.171    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.281 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]_i_2_n_6
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.865     1.231    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X103Y77        FDCE (Hold_fdce_C_D)         0.105     1.052    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         14.999      12.844     BUFGCTRL_X0Y16  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C      n/a            1.000         14.999      13.999     SLICE_X101Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y84   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         14.999      13.999     SLICE_X101Y84   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.499       6.519      SLICE_X100Y86   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.499       6.519      SLICE_X100Y86   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         7.499       6.999      SLICE_X101Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         7.499       6.999      SLICE_X101Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y86   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.499       6.519      SLICE_X100Y86   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         7.500       7.000      SLICE_X101Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         7.499       6.999      SLICE_X101Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         7.499       6.999      SLICE_X101Y83   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.666ns (23.209%)  route 2.204ns (76.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 17.772 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.682     5.942    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X105Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.594    17.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                         clock pessimism              0.229    18.001    
                         clock uncertainty           -0.228    17.773    
    SLICE_X105Y76        FDCE (Recov_fdce_C_CLR)     -0.609    17.164    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.309ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.666ns (23.209%)  route 2.204ns (76.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 17.772 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.682     5.942    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.594    17.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]/C
                         clock pessimism              0.229    18.001    
                         clock uncertainty           -0.228    17.773    
    SLICE_X104Y76        FDCE (Recov_fdce_C_CLR)     -0.523    17.250    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 11.309    

Slack (MET) :             11.309ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.666ns (23.209%)  route 2.204ns (76.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 17.772 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.682     5.942    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.594    17.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]/C
                         clock pessimism              0.229    18.001    
                         clock uncertainty           -0.228    17.773    
    SLICE_X104Y76        FDCE (Recov_fdce_C_CLR)     -0.523    17.250    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 11.309    

Slack (MET) :             11.309ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.666ns (23.209%)  route 2.204ns (76.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 17.772 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.682     5.942    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.594    17.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]/C
                         clock pessimism              0.229    18.001    
                         clock uncertainty           -0.228    17.773    
    SLICE_X104Y76        FDCE (Recov_fdce_C_CLR)     -0.523    17.250    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 11.309    

Slack (MET) :             11.309ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.666ns (23.209%)  route 2.204ns (76.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 17.772 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.682     5.942    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.594    17.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]/C
                         clock pessimism              0.229    18.001    
                         clock uncertainty           -0.228    17.773    
    SLICE_X104Y76        FDCE (Recov_fdce_C_CLR)     -0.523    17.250    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 11.309    

Slack (MET) :             11.322ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.666ns (23.616%)  route 2.154ns (76.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.633     5.892    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X97Y81         FDPE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.598    17.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X97Y81         FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/C
                         clock pessimism              0.229    18.005    
                         clock uncertainty           -0.228    17.777    
    SLICE_X97Y81         FDPE (Recov_fdpe_C_PRE)     -0.563    17.214    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 11.322    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.666ns (25.013%)  route 1.997ns (74.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 17.773 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.475     5.735    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y77        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.595    17.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]/C
                         clock pessimism              0.229    18.002    
                         clock uncertainty           -0.228    17.774    
    SLICE_X104Y77        FDCE (Recov_fdce_C_CLR)     -0.523    17.251    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.666ns (25.013%)  route 1.997ns (74.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 17.773 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.475     5.735    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y77        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.595    17.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]/C
                         clock pessimism              0.229    18.002    
                         clock uncertainty           -0.228    17.774    
    SLICE_X104Y77        FDCE (Recov_fdce_C_CLR)     -0.523    17.251    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.666ns (25.013%)  route 1.997ns (74.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 17.773 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.475     5.735    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y77        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.595    17.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]/C
                         clock pessimism              0.229    18.002    
                         clock uncertainty           -0.228    17.774    
    SLICE_X104Y77        FDCE (Recov_fdce_C_CLR)     -0.523    17.251    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[8]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.666ns (25.013%)  route 1.997ns (74.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 17.773 - 14.999 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.778     3.072    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.521     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.148     4.259 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         1.475     5.735    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X104Y77        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.595    17.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[9]/C
                         clock pessimism              0.229    18.002    
                         clock uncertainty           -0.228    17.774    
    SLICE_X104Y77        FDCE (Recov_fdce_C_CLR)     -0.523    17.251    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[9]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 11.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.207ns (33.146%)  route 0.418ns (66.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.254     1.564    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X102Y79        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.867     1.233    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]/C
                         clock pessimism             -0.264     0.969    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.133     0.836    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.207ns (33.146%)  route 0.418ns (66.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.254     1.564    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X102Y79        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.867     1.233    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]/C
                         clock pessimism             -0.264     0.969    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.133     0.836    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.207ns (33.146%)  route 0.418ns (66.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.254     1.564    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X102Y79        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.867     1.233    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]/C
                         clock pessimism             -0.264     0.969    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.133     0.836    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.207ns (33.146%)  route 0.418ns (66.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.254     1.564    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X102Y79        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.867     1.233    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X102Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
                         clock pessimism             -0.264     0.969    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.133     0.836    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.207ns (31.482%)  route 0.451ns (68.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.287     1.597    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X94Y83         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.870     1.236    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X94Y83         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[20]/C
                         clock pessimism             -0.264     0.972    
    SLICE_X94Y83         FDCE (Remov_fdce_C_CLR)     -0.133     0.839    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.207ns (31.482%)  route 0.451ns (68.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.287     1.597    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X94Y83         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.870     1.236    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X94Y83         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]/C
                         clock pessimism             -0.264     0.972    
    SLICE_X94Y83         FDCE (Remov_fdce_C_CLR)     -0.133     0.839    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.207ns (31.482%)  route 0.451ns (68.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.287     1.597    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X94Y83         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.870     1.236    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X94Y83         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]/C
                         clock pessimism             -0.264     0.972    
    SLICE_X94Y83         FDCE (Remov_fdce_C_CLR)     -0.133     0.839    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.207ns (31.482%)  route 0.451ns (68.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.287     1.597    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X94Y83         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.870     1.236    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X94Y83         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]/C
                         clock pessimism             -0.264     0.972    
    SLICE_X94Y83         FDCE (Remov_fdce_C_CLR)     -0.133     0.839    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.207ns (31.947%)  route 0.441ns (68.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.278     1.588    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X100Y81        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.869     1.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
                         clock pessimism             -0.284     0.951    
    SLICE_X100Y81        FDCE (Remov_fdce_C_CLR)     -0.133     0.818    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.207ns (31.947%)  route 0.441ns (68.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y84         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.163     1.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.310 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3/O
                         net (fo=112, routed)         0.278     1.588    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[10]_i_3_n_0
    SLICE_X100Y81        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.869     1.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/C
                         clock pessimism             -0.284     0.951    
    SLICE_X100Y81        FDCE (Remov_fdce_C_CLR)     -0.133     0.818    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.770    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.582ns  (logic 0.124ns (4.803%)  route 2.458ns (95.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.458     2.458    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X98Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.582 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.582    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.606     2.785    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.045ns (3.987%)  route 1.084ns (96.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.084     1.084    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X98Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.129 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.129    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.876     1.242    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X98Y89         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_1_0
                            (input port)
  Destination:            O_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 3.637ns (57.203%)  route 2.721ns (42.797%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IO_FPGA_PIN_1_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.721     3.745    O_FPGA_PIN_1_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         2.613     6.358 r  O_FPGA_PIN_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.358    O_FPGA_PIN_1_0
    N22                                                               r  O_FPGA_PIN_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_0_0
                            (input port)
  Destination:            O_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 3.594ns (62.702%)  route 2.138ns (37.298%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  IO_FPGA_PIN_0_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.138     3.090    O_FPGA_PIN_0_0_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.643     5.733 r  O_FPGA_PIN_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.733    O_FPGA_PIN_0_0
    P17                                                               r  O_FPGA_PIN_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            O_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 3.572ns (62.457%)  route 2.147ns (37.543%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.147     3.112    O_FPGA_PIN_2_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         2.607     5.719 r  O_FPGA_PIN_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.719    O_FPGA_PIN_2_0
    M21                                                               r  O_FPGA_PIN_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            O_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 3.605ns (64.212%)  route 2.009ns (35.788%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.009     3.004    O_FPGA_PIN_3_0_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.610     5.615 r  O_FPGA_PIN_3_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.615    O_FPGA_PIN_3_0
    J18                                                               r  O_FPGA_PIN_3_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            O_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.351ns (76.743%)  route 0.409ns (23.257%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.409     0.633    O_FPGA_PIN_3_0_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.127     1.760 r  O_FPGA_PIN_3_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.760    O_FPGA_PIN_3_0
    J18                                                               r  O_FPGA_PIN_3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_0_0
                            (input port)
  Destination:            O_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.340ns (75.235%)  route 0.441ns (24.765%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  IO_FPGA_PIN_0_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.441     0.622    O_FPGA_PIN_0_0_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.159     1.781 r  O_FPGA_PIN_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.781    O_FPGA_PIN_0_0
    P17                                                               r  O_FPGA_PIN_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            O_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.318ns (73.953%)  route 0.464ns (26.047%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.464     0.658    O_FPGA_PIN_2_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.124     1.782 r  O_FPGA_PIN_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.782    O_FPGA_PIN_2_0
    M21                                                               r  O_FPGA_PIN_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_1_0
                            (input port)
  Destination:            O_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.382ns (65.908%)  route 0.715ns (34.092%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IO_FPGA_PIN_1_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.715     0.967    O_FPGA_PIN_1_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         1.130     2.097 r  O_FPGA_PIN_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.097    O_FPGA_PIN_1_0
    N22                                                               r  O_FPGA_PIN_1_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_OUT_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.056ns  (logic 3.108ns (61.473%)  route 1.948ns (38.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     8.693    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.793 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765    10.559    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y74        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.524    11.083 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/Q
                         net (fo=1, routed)           1.948    13.031    lopt
    M19                  OBUF (Prop_obuf_I_O)         2.584    15.615 r  O_FPGA_OUT_0_OBUF_inst/O
                         net (fo=0)                   0.000    15.615    O_FPGA_OUT_0
    M19                                                               r  O_FPGA_OUT_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_CLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 2.690ns (38.211%)  route 4.350ns (61.789%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     8.693    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.793 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         3.157    11.950    O_FPGA_CLK_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         2.589    14.539 f  O_FPGA_CLK_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.539    O_FPGA_CLK_0
    L21                                                               f  O_FPGA_CLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 3.974ns (36.329%)  route 6.965ns (63.671%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419     3.478 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/Q
                         net (fo=159, routed)         2.491     5.969    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I1_O)        0.296     6.265 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     6.265    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_21_n_0
    SLICE_X108Y73        MUXF7 (Prop_muxf7_I1_O)      0.214     6.479 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.800     7.279    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_7_n_0
    SLICE_X108Y72        LUT6 (Prop_lut6_I3_O)        0.297     7.576 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.326     7.901    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_38
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.025 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0/O
                         net (fo=2, routed)           3.349    11.374    O_FPGA_PAT_0_OBUF[3]
    B19                  OBUF (Prop_obuf_I_O)         2.624    13.999 r  O_FPGA_PAT_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.999    O_FPGA_PAT_0[3]
    B19                                                               r  O_FPGA_PAT_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.133ns (40.239%)  route 6.139ns (59.761%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419     3.478 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/Q
                         net (fo=159, routed)         2.430     5.908    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[0]
    SLICE_X108Y71        LUT6 (Prop_lut6_I3_O)        0.296     6.204 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_35/O
                         net (fo=1, routed)           0.000     6.204    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_35_n_0
    SLICE_X108Y71        MUXF7 (Prop_muxf7_I1_O)      0.214     6.418 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_27/O
                         net (fo=1, routed)           0.000     6.418    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_27_n_0
    SLICE_X108Y71        MUXF8 (Prop_muxf8_I1_O)      0.088     6.506 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_12/O
                         net (fo=1, routed)           0.499     7.005    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_12_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I5_O)        0.319     7.324 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.933     8.257    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_35
    SLICE_X113Y74        LUT6 (Prop_lut6_I3_O)        0.124     8.381 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_3_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.277    10.658    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/T
    L17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.673    13.331 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.331    IO_FPGA_PIN_3_0
    L17                                                               r  IO_FPGA_PIN_3_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 3.567ns (35.608%)  route 6.450ns (64.392%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.767     3.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDCE (Prop_fdce_C_Q)         0.456     3.517 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/Q
                         net (fo=71, routed)          2.025     5.542    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[8]
    SLICE_X105Y74        LUT6 (Prop_lut6_I0_O)        0.124     5.666 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_2/O
                         net (fo=3, routed)           0.680     6.346    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[8]_3
    SLICE_X105Y74        LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.602     7.073    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_41
    SLICE_X105Y75        LUT2 (Prop_lut2_I0_O)        0.124     7.197 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.663     7.859    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1_n_0
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           2.479    10.463    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       2.615    13.077 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.077    IO_FPGA_PIN_0_0
    R19                                                               r  IO_FPGA_PIN_0_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 3.698ns (39.293%)  route 5.713ns (60.707%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.213     5.728    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X112Y75        LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     6.317    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_2_n_0
    SLICE_X112Y75        LUT5 (Prop_lut5_I2_O)        0.124     6.441 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.664     7.106    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_0
    SLICE_X113Y74        LUT4 (Prop_lut4_I0_O)        0.150     7.256 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           2.370     9.626    O_FPGA_PAT_0_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         2.844    12.470 r  O_FPGA_PAT_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.470    O_FPGA_PAT_0[1]
    J16                                                               r  O_FPGA_PAT_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 3.552ns (37.885%)  route 5.824ns (62.115%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.767     3.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDCE (Prop_fdce_C_Q)         0.456     3.517 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/Q
                         net (fo=71, routed)          2.025     5.542    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[8]
    SLICE_X105Y74        LUT6 (Prop_lut6_I0_O)        0.124     5.666 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_2/O
                         net (fo=3, routed)           0.680     6.346    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR_reg_rep[8]_3
    SLICE_X105Y74        LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.602     7.073    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_41
    SLICE_X105Y75        LUT2 (Prop_lut2_I0_O)        0.124     7.197 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.663     7.859    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1_n_0
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           1.854     9.837    O_FPGA_PAT_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         2.600    12.438 r  O_FPGA_PAT_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.438    O_FPGA_PAT_0[0]
    K19                                                               r  O_FPGA_PAT_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.257ns  (logic 3.743ns (40.430%)  route 5.514ns (59.570%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.213     5.728    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X112Y75        LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     6.317    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_2_n_0
    SLICE_X112Y75        LUT5 (Prop_lut5_I2_O)        0.124     6.441 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.664     7.106    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_0
    SLICE_X113Y74        LUT4 (Prop_lut4_I0_O)        0.150     7.256 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           2.172     9.427    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       2.889    12.316 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.316    IO_FPGA_PIN_1_0
    N17                                                               r  IO_FPGA_PIN_1_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 3.606ns (39.208%)  route 5.591ns (60.792%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419     3.478 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[0]/Q
                         net (fo=159, routed)         1.726     5.204    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[0]
    SLICE_X109Y80        LUT3 (Prop_lut3_I1_O)        0.296     5.500 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_2_IOBUF_inst_i_5/O
                         net (fo=1, routed)           0.847     6.347    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_2_IOBUF_inst_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I4_O)        0.124     6.471 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_2_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.965     7.436    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_17
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.560 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_2_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.053     9.613    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/T
    P20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.643    12.256 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.256    IO_FPGA_PIN_2_0
    P20                                                               r  IO_FPGA_PIN_2_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 3.430ns (39.921%)  route 5.162ns (60.079%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/Q
                         net (fo=168, routed)         2.018     5.533    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[3]
    SLICE_X113Y74        LUT6 (Prop_lut6_I2_O)        0.124     5.657 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     6.091    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3_n_0
    SLICE_X113Y74        LUT5 (Prop_lut5_I2_O)        0.124     6.215 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.665     6.880    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_16
    SLICE_X113Y74        LUT4 (Prop_lut4_I0_O)        0.124     7.004 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           2.045     9.049    O_FPGA_PAT_0_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         2.602    11.651 r  O_FPGA_PAT_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.651    O_FPGA_PAT_0[2]
    J20                                                               r  O_FPGA_PAT_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_CLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.132ns (50.894%)  route 1.092ns (49.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.782     1.118    O_FPGA_CLK_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         1.106     2.225 r  O_FPGA_CLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.225    O_FPGA_CLK_0
    L21                                                               r  O_FPGA_CLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_DO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.327ns (69.647%)  route 0.578ns (30.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/I_FPGA_CLK
    SLICE_X104Y73        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDSE (Prop_fdse_C_Q)         0.164     1.096 r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/Q
                         net (fo=1, routed)           0.578     1.674    O_FPGA_DO_0_OBUF
    R20                  OBUF (Prop_obuf_I_O)         1.163     2.837 r  O_FPGA_DO_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.837    O_FPGA_DO_0
    R20                                                               r  O_FPGA_DO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.304ns (62.632%)  route 0.778ns (37.368%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.073 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/Q
                         net (fo=3, routed)           0.359     1.431    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg_n_0_[0]
    SLICE_X106Y76        LUT2 (Prop_lut2_I0_O)        0.045     1.476 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           0.419     1.895    O_FPGA_PAT_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.118     3.013 r  O_FPGA_PAT_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.013    O_FPGA_PAT_0[0]
    K19                                                               r  O_FPGA_PAT_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.001ns (44.056%)  route 1.271ns (55.944%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/Q
                         net (fo=36, routed)          0.502     1.576    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[9]
    SLICE_X112Y78        LUT6 (Prop_lut6_I5_O)        0.045     1.621 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_2_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.770     2.391    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/T
    P20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.815     3.206 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.206    IO_FPGA_PIN_2_0
    P20                                                               r  IO_FPGA_PIN_2_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_RSTN_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.362ns (59.695%)  route 0.919ns (40.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X102Y84        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           0.919     2.023    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.198     3.221 r  O_FPGA_RSTN_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.221    O_FPGA_RSTN_0
    T16                                                               r  O_FPGA_RSTN_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.318ns (55.768%)  route 1.045ns (44.232%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.073 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/Q
                         net (fo=3, routed)           0.359     1.431    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg_n_0_[0]
    SLICE_X106Y76        LUT2 (Prop_lut2_I0_O)        0.045     1.476 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           0.686     2.163    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       1.132     3.294 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.294    IO_FPGA_PIN_0_0
    R19                                                               r  IO_FPGA_PIN_0_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.305ns (52.016%)  route 1.204ns (47.984%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/Q
                         net (fo=28, routed)          0.687     1.761    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[10]
    SLICE_X113Y74        LUT4 (Prop_lut4_I1_O)        0.045     1.806 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           0.517     2.323    O_FPGA_PAT_0_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.119     3.442 r  O_FPGA_PAT_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.442    O_FPGA_PAT_0[2]
    J20                                                               r  O_FPGA_PAT_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.010ns (38.135%)  route 1.638ns (61.865%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/Q
                         net (fo=28, routed)          0.771     1.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[10]
    SLICE_X113Y74        LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_3_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.868     2.758    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/T
    L17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.582 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.582    IO_FPGA_PIN_3_0
    L17                                                               r  IO_FPGA_PIN_3_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            IO_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.452ns (53.372%)  route 1.268ns (46.628%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/Q
                         net (fo=28, routed)          0.687     1.761    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[10]
    SLICE_X113Y74        LUT4 (Prop_lut4_I1_O)        0.046     1.807 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           0.582     2.389    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       1.265     3.654 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.654    IO_FPGA_PIN_1_0
    N17                                                               r  IO_FPGA_PIN_1_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            O_FPGA_PAT_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.407ns (51.024%)  route 1.351ns (48.976%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X103Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[10]/Q
                         net (fo=28, routed)          0.687     1.761    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[10]
    SLICE_X113Y74        LUT4 (Prop_lut4_I1_O)        0.046     1.807 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           0.664     2.472    O_FPGA_PAT_0_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.220     3.692 r  O_FPGA_PAT_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.692    O_FPGA_PAT_0[1]
    J16                                                               r  O_FPGA_PAT_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.565ns (30.539%)  route 3.559ns (69.461%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.662     3.627    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y85         LUT2 (Prop_lut2_I1_O)        0.148     3.775 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.452     4.227    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.328     4.555 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.445     5.000    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.124 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.124    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.565ns (30.605%)  route 3.548ns (69.395%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.662     3.627    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y85         LUT2 (Prop_lut2_I1_O)        0.148     3.775 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.452     4.227    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.328     4.555 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.434     4.989    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X98Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.113 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.113    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.603ns (33.441%)  route 3.191ns (66.559%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.061     3.056    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X98Y86         LUT2 (Prop_lut2_I1_O)        0.153     3.209 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7/O
                         net (fo=1, routed)           0.317     3.526    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.331     3.857 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_3/O
                         net (fo=2, routed)           0.434     4.291    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X98Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.379     4.794    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X98Y86         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y86         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 1.629ns (34.979%)  route 3.028ns (65.021%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.281 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.061     3.056    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X98Y86         LUT2 (Prop_lut2_I1_O)        0.153     3.209 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7/O
                         net (fo=1, routed)           0.317     3.526    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.331     3.857 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_3/O
                         net (fo=2, routed)           0.650     4.507    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.150     4.657 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     4.657    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.679 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         1.603    10.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.269ns (21.615%)  route 0.974ns (78.385%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 8.738 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.858     1.082    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X98Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.127 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.116     1.243    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X98Y86         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.836    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.865 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.873     8.738    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y86         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.239ns (17.400%)  route 1.133ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 8.738 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.133     1.326    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.371 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.371    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.836    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.865 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.873     8.738    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.429ns (26.626%)  route 1.181ns (73.374%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 8.738 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.858     1.082    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X98Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.127 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7/O
                         net (fo=1, routed)           0.112     1.238    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_7_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.113     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_3/O
                         net (fo=2, routed)           0.211     1.563    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.047     1.610 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.610    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.836    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.865 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.873     8.738    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.393ns (21.530%)  route 1.431ns (78.470%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 8.738 - 7.499 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.133     1.326    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y85         LUT2 (Prop_lut2_I1_O)        0.043     1.369 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.141     1.511    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X98Y85         LUT6 (Prop_lut6_I1_O)        0.111     1.622 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.157     1.779    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.499     7.499 f  
    PS7_X0Y0             PS7                          0.000     7.499 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.836    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.865 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=148, routed)         0.873     8.738    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y85         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)





