INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paolo/project_1_real_paolo/project_1_real_paolo.srcs/sources_1/new/design_paolo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'when_else1'
INFO: [VRFC 10-3107] analyzing entity 'if_then_else1'
INFO: [VRFC 10-3107] analyzing entity 'lut_prim'
ERROR: [VRFC 10-1491] unexpected EOF [C:/Users/paolo/project_1_real_paolo/project_1_real_paolo.srcs/sources_1/new/design_paolo.vhd:71]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/paolo/project_1_real_paolo/project_1_real_paolo.srcs/sources_1/new/design_paolo.vhd' is ignored due to errors
