<stg><name>divide_Pipeline_CLEAR_UPPER</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %n_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln110_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %x_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %x = load i6 %x_7

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln204 = br i1 %tmp, void %.split4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
.split4:0 %x_14_cast23 = zext i6 %x

]]></Node>
<StgValue><ssdm name="x_14_cast23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="6">
<![CDATA[
.split4:1 %empty_46 = trunc i6 %x

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:2 %specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln204"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:3 %icmp_ln206 = icmp_ult  i6 %x, i6 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:4 %br_ln206 = br i1 %icmp_ln206, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit, void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit:0 %r_addr = getelementptr i64 %r, i64 0, i64 %x_14_cast23

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit:1 %store_ln60 = store i64 0, i5 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit:2 %br_ln208 = br void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4._crit_edge:0 %or_ln204 = or i5 %empty_46, i5 1

]]></Node>
<StgValue><ssdm name="or_ln204"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
.split4._crit_edge:1 %zext_ln206 = zext i5 %or_ln204

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="5">
<![CDATA[
.split4._crit_edge:2 %zext_ln206_1 = zext i5 %or_ln204

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4._crit_edge:3 %icmp_ln206_1 = icmp_ult  i6 %zext_ln206_1, i6 %zext_ln110_read

]]></Node>
<StgValue><ssdm name="icmp_ln206_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4._crit_edge:4 %br_ln206 = br i1 %icmp_ln206_1, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.1, void %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln206_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.1:0 %r_addr_5 = getelementptr i64 %r, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="r_addr_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln206_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.1:1 %store_ln60 = store i64 0, i5 %r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln206_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.1:2 %br_ln208 = br void %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge22:0 %add_ln204 = add i6 %x, i6 2

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge22:1 %store_ln204 = store i6 %add_ln204, i6 %x_7

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="zext_ln110" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln110"/></StgValue>
</port>
<port id="41" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="42" name="r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="x_7" fromId="43" toId="4">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i6" to="n_read" fromId="45" toId="5">
</dataflow>
<dataflow id="47" from="n" to="n_read" fromId="41" toId="5">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln110_read" fromId="45" toId="6">
</dataflow>
<dataflow id="49" from="zext_ln110" to="zext_ln110_read" fromId="40" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="x_7" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="53" from="x_7" to="x" fromId="4" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="63" from="p_str" to="specpipeline_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="x" to="tmp" fromId="9" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="tmp" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="75" from="tmp" to="br_ln204" fromId="11" toId="13">
</dataflow>
<dataflow id="76" from="x" to="x_14_cast23" fromId="9" toId="14">
</dataflow>
<dataflow id="77" from="x" to="empty_46" fromId="9" toId="15">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopName" to="specloopname_ln204" fromId="78" toId="16">
</dataflow>
<dataflow id="81" from="empty_8" to="specloopname_ln204" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="x" to="icmp_ln206" fromId="9" toId="17">
</dataflow>
<dataflow id="83" from="n_read" to="icmp_ln206" fromId="5" toId="17">
</dataflow>
<dataflow id="84" from="icmp_ln206" to="br_ln206" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="r" to="r_addr" fromId="42" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_86" to="r_addr" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="x_14_cast23" to="r_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_86" to="store_ln60" fromId="86" toId="20">
</dataflow>
<dataflow id="90" from="r_addr" to="store_ln60" fromId="19" toId="20">
</dataflow>
<dataflow id="91" from="empty_46" to="or_ln204" fromId="15" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_92" to="or_ln204" fromId="92" toId="22">
</dataflow>
<dataflow id="94" from="or_ln204" to="zext_ln206" fromId="22" toId="23">
</dataflow>
<dataflow id="95" from="or_ln204" to="zext_ln206_1" fromId="22" toId="24">
</dataflow>
<dataflow id="96" from="zext_ln206_1" to="icmp_ln206_1" fromId="24" toId="25">
</dataflow>
<dataflow id="97" from="zext_ln110_read" to="icmp_ln206_1" fromId="6" toId="25">
</dataflow>
<dataflow id="98" from="icmp_ln206_1" to="br_ln206" fromId="25" toId="26">
</dataflow>
<dataflow id="99" from="r" to="r_addr_5" fromId="42" toId="27">
</dataflow>
<dataflow id="100" from="StgValue_86" to="r_addr_5" fromId="86" toId="27">
</dataflow>
<dataflow id="101" from="zext_ln206" to="r_addr_5" fromId="23" toId="27">
</dataflow>
<dataflow id="102" from="StgValue_86" to="store_ln60" fromId="86" toId="28">
</dataflow>
<dataflow id="103" from="r_addr_5" to="store_ln60" fromId="27" toId="28">
</dataflow>
<dataflow id="104" from="x" to="add_ln204" fromId="9" toId="30">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln204" fromId="105" toId="30">
</dataflow>
<dataflow id="107" from="add_ln204" to="store_ln204" fromId="30" toId="31">
</dataflow>
<dataflow id="108" from="x_7" to="store_ln204" fromId="4" toId="31">
</dataflow>
<dataflow id="109" from="tmp" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="110" from="icmp_ln206" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="111" from="icmp_ln206_1" to="StgValue_2" fromId="25" toId="2">
</dataflow>
</dataflows>


</stg>
