
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000051e8  0800824c  0800824c  0001824c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d434  0800d434  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  0800d434  0800d434  0001d434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d43c  0800d43c  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d43c  0800d43c  0001d43c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d440  0800d440  0001d440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  0800d444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013a28  20000110  0800d554  00020110  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013b38  0800d554  00023b38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ecb9  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a25  00000000  00000000  0002edf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00031820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c60  00000000  00000000  000325e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023fe7  00000000  00000000  00033248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001243e  00000000  00000000  0005722f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cba96  00000000  00000000  0006966d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135103  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fe0  00000000  00000000  00135154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008234 	.word	0x08008234

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	08008234 	.word	0x08008234

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <Bitmap_init>:
//--------------------------------------------------------------
// @brief Initializes bitmap
// @details This function generates and initializes all the necessary memory and registers for the bitmaps to function
//--------------------------------------------------------------
void Bitmap_init()
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
	//----------------------------------------------------------
	// Generate lookup table
	//----------------------------------------------------------
	uint16_t i;

	for(i = 0; i < BM_AMOUNT; i++)
 800059a:	2300      	movs	r3, #0
 800059c:	80fb      	strh	r3, [r7, #6]
 800059e:	e0aa      	b.n	80006f6 <Bitmap_init+0x162>
	{	if(i < ALPHABET_SIZE)
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	2b19      	cmp	r3, #25
 80005a4:	d81c      	bhi.n	80005e0 <Bitmap_init+0x4c>
		{
			bmLookup[i][ID] = ('a' + i);
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	88fa      	ldrh	r2, [r7, #6]
 80005aa:	3261      	adds	r2, #97	; 0x61
 80005ac:	b291      	uxth	r1, r2
 80005ae:	4a57      	ldr	r2, [pc, #348]	; (800070c <Bitmap_init+0x178>)
 80005b0:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 80005b4:	88fb      	ldrh	r3, [r7, #6]
 80005b6:	4a55      	ldr	r2, [pc, #340]	; (800070c <Bitmap_init+0x178>)
 80005b8:	00db      	lsls	r3, r3, #3
 80005ba:	4413      	add	r3, r2
 80005bc:	2208      	movs	r2, #8
 80005be:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 80005c0:	88fb      	ldrh	r3, [r7, #6]
 80005c2:	4a52      	ldr	r2, [pc, #328]	; (800070c <Bitmap_init+0x178>)
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	4413      	add	r3, r2
 80005c8:	2208      	movs	r2, #8
 80005ca:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 80005cc:	88fb      	ldrh	r3, [r7, #6]
 80005ce:	88fa      	ldrh	r2, [r7, #6]
 80005d0:	0192      	lsls	r2, r2, #6
 80005d2:	b291      	uxth	r1, r2
 80005d4:	4a4d      	ldr	r2, [pc, #308]	; (800070c <Bitmap_init+0x178>)
 80005d6:	00db      	lsls	r3, r3, #3
 80005d8:	4413      	add	r3, r2
 80005da:	460a      	mov	r2, r1
 80005dc:	80da      	strh	r2, [r3, #6]
 80005de:	e087      	b.n	80006f0 <Bitmap_init+0x15c>
		}
		else if((i >= ALPHABET_SIZE) && (i < (ALPHABET_SIZE*2)))
 80005e0:	88fb      	ldrh	r3, [r7, #6]
 80005e2:	2b19      	cmp	r3, #25
 80005e4:	d91f      	bls.n	8000626 <Bitmap_init+0x92>
 80005e6:	88fb      	ldrh	r3, [r7, #6]
 80005e8:	2b33      	cmp	r3, #51	; 0x33
 80005ea:	d81c      	bhi.n	8000626 <Bitmap_init+0x92>
		{
			bmLookup[i][ID] = ('A' + (i - 26));
 80005ec:	88fb      	ldrh	r3, [r7, #6]
 80005ee:	88fa      	ldrh	r2, [r7, #6]
 80005f0:	3227      	adds	r2, #39	; 0x27
 80005f2:	b291      	uxth	r1, r2
 80005f4:	4a45      	ldr	r2, [pc, #276]	; (800070c <Bitmap_init+0x178>)
 80005f6:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	4a43      	ldr	r2, [pc, #268]	; (800070c <Bitmap_init+0x178>)
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	4413      	add	r3, r2
 8000602:	2208      	movs	r2, #8
 8000604:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	4a40      	ldr	r2, [pc, #256]	; (800070c <Bitmap_init+0x178>)
 800060a:	00db      	lsls	r3, r3, #3
 800060c:	4413      	add	r3, r2
 800060e:	2208      	movs	r2, #8
 8000610:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 8000612:	88fb      	ldrh	r3, [r7, #6]
 8000614:	88fa      	ldrh	r2, [r7, #6]
 8000616:	0192      	lsls	r2, r2, #6
 8000618:	b291      	uxth	r1, r2
 800061a:	4a3c      	ldr	r2, [pc, #240]	; (800070c <Bitmap_init+0x178>)
 800061c:	00db      	lsls	r3, r3, #3
 800061e:	4413      	add	r3, r2
 8000620:	460a      	mov	r2, r1
 8000622:	80da      	strh	r2, [r3, #6]
 8000624:	e064      	b.n	80006f0 <Bitmap_init+0x15c>
		}
		else if((i >= (ALPHABET_SIZE*2)) && (i < (ALPHABET_SIZE*4)))
 8000626:	88fb      	ldrh	r3, [r7, #6]
 8000628:	2b33      	cmp	r3, #51	; 0x33
 800062a:	d91f      	bls.n	800066c <Bitmap_init+0xd8>
 800062c:	88fb      	ldrh	r3, [r7, #6]
 800062e:	2b67      	cmp	r3, #103	; 0x67
 8000630:	d81c      	bhi.n	800066c <Bitmap_init+0xd8>
		{
			bmLookup[i][ID] = (i-(ALPHABET_SIZE*2));
 8000632:	88fb      	ldrh	r3, [r7, #6]
 8000634:	88fa      	ldrh	r2, [r7, #6]
 8000636:	3a34      	subs	r2, #52	; 0x34
 8000638:	b291      	uxth	r1, r2
 800063a:	4a34      	ldr	r2, [pc, #208]	; (800070c <Bitmap_init+0x178>)
 800063c:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 8000640:	88fb      	ldrh	r3, [r7, #6]
 8000642:	4a32      	ldr	r2, [pc, #200]	; (800070c <Bitmap_init+0x178>)
 8000644:	00db      	lsls	r3, r3, #3
 8000646:	4413      	add	r3, r2
 8000648:	2208      	movs	r2, #8
 800064a:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 800064c:	88fb      	ldrh	r3, [r7, #6]
 800064e:	4a2f      	ldr	r2, [pc, #188]	; (800070c <Bitmap_init+0x178>)
 8000650:	00db      	lsls	r3, r3, #3
 8000652:	4413      	add	r3, r2
 8000654:	2208      	movs	r2, #8
 8000656:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 8000658:	88fb      	ldrh	r3, [r7, #6]
 800065a:	88fa      	ldrh	r2, [r7, #6]
 800065c:	0192      	lsls	r2, r2, #6
 800065e:	b291      	uxth	r1, r2
 8000660:	4a2a      	ldr	r2, [pc, #168]	; (800070c <Bitmap_init+0x178>)
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	4413      	add	r3, r2
 8000666:	460a      	mov	r2, r1
 8000668:	80da      	strh	r2, [r3, #6]
 800066a:	e041      	b.n	80006f0 <Bitmap_init+0x15c>
		}
		else if((i >= (ALPHABET_SIZE*4)) && (i < (ALPHABET_SIZE*6)))
 800066c:	88fb      	ldrh	r3, [r7, #6]
 800066e:	2b67      	cmp	r3, #103	; 0x67
 8000670:	d920      	bls.n	80006b4 <Bitmap_init+0x120>
 8000672:	88fb      	ldrh	r3, [r7, #6]
 8000674:	2b9b      	cmp	r3, #155	; 0x9b
 8000676:	d81d      	bhi.n	80006b4 <Bitmap_init+0x120>
		{
			bmLookup[i][ID] = ((i-(ALPHABET_SIZE*4))+500);
 8000678:	88fb      	ldrh	r3, [r7, #6]
 800067a:	88fa      	ldrh	r2, [r7, #6]
 800067c:	f502 72c6 	add.w	r2, r2, #396	; 0x18c
 8000680:	b291      	uxth	r1, r2
 8000682:	4a22      	ldr	r2, [pc, #136]	; (800070c <Bitmap_init+0x178>)
 8000684:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 8000688:	88fb      	ldrh	r3, [r7, #6]
 800068a:	4a20      	ldr	r2, [pc, #128]	; (800070c <Bitmap_init+0x178>)
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	4413      	add	r3, r2
 8000690:	2208      	movs	r2, #8
 8000692:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 8000694:	88fb      	ldrh	r3, [r7, #6]
 8000696:	4a1d      	ldr	r2, [pc, #116]	; (800070c <Bitmap_init+0x178>)
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	4413      	add	r3, r2
 800069c:	2208      	movs	r2, #8
 800069e:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 80006a0:	88fb      	ldrh	r3, [r7, #6]
 80006a2:	88fa      	ldrh	r2, [r7, #6]
 80006a4:	0192      	lsls	r2, r2, #6
 80006a6:	b291      	uxth	r1, r2
 80006a8:	4a18      	ldr	r2, [pc, #96]	; (800070c <Bitmap_init+0x178>)
 80006aa:	00db      	lsls	r3, r3, #3
 80006ac:	4413      	add	r3, r2
 80006ae:	460a      	mov	r2, r1
 80006b0:	80da      	strh	r2, [r3, #6]
 80006b2:	e01d      	b.n	80006f0 <Bitmap_init+0x15c>
		}
		else if(i==(ALPHABET_SIZE*6))
 80006b4:	88fb      	ldrh	r3, [r7, #6]
 80006b6:	2b9c      	cmp	r3, #156	; 0x9c
 80006b8:	d11a      	bne.n	80006f0 <Bitmap_init+0x15c>
		{
			bmLookup[i][ID] = 690;
 80006ba:	88fb      	ldrh	r3, [r7, #6]
 80006bc:	4a13      	ldr	r2, [pc, #76]	; (800070c <Bitmap_init+0x178>)
 80006be:	f240 21b2 	movw	r1, #690	; 0x2b2
 80006c2:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 13;
 80006c6:	88fb      	ldrh	r3, [r7, #6]
 80006c8:	4a10      	ldr	r2, [pc, #64]	; (800070c <Bitmap_init+0x178>)
 80006ca:	00db      	lsls	r3, r3, #3
 80006cc:	4413      	add	r3, r2
 80006ce:	220d      	movs	r2, #13
 80006d0:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 13;
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	4a0d      	ldr	r2, [pc, #52]	; (800070c <Bitmap_init+0x178>)
 80006d6:	00db      	lsls	r3, r3, #3
 80006d8:	4413      	add	r3, r2
 80006da:	220d      	movs	r2, #13
 80006dc:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	88fa      	ldrh	r2, [r7, #6]
 80006e2:	0192      	lsls	r2, r2, #6
 80006e4:	b291      	uxth	r1, r2
 80006e6:	4a09      	ldr	r2, [pc, #36]	; (800070c <Bitmap_init+0x178>)
 80006e8:	00db      	lsls	r3, r3, #3
 80006ea:	4413      	add	r3, r2
 80006ec:	460a      	mov	r2, r1
 80006ee:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < BM_AMOUNT; i++)
 80006f0:	88fb      	ldrh	r3, [r7, #6]
 80006f2:	3301      	adds	r3, #1
 80006f4:	80fb      	strh	r3, [r7, #6]
 80006f6:	88fb      	ldrh	r3, [r7, #6]
 80006f8:	2bc7      	cmp	r3, #199	; 0xc7
 80006fa:	f67f af51 	bls.w	80005a0 <Bitmap_init+0xc>
		}
	}
}
 80006fe:	bf00      	nop
 8000700:	bf00      	nop
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	2000012c 	.word	0x2000012c

08000710 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	4b0c      	ldr	r3, [pc, #48]	; (800074c <MX_DMA_Init+0x3c>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	4a0b      	ldr	r2, [pc, #44]	; (800074c <MX_DMA_Init+0x3c>)
 8000720:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000724:	6313      	str	r3, [r2, #48]	; 0x30
 8000726:	4b09      	ldr	r3, [pc, #36]	; (800074c <MX_DMA_Init+0x3c>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2100      	movs	r1, #0
 8000736:	2044      	movs	r0, #68	; 0x44
 8000738:	f003 fae3 	bl	8003d02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800073c:	2044      	movs	r0, #68	; 0x44
 800073e:	f003 fafc 	bl	8003d3a <HAL_NVIC_EnableIRQ>

}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800

08000750 <FL_Input>:
//--------------------------------------------------------------
// @brief Function load input into structs
// @details This function loads the different arguments into the assigned structs
//--------------------------------------------------------------
void FL_Input()
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	switch(input.line_rx_buffer[firstCharacter])
 8000754:	4bbe      	ldr	r3, [pc, #760]	; (8000a50 <FL_Input+0x300>)
 8000756:	785b      	ldrb	r3, [r3, #1]
 8000758:	3b62      	subs	r3, #98	; 0x62
 800075a:	2b12      	cmp	r3, #18
 800075c:	f200 8174 	bhi.w	8000a48 <FL_Input+0x2f8>
 8000760:	a201      	add	r2, pc, #4	; (adr r2, 8000768 <FL_Input+0x18>)
 8000762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000766:	bf00      	nop
 8000768:	080009c7 	.word	0x080009c7
 800076c:	08000a23 	.word	0x08000a23
 8000770:	08000a49 	.word	0x08000a49
 8000774:	08000a49 	.word	0x08000a49
 8000778:	08000a49 	.word	0x08000a49
 800077c:	08000a49 	.word	0x08000a49
 8000780:	08000a49 	.word	0x08000a49
 8000784:	08000a49 	.word	0x08000a49
 8000788:	08000a49 	.word	0x08000a49
 800078c:	08000a49 	.word	0x08000a49
 8000790:	080007b5 	.word	0x080007b5
 8000794:	08000a49 	.word	0x08000a49
 8000798:	08000a49 	.word	0x08000a49
 800079c:	08000a49 	.word	0x08000a49
 80007a0:	08000a49 	.word	0x08000a49
 80007a4:	08000a49 	.word	0x08000a49
 80007a8:	080008fd 	.word	0x080008fd
 80007ac:	08000a49 	.word	0x08000a49
 80007b0:	08000855 	.word	0x08000855
	{
		case line:	//if the function line is called
			if(checkFunctionLen(lineLen) == false)
 80007b4:	2006      	movs	r0, #6
 80007b6:	f000 f9f5 	bl	8000ba4 <checkFunctionLen>
 80007ba:	4603      	mov	r3, r0
 80007bc:	f083 0301 	eor.w	r3, r3, #1
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	f000 8162 	beq.w	8000a8c <FL_Input+0x33c>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 80007c8:	2200      	movs	r2, #0
 80007ca:	49a2      	ldr	r1, [pc, #648]	; (8000a54 <FL_Input+0x304>)
 80007cc:	2001      	movs	r0, #1
 80007ce:	f000 f969 	bl	8000aa4 <arg>
				line_s.x1 = atoi(string_container);	//stores the information from argument 1 into line struct
 80007d2:	48a0      	ldr	r0, [pc, #640]	; (8000a54 <FL_Input+0x304>)
 80007d4:	f006 fcd6 	bl	8007184 <atoi>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	4b9e      	ldr	r3, [pc, #632]	; (8000a58 <FL_Input+0x308>)
 80007de:	801a      	strh	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);	//etc
 80007e0:	2200      	movs	r2, #0
 80007e2:	499c      	ldr	r1, [pc, #624]	; (8000a54 <FL_Input+0x304>)
 80007e4:	2002      	movs	r0, #2
 80007e6:	f000 f95d 	bl	8000aa4 <arg>
				line_s.y1 = atoi(string_container);
 80007ea:	489a      	ldr	r0, [pc, #616]	; (8000a54 <FL_Input+0x304>)
 80007ec:	f006 fcca 	bl	8007184 <atoi>
 80007f0:	4603      	mov	r3, r0
 80007f2:	b29a      	uxth	r2, r3
 80007f4:	4b98      	ldr	r3, [pc, #608]	; (8000a58 <FL_Input+0x308>)
 80007f6:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 80007f8:	2200      	movs	r2, #0
 80007fa:	4996      	ldr	r1, [pc, #600]	; (8000a54 <FL_Input+0x304>)
 80007fc:	2003      	movs	r0, #3
 80007fe:	f000 f951 	bl	8000aa4 <arg>
				line_s.x2 = atoi(string_container);
 8000802:	4894      	ldr	r0, [pc, #592]	; (8000a54 <FL_Input+0x304>)
 8000804:	f006 fcbe 	bl	8007184 <atoi>
 8000808:	4603      	mov	r3, r0
 800080a:	b29a      	uxth	r2, r3
 800080c:	4b92      	ldr	r3, [pc, #584]	; (8000a58 <FL_Input+0x308>)
 800080e:	809a      	strh	r2, [r3, #4]
				arg(argumentFOUR, string_container, NOTEXT);
 8000810:	2200      	movs	r2, #0
 8000812:	4990      	ldr	r1, [pc, #576]	; (8000a54 <FL_Input+0x304>)
 8000814:	2004      	movs	r0, #4
 8000816:	f000 f945 	bl	8000aa4 <arg>
				line_s.y2 = atoi(string_container);
 800081a:	488e      	ldr	r0, [pc, #568]	; (8000a54 <FL_Input+0x304>)
 800081c:	f006 fcb2 	bl	8007184 <atoi>
 8000820:	4603      	mov	r3, r0
 8000822:	b29a      	uxth	r2, r3
 8000824:	4b8c      	ldr	r3, [pc, #560]	; (8000a58 <FL_Input+0x308>)
 8000826:	80da      	strh	r2, [r3, #6]
				arg(argumentFIVE, string_container, NOTEXT);
 8000828:	2200      	movs	r2, #0
 800082a:	498a      	ldr	r1, [pc, #552]	; (8000a54 <FL_Input+0x304>)
 800082c:	2005      	movs	r0, #5
 800082e:	f000 f939 	bl	8000aa4 <arg>
				strcpy(line_s.color, string_container);
 8000832:	4988      	ldr	r1, [pc, #544]	; (8000a54 <FL_Input+0x304>)
 8000834:	4889      	ldr	r0, [pc, #548]	; (8000a5c <FL_Input+0x30c>)
 8000836:	f006 fcf3 	bl	8007220 <strcpy>
				arg(argumentSIX, string_container, NOTEXT);
 800083a:	2200      	movs	r2, #0
 800083c:	4985      	ldr	r1, [pc, #532]	; (8000a54 <FL_Input+0x304>)
 800083e:	2006      	movs	r0, #6
 8000840:	f000 f930 	bl	8000aa4 <arg>
				line_s.weight = atoi(string_container);
 8000844:	4883      	ldr	r0, [pc, #524]	; (8000a54 <FL_Input+0x304>)
 8000846:	f006 fc9d 	bl	8007184 <atoi>
 800084a:	4603      	mov	r3, r0
 800084c:	b2da      	uxtb	r2, r3
 800084e:	4b82      	ldr	r3, [pc, #520]	; (8000a58 <FL_Input+0x308>)
 8000850:	751a      	strb	r2, [r3, #20]
				break;
 8000852:	e124      	b.n	8000a9e <FL_Input+0x34e>
			}
			else break;
		case text:	//if the function text is called
			if(checkFunctionLen(textLen) == false)
 8000854:	2007      	movs	r0, #7
 8000856:	f000 f9a5 	bl	8000ba4 <checkFunctionLen>
 800085a:	4603      	mov	r3, r0
 800085c:	f083 0301 	eor.w	r3, r3, #1
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b00      	cmp	r3, #0
 8000864:	f000 8114 	beq.w	8000a90 <FL_Input+0x340>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 8000868:	2200      	movs	r2, #0
 800086a:	497a      	ldr	r1, [pc, #488]	; (8000a54 <FL_Input+0x304>)
 800086c:	2001      	movs	r0, #1
 800086e:	f000 f919 	bl	8000aa4 <arg>
				text_s.xlup = atoi(string_container);	//stores the information from argument 1 into text struct
 8000872:	4878      	ldr	r0, [pc, #480]	; (8000a54 <FL_Input+0x304>)
 8000874:	f006 fc86 	bl	8007184 <atoi>
 8000878:	4603      	mov	r3, r0
 800087a:	b29a      	uxth	r2, r3
 800087c:	4b78      	ldr	r3, [pc, #480]	; (8000a60 <FL_Input+0x310>)
 800087e:	801a      	strh	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);	//etc
 8000880:	2200      	movs	r2, #0
 8000882:	4974      	ldr	r1, [pc, #464]	; (8000a54 <FL_Input+0x304>)
 8000884:	2002      	movs	r0, #2
 8000886:	f000 f90d 	bl	8000aa4 <arg>
				text_s.ylup = atoi(string_container);
 800088a:	4872      	ldr	r0, [pc, #456]	; (8000a54 <FL_Input+0x304>)
 800088c:	f006 fc7a 	bl	8007184 <atoi>
 8000890:	4603      	mov	r3, r0
 8000892:	b29a      	uxth	r2, r3
 8000894:	4b72      	ldr	r3, [pc, #456]	; (8000a60 <FL_Input+0x310>)
 8000896:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 8000898:	2200      	movs	r2, #0
 800089a:	496e      	ldr	r1, [pc, #440]	; (8000a54 <FL_Input+0x304>)
 800089c:	2003      	movs	r0, #3
 800089e:	f000 f901 	bl	8000aa4 <arg>
				strcpy(text_s.color, string_container);
 80008a2:	496c      	ldr	r1, [pc, #432]	; (8000a54 <FL_Input+0x304>)
 80008a4:	486f      	ldr	r0, [pc, #444]	; (8000a64 <FL_Input+0x314>)
 80008a6:	f006 fcbb 	bl	8007220 <strcpy>
				arg(argumentFOUR, string_container, YESTEXT);
 80008aa:	2201      	movs	r2, #1
 80008ac:	4969      	ldr	r1, [pc, #420]	; (8000a54 <FL_Input+0x304>)
 80008ae:	2004      	movs	r0, #4
 80008b0:	f000 f8f8 	bl	8000aa4 <arg>
				strcpy(text_s.textin, string_container);
 80008b4:	4967      	ldr	r1, [pc, #412]	; (8000a54 <FL_Input+0x304>)
 80008b6:	486c      	ldr	r0, [pc, #432]	; (8000a68 <FL_Input+0x318>)
 80008b8:	f006 fcb2 	bl	8007220 <strcpy>
				arg(argumentFIVE, string_container, NOTEXT);
 80008bc:	2200      	movs	r2, #0
 80008be:	4965      	ldr	r1, [pc, #404]	; (8000a54 <FL_Input+0x304>)
 80008c0:	2005      	movs	r0, #5
 80008c2:	f000 f8ef 	bl	8000aa4 <arg>
				strcpy(text_s.fontname, string_container);
 80008c6:	4963      	ldr	r1, [pc, #396]	; (8000a54 <FL_Input+0x304>)
 80008c8:	4868      	ldr	r0, [pc, #416]	; (8000a6c <FL_Input+0x31c>)
 80008ca:	f006 fca9 	bl	8007220 <strcpy>
				arg(argumentSIX, string_container, NOTEXT);
 80008ce:	2200      	movs	r2, #0
 80008d0:	4960      	ldr	r1, [pc, #384]	; (8000a54 <FL_Input+0x304>)
 80008d2:	2006      	movs	r0, #6
 80008d4:	f000 f8e6 	bl	8000aa4 <arg>
				text_s.fontsize = atoi(string_container);
 80008d8:	485e      	ldr	r0, [pc, #376]	; (8000a54 <FL_Input+0x304>)
 80008da:	f006 fc53 	bl	8007184 <atoi>
 80008de:	4603      	mov	r3, r0
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4b5f      	ldr	r3, [pc, #380]	; (8000a60 <FL_Input+0x310>)
 80008e4:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
				arg(argumentSEVEN, string_container, NOTEXT);
 80008e8:	2200      	movs	r2, #0
 80008ea:	495a      	ldr	r1, [pc, #360]	; (8000a54 <FL_Input+0x304>)
 80008ec:	2007      	movs	r0, #7
 80008ee:	f000 f8d9 	bl	8000aa4 <arg>
				strcpy(text_s.fontstyle, string_container);
 80008f2:	4958      	ldr	r1, [pc, #352]	; (8000a54 <FL_Input+0x304>)
 80008f4:	485e      	ldr	r0, [pc, #376]	; (8000a70 <FL_Input+0x320>)
 80008f6:	f006 fc93 	bl	8007220 <strcpy>
				break;
 80008fa:	e0d0      	b.n	8000a9e <FL_Input+0x34e>
			}
			else break;
		case rectangle:	//if the function rectangle is called
			if(checkFunctionLen(rectangleLen) == false)
 80008fc:	2008      	movs	r0, #8
 80008fe:	f000 f951 	bl	8000ba4 <checkFunctionLen>
 8000902:	4603      	mov	r3, r0
 8000904:	f083 0301 	eor.w	r3, r3, #1
 8000908:	b2db      	uxtb	r3, r3
 800090a:	2b00      	cmp	r3, #0
 800090c:	f000 80c2 	beq.w	8000a94 <FL_Input+0x344>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 8000910:	2200      	movs	r2, #0
 8000912:	4950      	ldr	r1, [pc, #320]	; (8000a54 <FL_Input+0x304>)
 8000914:	2001      	movs	r0, #1
 8000916:	f000 f8c5 	bl	8000aa4 <arg>
				rectangle_s.xlup = atoi(string_container);	//stores the information from argument 1 into rectangle struct
 800091a:	484e      	ldr	r0, [pc, #312]	; (8000a54 <FL_Input+0x304>)
 800091c:	f006 fc32 	bl	8007184 <atoi>
 8000920:	4603      	mov	r3, r0
 8000922:	b29a      	uxth	r2, r3
 8000924:	4b53      	ldr	r3, [pc, #332]	; (8000a74 <FL_Input+0x324>)
 8000926:	801a      	strh	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);
 8000928:	2200      	movs	r2, #0
 800092a:	494a      	ldr	r1, [pc, #296]	; (8000a54 <FL_Input+0x304>)
 800092c:	2002      	movs	r0, #2
 800092e:	f000 f8b9 	bl	8000aa4 <arg>
				rectangle_s.ylup = atoi(string_container);
 8000932:	4848      	ldr	r0, [pc, #288]	; (8000a54 <FL_Input+0x304>)
 8000934:	f006 fc26 	bl	8007184 <atoi>
 8000938:	4603      	mov	r3, r0
 800093a:	b29a      	uxth	r2, r3
 800093c:	4b4d      	ldr	r3, [pc, #308]	; (8000a74 <FL_Input+0x324>)
 800093e:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 8000940:	2200      	movs	r2, #0
 8000942:	4944      	ldr	r1, [pc, #272]	; (8000a54 <FL_Input+0x304>)
 8000944:	2003      	movs	r0, #3
 8000946:	f000 f8ad 	bl	8000aa4 <arg>
				rectangle_s.width = atoi(string_container);
 800094a:	4842      	ldr	r0, [pc, #264]	; (8000a54 <FL_Input+0x304>)
 800094c:	f006 fc1a 	bl	8007184 <atoi>
 8000950:	4603      	mov	r3, r0
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b47      	ldr	r3, [pc, #284]	; (8000a74 <FL_Input+0x324>)
 8000956:	711a      	strb	r2, [r3, #4]
				arg(argumentFOUR, string_container, NOTEXT);
 8000958:	2200      	movs	r2, #0
 800095a:	493e      	ldr	r1, [pc, #248]	; (8000a54 <FL_Input+0x304>)
 800095c:	2004      	movs	r0, #4
 800095e:	f000 f8a1 	bl	8000aa4 <arg>
				rectangle_s.height = atoi(string_container);
 8000962:	483c      	ldr	r0, [pc, #240]	; (8000a54 <FL_Input+0x304>)
 8000964:	f006 fc0e 	bl	8007184 <atoi>
 8000968:	4603      	mov	r3, r0
 800096a:	b2da      	uxtb	r2, r3
 800096c:	4b41      	ldr	r3, [pc, #260]	; (8000a74 <FL_Input+0x324>)
 800096e:	715a      	strb	r2, [r3, #5]
				arg(argumentFIVE, string_container, NOTEXT);
 8000970:	2200      	movs	r2, #0
 8000972:	4938      	ldr	r1, [pc, #224]	; (8000a54 <FL_Input+0x304>)
 8000974:	2005      	movs	r0, #5
 8000976:	f000 f895 	bl	8000aa4 <arg>
				strcpy(rectangle_s.color, string_container);
 800097a:	4936      	ldr	r1, [pc, #216]	; (8000a54 <FL_Input+0x304>)
 800097c:	483e      	ldr	r0, [pc, #248]	; (8000a78 <FL_Input+0x328>)
 800097e:	f006 fc4f 	bl	8007220 <strcpy>
				arg(argumentSIX, string_container, NOTEXT);
 8000982:	2200      	movs	r2, #0
 8000984:	4933      	ldr	r1, [pc, #204]	; (8000a54 <FL_Input+0x304>)
 8000986:	2006      	movs	r0, #6
 8000988:	f000 f88c 	bl	8000aa4 <arg>
				rectangle_s.filled = atoi(string_container);
 800098c:	4831      	ldr	r0, [pc, #196]	; (8000a54 <FL_Input+0x304>)
 800098e:	f006 fbf9 	bl	8007184 <atoi>
 8000992:	4603      	mov	r3, r0
 8000994:	b2da      	uxtb	r2, r3
 8000996:	4b37      	ldr	r3, [pc, #220]	; (8000a74 <FL_Input+0x324>)
 8000998:	749a      	strb	r2, [r3, #18]
				arg(argumentSEVEN, string_container, NOTEXT);
 800099a:	2200      	movs	r2, #0
 800099c:	492d      	ldr	r1, [pc, #180]	; (8000a54 <FL_Input+0x304>)
 800099e:	2007      	movs	r0, #7
 80009a0:	f000 f880 	bl	8000aa4 <arg>
				strcpy(rectangle_s.bordercolor, string_container);
 80009a4:	492b      	ldr	r1, [pc, #172]	; (8000a54 <FL_Input+0x304>)
 80009a6:	4835      	ldr	r0, [pc, #212]	; (8000a7c <FL_Input+0x32c>)
 80009a8:	f006 fc3a 	bl	8007220 <strcpy>
				arg(argumentEIGHT, string_container, NOTEXT);
 80009ac:	2200      	movs	r2, #0
 80009ae:	4929      	ldr	r1, [pc, #164]	; (8000a54 <FL_Input+0x304>)
 80009b0:	2008      	movs	r0, #8
 80009b2:	f000 f877 	bl	8000aa4 <arg>
				rectangle_s.linewidth = atoi(string_container);
 80009b6:	4827      	ldr	r0, [pc, #156]	; (8000a54 <FL_Input+0x304>)
 80009b8:	f006 fbe4 	bl	8007184 <atoi>
 80009bc:	4603      	mov	r3, r0
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	4b2c      	ldr	r3, [pc, #176]	; (8000a74 <FL_Input+0x324>)
 80009c2:	77da      	strb	r2, [r3, #31]
				break;
 80009c4:	e06b      	b.n	8000a9e <FL_Input+0x34e>
			}
			else break;
		case bitmap:	//if the function bitmap is called
			if(checkFunctionLen(bitmapLen) == false)
 80009c6:	2003      	movs	r0, #3
 80009c8:	f000 f8ec 	bl	8000ba4 <checkFunctionLen>
 80009cc:	4603      	mov	r3, r0
 80009ce:	f083 0301 	eor.w	r3, r3, #1
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d05f      	beq.n	8000a98 <FL_Input+0x348>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 80009d8:	2200      	movs	r2, #0
 80009da:	491e      	ldr	r1, [pc, #120]	; (8000a54 <FL_Input+0x304>)
 80009dc:	2001      	movs	r0, #1
 80009de:	f000 f861 	bl	8000aa4 <arg>
				bitmap_s.nr = atoi(string_container);	//stores the information from argument 1 into bitmap struct
 80009e2:	481c      	ldr	r0, [pc, #112]	; (8000a54 <FL_Input+0x304>)
 80009e4:	f006 fbce 	bl	8007184 <atoi>
 80009e8:	4603      	mov	r3, r0
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	4b24      	ldr	r3, [pc, #144]	; (8000a80 <FL_Input+0x330>)
 80009ee:	701a      	strb	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);
 80009f0:	2200      	movs	r2, #0
 80009f2:	4918      	ldr	r1, [pc, #96]	; (8000a54 <FL_Input+0x304>)
 80009f4:	2002      	movs	r0, #2
 80009f6:	f000 f855 	bl	8000aa4 <arg>
				bitmap_s.xlup = atoi(string_container);
 80009fa:	4816      	ldr	r0, [pc, #88]	; (8000a54 <FL_Input+0x304>)
 80009fc:	f006 fbc2 	bl	8007184 <atoi>
 8000a00:	4603      	mov	r3, r0
 8000a02:	b29a      	uxth	r2, r3
 8000a04:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <FL_Input+0x330>)
 8000a06:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	4912      	ldr	r1, [pc, #72]	; (8000a54 <FL_Input+0x304>)
 8000a0c:	2003      	movs	r0, #3
 8000a0e:	f000 f849 	bl	8000aa4 <arg>
				bitmap_s.ylup = atoi(string_container);
 8000a12:	4810      	ldr	r0, [pc, #64]	; (8000a54 <FL_Input+0x304>)
 8000a14:	f006 fbb6 	bl	8007184 <atoi>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	b29a      	uxth	r2, r3
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <FL_Input+0x330>)
 8000a1e:	809a      	strh	r2, [r3, #4]
				break;
 8000a20:	e03d      	b.n	8000a9e <FL_Input+0x34e>
			}
			else break;
		case clearscreen:	//if the function clearscreen is called
			if(checkFunctionLen(clearscreenLen) == false)
 8000a22:	2001      	movs	r0, #1
 8000a24:	f000 f8be 	bl	8000ba4 <checkFunctionLen>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	f083 0301 	eor.w	r3, r3, #1
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d033      	beq.n	8000a9c <FL_Input+0x34c>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 8000a34:	2200      	movs	r2, #0
 8000a36:	4907      	ldr	r1, [pc, #28]	; (8000a54 <FL_Input+0x304>)
 8000a38:	2001      	movs	r0, #1
 8000a3a:	f000 f833 	bl	8000aa4 <arg>
				strcpy(clearscreen_s.color, string_container);	//stores the information from argument 1 into line struct
 8000a3e:	4905      	ldr	r1, [pc, #20]	; (8000a54 <FL_Input+0x304>)
 8000a40:	4810      	ldr	r0, [pc, #64]	; (8000a84 <FL_Input+0x334>)
 8000a42:	f006 fbed 	bl	8007220 <strcpy>
				break;
 8000a46:	e02a      	b.n	8000a9e <FL_Input+0x34e>
			}
			else break;
		default:
			printf("The function name is not correct");
 8000a48:	480f      	ldr	r0, [pc, #60]	; (8000a88 <FL_Input+0x338>)
 8000a4a:	f006 fbd1 	bl	80071f0 <iprintf>
			break;
 8000a4e:	e026      	b.n	8000a9e <FL_Input+0x34e>
 8000a50:	200008f4 	.word	0x200008f4
 8000a54:	20000874 	.word	0x20000874
 8000a58:	2000076c 	.word	0x2000076c
 8000a5c:	20000774 	.word	0x20000774
 8000a60:	200007b8 	.word	0x200007b8
 8000a64:	200007bc 	.word	0x200007bc
 8000a68:	200007c8 	.word	0x200007c8
 8000a6c:	20000848 	.word	0x20000848
 8000a70:	20000867 	.word	0x20000867
 8000a74:	20000798 	.word	0x20000798
 8000a78:	2000079e 	.word	0x2000079e
 8000a7c:	200007ab 	.word	0x200007ab
 8000a80:	20000784 	.word	0x20000784
 8000a84:	2000078c 	.word	0x2000078c
 8000a88:	0800824c 	.word	0x0800824c
			else break;
 8000a8c:	bf00      	nop
 8000a8e:	e006      	b.n	8000a9e <FL_Input+0x34e>
			else break;
 8000a90:	bf00      	nop
 8000a92:	e004      	b.n	8000a9e <FL_Input+0x34e>
			else break;
 8000a94:	bf00      	nop
 8000a96:	e002      	b.n	8000a9e <FL_Input+0x34e>
			else break;
 8000a98:	bf00      	nop
 8000a9a:	e000      	b.n	8000a9e <FL_Input+0x34e>
			else break;
 8000a9c:	bf00      	nop
	}

}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop

08000aa4 <arg>:
// @param[in] a The variable that determines which argument has to be read
// @param[in] *string_container A pointer where the string will be put into
// @param[in] text_trigger A boolean that determines if the argument is a text or not
//--------------------------------------------------------------
void arg(uint8_t a,char *string_container ,bool text_trigger)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	71fb      	strb	r3, [r7, #7]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;	//counter
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0;	//counter
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73bb      	strb	r3, [r7, #14]
	uint8_t arg_counter = 0;	//is needed to check what argument is currently beeing read
 8000abc:	2300      	movs	r3, #0
 8000abe:	737b      	strb	r3, [r7, #13]
	uint8_t arg_character_counter = 0;	//checks what the current character from the argument is
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	733b      	strb	r3, [r7, #12]
	for (j=0; j<=input.msglen; j++)	//cleans string container
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	73bb      	strb	r3, [r7, #14]
 8000ac8:	e007      	b.n	8000ada <arg+0x36>
	string_container[j] = 0;
 8000aca:	7bbb      	ldrb	r3, [r7, #14]
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	4413      	add	r3, r2
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	701a      	strb	r2, [r3, #0]
	for (j=0; j<=input.msglen; j++)	//cleans string container
 8000ad4:	7bbb      	ldrb	r3, [r7, #14]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	73bb      	strb	r3, [r7, #14]
 8000ada:	7bba      	ldrb	r2, [r7, #14]
 8000adc:	4b30      	ldr	r3, [pc, #192]	; (8000ba0 <arg+0xfc>)
 8000ade:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	ddf1      	ble.n	8000aca <arg+0x26>
	while(i < input.msglen)
 8000ae6:	e04e      	b.n	8000b86 <arg+0xe2>
			{
				if(input.line_rx_buffer[i] == ',')	//if current character is a ',' the argument counter goes up
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	4a2d      	ldr	r2, [pc, #180]	; (8000ba0 <arg+0xfc>)
 8000aec:	4413      	add	r3, r2
 8000aee:	785b      	ldrb	r3, [r3, #1]
 8000af0:	2b2c      	cmp	r3, #44	; 0x2c
 8000af2:	d106      	bne.n	8000b02 <arg+0x5e>
				{
					arg_counter++;
 8000af4:	7b7b      	ldrb	r3, [r7, #13]
 8000af6:	3301      	adds	r3, #1
 8000af8:	737b      	strb	r3, [r7, #13]
					i++;
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	3301      	adds	r3, #1
 8000afe:	73fb      	strb	r3, [r7, #15]
 8000b00:	e041      	b.n	8000b86 <arg+0xe2>
				}
				else if(input.line_rx_buffer[i] == ' ' && text_trigger == false)	//if its a space it doesnt get read
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	4a26      	ldr	r2, [pc, #152]	; (8000ba0 <arg+0xfc>)
 8000b06:	4413      	add	r3, r2
 8000b08:	785b      	ldrb	r3, [r3, #1]
 8000b0a:	2b20      	cmp	r3, #32
 8000b0c:	d109      	bne.n	8000b22 <arg+0x7e>
 8000b0e:	79bb      	ldrb	r3, [r7, #6]
 8000b10:	f083 0301 	eor.w	r3, r3, #1
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <arg+0x7e>
				i++;
 8000b1a:	7bfb      	ldrb	r3, [r7, #15]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	73fb      	strb	r3, [r7, #15]
 8000b20:	e031      	b.n	8000b86 <arg+0xe2>
				else if(input.line_rx_buffer[i] == ' ' && text_trigger == true && arg_counter == a)	//if its a space but its in a text argument, it gets read
 8000b22:	7bfb      	ldrb	r3, [r7, #15]
 8000b24:	4a1e      	ldr	r2, [pc, #120]	; (8000ba0 <arg+0xfc>)
 8000b26:	4413      	add	r3, r2
 8000b28:	785b      	ldrb	r3, [r3, #1]
 8000b2a:	2b20      	cmp	r3, #32
 8000b2c:	d115      	bne.n	8000b5a <arg+0xb6>
 8000b2e:	79bb      	ldrb	r3, [r7, #6]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d012      	beq.n	8000b5a <arg+0xb6>
 8000b34:	7b7a      	ldrb	r2, [r7, #13]
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d10e      	bne.n	8000b5a <arg+0xb6>
				{
					string_container[arg_character_counter++] = input.line_rx_buffer[i++];
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
 8000b3e:	1c5a      	adds	r2, r3, #1
 8000b40:	73fa      	strb	r2, [r7, #15]
 8000b42:	4619      	mov	r1, r3
 8000b44:	7b3b      	ldrb	r3, [r7, #12]
 8000b46:	1c5a      	adds	r2, r3, #1
 8000b48:	733a      	strb	r2, [r7, #12]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	4413      	add	r3, r2
 8000b50:	4a13      	ldr	r2, [pc, #76]	; (8000ba0 <arg+0xfc>)
 8000b52:	440a      	add	r2, r1
 8000b54:	7852      	ldrb	r2, [r2, #1]
 8000b56:	701a      	strb	r2, [r3, #0]
 8000b58:	e015      	b.n	8000b86 <arg+0xe2>
				}
				else if(arg_counter == a)	//if its a character in the correct argument it gets read
 8000b5a:	7b7a      	ldrb	r2, [r7, #13]
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d10e      	bne.n	8000b80 <arg+0xdc>
				{
				string_container[arg_character_counter] = input.line_rx_buffer[i];
 8000b62:	7bfa      	ldrb	r2, [r7, #15]
 8000b64:	7b3b      	ldrb	r3, [r7, #12]
 8000b66:	6839      	ldr	r1, [r7, #0]
 8000b68:	440b      	add	r3, r1
 8000b6a:	490d      	ldr	r1, [pc, #52]	; (8000ba0 <arg+0xfc>)
 8000b6c:	440a      	add	r2, r1
 8000b6e:	7852      	ldrb	r2, [r2, #1]
 8000b70:	701a      	strb	r2, [r3, #0]
				arg_character_counter++;
 8000b72:	7b3b      	ldrb	r3, [r7, #12]
 8000b74:	3301      	adds	r3, #1
 8000b76:	733b      	strb	r3, [r7, #12]
				i++;
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	73fb      	strb	r3, [r7, #15]
 8000b7e:	e002      	b.n	8000b86 <arg+0xe2>
				}
				else i++;	//else skips
 8000b80:	7bfb      	ldrb	r3, [r7, #15]
 8000b82:	3301      	adds	r3, #1
 8000b84:	73fb      	strb	r3, [r7, #15]
	while(i < input.msglen)
 8000b86:	7bfa      	ldrb	r2, [r7, #15]
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <arg+0xfc>)
 8000b8a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	dbaa      	blt.n	8000ae8 <arg+0x44>
			}
}
 8000b92:	bf00      	nop
 8000b94:	bf00      	nop
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	200008f4 	.word	0x200008f4

08000ba4 <checkFunctionLen>:
//
// @retval TRUE amount of arguments doesn't match
// @retval FALSE amount of arguments match
//--------------------------------------------------------------
bool checkFunctionLen(uint8_t functionLen)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	73fb      	strb	r3, [r7, #15]
	uint8_t arg_counter = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	73bb      	strb	r3, [r7, #14]
	bool error = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	737b      	strb	r3, [r7, #13]
	while(i <= input.msglen)
 8000bba:	e00f      	b.n	8000bdc <checkFunctionLen+0x38>
	{
		if(input.line_rx_buffer[i] == ',')	//if current character is a ',' the argument counter goes up
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	4a19      	ldr	r2, [pc, #100]	; (8000c24 <checkFunctionLen+0x80>)
 8000bc0:	4413      	add	r3, r2
 8000bc2:	785b      	ldrb	r3, [r3, #1]
 8000bc4:	2b2c      	cmp	r3, #44	; 0x2c
 8000bc6:	d106      	bne.n	8000bd6 <checkFunctionLen+0x32>
			{
				arg_counter++;
 8000bc8:	7bbb      	ldrb	r3, [r7, #14]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	73bb      	strb	r3, [r7, #14]
				i++;
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	73fb      	strb	r3, [r7, #15]
 8000bd4:	e002      	b.n	8000bdc <checkFunctionLen+0x38>
			}
		else i++;
 8000bd6:	7bfb      	ldrb	r3, [r7, #15]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	73fb      	strb	r3, [r7, #15]
	while(i <= input.msglen)
 8000bdc:	7bfa      	ldrb	r2, [r7, #15]
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <checkFunctionLen+0x80>)
 8000be0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000be4:	429a      	cmp	r2, r3
 8000be6:	dde9      	ble.n	8000bbc <checkFunctionLen+0x18>
	}
	if(arg_counter > functionLen)
 8000be8:	7bba      	ldrb	r2, [r7, #14]
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d908      	bls.n	8000c02 <checkFunctionLen+0x5e>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"Warning: the input exceeds the maximum length of this function\n\r", sizeof("Warning: the input exceeds the maximum length of this function"),100);
 8000bf0:	2364      	movs	r3, #100	; 0x64
 8000bf2:	223f      	movs	r2, #63	; 0x3f
 8000bf4:	490c      	ldr	r1, [pc, #48]	; (8000c28 <checkFunctionLen+0x84>)
 8000bf6:	480d      	ldr	r0, [pc, #52]	; (8000c2c <checkFunctionLen+0x88>)
 8000bf8:	f005 fa7d 	bl	80060f6 <HAL_UART_Transmit>
		error = false;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	737b      	strb	r3, [r7, #13]
 8000c00:	e00b      	b.n	8000c1a <checkFunctionLen+0x76>
	}
	else if(arg_counter < functionLen)
 8000c02:	7bba      	ldrb	r2, [r7, #14]
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d207      	bcs.n	8000c1a <checkFunctionLen+0x76>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"Error: not enough arguments for this function\n\r", sizeof("Error: not enough arguments for this function"),100);
 8000c0a:	2364      	movs	r3, #100	; 0x64
 8000c0c:	222e      	movs	r2, #46	; 0x2e
 8000c0e:	4908      	ldr	r1, [pc, #32]	; (8000c30 <checkFunctionLen+0x8c>)
 8000c10:	4806      	ldr	r0, [pc, #24]	; (8000c2c <checkFunctionLen+0x88>)
 8000c12:	f005 fa70 	bl	80060f6 <HAL_UART_Transmit>
		error = true;
 8000c16:	2301      	movs	r3, #1
 8000c18:	737b      	strb	r3, [r7, #13]
	}
	return error;
 8000c1a:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200008f4 	.word	0x200008f4
 8000c28:	08008270 	.word	0x08008270
 8000c2c:	20000de8 	.word	0x20000de8
 8000c30:	080082b4 	.word	0x080082b4

08000c34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08a      	sub	sp, #40	; 0x28
 8000c38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	4b32      	ldr	r3, [pc, #200]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a31      	ldr	r2, [pc, #196]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b2f      	ldr	r3, [pc, #188]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	4b2b      	ldr	r3, [pc, #172]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a2a      	ldr	r2, [pc, #168]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b28      	ldr	r3, [pc, #160]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	4b24      	ldr	r3, [pc, #144]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a23      	ldr	r2, [pc, #140]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c8c:	f043 0310 	orr.w	r3, r3, #16
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b21      	ldr	r3, [pc, #132]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0310 	and.w	r3, r3, #16
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	4b1d      	ldr	r3, [pc, #116]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a1c      	ldr	r2, [pc, #112]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000ca8:	f043 0302 	orr.w	r3, r3, #2
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b1a      	ldr	r3, [pc, #104]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000cc0:	4816      	ldr	r0, [pc, #88]	; (8000d1c <MX_GPIO_Init+0xe8>)
 8000cc2:	f003 fd83 	bl	80047cc <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ccc:	4814      	ldr	r0, [pc, #80]	; (8000d20 <MX_GPIO_Init+0xec>)
 8000cce:	f003 fd7d 	bl	80047cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000cd2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000cd6:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4619      	mov	r1, r3
 8000cea:	480c      	ldr	r0, [pc, #48]	; (8000d1c <MX_GPIO_Init+0xe8>)
 8000cec:	f003 fbd2 	bl	8004494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 8000cf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	4805      	ldr	r0, [pc, #20]	; (8000d20 <MX_GPIO_Init+0xec>)
 8000d0a:	f003 fbc3 	bl	8004494 <HAL_GPIO_Init>

}
 8000d0e:	bf00      	nop
 8000d10:	3728      	adds	r7, #40	; 0x28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40020400 	.word	0x40020400

08000d24 <LL_Main>:
// @param[in] x: The X-coordinate of the top left corner of the bitmap
// @param[in] y: The Y-coordinate of the top left corner of the bitmap
// @param[in] bmNr: The number ID of the bitmap to be loaded in
//--------------------------------------------------------------
void LL_Main()
{
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	b084      	sub	sp, #16
 8000d2a:	af04      	add	r7, sp, #16

	switch(input.line_rx_buffer[firstCharacter])
 8000d2c:	4b64      	ldr	r3, [pc, #400]	; (8000ec0 <LL_Main+0x19c>)
 8000d2e:	785b      	ldrb	r3, [r3, #1]
 8000d30:	3b62      	subs	r3, #98	; 0x62
 8000d32:	2b12      	cmp	r3, #18
 8000d34:	f200 80b9 	bhi.w	8000eaa <LL_Main+0x186>
 8000d38:	a201      	add	r2, pc, #4	; (adr r2, 8000d40 <LL_Main+0x1c>)
 8000d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d3e:	bf00      	nop
 8000d40:	08000e6b 	.word	0x08000e6b
 8000d44:	08000e8f 	.word	0x08000e8f
 8000d48:	08000eab 	.word	0x08000eab
 8000d4c:	08000eab 	.word	0x08000eab
 8000d50:	08000eab 	.word	0x08000eab
 8000d54:	08000eab 	.word	0x08000eab
 8000d58:	08000eab 	.word	0x08000eab
 8000d5c:	08000eab 	.word	0x08000eab
 8000d60:	08000eab 	.word	0x08000eab
 8000d64:	08000eab 	.word	0x08000eab
 8000d68:	08000d8d 	.word	0x08000d8d
 8000d6c:	08000eab 	.word	0x08000eab
 8000d70:	08000eab 	.word	0x08000eab
 8000d74:	08000eab 	.word	0x08000eab
 8000d78:	08000eab 	.word	0x08000eab
 8000d7c:	08000eab 	.word	0x08000eab
 8000d80:	08000dcb 	.word	0x08000dcb
 8000d84:	08000eab 	.word	0x08000eab
 8000d88:	08000e1d 	.word	0x08000e1d
	{
		case line:

			 UB_VGA_SetLine(line_s.x1,
 8000d8c:	4b4d      	ldr	r3, [pc, #308]	; (8000ec4 <LL_Main+0x1a0>)
 8000d8e:	881c      	ldrh	r4, [r3, #0]
 8000d90:	4b4c      	ldr	r3, [pc, #304]	; (8000ec4 <LL_Main+0x1a0>)
 8000d92:	885d      	ldrh	r5, [r3, #2]
 8000d94:	4b4b      	ldr	r3, [pc, #300]	; (8000ec4 <LL_Main+0x1a0>)
 8000d96:	889e      	ldrh	r6, [r3, #4]
 8000d98:	4b4a      	ldr	r3, [pc, #296]	; (8000ec4 <LL_Main+0x1a0>)
 8000d9a:	f8b3 8006 	ldrh.w	r8, [r3, #6]
							 line_s.y1,
							 line_s.x2,
							 line_s.y2,
							 color_check(line_s.color),
 8000d9e:	484a      	ldr	r0, [pc, #296]	; (8000ec8 <LL_Main+0x1a4>)
 8000da0:	f000 f92e 	bl	8001000 <color_check>
 8000da4:	4603      	mov	r3, r0
			 UB_VGA_SetLine(line_s.x1,
 8000da6:	b2db      	uxtb	r3, r3
							 line_s.weight);
 8000da8:	4a46      	ldr	r2, [pc, #280]	; (8000ec4 <LL_Main+0x1a0>)
 8000daa:	7d12      	ldrb	r2, [r2, #20]
			 UB_VGA_SetLine(line_s.x1,
 8000dac:	b292      	uxth	r2, r2
 8000dae:	9201      	str	r2, [sp, #4]
 8000db0:	9300      	str	r3, [sp, #0]
 8000db2:	4643      	mov	r3, r8
 8000db4:	4632      	mov	r2, r6
 8000db6:	4629      	mov	r1, r5
 8000db8:	4620      	mov	r0, r4
 8000dba:	f001 f845 	bl	8001e48 <UB_VGA_SetLine>
			 memset(&line_s, 0, sizeof(LINE_S));
 8000dbe:	2216      	movs	r2, #22
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4840      	ldr	r0, [pc, #256]	; (8000ec4 <LL_Main+0x1a0>)
 8000dc4:	f006 fa0c 	bl	80071e0 <memset>
			 break;
 8000dc8:	e076      	b.n	8000eb8 <LL_Main+0x194>
		case rectangle:
			UB_VGA_DrawRectangle(rectangle_s.xlup,
 8000dca:	4b40      	ldr	r3, [pc, #256]	; (8000ecc <LL_Main+0x1a8>)
 8000dcc:	881e      	ldrh	r6, [r3, #0]
 8000dce:	4b3f      	ldr	r3, [pc, #252]	; (8000ecc <LL_Main+0x1a8>)
 8000dd0:	f8b3 8002 	ldrh.w	r8, [r3, #2]
 8000dd4:	4b3d      	ldr	r3, [pc, #244]	; (8000ecc <LL_Main+0x1a8>)
 8000dd6:	f893 9004 	ldrb.w	r9, [r3, #4]
 8000dda:	4b3c      	ldr	r3, [pc, #240]	; (8000ecc <LL_Main+0x1a8>)
 8000ddc:	f893 a005 	ldrb.w	sl, [r3, #5]
					rectangle_s.ylup,
					rectangle_s.width,
					rectangle_s.height,
					color_check(rectangle_s.color),
 8000de0:	483b      	ldr	r0, [pc, #236]	; (8000ed0 <LL_Main+0x1ac>)
 8000de2:	f000 f90d 	bl	8001000 <color_check>
 8000de6:	4603      	mov	r3, r0
			UB_VGA_DrawRectangle(rectangle_s.xlup,
 8000de8:	b2dc      	uxtb	r4, r3
 8000dea:	4b38      	ldr	r3, [pc, #224]	; (8000ecc <LL_Main+0x1a8>)
 8000dec:	7c9d      	ldrb	r5, [r3, #18]
					rectangle_s.filled,
					color_check(rectangle_s.bordercolor),
 8000dee:	4839      	ldr	r0, [pc, #228]	; (8000ed4 <LL_Main+0x1b0>)
 8000df0:	f000 f906 	bl	8001000 <color_check>
 8000df4:	4603      	mov	r3, r0
			UB_VGA_DrawRectangle(rectangle_s.xlup,
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	4a34      	ldr	r2, [pc, #208]	; (8000ecc <LL_Main+0x1a8>)
 8000dfa:	7fd2      	ldrb	r2, [r2, #31]
 8000dfc:	9203      	str	r2, [sp, #12]
 8000dfe:	9302      	str	r3, [sp, #8]
 8000e00:	9501      	str	r5, [sp, #4]
 8000e02:	9400      	str	r4, [sp, #0]
 8000e04:	4653      	mov	r3, sl
 8000e06:	464a      	mov	r2, r9
 8000e08:	4641      	mov	r1, r8
 8000e0a:	4630      	mov	r0, r6
 8000e0c:	f001 f97d 	bl	800210a <UB_VGA_DrawRectangle>
					rectangle_s.linewidth);
			 memset(&rectangle_s, 0, sizeof(RECTANGLE_S));
 8000e10:	2220      	movs	r2, #32
 8000e12:	2100      	movs	r1, #0
 8000e14:	482d      	ldr	r0, [pc, #180]	; (8000ecc <LL_Main+0x1a8>)
 8000e16:	f006 f9e3 	bl	80071e0 <memset>
			break;
 8000e1a:	e04d      	b.n	8000eb8 <LL_Main+0x194>
		case text:
			UB_VGA_writeText(text_s.xlup,
 8000e1c:	4b2e      	ldr	r3, [pc, #184]	; (8000ed8 <LL_Main+0x1b4>)
 8000e1e:	881e      	ldrh	r6, [r3, #0]
 8000e20:	4b2d      	ldr	r3, [pc, #180]	; (8000ed8 <LL_Main+0x1b4>)
 8000e22:	f8b3 8002 	ldrh.w	r8, [r3, #2]
					text_s.ylup,
					color_check(text_s.color),
 8000e26:	482d      	ldr	r0, [pc, #180]	; (8000edc <LL_Main+0x1b8>)
 8000e28:	f000 f8ea 	bl	8001000 <color_check>
 8000e2c:	4603      	mov	r3, r0
			UB_VGA_writeText(text_s.xlup,
 8000e2e:	fa5f f983 	uxtb.w	r9, r3
					text_s.textin,
					font_check(text_s.fontname),
 8000e32:	482b      	ldr	r0, [pc, #172]	; (8000ee0 <LL_Main+0x1bc>)
 8000e34:	f000 f862 	bl	8000efc <font_check>
 8000e38:	4603      	mov	r3, r0
			UB_VGA_writeText(text_s.xlup,
 8000e3a:	b2dc      	uxtb	r4, r3
 8000e3c:	4b26      	ldr	r3, [pc, #152]	; (8000ed8 <LL_Main+0x1b4>)
 8000e3e:	f893 50ae 	ldrb.w	r5, [r3, #174]	; 0xae
					text_s.fontsize,
					style_check(text_s.fontstyle));
 8000e42:	4828      	ldr	r0, [pc, #160]	; (8000ee4 <LL_Main+0x1c0>)
 8000e44:	f000 f892 	bl	8000f6c <style_check>
 8000e48:	4603      	mov	r3, r0
			UB_VGA_writeText(text_s.xlup,
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	9302      	str	r3, [sp, #8]
 8000e4e:	9501      	str	r5, [sp, #4]
 8000e50:	9400      	str	r4, [sp, #0]
 8000e52:	4b25      	ldr	r3, [pc, #148]	; (8000ee8 <LL_Main+0x1c4>)
 8000e54:	464a      	mov	r2, r9
 8000e56:	4641      	mov	r1, r8
 8000e58:	4630      	mov	r0, r6
 8000e5a:	f001 fb23 	bl	80024a4 <UB_VGA_writeText>
			 memset(&text_s, 0, sizeof(TEXT_S));
 8000e5e:	22bc      	movs	r2, #188	; 0xbc
 8000e60:	2100      	movs	r1, #0
 8000e62:	481d      	ldr	r0, [pc, #116]	; (8000ed8 <LL_Main+0x1b4>)
 8000e64:	f006 f9bc 	bl	80071e0 <memset>
			break;
 8000e68:	e026      	b.n	8000eb8 <LL_Main+0x194>
		case bitmap:
			UB_VGA_DrawBitmap(bitmap_s.nr,
 8000e6a:	4b20      	ldr	r3, [pc, #128]	; (8000eec <LL_Main+0x1c8>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	b298      	uxth	r0, r3
 8000e70:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <LL_Main+0x1c8>)
 8000e72:	8859      	ldrh	r1, [r3, #2]
 8000e74:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <LL_Main+0x1c8>)
 8000e76:	889a      	ldrh	r2, [r3, #4]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f001 fa55 	bl	800232c <UB_VGA_DrawBitmap>
					bitmap_s.xlup,
					bitmap_s.ylup, 0, 0);
			 memset(&bitmap_s, 0, sizeof(BITMAP_S));
 8000e82:	2206      	movs	r2, #6
 8000e84:	2100      	movs	r1, #0
 8000e86:	4819      	ldr	r0, [pc, #100]	; (8000eec <LL_Main+0x1c8>)
 8000e88:	f006 f9aa 	bl	80071e0 <memset>
			break;
 8000e8c:	e014      	b.n	8000eb8 <LL_Main+0x194>
		case clearscreen:
			UB_VGA_clearScreen(color_check(clearscreen_s.color));
 8000e8e:	4818      	ldr	r0, [pc, #96]	; (8000ef0 <LL_Main+0x1cc>)
 8000e90:	f000 f8b6 	bl	8001000 <color_check>
 8000e94:	4603      	mov	r3, r0
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f001 fa23 	bl	80022e4 <UB_VGA_clearScreen>
			 memset(&clearscreen_s, 0, sizeof(CLEARSCREEN_S));
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4813      	ldr	r0, [pc, #76]	; (8000ef0 <LL_Main+0x1cc>)
 8000ea4:	f006 f99c 	bl	80071e0 <memset>
			break;
 8000ea8:	e006      	b.n	8000eb8 <LL_Main+0x194>
		default:
			HAL_UART_Transmit(&huart2, (uint8_t *)"no comando\n\r", sizeof("no comando"),100);
 8000eaa:	2364      	movs	r3, #100	; 0x64
 8000eac:	220b      	movs	r2, #11
 8000eae:	4911      	ldr	r1, [pc, #68]	; (8000ef4 <LL_Main+0x1d0>)
 8000eb0:	4811      	ldr	r0, [pc, #68]	; (8000ef8 <LL_Main+0x1d4>)
 8000eb2:	f005 f920 	bl	80060f6 <HAL_UART_Transmit>
			break;
 8000eb6:	bf00      	nop
	}
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec0:	200008f4 	.word	0x200008f4
 8000ec4:	2000076c 	.word	0x2000076c
 8000ec8:	20000774 	.word	0x20000774
 8000ecc:	20000798 	.word	0x20000798
 8000ed0:	2000079e 	.word	0x2000079e
 8000ed4:	200007ab 	.word	0x200007ab
 8000ed8:	200007b8 	.word	0x200007b8
 8000edc:	200007bc 	.word	0x200007bc
 8000ee0:	20000848 	.word	0x20000848
 8000ee4:	20000867 	.word	0x20000867
 8000ee8:	200007c8 	.word	0x200007c8
 8000eec:	20000784 	.word	0x20000784
 8000ef0:	2000078c 	.word	0x2000078c
 8000ef4:	080082e4 	.word	0x080082e4
 8000ef8:	20000de8 	.word	0x20000de8

08000efc <font_check>:
// @param[in] fnt: char whit font type
//
// @return return font type as 1 or 2
//--------------------------------------------------------------
int font_check(char fnt[8])
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	int font;
	uint8_t result = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	72fb      	strb	r3, [r7, #11]

	result = strcmp(fnt, arial);
 8000f08:	4914      	ldr	r1, [pc, #80]	; (8000f5c <font_check+0x60>)
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff f960 	bl	80001d0 <strcmp>
 8000f10:	4603      	mov	r3, r0
 8000f12:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f14:	7afb      	ldrb	r3, [r7, #11]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d101      	bne.n	8000f1e <font_check+0x22>
	{
		font = 1;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	60fb      	str	r3, [r7, #12]
	}
	result = strcmp(fnt, consolas);
 8000f1e:	4910      	ldr	r1, [pc, #64]	; (8000f60 <font_check+0x64>)
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff f955 	bl	80001d0 <strcmp>
 8000f26:	4603      	mov	r3, r0
 8000f28:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f2a:	7afb      	ldrb	r3, [r7, #11]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <font_check+0x3a>
	{
		font = 2;
 8000f30:	2302      	movs	r3, #2
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	e00c      	b.n	8000f50 <font_check+0x54>
	}
	else if(strcmp(fnt, arial) != 0)
 8000f36:	4909      	ldr	r1, [pc, #36]	; (8000f5c <font_check+0x60>)
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff f949 	bl	80001d0 <strcmp>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d005      	beq.n	8000f50 <font_check+0x54>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"wrong font\n\r", sizeof("wrong font"),100);
 8000f44:	2364      	movs	r3, #100	; 0x64
 8000f46:	220b      	movs	r2, #11
 8000f48:	4906      	ldr	r1, [pc, #24]	; (8000f64 <font_check+0x68>)
 8000f4a:	4807      	ldr	r0, [pc, #28]	; (8000f68 <font_check+0x6c>)
 8000f4c:	f005 f8d3 	bl	80060f6 <HAL_UART_Transmit>
	}



	return font;
 8000f50:	68fb      	ldr	r3, [r7, #12]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000084 	.word	0x20000084
 8000f60:	20000078 	.word	0x20000078
 8000f64:	080082f4 	.word	0x080082f4
 8000f68:	20000de8 	.word	0x20000de8

08000f6c <style_check>:
// @param[in] the char withe the fond style in it
//
// @return return the style code (1,2,3) 1 = normaal, 2 = vet, 3 = cursief
//--------------------------------------------------------------
int style_check(char stl[7])
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	int style;
	uint8_t result;

	result = strcmp(stl, normaal);
 8000f74:	491d      	ldr	r1, [pc, #116]	; (8000fec <style_check+0x80>)
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f7ff f92a 	bl	80001d0 <strcmp>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f80:	7afb      	ldrb	r3, [r7, #11]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d101      	bne.n	8000f8a <style_check+0x1e>
	{
		style = 1;
 8000f86:	2301      	movs	r3, #1
 8000f88:	60fb      	str	r3, [r7, #12]
	}
	result = strcmp(stl, vet);
 8000f8a:	4919      	ldr	r1, [pc, #100]	; (8000ff0 <style_check+0x84>)
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff f91f 	bl	80001d0 <strcmp>
 8000f92:	4603      	mov	r3, r0
 8000f94:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f96:	7afb      	ldrb	r3, [r7, #11]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <style_check+0x34>
	{
		style = 2;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	60fb      	str	r3, [r7, #12]
	}
	result = strcmp(stl, cursief);
 8000fa0:	4914      	ldr	r1, [pc, #80]	; (8000ff4 <style_check+0x88>)
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff f914 	bl	80001d0 <strcmp>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000fac:	7afb      	ldrb	r3, [r7, #11]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d102      	bne.n	8000fb8 <style_check+0x4c>
	{
		style = 3;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	e013      	b.n	8000fe0 <style_check+0x74>
	}
	else if(strcmp(stl, vet) != 0 && strcmp(stl, normaal) != 0)
 8000fb8:	490d      	ldr	r1, [pc, #52]	; (8000ff0 <style_check+0x84>)
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff f908 	bl	80001d0 <strcmp>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00c      	beq.n	8000fe0 <style_check+0x74>
 8000fc6:	4909      	ldr	r1, [pc, #36]	; (8000fec <style_check+0x80>)
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff f901 	bl	80001d0 <strcmp>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <style_check+0x74>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"wrong style\n\r", sizeof("wrong style"),100);
 8000fd4:	2364      	movs	r3, #100	; 0x64
 8000fd6:	220c      	movs	r2, #12
 8000fd8:	4907      	ldr	r1, [pc, #28]	; (8000ff8 <style_check+0x8c>)
 8000fda:	4808      	ldr	r0, [pc, #32]	; (8000ffc <style_check+0x90>)
 8000fdc:	f005 f88b 	bl	80060f6 <HAL_UART_Transmit>
	}

	return style;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	2000008c 	.word	0x2000008c
 8000ff0:	20000094 	.word	0x20000094
 8000ff4:	20000098 	.word	0x20000098
 8000ff8:	08008304 	.word	0x08008304
 8000ffc:	20000de8 	.word	0x20000de8

08001000 <color_check>:
// @param[in] color: char with the color
//
// @return return the color code
//--------------------------------------------------------------
int color_check(char color[12])
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
		int ret_val = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	60fb      	str	r3, [r7, #12]
		uint8_t result = 1;
 800100c:	2301      	movs	r3, #1
 800100e:	72fb      	strb	r3, [r7, #11]
		switch(color[0])
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	3b62      	subs	r3, #98	; 0x62
 8001016:	2b18      	cmp	r3, #24
 8001018:	f200 81c4 	bhi.w	80013a4 <color_check+0x3a4>
 800101c:	a201      	add	r2, pc, #4	; (adr r2, 8001024 <color_check+0x24>)
 800101e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001022:	bf00      	nop
 8001024:	080012dd 	.word	0x080012dd
 8001028:	08001289 	.word	0x08001289
 800102c:	080013a5 	.word	0x080013a5
 8001030:	080013a5 	.word	0x080013a5
 8001034:	080013a5 	.word	0x080013a5
 8001038:	0800120b 	.word	0x0800120b
 800103c:	080013a5 	.word	0x080013a5
 8001040:	080013a5 	.word	0x080013a5
 8001044:	080013a5 	.word	0x080013a5
 8001048:	080013a5 	.word	0x080013a5
 800104c:	080010b3 	.word	0x080010b3
 8001050:	080012b3 	.word	0x080012b3
 8001054:	080013a5 	.word	0x080013a5
 8001058:	080013a5 	.word	0x080013a5
 800105c:	080013a5 	.word	0x080013a5
 8001060:	080013a5 	.word	0x080013a5
 8001064:	080011b7 	.word	0x080011b7
 8001068:	080013a5 	.word	0x080013a5
 800106c:	080013a5 	.word	0x080013a5
 8001070:	080013a5 	.word	0x080013a5
 8001074:	080013a5 	.word	0x080013a5
 8001078:	080011e1 	.word	0x080011e1
 800107c:	080013a5 	.word	0x080013a5
 8001080:	0800132f 	.word	0x0800132f
 8001084:	08001089 	.word	0x08001089
		{
		case 'z':
			result = strcmp(color, zwart);
 8001088:	49b0      	ldr	r1, [pc, #704]	; (800134c <color_check+0x34c>)
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff f8a0 	bl	80001d0 <strcmp>
 8001090:	4603      	mov	r3, r0
 8001092:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001094:	7afb      	ldrb	r3, [r7, #11]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d104      	bne.n	80010a4 <color_check+0xa4>
			{
			ret_val = VGA_COL_BLACK;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
			result = 1;
 800109e:	2301      	movs	r3, #1
 80010a0:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80010a2:	e17f      	b.n	80013a4 <color_check+0x3a4>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80010a4:	2364      	movs	r3, #100	; 0x64
 80010a6:	220c      	movs	r2, #12
 80010a8:	49a9      	ldr	r1, [pc, #676]	; (8001350 <color_check+0x350>)
 80010aa:	48aa      	ldr	r0, [pc, #680]	; (8001354 <color_check+0x354>)
 80010ac:	f005 f823 	bl	80060f6 <HAL_UART_Transmit>
			break;
 80010b0:	e178      	b.n	80013a4 <color_check+0x3a4>
		case 'l':
			switch(color[5])
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3305      	adds	r3, #5
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	3b62      	subs	r3, #98	; 0x62
 80010ba:	2b10      	cmp	r3, #16
 80010bc:	f200 816d 	bhi.w	800139a <color_check+0x39a>
 80010c0:	a201      	add	r2, pc, #4	; (adr r2, 80010c8 <color_check+0xc8>)
 80010c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c6:	bf00      	nop
 80010c8:	0800110d 	.word	0x0800110d
 80010cc:	0800118b 	.word	0x0800118b
 80010d0:	0800139b 	.word	0x0800139b
 80010d4:	0800139b 	.word	0x0800139b
 80010d8:	0800139b 	.word	0x0800139b
 80010dc:	08001137 	.word	0x08001137
 80010e0:	0800139b 	.word	0x0800139b
 80010e4:	0800139b 	.word	0x0800139b
 80010e8:	0800139b 	.word	0x0800139b
 80010ec:	0800139b 	.word	0x0800139b
 80010f0:	0800139b 	.word	0x0800139b
 80010f4:	0800139b 	.word	0x0800139b
 80010f8:	0800139b 	.word	0x0800139b
 80010fc:	0800139b 	.word	0x0800139b
 8001100:	0800139b 	.word	0x0800139b
 8001104:	0800139b 	.word	0x0800139b
 8001108:	08001161 	.word	0x08001161
			{
			case 'b':
				result = strcmp(color, lblauw);
 800110c:	4992      	ldr	r1, [pc, #584]	; (8001358 <color_check+0x358>)
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff f85e 	bl	80001d0 <strcmp>
 8001114:	4603      	mov	r3, r0
 8001116:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 8001118:	7afb      	ldrb	r3, [r7, #11]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d104      	bne.n	8001128 <color_check+0x128>
				{
				ret_val = VGA_COL_LIGHTBLUE;
 800111e:	232d      	movs	r3, #45	; 0x2d
 8001120:	60fb      	str	r3, [r7, #12]
				result = 1;
 8001122:	2301      	movs	r3, #1
 8001124:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 8001126:	e045      	b.n	80011b4 <color_check+0x1b4>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001128:	2364      	movs	r3, #100	; 0x64
 800112a:	220c      	movs	r2, #12
 800112c:	4988      	ldr	r1, [pc, #544]	; (8001350 <color_check+0x350>)
 800112e:	4889      	ldr	r0, [pc, #548]	; (8001354 <color_check+0x354>)
 8001130:	f004 ffe1 	bl	80060f6 <HAL_UART_Transmit>
				break;
 8001134:	e03e      	b.n	80011b4 <color_check+0x1b4>
			case 'g':
				result = strcmp(color, lgroen);
 8001136:	4989      	ldr	r1, [pc, #548]	; (800135c <color_check+0x35c>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff f849 	bl	80001d0 <strcmp>
 800113e:	4603      	mov	r3, r0
 8001140:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 8001142:	7afb      	ldrb	r3, [r7, #11]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d104      	bne.n	8001152 <color_check+0x152>
				{
				ret_val = VGA_COL_LIGHTGREEN;
 8001148:	232e      	movs	r3, #46	; 0x2e
 800114a:	60fb      	str	r3, [r7, #12]
				result = 1;
 800114c:	2301      	movs	r3, #1
 800114e:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 8001150:	e030      	b.n	80011b4 <color_check+0x1b4>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001152:	2364      	movs	r3, #100	; 0x64
 8001154:	220c      	movs	r2, #12
 8001156:	497e      	ldr	r1, [pc, #504]	; (8001350 <color_check+0x350>)
 8001158:	487e      	ldr	r0, [pc, #504]	; (8001354 <color_check+0x354>)
 800115a:	f004 ffcc 	bl	80060f6 <HAL_UART_Transmit>
				break;
 800115e:	e029      	b.n	80011b4 <color_check+0x1b4>
			case 'r':
				result = strcmp(color, lrood);
 8001160:	497f      	ldr	r1, [pc, #508]	; (8001360 <color_check+0x360>)
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff f834 	bl	80001d0 <strcmp>
 8001168:	4603      	mov	r3, r0
 800116a:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 800116c:	7afb      	ldrb	r3, [r7, #11]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d104      	bne.n	800117c <color_check+0x17c>
				{
				ret_val = VGA_COL_LIGHTRED;
 8001172:	23c4      	movs	r3, #196	; 0xc4
 8001174:	60fb      	str	r3, [r7, #12]
				result = 1;
 8001176:	2301      	movs	r3, #1
 8001178:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 800117a:	e01b      	b.n	80011b4 <color_check+0x1b4>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 800117c:	2364      	movs	r3, #100	; 0x64
 800117e:	220c      	movs	r2, #12
 8001180:	4973      	ldr	r1, [pc, #460]	; (8001350 <color_check+0x350>)
 8001182:	4874      	ldr	r0, [pc, #464]	; (8001354 <color_check+0x354>)
 8001184:	f004 ffb7 	bl	80060f6 <HAL_UART_Transmit>
				break;
 8001188:	e014      	b.n	80011b4 <color_check+0x1b4>
			case 'c':
				result = strcmp(color, lcyaan);
 800118a:	4976      	ldr	r1, [pc, #472]	; (8001364 <color_check+0x364>)
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff f81f 	bl	80001d0 <strcmp>
 8001192:	4603      	mov	r3, r0
 8001194:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 8001196:	7afb      	ldrb	r3, [r7, #11]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d104      	bne.n	80011a6 <color_check+0x1a6>
				{
				ret_val = VGA_COL_LIGHTCYAN;
 800119c:	2375      	movs	r3, #117	; 0x75
 800119e:	60fb      	str	r3, [r7, #12]
				result = 1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 80011a4:	e005      	b.n	80011b2 <color_check+0x1b2>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80011a6:	2364      	movs	r3, #100	; 0x64
 80011a8:	220c      	movs	r2, #12
 80011aa:	4969      	ldr	r1, [pc, #420]	; (8001350 <color_check+0x350>)
 80011ac:	4869      	ldr	r0, [pc, #420]	; (8001354 <color_check+0x354>)
 80011ae:	f004 ffa2 	bl	80060f6 <HAL_UART_Transmit>
				break;
 80011b2:	bf00      	nop
			}
			break;
 80011b4:	e0f1      	b.n	800139a <color_check+0x39a>
		case 'r':
			result = strcmp(color, rood);
 80011b6:	496c      	ldr	r1, [pc, #432]	; (8001368 <color_check+0x368>)
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff f809 	bl	80001d0 <strcmp>
 80011be:	4603      	mov	r3, r0
 80011c0:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d104      	bne.n	80011d2 <color_check+0x1d2>
			{
			ret_val = VGA_COL_RED;
 80011c8:	23e0      	movs	r3, #224	; 0xe0
 80011ca:	60fb      	str	r3, [r7, #12]
			result = 1;
 80011cc:	2301      	movs	r3, #1
 80011ce:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80011d0:	e0e8      	b.n	80013a4 <color_check+0x3a4>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80011d2:	2364      	movs	r3, #100	; 0x64
 80011d4:	220c      	movs	r2, #12
 80011d6:	495e      	ldr	r1, [pc, #376]	; (8001350 <color_check+0x350>)
 80011d8:	485e      	ldr	r0, [pc, #376]	; (8001354 <color_check+0x354>)
 80011da:	f004 ff8c 	bl	80060f6 <HAL_UART_Transmit>
			break;
 80011de:	e0e1      	b.n	80013a4 <color_check+0x3a4>
		case 'w':
			result = strcmp(color, wit);
 80011e0:	4962      	ldr	r1, [pc, #392]	; (800136c <color_check+0x36c>)
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7fe fff4 	bl	80001d0 <strcmp>
 80011e8:	4603      	mov	r3, r0
 80011ea:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80011ec:	7afb      	ldrb	r3, [r7, #11]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d104      	bne.n	80011fc <color_check+0x1fc>
			{
			ret_val = VGA_COL_WHITE;
 80011f2:	23ff      	movs	r3, #255	; 0xff
 80011f4:	60fb      	str	r3, [r7, #12]
			result = 1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80011fa:	e0d3      	b.n	80013a4 <color_check+0x3a4>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80011fc:	2364      	movs	r3, #100	; 0x64
 80011fe:	220c      	movs	r2, #12
 8001200:	4953      	ldr	r1, [pc, #332]	; (8001350 <color_check+0x350>)
 8001202:	4854      	ldr	r0, [pc, #336]	; (8001354 <color_check+0x354>)
 8001204:	f004 ff77 	bl	80060f6 <HAL_UART_Transmit>
			break;
 8001208:	e0cc      	b.n	80013a4 <color_check+0x3a4>
		case 'g':
			result = strcmp(color, geel);
 800120a:	4959      	ldr	r1, [pc, #356]	; (8001370 <color_check+0x370>)
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f7fe ffdf 	bl	80001d0 <strcmp>
 8001212:	4603      	mov	r3, r0
 8001214:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d103      	bne.n	8001224 <color_check+0x224>
			{
			ret_val = VGA_COL_YELLOW;
 800121c:	23fc      	movs	r3, #252	; 0xfc
 800121e:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001220:	2301      	movs	r3, #1
 8001222:	72fb      	strb	r3, [r7, #11]
			}
			result = strcmp(color, grijs);
 8001224:	4953      	ldr	r1, [pc, #332]	; (8001374 <color_check+0x374>)
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7fe ffd2 	bl	80001d0 <strcmp>
 800122c:	4603      	mov	r3, r0
 800122e:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001230:	7afb      	ldrb	r3, [r7, #11]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d103      	bne.n	800123e <color_check+0x23e>
			{
			ret_val = VGA_COL_GRAY;
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
			result = 1;
 800123a:	2301      	movs	r3, #1
 800123c:	72fb      	strb	r3, [r7, #11]
			}
			result = strcmp(color, groen);
 800123e:	494e      	ldr	r1, [pc, #312]	; (8001378 <color_check+0x378>)
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7fe ffc5 	bl	80001d0 <strcmp>
 8001246:	4603      	mov	r3, r0
 8001248:	72fb      	strb	r3, [r7, #11]

			if (result == 0)
 800124a:	7afb      	ldrb	r3, [r7, #11]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d104      	bne.n	800125a <color_check+0x25a>
			{
			ret_val = VGA_COL_GREEN;
 8001250:	231c      	movs	r3, #28
 8001252:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001254:	2301      	movs	r3, #1
 8001256:	72fb      	strb	r3, [r7, #11]
			}
			else if(strcmp(color, geel) != 0 && strcmp(color, grijs) != 0)
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 8001258:	e0a1      	b.n	800139e <color_check+0x39e>
			else if(strcmp(color, geel) != 0 && strcmp(color, grijs) != 0)
 800125a:	4945      	ldr	r1, [pc, #276]	; (8001370 <color_check+0x370>)
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7fe ffb7 	bl	80001d0 <strcmp>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 809a 	beq.w	800139e <color_check+0x39e>
 800126a:	4942      	ldr	r1, [pc, #264]	; (8001374 <color_check+0x374>)
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7fe ffaf 	bl	80001d0 <strcmp>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	f000 8092 	beq.w	800139e <color_check+0x39e>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 800127a:	2364      	movs	r3, #100	; 0x64
 800127c:	220c      	movs	r2, #12
 800127e:	4934      	ldr	r1, [pc, #208]	; (8001350 <color_check+0x350>)
 8001280:	4834      	ldr	r0, [pc, #208]	; (8001354 <color_check+0x354>)
 8001282:	f004 ff38 	bl	80060f6 <HAL_UART_Transmit>
			break;
 8001286:	e08a      	b.n	800139e <color_check+0x39e>
		case 'c':
			result = strcmp(color, cyaan);
 8001288:	493c      	ldr	r1, [pc, #240]	; (800137c <color_check+0x37c>)
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7fe ffa0 	bl	80001d0 <strcmp>
 8001290:	4603      	mov	r3, r0
 8001292:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001294:	7afb      	ldrb	r3, [r7, #11]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d104      	bne.n	80012a4 <color_check+0x2a4>
			{
			ret_val = VGA_COL_CYAN;
 800129a:	231f      	movs	r3, #31
 800129c:	60fb      	str	r3, [r7, #12]
			result = 1;
 800129e:	2301      	movs	r3, #1
 80012a0:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80012a2:	e07f      	b.n	80013a4 <color_check+0x3a4>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80012a4:	2364      	movs	r3, #100	; 0x64
 80012a6:	220c      	movs	r2, #12
 80012a8:	4929      	ldr	r1, [pc, #164]	; (8001350 <color_check+0x350>)
 80012aa:	482a      	ldr	r0, [pc, #168]	; (8001354 <color_check+0x354>)
 80012ac:	f004 ff23 	bl	80060f6 <HAL_UART_Transmit>
			break;
 80012b0:	e078      	b.n	80013a4 <color_check+0x3a4>
		case 'm':
			result = strcmp(color, magenta);
 80012b2:	4933      	ldr	r1, [pc, #204]	; (8001380 <color_check+0x380>)
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7fe ff8b 	bl	80001d0 <strcmp>
 80012ba:	4603      	mov	r3, r0
 80012bc:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80012be:	7afb      	ldrb	r3, [r7, #11]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d104      	bne.n	80012ce <color_check+0x2ce>
			{
			ret_val = VGA_COL_MAGENTA;
 80012c4:	23e3      	movs	r3, #227	; 0xe3
 80012c6:	60fb      	str	r3, [r7, #12]
			result = 1;
 80012c8:	2301      	movs	r3, #1
 80012ca:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80012cc:	e06a      	b.n	80013a4 <color_check+0x3a4>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80012ce:	2364      	movs	r3, #100	; 0x64
 80012d0:	220c      	movs	r2, #12
 80012d2:	491f      	ldr	r1, [pc, #124]	; (8001350 <color_check+0x350>)
 80012d4:	481f      	ldr	r0, [pc, #124]	; (8001354 <color_check+0x354>)
 80012d6:	f004 ff0e 	bl	80060f6 <HAL_UART_Transmit>
			break;
 80012da:	e063      	b.n	80013a4 <color_check+0x3a4>
		case 'b':
			result = strcmp(color, blauw);
 80012dc:	4929      	ldr	r1, [pc, #164]	; (8001384 <color_check+0x384>)
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7fe ff76 	bl	80001d0 <strcmp>
 80012e4:	4603      	mov	r3, r0
 80012e6:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80012e8:	7afb      	ldrb	r3, [r7, #11]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d103      	bne.n	80012f6 <color_check+0x2f6>
			{
			ret_val = VGA_COL_BLUE;
 80012ee:	2303      	movs	r3, #3
 80012f0:	60fb      	str	r3, [r7, #12]
			result = 1;
 80012f2:	2301      	movs	r3, #1
 80012f4:	72fb      	strb	r3, [r7, #11]
			}
			result = strcmp(color, bruin);
 80012f6:	4924      	ldr	r1, [pc, #144]	; (8001388 <color_check+0x388>)
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7fe ff69 	bl	80001d0 <strcmp>
 80012fe:	4603      	mov	r3, r0
 8001300:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001302:	7afb      	ldrb	r3, [r7, #11]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d104      	bne.n	8001312 <color_check+0x312>
			{
			ret_val = VGA_COL_BROWN;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
			result = 1;
 800130c:	2301      	movs	r3, #1
 800130e:	72fb      	strb	r3, [r7, #11]
			}
			else if(strcmp(color, blauw) != 0)
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 8001310:	e047      	b.n	80013a2 <color_check+0x3a2>
			else if(strcmp(color, blauw) != 0)
 8001312:	491c      	ldr	r1, [pc, #112]	; (8001384 <color_check+0x384>)
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7fe ff5b 	bl	80001d0 <strcmp>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d040      	beq.n	80013a2 <color_check+0x3a2>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001320:	2364      	movs	r3, #100	; 0x64
 8001322:	220c      	movs	r2, #12
 8001324:	490a      	ldr	r1, [pc, #40]	; (8001350 <color_check+0x350>)
 8001326:	480b      	ldr	r0, [pc, #44]	; (8001354 <color_check+0x354>)
 8001328:	f004 fee5 	bl	80060f6 <HAL_UART_Transmit>
			break;
 800132c:	e039      	b.n	80013a2 <color_check+0x3a2>
		case 'y':
			result = strcmp(color, geel);
 800132e:	4910      	ldr	r1, [pc, #64]	; (8001370 <color_check+0x370>)
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7fe ff4d 	bl	80001d0 <strcmp>
 8001336:	4603      	mov	r3, r0
 8001338:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 800133a:	7afb      	ldrb	r3, [r7, #11]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d125      	bne.n	800138c <color_check+0x38c>
			{
			ret_val = VGA_COL_YELLOW;
 8001340:	23fc      	movs	r3, #252	; 0xfc
 8001342:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001344:	2301      	movs	r3, #1
 8001346:	72fb      	strb	r3, [r7, #11]
 8001348:	e02c      	b.n	80013a4 <color_check+0x3a4>
 800134a:	bf00      	nop
 800134c:	2000000c 	.word	0x2000000c
 8001350:	08008314 	.word	0x08008314
 8001354:	20000de8 	.word	0x20000de8
 8001358:	20000014 	.word	0x20000014
 800135c:	20000028 	.word	0x20000028
 8001360:	20000048 	.word	0x20000048
 8001364:	2000003c 	.word	0x2000003c
 8001368:	20000000 	.word	0x20000000
 800136c:	20000074 	.word	0x20000074
 8001370:	20000064 	.word	0x20000064
 8001374:	2000006c 	.word	0x2000006c
 8001378:	20000020 	.word	0x20000020
 800137c:	20000034 	.word	0x20000034
 8001380:	20000054 	.word	0x20000054
 8001384:	20000004 	.word	0x20000004
 8001388:	2000005c 	.word	0x2000005c
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 800138c:	2364      	movs	r3, #100	; 0x64
 800138e:	220c      	movs	r2, #12
 8001390:	4907      	ldr	r1, [pc, #28]	; (80013b0 <color_check+0x3b0>)
 8001392:	4808      	ldr	r0, [pc, #32]	; (80013b4 <color_check+0x3b4>)
 8001394:	f004 feaf 	bl	80060f6 <HAL_UART_Transmit>
 8001398:	e004      	b.n	80013a4 <color_check+0x3a4>
			break;
 800139a:	bf00      	nop
 800139c:	e002      	b.n	80013a4 <color_check+0x3a4>
			break;
 800139e:	bf00      	nop
 80013a0:	e000      	b.n	80013a4 <color_check+0x3a4>
			break;
 80013a2:	bf00      	nop
			}
		}

	return ret_val;
 80013a4:	68fb      	ldr	r3, [r7, #12]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	08008314 	.word	0x08008314
 80013b4:	20000de8 	.word	0x20000de8

080013b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013be:	f002 fb53 	bl	8003a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c2:	f000 f843 	bl	800144c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c6:	f7ff fc35 	bl	8000c34 <MX_GPIO_Init>
  MX_DMA_Init();
 80013ca:	f7ff f9a1 	bl	8000710 <MX_DMA_Init>
  MX_TIM1_Init();
 80013ce:	f000 fa91 	bl	80018f4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013d2:	f000 fadf 	bl	8001994 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80013d6:	f000 fbf5 	bl	8001bc4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 80013da:	f000 fc97 	bl	8001d0c <UB_VGA_Screen_Init>
  Bitmap_init();		// Init Bitmap
 80013de:	f7ff f8d9 	bl	8000594 <Bitmap_init>

  UB_VGA_FillScreen(VGA_COL_WHITE);
 80013e2:	20ff      	movs	r0, #255	; 0xff
 80013e4:	f000 fce4 	bl	8001db0 <UB_VGA_FillScreen>

  int i;
  for(i = 0; i < LINE_BUFLEN; i++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	e008      	b.n	8001400 <main+0x48>
	  input.line_rx_buffer[i] = 0;
 80013ee:	4a15      	ldr	r2, [pc, #84]	; (8001444 <main+0x8c>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	3301      	adds	r3, #1
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3301      	adds	r3, #1
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001406:	dbf2      	blt.n	80013ee <main+0x36>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8001408:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <main+0x8c>)
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 800140e:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <main+0x8c>)
 8001410:	2200      	movs	r2, #0
 8001412:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  input.command_execute_flag = FALSE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <main+0x8c>)
 8001418:	2200      	movs	r2, #0
 800141a:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c

  // HAl wants a memory location to store the charachter it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 800141e:	2201      	movs	r2, #1
 8001420:	4908      	ldr	r1, [pc, #32]	; (8001444 <main+0x8c>)
 8001422:	4809      	ldr	r0, [pc, #36]	; (8001448 <main+0x90>)
 8001424:	f004 ff00 	bl	8006228 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(input.command_execute_flag == TRUE)
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <main+0x8c>)
 800142a:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 800142e:	2bff      	cmp	r3, #255	; 0xff
 8001430:	d1fa      	bne.n	8001428 <main+0x70>
	  {
		  FL_Input();	  // start front layer
 8001432:	f7ff f98d 	bl	8000750 <FL_Input>
		  LL_Main();	  // start logic layer
 8001436:	f7ff fc75 	bl	8000d24 <LL_Main>

		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 800143a:	4b02      	ldr	r3, [pc, #8]	; (8001444 <main+0x8c>)
 800143c:	2200      	movs	r2, #0
 800143e:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
	  if(input.command_execute_flag == TRUE)
 8001442:	e7f1      	b.n	8001428 <main+0x70>
 8001444:	200008f4 	.word	0x200008f4
 8001448:	20000de8 	.word	0x20000de8

0800144c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b094      	sub	sp, #80	; 0x50
 8001450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001452:	f107 0320 	add.w	r3, r7, #32
 8001456:	2230      	movs	r2, #48	; 0x30
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f005 fec0 	bl	80071e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	4b28      	ldr	r3, [pc, #160]	; (8001518 <SystemClock_Config+0xcc>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001478:	4a27      	ldr	r2, [pc, #156]	; (8001518 <SystemClock_Config+0xcc>)
 800147a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800147e:	6413      	str	r3, [r2, #64]	; 0x40
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <SystemClock_Config+0xcc>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800148c:	2300      	movs	r3, #0
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	4b22      	ldr	r3, [pc, #136]	; (800151c <SystemClock_Config+0xd0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a21      	ldr	r2, [pc, #132]	; (800151c <SystemClock_Config+0xd0>)
 8001496:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800149a:	6013      	str	r3, [r2, #0]
 800149c:	4b1f      	ldr	r3, [pc, #124]	; (800151c <SystemClock_Config+0xd0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014a8:	2301      	movs	r3, #1
 80014aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b2:	2302      	movs	r3, #2
 80014b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014bc:	2304      	movs	r3, #4
 80014be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80014c0:	23a8      	movs	r3, #168	; 0xa8
 80014c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014c4:	2302      	movs	r3, #2
 80014c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014c8:	2304      	movs	r3, #4
 80014ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f995 	bl	8004800 <HAL_RCC_OscConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014dc:	f000 f832 	bl	8001544 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e0:	230f      	movs	r3, #15
 80014e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e4:	2302      	movs	r3, #2
 80014e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014f8:	f107 030c 	add.w	r3, r7, #12
 80014fc:	2105      	movs	r1, #5
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 fbec 	bl	8004cdc <HAL_RCC_ClockConfig>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800150a:	f000 f81b 	bl	8001544 <Error_Handler>
  }
}
 800150e:	bf00      	nop
 8001510:	3750      	adds	r7, #80	; 0x50
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800
 800151c:	40007000 	.word	0x40007000

08001520 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8001528:	1d39      	adds	r1, r7, #4
 800152a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800152e:	2201      	movs	r2, #1
 8001530:	4803      	ldr	r0, [pc, #12]	; (8001540 <__io_putchar+0x20>)
 8001532:	f004 fde0 	bl	80060f6 <HAL_UART_Transmit>
	return ch;												//Return the character
 8001536:	687b      	ldr	r3, [r7, #4]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000de8 	.word	0x20000de8

08001544 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <HAL_MspInit+0x4c>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	4a0f      	ldr	r2, [pc, #60]	; (80015a0 <HAL_MspInit+0x4c>)
 8001564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001568:	6453      	str	r3, [r2, #68]	; 0x44
 800156a:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <HAL_MspInit+0x4c>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_MspInit+0x4c>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	4a08      	ldr	r2, [pc, #32]	; (80015a0 <HAL_MspInit+0x4c>)
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_MspInit+0x4c>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40023800 	.word	0x40023800

080015a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <HardFault_Handler+0x4>

080015b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015bc:	e7fe      	b.n	80015bc <MemManage_Handler+0x4>

080015be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c2:	e7fe      	b.n	80015c2 <BusFault_Handler+0x4>

080015c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <UsageFault_Handler+0x4>

080015ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015f8:	f002 fa88 	bl	8003b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}

08001600 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001604:	4828      	ldr	r0, [pc, #160]	; (80016a8 <TIM2_IRQHandler+0xa8>)
 8001606:	f003 fec5 	bl	8005394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 800160a:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <TIM2_IRQHandler+0xa8>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f06f 0208 	mvn.w	r2, #8
 8001612:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8001614:	4b25      	ldr	r3, [pc, #148]	; (80016ac <TIM2_IRQHandler+0xac>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	3301      	adds	r3, #1
 800161a:	b29a      	uxth	r2, r3
 800161c:	4b23      	ldr	r3, [pc, #140]	; (80016ac <TIM2_IRQHandler+0xac>)
 800161e:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8001620:	4b22      	ldr	r3, [pc, #136]	; (80016ac <TIM2_IRQHandler+0xac>)
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8001628:	d905      	bls.n	8001636 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 800162a:	4b20      	ldr	r3, [pc, #128]	; (80016ac <TIM2_IRQHandler+0xac>)
 800162c:	2200      	movs	r2, #0
 800162e:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8001630:	4a1f      	ldr	r2, [pc, #124]	; (80016b0 <TIM2_IRQHandler+0xb0>)
 8001632:	4b1e      	ldr	r3, [pc, #120]	; (80016ac <TIM2_IRQHandler+0xac>)
 8001634:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8001636:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <TIM2_IRQHandler+0xac>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d802      	bhi.n	8001644 <TIM2_IRQHandler+0x44>
 800163e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001642:	e001      	b.n	8001648 <TIM2_IRQHandler+0x48>
 8001644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001648:	4a1a      	ldr	r2, [pc, #104]	; (80016b4 <TIM2_IRQHandler+0xb4>)
 800164a:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <TIM2_IRQHandler+0xac>)
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	2b23      	cmp	r3, #35	; 0x23
 8001652:	d927      	bls.n	80016a4 <TIM2_IRQHandler+0xa4>
 8001654:	4b15      	ldr	r3, [pc, #84]	; (80016ac <TIM2_IRQHandler+0xac>)
 8001656:	881b      	ldrh	r3, [r3, #0]
 8001658:	f240 2202 	movw	r2, #514	; 0x202
 800165c:	4293      	cmp	r3, r2
 800165e:	d821      	bhi.n	80016a4 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8001660:	4a15      	ldr	r2, [pc, #84]	; (80016b8 <TIM2_IRQHandler+0xb8>)
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <TIM2_IRQHandler+0xac>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8001668:	4a13      	ldr	r2, [pc, #76]	; (80016b8 <TIM2_IRQHandler+0xb8>)
 800166a:	4b10      	ldr	r3, [pc, #64]	; (80016ac <TIM2_IRQHandler+0xac>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <TIM2_IRQHandler+0xbc>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a11      	ldr	r2, [pc, #68]	; (80016bc <TIM2_IRQHandler+0xbc>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <TIM2_IRQHandler+0xc0>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <TIM2_IRQHandler+0xc0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f042 0201 	orr.w	r2, r2, #1
 800168a:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 800168c:	4b07      	ldr	r3, [pc, #28]	; (80016ac <TIM2_IRQHandler+0xac>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8001698:	4b04      	ldr	r3, [pc, #16]	; (80016ac <TIM2_IRQHandler+0xac>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f203 1341 	addw	r3, r3, #321	; 0x141
 80016a0:	4a02      	ldr	r2, [pc, #8]	; (80016ac <TIM2_IRQHandler+0xac>)
 80016a2:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000d48 	.word	0x20000d48
 80016ac:	20013b18 	.word	0x20013b18
 80016b0:	20000e28 	.word	0x20000e28
 80016b4:	40020400 	.word	0x40020400
 80016b8:	40026488 	.word	0x40026488
 80016bc:	40010000 	.word	0x40010000
 80016c0:	20000d88 	.word	0x20000d88

080016c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 80016ca:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <USART2_IRQHandler+0x70>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	2b0a      	cmp	r3, #10
 80016d4:	d026      	beq.n	8001724 <USART2_IRQHandler+0x60>
	{
		// Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	2b0d      	cmp	r3, #13
 80016da:	d002      	beq.n	80016e2 <USART2_IRQHandler+0x1e>
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	2b2e      	cmp	r3, #46	; 0x2e
 80016e0:	d10e      	bne.n	8001700 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 80016e2:	4b15      	ldr	r3, [pc, #84]	; (8001738 <USART2_IRQHandler+0x74>)
 80016e4:	22ff      	movs	r2, #255	; 0xff
 80016e6:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 80016ea:	4b13      	ldr	r3, [pc, #76]	; (8001738 <USART2_IRQHandler+0x74>)
 80016ec:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80016f0:	4a11      	ldr	r2, [pc, #68]	; (8001738 <USART2_IRQHandler+0x74>)
 80016f2:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <USART2_IRQHandler+0x74>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 80016fe:	e011      	b.n	8001724 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8001700:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <USART2_IRQHandler+0x74>)
 8001702:	2200      	movs	r2, #0
 8001704:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <USART2_IRQHandler+0x74>)
 800170a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800170e:	4a0a      	ldr	r2, [pc, #40]	; (8001738 <USART2_IRQHandler+0x74>)
 8001710:	4413      	add	r3, r2
 8001712:	79fa      	ldrb	r2, [r7, #7]
 8001714:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <USART2_IRQHandler+0x74>)
 8001718:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800171c:	3301      	adds	r3, #1
 800171e:	4a06      	ldr	r2, [pc, #24]	; (8001738 <USART2_IRQHandler+0x74>)
 8001720:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001724:	4805      	ldr	r0, [pc, #20]	; (800173c <USART2_IRQHandler+0x78>)
 8001726:	f004 fdd5 	bl	80062d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40004400 	.word	0x40004400
 8001738:	200008f4 	.word	0x200008f4
 800173c:	20000de8 	.word	0x20000de8

08001740 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8001744:	4b10      	ldr	r3, [pc, #64]	; (8001788 <DMA2_Stream5_IRQHandler+0x48>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	6a1a      	ldr	r2, [r3, #32]
 800174a:	f241 1311 	movw	r3, #4369	; 0x1111
 800174e:	4013      	ands	r3, r2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d10f      	bne.n	8001774 <DMA2_Stream5_IRQHandler+0x34>
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <DMA2_Stream5_IRQHandler+0x48>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	6a1a      	ldr	r2, [r3, #32]
 800175a:	f240 4344 	movw	r3, #1092	; 0x444
 800175e:	4013      	ands	r3, r2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d107      	bne.n	8001774 <DMA2_Stream5_IRQHandler+0x34>
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <DMA2_Stream5_IRQHandler+0x48>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b07      	ldr	r3, [pc, #28]	; (8001788 <DMA2_Stream5_IRQHandler+0x48>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 0201 	bic.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <DMA2_Stream5_IRQHandler+0x4c>)
 8001776:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800177a:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 800177c:	4804      	ldr	r0, [pc, #16]	; (8001790 <DMA2_Stream5_IRQHandler+0x50>)
 800177e:	f002 fc1f 	bl	8003fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000d08 	.word	0x20000d08
 800178c:	40021000 	.word	0x40021000
 8001790:	20000d88 	.word	0x20000d88

08001794 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e00a      	b.n	80017bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017a6:	f3af 8000 	nop.w
 80017aa:	4601      	mov	r1, r0
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	60ba      	str	r2, [r7, #8]
 80017b2:	b2ca      	uxtb	r2, r1
 80017b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	3301      	adds	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	dbf0      	blt.n	80017a6 <_read+0x12>
	}

return len;
 80017c4:	687b      	ldr	r3, [r7, #4]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b086      	sub	sp, #24
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	60f8      	str	r0, [r7, #12]
 80017d6:	60b9      	str	r1, [r7, #8]
 80017d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	e009      	b.n	80017f4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	60ba      	str	r2, [r7, #8]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fe99 	bl	8001520 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	3301      	adds	r3, #1
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	dbf1      	blt.n	80017e0 <_write+0x12>
	}
	return len;
 80017fc:	687b      	ldr	r3, [r7, #4]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3718      	adds	r7, #24
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <_close>:

int _close(int file)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
	return -1;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001812:	4618      	mov	r0, r3
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
 8001826:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800182e:	605a      	str	r2, [r3, #4]
	return 0;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <_isatty>:

int _isatty(int file)
{
 800183e:	b480      	push	{r7}
 8001840:	b083      	sub	sp, #12
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
	return 1;
 8001846:	2301      	movs	r3, #1
}
 8001848:	4618      	mov	r0, r3
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
	return 0;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
	...

08001870 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001878:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <_sbrk+0x50>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <_sbrk+0x16>
		heap_end = &end;
 8001880:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <_sbrk+0x50>)
 8001882:	4a10      	ldr	r2, [pc, #64]	; (80018c4 <_sbrk+0x54>)
 8001884:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001886:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <_sbrk+0x50>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <_sbrk+0x50>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4413      	add	r3, r2
 8001894:	466a      	mov	r2, sp
 8001896:	4293      	cmp	r3, r2
 8001898:	d907      	bls.n	80018aa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800189a:	f005 fc77 	bl	800718c <__errno>
 800189e:	4603      	mov	r3, r0
 80018a0:	220c      	movs	r2, #12
 80018a2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80018a4:	f04f 33ff 	mov.w	r3, #4294967295
 80018a8:	e006      	b.n	80018b8 <_sbrk+0x48>
	}

	heap_end += incr;
 80018aa:	4b05      	ldr	r3, [pc, #20]	; (80018c0 <_sbrk+0x50>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	4a03      	ldr	r2, [pc, #12]	; (80018c0 <_sbrk+0x50>)
 80018b4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80018b6:	68fb      	ldr	r3, [r7, #12]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000d04 	.word	0x20000d04
 80018c4:	20013b38 	.word	0x20013b38

080018c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018cc:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <SystemInit+0x28>)
 80018ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018d2:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <SystemInit+0x28>)
 80018d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018dc:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <SystemInit+0x28>)
 80018de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018e2:	609a      	str	r2, [r3, #8]
#endif
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fa:	f107 0308 	add.w	r3, r7, #8
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001908:	463b      	mov	r3, r7
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001910:	4b1e      	ldr	r3, [pc, #120]	; (800198c <MX_TIM1_Init+0x98>)
 8001912:	4a1f      	ldr	r2, [pc, #124]	; (8001990 <MX_TIM1_Init+0x9c>)
 8001914:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 8001916:	4b1d      	ldr	r3, [pc, #116]	; (800198c <MX_TIM1_Init+0x98>)
 8001918:	2200      	movs	r2, #0
 800191a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b1b      	ldr	r3, [pc, #108]	; (800198c <MX_TIM1_Init+0x98>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 8001922:	4b1a      	ldr	r3, [pc, #104]	; (800198c <MX_TIM1_Init+0x98>)
 8001924:	220b      	movs	r2, #11
 8001926:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001928:	4b18      	ldr	r3, [pc, #96]	; (800198c <MX_TIM1_Init+0x98>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800192e:	4b17      	ldr	r3, [pc, #92]	; (800198c <MX_TIM1_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001934:	4b15      	ldr	r3, [pc, #84]	; (800198c <MX_TIM1_Init+0x98>)
 8001936:	2200      	movs	r2, #0
 8001938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800193a:	4814      	ldr	r0, [pc, #80]	; (800198c <MX_TIM1_Init+0x98>)
 800193c:	f003 fbee 	bl	800511c <HAL_TIM_Base_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001946:	f7ff fdfd 	bl	8001544 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800194e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	4619      	mov	r1, r3
 8001956:	480d      	ldr	r0, [pc, #52]	; (800198c <MX_TIM1_Init+0x98>)
 8001958:	f003 feea 	bl	8005730 <HAL_TIM_ConfigClockSource>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8001962:	f7ff fdef 	bl	8001544 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800196e:	463b      	mov	r3, r7
 8001970:	4619      	mov	r1, r3
 8001972:	4806      	ldr	r0, [pc, #24]	; (800198c <MX_TIM1_Init+0x98>)
 8001974:	f004 fae2 	bl	8005f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800197e:	f7ff fde1 	bl	8001544 <Error_Handler>
  }

}
 8001982:	bf00      	nop
 8001984:	3718      	adds	r7, #24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000d08 	.word	0x20000d08
 8001990:	40010000 	.word	0x40010000

08001994 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]
 80019b2:	615a      	str	r2, [r3, #20]
 80019b4:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80019b6:	4b2a      	ldr	r3, [pc, #168]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 80019be:	4b28      	ldr	r3, [pc, #160]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c4:	4b26      	ldr	r3, [pc, #152]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 80019ca:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019cc:	f640 226b 	movw	r2, #2667	; 0xa6b
 80019d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d2:	4b23      	ldr	r3, [pc, #140]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019de:	4820      	ldr	r0, [pc, #128]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019e0:	f003 fbeb 	bl	80051ba <HAL_TIM_PWM_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80019ea:	f7ff fdab 	bl	8001544 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019f6:	f107 0320 	add.w	r3, r7, #32
 80019fa:	4619      	mov	r1, r3
 80019fc:	4818      	ldr	r0, [pc, #96]	; (8001a60 <MX_TIM2_Init+0xcc>)
 80019fe:	f004 fa9d 	bl	8005f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001a08:	f7ff fd9c 	bl	8001544 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a0c:	2360      	movs	r3, #96	; 0x60
 8001a0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8001a10:	f240 13bb 	movw	r3, #443	; 0x1bb
 8001a14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001a16:	2302      	movs	r3, #2
 8001a18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	2208      	movs	r2, #8
 8001a22:	4619      	mov	r1, r3
 8001a24:	480e      	ldr	r0, [pc, #56]	; (8001a60 <MX_TIM2_Init+0xcc>)
 8001a26:	f003 fdbd 	bl	80055a4 <HAL_TIM_PWM_ConfigChannel>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001a30:	f7ff fd88 	bl	8001544 <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 8001a34:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001a38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	220c      	movs	r2, #12
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4807      	ldr	r0, [pc, #28]	; (8001a60 <MX_TIM2_Init+0xcc>)
 8001a42:	f003 fdaf 	bl	80055a4 <HAL_TIM_PWM_ConfigChannel>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001a4c:	f7ff fd7a 	bl	8001544 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001a50:	4803      	ldr	r0, [pc, #12]	; (8001a60 <MX_TIM2_Init+0xcc>)
 8001a52:	f000 f87f 	bl	8001b54 <HAL_TIM_MspPostInit>

}
 8001a56:	bf00      	nop
 8001a58:	3728      	adds	r7, #40	; 0x28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000d48 	.word	0x20000d48

08001a64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a21      	ldr	r2, [pc, #132]	; (8001af8 <HAL_TIM_Base_MspInit+0x94>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d13c      	bne.n	8001af0 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	4b20      	ldr	r3, [pc, #128]	; (8001afc <HAL_TIM_Base_MspInit+0x98>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7e:	4a1f      	ldr	r2, [pc, #124]	; (8001afc <HAL_TIM_Base_MspInit+0x98>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6453      	str	r3, [r2, #68]	; 0x44
 8001a86:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_TIM_Base_MspInit+0x98>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8001a92:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001a94:	4a1b      	ldr	r2, [pc, #108]	; (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001a96:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8001a98:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001a9a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001a9e:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001aa0:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001aa2:	2240      	movs	r2, #64	; 0x40
 8001aa4:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aa6:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001aae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab2:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001ac8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001acc:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001ad4:	480a      	ldr	r0, [pc, #40]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001ad6:	f002 f94b 	bl	8003d70 <HAL_DMA_Init>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8001ae0:	f7ff fd30 	bl	8001544 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001ae8:	621a      	str	r2, [r3, #32]
 8001aea:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001af0:	bf00      	nop
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40010000 	.word	0x40010000
 8001afc:	40023800 	.word	0x40023800
 8001b00:	20000d88 	.word	0x20000d88
 8001b04:	40026488 	.word	0x40026488

08001b08 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b18:	d115      	bne.n	8001b46 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <HAL_TIM_PWM_MspInit+0x48>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	4a0b      	ldr	r2, [pc, #44]	; (8001b50 <HAL_TIM_PWM_MspInit+0x48>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_TIM_PWM_MspInit+0x48>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2100      	movs	r1, #0
 8001b3a:	201c      	movs	r0, #28
 8001b3c:	f002 f8e1 	bl	8003d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b40:	201c      	movs	r0, #28
 8001b42:	f002 f8fa 	bl	8003d3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b46:	bf00      	nop
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40023800 	.word	0x40023800

08001b54 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b088      	sub	sp, #32
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b74:	d11e      	bne.n	8001bb4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60bb      	str	r3, [r7, #8]
 8001b7a:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <HAL_TIM_MspPostInit+0x68>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a0f      	ldr	r2, [pc, #60]	; (8001bbc <HAL_TIM_MspPostInit+0x68>)
 8001b80:	f043 0302 	orr.w	r3, r3, #2
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <HAL_TIM_MspPostInit+0x68>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 8001b92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b96:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	4619      	mov	r1, r3
 8001bae:	4804      	ldr	r0, [pc, #16]	; (8001bc0 <HAL_TIM_MspPostInit+0x6c>)
 8001bb0:	f002 fc70 	bl	8004494 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001bb4:	bf00      	nop
 8001bb6:	3720      	adds	r7, #32
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020400 	.word	0x40020400

08001bc4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bca:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <MX_USART2_UART_Init+0x50>)
 8001bcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001be2:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bea:	220c      	movs	r2, #12
 8001bec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bee:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf4:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bfa:	4805      	ldr	r0, [pc, #20]	; (8001c10 <MX_USART2_UART_Init+0x4c>)
 8001bfc:	f004 fa2e 	bl	800605c <HAL_UART_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c06:	f7ff fc9d 	bl	8001544 <Error_Handler>
  }

}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000de8 	.word	0x20000de8
 8001c14:	40004400 	.word	0x40004400

08001c18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	; 0x28
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a1d      	ldr	r2, [pc, #116]	; (8001cac <HAL_UART_MspInit+0x94>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d133      	bne.n	8001ca2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	613b      	str	r3, [r7, #16]
 8001c3e:	4b1c      	ldr	r3, [pc, #112]	; (8001cb0 <HAL_UART_MspInit+0x98>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	4a1b      	ldr	r2, [pc, #108]	; (8001cb0 <HAL_UART_MspInit+0x98>)
 8001c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c48:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4a:	4b19      	ldr	r3, [pc, #100]	; (8001cb0 <HAL_UART_MspInit+0x98>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <HAL_UART_MspInit+0x98>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a14      	ldr	r2, [pc, #80]	; (8001cb0 <HAL_UART_MspInit+0x98>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <HAL_UART_MspInit+0x98>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c72:	230c      	movs	r3, #12
 8001c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c76:	2302      	movs	r3, #2
 8001c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c82:	2307      	movs	r3, #7
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4809      	ldr	r0, [pc, #36]	; (8001cb4 <HAL_UART_MspInit+0x9c>)
 8001c8e:	f002 fc01 	bl	8004494 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	2026      	movs	r0, #38	; 0x26
 8001c98:	f002 f833 	bl	8003d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c9c:	2026      	movs	r0, #38	; 0x26
 8001c9e:	f002 f84c 	bl	8003d3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	; 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40004400 	.word	0x40004400
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack     /* set stack pointer */
 8001cb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cf0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001cbc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cbe:	e003      	b.n	8001cc8 <LoopCopyDataInit>

08001cc0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001cc2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001cc4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001cc6:	3104      	adds	r1, #4

08001cc8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cc8:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001cca:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ccc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001cce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001cd0:	d3f6      	bcc.n	8001cc0 <CopyDataInit>
  ldr  r2, =_sbss
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001cd4:	e002      	b.n	8001cdc <LoopFillZerobss>

08001cd6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001cd6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001cd8:	f842 3b04 	str.w	r3, [r2], #4

08001cdc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001cde:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ce0:	d3f9      	bcc.n	8001cd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ce2:	f7ff fdf1 	bl	80018c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ce6:	f005 fa57 	bl	8007198 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cea:	f7ff fb65 	bl	80013b8 <main>
  bx  lr    
 8001cee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001cf0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001cf4:	0800d444 	.word	0x0800d444
  ldr  r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cfc:	20000110 	.word	0x20000110
  ldr  r2, =_sbss
 8001d00:	20000110 	.word	0x20000110
  ldr  r3, = _ebss
 8001d04:	20013b38 	.word	0x20013b38

08001d08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <ADC_IRQHandler>
	...

08001d0c <UB_VGA_Screen_Init>:
// @brief The initialisation of the VGA driver
// @details The function initialises the timer registers of timer 1 & 2.
//			It also initialises the DMA register.
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8001d10:	4b1f      	ldr	r3, [pc, #124]	; (8001d90 <UB_VGA_Screen_Init+0x84>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 8001d16:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <UB_VGA_Screen_Init+0x84>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 8001d1c:	4b1c      	ldr	r3, [pc, #112]	; (8001d90 <UB_VGA_Screen_Init+0x84>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8001d22:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <UB_VGA_Screen_Init+0x88>)
 8001d24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d28:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 8001d2a:	481b      	ldr	r0, [pc, #108]	; (8001d98 <UB_VGA_Screen_Init+0x8c>)
 8001d2c:	f003 fa21 	bl	8005172 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001d30:	210c      	movs	r1, #12
 8001d32:	4819      	ldr	r0, [pc, #100]	; (8001d98 <UB_VGA_Screen_Init+0x8c>)
 8001d34:	f003 fa6c 	bl	8005210 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8001d38:	2108      	movs	r1, #8
 8001d3a:	4817      	ldr	r0, [pc, #92]	; (8001d98 <UB_VGA_Screen_Init+0x8c>)
 8001d3c:	f003 faa6 	bl	800528c <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8001d40:	4b16      	ldr	r3, [pc, #88]	; (8001d9c <UB_VGA_Screen_Init+0x90>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <UB_VGA_Screen_Init+0x90>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d4e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8001d50:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <UB_VGA_Screen_Init+0x90>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <UB_VGA_Screen_Init+0x90>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f042 0201 	orr.w	r2, r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8001d60:	490f      	ldr	r1, [pc, #60]	; (8001da0 <UB_VGA_Screen_Init+0x94>)
 8001d62:	f240 1341 	movw	r3, #321	; 0x141
 8001d66:	4a0f      	ldr	r2, [pc, #60]	; (8001da4 <UB_VGA_Screen_Init+0x98>)
 8001d68:	480f      	ldr	r0, [pc, #60]	; (8001da8 <UB_VGA_Screen_Init+0x9c>)
 8001d6a:	f002 f8af 	bl	8003ecc <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 8001d6e:	480e      	ldr	r0, [pc, #56]	; (8001da8 <UB_VGA_Screen_Init+0x9c>)
 8001d70:	f001 fffe 	bl	8003d70 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8001d74:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <UB_VGA_Screen_Init+0x9c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <UB_VGA_Screen_Init+0x9c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f042 0210 	orr.w	r2, r2, #16
 8001d82:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <UB_VGA_Screen_Init+0xa0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a01      	ldr	r2, [pc, #4]	; (8001d90 <UB_VGA_Screen_Init+0x84>)
 8001d8a:	6093      	str	r3, [r2, #8]
}
 8001d8c:	bf00      	nop
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20013b18 	.word	0x20013b18
 8001d94:	40020400 	.word	0x40020400
 8001d98:	20000d48 	.word	0x20000d48
 8001d9c:	20000d08 	.word	0x20000d08
 8001da0:	20000e28 	.word	0x20000e28
 8001da4:	40021015 	.word	0x40021015
 8001da8:	20000d88 	.word	0x20000d88
 8001dac:	40026488 	.word	0x40026488

08001db0 <UB_VGA_FillScreen>:
// @details This function writes for all pixels a single color to the ram.
//
// @param[in] color The 8-bit color-code to display
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001dba:	2300      	movs	r3, #0
 8001dbc:	81bb      	strh	r3, [r7, #12]
 8001dbe:	e012      	b.n	8001de6 <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	81fb      	strh	r3, [r7, #14]
 8001dc4:	e008      	b.n	8001dd8 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 8001dc6:	79fa      	ldrb	r2, [r7, #7]
 8001dc8:	89b9      	ldrh	r1, [r7, #12]
 8001dca:	89fb      	ldrh	r3, [r7, #14]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f000 f813 	bl	8001df8 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001dd2:	89fb      	ldrh	r3, [r7, #14]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	81fb      	strh	r3, [r7, #14]
 8001dd8:	89fb      	ldrh	r3, [r7, #14]
 8001dda:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001dde:	d3f2      	bcc.n	8001dc6 <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001de0:	89bb      	ldrh	r3, [r7, #12]
 8001de2:	3301      	adds	r3, #1
 8001de4:	81bb      	strh	r3, [r7, #12]
 8001de6:	89bb      	ldrh	r3, [r7, #12]
 8001de8:	2bef      	cmp	r3, #239	; 0xef
 8001dea:	d9e9      	bls.n	8001dc0 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <UB_VGA_SetPixel>:
// @param[in] xp The X-coordinate of the pixel
// @param[in] yp The Y-coordinate of the pixel
// @param[in] color The 8-bit color-code to display
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	80fb      	strh	r3, [r7, #6]
 8001e02:	460b      	mov	r3, r1
 8001e04:	80bb      	strh	r3, [r7, #4]
 8001e06:	4613      	mov	r3, r2
 8001e08:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001e10:	d301      	bcc.n	8001e16 <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 8001e16:	88bb      	ldrh	r3, [r7, #4]
 8001e18:	2bef      	cmp	r3, #239	; 0xef
 8001e1a:	d901      	bls.n	8001e20 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8001e20:	88ba      	ldrh	r2, [r7, #4]
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	019b      	lsls	r3, r3, #6
 8001e2a:	441a      	add	r2, r3
 8001e2c:	88fb      	ldrh	r3, [r7, #6]
 8001e2e:	4413      	add	r3, r2
 8001e30:	4904      	ldr	r1, [pc, #16]	; (8001e44 <UB_VGA_SetPixel+0x4c>)
 8001e32:	78fa      	ldrb	r2, [r7, #3]
 8001e34:	54ca      	strb	r2, [r1, r3]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	20000e28 	.word	0x20000e28

08001e48 <UB_VGA_SetLine>:
// @param[in] y2 The Y-coordinate of point 2 of the line
// @param[in] color The 8-bit color-code to display
// @param[in] width The width of the line in pixels
//--------------------------------------------------------------
void UB_VGA_SetLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t color, uint16_t width)
{
 8001e48:	b590      	push	{r4, r7, lr}
 8001e4a:	b089      	sub	sp, #36	; 0x24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4604      	mov	r4, r0
 8001e50:	4608      	mov	r0, r1
 8001e52:	4611      	mov	r1, r2
 8001e54:	461a      	mov	r2, r3
 8001e56:	4623      	mov	r3, r4
 8001e58:	80fb      	strh	r3, [r7, #6]
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	80bb      	strh	r3, [r7, #4]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	807b      	strh	r3, [r7, #2]
 8001e62:	4613      	mov	r3, r2
 8001e64:	803b      	strh	r3, [r7, #0]
  uint16_t j; 								//Count amount of width pixels
  uint8_t neg;
  uint16_t amPerSide;
  float slope;

  dx=x2-x1;      							//the horizontal distance of the line
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	837b      	strh	r3, [r7, #26]
  dy=y2-y1;      							//the vertical distance of the line
 8001e70:	883a      	ldrh	r2, [r7, #0]
 8001e72:	88bb      	ldrh	r3, [r7, #4]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	833b      	strh	r3, [r7, #24]
  dxabs=abs(dx);
 8001e7a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	bfb8      	it	lt
 8001e82:	425b      	neglt	r3, r3
 8001e84:	82fb      	strh	r3, [r7, #22]
  dyabs=abs(dy);
 8001e86:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	bfb8      	it	lt
 8001e8e:	425b      	neglt	r3, r3
 8001e90:	82bb      	strh	r3, [r7, #20]
  amPerSide = width / 2;
 8001e92:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e94:	085b      	lsrs	r3, r3, #1
 8001e96:	827b      	strh	r3, [r7, #18]
  neg = width % 2;
 8001e98:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	747b      	strb	r3, [r7, #17]

  if (dxabs>=dyabs) 						//the line is more horizontal than vertical
 8001ea2:	8afa      	ldrh	r2, [r7, #22]
 8001ea4:	8abb      	ldrh	r3, [r7, #20]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	f0c0 8096 	bcc.w	8001fd8 <UB_VGA_SetLine+0x190>
  {
    slope=(float)dy / (float)dx;
 8001eac:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001eb0:	ee07 3a90 	vmov	s15, r3
 8001eb4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001eb8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001ebc:	ee07 3a90 	vmov	s15, r3
 8001ec0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ec8:	edc7 7a03 	vstr	s15, [r7, #12]
    for(i=0;i!=dx;i++)
 8001ecc:	2300      	movs	r3, #0
 8001ece:	83fb      	strh	r3, [r7, #30]
 8001ed0:	e07b      	b.n	8001fca <UB_VGA_SetLine+0x182>
    {
      px=i+x1;
 8001ed2:	8bfa      	ldrh	r2, [r7, #30]
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	817b      	strh	r3, [r7, #10]
      py=slope*i+y1;						//Calculate Y-value for the current Y-value
 8001eda:	8bfb      	ldrh	r3, [r7, #30]
 8001edc:	ee07 3a90 	vmov	s15, r3
 8001ee0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eec:	88bb      	ldrh	r3, [r7, #4]
 8001eee:	ee07 3a90 	vmov	s15, r3
 8001ef2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001efe:	ee17 3a90 	vmov	r3, s15
 8001f02:	813b      	strh	r3, [r7, #8]
      UB_VGA_SetPixel(px,py,color);
 8001f04:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001f08:	8939      	ldrh	r1, [r7, #8]
 8001f0a:	897b      	ldrh	r3, [r7, #10]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff ff73 	bl	8001df8 <UB_VGA_SetPixel>

      for(j = 0; j <= amPerSide; j++)
 8001f12:	2300      	movs	r3, #0
 8001f14:	83bb      	strh	r3, [r7, #28]
 8001f16:	e04f      	b.n	8001fb8 <UB_VGA_SetLine+0x170>
      {
          py = slope * i + y1 + j;			//Calculate extra width-pixels on the positive side
 8001f18:	8bfb      	ldrh	r3, [r7, #30]
 8001f1a:	ee07 3a90 	vmov	s15, r3
 8001f1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f22:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f2a:	88bb      	ldrh	r3, [r7, #4]
 8001f2c:	ee07 3a90 	vmov	s15, r3
 8001f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f38:	8bbb      	ldrh	r3, [r7, #28]
 8001f3a:	ee07 3a90 	vmov	s15, r3
 8001f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f4a:	ee17 3a90 	vmov	r3, s15
 8001f4e:	813b      	strh	r3, [r7, #8]
          UB_VGA_SetPixel(px,py,color);
 8001f50:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001f54:	8939      	ldrh	r1, [r7, #8]
 8001f56:	897b      	ldrh	r3, [r7, #10]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff4d 	bl	8001df8 <UB_VGA_SetPixel>

          if(!(neg) && (j == amPerSide))
 8001f5e:	7c7b      	ldrb	r3, [r7, #17]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d103      	bne.n	8001f6c <UB_VGA_SetLine+0x124>
 8001f64:	8bba      	ldrh	r2, [r7, #28]
 8001f66:	8a7b      	ldrh	r3, [r7, #18]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d02a      	beq.n	8001fc2 <UB_VGA_SetLine+0x17a>
        	  break;						//Break when positive and last width pixel

          py = slope * i + y1 - j;			//Calculate extra width-pixels on the negative side
 8001f6c:	8bfb      	ldrh	r3, [r7, #30]
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f76:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f7e:	88bb      	ldrh	r3, [r7, #4]
 8001f80:	ee07 3a90 	vmov	s15, r3
 8001f84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f8c:	8bbb      	ldrh	r3, [r7, #28]
 8001f8e:	ee07 3a90 	vmov	s15, r3
 8001f92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f9e:	ee17 3a90 	vmov	r3, s15
 8001fa2:	813b      	strh	r3, [r7, #8]
          UB_VGA_SetPixel(px,py,color);
 8001fa4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001fa8:	8939      	ldrh	r1, [r7, #8]
 8001faa:	897b      	ldrh	r3, [r7, #10]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff23 	bl	8001df8 <UB_VGA_SetPixel>
      for(j = 0; j <= amPerSide; j++)
 8001fb2:	8bbb      	ldrh	r3, [r7, #28]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	83bb      	strh	r3, [r7, #28]
 8001fb8:	8bba      	ldrh	r2, [r7, #28]
 8001fba:	8a7b      	ldrh	r3, [r7, #18]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d9ab      	bls.n	8001f18 <UB_VGA_SetLine+0xd0>
 8001fc0:	e000      	b.n	8001fc4 <UB_VGA_SetLine+0x17c>
        	  break;						//Break when positive and last width pixel
 8001fc2:	bf00      	nop
    for(i=0;i!=dx;i++)
 8001fc4:	8bfb      	ldrh	r3, [r7, #30]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	83fb      	strh	r3, [r7, #30]
 8001fca:	8bfa      	ldrh	r2, [r7, #30]
 8001fcc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	f47f af7e 	bne.w	8001ed2 <UB_VGA_SetLine+0x8a>
          px = slope * i + x1 - j;			//Calculate extra width-pixels on the negative side
    	  UB_VGA_SetPixel(px,py,color);
      }
    }
  }
}
 8001fd6:	e094      	b.n	8002102 <UB_VGA_SetLine+0x2ba>
    slope=(float)dx / (float)dy;
 8001fd8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001fdc:	ee07 3a90 	vmov	s15, r3
 8001fe0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fe4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001fe8:	ee07 3a90 	vmov	s15, r3
 8001fec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ff0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ff4:	edc7 7a03 	vstr	s15, [r7, #12]
    for(i=0;i!=dy;i++)
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	83fb      	strh	r3, [r7, #30]
 8001ffc:	e07b      	b.n	80020f6 <UB_VGA_SetLine+0x2ae>
      px=slope*i+x1; 						//Calculate X-value for the current Y-value
 8001ffe:	8bfb      	ldrh	r3, [r7, #30]
 8002000:	ee07 3a90 	vmov	s15, r3
 8002004:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002008:	edd7 7a03 	vldr	s15, [r7, #12]
 800200c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002010:	88fb      	ldrh	r3, [r7, #6]
 8002012:	ee07 3a90 	vmov	s15, r3
 8002016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800201a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002022:	ee17 3a90 	vmov	r3, s15
 8002026:	817b      	strh	r3, [r7, #10]
      py=i+y1;
 8002028:	8bfa      	ldrh	r2, [r7, #30]
 800202a:	88bb      	ldrh	r3, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	813b      	strh	r3, [r7, #8]
      UB_VGA_SetPixel(px,py,color);
 8002030:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002034:	8939      	ldrh	r1, [r7, #8]
 8002036:	897b      	ldrh	r3, [r7, #10]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fedd 	bl	8001df8 <UB_VGA_SetPixel>
      for(j = 0; j <= amPerSide; j++)
 800203e:	2300      	movs	r3, #0
 8002040:	83bb      	strh	r3, [r7, #28]
 8002042:	e04f      	b.n	80020e4 <UB_VGA_SetLine+0x29c>
          px = slope * i + x1 + j;			//Calculate extra width-pixels on the positive side
 8002044:	8bfb      	ldrh	r3, [r7, #30]
 8002046:	ee07 3a90 	vmov	s15, r3
 800204a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800204e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002052:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002056:	88fb      	ldrh	r3, [r7, #6]
 8002058:	ee07 3a90 	vmov	s15, r3
 800205c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002060:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002064:	8bbb      	ldrh	r3, [r7, #28]
 8002066:	ee07 3a90 	vmov	s15, r3
 800206a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800206e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002076:	ee17 3a90 	vmov	r3, s15
 800207a:	817b      	strh	r3, [r7, #10]
    	  UB_VGA_SetPixel(px,py,color);
 800207c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002080:	8939      	ldrh	r1, [r7, #8]
 8002082:	897b      	ldrh	r3, [r7, #10]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff feb7 	bl	8001df8 <UB_VGA_SetPixel>
    	  if(!(neg) && (j == amPerSide))
 800208a:	7c7b      	ldrb	r3, [r7, #17]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d103      	bne.n	8002098 <UB_VGA_SetLine+0x250>
 8002090:	8bba      	ldrh	r2, [r7, #28]
 8002092:	8a7b      	ldrh	r3, [r7, #18]
 8002094:	429a      	cmp	r2, r3
 8002096:	d02a      	beq.n	80020ee <UB_VGA_SetLine+0x2a6>
          px = slope * i + x1 - j;			//Calculate extra width-pixels on the negative side
 8002098:	8bfb      	ldrh	r3, [r7, #30]
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80020a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020aa:	88fb      	ldrh	r3, [r7, #6]
 80020ac:	ee07 3a90 	vmov	s15, r3
 80020b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020b8:	8bbb      	ldrh	r3, [r7, #28]
 80020ba:	ee07 3a90 	vmov	s15, r3
 80020be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020ca:	ee17 3a90 	vmov	r3, s15
 80020ce:	817b      	strh	r3, [r7, #10]
    	  UB_VGA_SetPixel(px,py,color);
 80020d0:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80020d4:	8939      	ldrh	r1, [r7, #8]
 80020d6:	897b      	ldrh	r3, [r7, #10]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fe8d 	bl	8001df8 <UB_VGA_SetPixel>
      for(j = 0; j <= amPerSide; j++)
 80020de:	8bbb      	ldrh	r3, [r7, #28]
 80020e0:	3301      	adds	r3, #1
 80020e2:	83bb      	strh	r3, [r7, #28]
 80020e4:	8bba      	ldrh	r2, [r7, #28]
 80020e6:	8a7b      	ldrh	r3, [r7, #18]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d9ab      	bls.n	8002044 <UB_VGA_SetLine+0x1fc>
 80020ec:	e000      	b.n	80020f0 <UB_VGA_SetLine+0x2a8>
    		  break;						//Break when positive and last width pixel
 80020ee:	bf00      	nop
    for(i=0;i!=dy;i++)
 80020f0:	8bfb      	ldrh	r3, [r7, #30]
 80020f2:	3301      	adds	r3, #1
 80020f4:	83fb      	strh	r3, [r7, #30]
 80020f6:	8bfa      	ldrh	r2, [r7, #30]
 80020f8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	f47f af7e 	bne.w	8001ffe <UB_VGA_SetLine+0x1b6>
}
 8002102:	bf00      	nop
 8002104:	3724      	adds	r7, #36	; 0x24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd90      	pop	{r4, r7, pc}

0800210a <UB_VGA_DrawRectangle>:
// @param[in] lineWidth The width of the line that determines the border of the rectangle
//--------------------------------------------------------------

void UB_VGA_DrawRectangle(uint16_t xp, uint16_t yp, uint8_t width, uint8_t height, uint8_t color, uint8_t filled,
		uint8_t bordercolor, uint8_t lineWidth)
{
 800210a:	b590      	push	{r4, r7, lr}
 800210c:	b085      	sub	sp, #20
 800210e:	af00      	add	r7, sp, #0
 8002110:	4604      	mov	r4, r0
 8002112:	4608      	mov	r0, r1
 8002114:	4611      	mov	r1, r2
 8002116:	461a      	mov	r2, r3
 8002118:	4623      	mov	r3, r4
 800211a:	80fb      	strh	r3, [r7, #6]
 800211c:	4603      	mov	r3, r0
 800211e:	80bb      	strh	r3, [r7, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	70fb      	strb	r3, [r7, #3]
 8002124:	4613      	mov	r3, r2
 8002126:	70bb      	strb	r3, [r7, #2]
	uint16_t px;
	uint16_t py;
	uint16_t i;
	uint16_t j;

	if(xp >= VGA_DISPLAY_X)
 8002128:	88fb      	ldrh	r3, [r7, #6]
 800212a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800212e:	d301      	bcc.n	8002134 <UB_VGA_DrawRectangle+0x2a>
	  xp = 0;
 8002130:	2300      	movs	r3, #0
 8002132:	80fb      	strh	r3, [r7, #6]
	if(yp >= VGA_DISPLAY_Y)
 8002134:	88bb      	ldrh	r3, [r7, #4]
 8002136:	2bef      	cmp	r3, #239	; 0xef
 8002138:	d901      	bls.n	800213e <UB_VGA_DrawRectangle+0x34>
	  yp = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	80bb      	strh	r3, [r7, #4]

	/* the vertical part of the rectangle */
	for(j=0; j < lineWidth; j++)
 800213e:	2300      	movs	r3, #0
 8002140:	81bb      	strh	r3, [r7, #12]
 8002142:	e03a      	b.n	80021ba <UB_VGA_DrawRectangle+0xb0>
	{
		for(i=0; i <= height; i++)
 8002144:	2300      	movs	r3, #0
 8002146:	81fb      	strh	r3, [r7, #14]
 8002148:	e011      	b.n	800216e <UB_VGA_DrawRectangle+0x64>
		{
			py = yp + i;
 800214a:	88ba      	ldrh	r2, [r7, #4]
 800214c:	89fb      	ldrh	r3, [r7, #14]
 800214e:	4413      	add	r3, r2
 8002150:	813b      	strh	r3, [r7, #8]
			px = xp + j;
 8002152:	88fa      	ldrh	r2, [r7, #6]
 8002154:	89bb      	ldrh	r3, [r7, #12]
 8002156:	4413      	add	r3, r2
 8002158:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 800215a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800215e:	8939      	ldrh	r1, [r7, #8]
 8002160:	897b      	ldrh	r3, [r7, #10]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fe48 	bl	8001df8 <UB_VGA_SetPixel>
		for(i=0; i <= height; i++)
 8002168:	89fb      	ldrh	r3, [r7, #14]
 800216a:	3301      	adds	r3, #1
 800216c:	81fb      	strh	r3, [r7, #14]
 800216e:	78bb      	ldrb	r3, [r7, #2]
 8002170:	b29b      	uxth	r3, r3
 8002172:	89fa      	ldrh	r2, [r7, #14]
 8002174:	429a      	cmp	r2, r3
 8002176:	d9e8      	bls.n	800214a <UB_VGA_DrawRectangle+0x40>
		}
		for(i=0; i <= height; i++)
 8002178:	2300      	movs	r3, #0
 800217a:	81fb      	strh	r3, [r7, #14]
 800217c:	e015      	b.n	80021aa <UB_VGA_DrawRectangle+0xa0>
		{
			py = yp + i;
 800217e:	88ba      	ldrh	r2, [r7, #4]
 8002180:	89fb      	ldrh	r3, [r7, #14]
 8002182:	4413      	add	r3, r2
 8002184:	813b      	strh	r3, [r7, #8]
			px = xp + width - j;
 8002186:	78fb      	ldrb	r3, [r7, #3]
 8002188:	b29a      	uxth	r2, r3
 800218a:	88fb      	ldrh	r3, [r7, #6]
 800218c:	4413      	add	r3, r2
 800218e:	b29a      	uxth	r2, r3
 8002190:	89bb      	ldrh	r3, [r7, #12]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 8002196:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800219a:	8939      	ldrh	r1, [r7, #8]
 800219c:	897b      	ldrh	r3, [r7, #10]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fe2a 	bl	8001df8 <UB_VGA_SetPixel>
		for(i=0; i <= height; i++)
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	3301      	adds	r3, #1
 80021a8:	81fb      	strh	r3, [r7, #14]
 80021aa:	78bb      	ldrb	r3, [r7, #2]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	89fa      	ldrh	r2, [r7, #14]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d9e4      	bls.n	800217e <UB_VGA_DrawRectangle+0x74>
	for(j=0; j < lineWidth; j++)
 80021b4:	89bb      	ldrh	r3, [r7, #12]
 80021b6:	3301      	adds	r3, #1
 80021b8:	81bb      	strh	r3, [r7, #12]
 80021ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021be:	b29b      	uxth	r3, r3
 80021c0:	89ba      	ldrh	r2, [r7, #12]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d3be      	bcc.n	8002144 <UB_VGA_DrawRectangle+0x3a>
		}
	}

    /* the horizontal part of the rectangle */
	for(j=0; j < lineWidth; j++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	81bb      	strh	r3, [r7, #12]
 80021ca:	e048      	b.n	800225e <UB_VGA_DrawRectangle+0x154>
	{
		for(i=0; i <= width-lineWidth; i++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	81fb      	strh	r3, [r7, #14]
 80021d0:	e016      	b.n	8002200 <UB_VGA_DrawRectangle+0xf6>
		{
			py = yp + j;
 80021d2:	88ba      	ldrh	r2, [r7, #4]
 80021d4:	89bb      	ldrh	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	813b      	strh	r3, [r7, #8]
			px = xp + i + lineWidth;
 80021da:	88fa      	ldrh	r2, [r7, #6]
 80021dc:	89fb      	ldrh	r3, [r7, #14]
 80021de:	4413      	add	r3, r2
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	4413      	add	r3, r2
 80021ea:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 80021ec:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80021f0:	8939      	ldrh	r1, [r7, #8]
 80021f2:	897b      	ldrh	r3, [r7, #10]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff fdff 	bl	8001df8 <UB_VGA_SetPixel>
		for(i=0; i <= width-lineWidth; i++)
 80021fa:	89fb      	ldrh	r3, [r7, #14]
 80021fc:	3301      	adds	r3, #1
 80021fe:	81fb      	strh	r3, [r7, #14]
 8002200:	89fa      	ldrh	r2, [r7, #14]
 8002202:	78f9      	ldrb	r1, [r7, #3]
 8002204:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002208:	1acb      	subs	r3, r1, r3
 800220a:	429a      	cmp	r2, r3
 800220c:	dde1      	ble.n	80021d2 <UB_VGA_DrawRectangle+0xc8>
		}
		for(i=0; i <= width-lineWidth; i++)
 800220e:	2300      	movs	r3, #0
 8002210:	81fb      	strh	r3, [r7, #14]
 8002212:	e01a      	b.n	800224a <UB_VGA_DrawRectangle+0x140>
		{
			py = yp + height - j;
 8002214:	78bb      	ldrb	r3, [r7, #2]
 8002216:	b29a      	uxth	r2, r3
 8002218:	88bb      	ldrh	r3, [r7, #4]
 800221a:	4413      	add	r3, r2
 800221c:	b29a      	uxth	r2, r3
 800221e:	89bb      	ldrh	r3, [r7, #12]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	813b      	strh	r3, [r7, #8]
			px = xp + i + lineWidth;
 8002224:	88fa      	ldrh	r2, [r7, #6]
 8002226:	89fb      	ldrh	r3, [r7, #14]
 8002228:	4413      	add	r3, r2
 800222a:	b29a      	uxth	r2, r3
 800222c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002230:	b29b      	uxth	r3, r3
 8002232:	4413      	add	r3, r2
 8002234:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 8002236:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800223a:	8939      	ldrh	r1, [r7, #8]
 800223c:	897b      	ldrh	r3, [r7, #10]
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff fdda 	bl	8001df8 <UB_VGA_SetPixel>
		for(i=0; i <= width-lineWidth; i++)
 8002244:	89fb      	ldrh	r3, [r7, #14]
 8002246:	3301      	adds	r3, #1
 8002248:	81fb      	strh	r3, [r7, #14]
 800224a:	89fa      	ldrh	r2, [r7, #14]
 800224c:	78f9      	ldrb	r1, [r7, #3]
 800224e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002252:	1acb      	subs	r3, r1, r3
 8002254:	429a      	cmp	r2, r3
 8002256:	dddd      	ble.n	8002214 <UB_VGA_DrawRectangle+0x10a>
	for(j=0; j < lineWidth; j++)
 8002258:	89bb      	ldrh	r3, [r7, #12]
 800225a:	3301      	adds	r3, #1
 800225c:	81bb      	strh	r3, [r7, #12]
 800225e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002262:	b29b      	uxth	r3, r3
 8002264:	89ba      	ldrh	r2, [r7, #12]
 8002266:	429a      	cmp	r2, r3
 8002268:	d3b0      	bcc.n	80021cc <UB_VGA_DrawRectangle+0xc2>
		}
	}

    /* filling in the rectangle */
    if(filled == 1)
 800226a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800226e:	2b01      	cmp	r3, #1
 8002270:	d134      	bne.n	80022dc <UB_VGA_DrawRectangle+0x1d2>
    {
    	for(i=0; i <= width-lineWidth*2; i++)
 8002272:	2300      	movs	r3, #0
 8002274:	81fb      	strh	r3, [r7, #14]
 8002276:	e029      	b.n	80022cc <UB_VGA_DrawRectangle+0x1c2>
    	{
    		px = xp + i + lineWidth;
 8002278:	88fa      	ldrh	r2, [r7, #6]
 800227a:	89fb      	ldrh	r3, [r7, #14]
 800227c:	4413      	add	r3, r2
 800227e:	b29a      	uxth	r2, r3
 8002280:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002284:	b29b      	uxth	r3, r3
 8002286:	4413      	add	r3, r2
 8002288:	817b      	strh	r3, [r7, #10]

        	for(j=0; j <= height-(lineWidth*2); j++)
 800228a:	2300      	movs	r3, #0
 800228c:	81bb      	strh	r3, [r7, #12]
 800228e:	e012      	b.n	80022b6 <UB_VGA_DrawRectangle+0x1ac>
        	{
        		py = yp + j + lineWidth;
 8002290:	88ba      	ldrh	r2, [r7, #4]
 8002292:	89bb      	ldrh	r3, [r7, #12]
 8002294:	4413      	add	r3, r2
 8002296:	b29a      	uxth	r2, r3
 8002298:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800229c:	b29b      	uxth	r3, r3
 800229e:	4413      	add	r3, r2
 80022a0:	813b      	strh	r3, [r7, #8]
        		UB_VGA_SetPixel(px,py,color);
 80022a2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80022a6:	8939      	ldrh	r1, [r7, #8]
 80022a8:	897b      	ldrh	r3, [r7, #10]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fda4 	bl	8001df8 <UB_VGA_SetPixel>
        	for(j=0; j <= height-(lineWidth*2); j++)
 80022b0:	89bb      	ldrh	r3, [r7, #12]
 80022b2:	3301      	adds	r3, #1
 80022b4:	81bb      	strh	r3, [r7, #12]
 80022b6:	89ba      	ldrh	r2, [r7, #12]
 80022b8:	78b9      	ldrb	r1, [r7, #2]
 80022ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	1acb      	subs	r3, r1, r3
 80022c2:	429a      	cmp	r2, r3
 80022c4:	dde4      	ble.n	8002290 <UB_VGA_DrawRectangle+0x186>
    	for(i=0; i <= width-lineWidth*2; i++)
 80022c6:	89fb      	ldrh	r3, [r7, #14]
 80022c8:	3301      	adds	r3, #1
 80022ca:	81fb      	strh	r3, [r7, #14]
 80022cc:	89fa      	ldrh	r2, [r7, #14]
 80022ce:	78f9      	ldrb	r1, [r7, #3]
 80022d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	1acb      	subs	r3, r1, r3
 80022d8:	429a      	cmp	r2, r3
 80022da:	ddcd      	ble.n	8002278 <UB_VGA_DrawRectangle+0x16e>
        	}
    	}
    }

}
 80022dc:	bf00      	nop
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd90      	pop	{r4, r7, pc}

080022e4 <UB_VGA_clearScreen>:
//--------------------------------------------------------------
// @brief Function to clear the whole screen.
// @details This function writes for all pixels the color white to the ram.
//--------------------------------------------------------------
void UB_VGA_clearScreen(uint8_t color)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 80022ee:	2300      	movs	r3, #0
 80022f0:	81bb      	strh	r3, [r7, #12]
 80022f2:	e012      	b.n	800231a <UB_VGA_clearScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 80022f4:	2300      	movs	r3, #0
 80022f6:	81fb      	strh	r3, [r7, #14]
 80022f8:	e008      	b.n	800230c <UB_VGA_clearScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 80022fa:	79fa      	ldrb	r2, [r7, #7]
 80022fc:	89b9      	ldrh	r1, [r7, #12]
 80022fe:	89fb      	ldrh	r3, [r7, #14]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fd79 	bl	8001df8 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8002306:	89fb      	ldrh	r3, [r7, #14]
 8002308:	3301      	adds	r3, #1
 800230a:	81fb      	strh	r3, [r7, #14]
 800230c:	89fb      	ldrh	r3, [r7, #14]
 800230e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002312:	d3f2      	bcc.n	80022fa <UB_VGA_clearScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8002314:	89bb      	ldrh	r3, [r7, #12]
 8002316:	3301      	adds	r3, #1
 8002318:	81bb      	strh	r3, [r7, #12]
 800231a:	89bb      	ldrh	r3, [r7, #12]
 800231c:	2bef      	cmp	r3, #239	; 0xef
 800231e:	d9e9      	bls.n	80022f4 <UB_VGA_clearScreen+0x10>
    }
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <UB_VGA_DrawBitmap>:
// @param[in] x The X-coordinate of the top left corner of the bitmap
// @param[in] y The Y-coordinate of the top left corner of the bitmap
// @param[in] bmNr The number ID of the bitmap to be loaded in
//--------------------------------------------------------------
void UB_VGA_DrawBitmap(uint16_t x, uint16_t y, uint16_t bmNr, uint8_t color, uint8_t double_size)
{
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
 8002332:	4604      	mov	r4, r0
 8002334:	4608      	mov	r0, r1
 8002336:	4611      	mov	r1, r2
 8002338:	461a      	mov	r2, r3
 800233a:	4623      	mov	r3, r4
 800233c:	80fb      	strh	r3, [r7, #6]
 800233e:	4603      	mov	r3, r0
 8002340:	80bb      	strh	r3, [r7, #4]
 8002342:	460b      	mov	r3, r1
 8002344:	807b      	strh	r3, [r7, #2]
 8002346:	4613      	mov	r3, r2
 8002348:	707b      	strb	r3, [r7, #1]
  	uint8_t yBm; //Counts y of the bitmap
  	uint16_t bmCoord;
  	uint8_t doubleXFlag;
  	uint8_t doubleYFlag;

  	doubleXFlag = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	73fb      	strb	r3, [r7, #15]
  	doubleYFlag = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	73bb      	strb	r3, [r7, #14]
  	bmCoord = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	823b      	strh	r3, [r7, #16]
  	yBm = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	74bb      	strb	r3, [r7, #18]
  	xBm = 0;
 800235a:	2300      	movs	r3, #0
 800235c:	74fb      	strb	r3, [r7, #19]

  	for(i = 0; i < BM_AMOUNT; i++) //Look for bm ID
 800235e:	2300      	movs	r3, #0
 8002360:	82fb      	strh	r3, [r7, #22]
 8002362:	e00c      	b.n	800237e <UB_VGA_DrawBitmap+0x52>
  	{
  		if(bmNr == bmLookup[i][ID])
 8002364:	8afb      	ldrh	r3, [r7, #22]
 8002366:	4a4d      	ldr	r2, [pc, #308]	; (800249c <UB_VGA_DrawBitmap+0x170>)
 8002368:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 800236c:	887a      	ldrh	r2, [r7, #2]
 800236e:	429a      	cmp	r2, r3
 8002370:	d102      	bne.n	8002378 <UB_VGA_DrawBitmap+0x4c>
  		{
  			bmNr = i;
 8002372:	8afb      	ldrh	r3, [r7, #22]
 8002374:	807b      	strh	r3, [r7, #2]
  			break;
 8002376:	e005      	b.n	8002384 <UB_VGA_DrawBitmap+0x58>
  	for(i = 0; i < BM_AMOUNT; i++) //Look for bm ID
 8002378:	8afb      	ldrh	r3, [r7, #22]
 800237a:	3301      	adds	r3, #1
 800237c:	82fb      	strh	r3, [r7, #22]
 800237e:	8afb      	ldrh	r3, [r7, #22]
 8002380:	2bc7      	cmp	r3, #199	; 0xc7
 8002382:	d9ef      	bls.n	8002364 <UB_VGA_DrawBitmap+0x38>
  		}
  	}

  	bmCoord = bmLookup[bmNr][OFFSET];
 8002384:	887b      	ldrh	r3, [r7, #2]
 8002386:	4a45      	ldr	r2, [pc, #276]	; (800249c <UB_VGA_DrawBitmap+0x170>)
 8002388:	00db      	lsls	r3, r3, #3
 800238a:	4413      	add	r3, r2
 800238c:	88db      	ldrh	r3, [r3, #6]
 800238e:	823b      	strh	r3, [r7, #16]

  	for(i = 0; i < VGA_DISPLAY_Y; i++)
 8002390:	2300      	movs	r3, #0
 8002392:	82fb      	strh	r3, [r7, #22]
 8002394:	e078      	b.n	8002488 <UB_VGA_DrawBitmap+0x15c>
    {
  		if(i >= y)
 8002396:	8afa      	ldrh	r2, [r7, #22]
 8002398:	88bb      	ldrh	r3, [r7, #4]
 800239a:	429a      	cmp	r2, r3
 800239c:	d371      	bcc.n	8002482 <UB_VGA_DrawBitmap+0x156>
  		{
  			if(yBm == bmLookup[bmNr][Y_LEN]) //Check for Y length of bm
 800239e:	7cbb      	ldrb	r3, [r7, #18]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	493d      	ldr	r1, [pc, #244]	; (800249c <UB_VGA_DrawBitmap+0x170>)
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	440b      	add	r3, r1
 80023aa:	889b      	ldrh	r3, [r3, #4]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d06f      	beq.n	8002490 <UB_VGA_DrawBitmap+0x164>
  				break;
  			for(j = 0; j < VGA_DISPLAY_X; j++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	82bb      	strh	r3, [r7, #20]
 80023b4:	e044      	b.n	8002440 <UB_VGA_DrawBitmap+0x114>
  			{
  				if(j >= x)
 80023b6:	8aba      	ldrh	r2, [r7, #20]
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d33d      	bcc.n	800243a <UB_VGA_DrawBitmap+0x10e>
  				{
  					if(xBm == bmLookup[bmNr][X_LEN]) //Check for X length of bm
 80023be:	7cfb      	ldrb	r3, [r7, #19]
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	887b      	ldrh	r3, [r7, #2]
 80023c4:	4935      	ldr	r1, [pc, #212]	; (800249c <UB_VGA_DrawBitmap+0x170>)
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	440b      	add	r3, r1
 80023ca:	885b      	ldrh	r3, [r3, #2]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d03c      	beq.n	800244a <UB_VGA_DrawBitmap+0x11e>
  						break;

  					if (color)
 80023d0:	787b      	ldrb	r3, [r7, #1]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d013      	beq.n	80023fe <UB_VGA_DrawBitmap+0xd2>
  					{
  						if (bitmap_test[bmCoord] == 0XFF)
 80023d6:	8a3b      	ldrh	r3, [r7, #16]
 80023d8:	4a31      	ldr	r2, [pc, #196]	; (80024a0 <UB_VGA_DrawBitmap+0x174>)
 80023da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023de:	2bff      	cmp	r3, #255	; 0xff
 80023e0:	d106      	bne.n	80023f0 <UB_VGA_DrawBitmap+0xc4>
  						{
  							UB_VGA_SetPixel(j, i, color);
 80023e2:	787a      	ldrb	r2, [r7, #1]
 80023e4:	8af9      	ldrh	r1, [r7, #22]
 80023e6:	8abb      	ldrh	r3, [r7, #20]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fd05 	bl	8001df8 <UB_VGA_SetPixel>
 80023ee:	e010      	b.n	8002412 <UB_VGA_DrawBitmap+0xe6>
  						}
  						else
  							UB_VGA_SetPixel(j, i, 0xFF);
 80023f0:	8af9      	ldrh	r1, [r7, #22]
 80023f2:	8abb      	ldrh	r3, [r7, #20]
 80023f4:	22ff      	movs	r2, #255	; 0xff
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fcfe 	bl	8001df8 <UB_VGA_SetPixel>
 80023fc:	e009      	b.n	8002412 <UB_VGA_DrawBitmap+0xe6>
  					}
  					else
  						UB_VGA_SetPixel(j, i, bitmap_test[bmCoord]);
 80023fe:	8a3b      	ldrh	r3, [r7, #16]
 8002400:	4a27      	ldr	r2, [pc, #156]	; (80024a0 <UB_VGA_DrawBitmap+0x174>)
 8002402:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002406:	b2da      	uxtb	r2, r3
 8002408:	8af9      	ldrh	r1, [r7, #22]
 800240a:	8abb      	ldrh	r3, [r7, #20]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fcf3 	bl	8001df8 <UB_VGA_SetPixel>

  					if(double_size && !doubleXFlag)
 8002412:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002416:	2b00      	cmp	r3, #0
 8002418:	d006      	beq.n	8002428 <UB_VGA_DrawBitmap+0xfc>
 800241a:	7bfb      	ldrb	r3, [r7, #15]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d103      	bne.n	8002428 <UB_VGA_DrawBitmap+0xfc>
  						doubleXFlag++;
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	3301      	adds	r3, #1
 8002424:	73fb      	strb	r3, [r7, #15]
 8002426:	e008      	b.n	800243a <UB_VGA_DrawBitmap+0x10e>
  					else
  					{
  						doubleXFlag--;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	3b01      	subs	r3, #1
 800242c:	73fb      	strb	r3, [r7, #15]
  	  					xBm++;
 800242e:	7cfb      	ldrb	r3, [r7, #19]
 8002430:	3301      	adds	r3, #1
 8002432:	74fb      	strb	r3, [r7, #19]
  	  					bmCoord++;
 8002434:	8a3b      	ldrh	r3, [r7, #16]
 8002436:	3301      	adds	r3, #1
 8002438:	823b      	strh	r3, [r7, #16]
  			for(j = 0; j < VGA_DISPLAY_X; j++)
 800243a:	8abb      	ldrh	r3, [r7, #20]
 800243c:	3301      	adds	r3, #1
 800243e:	82bb      	strh	r3, [r7, #20]
 8002440:	8abb      	ldrh	r3, [r7, #20]
 8002442:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002446:	d3b6      	bcc.n	80023b6 <UB_VGA_DrawBitmap+0x8a>
 8002448:	e000      	b.n	800244c <UB_VGA_DrawBitmap+0x120>
  						break;
 800244a:	bf00      	nop
  					}
  				}
	    	}
  			xBm = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	74fb      	strb	r3, [r7, #19]


			if(double_size && !doubleYFlag)
 8002450:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00e      	beq.n	8002476 <UB_VGA_DrawBitmap+0x14a>
 8002458:	7bbb      	ldrb	r3, [r7, #14]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10b      	bne.n	8002476 <UB_VGA_DrawBitmap+0x14a>
			{
				doubleYFlag++;
 800245e:	7bbb      	ldrb	r3, [r7, #14]
 8002460:	3301      	adds	r3, #1
 8002462:	73bb      	strb	r3, [r7, #14]
				bmCoord -= bmLookup[bmNr][X_LEN];
 8002464:	887b      	ldrh	r3, [r7, #2]
 8002466:	4a0d      	ldr	r2, [pc, #52]	; (800249c <UB_VGA_DrawBitmap+0x170>)
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	4413      	add	r3, r2
 800246c:	885b      	ldrh	r3, [r3, #2]
 800246e:	8a3a      	ldrh	r2, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	823b      	strh	r3, [r7, #16]
 8002474:	e005      	b.n	8002482 <UB_VGA_DrawBitmap+0x156>
			}
			else
			{
				doubleYFlag--;
 8002476:	7bbb      	ldrb	r3, [r7, #14]
 8002478:	3b01      	subs	r3, #1
 800247a:	73bb      	strb	r3, [r7, #14]
				yBm++;
 800247c:	7cbb      	ldrb	r3, [r7, #18]
 800247e:	3301      	adds	r3, #1
 8002480:	74bb      	strb	r3, [r7, #18]
  	for(i = 0; i < VGA_DISPLAY_Y; i++)
 8002482:	8afb      	ldrh	r3, [r7, #22]
 8002484:	3301      	adds	r3, #1
 8002486:	82fb      	strh	r3, [r7, #22]
 8002488:	8afb      	ldrh	r3, [r7, #22]
 800248a:	2bef      	cmp	r3, #239	; 0xef
 800248c:	d983      	bls.n	8002396 <UB_VGA_DrawBitmap+0x6a>
			}
  		}
    }
}
 800248e:	e000      	b.n	8002492 <UB_VGA_DrawBitmap+0x166>
  				break;
 8002490:	bf00      	nop
}
 8002492:	bf00      	nop
 8002494:	371c      	adds	r7, #28
 8002496:	46bd      	mov	sp, r7
 8002498:	bd90      	pop	{r4, r7, pc}
 800249a:	bf00      	nop
 800249c:	2000012c 	.word	0x2000012c
 80024a0:	08008324 	.word	0x08008324

080024a4 <UB_VGA_writeText>:
// @param[in] fontname: The fontname that the text is printed in
// @param[in] fontsize: The fontsize that the text is printed in
// @param[in] fontstyle: The fontstyle that the text is printed in
//--------------------------------------------------------------
void UB_VGA_writeText(uint16_t x_lup, uint16_t y_lup, uint8_t color, char text[15], char fontname, uint8_t fontsize, uint8_t fontstyle)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	607b      	str	r3, [r7, #4]
 80024ac:	4603      	mov	r3, r0
 80024ae:	81fb      	strh	r3, [r7, #14]
 80024b0:	460b      	mov	r3, r1
 80024b2:	81bb      	strh	r3, [r7, #12]
 80024b4:	4613      	mov	r3, r2
 80024b6:	72fb      	strb	r3, [r7, #11]
    uint16_t px = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	82bb      	strh	r3, [r7, #20]
    uint8_t i = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	75fb      	strb	r3, [r7, #23]
    uint8_t letterWidth = 0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	75bb      	strb	r3, [r7, #22]
    if(fontsize == 1)	//normal fontsize is selected
 80024c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d102      	bne.n	80024d2 <UB_VGA_writeText+0x2e>
    {
        letterWidth = 18;
 80024cc:	2312      	movs	r3, #18
 80024ce:	75bb      	strb	r3, [r7, #22]
 80024d0:	e005      	b.n	80024de <UB_VGA_writeText+0x3a>
    }
    else if(fontsize == 2)	//large fontsize is selected
 80024d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d101      	bne.n	80024de <UB_VGA_writeText+0x3a>
    {
        letterWidth = 20;
 80024da:	2314      	movs	r3, #20
 80024dc:	75bb      	strb	r3, [r7, #22]
    }


    for(i=0; i < 15; i++)	//maximum text size of 20 letters
 80024de:	2300      	movs	r3, #0
 80024e0:	75fb      	strb	r3, [r7, #23]
 80024e2:	f001 bab8 	b.w	8003a56 <UB_VGA_writeText+0x15b2>
    {
        px = x_lup + (i * letterWidth);	//changes the position of x
 80024e6:	7dfb      	ldrb	r3, [r7, #23]
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	7dbb      	ldrb	r3, [r7, #22]
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	fb12 f303 	smulbb	r3, r2, r3
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	89fb      	ldrh	r3, [r7, #14]
 80024f6:	4413      	add	r3, r2
 80024f8:	82bb      	strh	r3, [r7, #20]
        switch(text[i])
 80024fa:	7dfb      	ldrb	r3, [r7, #23]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	4413      	add	r3, r2
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	3b61      	subs	r3, #97	; 0x61
 8002504:	2b19      	cmp	r3, #25
 8002506:	f201 82a2 	bhi.w	8003a4e <UB_VGA_writeText+0x15aa>
 800250a:	a201      	add	r2, pc, #4	; (adr r2, 8002510 <UB_VGA_writeText+0x6c>)
 800250c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002510:	08002579 	.word	0x08002579
 8002514:	08002647 	.word	0x08002647
 8002518:	08002715 	.word	0x08002715
 800251c:	080027e3 	.word	0x080027e3
 8002520:	080028b1 	.word	0x080028b1
 8002524:	0800297f 	.word	0x0800297f
 8002528:	08002a4d 	.word	0x08002a4d
 800252c:	08002b1b 	.word	0x08002b1b
 8002530:	08002be9 	.word	0x08002be9
 8002534:	08002cb7 	.word	0x08002cb7
 8002538:	08002d85 	.word	0x08002d85
 800253c:	08002e53 	.word	0x08002e53
 8002540:	08002f21 	.word	0x08002f21
 8002544:	08002fef 	.word	0x08002fef
 8002548:	080030bd 	.word	0x080030bd
 800254c:	0800318b 	.word	0x0800318b
 8002550:	08003257 	.word	0x08003257
 8002554:	08003323 	.word	0x08003323
 8002558:	080033ef 	.word	0x080033ef
 800255c:	080034bb 	.word	0x080034bb
 8002560:	08003587 	.word	0x08003587
 8002564:	08003653 	.word	0x08003653
 8002568:	0800371f 	.word	0x0800371f
 800256c:	080037eb 	.word	0x080037eb
 8002570:	080038b7 	.word	0x080038b7
 8002574:	08003983 	.word	0x08003983
        {
            case 'a':	//if the letter is 'a'
            	switch(fontname)	//checks what the fontname is
 8002578:	f897 3020 	ldrb.w	r3, [r7, #32]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d002      	beq.n	8002586 <UB_VGA_writeText+0xe2>
 8002580:	2b02      	cmp	r3, #2
 8002582:	d02f      	beq.n	80025e4 <UB_VGA_writeText+0x140>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 0, color, fontsize); break;	//normal fontstyle
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 26, color, fontsize); break;	//bold fontstyle
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 500, color, fontsize); break;	//cursive fontstyle
                			default: break;
                		}
                	default: break;
 8002584:	e05c      	b.n	8002640 <UB_VGA_writeText+0x19c>
            			switch(fontstyle)	//checks what fontname is
 8002586:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800258a:	2b03      	cmp	r3, #3
 800258c:	d01c      	beq.n	80025c8 <UB_VGA_writeText+0x124>
 800258e:	2b03      	cmp	r3, #3
 8002590:	dc26      	bgt.n	80025e0 <UB_VGA_writeText+0x13c>
 8002592:	2b01      	cmp	r3, #1
 8002594:	d002      	beq.n	800259c <UB_VGA_writeText+0xf8>
 8002596:	2b02      	cmp	r3, #2
 8002598:	d00b      	beq.n	80025b2 <UB_VGA_writeText+0x10e>
            				default: break;
 800259a:	e021      	b.n	80025e0 <UB_VGA_writeText+0x13c>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'a', color, fontsize); break;	//normal fontstyle
 800259c:	7afa      	ldrb	r2, [r7, #11]
 800259e:	89b9      	ldrh	r1, [r7, #12]
 80025a0:	8ab8      	ldrh	r0, [r7, #20]
 80025a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	4613      	mov	r3, r2
 80025aa:	2261      	movs	r2, #97	; 0x61
 80025ac:	f7ff febe 	bl	800232c <UB_VGA_DrawBitmap>
 80025b0:	e017      	b.n	80025e2 <UB_VGA_writeText+0x13e>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'A', color, fontsize); break;	//bold fontstyle
 80025b2:	7afa      	ldrb	r2, [r7, #11]
 80025b4:	89b9      	ldrh	r1, [r7, #12]
 80025b6:	8ab8      	ldrh	r0, [r7, #20]
 80025b8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	2241      	movs	r2, #65	; 0x41
 80025c2:	f7ff feb3 	bl	800232c <UB_VGA_DrawBitmap>
 80025c6:	e00c      	b.n	80025e2 <UB_VGA_writeText+0x13e>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 526, color, fontsize); break;	//cursive fontstyle
 80025c8:	7afa      	ldrb	r2, [r7, #11]
 80025ca:	89b9      	ldrh	r1, [r7, #12]
 80025cc:	8ab8      	ldrh	r0, [r7, #20]
 80025ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	4613      	mov	r3, r2
 80025d6:	f240 220e 	movw	r2, #526	; 0x20e
 80025da:	f7ff fea7 	bl	800232c <UB_VGA_DrawBitmap>
 80025de:	e000      	b.n	80025e2 <UB_VGA_writeText+0x13e>
            				default: break;
 80025e0:	bf00      	nop
            			break;
 80025e2:	e02e      	b.n	8002642 <UB_VGA_writeText+0x19e>
                		switch(fontstyle)
 80025e4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	d01c      	beq.n	8002626 <UB_VGA_writeText+0x182>
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	dc26      	bgt.n	800263e <UB_VGA_writeText+0x19a>
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d002      	beq.n	80025fa <UB_VGA_writeText+0x156>
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d00b      	beq.n	8002610 <UB_VGA_writeText+0x16c>
                			default: break;
 80025f8:	e021      	b.n	800263e <UB_VGA_writeText+0x19a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 0, color, fontsize); break;	//normal fontstyle
 80025fa:	7afa      	ldrb	r2, [r7, #11]
 80025fc:	89b9      	ldrh	r1, [r7, #12]
 80025fe:	8ab8      	ldrh	r0, [r7, #20]
 8002600:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	4613      	mov	r3, r2
 8002608:	2200      	movs	r2, #0
 800260a:	f7ff fe8f 	bl	800232c <UB_VGA_DrawBitmap>
 800260e:	e017      	b.n	8002640 <UB_VGA_writeText+0x19c>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 26, color, fontsize); break;	//bold fontstyle
 8002610:	7afa      	ldrb	r2, [r7, #11]
 8002612:	89b9      	ldrh	r1, [r7, #12]
 8002614:	8ab8      	ldrh	r0, [r7, #20]
 8002616:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	4613      	mov	r3, r2
 800261e:	221a      	movs	r2, #26
 8002620:	f7ff fe84 	bl	800232c <UB_VGA_DrawBitmap>
 8002624:	e00c      	b.n	8002640 <UB_VGA_writeText+0x19c>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 500, color, fontsize); break;	//cursive fontstyle
 8002626:	7afa      	ldrb	r2, [r7, #11]
 8002628:	89b9      	ldrh	r1, [r7, #12]
 800262a:	8ab8      	ldrh	r0, [r7, #20]
 800262c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	4613      	mov	r3, r2
 8002634:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002638:	f7ff fe78 	bl	800232c <UB_VGA_DrawBitmap>
 800263c:	e000      	b.n	8002640 <UB_VGA_writeText+0x19c>
                			default: break;
 800263e:	bf00      	nop
                	default: break;
 8002640:	bf00      	nop
            	}
                break;
 8002642:	f001 ba05 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'b':
            	switch(fontname)
 8002646:	f897 3020 	ldrb.w	r3, [r7, #32]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d002      	beq.n	8002654 <UB_VGA_writeText+0x1b0>
 800264e:	2b02      	cmp	r3, #2
 8002650:	d02f      	beq.n	80026b2 <UB_VGA_writeText+0x20e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 1, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 27, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 501, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002652:	e05c      	b.n	800270e <UB_VGA_writeText+0x26a>
            			switch(fontstyle)
 8002654:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002658:	2b03      	cmp	r3, #3
 800265a:	d01c      	beq.n	8002696 <UB_VGA_writeText+0x1f2>
 800265c:	2b03      	cmp	r3, #3
 800265e:	dc26      	bgt.n	80026ae <UB_VGA_writeText+0x20a>
 8002660:	2b01      	cmp	r3, #1
 8002662:	d002      	beq.n	800266a <UB_VGA_writeText+0x1c6>
 8002664:	2b02      	cmp	r3, #2
 8002666:	d00b      	beq.n	8002680 <UB_VGA_writeText+0x1dc>
            				default: break;
 8002668:	e021      	b.n	80026ae <UB_VGA_writeText+0x20a>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'b', color, fontsize); break;
 800266a:	7afa      	ldrb	r2, [r7, #11]
 800266c:	89b9      	ldrh	r1, [r7, #12]
 800266e:	8ab8      	ldrh	r0, [r7, #20]
 8002670:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	4613      	mov	r3, r2
 8002678:	2262      	movs	r2, #98	; 0x62
 800267a:	f7ff fe57 	bl	800232c <UB_VGA_DrawBitmap>
 800267e:	e017      	b.n	80026b0 <UB_VGA_writeText+0x20c>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'B', color, fontsize); break;
 8002680:	7afa      	ldrb	r2, [r7, #11]
 8002682:	89b9      	ldrh	r1, [r7, #12]
 8002684:	8ab8      	ldrh	r0, [r7, #20]
 8002686:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	4613      	mov	r3, r2
 800268e:	2242      	movs	r2, #66	; 0x42
 8002690:	f7ff fe4c 	bl	800232c <UB_VGA_DrawBitmap>
 8002694:	e00c      	b.n	80026b0 <UB_VGA_writeText+0x20c>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 527, color, fontsize); break;
 8002696:	7afa      	ldrb	r2, [r7, #11]
 8002698:	89b9      	ldrh	r1, [r7, #12]
 800269a:	8ab8      	ldrh	r0, [r7, #20]
 800269c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	4613      	mov	r3, r2
 80026a4:	f240 220f 	movw	r2, #527	; 0x20f
 80026a8:	f7ff fe40 	bl	800232c <UB_VGA_DrawBitmap>
 80026ac:	e000      	b.n	80026b0 <UB_VGA_writeText+0x20c>
            				default: break;
 80026ae:	bf00      	nop
            			break;
 80026b0:	e02e      	b.n	8002710 <UB_VGA_writeText+0x26c>
                		switch(fontstyle)
 80026b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026b6:	2b03      	cmp	r3, #3
 80026b8:	d01c      	beq.n	80026f4 <UB_VGA_writeText+0x250>
 80026ba:	2b03      	cmp	r3, #3
 80026bc:	dc26      	bgt.n	800270c <UB_VGA_writeText+0x268>
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d002      	beq.n	80026c8 <UB_VGA_writeText+0x224>
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d00b      	beq.n	80026de <UB_VGA_writeText+0x23a>
                			default: break;
 80026c6:	e021      	b.n	800270c <UB_VGA_writeText+0x268>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 1, color, fontsize); break;
 80026c8:	7afa      	ldrb	r2, [r7, #11]
 80026ca:	89b9      	ldrh	r1, [r7, #12]
 80026cc:	8ab8      	ldrh	r0, [r7, #20]
 80026ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	4613      	mov	r3, r2
 80026d6:	2201      	movs	r2, #1
 80026d8:	f7ff fe28 	bl	800232c <UB_VGA_DrawBitmap>
 80026dc:	e017      	b.n	800270e <UB_VGA_writeText+0x26a>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 27, color, fontsize); break;
 80026de:	7afa      	ldrb	r2, [r7, #11]
 80026e0:	89b9      	ldrh	r1, [r7, #12]
 80026e2:	8ab8      	ldrh	r0, [r7, #20]
 80026e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	4613      	mov	r3, r2
 80026ec:	221b      	movs	r2, #27
 80026ee:	f7ff fe1d 	bl	800232c <UB_VGA_DrawBitmap>
 80026f2:	e00c      	b.n	800270e <UB_VGA_writeText+0x26a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 501, color, fontsize); break;
 80026f4:	7afa      	ldrb	r2, [r7, #11]
 80026f6:	89b9      	ldrh	r1, [r7, #12]
 80026f8:	8ab8      	ldrh	r0, [r7, #20]
 80026fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	4613      	mov	r3, r2
 8002702:	f240 12f5 	movw	r2, #501	; 0x1f5
 8002706:	f7ff fe11 	bl	800232c <UB_VGA_DrawBitmap>
 800270a:	e000      	b.n	800270e <UB_VGA_writeText+0x26a>
                			default: break;
 800270c:	bf00      	nop
                	default: break;
 800270e:	bf00      	nop
            	}
                break;
 8002710:	f001 b99e 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'c':
            	switch(fontname)
 8002714:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d002      	beq.n	8002722 <UB_VGA_writeText+0x27e>
 800271c:	2b02      	cmp	r3, #2
 800271e:	d02f      	beq.n	8002780 <UB_VGA_writeText+0x2dc>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 2, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 28, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 502, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002720:	e05c      	b.n	80027dc <UB_VGA_writeText+0x338>
            			switch(fontstyle)
 8002722:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002726:	2b03      	cmp	r3, #3
 8002728:	d01c      	beq.n	8002764 <UB_VGA_writeText+0x2c0>
 800272a:	2b03      	cmp	r3, #3
 800272c:	dc26      	bgt.n	800277c <UB_VGA_writeText+0x2d8>
 800272e:	2b01      	cmp	r3, #1
 8002730:	d002      	beq.n	8002738 <UB_VGA_writeText+0x294>
 8002732:	2b02      	cmp	r3, #2
 8002734:	d00b      	beq.n	800274e <UB_VGA_writeText+0x2aa>
            				default: break;
 8002736:	e021      	b.n	800277c <UB_VGA_writeText+0x2d8>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'c', color, fontsize); break;
 8002738:	7afa      	ldrb	r2, [r7, #11]
 800273a:	89b9      	ldrh	r1, [r7, #12]
 800273c:	8ab8      	ldrh	r0, [r7, #20]
 800273e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	4613      	mov	r3, r2
 8002746:	2263      	movs	r2, #99	; 0x63
 8002748:	f7ff fdf0 	bl	800232c <UB_VGA_DrawBitmap>
 800274c:	e017      	b.n	800277e <UB_VGA_writeText+0x2da>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'C', color, fontsize); break;
 800274e:	7afa      	ldrb	r2, [r7, #11]
 8002750:	89b9      	ldrh	r1, [r7, #12]
 8002752:	8ab8      	ldrh	r0, [r7, #20]
 8002754:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	4613      	mov	r3, r2
 800275c:	2243      	movs	r2, #67	; 0x43
 800275e:	f7ff fde5 	bl	800232c <UB_VGA_DrawBitmap>
 8002762:	e00c      	b.n	800277e <UB_VGA_writeText+0x2da>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 528, color, fontsize); break;
 8002764:	7afa      	ldrb	r2, [r7, #11]
 8002766:	89b9      	ldrh	r1, [r7, #12]
 8002768:	8ab8      	ldrh	r0, [r7, #20]
 800276a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	4613      	mov	r3, r2
 8002772:	f44f 7204 	mov.w	r2, #528	; 0x210
 8002776:	f7ff fdd9 	bl	800232c <UB_VGA_DrawBitmap>
 800277a:	e000      	b.n	800277e <UB_VGA_writeText+0x2da>
            				default: break;
 800277c:	bf00      	nop
            			break;
 800277e:	e02e      	b.n	80027de <UB_VGA_writeText+0x33a>
                		switch(fontstyle)
 8002780:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002784:	2b03      	cmp	r3, #3
 8002786:	d01c      	beq.n	80027c2 <UB_VGA_writeText+0x31e>
 8002788:	2b03      	cmp	r3, #3
 800278a:	dc26      	bgt.n	80027da <UB_VGA_writeText+0x336>
 800278c:	2b01      	cmp	r3, #1
 800278e:	d002      	beq.n	8002796 <UB_VGA_writeText+0x2f2>
 8002790:	2b02      	cmp	r3, #2
 8002792:	d00b      	beq.n	80027ac <UB_VGA_writeText+0x308>
                			default: break;
 8002794:	e021      	b.n	80027da <UB_VGA_writeText+0x336>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 2, color, fontsize); break;
 8002796:	7afa      	ldrb	r2, [r7, #11]
 8002798:	89b9      	ldrh	r1, [r7, #12]
 800279a:	8ab8      	ldrh	r0, [r7, #20]
 800279c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	4613      	mov	r3, r2
 80027a4:	2202      	movs	r2, #2
 80027a6:	f7ff fdc1 	bl	800232c <UB_VGA_DrawBitmap>
 80027aa:	e017      	b.n	80027dc <UB_VGA_writeText+0x338>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 28, color, fontsize); break;
 80027ac:	7afa      	ldrb	r2, [r7, #11]
 80027ae:	89b9      	ldrh	r1, [r7, #12]
 80027b0:	8ab8      	ldrh	r0, [r7, #20]
 80027b2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	4613      	mov	r3, r2
 80027ba:	221c      	movs	r2, #28
 80027bc:	f7ff fdb6 	bl	800232c <UB_VGA_DrawBitmap>
 80027c0:	e00c      	b.n	80027dc <UB_VGA_writeText+0x338>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 502, color, fontsize); break;
 80027c2:	7afa      	ldrb	r2, [r7, #11]
 80027c4:	89b9      	ldrh	r1, [r7, #12]
 80027c6:	8ab8      	ldrh	r0, [r7, #20]
 80027c8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	4613      	mov	r3, r2
 80027d0:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 80027d4:	f7ff fdaa 	bl	800232c <UB_VGA_DrawBitmap>
 80027d8:	e000      	b.n	80027dc <UB_VGA_writeText+0x338>
                			default: break;
 80027da:	bf00      	nop
                	default: break;
 80027dc:	bf00      	nop
            	}
                break;
 80027de:	f001 b937 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'd':
            	switch(fontname)
 80027e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d002      	beq.n	80027f0 <UB_VGA_writeText+0x34c>
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d02f      	beq.n	800284e <UB_VGA_writeText+0x3aa>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 3, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 29, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 503, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80027ee:	e05c      	b.n	80028aa <UB_VGA_writeText+0x406>
            			switch(fontstyle)
 80027f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d01c      	beq.n	8002832 <UB_VGA_writeText+0x38e>
 80027f8:	2b03      	cmp	r3, #3
 80027fa:	dc26      	bgt.n	800284a <UB_VGA_writeText+0x3a6>
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d002      	beq.n	8002806 <UB_VGA_writeText+0x362>
 8002800:	2b02      	cmp	r3, #2
 8002802:	d00b      	beq.n	800281c <UB_VGA_writeText+0x378>
            				default: break;
 8002804:	e021      	b.n	800284a <UB_VGA_writeText+0x3a6>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'd', color, fontsize); break;
 8002806:	7afa      	ldrb	r2, [r7, #11]
 8002808:	89b9      	ldrh	r1, [r7, #12]
 800280a:	8ab8      	ldrh	r0, [r7, #20]
 800280c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	4613      	mov	r3, r2
 8002814:	2264      	movs	r2, #100	; 0x64
 8002816:	f7ff fd89 	bl	800232c <UB_VGA_DrawBitmap>
 800281a:	e017      	b.n	800284c <UB_VGA_writeText+0x3a8>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'D', color, fontsize); break;
 800281c:	7afa      	ldrb	r2, [r7, #11]
 800281e:	89b9      	ldrh	r1, [r7, #12]
 8002820:	8ab8      	ldrh	r0, [r7, #20]
 8002822:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	4613      	mov	r3, r2
 800282a:	2244      	movs	r2, #68	; 0x44
 800282c:	f7ff fd7e 	bl	800232c <UB_VGA_DrawBitmap>
 8002830:	e00c      	b.n	800284c <UB_VGA_writeText+0x3a8>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 529, color, fontsize); break;
 8002832:	7afa      	ldrb	r2, [r7, #11]
 8002834:	89b9      	ldrh	r1, [r7, #12]
 8002836:	8ab8      	ldrh	r0, [r7, #20]
 8002838:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	4613      	mov	r3, r2
 8002840:	f240 2211 	movw	r2, #529	; 0x211
 8002844:	f7ff fd72 	bl	800232c <UB_VGA_DrawBitmap>
 8002848:	e000      	b.n	800284c <UB_VGA_writeText+0x3a8>
            				default: break;
 800284a:	bf00      	nop
            			break;
 800284c:	e02e      	b.n	80028ac <UB_VGA_writeText+0x408>
                		switch(fontstyle)
 800284e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002852:	2b03      	cmp	r3, #3
 8002854:	d01c      	beq.n	8002890 <UB_VGA_writeText+0x3ec>
 8002856:	2b03      	cmp	r3, #3
 8002858:	dc26      	bgt.n	80028a8 <UB_VGA_writeText+0x404>
 800285a:	2b01      	cmp	r3, #1
 800285c:	d002      	beq.n	8002864 <UB_VGA_writeText+0x3c0>
 800285e:	2b02      	cmp	r3, #2
 8002860:	d00b      	beq.n	800287a <UB_VGA_writeText+0x3d6>
                			default: break;
 8002862:	e021      	b.n	80028a8 <UB_VGA_writeText+0x404>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 3, color, fontsize); break;
 8002864:	7afa      	ldrb	r2, [r7, #11]
 8002866:	89b9      	ldrh	r1, [r7, #12]
 8002868:	8ab8      	ldrh	r0, [r7, #20]
 800286a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	4613      	mov	r3, r2
 8002872:	2203      	movs	r2, #3
 8002874:	f7ff fd5a 	bl	800232c <UB_VGA_DrawBitmap>
 8002878:	e017      	b.n	80028aa <UB_VGA_writeText+0x406>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 29, color, fontsize); break;
 800287a:	7afa      	ldrb	r2, [r7, #11]
 800287c:	89b9      	ldrh	r1, [r7, #12]
 800287e:	8ab8      	ldrh	r0, [r7, #20]
 8002880:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	4613      	mov	r3, r2
 8002888:	221d      	movs	r2, #29
 800288a:	f7ff fd4f 	bl	800232c <UB_VGA_DrawBitmap>
 800288e:	e00c      	b.n	80028aa <UB_VGA_writeText+0x406>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 503, color, fontsize); break;
 8002890:	7afa      	ldrb	r2, [r7, #11]
 8002892:	89b9      	ldrh	r1, [r7, #12]
 8002894:	8ab8      	ldrh	r0, [r7, #20]
 8002896:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	4613      	mov	r3, r2
 800289e:	f240 12f7 	movw	r2, #503	; 0x1f7
 80028a2:	f7ff fd43 	bl	800232c <UB_VGA_DrawBitmap>
 80028a6:	e000      	b.n	80028aa <UB_VGA_writeText+0x406>
                			default: break;
 80028a8:	bf00      	nop
                	default: break;
 80028aa:	bf00      	nop
            	}
                break;
 80028ac:	f001 b8d0 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'e':
            	switch(fontname)
 80028b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d002      	beq.n	80028be <UB_VGA_writeText+0x41a>
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d02f      	beq.n	800291c <UB_VGA_writeText+0x478>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 4, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 30, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 504, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80028bc:	e05c      	b.n	8002978 <UB_VGA_writeText+0x4d4>
            			switch(fontstyle)
 80028be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80028c2:	2b03      	cmp	r3, #3
 80028c4:	d01c      	beq.n	8002900 <UB_VGA_writeText+0x45c>
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	dc26      	bgt.n	8002918 <UB_VGA_writeText+0x474>
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d002      	beq.n	80028d4 <UB_VGA_writeText+0x430>
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d00b      	beq.n	80028ea <UB_VGA_writeText+0x446>
            				default: break;
 80028d2:	e021      	b.n	8002918 <UB_VGA_writeText+0x474>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'e', color, fontsize); break;
 80028d4:	7afa      	ldrb	r2, [r7, #11]
 80028d6:	89b9      	ldrh	r1, [r7, #12]
 80028d8:	8ab8      	ldrh	r0, [r7, #20]
 80028da:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	4613      	mov	r3, r2
 80028e2:	2265      	movs	r2, #101	; 0x65
 80028e4:	f7ff fd22 	bl	800232c <UB_VGA_DrawBitmap>
 80028e8:	e017      	b.n	800291a <UB_VGA_writeText+0x476>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'E', color, fontsize); break;
 80028ea:	7afa      	ldrb	r2, [r7, #11]
 80028ec:	89b9      	ldrh	r1, [r7, #12]
 80028ee:	8ab8      	ldrh	r0, [r7, #20]
 80028f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	4613      	mov	r3, r2
 80028f8:	2245      	movs	r2, #69	; 0x45
 80028fa:	f7ff fd17 	bl	800232c <UB_VGA_DrawBitmap>
 80028fe:	e00c      	b.n	800291a <UB_VGA_writeText+0x476>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 530, color, fontsize); break;
 8002900:	7afa      	ldrb	r2, [r7, #11]
 8002902:	89b9      	ldrh	r1, [r7, #12]
 8002904:	8ab8      	ldrh	r0, [r7, #20]
 8002906:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	4613      	mov	r3, r2
 800290e:	f240 2212 	movw	r2, #530	; 0x212
 8002912:	f7ff fd0b 	bl	800232c <UB_VGA_DrawBitmap>
 8002916:	e000      	b.n	800291a <UB_VGA_writeText+0x476>
            				default: break;
 8002918:	bf00      	nop
            			break;
 800291a:	e02e      	b.n	800297a <UB_VGA_writeText+0x4d6>
                		switch(fontstyle)
 800291c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002920:	2b03      	cmp	r3, #3
 8002922:	d01c      	beq.n	800295e <UB_VGA_writeText+0x4ba>
 8002924:	2b03      	cmp	r3, #3
 8002926:	dc26      	bgt.n	8002976 <UB_VGA_writeText+0x4d2>
 8002928:	2b01      	cmp	r3, #1
 800292a:	d002      	beq.n	8002932 <UB_VGA_writeText+0x48e>
 800292c:	2b02      	cmp	r3, #2
 800292e:	d00b      	beq.n	8002948 <UB_VGA_writeText+0x4a4>
                			default: break;
 8002930:	e021      	b.n	8002976 <UB_VGA_writeText+0x4d2>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 4, color, fontsize); break;
 8002932:	7afa      	ldrb	r2, [r7, #11]
 8002934:	89b9      	ldrh	r1, [r7, #12]
 8002936:	8ab8      	ldrh	r0, [r7, #20]
 8002938:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	4613      	mov	r3, r2
 8002940:	2204      	movs	r2, #4
 8002942:	f7ff fcf3 	bl	800232c <UB_VGA_DrawBitmap>
 8002946:	e017      	b.n	8002978 <UB_VGA_writeText+0x4d4>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 30, color, fontsize); break;
 8002948:	7afa      	ldrb	r2, [r7, #11]
 800294a:	89b9      	ldrh	r1, [r7, #12]
 800294c:	8ab8      	ldrh	r0, [r7, #20]
 800294e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	4613      	mov	r3, r2
 8002956:	221e      	movs	r2, #30
 8002958:	f7ff fce8 	bl	800232c <UB_VGA_DrawBitmap>
 800295c:	e00c      	b.n	8002978 <UB_VGA_writeText+0x4d4>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 504, color, fontsize); break;
 800295e:	7afa      	ldrb	r2, [r7, #11]
 8002960:	89b9      	ldrh	r1, [r7, #12]
 8002962:	8ab8      	ldrh	r0, [r7, #20]
 8002964:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	4613      	mov	r3, r2
 800296c:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8002970:	f7ff fcdc 	bl	800232c <UB_VGA_DrawBitmap>
 8002974:	e000      	b.n	8002978 <UB_VGA_writeText+0x4d4>
                			default: break;
 8002976:	bf00      	nop
                	default: break;
 8002978:	bf00      	nop
            	}
                break;
 800297a:	f001 b869 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'f':
            	switch(fontname)
 800297e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d002      	beq.n	800298c <UB_VGA_writeText+0x4e8>
 8002986:	2b02      	cmp	r3, #2
 8002988:	d02f      	beq.n	80029ea <UB_VGA_writeText+0x546>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 5, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 31, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 505, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 800298a:	e05c      	b.n	8002a46 <UB_VGA_writeText+0x5a2>
            			switch(fontstyle)
 800298c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002990:	2b03      	cmp	r3, #3
 8002992:	d01c      	beq.n	80029ce <UB_VGA_writeText+0x52a>
 8002994:	2b03      	cmp	r3, #3
 8002996:	dc26      	bgt.n	80029e6 <UB_VGA_writeText+0x542>
 8002998:	2b01      	cmp	r3, #1
 800299a:	d002      	beq.n	80029a2 <UB_VGA_writeText+0x4fe>
 800299c:	2b02      	cmp	r3, #2
 800299e:	d00b      	beq.n	80029b8 <UB_VGA_writeText+0x514>
            				default: break;
 80029a0:	e021      	b.n	80029e6 <UB_VGA_writeText+0x542>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'f', color, fontsize); break;
 80029a2:	7afa      	ldrb	r2, [r7, #11]
 80029a4:	89b9      	ldrh	r1, [r7, #12]
 80029a6:	8ab8      	ldrh	r0, [r7, #20]
 80029a8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	4613      	mov	r3, r2
 80029b0:	2266      	movs	r2, #102	; 0x66
 80029b2:	f7ff fcbb 	bl	800232c <UB_VGA_DrawBitmap>
 80029b6:	e017      	b.n	80029e8 <UB_VGA_writeText+0x544>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'F', color, fontsize); break;
 80029b8:	7afa      	ldrb	r2, [r7, #11]
 80029ba:	89b9      	ldrh	r1, [r7, #12]
 80029bc:	8ab8      	ldrh	r0, [r7, #20]
 80029be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	4613      	mov	r3, r2
 80029c6:	2246      	movs	r2, #70	; 0x46
 80029c8:	f7ff fcb0 	bl	800232c <UB_VGA_DrawBitmap>
 80029cc:	e00c      	b.n	80029e8 <UB_VGA_writeText+0x544>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 531, color, fontsize); break;
 80029ce:	7afa      	ldrb	r2, [r7, #11]
 80029d0:	89b9      	ldrh	r1, [r7, #12]
 80029d2:	8ab8      	ldrh	r0, [r7, #20]
 80029d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	4613      	mov	r3, r2
 80029dc:	f240 2213 	movw	r2, #531	; 0x213
 80029e0:	f7ff fca4 	bl	800232c <UB_VGA_DrawBitmap>
 80029e4:	e000      	b.n	80029e8 <UB_VGA_writeText+0x544>
            				default: break;
 80029e6:	bf00      	nop
            			break;
 80029e8:	e02e      	b.n	8002a48 <UB_VGA_writeText+0x5a4>
                		switch(fontstyle)
 80029ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d01c      	beq.n	8002a2c <UB_VGA_writeText+0x588>
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	dc26      	bgt.n	8002a44 <UB_VGA_writeText+0x5a0>
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d002      	beq.n	8002a00 <UB_VGA_writeText+0x55c>
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d00b      	beq.n	8002a16 <UB_VGA_writeText+0x572>
                			default: break;
 80029fe:	e021      	b.n	8002a44 <UB_VGA_writeText+0x5a0>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 5, color, fontsize); break;
 8002a00:	7afa      	ldrb	r2, [r7, #11]
 8002a02:	89b9      	ldrh	r1, [r7, #12]
 8002a04:	8ab8      	ldrh	r0, [r7, #20]
 8002a06:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	2205      	movs	r2, #5
 8002a10:	f7ff fc8c 	bl	800232c <UB_VGA_DrawBitmap>
 8002a14:	e017      	b.n	8002a46 <UB_VGA_writeText+0x5a2>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 31, color, fontsize); break;
 8002a16:	7afa      	ldrb	r2, [r7, #11]
 8002a18:	89b9      	ldrh	r1, [r7, #12]
 8002a1a:	8ab8      	ldrh	r0, [r7, #20]
 8002a1c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a20:	9300      	str	r3, [sp, #0]
 8002a22:	4613      	mov	r3, r2
 8002a24:	221f      	movs	r2, #31
 8002a26:	f7ff fc81 	bl	800232c <UB_VGA_DrawBitmap>
 8002a2a:	e00c      	b.n	8002a46 <UB_VGA_writeText+0x5a2>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 505, color, fontsize); break;
 8002a2c:	7afa      	ldrb	r2, [r7, #11]
 8002a2e:	89b9      	ldrh	r1, [r7, #12]
 8002a30:	8ab8      	ldrh	r0, [r7, #20]
 8002a32:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	f240 12f9 	movw	r2, #505	; 0x1f9
 8002a3e:	f7ff fc75 	bl	800232c <UB_VGA_DrawBitmap>
 8002a42:	e000      	b.n	8002a46 <UB_VGA_writeText+0x5a2>
                			default: break;
 8002a44:	bf00      	nop
                	default: break;
 8002a46:	bf00      	nop
            	}
                break;
 8002a48:	f001 b802 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'g':
            	switch(fontname)
 8002a4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d002      	beq.n	8002a5a <UB_VGA_writeText+0x5b6>
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d02f      	beq.n	8002ab8 <UB_VGA_writeText+0x614>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 6, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 32, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 506, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002a58:	e05c      	b.n	8002b14 <UB_VGA_writeText+0x670>
            			switch(fontstyle)
 8002a5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d01c      	beq.n	8002a9c <UB_VGA_writeText+0x5f8>
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	dc26      	bgt.n	8002ab4 <UB_VGA_writeText+0x610>
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d002      	beq.n	8002a70 <UB_VGA_writeText+0x5cc>
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d00b      	beq.n	8002a86 <UB_VGA_writeText+0x5e2>
            				default: break;
 8002a6e:	e021      	b.n	8002ab4 <UB_VGA_writeText+0x610>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'g', color, fontsize); break;
 8002a70:	7afa      	ldrb	r2, [r7, #11]
 8002a72:	89b9      	ldrh	r1, [r7, #12]
 8002a74:	8ab8      	ldrh	r0, [r7, #20]
 8002a76:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	2267      	movs	r2, #103	; 0x67
 8002a80:	f7ff fc54 	bl	800232c <UB_VGA_DrawBitmap>
 8002a84:	e017      	b.n	8002ab6 <UB_VGA_writeText+0x612>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'G', color, fontsize); break;
 8002a86:	7afa      	ldrb	r2, [r7, #11]
 8002a88:	89b9      	ldrh	r1, [r7, #12]
 8002a8a:	8ab8      	ldrh	r0, [r7, #20]
 8002a8c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	4613      	mov	r3, r2
 8002a94:	2247      	movs	r2, #71	; 0x47
 8002a96:	f7ff fc49 	bl	800232c <UB_VGA_DrawBitmap>
 8002a9a:	e00c      	b.n	8002ab6 <UB_VGA_writeText+0x612>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 532, color, fontsize); break;
 8002a9c:	7afa      	ldrb	r2, [r7, #11]
 8002a9e:	89b9      	ldrh	r1, [r7, #12]
 8002aa0:	8ab8      	ldrh	r0, [r7, #20]
 8002aa2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	f44f 7205 	mov.w	r2, #532	; 0x214
 8002aae:	f7ff fc3d 	bl	800232c <UB_VGA_DrawBitmap>
 8002ab2:	e000      	b.n	8002ab6 <UB_VGA_writeText+0x612>
            				default: break;
 8002ab4:	bf00      	nop
            			break;
 8002ab6:	e02e      	b.n	8002b16 <UB_VGA_writeText+0x672>
                		switch(fontstyle)
 8002ab8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d01c      	beq.n	8002afa <UB_VGA_writeText+0x656>
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	dc26      	bgt.n	8002b12 <UB_VGA_writeText+0x66e>
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d002      	beq.n	8002ace <UB_VGA_writeText+0x62a>
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d00b      	beq.n	8002ae4 <UB_VGA_writeText+0x640>
                			default: break;
 8002acc:	e021      	b.n	8002b12 <UB_VGA_writeText+0x66e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 6, color, fontsize); break;
 8002ace:	7afa      	ldrb	r2, [r7, #11]
 8002ad0:	89b9      	ldrh	r1, [r7, #12]
 8002ad2:	8ab8      	ldrh	r0, [r7, #20]
 8002ad4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	4613      	mov	r3, r2
 8002adc:	2206      	movs	r2, #6
 8002ade:	f7ff fc25 	bl	800232c <UB_VGA_DrawBitmap>
 8002ae2:	e017      	b.n	8002b14 <UB_VGA_writeText+0x670>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 32, color, fontsize); break;
 8002ae4:	7afa      	ldrb	r2, [r7, #11]
 8002ae6:	89b9      	ldrh	r1, [r7, #12]
 8002ae8:	8ab8      	ldrh	r0, [r7, #20]
 8002aea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	4613      	mov	r3, r2
 8002af2:	2220      	movs	r2, #32
 8002af4:	f7ff fc1a 	bl	800232c <UB_VGA_DrawBitmap>
 8002af8:	e00c      	b.n	8002b14 <UB_VGA_writeText+0x670>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 506, color, fontsize); break;
 8002afa:	7afa      	ldrb	r2, [r7, #11]
 8002afc:	89b9      	ldrh	r1, [r7, #12]
 8002afe:	8ab8      	ldrh	r0, [r7, #20]
 8002b00:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	4613      	mov	r3, r2
 8002b08:	f44f 72fd 	mov.w	r2, #506	; 0x1fa
 8002b0c:	f7ff fc0e 	bl	800232c <UB_VGA_DrawBitmap>
 8002b10:	e000      	b.n	8002b14 <UB_VGA_writeText+0x670>
                			default: break;
 8002b12:	bf00      	nop
                	default: break;
 8002b14:	bf00      	nop
            	}
                break;
 8002b16:	f000 bf9b 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'h':
            	switch(fontname)
 8002b1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d002      	beq.n	8002b28 <UB_VGA_writeText+0x684>
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d02f      	beq.n	8002b86 <UB_VGA_writeText+0x6e2>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 7, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 33, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 507, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002b26:	e05c      	b.n	8002be2 <UB_VGA_writeText+0x73e>
            			switch(fontstyle)
 8002b28:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d01c      	beq.n	8002b6a <UB_VGA_writeText+0x6c6>
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	dc26      	bgt.n	8002b82 <UB_VGA_writeText+0x6de>
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d002      	beq.n	8002b3e <UB_VGA_writeText+0x69a>
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d00b      	beq.n	8002b54 <UB_VGA_writeText+0x6b0>
            				default: break;
 8002b3c:	e021      	b.n	8002b82 <UB_VGA_writeText+0x6de>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'h', color, fontsize); break;
 8002b3e:	7afa      	ldrb	r2, [r7, #11]
 8002b40:	89b9      	ldrh	r1, [r7, #12]
 8002b42:	8ab8      	ldrh	r0, [r7, #20]
 8002b44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	2268      	movs	r2, #104	; 0x68
 8002b4e:	f7ff fbed 	bl	800232c <UB_VGA_DrawBitmap>
 8002b52:	e017      	b.n	8002b84 <UB_VGA_writeText+0x6e0>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'H', color, fontsize); break;
 8002b54:	7afa      	ldrb	r2, [r7, #11]
 8002b56:	89b9      	ldrh	r1, [r7, #12]
 8002b58:	8ab8      	ldrh	r0, [r7, #20]
 8002b5a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	2248      	movs	r2, #72	; 0x48
 8002b64:	f7ff fbe2 	bl	800232c <UB_VGA_DrawBitmap>
 8002b68:	e00c      	b.n	8002b84 <UB_VGA_writeText+0x6e0>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 533, color, fontsize); break;
 8002b6a:	7afa      	ldrb	r2, [r7, #11]
 8002b6c:	89b9      	ldrh	r1, [r7, #12]
 8002b6e:	8ab8      	ldrh	r0, [r7, #20]
 8002b70:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	4613      	mov	r3, r2
 8002b78:	f240 2215 	movw	r2, #533	; 0x215
 8002b7c:	f7ff fbd6 	bl	800232c <UB_VGA_DrawBitmap>
 8002b80:	e000      	b.n	8002b84 <UB_VGA_writeText+0x6e0>
            				default: break;
 8002b82:	bf00      	nop
            			break;
 8002b84:	e02e      	b.n	8002be4 <UB_VGA_writeText+0x740>
                		switch(fontstyle)
 8002b86:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d01c      	beq.n	8002bc8 <UB_VGA_writeText+0x724>
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	dc26      	bgt.n	8002be0 <UB_VGA_writeText+0x73c>
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d002      	beq.n	8002b9c <UB_VGA_writeText+0x6f8>
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d00b      	beq.n	8002bb2 <UB_VGA_writeText+0x70e>
                			default: break;
 8002b9a:	e021      	b.n	8002be0 <UB_VGA_writeText+0x73c>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 7, color, fontsize); break;
 8002b9c:	7afa      	ldrb	r2, [r7, #11]
 8002b9e:	89b9      	ldrh	r1, [r7, #12]
 8002ba0:	8ab8      	ldrh	r0, [r7, #20]
 8002ba2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	2207      	movs	r2, #7
 8002bac:	f7ff fbbe 	bl	800232c <UB_VGA_DrawBitmap>
 8002bb0:	e017      	b.n	8002be2 <UB_VGA_writeText+0x73e>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 33, color, fontsize); break;
 8002bb2:	7afa      	ldrb	r2, [r7, #11]
 8002bb4:	89b9      	ldrh	r1, [r7, #12]
 8002bb6:	8ab8      	ldrh	r0, [r7, #20]
 8002bb8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	2221      	movs	r2, #33	; 0x21
 8002bc2:	f7ff fbb3 	bl	800232c <UB_VGA_DrawBitmap>
 8002bc6:	e00c      	b.n	8002be2 <UB_VGA_writeText+0x73e>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 507, color, fontsize); break;
 8002bc8:	7afa      	ldrb	r2, [r7, #11]
 8002bca:	89b9      	ldrh	r1, [r7, #12]
 8002bcc:	8ab8      	ldrh	r0, [r7, #20]
 8002bce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	f240 12fb 	movw	r2, #507	; 0x1fb
 8002bda:	f7ff fba7 	bl	800232c <UB_VGA_DrawBitmap>
 8002bde:	e000      	b.n	8002be2 <UB_VGA_writeText+0x73e>
                			default: break;
 8002be0:	bf00      	nop
                	default: break;
 8002be2:	bf00      	nop
            	}
                break;
 8002be4:	f000 bf34 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'i':
            	switch(fontname)
 8002be8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d002      	beq.n	8002bf6 <UB_VGA_writeText+0x752>
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d02f      	beq.n	8002c54 <UB_VGA_writeText+0x7b0>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 8, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 34, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 508, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002bf4:	e05c      	b.n	8002cb0 <UB_VGA_writeText+0x80c>
            			switch(fontstyle)
 8002bf6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002bfa:	2b03      	cmp	r3, #3
 8002bfc:	d01c      	beq.n	8002c38 <UB_VGA_writeText+0x794>
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	dc26      	bgt.n	8002c50 <UB_VGA_writeText+0x7ac>
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d002      	beq.n	8002c0c <UB_VGA_writeText+0x768>
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d00b      	beq.n	8002c22 <UB_VGA_writeText+0x77e>
            				default: break;
 8002c0a:	e021      	b.n	8002c50 <UB_VGA_writeText+0x7ac>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'i', color, fontsize); break;
 8002c0c:	7afa      	ldrb	r2, [r7, #11]
 8002c0e:	89b9      	ldrh	r1, [r7, #12]
 8002c10:	8ab8      	ldrh	r0, [r7, #20]
 8002c12:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	2269      	movs	r2, #105	; 0x69
 8002c1c:	f7ff fb86 	bl	800232c <UB_VGA_DrawBitmap>
 8002c20:	e017      	b.n	8002c52 <UB_VGA_writeText+0x7ae>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'I', color, fontsize); break;
 8002c22:	7afa      	ldrb	r2, [r7, #11]
 8002c24:	89b9      	ldrh	r1, [r7, #12]
 8002c26:	8ab8      	ldrh	r0, [r7, #20]
 8002c28:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	2249      	movs	r2, #73	; 0x49
 8002c32:	f7ff fb7b 	bl	800232c <UB_VGA_DrawBitmap>
 8002c36:	e00c      	b.n	8002c52 <UB_VGA_writeText+0x7ae>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 534, color, fontsize); break;
 8002c38:	7afa      	ldrb	r2, [r7, #11]
 8002c3a:	89b9      	ldrh	r1, [r7, #12]
 8002c3c:	8ab8      	ldrh	r0, [r7, #20]
 8002c3e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	4613      	mov	r3, r2
 8002c46:	f240 2216 	movw	r2, #534	; 0x216
 8002c4a:	f7ff fb6f 	bl	800232c <UB_VGA_DrawBitmap>
 8002c4e:	e000      	b.n	8002c52 <UB_VGA_writeText+0x7ae>
            				default: break;
 8002c50:	bf00      	nop
            			break;
 8002c52:	e02e      	b.n	8002cb2 <UB_VGA_writeText+0x80e>
                		switch(fontstyle)
 8002c54:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d01c      	beq.n	8002c96 <UB_VGA_writeText+0x7f2>
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	dc26      	bgt.n	8002cae <UB_VGA_writeText+0x80a>
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d002      	beq.n	8002c6a <UB_VGA_writeText+0x7c6>
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d00b      	beq.n	8002c80 <UB_VGA_writeText+0x7dc>
                			default: break;
 8002c68:	e021      	b.n	8002cae <UB_VGA_writeText+0x80a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 8, color, fontsize); break;
 8002c6a:	7afa      	ldrb	r2, [r7, #11]
 8002c6c:	89b9      	ldrh	r1, [r7, #12]
 8002c6e:	8ab8      	ldrh	r0, [r7, #20]
 8002c70:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	4613      	mov	r3, r2
 8002c78:	2208      	movs	r2, #8
 8002c7a:	f7ff fb57 	bl	800232c <UB_VGA_DrawBitmap>
 8002c7e:	e017      	b.n	8002cb0 <UB_VGA_writeText+0x80c>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 34, color, fontsize); break;
 8002c80:	7afa      	ldrb	r2, [r7, #11]
 8002c82:	89b9      	ldrh	r1, [r7, #12]
 8002c84:	8ab8      	ldrh	r0, [r7, #20]
 8002c86:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	2222      	movs	r2, #34	; 0x22
 8002c90:	f7ff fb4c 	bl	800232c <UB_VGA_DrawBitmap>
 8002c94:	e00c      	b.n	8002cb0 <UB_VGA_writeText+0x80c>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 508, color, fontsize); break;
 8002c96:	7afa      	ldrb	r2, [r7, #11]
 8002c98:	89b9      	ldrh	r1, [r7, #12]
 8002c9a:	8ab8      	ldrh	r0, [r7, #20]
 8002c9c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8002ca8:	f7ff fb40 	bl	800232c <UB_VGA_DrawBitmap>
 8002cac:	e000      	b.n	8002cb0 <UB_VGA_writeText+0x80c>
                			default: break;
 8002cae:	bf00      	nop
                	default: break;
 8002cb0:	bf00      	nop
            	}
                break;
 8002cb2:	f000 becd 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'j':
            	switch(fontname)
 8002cb6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d002      	beq.n	8002cc4 <UB_VGA_writeText+0x820>
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d02f      	beq.n	8002d22 <UB_VGA_writeText+0x87e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 9, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 35, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 509, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002cc2:	e05c      	b.n	8002d7e <UB_VGA_writeText+0x8da>
            			switch(fontstyle)
 8002cc4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d01c      	beq.n	8002d06 <UB_VGA_writeText+0x862>
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	dc26      	bgt.n	8002d1e <UB_VGA_writeText+0x87a>
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d002      	beq.n	8002cda <UB_VGA_writeText+0x836>
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d00b      	beq.n	8002cf0 <UB_VGA_writeText+0x84c>
            				default: break;
 8002cd8:	e021      	b.n	8002d1e <UB_VGA_writeText+0x87a>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'j', color, fontsize); break;
 8002cda:	7afa      	ldrb	r2, [r7, #11]
 8002cdc:	89b9      	ldrh	r1, [r7, #12]
 8002cde:	8ab8      	ldrh	r0, [r7, #20]
 8002ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	226a      	movs	r2, #106	; 0x6a
 8002cea:	f7ff fb1f 	bl	800232c <UB_VGA_DrawBitmap>
 8002cee:	e017      	b.n	8002d20 <UB_VGA_writeText+0x87c>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'J', color, fontsize); break;
 8002cf0:	7afa      	ldrb	r2, [r7, #11]
 8002cf2:	89b9      	ldrh	r1, [r7, #12]
 8002cf4:	8ab8      	ldrh	r0, [r7, #20]
 8002cf6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	224a      	movs	r2, #74	; 0x4a
 8002d00:	f7ff fb14 	bl	800232c <UB_VGA_DrawBitmap>
 8002d04:	e00c      	b.n	8002d20 <UB_VGA_writeText+0x87c>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 535, color, fontsize); break;
 8002d06:	7afa      	ldrb	r2, [r7, #11]
 8002d08:	89b9      	ldrh	r1, [r7, #12]
 8002d0a:	8ab8      	ldrh	r0, [r7, #20]
 8002d0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	4613      	mov	r3, r2
 8002d14:	f240 2217 	movw	r2, #535	; 0x217
 8002d18:	f7ff fb08 	bl	800232c <UB_VGA_DrawBitmap>
 8002d1c:	e000      	b.n	8002d20 <UB_VGA_writeText+0x87c>
            				default: break;
 8002d1e:	bf00      	nop
            			break;
 8002d20:	e02e      	b.n	8002d80 <UB_VGA_writeText+0x8dc>
                		switch(fontstyle)
 8002d22:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002d26:	2b03      	cmp	r3, #3
 8002d28:	d01c      	beq.n	8002d64 <UB_VGA_writeText+0x8c0>
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	dc26      	bgt.n	8002d7c <UB_VGA_writeText+0x8d8>
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d002      	beq.n	8002d38 <UB_VGA_writeText+0x894>
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d00b      	beq.n	8002d4e <UB_VGA_writeText+0x8aa>
                			default: break;
 8002d36:	e021      	b.n	8002d7c <UB_VGA_writeText+0x8d8>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 9, color, fontsize); break;
 8002d38:	7afa      	ldrb	r2, [r7, #11]
 8002d3a:	89b9      	ldrh	r1, [r7, #12]
 8002d3c:	8ab8      	ldrh	r0, [r7, #20]
 8002d3e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4613      	mov	r3, r2
 8002d46:	2209      	movs	r2, #9
 8002d48:	f7ff faf0 	bl	800232c <UB_VGA_DrawBitmap>
 8002d4c:	e017      	b.n	8002d7e <UB_VGA_writeText+0x8da>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 35, color, fontsize); break;
 8002d4e:	7afa      	ldrb	r2, [r7, #11]
 8002d50:	89b9      	ldrh	r1, [r7, #12]
 8002d52:	8ab8      	ldrh	r0, [r7, #20]
 8002d54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	2223      	movs	r2, #35	; 0x23
 8002d5e:	f7ff fae5 	bl	800232c <UB_VGA_DrawBitmap>
 8002d62:	e00c      	b.n	8002d7e <UB_VGA_writeText+0x8da>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 509, color, fontsize); break;
 8002d64:	7afa      	ldrb	r2, [r7, #11]
 8002d66:	89b9      	ldrh	r1, [r7, #12]
 8002d68:	8ab8      	ldrh	r0, [r7, #20]
 8002d6a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	4613      	mov	r3, r2
 8002d72:	f240 12fd 	movw	r2, #509	; 0x1fd
 8002d76:	f7ff fad9 	bl	800232c <UB_VGA_DrawBitmap>
 8002d7a:	e000      	b.n	8002d7e <UB_VGA_writeText+0x8da>
                			default: break;
 8002d7c:	bf00      	nop
                	default: break;
 8002d7e:	bf00      	nop
            	}
                break;
 8002d80:	f000 be66 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'k':
            	switch(fontname)
 8002d84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d002      	beq.n	8002d92 <UB_VGA_writeText+0x8ee>
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d02f      	beq.n	8002df0 <UB_VGA_writeText+0x94c>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 10, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 36, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 510, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002d90:	e05c      	b.n	8002e4c <UB_VGA_writeText+0x9a8>
            			switch(fontstyle)
 8002d92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d01c      	beq.n	8002dd4 <UB_VGA_writeText+0x930>
 8002d9a:	2b03      	cmp	r3, #3
 8002d9c:	dc26      	bgt.n	8002dec <UB_VGA_writeText+0x948>
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d002      	beq.n	8002da8 <UB_VGA_writeText+0x904>
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d00b      	beq.n	8002dbe <UB_VGA_writeText+0x91a>
            				default: break;
 8002da6:	e021      	b.n	8002dec <UB_VGA_writeText+0x948>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'k', color, fontsize); break;
 8002da8:	7afa      	ldrb	r2, [r7, #11]
 8002daa:	89b9      	ldrh	r1, [r7, #12]
 8002dac:	8ab8      	ldrh	r0, [r7, #20]
 8002dae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	4613      	mov	r3, r2
 8002db6:	226b      	movs	r2, #107	; 0x6b
 8002db8:	f7ff fab8 	bl	800232c <UB_VGA_DrawBitmap>
 8002dbc:	e017      	b.n	8002dee <UB_VGA_writeText+0x94a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'K', color, fontsize); break;
 8002dbe:	7afa      	ldrb	r2, [r7, #11]
 8002dc0:	89b9      	ldrh	r1, [r7, #12]
 8002dc2:	8ab8      	ldrh	r0, [r7, #20]
 8002dc4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	224b      	movs	r2, #75	; 0x4b
 8002dce:	f7ff faad 	bl	800232c <UB_VGA_DrawBitmap>
 8002dd2:	e00c      	b.n	8002dee <UB_VGA_writeText+0x94a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 536, color, fontsize); break;
 8002dd4:	7afa      	ldrb	r2, [r7, #11]
 8002dd6:	89b9      	ldrh	r1, [r7, #12]
 8002dd8:	8ab8      	ldrh	r0, [r7, #20]
 8002dda:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	4613      	mov	r3, r2
 8002de2:	f44f 7206 	mov.w	r2, #536	; 0x218
 8002de6:	f7ff faa1 	bl	800232c <UB_VGA_DrawBitmap>
 8002dea:	e000      	b.n	8002dee <UB_VGA_writeText+0x94a>
            				default: break;
 8002dec:	bf00      	nop
            			break;
 8002dee:	e02e      	b.n	8002e4e <UB_VGA_writeText+0x9aa>
                		switch(fontstyle)
 8002df0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d01c      	beq.n	8002e32 <UB_VGA_writeText+0x98e>
 8002df8:	2b03      	cmp	r3, #3
 8002dfa:	dc26      	bgt.n	8002e4a <UB_VGA_writeText+0x9a6>
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d002      	beq.n	8002e06 <UB_VGA_writeText+0x962>
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d00b      	beq.n	8002e1c <UB_VGA_writeText+0x978>
                			default: break;
 8002e04:	e021      	b.n	8002e4a <UB_VGA_writeText+0x9a6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 10, color, fontsize); break;
 8002e06:	7afa      	ldrb	r2, [r7, #11]
 8002e08:	89b9      	ldrh	r1, [r7, #12]
 8002e0a:	8ab8      	ldrh	r0, [r7, #20]
 8002e0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	4613      	mov	r3, r2
 8002e14:	220a      	movs	r2, #10
 8002e16:	f7ff fa89 	bl	800232c <UB_VGA_DrawBitmap>
 8002e1a:	e017      	b.n	8002e4c <UB_VGA_writeText+0x9a8>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 36, color, fontsize); break;
 8002e1c:	7afa      	ldrb	r2, [r7, #11]
 8002e1e:	89b9      	ldrh	r1, [r7, #12]
 8002e20:	8ab8      	ldrh	r0, [r7, #20]
 8002e22:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	2224      	movs	r2, #36	; 0x24
 8002e2c:	f7ff fa7e 	bl	800232c <UB_VGA_DrawBitmap>
 8002e30:	e00c      	b.n	8002e4c <UB_VGA_writeText+0x9a8>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 510, color, fontsize); break;
 8002e32:	7afa      	ldrb	r2, [r7, #11]
 8002e34:	89b9      	ldrh	r1, [r7, #12]
 8002e36:	8ab8      	ldrh	r0, [r7, #20]
 8002e38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8002e44:	f7ff fa72 	bl	800232c <UB_VGA_DrawBitmap>
 8002e48:	e000      	b.n	8002e4c <UB_VGA_writeText+0x9a8>
                			default: break;
 8002e4a:	bf00      	nop
                	default: break;
 8002e4c:	bf00      	nop
            	}
                break;
 8002e4e:	f000 bdff 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'l':
            	switch(fontname)
 8002e52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d002      	beq.n	8002e60 <UB_VGA_writeText+0x9bc>
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d02f      	beq.n	8002ebe <UB_VGA_writeText+0xa1a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 11, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 37, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 511, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002e5e:	e05c      	b.n	8002f1a <UB_VGA_writeText+0xa76>
            			switch(fontstyle)
 8002e60:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	d01c      	beq.n	8002ea2 <UB_VGA_writeText+0x9fe>
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	dc26      	bgt.n	8002eba <UB_VGA_writeText+0xa16>
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d002      	beq.n	8002e76 <UB_VGA_writeText+0x9d2>
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d00b      	beq.n	8002e8c <UB_VGA_writeText+0x9e8>
            				default: break;
 8002e74:	e021      	b.n	8002eba <UB_VGA_writeText+0xa16>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'l', color, fontsize); break;
 8002e76:	7afa      	ldrb	r2, [r7, #11]
 8002e78:	89b9      	ldrh	r1, [r7, #12]
 8002e7a:	8ab8      	ldrh	r0, [r7, #20]
 8002e7c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	4613      	mov	r3, r2
 8002e84:	226c      	movs	r2, #108	; 0x6c
 8002e86:	f7ff fa51 	bl	800232c <UB_VGA_DrawBitmap>
 8002e8a:	e017      	b.n	8002ebc <UB_VGA_writeText+0xa18>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'L', color, fontsize); break;
 8002e8c:	7afa      	ldrb	r2, [r7, #11]
 8002e8e:	89b9      	ldrh	r1, [r7, #12]
 8002e90:	8ab8      	ldrh	r0, [r7, #20]
 8002e92:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	224c      	movs	r2, #76	; 0x4c
 8002e9c:	f7ff fa46 	bl	800232c <UB_VGA_DrawBitmap>
 8002ea0:	e00c      	b.n	8002ebc <UB_VGA_writeText+0xa18>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 537, color, fontsize); break;
 8002ea2:	7afa      	ldrb	r2, [r7, #11]
 8002ea4:	89b9      	ldrh	r1, [r7, #12]
 8002ea6:	8ab8      	ldrh	r0, [r7, #20]
 8002ea8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	f240 2219 	movw	r2, #537	; 0x219
 8002eb4:	f7ff fa3a 	bl	800232c <UB_VGA_DrawBitmap>
 8002eb8:	e000      	b.n	8002ebc <UB_VGA_writeText+0xa18>
            				default: break;
 8002eba:	bf00      	nop
            			break;
 8002ebc:	e02e      	b.n	8002f1c <UB_VGA_writeText+0xa78>
                		switch(fontstyle)
 8002ebe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d01c      	beq.n	8002f00 <UB_VGA_writeText+0xa5c>
 8002ec6:	2b03      	cmp	r3, #3
 8002ec8:	dc26      	bgt.n	8002f18 <UB_VGA_writeText+0xa74>
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d002      	beq.n	8002ed4 <UB_VGA_writeText+0xa30>
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d00b      	beq.n	8002eea <UB_VGA_writeText+0xa46>
                			default: break;
 8002ed2:	e021      	b.n	8002f18 <UB_VGA_writeText+0xa74>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 11, color, fontsize); break;
 8002ed4:	7afa      	ldrb	r2, [r7, #11]
 8002ed6:	89b9      	ldrh	r1, [r7, #12]
 8002ed8:	8ab8      	ldrh	r0, [r7, #20]
 8002eda:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	220b      	movs	r2, #11
 8002ee4:	f7ff fa22 	bl	800232c <UB_VGA_DrawBitmap>
 8002ee8:	e017      	b.n	8002f1a <UB_VGA_writeText+0xa76>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 37, color, fontsize); break;
 8002eea:	7afa      	ldrb	r2, [r7, #11]
 8002eec:	89b9      	ldrh	r1, [r7, #12]
 8002eee:	8ab8      	ldrh	r0, [r7, #20]
 8002ef0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	2225      	movs	r2, #37	; 0x25
 8002efa:	f7ff fa17 	bl	800232c <UB_VGA_DrawBitmap>
 8002efe:	e00c      	b.n	8002f1a <UB_VGA_writeText+0xa76>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 511, color, fontsize); break;
 8002f00:	7afa      	ldrb	r2, [r7, #11]
 8002f02:	89b9      	ldrh	r1, [r7, #12]
 8002f04:	8ab8      	ldrh	r0, [r7, #20]
 8002f06:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002f12:	f7ff fa0b 	bl	800232c <UB_VGA_DrawBitmap>
 8002f16:	e000      	b.n	8002f1a <UB_VGA_writeText+0xa76>
                			default: break;
 8002f18:	bf00      	nop
                	default: break;
 8002f1a:	bf00      	nop
            	}
                break;
 8002f1c:	f000 bd98 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'm':
            	switch(fontname)
 8002f20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d002      	beq.n	8002f2e <UB_VGA_writeText+0xa8a>
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d02f      	beq.n	8002f8c <UB_VGA_writeText+0xae8>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 12, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 38, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 512, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002f2c:	e05c      	b.n	8002fe8 <UB_VGA_writeText+0xb44>
            			switch(fontstyle)
 8002f2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d01c      	beq.n	8002f70 <UB_VGA_writeText+0xacc>
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	dc26      	bgt.n	8002f88 <UB_VGA_writeText+0xae4>
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d002      	beq.n	8002f44 <UB_VGA_writeText+0xaa0>
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d00b      	beq.n	8002f5a <UB_VGA_writeText+0xab6>
            				default: break;
 8002f42:	e021      	b.n	8002f88 <UB_VGA_writeText+0xae4>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'm', color, fontsize); break;
 8002f44:	7afa      	ldrb	r2, [r7, #11]
 8002f46:	89b9      	ldrh	r1, [r7, #12]
 8002f48:	8ab8      	ldrh	r0, [r7, #20]
 8002f4a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	4613      	mov	r3, r2
 8002f52:	226d      	movs	r2, #109	; 0x6d
 8002f54:	f7ff f9ea 	bl	800232c <UB_VGA_DrawBitmap>
 8002f58:	e017      	b.n	8002f8a <UB_VGA_writeText+0xae6>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'M', color, fontsize); break;
 8002f5a:	7afa      	ldrb	r2, [r7, #11]
 8002f5c:	89b9      	ldrh	r1, [r7, #12]
 8002f5e:	8ab8      	ldrh	r0, [r7, #20]
 8002f60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	4613      	mov	r3, r2
 8002f68:	224d      	movs	r2, #77	; 0x4d
 8002f6a:	f7ff f9df 	bl	800232c <UB_VGA_DrawBitmap>
 8002f6e:	e00c      	b.n	8002f8a <UB_VGA_writeText+0xae6>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 538, color, fontsize); break;
 8002f70:	7afa      	ldrb	r2, [r7, #11]
 8002f72:	89b9      	ldrh	r1, [r7, #12]
 8002f74:	8ab8      	ldrh	r0, [r7, #20]
 8002f76:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	f240 221a 	movw	r2, #538	; 0x21a
 8002f82:	f7ff f9d3 	bl	800232c <UB_VGA_DrawBitmap>
 8002f86:	e000      	b.n	8002f8a <UB_VGA_writeText+0xae6>
            				default: break;
 8002f88:	bf00      	nop
            			break;
 8002f8a:	e02e      	b.n	8002fea <UB_VGA_writeText+0xb46>
                		switch(fontstyle)
 8002f8c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002f90:	2b03      	cmp	r3, #3
 8002f92:	d01c      	beq.n	8002fce <UB_VGA_writeText+0xb2a>
 8002f94:	2b03      	cmp	r3, #3
 8002f96:	dc26      	bgt.n	8002fe6 <UB_VGA_writeText+0xb42>
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d002      	beq.n	8002fa2 <UB_VGA_writeText+0xafe>
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d00b      	beq.n	8002fb8 <UB_VGA_writeText+0xb14>
                			default: break;
 8002fa0:	e021      	b.n	8002fe6 <UB_VGA_writeText+0xb42>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 12, color, fontsize); break;
 8002fa2:	7afa      	ldrb	r2, [r7, #11]
 8002fa4:	89b9      	ldrh	r1, [r7, #12]
 8002fa6:	8ab8      	ldrh	r0, [r7, #20]
 8002fa8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	220c      	movs	r2, #12
 8002fb2:	f7ff f9bb 	bl	800232c <UB_VGA_DrawBitmap>
 8002fb6:	e017      	b.n	8002fe8 <UB_VGA_writeText+0xb44>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 38, color, fontsize); break;
 8002fb8:	7afa      	ldrb	r2, [r7, #11]
 8002fba:	89b9      	ldrh	r1, [r7, #12]
 8002fbc:	8ab8      	ldrh	r0, [r7, #20]
 8002fbe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	2226      	movs	r2, #38	; 0x26
 8002fc8:	f7ff f9b0 	bl	800232c <UB_VGA_DrawBitmap>
 8002fcc:	e00c      	b.n	8002fe8 <UB_VGA_writeText+0xb44>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 512, color, fontsize); break;
 8002fce:	7afa      	ldrb	r2, [r7, #11]
 8002fd0:	89b9      	ldrh	r1, [r7, #12]
 8002fd2:	8ab8      	ldrh	r0, [r7, #20]
 8002fd4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fe0:	f7ff f9a4 	bl	800232c <UB_VGA_DrawBitmap>
 8002fe4:	e000      	b.n	8002fe8 <UB_VGA_writeText+0xb44>
                			default: break;
 8002fe6:	bf00      	nop
                	default: break;
 8002fe8:	bf00      	nop
            	}
                break;
 8002fea:	f000 bd31 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'n':
            	switch(fontname)
 8002fee:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d002      	beq.n	8002ffc <UB_VGA_writeText+0xb58>
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d02f      	beq.n	800305a <UB_VGA_writeText+0xbb6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 13, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 39, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 513, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8002ffa:	e05c      	b.n	80030b6 <UB_VGA_writeText+0xc12>
            			switch(fontstyle)
 8002ffc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003000:	2b03      	cmp	r3, #3
 8003002:	d01c      	beq.n	800303e <UB_VGA_writeText+0xb9a>
 8003004:	2b03      	cmp	r3, #3
 8003006:	dc26      	bgt.n	8003056 <UB_VGA_writeText+0xbb2>
 8003008:	2b01      	cmp	r3, #1
 800300a:	d002      	beq.n	8003012 <UB_VGA_writeText+0xb6e>
 800300c:	2b02      	cmp	r3, #2
 800300e:	d00b      	beq.n	8003028 <UB_VGA_writeText+0xb84>
            				default: break;
 8003010:	e021      	b.n	8003056 <UB_VGA_writeText+0xbb2>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'n', color, fontsize); break;
 8003012:	7afa      	ldrb	r2, [r7, #11]
 8003014:	89b9      	ldrh	r1, [r7, #12]
 8003016:	8ab8      	ldrh	r0, [r7, #20]
 8003018:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	4613      	mov	r3, r2
 8003020:	226e      	movs	r2, #110	; 0x6e
 8003022:	f7ff f983 	bl	800232c <UB_VGA_DrawBitmap>
 8003026:	e017      	b.n	8003058 <UB_VGA_writeText+0xbb4>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'N', color, fontsize); break;
 8003028:	7afa      	ldrb	r2, [r7, #11]
 800302a:	89b9      	ldrh	r1, [r7, #12]
 800302c:	8ab8      	ldrh	r0, [r7, #20]
 800302e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	4613      	mov	r3, r2
 8003036:	224e      	movs	r2, #78	; 0x4e
 8003038:	f7ff f978 	bl	800232c <UB_VGA_DrawBitmap>
 800303c:	e00c      	b.n	8003058 <UB_VGA_writeText+0xbb4>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 539, color, fontsize); break;
 800303e:	7afa      	ldrb	r2, [r7, #11]
 8003040:	89b9      	ldrh	r1, [r7, #12]
 8003042:	8ab8      	ldrh	r0, [r7, #20]
 8003044:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	4613      	mov	r3, r2
 800304c:	f240 221b 	movw	r2, #539	; 0x21b
 8003050:	f7ff f96c 	bl	800232c <UB_VGA_DrawBitmap>
 8003054:	e000      	b.n	8003058 <UB_VGA_writeText+0xbb4>
            				default: break;
 8003056:	bf00      	nop
            			break;
 8003058:	e02e      	b.n	80030b8 <UB_VGA_writeText+0xc14>
                		switch(fontstyle)
 800305a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800305e:	2b03      	cmp	r3, #3
 8003060:	d01c      	beq.n	800309c <UB_VGA_writeText+0xbf8>
 8003062:	2b03      	cmp	r3, #3
 8003064:	dc26      	bgt.n	80030b4 <UB_VGA_writeText+0xc10>
 8003066:	2b01      	cmp	r3, #1
 8003068:	d002      	beq.n	8003070 <UB_VGA_writeText+0xbcc>
 800306a:	2b02      	cmp	r3, #2
 800306c:	d00b      	beq.n	8003086 <UB_VGA_writeText+0xbe2>
                			default: break;
 800306e:	e021      	b.n	80030b4 <UB_VGA_writeText+0xc10>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 13, color, fontsize); break;
 8003070:	7afa      	ldrb	r2, [r7, #11]
 8003072:	89b9      	ldrh	r1, [r7, #12]
 8003074:	8ab8      	ldrh	r0, [r7, #20]
 8003076:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	220d      	movs	r2, #13
 8003080:	f7ff f954 	bl	800232c <UB_VGA_DrawBitmap>
 8003084:	e017      	b.n	80030b6 <UB_VGA_writeText+0xc12>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 39, color, fontsize); break;
 8003086:	7afa      	ldrb	r2, [r7, #11]
 8003088:	89b9      	ldrh	r1, [r7, #12]
 800308a:	8ab8      	ldrh	r0, [r7, #20]
 800308c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	4613      	mov	r3, r2
 8003094:	2227      	movs	r2, #39	; 0x27
 8003096:	f7ff f949 	bl	800232c <UB_VGA_DrawBitmap>
 800309a:	e00c      	b.n	80030b6 <UB_VGA_writeText+0xc12>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 513, color, fontsize); break;
 800309c:	7afa      	ldrb	r2, [r7, #11]
 800309e:	89b9      	ldrh	r1, [r7, #12]
 80030a0:	8ab8      	ldrh	r0, [r7, #20]
 80030a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	4613      	mov	r3, r2
 80030aa:	f240 2201 	movw	r2, #513	; 0x201
 80030ae:	f7ff f93d 	bl	800232c <UB_VGA_DrawBitmap>
 80030b2:	e000      	b.n	80030b6 <UB_VGA_writeText+0xc12>
                			default: break;
 80030b4:	bf00      	nop
                	default: break;
 80030b6:	bf00      	nop
            	}
                break;
 80030b8:	f000 bcca 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'o':
            	switch(fontname)
 80030bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d002      	beq.n	80030ca <UB_VGA_writeText+0xc26>
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d02f      	beq.n	8003128 <UB_VGA_writeText+0xc84>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 14, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 40, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 514, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80030c8:	e05c      	b.n	8003184 <UB_VGA_writeText+0xce0>
            			switch(fontstyle)
 80030ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d01c      	beq.n	800310c <UB_VGA_writeText+0xc68>
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	dc26      	bgt.n	8003124 <UB_VGA_writeText+0xc80>
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d002      	beq.n	80030e0 <UB_VGA_writeText+0xc3c>
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d00b      	beq.n	80030f6 <UB_VGA_writeText+0xc52>
            				default: break;
 80030de:	e021      	b.n	8003124 <UB_VGA_writeText+0xc80>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'o', color, fontsize); break;
 80030e0:	7afa      	ldrb	r2, [r7, #11]
 80030e2:	89b9      	ldrh	r1, [r7, #12]
 80030e4:	8ab8      	ldrh	r0, [r7, #20]
 80030e6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	4613      	mov	r3, r2
 80030ee:	226f      	movs	r2, #111	; 0x6f
 80030f0:	f7ff f91c 	bl	800232c <UB_VGA_DrawBitmap>
 80030f4:	e017      	b.n	8003126 <UB_VGA_writeText+0xc82>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'O', color, fontsize); break;
 80030f6:	7afa      	ldrb	r2, [r7, #11]
 80030f8:	89b9      	ldrh	r1, [r7, #12]
 80030fa:	8ab8      	ldrh	r0, [r7, #20]
 80030fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	4613      	mov	r3, r2
 8003104:	224f      	movs	r2, #79	; 0x4f
 8003106:	f7ff f911 	bl	800232c <UB_VGA_DrawBitmap>
 800310a:	e00c      	b.n	8003126 <UB_VGA_writeText+0xc82>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 540, color, fontsize); break;
 800310c:	7afa      	ldrb	r2, [r7, #11]
 800310e:	89b9      	ldrh	r1, [r7, #12]
 8003110:	8ab8      	ldrh	r0, [r7, #20]
 8003112:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800311e:	f7ff f905 	bl	800232c <UB_VGA_DrawBitmap>
 8003122:	e000      	b.n	8003126 <UB_VGA_writeText+0xc82>
            				default: break;
 8003124:	bf00      	nop
            			break;
 8003126:	e02e      	b.n	8003186 <UB_VGA_writeText+0xce2>
                		switch(fontstyle)
 8003128:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800312c:	2b03      	cmp	r3, #3
 800312e:	d01c      	beq.n	800316a <UB_VGA_writeText+0xcc6>
 8003130:	2b03      	cmp	r3, #3
 8003132:	dc26      	bgt.n	8003182 <UB_VGA_writeText+0xcde>
 8003134:	2b01      	cmp	r3, #1
 8003136:	d002      	beq.n	800313e <UB_VGA_writeText+0xc9a>
 8003138:	2b02      	cmp	r3, #2
 800313a:	d00b      	beq.n	8003154 <UB_VGA_writeText+0xcb0>
                			default: break;
 800313c:	e021      	b.n	8003182 <UB_VGA_writeText+0xcde>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 14, color, fontsize); break;
 800313e:	7afa      	ldrb	r2, [r7, #11]
 8003140:	89b9      	ldrh	r1, [r7, #12]
 8003142:	8ab8      	ldrh	r0, [r7, #20]
 8003144:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	4613      	mov	r3, r2
 800314c:	220e      	movs	r2, #14
 800314e:	f7ff f8ed 	bl	800232c <UB_VGA_DrawBitmap>
 8003152:	e017      	b.n	8003184 <UB_VGA_writeText+0xce0>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 40, color, fontsize); break;
 8003154:	7afa      	ldrb	r2, [r7, #11]
 8003156:	89b9      	ldrh	r1, [r7, #12]
 8003158:	8ab8      	ldrh	r0, [r7, #20]
 800315a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	4613      	mov	r3, r2
 8003162:	2228      	movs	r2, #40	; 0x28
 8003164:	f7ff f8e2 	bl	800232c <UB_VGA_DrawBitmap>
 8003168:	e00c      	b.n	8003184 <UB_VGA_writeText+0xce0>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 514, color, fontsize); break;
 800316a:	7afa      	ldrb	r2, [r7, #11]
 800316c:	89b9      	ldrh	r1, [r7, #12]
 800316e:	8ab8      	ldrh	r0, [r7, #20]
 8003170:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	4613      	mov	r3, r2
 8003178:	f240 2202 	movw	r2, #514	; 0x202
 800317c:	f7ff f8d6 	bl	800232c <UB_VGA_DrawBitmap>
 8003180:	e000      	b.n	8003184 <UB_VGA_writeText+0xce0>
                			default: break;
 8003182:	bf00      	nop
                	default: break;
 8003184:	bf00      	nop
            	}
                break;
 8003186:	f000 bc63 	b.w	8003a50 <UB_VGA_writeText+0x15ac>
            case 'p':
            	switch(fontname)
 800318a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d002      	beq.n	8003198 <UB_VGA_writeText+0xcf4>
 8003192:	2b02      	cmp	r3, #2
 8003194:	d02f      	beq.n	80031f6 <UB_VGA_writeText+0xd52>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 15, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 41, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 515, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8003196:	e05c      	b.n	8003252 <UB_VGA_writeText+0xdae>
            			switch(fontstyle)
 8003198:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800319c:	2b03      	cmp	r3, #3
 800319e:	d01c      	beq.n	80031da <UB_VGA_writeText+0xd36>
 80031a0:	2b03      	cmp	r3, #3
 80031a2:	dc26      	bgt.n	80031f2 <UB_VGA_writeText+0xd4e>
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d002      	beq.n	80031ae <UB_VGA_writeText+0xd0a>
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d00b      	beq.n	80031c4 <UB_VGA_writeText+0xd20>
            				default: break;
 80031ac:	e021      	b.n	80031f2 <UB_VGA_writeText+0xd4e>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'p', color, fontsize); break;
 80031ae:	7afa      	ldrb	r2, [r7, #11]
 80031b0:	89b9      	ldrh	r1, [r7, #12]
 80031b2:	8ab8      	ldrh	r0, [r7, #20]
 80031b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	4613      	mov	r3, r2
 80031bc:	2270      	movs	r2, #112	; 0x70
 80031be:	f7ff f8b5 	bl	800232c <UB_VGA_DrawBitmap>
 80031c2:	e017      	b.n	80031f4 <UB_VGA_writeText+0xd50>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'P', color, fontsize); break;
 80031c4:	7afa      	ldrb	r2, [r7, #11]
 80031c6:	89b9      	ldrh	r1, [r7, #12]
 80031c8:	8ab8      	ldrh	r0, [r7, #20]
 80031ca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	4613      	mov	r3, r2
 80031d2:	2250      	movs	r2, #80	; 0x50
 80031d4:	f7ff f8aa 	bl	800232c <UB_VGA_DrawBitmap>
 80031d8:	e00c      	b.n	80031f4 <UB_VGA_writeText+0xd50>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 541, color, fontsize); break;
 80031da:	7afa      	ldrb	r2, [r7, #11]
 80031dc:	89b9      	ldrh	r1, [r7, #12]
 80031de:	8ab8      	ldrh	r0, [r7, #20]
 80031e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	4613      	mov	r3, r2
 80031e8:	f240 221d 	movw	r2, #541	; 0x21d
 80031ec:	f7ff f89e 	bl	800232c <UB_VGA_DrawBitmap>
 80031f0:	e000      	b.n	80031f4 <UB_VGA_writeText+0xd50>
            				default: break;
 80031f2:	bf00      	nop
            			break;
 80031f4:	e02e      	b.n	8003254 <UB_VGA_writeText+0xdb0>
                		switch(fontstyle)
 80031f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80031fa:	2b03      	cmp	r3, #3
 80031fc:	d01c      	beq.n	8003238 <UB_VGA_writeText+0xd94>
 80031fe:	2b03      	cmp	r3, #3
 8003200:	dc26      	bgt.n	8003250 <UB_VGA_writeText+0xdac>
 8003202:	2b01      	cmp	r3, #1
 8003204:	d002      	beq.n	800320c <UB_VGA_writeText+0xd68>
 8003206:	2b02      	cmp	r3, #2
 8003208:	d00b      	beq.n	8003222 <UB_VGA_writeText+0xd7e>
                			default: break;
 800320a:	e021      	b.n	8003250 <UB_VGA_writeText+0xdac>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 15, color, fontsize); break;
 800320c:	7afa      	ldrb	r2, [r7, #11]
 800320e:	89b9      	ldrh	r1, [r7, #12]
 8003210:	8ab8      	ldrh	r0, [r7, #20]
 8003212:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	220f      	movs	r2, #15
 800321c:	f7ff f886 	bl	800232c <UB_VGA_DrawBitmap>
 8003220:	e017      	b.n	8003252 <UB_VGA_writeText+0xdae>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 41, color, fontsize); break;
 8003222:	7afa      	ldrb	r2, [r7, #11]
 8003224:	89b9      	ldrh	r1, [r7, #12]
 8003226:	8ab8      	ldrh	r0, [r7, #20]
 8003228:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	4613      	mov	r3, r2
 8003230:	2229      	movs	r2, #41	; 0x29
 8003232:	f7ff f87b 	bl	800232c <UB_VGA_DrawBitmap>
 8003236:	e00c      	b.n	8003252 <UB_VGA_writeText+0xdae>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 515, color, fontsize); break;
 8003238:	7afa      	ldrb	r2, [r7, #11]
 800323a:	89b9      	ldrh	r1, [r7, #12]
 800323c:	8ab8      	ldrh	r0, [r7, #20]
 800323e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	4613      	mov	r3, r2
 8003246:	f240 2203 	movw	r2, #515	; 0x203
 800324a:	f7ff f86f 	bl	800232c <UB_VGA_DrawBitmap>
 800324e:	e000      	b.n	8003252 <UB_VGA_writeText+0xdae>
                			default: break;
 8003250:	bf00      	nop
                	default: break;
 8003252:	bf00      	nop
            	}
                break;
 8003254:	e3fc      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'q':
            	switch(fontname)
 8003256:	f897 3020 	ldrb.w	r3, [r7, #32]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d002      	beq.n	8003264 <UB_VGA_writeText+0xdc0>
 800325e:	2b02      	cmp	r3, #2
 8003260:	d02f      	beq.n	80032c2 <UB_VGA_writeText+0xe1e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 16, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 42, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 516, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8003262:	e05c      	b.n	800331e <UB_VGA_writeText+0xe7a>
            			switch(fontstyle)
 8003264:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003268:	2b03      	cmp	r3, #3
 800326a:	d01c      	beq.n	80032a6 <UB_VGA_writeText+0xe02>
 800326c:	2b03      	cmp	r3, #3
 800326e:	dc26      	bgt.n	80032be <UB_VGA_writeText+0xe1a>
 8003270:	2b01      	cmp	r3, #1
 8003272:	d002      	beq.n	800327a <UB_VGA_writeText+0xdd6>
 8003274:	2b02      	cmp	r3, #2
 8003276:	d00b      	beq.n	8003290 <UB_VGA_writeText+0xdec>
            				default: break;
 8003278:	e021      	b.n	80032be <UB_VGA_writeText+0xe1a>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'q', color, fontsize); break;
 800327a:	7afa      	ldrb	r2, [r7, #11]
 800327c:	89b9      	ldrh	r1, [r7, #12]
 800327e:	8ab8      	ldrh	r0, [r7, #20]
 8003280:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	4613      	mov	r3, r2
 8003288:	2271      	movs	r2, #113	; 0x71
 800328a:	f7ff f84f 	bl	800232c <UB_VGA_DrawBitmap>
 800328e:	e017      	b.n	80032c0 <UB_VGA_writeText+0xe1c>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'Q', color, fontsize); break;
 8003290:	7afa      	ldrb	r2, [r7, #11]
 8003292:	89b9      	ldrh	r1, [r7, #12]
 8003294:	8ab8      	ldrh	r0, [r7, #20]
 8003296:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	4613      	mov	r3, r2
 800329e:	2251      	movs	r2, #81	; 0x51
 80032a0:	f7ff f844 	bl	800232c <UB_VGA_DrawBitmap>
 80032a4:	e00c      	b.n	80032c0 <UB_VGA_writeText+0xe1c>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 542, color, fontsize); break;
 80032a6:	7afa      	ldrb	r2, [r7, #11]
 80032a8:	89b9      	ldrh	r1, [r7, #12]
 80032aa:	8ab8      	ldrh	r0, [r7, #20]
 80032ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	4613      	mov	r3, r2
 80032b4:	f240 221e 	movw	r2, #542	; 0x21e
 80032b8:	f7ff f838 	bl	800232c <UB_VGA_DrawBitmap>
 80032bc:	e000      	b.n	80032c0 <UB_VGA_writeText+0xe1c>
            				default: break;
 80032be:	bf00      	nop
            			break;
 80032c0:	e02e      	b.n	8003320 <UB_VGA_writeText+0xe7c>
                		switch(fontstyle)
 80032c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80032c6:	2b03      	cmp	r3, #3
 80032c8:	d01c      	beq.n	8003304 <UB_VGA_writeText+0xe60>
 80032ca:	2b03      	cmp	r3, #3
 80032cc:	dc26      	bgt.n	800331c <UB_VGA_writeText+0xe78>
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d002      	beq.n	80032d8 <UB_VGA_writeText+0xe34>
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d00b      	beq.n	80032ee <UB_VGA_writeText+0xe4a>
                			default: break;
 80032d6:	e021      	b.n	800331c <UB_VGA_writeText+0xe78>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 16, color, fontsize); break;
 80032d8:	7afa      	ldrb	r2, [r7, #11]
 80032da:	89b9      	ldrh	r1, [r7, #12]
 80032dc:	8ab8      	ldrh	r0, [r7, #20]
 80032de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	4613      	mov	r3, r2
 80032e6:	2210      	movs	r2, #16
 80032e8:	f7ff f820 	bl	800232c <UB_VGA_DrawBitmap>
 80032ec:	e017      	b.n	800331e <UB_VGA_writeText+0xe7a>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 42, color, fontsize); break;
 80032ee:	7afa      	ldrb	r2, [r7, #11]
 80032f0:	89b9      	ldrh	r1, [r7, #12]
 80032f2:	8ab8      	ldrh	r0, [r7, #20]
 80032f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	4613      	mov	r3, r2
 80032fc:	222a      	movs	r2, #42	; 0x2a
 80032fe:	f7ff f815 	bl	800232c <UB_VGA_DrawBitmap>
 8003302:	e00c      	b.n	800331e <UB_VGA_writeText+0xe7a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 516, color, fontsize); break;
 8003304:	7afa      	ldrb	r2, [r7, #11]
 8003306:	89b9      	ldrh	r1, [r7, #12]
 8003308:	8ab8      	ldrh	r0, [r7, #20]
 800330a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	4613      	mov	r3, r2
 8003312:	f44f 7201 	mov.w	r2, #516	; 0x204
 8003316:	f7ff f809 	bl	800232c <UB_VGA_DrawBitmap>
 800331a:	e000      	b.n	800331e <UB_VGA_writeText+0xe7a>
                			default: break;
 800331c:	bf00      	nop
                	default: break;
 800331e:	bf00      	nop
            	}
                break;
 8003320:	e396      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'r':
            	switch(fontname)
 8003322:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d002      	beq.n	8003330 <UB_VGA_writeText+0xe8c>
 800332a:	2b02      	cmp	r3, #2
 800332c:	d02f      	beq.n	800338e <UB_VGA_writeText+0xeea>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 17, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 43, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 517, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 800332e:	e05c      	b.n	80033ea <UB_VGA_writeText+0xf46>
            			switch(fontstyle)
 8003330:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003334:	2b03      	cmp	r3, #3
 8003336:	d01c      	beq.n	8003372 <UB_VGA_writeText+0xece>
 8003338:	2b03      	cmp	r3, #3
 800333a:	dc26      	bgt.n	800338a <UB_VGA_writeText+0xee6>
 800333c:	2b01      	cmp	r3, #1
 800333e:	d002      	beq.n	8003346 <UB_VGA_writeText+0xea2>
 8003340:	2b02      	cmp	r3, #2
 8003342:	d00b      	beq.n	800335c <UB_VGA_writeText+0xeb8>
            				default: break;
 8003344:	e021      	b.n	800338a <UB_VGA_writeText+0xee6>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'r', color, fontsize); break;
 8003346:	7afa      	ldrb	r2, [r7, #11]
 8003348:	89b9      	ldrh	r1, [r7, #12]
 800334a:	8ab8      	ldrh	r0, [r7, #20]
 800334c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	4613      	mov	r3, r2
 8003354:	2272      	movs	r2, #114	; 0x72
 8003356:	f7fe ffe9 	bl	800232c <UB_VGA_DrawBitmap>
 800335a:	e017      	b.n	800338c <UB_VGA_writeText+0xee8>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'R', color, fontsize); break;
 800335c:	7afa      	ldrb	r2, [r7, #11]
 800335e:	89b9      	ldrh	r1, [r7, #12]
 8003360:	8ab8      	ldrh	r0, [r7, #20]
 8003362:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	4613      	mov	r3, r2
 800336a:	2252      	movs	r2, #82	; 0x52
 800336c:	f7fe ffde 	bl	800232c <UB_VGA_DrawBitmap>
 8003370:	e00c      	b.n	800338c <UB_VGA_writeText+0xee8>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 543, color, fontsize); break;
 8003372:	7afa      	ldrb	r2, [r7, #11]
 8003374:	89b9      	ldrh	r1, [r7, #12]
 8003376:	8ab8      	ldrh	r0, [r7, #20]
 8003378:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	4613      	mov	r3, r2
 8003380:	f240 221f 	movw	r2, #543	; 0x21f
 8003384:	f7fe ffd2 	bl	800232c <UB_VGA_DrawBitmap>
 8003388:	e000      	b.n	800338c <UB_VGA_writeText+0xee8>
            				default: break;
 800338a:	bf00      	nop
            			break;
 800338c:	e02e      	b.n	80033ec <UB_VGA_writeText+0xf48>
                		switch(fontstyle)
 800338e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003392:	2b03      	cmp	r3, #3
 8003394:	d01c      	beq.n	80033d0 <UB_VGA_writeText+0xf2c>
 8003396:	2b03      	cmp	r3, #3
 8003398:	dc26      	bgt.n	80033e8 <UB_VGA_writeText+0xf44>
 800339a:	2b01      	cmp	r3, #1
 800339c:	d002      	beq.n	80033a4 <UB_VGA_writeText+0xf00>
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d00b      	beq.n	80033ba <UB_VGA_writeText+0xf16>
                			default: break;
 80033a2:	e021      	b.n	80033e8 <UB_VGA_writeText+0xf44>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 17, color, fontsize); break;
 80033a4:	7afa      	ldrb	r2, [r7, #11]
 80033a6:	89b9      	ldrh	r1, [r7, #12]
 80033a8:	8ab8      	ldrh	r0, [r7, #20]
 80033aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	2211      	movs	r2, #17
 80033b4:	f7fe ffba 	bl	800232c <UB_VGA_DrawBitmap>
 80033b8:	e017      	b.n	80033ea <UB_VGA_writeText+0xf46>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 43, color, fontsize); break;
 80033ba:	7afa      	ldrb	r2, [r7, #11]
 80033bc:	89b9      	ldrh	r1, [r7, #12]
 80033be:	8ab8      	ldrh	r0, [r7, #20]
 80033c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	4613      	mov	r3, r2
 80033c8:	222b      	movs	r2, #43	; 0x2b
 80033ca:	f7fe ffaf 	bl	800232c <UB_VGA_DrawBitmap>
 80033ce:	e00c      	b.n	80033ea <UB_VGA_writeText+0xf46>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 517, color, fontsize); break;
 80033d0:	7afa      	ldrb	r2, [r7, #11]
 80033d2:	89b9      	ldrh	r1, [r7, #12]
 80033d4:	8ab8      	ldrh	r0, [r7, #20]
 80033d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	f240 2205 	movw	r2, #517	; 0x205
 80033e2:	f7fe ffa3 	bl	800232c <UB_VGA_DrawBitmap>
 80033e6:	e000      	b.n	80033ea <UB_VGA_writeText+0xf46>
                			default: break;
 80033e8:	bf00      	nop
                	default: break;
 80033ea:	bf00      	nop
            	}
                break;
 80033ec:	e330      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 's':
            	switch(fontname)
 80033ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d002      	beq.n	80033fc <UB_VGA_writeText+0xf58>
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d02f      	beq.n	800345a <UB_VGA_writeText+0xfb6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 18, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 44, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 518, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80033fa:	e05c      	b.n	80034b6 <UB_VGA_writeText+0x1012>
            			switch(fontstyle)
 80033fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003400:	2b03      	cmp	r3, #3
 8003402:	d01c      	beq.n	800343e <UB_VGA_writeText+0xf9a>
 8003404:	2b03      	cmp	r3, #3
 8003406:	dc26      	bgt.n	8003456 <UB_VGA_writeText+0xfb2>
 8003408:	2b01      	cmp	r3, #1
 800340a:	d002      	beq.n	8003412 <UB_VGA_writeText+0xf6e>
 800340c:	2b02      	cmp	r3, #2
 800340e:	d00b      	beq.n	8003428 <UB_VGA_writeText+0xf84>
            				default: break;
 8003410:	e021      	b.n	8003456 <UB_VGA_writeText+0xfb2>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 's', color, fontsize); break;
 8003412:	7afa      	ldrb	r2, [r7, #11]
 8003414:	89b9      	ldrh	r1, [r7, #12]
 8003416:	8ab8      	ldrh	r0, [r7, #20]
 8003418:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	4613      	mov	r3, r2
 8003420:	2273      	movs	r2, #115	; 0x73
 8003422:	f7fe ff83 	bl	800232c <UB_VGA_DrawBitmap>
 8003426:	e017      	b.n	8003458 <UB_VGA_writeText+0xfb4>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'S', color, fontsize); break;
 8003428:	7afa      	ldrb	r2, [r7, #11]
 800342a:	89b9      	ldrh	r1, [r7, #12]
 800342c:	8ab8      	ldrh	r0, [r7, #20]
 800342e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	4613      	mov	r3, r2
 8003436:	2253      	movs	r2, #83	; 0x53
 8003438:	f7fe ff78 	bl	800232c <UB_VGA_DrawBitmap>
 800343c:	e00c      	b.n	8003458 <UB_VGA_writeText+0xfb4>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 544, color, fontsize); break;
 800343e:	7afa      	ldrb	r2, [r7, #11]
 8003440:	89b9      	ldrh	r1, [r7, #12]
 8003442:	8ab8      	ldrh	r0, [r7, #20]
 8003444:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	4613      	mov	r3, r2
 800344c:	f44f 7208 	mov.w	r2, #544	; 0x220
 8003450:	f7fe ff6c 	bl	800232c <UB_VGA_DrawBitmap>
 8003454:	e000      	b.n	8003458 <UB_VGA_writeText+0xfb4>
            				default: break;
 8003456:	bf00      	nop
            			break;
 8003458:	e02e      	b.n	80034b8 <UB_VGA_writeText+0x1014>
                		switch(fontstyle)
 800345a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800345e:	2b03      	cmp	r3, #3
 8003460:	d01c      	beq.n	800349c <UB_VGA_writeText+0xff8>
 8003462:	2b03      	cmp	r3, #3
 8003464:	dc26      	bgt.n	80034b4 <UB_VGA_writeText+0x1010>
 8003466:	2b01      	cmp	r3, #1
 8003468:	d002      	beq.n	8003470 <UB_VGA_writeText+0xfcc>
 800346a:	2b02      	cmp	r3, #2
 800346c:	d00b      	beq.n	8003486 <UB_VGA_writeText+0xfe2>
                			default: break;
 800346e:	e021      	b.n	80034b4 <UB_VGA_writeText+0x1010>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 18, color, fontsize); break;
 8003470:	7afa      	ldrb	r2, [r7, #11]
 8003472:	89b9      	ldrh	r1, [r7, #12]
 8003474:	8ab8      	ldrh	r0, [r7, #20]
 8003476:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	4613      	mov	r3, r2
 800347e:	2212      	movs	r2, #18
 8003480:	f7fe ff54 	bl	800232c <UB_VGA_DrawBitmap>
 8003484:	e017      	b.n	80034b6 <UB_VGA_writeText+0x1012>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 44, color, fontsize); break;
 8003486:	7afa      	ldrb	r2, [r7, #11]
 8003488:	89b9      	ldrh	r1, [r7, #12]
 800348a:	8ab8      	ldrh	r0, [r7, #20]
 800348c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	4613      	mov	r3, r2
 8003494:	222c      	movs	r2, #44	; 0x2c
 8003496:	f7fe ff49 	bl	800232c <UB_VGA_DrawBitmap>
 800349a:	e00c      	b.n	80034b6 <UB_VGA_writeText+0x1012>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 518, color, fontsize); break;
 800349c:	7afa      	ldrb	r2, [r7, #11]
 800349e:	89b9      	ldrh	r1, [r7, #12]
 80034a0:	8ab8      	ldrh	r0, [r7, #20]
 80034a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	4613      	mov	r3, r2
 80034aa:	f240 2206 	movw	r2, #518	; 0x206
 80034ae:	f7fe ff3d 	bl	800232c <UB_VGA_DrawBitmap>
 80034b2:	e000      	b.n	80034b6 <UB_VGA_writeText+0x1012>
                			default: break;
 80034b4:	bf00      	nop
                	default: break;
 80034b6:	bf00      	nop
            	}
            	break;
 80034b8:	e2ca      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 't':
            	switch(fontname)
 80034ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d002      	beq.n	80034c8 <UB_VGA_writeText+0x1024>
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d02f      	beq.n	8003526 <UB_VGA_writeText+0x1082>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 19, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 45, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 519, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80034c6:	e05c      	b.n	8003582 <UB_VGA_writeText+0x10de>
            			switch(fontstyle)
 80034c8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80034cc:	2b03      	cmp	r3, #3
 80034ce:	d01c      	beq.n	800350a <UB_VGA_writeText+0x1066>
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	dc26      	bgt.n	8003522 <UB_VGA_writeText+0x107e>
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d002      	beq.n	80034de <UB_VGA_writeText+0x103a>
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d00b      	beq.n	80034f4 <UB_VGA_writeText+0x1050>
            				default: break;
 80034dc:	e021      	b.n	8003522 <UB_VGA_writeText+0x107e>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 't', color, fontsize); break;
 80034de:	7afa      	ldrb	r2, [r7, #11]
 80034e0:	89b9      	ldrh	r1, [r7, #12]
 80034e2:	8ab8      	ldrh	r0, [r7, #20]
 80034e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	4613      	mov	r3, r2
 80034ec:	2274      	movs	r2, #116	; 0x74
 80034ee:	f7fe ff1d 	bl	800232c <UB_VGA_DrawBitmap>
 80034f2:	e017      	b.n	8003524 <UB_VGA_writeText+0x1080>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'T', color, fontsize); break;
 80034f4:	7afa      	ldrb	r2, [r7, #11]
 80034f6:	89b9      	ldrh	r1, [r7, #12]
 80034f8:	8ab8      	ldrh	r0, [r7, #20]
 80034fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	4613      	mov	r3, r2
 8003502:	2254      	movs	r2, #84	; 0x54
 8003504:	f7fe ff12 	bl	800232c <UB_VGA_DrawBitmap>
 8003508:	e00c      	b.n	8003524 <UB_VGA_writeText+0x1080>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 545, color, fontsize); break;
 800350a:	7afa      	ldrb	r2, [r7, #11]
 800350c:	89b9      	ldrh	r1, [r7, #12]
 800350e:	8ab8      	ldrh	r0, [r7, #20]
 8003510:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003514:	9300      	str	r3, [sp, #0]
 8003516:	4613      	mov	r3, r2
 8003518:	f240 2221 	movw	r2, #545	; 0x221
 800351c:	f7fe ff06 	bl	800232c <UB_VGA_DrawBitmap>
 8003520:	e000      	b.n	8003524 <UB_VGA_writeText+0x1080>
            				default: break;
 8003522:	bf00      	nop
            			break;
 8003524:	e02e      	b.n	8003584 <UB_VGA_writeText+0x10e0>
                		switch(fontstyle)
 8003526:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800352a:	2b03      	cmp	r3, #3
 800352c:	d01c      	beq.n	8003568 <UB_VGA_writeText+0x10c4>
 800352e:	2b03      	cmp	r3, #3
 8003530:	dc26      	bgt.n	8003580 <UB_VGA_writeText+0x10dc>
 8003532:	2b01      	cmp	r3, #1
 8003534:	d002      	beq.n	800353c <UB_VGA_writeText+0x1098>
 8003536:	2b02      	cmp	r3, #2
 8003538:	d00b      	beq.n	8003552 <UB_VGA_writeText+0x10ae>
                			default: break;
 800353a:	e021      	b.n	8003580 <UB_VGA_writeText+0x10dc>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 19, color, fontsize); break;
 800353c:	7afa      	ldrb	r2, [r7, #11]
 800353e:	89b9      	ldrh	r1, [r7, #12]
 8003540:	8ab8      	ldrh	r0, [r7, #20]
 8003542:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	4613      	mov	r3, r2
 800354a:	2213      	movs	r2, #19
 800354c:	f7fe feee 	bl	800232c <UB_VGA_DrawBitmap>
 8003550:	e017      	b.n	8003582 <UB_VGA_writeText+0x10de>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 45, color, fontsize); break;
 8003552:	7afa      	ldrb	r2, [r7, #11]
 8003554:	89b9      	ldrh	r1, [r7, #12]
 8003556:	8ab8      	ldrh	r0, [r7, #20]
 8003558:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	4613      	mov	r3, r2
 8003560:	222d      	movs	r2, #45	; 0x2d
 8003562:	f7fe fee3 	bl	800232c <UB_VGA_DrawBitmap>
 8003566:	e00c      	b.n	8003582 <UB_VGA_writeText+0x10de>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 519, color, fontsize); break;
 8003568:	7afa      	ldrb	r2, [r7, #11]
 800356a:	89b9      	ldrh	r1, [r7, #12]
 800356c:	8ab8      	ldrh	r0, [r7, #20]
 800356e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	f240 2207 	movw	r2, #519	; 0x207
 800357a:	f7fe fed7 	bl	800232c <UB_VGA_DrawBitmap>
 800357e:	e000      	b.n	8003582 <UB_VGA_writeText+0x10de>
                			default: break;
 8003580:	bf00      	nop
                	default: break;
 8003582:	bf00      	nop
            	}
                break;
 8003584:	e264      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'u':
            	switch(fontname)
 8003586:	f897 3020 	ldrb.w	r3, [r7, #32]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d002      	beq.n	8003594 <UB_VGA_writeText+0x10f0>
 800358e:	2b02      	cmp	r3, #2
 8003590:	d02f      	beq.n	80035f2 <UB_VGA_writeText+0x114e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 20, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 46, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 520, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 8003592:	e05c      	b.n	800364e <UB_VGA_writeText+0x11aa>
            			switch(fontstyle)
 8003594:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003598:	2b03      	cmp	r3, #3
 800359a:	d01c      	beq.n	80035d6 <UB_VGA_writeText+0x1132>
 800359c:	2b03      	cmp	r3, #3
 800359e:	dc26      	bgt.n	80035ee <UB_VGA_writeText+0x114a>
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d002      	beq.n	80035aa <UB_VGA_writeText+0x1106>
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d00b      	beq.n	80035c0 <UB_VGA_writeText+0x111c>
            				default: break;
 80035a8:	e021      	b.n	80035ee <UB_VGA_writeText+0x114a>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'u', color, fontsize); break;
 80035aa:	7afa      	ldrb	r2, [r7, #11]
 80035ac:	89b9      	ldrh	r1, [r7, #12]
 80035ae:	8ab8      	ldrh	r0, [r7, #20]
 80035b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	4613      	mov	r3, r2
 80035b8:	2275      	movs	r2, #117	; 0x75
 80035ba:	f7fe feb7 	bl	800232c <UB_VGA_DrawBitmap>
 80035be:	e017      	b.n	80035f0 <UB_VGA_writeText+0x114c>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'U', color, fontsize); break;
 80035c0:	7afa      	ldrb	r2, [r7, #11]
 80035c2:	89b9      	ldrh	r1, [r7, #12]
 80035c4:	8ab8      	ldrh	r0, [r7, #20]
 80035c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	4613      	mov	r3, r2
 80035ce:	2255      	movs	r2, #85	; 0x55
 80035d0:	f7fe feac 	bl	800232c <UB_VGA_DrawBitmap>
 80035d4:	e00c      	b.n	80035f0 <UB_VGA_writeText+0x114c>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 546, color, fontsize); break;
 80035d6:	7afa      	ldrb	r2, [r7, #11]
 80035d8:	89b9      	ldrh	r1, [r7, #12]
 80035da:	8ab8      	ldrh	r0, [r7, #20]
 80035dc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	4613      	mov	r3, r2
 80035e4:	f240 2222 	movw	r2, #546	; 0x222
 80035e8:	f7fe fea0 	bl	800232c <UB_VGA_DrawBitmap>
 80035ec:	e000      	b.n	80035f0 <UB_VGA_writeText+0x114c>
            				default: break;
 80035ee:	bf00      	nop
            			break;
 80035f0:	e02e      	b.n	8003650 <UB_VGA_writeText+0x11ac>
                		switch(fontstyle)
 80035f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d01c      	beq.n	8003634 <UB_VGA_writeText+0x1190>
 80035fa:	2b03      	cmp	r3, #3
 80035fc:	dc26      	bgt.n	800364c <UB_VGA_writeText+0x11a8>
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d002      	beq.n	8003608 <UB_VGA_writeText+0x1164>
 8003602:	2b02      	cmp	r3, #2
 8003604:	d00b      	beq.n	800361e <UB_VGA_writeText+0x117a>
                			default: break;
 8003606:	e021      	b.n	800364c <UB_VGA_writeText+0x11a8>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 20, color, fontsize); break;
 8003608:	7afa      	ldrb	r2, [r7, #11]
 800360a:	89b9      	ldrh	r1, [r7, #12]
 800360c:	8ab8      	ldrh	r0, [r7, #20]
 800360e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	4613      	mov	r3, r2
 8003616:	2214      	movs	r2, #20
 8003618:	f7fe fe88 	bl	800232c <UB_VGA_DrawBitmap>
 800361c:	e017      	b.n	800364e <UB_VGA_writeText+0x11aa>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 46, color, fontsize); break;
 800361e:	7afa      	ldrb	r2, [r7, #11]
 8003620:	89b9      	ldrh	r1, [r7, #12]
 8003622:	8ab8      	ldrh	r0, [r7, #20]
 8003624:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003628:	9300      	str	r3, [sp, #0]
 800362a:	4613      	mov	r3, r2
 800362c:	222e      	movs	r2, #46	; 0x2e
 800362e:	f7fe fe7d 	bl	800232c <UB_VGA_DrawBitmap>
 8003632:	e00c      	b.n	800364e <UB_VGA_writeText+0x11aa>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 520, color, fontsize); break;
 8003634:	7afa      	ldrb	r2, [r7, #11]
 8003636:	89b9      	ldrh	r1, [r7, #12]
 8003638:	8ab8      	ldrh	r0, [r7, #20]
 800363a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	f44f 7202 	mov.w	r2, #520	; 0x208
 8003646:	f7fe fe71 	bl	800232c <UB_VGA_DrawBitmap>
 800364a:	e000      	b.n	800364e <UB_VGA_writeText+0x11aa>
                			default: break;
 800364c:	bf00      	nop
                	default: break;
 800364e:	bf00      	nop
            	}
                break;
 8003650:	e1fe      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'v':
            	switch(fontname)
 8003652:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d002      	beq.n	8003660 <UB_VGA_writeText+0x11bc>
 800365a:	2b02      	cmp	r3, #2
 800365c:	d02f      	beq.n	80036be <UB_VGA_writeText+0x121a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 21, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 47, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 521, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 800365e:	e05c      	b.n	800371a <UB_VGA_writeText+0x1276>
            			switch(fontstyle)
 8003660:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003664:	2b03      	cmp	r3, #3
 8003666:	d01c      	beq.n	80036a2 <UB_VGA_writeText+0x11fe>
 8003668:	2b03      	cmp	r3, #3
 800366a:	dc26      	bgt.n	80036ba <UB_VGA_writeText+0x1216>
 800366c:	2b01      	cmp	r3, #1
 800366e:	d002      	beq.n	8003676 <UB_VGA_writeText+0x11d2>
 8003670:	2b02      	cmp	r3, #2
 8003672:	d00b      	beq.n	800368c <UB_VGA_writeText+0x11e8>
            				default: break;
 8003674:	e021      	b.n	80036ba <UB_VGA_writeText+0x1216>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'v', color, fontsize); break;
 8003676:	7afa      	ldrb	r2, [r7, #11]
 8003678:	89b9      	ldrh	r1, [r7, #12]
 800367a:	8ab8      	ldrh	r0, [r7, #20]
 800367c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	4613      	mov	r3, r2
 8003684:	2276      	movs	r2, #118	; 0x76
 8003686:	f7fe fe51 	bl	800232c <UB_VGA_DrawBitmap>
 800368a:	e017      	b.n	80036bc <UB_VGA_writeText+0x1218>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'V', color, fontsize); break;
 800368c:	7afa      	ldrb	r2, [r7, #11]
 800368e:	89b9      	ldrh	r1, [r7, #12]
 8003690:	8ab8      	ldrh	r0, [r7, #20]
 8003692:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	2256      	movs	r2, #86	; 0x56
 800369c:	f7fe fe46 	bl	800232c <UB_VGA_DrawBitmap>
 80036a0:	e00c      	b.n	80036bc <UB_VGA_writeText+0x1218>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 547, color, fontsize); break;
 80036a2:	7afa      	ldrb	r2, [r7, #11]
 80036a4:	89b9      	ldrh	r1, [r7, #12]
 80036a6:	8ab8      	ldrh	r0, [r7, #20]
 80036a8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	4613      	mov	r3, r2
 80036b0:	f240 2223 	movw	r2, #547	; 0x223
 80036b4:	f7fe fe3a 	bl	800232c <UB_VGA_DrawBitmap>
 80036b8:	e000      	b.n	80036bc <UB_VGA_writeText+0x1218>
            				default: break;
 80036ba:	bf00      	nop
            			break;
 80036bc:	e02e      	b.n	800371c <UB_VGA_writeText+0x1278>
                		switch(fontstyle)
 80036be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80036c2:	2b03      	cmp	r3, #3
 80036c4:	d01c      	beq.n	8003700 <UB_VGA_writeText+0x125c>
 80036c6:	2b03      	cmp	r3, #3
 80036c8:	dc26      	bgt.n	8003718 <UB_VGA_writeText+0x1274>
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d002      	beq.n	80036d4 <UB_VGA_writeText+0x1230>
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d00b      	beq.n	80036ea <UB_VGA_writeText+0x1246>
                			default: break;
 80036d2:	e021      	b.n	8003718 <UB_VGA_writeText+0x1274>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 21, color, fontsize); break;
 80036d4:	7afa      	ldrb	r2, [r7, #11]
 80036d6:	89b9      	ldrh	r1, [r7, #12]
 80036d8:	8ab8      	ldrh	r0, [r7, #20]
 80036da:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	2215      	movs	r2, #21
 80036e4:	f7fe fe22 	bl	800232c <UB_VGA_DrawBitmap>
 80036e8:	e017      	b.n	800371a <UB_VGA_writeText+0x1276>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 47, color, fontsize); break;
 80036ea:	7afa      	ldrb	r2, [r7, #11]
 80036ec:	89b9      	ldrh	r1, [r7, #12]
 80036ee:	8ab8      	ldrh	r0, [r7, #20]
 80036f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	4613      	mov	r3, r2
 80036f8:	222f      	movs	r2, #47	; 0x2f
 80036fa:	f7fe fe17 	bl	800232c <UB_VGA_DrawBitmap>
 80036fe:	e00c      	b.n	800371a <UB_VGA_writeText+0x1276>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 521, color, fontsize); break;
 8003700:	7afa      	ldrb	r2, [r7, #11]
 8003702:	89b9      	ldrh	r1, [r7, #12]
 8003704:	8ab8      	ldrh	r0, [r7, #20]
 8003706:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	4613      	mov	r3, r2
 800370e:	f240 2209 	movw	r2, #521	; 0x209
 8003712:	f7fe fe0b 	bl	800232c <UB_VGA_DrawBitmap>
 8003716:	e000      	b.n	800371a <UB_VGA_writeText+0x1276>
                			default: break;
 8003718:	bf00      	nop
                	default: break;
 800371a:	bf00      	nop
            	}
                break;
 800371c:	e198      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'w':
            	switch(fontname)
 800371e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d002      	beq.n	800372c <UB_VGA_writeText+0x1288>
 8003726:	2b02      	cmp	r3, #2
 8003728:	d02f      	beq.n	800378a <UB_VGA_writeText+0x12e6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 22, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 48, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 522, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 800372a:	e05c      	b.n	80037e6 <UB_VGA_writeText+0x1342>
            			switch(fontstyle)
 800372c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003730:	2b03      	cmp	r3, #3
 8003732:	d01c      	beq.n	800376e <UB_VGA_writeText+0x12ca>
 8003734:	2b03      	cmp	r3, #3
 8003736:	dc26      	bgt.n	8003786 <UB_VGA_writeText+0x12e2>
 8003738:	2b01      	cmp	r3, #1
 800373a:	d002      	beq.n	8003742 <UB_VGA_writeText+0x129e>
 800373c:	2b02      	cmp	r3, #2
 800373e:	d00b      	beq.n	8003758 <UB_VGA_writeText+0x12b4>
            				default: break;
 8003740:	e021      	b.n	8003786 <UB_VGA_writeText+0x12e2>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'w', color, fontsize); break;
 8003742:	7afa      	ldrb	r2, [r7, #11]
 8003744:	89b9      	ldrh	r1, [r7, #12]
 8003746:	8ab8      	ldrh	r0, [r7, #20]
 8003748:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	4613      	mov	r3, r2
 8003750:	2277      	movs	r2, #119	; 0x77
 8003752:	f7fe fdeb 	bl	800232c <UB_VGA_DrawBitmap>
 8003756:	e017      	b.n	8003788 <UB_VGA_writeText+0x12e4>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'W', color, fontsize); break;
 8003758:	7afa      	ldrb	r2, [r7, #11]
 800375a:	89b9      	ldrh	r1, [r7, #12]
 800375c:	8ab8      	ldrh	r0, [r7, #20]
 800375e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	2257      	movs	r2, #87	; 0x57
 8003768:	f7fe fde0 	bl	800232c <UB_VGA_DrawBitmap>
 800376c:	e00c      	b.n	8003788 <UB_VGA_writeText+0x12e4>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 548, color, fontsize); break;
 800376e:	7afa      	ldrb	r2, [r7, #11]
 8003770:	89b9      	ldrh	r1, [r7, #12]
 8003772:	8ab8      	ldrh	r0, [r7, #20]
 8003774:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	4613      	mov	r3, r2
 800377c:	f44f 7209 	mov.w	r2, #548	; 0x224
 8003780:	f7fe fdd4 	bl	800232c <UB_VGA_DrawBitmap>
 8003784:	e000      	b.n	8003788 <UB_VGA_writeText+0x12e4>
            				default: break;
 8003786:	bf00      	nop
            			break;
 8003788:	e02e      	b.n	80037e8 <UB_VGA_writeText+0x1344>
                		switch(fontstyle)
 800378a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800378e:	2b03      	cmp	r3, #3
 8003790:	d01c      	beq.n	80037cc <UB_VGA_writeText+0x1328>
 8003792:	2b03      	cmp	r3, #3
 8003794:	dc26      	bgt.n	80037e4 <UB_VGA_writeText+0x1340>
 8003796:	2b01      	cmp	r3, #1
 8003798:	d002      	beq.n	80037a0 <UB_VGA_writeText+0x12fc>
 800379a:	2b02      	cmp	r3, #2
 800379c:	d00b      	beq.n	80037b6 <UB_VGA_writeText+0x1312>
                			default: break;
 800379e:	e021      	b.n	80037e4 <UB_VGA_writeText+0x1340>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 22, color, fontsize); break;
 80037a0:	7afa      	ldrb	r2, [r7, #11]
 80037a2:	89b9      	ldrh	r1, [r7, #12]
 80037a4:	8ab8      	ldrh	r0, [r7, #20]
 80037a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	4613      	mov	r3, r2
 80037ae:	2216      	movs	r2, #22
 80037b0:	f7fe fdbc 	bl	800232c <UB_VGA_DrawBitmap>
 80037b4:	e017      	b.n	80037e6 <UB_VGA_writeText+0x1342>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 48, color, fontsize); break;
 80037b6:	7afa      	ldrb	r2, [r7, #11]
 80037b8:	89b9      	ldrh	r1, [r7, #12]
 80037ba:	8ab8      	ldrh	r0, [r7, #20]
 80037bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	4613      	mov	r3, r2
 80037c4:	2230      	movs	r2, #48	; 0x30
 80037c6:	f7fe fdb1 	bl	800232c <UB_VGA_DrawBitmap>
 80037ca:	e00c      	b.n	80037e6 <UB_VGA_writeText+0x1342>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 522, color, fontsize); break;
 80037cc:	7afa      	ldrb	r2, [r7, #11]
 80037ce:	89b9      	ldrh	r1, [r7, #12]
 80037d0:	8ab8      	ldrh	r0, [r7, #20]
 80037d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	4613      	mov	r3, r2
 80037da:	f240 220a 	movw	r2, #522	; 0x20a
 80037de:	f7fe fda5 	bl	800232c <UB_VGA_DrawBitmap>
 80037e2:	e000      	b.n	80037e6 <UB_VGA_writeText+0x1342>
                			default: break;
 80037e4:	bf00      	nop
                	default: break;
 80037e6:	bf00      	nop
            	}
                break;
 80037e8:	e132      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'x':
            	switch(fontname)
 80037ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d002      	beq.n	80037f8 <UB_VGA_writeText+0x1354>
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d02f      	beq.n	8003856 <UB_VGA_writeText+0x13b2>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 23, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 49, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 523, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80037f6:	e05c      	b.n	80038b2 <UB_VGA_writeText+0x140e>
            			switch(fontstyle)
 80037f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d01c      	beq.n	800383a <UB_VGA_writeText+0x1396>
 8003800:	2b03      	cmp	r3, #3
 8003802:	dc26      	bgt.n	8003852 <UB_VGA_writeText+0x13ae>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d002      	beq.n	800380e <UB_VGA_writeText+0x136a>
 8003808:	2b02      	cmp	r3, #2
 800380a:	d00b      	beq.n	8003824 <UB_VGA_writeText+0x1380>
            				default: break;
 800380c:	e021      	b.n	8003852 <UB_VGA_writeText+0x13ae>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'x', color, fontsize); break;
 800380e:	7afa      	ldrb	r2, [r7, #11]
 8003810:	89b9      	ldrh	r1, [r7, #12]
 8003812:	8ab8      	ldrh	r0, [r7, #20]
 8003814:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	4613      	mov	r3, r2
 800381c:	2278      	movs	r2, #120	; 0x78
 800381e:	f7fe fd85 	bl	800232c <UB_VGA_DrawBitmap>
 8003822:	e017      	b.n	8003854 <UB_VGA_writeText+0x13b0>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'X', color, fontsize); break;
 8003824:	7afa      	ldrb	r2, [r7, #11]
 8003826:	89b9      	ldrh	r1, [r7, #12]
 8003828:	8ab8      	ldrh	r0, [r7, #20]
 800382a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	4613      	mov	r3, r2
 8003832:	2258      	movs	r2, #88	; 0x58
 8003834:	f7fe fd7a 	bl	800232c <UB_VGA_DrawBitmap>
 8003838:	e00c      	b.n	8003854 <UB_VGA_writeText+0x13b0>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 549, color, fontsize); break;
 800383a:	7afa      	ldrb	r2, [r7, #11]
 800383c:	89b9      	ldrh	r1, [r7, #12]
 800383e:	8ab8      	ldrh	r0, [r7, #20]
 8003840:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4613      	mov	r3, r2
 8003848:	f240 2225 	movw	r2, #549	; 0x225
 800384c:	f7fe fd6e 	bl	800232c <UB_VGA_DrawBitmap>
 8003850:	e000      	b.n	8003854 <UB_VGA_writeText+0x13b0>
            				default: break;
 8003852:	bf00      	nop
            			break;
 8003854:	e02e      	b.n	80038b4 <UB_VGA_writeText+0x1410>
                		switch(fontstyle)
 8003856:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800385a:	2b03      	cmp	r3, #3
 800385c:	d01c      	beq.n	8003898 <UB_VGA_writeText+0x13f4>
 800385e:	2b03      	cmp	r3, #3
 8003860:	dc26      	bgt.n	80038b0 <UB_VGA_writeText+0x140c>
 8003862:	2b01      	cmp	r3, #1
 8003864:	d002      	beq.n	800386c <UB_VGA_writeText+0x13c8>
 8003866:	2b02      	cmp	r3, #2
 8003868:	d00b      	beq.n	8003882 <UB_VGA_writeText+0x13de>
                			default: break;
 800386a:	e021      	b.n	80038b0 <UB_VGA_writeText+0x140c>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 23, color, fontsize); break;
 800386c:	7afa      	ldrb	r2, [r7, #11]
 800386e:	89b9      	ldrh	r1, [r7, #12]
 8003870:	8ab8      	ldrh	r0, [r7, #20]
 8003872:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	4613      	mov	r3, r2
 800387a:	2217      	movs	r2, #23
 800387c:	f7fe fd56 	bl	800232c <UB_VGA_DrawBitmap>
 8003880:	e017      	b.n	80038b2 <UB_VGA_writeText+0x140e>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 49, color, fontsize); break;
 8003882:	7afa      	ldrb	r2, [r7, #11]
 8003884:	89b9      	ldrh	r1, [r7, #12]
 8003886:	8ab8      	ldrh	r0, [r7, #20]
 8003888:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	4613      	mov	r3, r2
 8003890:	2231      	movs	r2, #49	; 0x31
 8003892:	f7fe fd4b 	bl	800232c <UB_VGA_DrawBitmap>
 8003896:	e00c      	b.n	80038b2 <UB_VGA_writeText+0x140e>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 523, color, fontsize); break;
 8003898:	7afa      	ldrb	r2, [r7, #11]
 800389a:	89b9      	ldrh	r1, [r7, #12]
 800389c:	8ab8      	ldrh	r0, [r7, #20]
 800389e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	4613      	mov	r3, r2
 80038a6:	f240 220b 	movw	r2, #523	; 0x20b
 80038aa:	f7fe fd3f 	bl	800232c <UB_VGA_DrawBitmap>
 80038ae:	e000      	b.n	80038b2 <UB_VGA_writeText+0x140e>
                			default: break;
 80038b0:	bf00      	nop
                	default: break;
 80038b2:	bf00      	nop
            	}
                break;
 80038b4:	e0cc      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'y':
            	switch(fontname)
 80038b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d002      	beq.n	80038c4 <UB_VGA_writeText+0x1420>
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d02f      	beq.n	8003922 <UB_VGA_writeText+0x147e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 24, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 50, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 524, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 80038c2:	e05c      	b.n	800397e <UB_VGA_writeText+0x14da>
            			switch(fontstyle)
 80038c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d01c      	beq.n	8003906 <UB_VGA_writeText+0x1462>
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	dc26      	bgt.n	800391e <UB_VGA_writeText+0x147a>
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d002      	beq.n	80038da <UB_VGA_writeText+0x1436>
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d00b      	beq.n	80038f0 <UB_VGA_writeText+0x144c>
            				default: break;
 80038d8:	e021      	b.n	800391e <UB_VGA_writeText+0x147a>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'y', color, fontsize); break;
 80038da:	7afa      	ldrb	r2, [r7, #11]
 80038dc:	89b9      	ldrh	r1, [r7, #12]
 80038de:	8ab8      	ldrh	r0, [r7, #20]
 80038e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	4613      	mov	r3, r2
 80038e8:	2279      	movs	r2, #121	; 0x79
 80038ea:	f7fe fd1f 	bl	800232c <UB_VGA_DrawBitmap>
 80038ee:	e017      	b.n	8003920 <UB_VGA_writeText+0x147c>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'Y', color, fontsize); break;
 80038f0:	7afa      	ldrb	r2, [r7, #11]
 80038f2:	89b9      	ldrh	r1, [r7, #12]
 80038f4:	8ab8      	ldrh	r0, [r7, #20]
 80038f6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	4613      	mov	r3, r2
 80038fe:	2259      	movs	r2, #89	; 0x59
 8003900:	f7fe fd14 	bl	800232c <UB_VGA_DrawBitmap>
 8003904:	e00c      	b.n	8003920 <UB_VGA_writeText+0x147c>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 550, color, fontsize); break;
 8003906:	7afa      	ldrb	r2, [r7, #11]
 8003908:	89b9      	ldrh	r1, [r7, #12]
 800390a:	8ab8      	ldrh	r0, [r7, #20]
 800390c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	4613      	mov	r3, r2
 8003914:	f240 2226 	movw	r2, #550	; 0x226
 8003918:	f7fe fd08 	bl	800232c <UB_VGA_DrawBitmap>
 800391c:	e000      	b.n	8003920 <UB_VGA_writeText+0x147c>
            				default: break;
 800391e:	bf00      	nop
            			break;
 8003920:	e02e      	b.n	8003980 <UB_VGA_writeText+0x14dc>
                		switch(fontstyle)
 8003922:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003926:	2b03      	cmp	r3, #3
 8003928:	d01c      	beq.n	8003964 <UB_VGA_writeText+0x14c0>
 800392a:	2b03      	cmp	r3, #3
 800392c:	dc26      	bgt.n	800397c <UB_VGA_writeText+0x14d8>
 800392e:	2b01      	cmp	r3, #1
 8003930:	d002      	beq.n	8003938 <UB_VGA_writeText+0x1494>
 8003932:	2b02      	cmp	r3, #2
 8003934:	d00b      	beq.n	800394e <UB_VGA_writeText+0x14aa>
                			default: break;
 8003936:	e021      	b.n	800397c <UB_VGA_writeText+0x14d8>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 24, color, fontsize); break;
 8003938:	7afa      	ldrb	r2, [r7, #11]
 800393a:	89b9      	ldrh	r1, [r7, #12]
 800393c:	8ab8      	ldrh	r0, [r7, #20]
 800393e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	4613      	mov	r3, r2
 8003946:	2218      	movs	r2, #24
 8003948:	f7fe fcf0 	bl	800232c <UB_VGA_DrawBitmap>
 800394c:	e017      	b.n	800397e <UB_VGA_writeText+0x14da>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 50, color, fontsize); break;
 800394e:	7afa      	ldrb	r2, [r7, #11]
 8003950:	89b9      	ldrh	r1, [r7, #12]
 8003952:	8ab8      	ldrh	r0, [r7, #20]
 8003954:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003958:	9300      	str	r3, [sp, #0]
 800395a:	4613      	mov	r3, r2
 800395c:	2232      	movs	r2, #50	; 0x32
 800395e:	f7fe fce5 	bl	800232c <UB_VGA_DrawBitmap>
 8003962:	e00c      	b.n	800397e <UB_VGA_writeText+0x14da>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 524, color, fontsize); break;
 8003964:	7afa      	ldrb	r2, [r7, #11]
 8003966:	89b9      	ldrh	r1, [r7, #12]
 8003968:	8ab8      	ldrh	r0, [r7, #20]
 800396a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	4613      	mov	r3, r2
 8003972:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8003976:	f7fe fcd9 	bl	800232c <UB_VGA_DrawBitmap>
 800397a:	e000      	b.n	800397e <UB_VGA_writeText+0x14da>
                			default: break;
 800397c:	bf00      	nop
                	default: break;
 800397e:	bf00      	nop
            	}
                break;
 8003980:	e066      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            case 'z':
            	switch(fontname)
 8003982:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d002      	beq.n	8003990 <UB_VGA_writeText+0x14ec>
 800398a:	2b02      	cmp	r3, #2
 800398c:	d02f      	beq.n	80039ee <UB_VGA_writeText+0x154a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 25, color, fontsize); break;
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 51, color, fontsize); break;
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 525, color, fontsize); break;
                			default: break;
                		}
                	default: break;
 800398e:	e05c      	b.n	8003a4a <UB_VGA_writeText+0x15a6>
            			switch(fontstyle)
 8003990:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003994:	2b03      	cmp	r3, #3
 8003996:	d01c      	beq.n	80039d2 <UB_VGA_writeText+0x152e>
 8003998:	2b03      	cmp	r3, #3
 800399a:	dc26      	bgt.n	80039ea <UB_VGA_writeText+0x1546>
 800399c:	2b01      	cmp	r3, #1
 800399e:	d002      	beq.n	80039a6 <UB_VGA_writeText+0x1502>
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d00b      	beq.n	80039bc <UB_VGA_writeText+0x1518>
            				default: break;
 80039a4:	e021      	b.n	80039ea <UB_VGA_writeText+0x1546>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'z', color, fontsize); break;
 80039a6:	7afa      	ldrb	r2, [r7, #11]
 80039a8:	89b9      	ldrh	r1, [r7, #12]
 80039aa:	8ab8      	ldrh	r0, [r7, #20]
 80039ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	4613      	mov	r3, r2
 80039b4:	227a      	movs	r2, #122	; 0x7a
 80039b6:	f7fe fcb9 	bl	800232c <UB_VGA_DrawBitmap>
 80039ba:	e017      	b.n	80039ec <UB_VGA_writeText+0x1548>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'Z', color, fontsize); break;
 80039bc:	7afa      	ldrb	r2, [r7, #11]
 80039be:	89b9      	ldrh	r1, [r7, #12]
 80039c0:	8ab8      	ldrh	r0, [r7, #20]
 80039c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	4613      	mov	r3, r2
 80039ca:	225a      	movs	r2, #90	; 0x5a
 80039cc:	f7fe fcae 	bl	800232c <UB_VGA_DrawBitmap>
 80039d0:	e00c      	b.n	80039ec <UB_VGA_writeText+0x1548>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 551, color, fontsize); break;
 80039d2:	7afa      	ldrb	r2, [r7, #11]
 80039d4:	89b9      	ldrh	r1, [r7, #12]
 80039d6:	8ab8      	ldrh	r0, [r7, #20]
 80039d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	4613      	mov	r3, r2
 80039e0:	f240 2227 	movw	r2, #551	; 0x227
 80039e4:	f7fe fca2 	bl	800232c <UB_VGA_DrawBitmap>
 80039e8:	e000      	b.n	80039ec <UB_VGA_writeText+0x1548>
            				default: break;
 80039ea:	bf00      	nop
            			break;
 80039ec:	e02e      	b.n	8003a4c <UB_VGA_writeText+0x15a8>
                		switch(fontstyle)
 80039ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80039f2:	2b03      	cmp	r3, #3
 80039f4:	d01c      	beq.n	8003a30 <UB_VGA_writeText+0x158c>
 80039f6:	2b03      	cmp	r3, #3
 80039f8:	dc26      	bgt.n	8003a48 <UB_VGA_writeText+0x15a4>
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d002      	beq.n	8003a04 <UB_VGA_writeText+0x1560>
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d00b      	beq.n	8003a1a <UB_VGA_writeText+0x1576>
                			default: break;
 8003a02:	e021      	b.n	8003a48 <UB_VGA_writeText+0x15a4>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 25, color, fontsize); break;
 8003a04:	7afa      	ldrb	r2, [r7, #11]
 8003a06:	89b9      	ldrh	r1, [r7, #12]
 8003a08:	8ab8      	ldrh	r0, [r7, #20]
 8003a0a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	4613      	mov	r3, r2
 8003a12:	2219      	movs	r2, #25
 8003a14:	f7fe fc8a 	bl	800232c <UB_VGA_DrawBitmap>
 8003a18:	e017      	b.n	8003a4a <UB_VGA_writeText+0x15a6>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 51, color, fontsize); break;
 8003a1a:	7afa      	ldrb	r2, [r7, #11]
 8003a1c:	89b9      	ldrh	r1, [r7, #12]
 8003a1e:	8ab8      	ldrh	r0, [r7, #20]
 8003a20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	4613      	mov	r3, r2
 8003a28:	2233      	movs	r2, #51	; 0x33
 8003a2a:	f7fe fc7f 	bl	800232c <UB_VGA_DrawBitmap>
 8003a2e:	e00c      	b.n	8003a4a <UB_VGA_writeText+0x15a6>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 525, color, fontsize); break;
 8003a30:	7afa      	ldrb	r2, [r7, #11]
 8003a32:	89b9      	ldrh	r1, [r7, #12]
 8003a34:	8ab8      	ldrh	r0, [r7, #20]
 8003a36:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	f240 220d 	movw	r2, #525	; 0x20d
 8003a42:	f7fe fc73 	bl	800232c <UB_VGA_DrawBitmap>
 8003a46:	e000      	b.n	8003a4a <UB_VGA_writeText+0x15a6>
                			default: break;
 8003a48:	bf00      	nop
                	default: break;
 8003a4a:	bf00      	nop
            	}
                break;
 8003a4c:	e000      	b.n	8003a50 <UB_VGA_writeText+0x15ac>
            default:
                break;
 8003a4e:	bf00      	nop
    for(i=0; i < 15; i++)	//maximum text size of 20 letters
 8003a50:	7dfb      	ldrb	r3, [r7, #23]
 8003a52:	3301      	adds	r3, #1
 8003a54:	75fb      	strb	r3, [r7, #23]
 8003a56:	7dfb      	ldrb	r3, [r7, #23]
 8003a58:	2b0e      	cmp	r3, #14
 8003a5a:	f67e ad44 	bls.w	80024e6 <UB_VGA_writeText+0x42>


        }
    }
}
 8003a5e:	bf00      	nop
 8003a60:	bf00      	nop
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a6c:	4b0e      	ldr	r3, [pc, #56]	; (8003aa8 <HAL_Init+0x40>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a0d      	ldr	r2, [pc, #52]	; (8003aa8 <HAL_Init+0x40>)
 8003a72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <HAL_Init+0x40>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a0a      	ldr	r2, [pc, #40]	; (8003aa8 <HAL_Init+0x40>)
 8003a7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a84:	4b08      	ldr	r3, [pc, #32]	; (8003aa8 <HAL_Init+0x40>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a07      	ldr	r2, [pc, #28]	; (8003aa8 <HAL_Init+0x40>)
 8003a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a90:	2003      	movs	r0, #3
 8003a92:	f000 f92b 	bl	8003cec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a96:	2000      	movs	r0, #0
 8003a98:	f000 f808 	bl	8003aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a9c:	f7fd fd5a 	bl	8001554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40023c00 	.word	0x40023c00

08003aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ab4:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <HAL_InitTick+0x54>)
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	4b12      	ldr	r3, [pc, #72]	; (8003b04 <HAL_InitTick+0x58>)
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	4619      	mov	r1, r3
 8003abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	4618      	mov	r0, r3
 8003acc:	f000 f943 	bl	8003d56 <HAL_SYSTICK_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e00e      	b.n	8003af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b0f      	cmp	r3, #15
 8003ade:	d80a      	bhi.n	8003af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae8:	f000 f90b 	bl	8003d02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003aec:	4a06      	ldr	r2, [pc, #24]	; (8003b08 <HAL_InitTick+0x5c>)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	e000      	b.n	8003af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	200000a0 	.word	0x200000a0
 8003b04:	200000a8 	.word	0x200000a8
 8003b08:	200000a4 	.word	0x200000a4

08003b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b10:	4b06      	ldr	r3, [pc, #24]	; (8003b2c <HAL_IncTick+0x20>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b06      	ldr	r3, [pc, #24]	; (8003b30 <HAL_IncTick+0x24>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	4a04      	ldr	r2, [pc, #16]	; (8003b30 <HAL_IncTick+0x24>)
 8003b1e:	6013      	str	r3, [r2, #0]
}
 8003b20:	bf00      	nop
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	200000a8 	.word	0x200000a8
 8003b30:	20013b24 	.word	0x20013b24

08003b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
  return uwTick;
 8003b38:	4b03      	ldr	r3, [pc, #12]	; (8003b48 <HAL_GetTick+0x14>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	20013b24 	.word	0x20013b24

08003b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b5c:	4b0c      	ldr	r3, [pc, #48]	; (8003b90 <__NVIC_SetPriorityGrouping+0x44>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b68:	4013      	ands	r3, r2
 8003b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b7e:	4a04      	ldr	r2, [pc, #16]	; (8003b90 <__NVIC_SetPriorityGrouping+0x44>)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	60d3      	str	r3, [r2, #12]
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b98:	4b04      	ldr	r3, [pc, #16]	; (8003bac <__NVIC_GetPriorityGrouping+0x18>)
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	0a1b      	lsrs	r3, r3, #8
 8003b9e:	f003 0307 	and.w	r3, r3, #7
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	e000ed00 	.word	0xe000ed00

08003bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	db0b      	blt.n	8003bda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	f003 021f 	and.w	r2, r3, #31
 8003bc8:	4907      	ldr	r1, [pc, #28]	; (8003be8 <__NVIC_EnableIRQ+0x38>)
 8003bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bce:	095b      	lsrs	r3, r3, #5
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	e000e100 	.word	0xe000e100

08003bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	6039      	str	r1, [r7, #0]
 8003bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	db0a      	blt.n	8003c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	b2da      	uxtb	r2, r3
 8003c04:	490c      	ldr	r1, [pc, #48]	; (8003c38 <__NVIC_SetPriority+0x4c>)
 8003c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0a:	0112      	lsls	r2, r2, #4
 8003c0c:	b2d2      	uxtb	r2, r2
 8003c0e:	440b      	add	r3, r1
 8003c10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c14:	e00a      	b.n	8003c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	4908      	ldr	r1, [pc, #32]	; (8003c3c <__NVIC_SetPriority+0x50>)
 8003c1c:	79fb      	ldrb	r3, [r7, #7]
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	3b04      	subs	r3, #4
 8003c24:	0112      	lsls	r2, r2, #4
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	440b      	add	r3, r1
 8003c2a:	761a      	strb	r2, [r3, #24]
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	e000e100 	.word	0xe000e100
 8003c3c:	e000ed00 	.word	0xe000ed00

08003c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b089      	sub	sp, #36	; 0x24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	f1c3 0307 	rsb	r3, r3, #7
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	bf28      	it	cs
 8003c5e:	2304      	movcs	r3, #4
 8003c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	3304      	adds	r3, #4
 8003c66:	2b06      	cmp	r3, #6
 8003c68:	d902      	bls.n	8003c70 <NVIC_EncodePriority+0x30>
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	3b03      	subs	r3, #3
 8003c6e:	e000      	b.n	8003c72 <NVIC_EncodePriority+0x32>
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c74:	f04f 32ff 	mov.w	r2, #4294967295
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	43da      	mvns	r2, r3
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	401a      	ands	r2, r3
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c88:	f04f 31ff 	mov.w	r1, #4294967295
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c92:	43d9      	mvns	r1, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c98:	4313      	orrs	r3, r2
         );
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3724      	adds	r7, #36	; 0x24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cb8:	d301      	bcc.n	8003cbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e00f      	b.n	8003cde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cbe:	4a0a      	ldr	r2, [pc, #40]	; (8003ce8 <SysTick_Config+0x40>)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cc6:	210f      	movs	r1, #15
 8003cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ccc:	f7ff ff8e 	bl	8003bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cd0:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <SysTick_Config+0x40>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cd6:	4b04      	ldr	r3, [pc, #16]	; (8003ce8 <SysTick_Config+0x40>)
 8003cd8:	2207      	movs	r2, #7
 8003cda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	e000e010 	.word	0xe000e010

08003cec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7ff ff29 	bl	8003b4c <__NVIC_SetPriorityGrouping>
}
 8003cfa:	bf00      	nop
 8003cfc:	3708      	adds	r7, #8
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b086      	sub	sp, #24
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	4603      	mov	r3, r0
 8003d0a:	60b9      	str	r1, [r7, #8]
 8003d0c:	607a      	str	r2, [r7, #4]
 8003d0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d14:	f7ff ff3e 	bl	8003b94 <__NVIC_GetPriorityGrouping>
 8003d18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	68b9      	ldr	r1, [r7, #8]
 8003d1e:	6978      	ldr	r0, [r7, #20]
 8003d20:	f7ff ff8e 	bl	8003c40 <NVIC_EncodePriority>
 8003d24:	4602      	mov	r2, r0
 8003d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff5d 	bl	8003bec <__NVIC_SetPriority>
}
 8003d32:	bf00      	nop
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	4603      	mov	r3, r0
 8003d42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7ff ff31 	bl	8003bb0 <__NVIC_EnableIRQ>
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b082      	sub	sp, #8
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff ffa2 	bl	8003ca8 <SysTick_Config>
 8003d64:	4603      	mov	r3, r0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d7c:	f7ff feda 	bl	8003b34 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e099      	b.n	8003ec0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2202      	movs	r2, #2
 8003d98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dac:	e00f      	b.n	8003dce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dae:	f7ff fec1 	bl	8003b34 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b05      	cmp	r3, #5
 8003dba:	d908      	bls.n	8003dce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e078      	b.n	8003ec0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e8      	bne.n	8003dae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	4b38      	ldr	r3, [pc, #224]	; (8003ec8 <HAL_DMA_Init+0x158>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d107      	bne.n	8003e38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e30:	4313      	orrs	r3, r2
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f023 0307 	bic.w	r3, r3, #7
 8003e4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d117      	bne.n	8003e92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00e      	beq.n	8003e92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 fa91 	bl	800439c <DMA_CheckFifoParam>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d008      	beq.n	8003e92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2240      	movs	r2, #64	; 0x40
 8003e84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e016      	b.n	8003ec0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fa48 	bl	8004330 <DMA_CalcBaseAndBitshift>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea8:	223f      	movs	r2, #63	; 0x3f
 8003eaa:	409a      	lsls	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3718      	adds	r7, #24
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	f010803f 	.word	0xf010803f

08003ecc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
 8003ed8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eda:	2300      	movs	r3, #0
 8003edc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d101      	bne.n	8003ef2 <HAL_DMA_Start_IT+0x26>
 8003eee:	2302      	movs	r3, #2
 8003ef0:	e040      	b.n	8003f74 <HAL_DMA_Start_IT+0xa8>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d12f      	bne.n	8003f66 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2202      	movs	r2, #2
 8003f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	68b9      	ldr	r1, [r7, #8]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f9da 	bl	80042d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f24:	223f      	movs	r2, #63	; 0x3f
 8003f26:	409a      	lsls	r2, r3
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0216 	orr.w	r2, r2, #22
 8003f3a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d007      	beq.n	8003f54 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0208 	orr.w	r2, r2, #8
 8003f52:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	e005      	b.n	8003f72 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f6e:	2302      	movs	r3, #2
 8003f70:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d004      	beq.n	8003f9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2280      	movs	r2, #128	; 0x80
 8003f94:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e00c      	b.n	8003fb4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2205      	movs	r2, #5
 8003f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0201 	bic.w	r2, r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003fcc:	4b8e      	ldr	r3, [pc, #568]	; (8004208 <HAL_DMA_IRQHandler+0x248>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a8e      	ldr	r2, [pc, #568]	; (800420c <HAL_DMA_IRQHandler+0x24c>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	0a9b      	lsrs	r3, r3, #10
 8003fd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fea:	2208      	movs	r2, #8
 8003fec:	409a      	lsls	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d01a      	beq.n	800402c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b00      	cmp	r3, #0
 8004002:	d013      	beq.n	800402c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0204 	bic.w	r2, r2, #4
 8004012:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004018:	2208      	movs	r2, #8
 800401a:	409a      	lsls	r2, r3
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004024:	f043 0201 	orr.w	r2, r3, #1
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004030:	2201      	movs	r2, #1
 8004032:	409a      	lsls	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4013      	ands	r3, r2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d012      	beq.n	8004062 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00b      	beq.n	8004062 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800404e:	2201      	movs	r2, #1
 8004050:	409a      	lsls	r2, r3
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405a:	f043 0202 	orr.w	r2, r3, #2
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004066:	2204      	movs	r2, #4
 8004068:	409a      	lsls	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4013      	ands	r3, r2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d012      	beq.n	8004098 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00b      	beq.n	8004098 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004084:	2204      	movs	r2, #4
 8004086:	409a      	lsls	r2, r3
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004090:	f043 0204 	orr.w	r2, r3, #4
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409c:	2210      	movs	r2, #16
 800409e:	409a      	lsls	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d043      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d03c      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ba:	2210      	movs	r2, #16
 80040bc:	409a      	lsls	r2, r3
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d018      	beq.n	8004102 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d108      	bne.n	80040f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d024      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	4798      	blx	r3
 80040ee:	e01f      	b.n	8004130 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01b      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	4798      	blx	r3
 8004100:	e016      	b.n	8004130 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410c:	2b00      	cmp	r3, #0
 800410e:	d107      	bne.n	8004120 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0208 	bic.w	r2, r2, #8
 800411e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004134:	2220      	movs	r2, #32
 8004136:	409a      	lsls	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4013      	ands	r3, r2
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 808f 	beq.w	8004260 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8087 	beq.w	8004260 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004156:	2220      	movs	r2, #32
 8004158:	409a      	lsls	r2, r3
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b05      	cmp	r3, #5
 8004168:	d136      	bne.n	80041d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0216 	bic.w	r2, r2, #22
 8004178:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695a      	ldr	r2, [r3, #20]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004188:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d103      	bne.n	800419a <HAL_DMA_IRQHandler+0x1da>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004196:	2b00      	cmp	r3, #0
 8004198:	d007      	beq.n	80041aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0208 	bic.w	r2, r2, #8
 80041a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ae:	223f      	movs	r2, #63	; 0x3f
 80041b0:	409a      	lsls	r2, r3
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d07e      	beq.n	80042cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	4798      	blx	r3
        }
        return;
 80041d6:	e079      	b.n	80042cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d01d      	beq.n	8004222 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10d      	bne.n	8004210 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d031      	beq.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
 8004204:	e02c      	b.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
 8004206:	bf00      	nop
 8004208:	200000a0 	.word	0x200000a0
 800420c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d023      	beq.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	4798      	blx	r3
 8004220:	e01e      	b.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10f      	bne.n	8004250 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0210 	bic.w	r2, r2, #16
 800423e:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004264:	2b00      	cmp	r3, #0
 8004266:	d032      	beq.n	80042ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d022      	beq.n	80042ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2205      	movs	r2, #5
 8004278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0201 	bic.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	3301      	adds	r3, #1
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	429a      	cmp	r2, r3
 8004296:	d307      	bcc.n	80042a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f2      	bne.n	800428c <HAL_DMA_IRQHandler+0x2cc>
 80042a6:	e000      	b.n	80042aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80042a8:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	4798      	blx	r3
 80042ca:	e000      	b.n	80042ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80042cc:	bf00      	nop
    }
  }
}
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b40      	cmp	r3, #64	; 0x40
 8004300:	d108      	bne.n	8004314 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004312:	e007      	b.n	8004324 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	60da      	str	r2, [r3, #12]
}
 8004324:	bf00      	nop
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	b2db      	uxtb	r3, r3
 800433e:	3b10      	subs	r3, #16
 8004340:	4a14      	ldr	r2, [pc, #80]	; (8004394 <DMA_CalcBaseAndBitshift+0x64>)
 8004342:	fba2 2303 	umull	r2, r3, r2, r3
 8004346:	091b      	lsrs	r3, r3, #4
 8004348:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800434a:	4a13      	ldr	r2, [pc, #76]	; (8004398 <DMA_CalcBaseAndBitshift+0x68>)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4413      	add	r3, r2
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b03      	cmp	r3, #3
 800435c:	d909      	bls.n	8004372 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004366:	f023 0303 	bic.w	r3, r3, #3
 800436a:	1d1a      	adds	r2, r3, #4
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	659a      	str	r2, [r3, #88]	; 0x58
 8004370:	e007      	b.n	8004382 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800437a:	f023 0303 	bic.w	r3, r3, #3
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004386:	4618      	mov	r0, r3
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	aaaaaaab 	.word	0xaaaaaaab
 8004398:	0800d290 	.word	0x0800d290

0800439c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d11f      	bne.n	80043f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d856      	bhi.n	800446a <DMA_CheckFifoParam+0xce>
 80043bc:	a201      	add	r2, pc, #4	; (adr r2, 80043c4 <DMA_CheckFifoParam+0x28>)
 80043be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c2:	bf00      	nop
 80043c4:	080043d5 	.word	0x080043d5
 80043c8:	080043e7 	.word	0x080043e7
 80043cc:	080043d5 	.word	0x080043d5
 80043d0:	0800446b 	.word	0x0800446b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d046      	beq.n	800446e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e4:	e043      	b.n	800446e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043ee:	d140      	bne.n	8004472 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f4:	e03d      	b.n	8004472 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fe:	d121      	bne.n	8004444 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d837      	bhi.n	8004476 <DMA_CheckFifoParam+0xda>
 8004406:	a201      	add	r2, pc, #4	; (adr r2, 800440c <DMA_CheckFifoParam+0x70>)
 8004408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440c:	0800441d 	.word	0x0800441d
 8004410:	08004423 	.word	0x08004423
 8004414:	0800441d 	.word	0x0800441d
 8004418:	08004435 	.word	0x08004435
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
      break;
 8004420:	e030      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004426:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d025      	beq.n	800447a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004432:	e022      	b.n	800447a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004438:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800443c:	d11f      	bne.n	800447e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004442:	e01c      	b.n	800447e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d903      	bls.n	8004452 <DMA_CheckFifoParam+0xb6>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b03      	cmp	r3, #3
 800444e:	d003      	beq.n	8004458 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004450:	e018      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	73fb      	strb	r3, [r7, #15]
      break;
 8004456:	e015      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00e      	beq.n	8004482 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	73fb      	strb	r3, [r7, #15]
      break;
 8004468:	e00b      	b.n	8004482 <DMA_CheckFifoParam+0xe6>
      break;
 800446a:	bf00      	nop
 800446c:	e00a      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 800446e:	bf00      	nop
 8004470:	e008      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 8004472:	bf00      	nop
 8004474:	e006      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 8004476:	bf00      	nop
 8004478:	e004      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 800447a:	bf00      	nop
 800447c:	e002      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;   
 800447e:	bf00      	nop
 8004480:	e000      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 8004482:	bf00      	nop
    }
  } 
  
  return status; 
 8004484:	7bfb      	ldrb	r3, [r7, #15]
}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop

08004494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004494:	b480      	push	{r7}
 8004496:	b089      	sub	sp, #36	; 0x24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800449e:	2300      	movs	r3, #0
 80044a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044a6:	2300      	movs	r3, #0
 80044a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044aa:	2300      	movs	r3, #0
 80044ac:	61fb      	str	r3, [r7, #28]
 80044ae:	e16b      	b.n	8004788 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044b0:	2201      	movs	r2, #1
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4013      	ands	r3, r2
 80044c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	f040 815a 	bne.w	8004782 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d00b      	beq.n	80044ee <HAL_GPIO_Init+0x5a>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d007      	beq.n	80044ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044e2:	2b11      	cmp	r3, #17
 80044e4:	d003      	beq.n	80044ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b12      	cmp	r3, #18
 80044ec:	d130      	bne.n	8004550 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	005b      	lsls	r3, r3, #1
 80044f8:	2203      	movs	r2, #3
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	43db      	mvns	r3, r3
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4013      	ands	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	fa02 f303 	lsl.w	r3, r2, r3
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	4313      	orrs	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004524:	2201      	movs	r2, #1
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	fa02 f303 	lsl.w	r3, r2, r3
 800452c:	43db      	mvns	r3, r3
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4013      	ands	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	091b      	lsrs	r3, r3, #4
 800453a:	f003 0201 	and.w	r2, r3, #1
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	fa02 f303 	lsl.w	r3, r2, r3
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	4313      	orrs	r3, r2
 8004548:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	2203      	movs	r2, #3
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43db      	mvns	r3, r3
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	4013      	ands	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	4313      	orrs	r3, r2
 8004578:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2b02      	cmp	r3, #2
 8004586:	d003      	beq.n	8004590 <HAL_GPIO_Init+0xfc>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	2b12      	cmp	r3, #18
 800458e:	d123      	bne.n	80045d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	08da      	lsrs	r2, r3, #3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3208      	adds	r2, #8
 8004598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800459c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	220f      	movs	r2, #15
 80045a8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ac:	43db      	mvns	r3, r3
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	4013      	ands	r3, r2
 80045b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	691a      	ldr	r2, [r3, #16]
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	08da      	lsrs	r2, r3, #3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3208      	adds	r2, #8
 80045d2:	69b9      	ldr	r1, [r7, #24]
 80045d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	2203      	movs	r2, #3
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	43db      	mvns	r3, r3
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4013      	ands	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f003 0203 	and.w	r2, r3, #3
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	4313      	orrs	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80b4 	beq.w	8004782 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	4b60      	ldr	r3, [pc, #384]	; (80047a0 <HAL_GPIO_Init+0x30c>)
 8004620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004622:	4a5f      	ldr	r2, [pc, #380]	; (80047a0 <HAL_GPIO_Init+0x30c>)
 8004624:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004628:	6453      	str	r3, [r2, #68]	; 0x44
 800462a:	4b5d      	ldr	r3, [pc, #372]	; (80047a0 <HAL_GPIO_Init+0x30c>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004636:	4a5b      	ldr	r2, [pc, #364]	; (80047a4 <HAL_GPIO_Init+0x310>)
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	089b      	lsrs	r3, r3, #2
 800463c:	3302      	adds	r3, #2
 800463e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004642:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	f003 0303 	and.w	r3, r3, #3
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	220f      	movs	r2, #15
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	43db      	mvns	r3, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4013      	ands	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a52      	ldr	r2, [pc, #328]	; (80047a8 <HAL_GPIO_Init+0x314>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d02b      	beq.n	80046ba <HAL_GPIO_Init+0x226>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a51      	ldr	r2, [pc, #324]	; (80047ac <HAL_GPIO_Init+0x318>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d025      	beq.n	80046b6 <HAL_GPIO_Init+0x222>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a50      	ldr	r2, [pc, #320]	; (80047b0 <HAL_GPIO_Init+0x31c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d01f      	beq.n	80046b2 <HAL_GPIO_Init+0x21e>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a4f      	ldr	r2, [pc, #316]	; (80047b4 <HAL_GPIO_Init+0x320>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d019      	beq.n	80046ae <HAL_GPIO_Init+0x21a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a4e      	ldr	r2, [pc, #312]	; (80047b8 <HAL_GPIO_Init+0x324>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d013      	beq.n	80046aa <HAL_GPIO_Init+0x216>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a4d      	ldr	r2, [pc, #308]	; (80047bc <HAL_GPIO_Init+0x328>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00d      	beq.n	80046a6 <HAL_GPIO_Init+0x212>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a4c      	ldr	r2, [pc, #304]	; (80047c0 <HAL_GPIO_Init+0x32c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d007      	beq.n	80046a2 <HAL_GPIO_Init+0x20e>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a4b      	ldr	r2, [pc, #300]	; (80047c4 <HAL_GPIO_Init+0x330>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_GPIO_Init+0x20a>
 800469a:	2307      	movs	r3, #7
 800469c:	e00e      	b.n	80046bc <HAL_GPIO_Init+0x228>
 800469e:	2308      	movs	r3, #8
 80046a0:	e00c      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046a2:	2306      	movs	r3, #6
 80046a4:	e00a      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046a6:	2305      	movs	r3, #5
 80046a8:	e008      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046aa:	2304      	movs	r3, #4
 80046ac:	e006      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046ae:	2303      	movs	r3, #3
 80046b0:	e004      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e002      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <HAL_GPIO_Init+0x228>
 80046ba:	2300      	movs	r3, #0
 80046bc:	69fa      	ldr	r2, [r7, #28]
 80046be:	f002 0203 	and.w	r2, r2, #3
 80046c2:	0092      	lsls	r2, r2, #2
 80046c4:	4093      	lsls	r3, r2
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046cc:	4935      	ldr	r1, [pc, #212]	; (80047a4 <HAL_GPIO_Init+0x310>)
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	089b      	lsrs	r3, r3, #2
 80046d2:	3302      	adds	r3, #2
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046da:	4b3b      	ldr	r3, [pc, #236]	; (80047c8 <HAL_GPIO_Init+0x334>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	43db      	mvns	r3, r3
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	4013      	ands	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046fe:	4a32      	ldr	r2, [pc, #200]	; (80047c8 <HAL_GPIO_Init+0x334>)
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004704:	4b30      	ldr	r3, [pc, #192]	; (80047c8 <HAL_GPIO_Init+0x334>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	43db      	mvns	r3, r3
 800470e:	69ba      	ldr	r2, [r7, #24]
 8004710:	4013      	ands	r3, r2
 8004712:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	4313      	orrs	r3, r2
 8004726:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004728:	4a27      	ldr	r2, [pc, #156]	; (80047c8 <HAL_GPIO_Init+0x334>)
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800472e:	4b26      	ldr	r3, [pc, #152]	; (80047c8 <HAL_GPIO_Init+0x334>)
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	43db      	mvns	r3, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	4013      	ands	r3, r2
 800473c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004752:	4a1d      	ldr	r2, [pc, #116]	; (80047c8 <HAL_GPIO_Init+0x334>)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004758:	4b1b      	ldr	r3, [pc, #108]	; (80047c8 <HAL_GPIO_Init+0x334>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	43db      	mvns	r3, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4013      	ands	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	4313      	orrs	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800477c:	4a12      	ldr	r2, [pc, #72]	; (80047c8 <HAL_GPIO_Init+0x334>)
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	3301      	adds	r3, #1
 8004786:	61fb      	str	r3, [r7, #28]
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	2b0f      	cmp	r3, #15
 800478c:	f67f ae90 	bls.w	80044b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	3724      	adds	r7, #36	; 0x24
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40023800 	.word	0x40023800
 80047a4:	40013800 	.word	0x40013800
 80047a8:	40020000 	.word	0x40020000
 80047ac:	40020400 	.word	0x40020400
 80047b0:	40020800 	.word	0x40020800
 80047b4:	40020c00 	.word	0x40020c00
 80047b8:	40021000 	.word	0x40021000
 80047bc:	40021400 	.word	0x40021400
 80047c0:	40021800 	.word	0x40021800
 80047c4:	40021c00 	.word	0x40021c00
 80047c8:	40013c00 	.word	0x40013c00

080047cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	807b      	strh	r3, [r7, #2]
 80047d8:	4613      	mov	r3, r2
 80047da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047dc:	787b      	ldrb	r3, [r7, #1]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047e2:	887a      	ldrh	r2, [r7, #2]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047e8:	e003      	b.n	80047f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047ea:	887b      	ldrh	r3, [r7, #2]
 80047ec:	041a      	lsls	r2, r3, #16
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	619a      	str	r2, [r3, #24]
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
	...

08004800 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e25e      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d075      	beq.n	800490a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800481e:	4b88      	ldr	r3, [pc, #544]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f003 030c 	and.w	r3, r3, #12
 8004826:	2b04      	cmp	r3, #4
 8004828:	d00c      	beq.n	8004844 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800482a:	4b85      	ldr	r3, [pc, #532]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004832:	2b08      	cmp	r3, #8
 8004834:	d112      	bne.n	800485c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004836:	4b82      	ldr	r3, [pc, #520]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800483e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004842:	d10b      	bne.n	800485c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004844:	4b7e      	ldr	r3, [pc, #504]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d05b      	beq.n	8004908 <HAL_RCC_OscConfig+0x108>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d157      	bne.n	8004908 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e239      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004864:	d106      	bne.n	8004874 <HAL_RCC_OscConfig+0x74>
 8004866:	4b76      	ldr	r3, [pc, #472]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a75      	ldr	r2, [pc, #468]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800486c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	e01d      	b.n	80048b0 <HAL_RCC_OscConfig+0xb0>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800487c:	d10c      	bne.n	8004898 <HAL_RCC_OscConfig+0x98>
 800487e:	4b70      	ldr	r3, [pc, #448]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a6f      	ldr	r2, [pc, #444]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004884:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	4b6d      	ldr	r3, [pc, #436]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a6c      	ldr	r2, [pc, #432]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004890:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	e00b      	b.n	80048b0 <HAL_RCC_OscConfig+0xb0>
 8004898:	4b69      	ldr	r3, [pc, #420]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a68      	ldr	r2, [pc, #416]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800489e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048a2:	6013      	str	r3, [r2, #0]
 80048a4:	4b66      	ldr	r3, [pc, #408]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a65      	ldr	r2, [pc, #404]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 80048aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d013      	beq.n	80048e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b8:	f7ff f93c 	bl	8003b34 <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048be:	e008      	b.n	80048d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048c0:	f7ff f938 	bl	8003b34 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b64      	cmp	r3, #100	; 0x64
 80048cc:	d901      	bls.n	80048d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e1fe      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048d2:	4b5b      	ldr	r3, [pc, #364]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d0f0      	beq.n	80048c0 <HAL_RCC_OscConfig+0xc0>
 80048de:	e014      	b.n	800490a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e0:	f7ff f928 	bl	8003b34 <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048e8:	f7ff f924 	bl	8003b34 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b64      	cmp	r3, #100	; 0x64
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e1ea      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048fa:	4b51      	ldr	r3, [pc, #324]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1f0      	bne.n	80048e8 <HAL_RCC_OscConfig+0xe8>
 8004906:	e000      	b.n	800490a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d063      	beq.n	80049de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004916:	4b4a      	ldr	r3, [pc, #296]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 030c 	and.w	r3, r3, #12
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00b      	beq.n	800493a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004922:	4b47      	ldr	r3, [pc, #284]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800492a:	2b08      	cmp	r3, #8
 800492c:	d11c      	bne.n	8004968 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800492e:	4b44      	ldr	r3, [pc, #272]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d116      	bne.n	8004968 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800493a:	4b41      	ldr	r3, [pc, #260]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d005      	beq.n	8004952 <HAL_RCC_OscConfig+0x152>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d001      	beq.n	8004952 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e1be      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004952:	4b3b      	ldr	r3, [pc, #236]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	4937      	ldr	r1, [pc, #220]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004962:	4313      	orrs	r3, r2
 8004964:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004966:	e03a      	b.n	80049de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d020      	beq.n	80049b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004970:	4b34      	ldr	r3, [pc, #208]	; (8004a44 <HAL_RCC_OscConfig+0x244>)
 8004972:	2201      	movs	r2, #1
 8004974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004976:	f7ff f8dd 	bl	8003b34 <HAL_GetTick>
 800497a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800497c:	e008      	b.n	8004990 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800497e:	f7ff f8d9 	bl	8003b34 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e19f      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004990:	4b2b      	ldr	r3, [pc, #172]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d0f0      	beq.n	800497e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800499c:	4b28      	ldr	r3, [pc, #160]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	00db      	lsls	r3, r3, #3
 80049aa:	4925      	ldr	r1, [pc, #148]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	600b      	str	r3, [r1, #0]
 80049b0:	e015      	b.n	80049de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049b2:	4b24      	ldr	r3, [pc, #144]	; (8004a44 <HAL_RCC_OscConfig+0x244>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b8:	f7ff f8bc 	bl	8003b34 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049c0:	f7ff f8b8 	bl	8003b34 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e17e      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049d2:	4b1b      	ldr	r3, [pc, #108]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1f0      	bne.n	80049c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0308 	and.w	r3, r3, #8
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d036      	beq.n	8004a58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d016      	beq.n	8004a20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049f2:	4b15      	ldr	r3, [pc, #84]	; (8004a48 <HAL_RCC_OscConfig+0x248>)
 80049f4:	2201      	movs	r2, #1
 80049f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f8:	f7ff f89c 	bl	8003b34 <HAL_GetTick>
 80049fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a00:	f7ff f898 	bl	8003b34 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e15e      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a12:	4b0b      	ldr	r3, [pc, #44]	; (8004a40 <HAL_RCC_OscConfig+0x240>)
 8004a14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d0f0      	beq.n	8004a00 <HAL_RCC_OscConfig+0x200>
 8004a1e:	e01b      	b.n	8004a58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a20:	4b09      	ldr	r3, [pc, #36]	; (8004a48 <HAL_RCC_OscConfig+0x248>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a26:	f7ff f885 	bl	8003b34 <HAL_GetTick>
 8004a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a2c:	e00e      	b.n	8004a4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a2e:	f7ff f881 	bl	8003b34 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d907      	bls.n	8004a4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e147      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
 8004a40:	40023800 	.word	0x40023800
 8004a44:	42470000 	.word	0x42470000
 8004a48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a4c:	4b88      	ldr	r3, [pc, #544]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1ea      	bne.n	8004a2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0304 	and.w	r3, r3, #4
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f000 8097 	beq.w	8004b94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a66:	2300      	movs	r3, #0
 8004a68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a6a:	4b81      	ldr	r3, [pc, #516]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10f      	bne.n	8004a96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a76:	2300      	movs	r3, #0
 8004a78:	60bb      	str	r3, [r7, #8]
 8004a7a:	4b7d      	ldr	r3, [pc, #500]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	4a7c      	ldr	r2, [pc, #496]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a84:	6413      	str	r3, [r2, #64]	; 0x40
 8004a86:	4b7a      	ldr	r3, [pc, #488]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	60bb      	str	r3, [r7, #8]
 8004a90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a92:	2301      	movs	r3, #1
 8004a94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a96:	4b77      	ldr	r3, [pc, #476]	; (8004c74 <HAL_RCC_OscConfig+0x474>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d118      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aa2:	4b74      	ldr	r3, [pc, #464]	; (8004c74 <HAL_RCC_OscConfig+0x474>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a73      	ldr	r2, [pc, #460]	; (8004c74 <HAL_RCC_OscConfig+0x474>)
 8004aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aae:	f7ff f841 	bl	8003b34 <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ab6:	f7ff f83d 	bl	8003b34 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e103      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac8:	4b6a      	ldr	r3, [pc, #424]	; (8004c74 <HAL_RCC_OscConfig+0x474>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d0f0      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d106      	bne.n	8004aea <HAL_RCC_OscConfig+0x2ea>
 8004adc:	4b64      	ldr	r3, [pc, #400]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae0:	4a63      	ldr	r2, [pc, #396]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004ae2:	f043 0301 	orr.w	r3, r3, #1
 8004ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ae8:	e01c      	b.n	8004b24 <HAL_RCC_OscConfig+0x324>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b05      	cmp	r3, #5
 8004af0:	d10c      	bne.n	8004b0c <HAL_RCC_OscConfig+0x30c>
 8004af2:	4b5f      	ldr	r3, [pc, #380]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af6:	4a5e      	ldr	r2, [pc, #376]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004af8:	f043 0304 	orr.w	r3, r3, #4
 8004afc:	6713      	str	r3, [r2, #112]	; 0x70
 8004afe:	4b5c      	ldr	r3, [pc, #368]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b02:	4a5b      	ldr	r2, [pc, #364]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b04:	f043 0301 	orr.w	r3, r3, #1
 8004b08:	6713      	str	r3, [r2, #112]	; 0x70
 8004b0a:	e00b      	b.n	8004b24 <HAL_RCC_OscConfig+0x324>
 8004b0c:	4b58      	ldr	r3, [pc, #352]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b10:	4a57      	ldr	r2, [pc, #348]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b12:	f023 0301 	bic.w	r3, r3, #1
 8004b16:	6713      	str	r3, [r2, #112]	; 0x70
 8004b18:	4b55      	ldr	r3, [pc, #340]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1c:	4a54      	ldr	r2, [pc, #336]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b1e:	f023 0304 	bic.w	r3, r3, #4
 8004b22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d015      	beq.n	8004b58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b2c:	f7ff f802 	bl	8003b34 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b32:	e00a      	b.n	8004b4a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b34:	f7fe fffe 	bl	8003b34 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e0c2      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b4a:	4b49      	ldr	r3, [pc, #292]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d0ee      	beq.n	8004b34 <HAL_RCC_OscConfig+0x334>
 8004b56:	e014      	b.n	8004b82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b58:	f7fe ffec 	bl	8003b34 <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b5e:	e00a      	b.n	8004b76 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b60:	f7fe ffe8 	bl	8003b34 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e0ac      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b76:	4b3e      	ldr	r3, [pc, #248]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1ee      	bne.n	8004b60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b82:	7dfb      	ldrb	r3, [r7, #23]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d105      	bne.n	8004b94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b88:	4b39      	ldr	r3, [pc, #228]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8c:	4a38      	ldr	r2, [pc, #224]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004b8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b92:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 8098 	beq.w	8004cce <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b9e:	4b34      	ldr	r3, [pc, #208]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 030c 	and.w	r3, r3, #12
 8004ba6:	2b08      	cmp	r3, #8
 8004ba8:	d05c      	beq.n	8004c64 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d141      	bne.n	8004c36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb2:	4b31      	ldr	r3, [pc, #196]	; (8004c78 <HAL_RCC_OscConfig+0x478>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb8:	f7fe ffbc 	bl	8003b34 <HAL_GetTick>
 8004bbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bbe:	e008      	b.n	8004bd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bc0:	f7fe ffb8 	bl	8003b34 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e07e      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd2:	4b27      	ldr	r3, [pc, #156]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1f0      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69da      	ldr	r2, [r3, #28]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	431a      	orrs	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bec:	019b      	lsls	r3, r3, #6
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf4:	085b      	lsrs	r3, r3, #1
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	041b      	lsls	r3, r3, #16
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c00:	061b      	lsls	r3, r3, #24
 8004c02:	491b      	ldr	r1, [pc, #108]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c08:	4b1b      	ldr	r3, [pc, #108]	; (8004c78 <HAL_RCC_OscConfig+0x478>)
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0e:	f7fe ff91 	bl	8003b34 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c14:	e008      	b.n	8004c28 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c16:	f7fe ff8d 	bl	8003b34 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d901      	bls.n	8004c28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e053      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c28:	4b11      	ldr	r3, [pc, #68]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d0f0      	beq.n	8004c16 <HAL_RCC_OscConfig+0x416>
 8004c34:	e04b      	b.n	8004cce <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c36:	4b10      	ldr	r3, [pc, #64]	; (8004c78 <HAL_RCC_OscConfig+0x478>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3c:	f7fe ff7a 	bl	8003b34 <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c44:	f7fe ff76 	bl	8003b34 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e03c      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c56:	4b06      	ldr	r3, [pc, #24]	; (8004c70 <HAL_RCC_OscConfig+0x470>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1f0      	bne.n	8004c44 <HAL_RCC_OscConfig+0x444>
 8004c62:	e034      	b.n	8004cce <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d107      	bne.n	8004c7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e02f      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
 8004c70:	40023800 	.word	0x40023800
 8004c74:	40007000 	.word	0x40007000
 8004c78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c7c:	4b16      	ldr	r3, [pc, #88]	; (8004cd8 <HAL_RCC_OscConfig+0x4d8>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d11c      	bne.n	8004cca <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d115      	bne.n	8004cca <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d10d      	bne.n	8004cca <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d106      	bne.n	8004cca <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d001      	beq.n	8004cce <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	40023800 	.word	0x40023800

08004cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d101      	bne.n	8004cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e0cc      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf0:	4b68      	ldr	r3, [pc, #416]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 030f 	and.w	r3, r3, #15
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d90c      	bls.n	8004d18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfe:	4b65      	ldr	r3, [pc, #404]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	b2d2      	uxtb	r2, r2
 8004d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d06:	4b63      	ldr	r3, [pc, #396]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 030f 	and.w	r3, r3, #15
 8004d0e:	683a      	ldr	r2, [r7, #0]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d001      	beq.n	8004d18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e0b8      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d020      	beq.n	8004d66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d005      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d30:	4b59      	ldr	r3, [pc, #356]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	4a58      	ldr	r2, [pc, #352]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0308 	and.w	r3, r3, #8
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d005      	beq.n	8004d54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d48:	4b53      	ldr	r3, [pc, #332]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	4a52      	ldr	r2, [pc, #328]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d54:	4b50      	ldr	r3, [pc, #320]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	494d      	ldr	r1, [pc, #308]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d044      	beq.n	8004dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d107      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d7a:	4b47      	ldr	r3, [pc, #284]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d119      	bne.n	8004dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e07f      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d003      	beq.n	8004d9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d96:	2b03      	cmp	r3, #3
 8004d98:	d107      	bne.n	8004daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d9a:	4b3f      	ldr	r3, [pc, #252]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e06f      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004daa:	4b3b      	ldr	r3, [pc, #236]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e067      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dba:	4b37      	ldr	r3, [pc, #220]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f023 0203 	bic.w	r2, r3, #3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	4934      	ldr	r1, [pc, #208]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dcc:	f7fe feb2 	bl	8003b34 <HAL_GetTick>
 8004dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dd2:	e00a      	b.n	8004dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dd4:	f7fe feae 	bl	8003b34 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e04f      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dea:	4b2b      	ldr	r3, [pc, #172]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 020c 	and.w	r2, r3, #12
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d1eb      	bne.n	8004dd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dfc:	4b25      	ldr	r3, [pc, #148]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 030f 	and.w	r3, r3, #15
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d20c      	bcs.n	8004e24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0a:	4b22      	ldr	r3, [pc, #136]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	b2d2      	uxtb	r2, r2
 8004e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e12:	4b20      	ldr	r3, [pc, #128]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 030f 	and.w	r3, r3, #15
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d001      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e032      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e30:	4b19      	ldr	r3, [pc, #100]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	4916      	ldr	r1, [pc, #88]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d009      	beq.n	8004e62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e4e:	4b12      	ldr	r3, [pc, #72]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	490e      	ldr	r1, [pc, #56]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e62:	f000 f821 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 8004e66:	4602      	mov	r2, r0
 8004e68:	4b0b      	ldr	r3, [pc, #44]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	091b      	lsrs	r3, r3, #4
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	490a      	ldr	r1, [pc, #40]	; (8004e9c <HAL_RCC_ClockConfig+0x1c0>)
 8004e74:	5ccb      	ldrb	r3, [r1, r3]
 8004e76:	fa22 f303 	lsr.w	r3, r2, r3
 8004e7a:	4a09      	ldr	r2, [pc, #36]	; (8004ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e7e:	4b09      	ldr	r3, [pc, #36]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fe fe12 	bl	8003aac <HAL_InitTick>

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	40023c00 	.word	0x40023c00
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	0800d278 	.word	0x0800d278
 8004ea0:	200000a0 	.word	0x200000a0
 8004ea4:	200000a4 	.word	0x200000a4

08004ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004eac:	b094      	sub	sp, #80	; 0x50
 8004eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	647b      	str	r3, [r7, #68]	; 0x44
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eb8:	2300      	movs	r3, #0
 8004eba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ec0:	4b79      	ldr	r3, [pc, #484]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f003 030c 	and.w	r3, r3, #12
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	d00d      	beq.n	8004ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	f200 80e1 	bhi.w	8005094 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <HAL_RCC_GetSysClockFreq+0x34>
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d003      	beq.n	8004ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004eda:	e0db      	b.n	8005094 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004edc:	4b73      	ldr	r3, [pc, #460]	; (80050ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004ede:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004ee0:	e0db      	b.n	800509a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ee2:	4b73      	ldr	r3, [pc, #460]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ee4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ee6:	e0d8      	b.n	800509a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ee8:	4b6f      	ldr	r3, [pc, #444]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ef0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ef2:	4b6d      	ldr	r3, [pc, #436]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d063      	beq.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004efe:	4b6a      	ldr	r3, [pc, #424]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	099b      	lsrs	r3, r3, #6
 8004f04:	2200      	movs	r2, #0
 8004f06:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f08:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f10:	633b      	str	r3, [r7, #48]	; 0x30
 8004f12:	2300      	movs	r3, #0
 8004f14:	637b      	str	r3, [r7, #52]	; 0x34
 8004f16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	462b      	mov	r3, r5
 8004f1e:	f04f 0000 	mov.w	r0, #0
 8004f22:	f04f 0100 	mov.w	r1, #0
 8004f26:	0159      	lsls	r1, r3, #5
 8004f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f2c:	0150      	lsls	r0, r2, #5
 8004f2e:	4602      	mov	r2, r0
 8004f30:	460b      	mov	r3, r1
 8004f32:	4621      	mov	r1, r4
 8004f34:	1a51      	subs	r1, r2, r1
 8004f36:	6139      	str	r1, [r7, #16]
 8004f38:	4629      	mov	r1, r5
 8004f3a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f3e:	617b      	str	r3, [r7, #20]
 8004f40:	f04f 0200 	mov.w	r2, #0
 8004f44:	f04f 0300 	mov.w	r3, #0
 8004f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f4c:	4659      	mov	r1, fp
 8004f4e:	018b      	lsls	r3, r1, #6
 8004f50:	4651      	mov	r1, sl
 8004f52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f56:	4651      	mov	r1, sl
 8004f58:	018a      	lsls	r2, r1, #6
 8004f5a:	4651      	mov	r1, sl
 8004f5c:	ebb2 0801 	subs.w	r8, r2, r1
 8004f60:	4659      	mov	r1, fp
 8004f62:	eb63 0901 	sbc.w	r9, r3, r1
 8004f66:	f04f 0200 	mov.w	r2, #0
 8004f6a:	f04f 0300 	mov.w	r3, #0
 8004f6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f7a:	4690      	mov	r8, r2
 8004f7c:	4699      	mov	r9, r3
 8004f7e:	4623      	mov	r3, r4
 8004f80:	eb18 0303 	adds.w	r3, r8, r3
 8004f84:	60bb      	str	r3, [r7, #8]
 8004f86:	462b      	mov	r3, r5
 8004f88:	eb49 0303 	adc.w	r3, r9, r3
 8004f8c:	60fb      	str	r3, [r7, #12]
 8004f8e:	f04f 0200 	mov.w	r2, #0
 8004f92:	f04f 0300 	mov.w	r3, #0
 8004f96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f9a:	4629      	mov	r1, r5
 8004f9c:	024b      	lsls	r3, r1, #9
 8004f9e:	4621      	mov	r1, r4
 8004fa0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fa4:	4621      	mov	r1, r4
 8004fa6:	024a      	lsls	r2, r1, #9
 8004fa8:	4610      	mov	r0, r2
 8004faa:	4619      	mov	r1, r3
 8004fac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fae:	2200      	movs	r2, #0
 8004fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004fb8:	f7fb f96a 	bl	8000290 <__aeabi_uldivmod>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fc4:	e058      	b.n	8005078 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc6:	4b38      	ldr	r3, [pc, #224]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	099b      	lsrs	r3, r3, #6
 8004fcc:	2200      	movs	r2, #0
 8004fce:	4618      	mov	r0, r3
 8004fd0:	4611      	mov	r1, r2
 8004fd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fd6:	623b      	str	r3, [r7, #32]
 8004fd8:	2300      	movs	r3, #0
 8004fda:	627b      	str	r3, [r7, #36]	; 0x24
 8004fdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fe0:	4642      	mov	r2, r8
 8004fe2:	464b      	mov	r3, r9
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f04f 0100 	mov.w	r1, #0
 8004fec:	0159      	lsls	r1, r3, #5
 8004fee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ff2:	0150      	lsls	r0, r2, #5
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4641      	mov	r1, r8
 8004ffa:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ffe:	4649      	mov	r1, r9
 8005000:	eb63 0b01 	sbc.w	fp, r3, r1
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	f04f 0300 	mov.w	r3, #0
 800500c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005010:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005014:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005018:	ebb2 040a 	subs.w	r4, r2, sl
 800501c:	eb63 050b 	sbc.w	r5, r3, fp
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	00eb      	lsls	r3, r5, #3
 800502a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800502e:	00e2      	lsls	r2, r4, #3
 8005030:	4614      	mov	r4, r2
 8005032:	461d      	mov	r5, r3
 8005034:	4643      	mov	r3, r8
 8005036:	18e3      	adds	r3, r4, r3
 8005038:	603b      	str	r3, [r7, #0]
 800503a:	464b      	mov	r3, r9
 800503c:	eb45 0303 	adc.w	r3, r5, r3
 8005040:	607b      	str	r3, [r7, #4]
 8005042:	f04f 0200 	mov.w	r2, #0
 8005046:	f04f 0300 	mov.w	r3, #0
 800504a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800504e:	4629      	mov	r1, r5
 8005050:	028b      	lsls	r3, r1, #10
 8005052:	4621      	mov	r1, r4
 8005054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005058:	4621      	mov	r1, r4
 800505a:	028a      	lsls	r2, r1, #10
 800505c:	4610      	mov	r0, r2
 800505e:	4619      	mov	r1, r3
 8005060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005062:	2200      	movs	r2, #0
 8005064:	61bb      	str	r3, [r7, #24]
 8005066:	61fa      	str	r2, [r7, #28]
 8005068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800506c:	f7fb f910 	bl	8000290 <__aeabi_uldivmod>
 8005070:	4602      	mov	r2, r0
 8005072:	460b      	mov	r3, r1
 8005074:	4613      	mov	r3, r2
 8005076:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005078:	4b0b      	ldr	r3, [pc, #44]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	0c1b      	lsrs	r3, r3, #16
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	3301      	adds	r3, #1
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005088:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800508a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800508c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005090:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005092:	e002      	b.n	800509a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005094:	4b05      	ldr	r3, [pc, #20]	; (80050ac <HAL_RCC_GetSysClockFreq+0x204>)
 8005096:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800509a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800509c:	4618      	mov	r0, r3
 800509e:	3750      	adds	r7, #80	; 0x50
 80050a0:	46bd      	mov	sp, r7
 80050a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050a6:	bf00      	nop
 80050a8:	40023800 	.word	0x40023800
 80050ac:	00f42400 	.word	0x00f42400
 80050b0:	007a1200 	.word	0x007a1200

080050b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050b8:	4b03      	ldr	r3, [pc, #12]	; (80050c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80050ba:	681b      	ldr	r3, [r3, #0]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	200000a0 	.word	0x200000a0

080050cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050d0:	f7ff fff0 	bl	80050b4 <HAL_RCC_GetHCLKFreq>
 80050d4:	4602      	mov	r2, r0
 80050d6:	4b05      	ldr	r3, [pc, #20]	; (80050ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	0a9b      	lsrs	r3, r3, #10
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	4903      	ldr	r1, [pc, #12]	; (80050f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050e2:	5ccb      	ldrb	r3, [r1, r3]
 80050e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40023800 	.word	0x40023800
 80050f0:	0800d288 	.word	0x0800d288

080050f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050f8:	f7ff ffdc 	bl	80050b4 <HAL_RCC_GetHCLKFreq>
 80050fc:	4602      	mov	r2, r0
 80050fe:	4b05      	ldr	r3, [pc, #20]	; (8005114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	0b5b      	lsrs	r3, r3, #13
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	4903      	ldr	r1, [pc, #12]	; (8005118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800510a:	5ccb      	ldrb	r3, [r1, r3]
 800510c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005110:	4618      	mov	r0, r3
 8005112:	bd80      	pop	{r7, pc}
 8005114:	40023800 	.word	0x40023800
 8005118:	0800d288 	.word	0x0800d288

0800511c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e01d      	b.n	800516a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d106      	bne.n	8005148 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7fc fc8e 	bl	8001a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3304      	adds	r3, #4
 8005158:	4619      	mov	r1, r3
 800515a:	4610      	mov	r0, r2
 800515c:	f000 fbde 	bl	800591c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005172:	b480      	push	{r7}
 8005174:	b085      	sub	sp, #20
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2202      	movs	r2, #2
 800517e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2b06      	cmp	r3, #6
 8005192:	d007      	beq.n	80051a4 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0201 	orr.w	r2, r2, #1
 80051a2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b082      	sub	sp, #8
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e01d      	b.n	8005208 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d106      	bne.n	80051e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7fc fc91 	bl	8001b08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2202      	movs	r2, #2
 80051ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	3304      	adds	r3, #4
 80051f6:	4619      	mov	r1, r3
 80051f8:	4610      	mov	r0, r2
 80051fa:	f000 fb8f 	bl	800591c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3708      	adds	r7, #8
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2201      	movs	r2, #1
 8005220:	6839      	ldr	r1, [r7, #0]
 8005222:	4618      	mov	r0, r3
 8005224:	f000 fe64 	bl	8005ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a15      	ldr	r2, [pc, #84]	; (8005284 <HAL_TIM_PWM_Start+0x74>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d004      	beq.n	800523c <HAL_TIM_PWM_Start+0x2c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a14      	ldr	r2, [pc, #80]	; (8005288 <HAL_TIM_PWM_Start+0x78>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d101      	bne.n	8005240 <HAL_TIM_PWM_Start+0x30>
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <HAL_TIM_PWM_Start+0x32>
 8005240:	2300      	movs	r3, #0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d007      	beq.n	8005256 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005254:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2b06      	cmp	r3, #6
 8005266:	d007      	beq.n	8005278 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0201 	orr.w	r2, r2, #1
 8005276:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40010000 	.word	0x40010000
 8005288:	40010400 	.word	0x40010400

0800528c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	2b0c      	cmp	r3, #12
 800529a:	d841      	bhi.n	8005320 <HAL_TIM_PWM_Start_IT+0x94>
 800529c:	a201      	add	r2, pc, #4	; (adr r2, 80052a4 <HAL_TIM_PWM_Start_IT+0x18>)
 800529e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a2:	bf00      	nop
 80052a4:	080052d9 	.word	0x080052d9
 80052a8:	08005321 	.word	0x08005321
 80052ac:	08005321 	.word	0x08005321
 80052b0:	08005321 	.word	0x08005321
 80052b4:	080052eb 	.word	0x080052eb
 80052b8:	08005321 	.word	0x08005321
 80052bc:	08005321 	.word	0x08005321
 80052c0:	08005321 	.word	0x08005321
 80052c4:	080052fd 	.word	0x080052fd
 80052c8:	08005321 	.word	0x08005321
 80052cc:	08005321 	.word	0x08005321
 80052d0:	08005321 	.word	0x08005321
 80052d4:	0800530f 	.word	0x0800530f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68da      	ldr	r2, [r3, #12]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0202 	orr.w	r2, r2, #2
 80052e6:	60da      	str	r2, [r3, #12]
      break;
 80052e8:	e01b      	b.n	8005322 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f042 0204 	orr.w	r2, r2, #4
 80052f8:	60da      	str	r2, [r3, #12]
      break;
 80052fa:	e012      	b.n	8005322 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68da      	ldr	r2, [r3, #12]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0208 	orr.w	r2, r2, #8
 800530a:	60da      	str	r2, [r3, #12]
      break;
 800530c:	e009      	b.n	8005322 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 0210 	orr.w	r2, r2, #16
 800531c:	60da      	str	r2, [r3, #12]
      break;
 800531e:	e000      	b.n	8005322 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8005320:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2201      	movs	r2, #1
 8005328:	6839      	ldr	r1, [r7, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fde0 	bl	8005ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a15      	ldr	r2, [pc, #84]	; (800538c <HAL_TIM_PWM_Start_IT+0x100>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d004      	beq.n	8005344 <HAL_TIM_PWM_Start_IT+0xb8>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a14      	ldr	r2, [pc, #80]	; (8005390 <HAL_TIM_PWM_Start_IT+0x104>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d101      	bne.n	8005348 <HAL_TIM_PWM_Start_IT+0xbc>
 8005344:	2301      	movs	r3, #1
 8005346:	e000      	b.n	800534a <HAL_TIM_PWM_Start_IT+0xbe>
 8005348:	2300      	movs	r3, #0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d007      	beq.n	800535e <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800535c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2b06      	cmp	r3, #6
 800536e:	d007      	beq.n	8005380 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 0201 	orr.w	r2, r2, #1
 800537e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40010000 	.word	0x40010000
 8005390:	40010400 	.word	0x40010400

08005394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d122      	bne.n	80053f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d11b      	bne.n	80053f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f06f 0202 	mvn.w	r2, #2
 80053c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fa82 	bl	80058e0 <HAL_TIM_IC_CaptureCallback>
 80053dc:	e005      	b.n	80053ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 fa74 	bl	80058cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 fa85 	bl	80058f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	f003 0304 	and.w	r3, r3, #4
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	d122      	bne.n	8005444 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	f003 0304 	and.w	r3, r3, #4
 8005408:	2b04      	cmp	r3, #4
 800540a:	d11b      	bne.n	8005444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f06f 0204 	mvn.w	r2, #4
 8005414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2202      	movs	r2, #2
 800541a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fa58 	bl	80058e0 <HAL_TIM_IC_CaptureCallback>
 8005430:	e005      	b.n	800543e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 fa4a 	bl	80058cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 fa5b 	bl	80058f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b08      	cmp	r3, #8
 8005450:	d122      	bne.n	8005498 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f003 0308 	and.w	r3, r3, #8
 800545c:	2b08      	cmp	r3, #8
 800545e:	d11b      	bne.n	8005498 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f06f 0208 	mvn.w	r2, #8
 8005468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2204      	movs	r2, #4
 800546e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	f003 0303 	and.w	r3, r3, #3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 fa2e 	bl	80058e0 <HAL_TIM_IC_CaptureCallback>
 8005484:	e005      	b.n	8005492 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 fa20 	bl	80058cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 fa31 	bl	80058f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	f003 0310 	and.w	r3, r3, #16
 80054a2:	2b10      	cmp	r3, #16
 80054a4:	d122      	bne.n	80054ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f003 0310 	and.w	r3, r3, #16
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	d11b      	bne.n	80054ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f06f 0210 	mvn.w	r2, #16
 80054bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2208      	movs	r2, #8
 80054c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 fa04 	bl	80058e0 <HAL_TIM_IC_CaptureCallback>
 80054d8:	e005      	b.n	80054e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f9f6 	bl	80058cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 fa07 	bl	80058f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d10e      	bne.n	8005518 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b01      	cmp	r3, #1
 8005506:	d107      	bne.n	8005518 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f06f 0201 	mvn.w	r2, #1
 8005510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f9d0 	bl	80058b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005522:	2b80      	cmp	r3, #128	; 0x80
 8005524:	d10e      	bne.n	8005544 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005530:	2b80      	cmp	r3, #128	; 0x80
 8005532:	d107      	bne.n	8005544 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800553c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fd82 	bl	8006048 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800554e:	2b40      	cmp	r3, #64	; 0x40
 8005550:	d10e      	bne.n	8005570 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555c:	2b40      	cmp	r3, #64	; 0x40
 800555e:	d107      	bne.n	8005570 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f9cc 	bl	8005908 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	f003 0320 	and.w	r3, r3, #32
 800557a:	2b20      	cmp	r3, #32
 800557c:	d10e      	bne.n	800559c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b20      	cmp	r3, #32
 800558a:	d107      	bne.n	800559c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f06f 0220 	mvn.w	r2, #32
 8005594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fd4c 	bl	8006034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d101      	bne.n	80055be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80055ba:	2302      	movs	r3, #2
 80055bc:	e0b4      	b.n	8005728 <HAL_TIM_PWM_ConfigChannel+0x184>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2202      	movs	r2, #2
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b0c      	cmp	r3, #12
 80055d2:	f200 809f 	bhi.w	8005714 <HAL_TIM_PWM_ConfigChannel+0x170>
 80055d6:	a201      	add	r2, pc, #4	; (adr r2, 80055dc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80055d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055dc:	08005611 	.word	0x08005611
 80055e0:	08005715 	.word	0x08005715
 80055e4:	08005715 	.word	0x08005715
 80055e8:	08005715 	.word	0x08005715
 80055ec:	08005651 	.word	0x08005651
 80055f0:	08005715 	.word	0x08005715
 80055f4:	08005715 	.word	0x08005715
 80055f8:	08005715 	.word	0x08005715
 80055fc:	08005693 	.word	0x08005693
 8005600:	08005715 	.word	0x08005715
 8005604:	08005715 	.word	0x08005715
 8005608:	08005715 	.word	0x08005715
 800560c:	080056d3 	.word	0x080056d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68b9      	ldr	r1, [r7, #8]
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fa20 	bl	8005a5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699a      	ldr	r2, [r3, #24]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0208 	orr.w	r2, r2, #8
 800562a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699a      	ldr	r2, [r3, #24]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0204 	bic.w	r2, r2, #4
 800563a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6999      	ldr	r1, [r3, #24]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	691a      	ldr	r2, [r3, #16]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	619a      	str	r2, [r3, #24]
      break;
 800564e:	e062      	b.n	8005716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68b9      	ldr	r1, [r7, #8]
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fa70 	bl	8005b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699a      	ldr	r2, [r3, #24]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800566a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800567a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6999      	ldr	r1, [r3, #24]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	021a      	lsls	r2, r3, #8
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	430a      	orrs	r2, r1
 800568e:	619a      	str	r2, [r3, #24]
      break;
 8005690:	e041      	b.n	8005716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68b9      	ldr	r1, [r7, #8]
 8005698:	4618      	mov	r0, r3
 800569a:	f000 fac5 	bl	8005c28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69da      	ldr	r2, [r3, #28]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 0208 	orr.w	r2, r2, #8
 80056ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69da      	ldr	r2, [r3, #28]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0204 	bic.w	r2, r2, #4
 80056bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69d9      	ldr	r1, [r3, #28]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	61da      	str	r2, [r3, #28]
      break;
 80056d0:	e021      	b.n	8005716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68b9      	ldr	r1, [r7, #8]
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 fb19 	bl	8005d10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69da      	ldr	r2, [r3, #28]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69da      	ldr	r2, [r3, #28]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69d9      	ldr	r1, [r3, #28]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	021a      	lsls	r2, r3, #8
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	61da      	str	r2, [r3, #28]
      break;
 8005712:	e000      	b.n	8005716 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005714:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_TIM_ConfigClockSource+0x18>
 8005744:	2302      	movs	r3, #2
 8005746:	e0b3      	b.n	80058b0 <HAL_TIM_ConfigClockSource+0x180>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005766:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800576e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005780:	d03e      	beq.n	8005800 <HAL_TIM_ConfigClockSource+0xd0>
 8005782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005786:	f200 8087 	bhi.w	8005898 <HAL_TIM_ConfigClockSource+0x168>
 800578a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800578e:	f000 8085 	beq.w	800589c <HAL_TIM_ConfigClockSource+0x16c>
 8005792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005796:	d87f      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 8005798:	2b70      	cmp	r3, #112	; 0x70
 800579a:	d01a      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0xa2>
 800579c:	2b70      	cmp	r3, #112	; 0x70
 800579e:	d87b      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 80057a0:	2b60      	cmp	r3, #96	; 0x60
 80057a2:	d050      	beq.n	8005846 <HAL_TIM_ConfigClockSource+0x116>
 80057a4:	2b60      	cmp	r3, #96	; 0x60
 80057a6:	d877      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 80057a8:	2b50      	cmp	r3, #80	; 0x50
 80057aa:	d03c      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0xf6>
 80057ac:	2b50      	cmp	r3, #80	; 0x50
 80057ae:	d873      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 80057b0:	2b40      	cmp	r3, #64	; 0x40
 80057b2:	d058      	beq.n	8005866 <HAL_TIM_ConfigClockSource+0x136>
 80057b4:	2b40      	cmp	r3, #64	; 0x40
 80057b6:	d86f      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 80057b8:	2b30      	cmp	r3, #48	; 0x30
 80057ba:	d064      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x156>
 80057bc:	2b30      	cmp	r3, #48	; 0x30
 80057be:	d86b      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 80057c0:	2b20      	cmp	r3, #32
 80057c2:	d060      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x156>
 80057c4:	2b20      	cmp	r3, #32
 80057c6:	d867      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d05c      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x156>
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	d05a      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80057d0:	e062      	b.n	8005898 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6899      	ldr	r1, [r3, #8]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	f000 fb65 	bl	8005eb0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80057f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	609a      	str	r2, [r3, #8]
      break;
 80057fe:	e04e      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	6899      	ldr	r1, [r3, #8]
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	f000 fb4e 	bl	8005eb0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005822:	609a      	str	r2, [r3, #8]
      break;
 8005824:	e03b      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6818      	ldr	r0, [r3, #0]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	6859      	ldr	r1, [r3, #4]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	461a      	mov	r2, r3
 8005834:	f000 fac2 	bl	8005dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2150      	movs	r1, #80	; 0x50
 800583e:	4618      	mov	r0, r3
 8005840:	f000 fb1b 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 8005844:	e02b      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6818      	ldr	r0, [r3, #0]
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	6859      	ldr	r1, [r3, #4]
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	461a      	mov	r2, r3
 8005854:	f000 fae1 	bl	8005e1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2160      	movs	r1, #96	; 0x60
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fb0b 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 8005864:	e01b      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6818      	ldr	r0, [r3, #0]
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	6859      	ldr	r1, [r3, #4]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	461a      	mov	r2, r3
 8005874:	f000 faa2 	bl	8005dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2140      	movs	r1, #64	; 0x40
 800587e:	4618      	mov	r0, r3
 8005880:	f000 fafb 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 8005884:	e00b      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4619      	mov	r1, r3
 8005890:	4610      	mov	r0, r2
 8005892:	f000 faf2 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 8005896:	e002      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005898:	bf00      	nop
 800589a:	e000      	b.n	800589e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800589c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a40      	ldr	r2, [pc, #256]	; (8005a30 <TIM_Base_SetConfig+0x114>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d013      	beq.n	800595c <TIM_Base_SetConfig+0x40>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800593a:	d00f      	beq.n	800595c <TIM_Base_SetConfig+0x40>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a3d      	ldr	r2, [pc, #244]	; (8005a34 <TIM_Base_SetConfig+0x118>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d00b      	beq.n	800595c <TIM_Base_SetConfig+0x40>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a3c      	ldr	r2, [pc, #240]	; (8005a38 <TIM_Base_SetConfig+0x11c>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d007      	beq.n	800595c <TIM_Base_SetConfig+0x40>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a3b      	ldr	r2, [pc, #236]	; (8005a3c <TIM_Base_SetConfig+0x120>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d003      	beq.n	800595c <TIM_Base_SetConfig+0x40>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a3a      	ldr	r2, [pc, #232]	; (8005a40 <TIM_Base_SetConfig+0x124>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d108      	bne.n	800596e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005962:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a2f      	ldr	r2, [pc, #188]	; (8005a30 <TIM_Base_SetConfig+0x114>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d02b      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800597c:	d027      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a2c      	ldr	r2, [pc, #176]	; (8005a34 <TIM_Base_SetConfig+0x118>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d023      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a2b      	ldr	r2, [pc, #172]	; (8005a38 <TIM_Base_SetConfig+0x11c>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d01f      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a2a      	ldr	r2, [pc, #168]	; (8005a3c <TIM_Base_SetConfig+0x120>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d01b      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a29      	ldr	r2, [pc, #164]	; (8005a40 <TIM_Base_SetConfig+0x124>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d017      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a28      	ldr	r2, [pc, #160]	; (8005a44 <TIM_Base_SetConfig+0x128>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d013      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a27      	ldr	r2, [pc, #156]	; (8005a48 <TIM_Base_SetConfig+0x12c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d00f      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a26      	ldr	r2, [pc, #152]	; (8005a4c <TIM_Base_SetConfig+0x130>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d00b      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a25      	ldr	r2, [pc, #148]	; (8005a50 <TIM_Base_SetConfig+0x134>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d007      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a24      	ldr	r2, [pc, #144]	; (8005a54 <TIM_Base_SetConfig+0x138>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d003      	beq.n	80059ce <TIM_Base_SetConfig+0xb2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a23      	ldr	r2, [pc, #140]	; (8005a58 <TIM_Base_SetConfig+0x13c>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d108      	bne.n	80059e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	4313      	orrs	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a0a      	ldr	r2, [pc, #40]	; (8005a30 <TIM_Base_SetConfig+0x114>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d003      	beq.n	8005a14 <TIM_Base_SetConfig+0xf8>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a0c      	ldr	r2, [pc, #48]	; (8005a40 <TIM_Base_SetConfig+0x124>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d103      	bne.n	8005a1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	691a      	ldr	r2, [r3, #16]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	615a      	str	r2, [r3, #20]
}
 8005a22:	bf00      	nop
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000
 8005a34:	40000400 	.word	0x40000400
 8005a38:	40000800 	.word	0x40000800
 8005a3c:	40000c00 	.word	0x40000c00
 8005a40:	40010400 	.word	0x40010400
 8005a44:	40014000 	.word	0x40014000
 8005a48:	40014400 	.word	0x40014400
 8005a4c:	40014800 	.word	0x40014800
 8005a50:	40001800 	.word	0x40001800
 8005a54:	40001c00 	.word	0x40001c00
 8005a58:	40002000 	.word	0x40002000

08005a5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	f023 0201 	bic.w	r2, r3, #1
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 0303 	bic.w	r3, r3, #3
 8005a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f023 0302 	bic.w	r3, r3, #2
 8005aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a20      	ldr	r2, [pc, #128]	; (8005b34 <TIM_OC1_SetConfig+0xd8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d003      	beq.n	8005ac0 <TIM_OC1_SetConfig+0x64>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a1f      	ldr	r2, [pc, #124]	; (8005b38 <TIM_OC1_SetConfig+0xdc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d10c      	bne.n	8005ada <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f023 0308 	bic.w	r3, r3, #8
 8005ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f023 0304 	bic.w	r3, r3, #4
 8005ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a15      	ldr	r2, [pc, #84]	; (8005b34 <TIM_OC1_SetConfig+0xd8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d003      	beq.n	8005aea <TIM_OC1_SetConfig+0x8e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a14      	ldr	r2, [pc, #80]	; (8005b38 <TIM_OC1_SetConfig+0xdc>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d111      	bne.n	8005b0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	621a      	str	r2, [r3, #32]
}
 8005b28:	bf00      	nop
 8005b2a:	371c      	adds	r7, #28
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr
 8005b34:	40010000 	.word	0x40010000
 8005b38:	40010400 	.word	0x40010400

08005b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	f023 0210 	bic.w	r2, r3, #16
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	021b      	lsls	r3, r3, #8
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f023 0320 	bic.w	r3, r3, #32
 8005b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a22      	ldr	r2, [pc, #136]	; (8005c20 <TIM_OC2_SetConfig+0xe4>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d003      	beq.n	8005ba4 <TIM_OC2_SetConfig+0x68>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a21      	ldr	r2, [pc, #132]	; (8005c24 <TIM_OC2_SetConfig+0xe8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d10d      	bne.n	8005bc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a17      	ldr	r2, [pc, #92]	; (8005c20 <TIM_OC2_SetConfig+0xe4>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d003      	beq.n	8005bd0 <TIM_OC2_SetConfig+0x94>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a16      	ldr	r2, [pc, #88]	; (8005c24 <TIM_OC2_SetConfig+0xe8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d113      	bne.n	8005bf8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	621a      	str	r2, [r3, #32]
}
 8005c12:	bf00      	nop
 8005c14:	371c      	adds	r7, #28
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	40010000 	.word	0x40010000
 8005c24:	40010400 	.word	0x40010400

08005c28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b087      	sub	sp, #28
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	69db      	ldr	r3, [r3, #28]
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f023 0303 	bic.w	r3, r3, #3
 8005c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	021b      	lsls	r3, r3, #8
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a21      	ldr	r2, [pc, #132]	; (8005d08 <TIM_OC3_SetConfig+0xe0>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d003      	beq.n	8005c8e <TIM_OC3_SetConfig+0x66>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a20      	ldr	r2, [pc, #128]	; (8005d0c <TIM_OC3_SetConfig+0xe4>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d10d      	bne.n	8005caa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	021b      	lsls	r3, r3, #8
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a16      	ldr	r2, [pc, #88]	; (8005d08 <TIM_OC3_SetConfig+0xe0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d003      	beq.n	8005cba <TIM_OC3_SetConfig+0x92>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a15      	ldr	r2, [pc, #84]	; (8005d0c <TIM_OC3_SetConfig+0xe4>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d113      	bne.n	8005ce2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	011b      	lsls	r3, r3, #4
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	011b      	lsls	r3, r3, #4
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	693a      	ldr	r2, [r7, #16]
 8005ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	621a      	str	r2, [r3, #32]
}
 8005cfc:	bf00      	nop
 8005cfe:	371c      	adds	r7, #28
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	40010000 	.word	0x40010000
 8005d0c:	40010400 	.word	0x40010400

08005d10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	021b      	lsls	r3, r3, #8
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	031b      	lsls	r3, r3, #12
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a12      	ldr	r2, [pc, #72]	; (8005db4 <TIM_OC4_SetConfig+0xa4>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d003      	beq.n	8005d78 <TIM_OC4_SetConfig+0x68>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a11      	ldr	r2, [pc, #68]	; (8005db8 <TIM_OC4_SetConfig+0xa8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d109      	bne.n	8005d8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	695b      	ldr	r3, [r3, #20]
 8005d84:	019b      	lsls	r3, r3, #6
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	621a      	str	r2, [r3, #32]
}
 8005da6:	bf00      	nop
 8005da8:	371c      	adds	r7, #28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	40010000 	.word	0x40010000
 8005db8:	40010400 	.word	0x40010400

08005dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	f023 0201 	bic.w	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f023 030a 	bic.w	r3, r3, #10
 8005df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	621a      	str	r2, [r3, #32]
}
 8005e0e:	bf00      	nop
 8005e10:	371c      	adds	r7, #28
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b087      	sub	sp, #28
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	60f8      	str	r0, [r7, #12]
 8005e22:	60b9      	str	r1, [r7, #8]
 8005e24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f023 0210 	bic.w	r2, r3, #16
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	031b      	lsls	r3, r3, #12
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	621a      	str	r2, [r3, #32]
}
 8005e6e:	bf00      	nop
 8005e70:	371c      	adds	r7, #28
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b085      	sub	sp, #20
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
 8005e82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f043 0307 	orr.w	r3, r3, #7
 8005e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	609a      	str	r2, [r3, #8]
}
 8005ea4:	bf00      	nop
 8005ea6:	3714      	adds	r7, #20
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b087      	sub	sp, #28
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
 8005ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	021a      	lsls	r2, r3, #8
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	431a      	orrs	r2, r3
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	697a      	ldr	r2, [r7, #20]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	609a      	str	r2, [r3, #8]
}
 8005ee4:	bf00      	nop
 8005ee6:	371c      	adds	r7, #28
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f003 031f 	and.w	r3, r3, #31
 8005f02:	2201      	movs	r2, #1
 8005f04:	fa02 f303 	lsl.w	r3, r2, r3
 8005f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6a1a      	ldr	r2, [r3, #32]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	43db      	mvns	r3, r3
 8005f12:	401a      	ands	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6a1a      	ldr	r2, [r3, #32]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f003 031f 	and.w	r3, r3, #31
 8005f22:	6879      	ldr	r1, [r7, #4]
 8005f24:	fa01 f303 	lsl.w	r3, r1, r3
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
	...

08005f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d101      	bne.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e05a      	b.n	800600a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a21      	ldr	r2, [pc, #132]	; (8006018 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d022      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa0:	d01d      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a1d      	ldr	r2, [pc, #116]	; (800601c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d018      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a1b      	ldr	r2, [pc, #108]	; (8006020 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d013      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a1a      	ldr	r2, [pc, #104]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d00e      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a18      	ldr	r2, [pc, #96]	; (8006028 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d009      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a17      	ldr	r2, [pc, #92]	; (800602c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d004      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a15      	ldr	r2, [pc, #84]	; (8006030 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d10c      	bne.n	8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fe4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3714      	adds	r7, #20
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	40010000 	.word	0x40010000
 800601c:	40000400 	.word	0x40000400
 8006020:	40000800 	.word	0x40000800
 8006024:	40000c00 	.word	0x40000c00
 8006028:	40010400 	.word	0x40010400
 800602c:	40014000 	.word	0x40014000
 8006030:	40001800 	.word	0x40001800

08006034 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e03f      	b.n	80060ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d106      	bne.n	8006088 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7fb fdc8 	bl	8001c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2224      	movs	r2, #36	; 0x24
 800608c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800609e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 fba1 	bl	80067e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	691a      	ldr	r2, [r3, #16]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	695a      	ldr	r2, [r3, #20]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68da      	ldr	r2, [r3, #12]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2220      	movs	r2, #32
 80060e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2220      	movs	r2, #32
 80060e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3708      	adds	r7, #8
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}

080060f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b088      	sub	sp, #32
 80060fa:	af02      	add	r7, sp, #8
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	60b9      	str	r1, [r7, #8]
 8006100:	603b      	str	r3, [r7, #0]
 8006102:	4613      	mov	r3, r2
 8006104:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006106:	2300      	movs	r3, #0
 8006108:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b20      	cmp	r3, #32
 8006114:	f040 8083 	bne.w	800621e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <HAL_UART_Transmit+0x2e>
 800611e:	88fb      	ldrh	r3, [r7, #6]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e07b      	b.n	8006220 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800612e:	2b01      	cmp	r3, #1
 8006130:	d101      	bne.n	8006136 <HAL_UART_Transmit+0x40>
 8006132:	2302      	movs	r3, #2
 8006134:	e074      	b.n	8006220 <HAL_UART_Transmit+0x12a>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2221      	movs	r2, #33	; 0x21
 8006148:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800614c:	f7fd fcf2 	bl	8003b34 <HAL_GetTick>
 8006150:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	88fa      	ldrh	r2, [r7, #6]
 8006156:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	88fa      	ldrh	r2, [r7, #6]
 800615c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006166:	e042      	b.n	80061ee <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800616c:	b29b      	uxth	r3, r3
 800616e:	3b01      	subs	r3, #1
 8006170:	b29a      	uxth	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800617e:	d122      	bne.n	80061c6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2200      	movs	r2, #0
 8006188:	2180      	movs	r1, #128	; 0x80
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 f9c0 	bl	8006510 <UART_WaitOnFlagUntilTimeout>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e042      	b.n	8006220 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061ac:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d103      	bne.n	80061be <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	3302      	adds	r3, #2
 80061ba:	60bb      	str	r3, [r7, #8]
 80061bc:	e017      	b.n	80061ee <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	3301      	adds	r3, #1
 80061c2:	60bb      	str	r3, [r7, #8]
 80061c4:	e013      	b.n	80061ee <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	2200      	movs	r2, #0
 80061ce:	2180      	movs	r1, #128	; 0x80
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f000 f99d 	bl	8006510 <UART_WaitOnFlagUntilTimeout>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d001      	beq.n	80061e0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e01f      	b.n	8006220 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	60ba      	str	r2, [r7, #8]
 80061e6:	781a      	ldrb	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1b7      	bne.n	8006168 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	2200      	movs	r2, #0
 8006200:	2140      	movs	r1, #64	; 0x40
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f000 f984 	bl	8006510 <UART_WaitOnFlagUntilTimeout>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d001      	beq.n	8006212 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e006      	b.n	8006220 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2220      	movs	r2, #32
 8006216:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800621a:	2300      	movs	r3, #0
 800621c:	e000      	b.n	8006220 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800621e:	2302      	movs	r3, #2
  }
}
 8006220:	4618      	mov	r0, r3
 8006222:	3718      	adds	r7, #24
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	4613      	mov	r3, r2
 8006234:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b20      	cmp	r3, #32
 8006240:	d140      	bne.n	80062c4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <HAL_UART_Receive_IT+0x26>
 8006248:	88fb      	ldrh	r3, [r7, #6]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e039      	b.n	80062c6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_UART_Receive_IT+0x38>
 800625c:	2302      	movs	r3, #2
 800625e:	e032      	b.n	80062c6 <HAL_UART_Receive_IT+0x9e>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	88fa      	ldrh	r2, [r7, #6]
 8006272:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	88fa      	ldrh	r2, [r7, #6]
 8006278:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2222      	movs	r2, #34	; 0x22
 8006284:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800629e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695a      	ldr	r2, [r3, #20]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0201 	orr.w	r2, r2, #1
 80062ae:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68da      	ldr	r2, [r3, #12]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0220 	orr.w	r2, r2, #32
 80062be:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80062c0:	2300      	movs	r3, #0
 80062c2:	e000      	b.n	80062c6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80062c4:	2302      	movs	r3, #2
  }
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
	...

080062d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b088      	sub	sp, #32
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 030f 	and.w	r3, r3, #15
 8006302:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10d      	bne.n	8006326 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	f003 0320 	and.w	r3, r3, #32
 8006310:	2b00      	cmp	r3, #0
 8006312:	d008      	beq.n	8006326 <HAL_UART_IRQHandler+0x52>
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	f003 0320 	and.w	r3, r3, #32
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 f9e0 	bl	80066e4 <UART_Receive_IT>
      return;
 8006324:	e0d0      	b.n	80064c8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	f000 80b0 	beq.w	800648e <HAL_UART_IRQHandler+0x1ba>
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f003 0301 	and.w	r3, r3, #1
 8006334:	2b00      	cmp	r3, #0
 8006336:	d105      	bne.n	8006344 <HAL_UART_IRQHandler+0x70>
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 80a5 	beq.w	800648e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	f003 0301 	and.w	r3, r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00a      	beq.n	8006364 <HAL_UART_IRQHandler+0x90>
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006354:	2b00      	cmp	r3, #0
 8006356:	d005      	beq.n	8006364 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800635c:	f043 0201 	orr.w	r2, r3, #1
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	f003 0304 	and.w	r3, r3, #4
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00a      	beq.n	8006384 <HAL_UART_IRQHandler+0xb0>
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d005      	beq.n	8006384 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800637c:	f043 0202 	orr.w	r2, r3, #2
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00a      	beq.n	80063a4 <HAL_UART_IRQHandler+0xd0>
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	2b00      	cmp	r3, #0
 8006396:	d005      	beq.n	80063a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800639c:	f043 0204 	orr.w	r2, r3, #4
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	f003 0308 	and.w	r3, r3, #8
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00f      	beq.n	80063ce <HAL_UART_IRQHandler+0xfa>
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	f003 0320 	and.w	r3, r3, #32
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d104      	bne.n	80063c2 <HAL_UART_IRQHandler+0xee>
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c6:	f043 0208 	orr.w	r2, r3, #8
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d077      	beq.n	80064c6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	f003 0320 	and.w	r3, r3, #32
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d007      	beq.n	80063f0 <HAL_UART_IRQHandler+0x11c>
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	f003 0320 	and.w	r3, r3, #32
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 f97a 	bl	80066e4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063fa:	2b40      	cmp	r3, #64	; 0x40
 80063fc:	bf0c      	ite	eq
 80063fe:	2301      	moveq	r3, #1
 8006400:	2300      	movne	r3, #0
 8006402:	b2db      	uxtb	r3, r3
 8006404:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640a:	f003 0308 	and.w	r3, r3, #8
 800640e:	2b00      	cmp	r3, #0
 8006410:	d102      	bne.n	8006418 <HAL_UART_IRQHandler+0x144>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d031      	beq.n	800647c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f8c3 	bl	80065a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006428:	2b40      	cmp	r3, #64	; 0x40
 800642a:	d123      	bne.n	8006474 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	695a      	ldr	r2, [r3, #20]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800643a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006440:	2b00      	cmp	r3, #0
 8006442:	d013      	beq.n	800646c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006448:	4a21      	ldr	r2, [pc, #132]	; (80064d0 <HAL_UART_IRQHandler+0x1fc>)
 800644a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006450:	4618      	mov	r0, r3
 8006452:	f7fd fd93 	bl	8003f7c <HAL_DMA_Abort_IT>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d016      	beq.n	800648a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006466:	4610      	mov	r0, r2
 8006468:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646a:	e00e      	b.n	800648a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f845 	bl	80064fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006472:	e00a      	b.n	800648a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f841 	bl	80064fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800647a:	e006      	b.n	800648a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 f83d 	bl	80064fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006488:	e01d      	b.n	80064c6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800648a:	bf00      	nop
    return;
 800648c:	e01b      	b.n	80064c6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006494:	2b00      	cmp	r3, #0
 8006496:	d008      	beq.n	80064aa <HAL_UART_IRQHandler+0x1d6>
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f8b0 	bl	8006608 <UART_Transmit_IT>
    return;
 80064a8:	e00e      	b.n	80064c8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d009      	beq.n	80064c8 <HAL_UART_IRQHandler+0x1f4>
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d004      	beq.n	80064c8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f8f8 	bl	80066b4 <UART_EndTransmit_IT>
    return;
 80064c4:	e000      	b.n	80064c8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80064c6:	bf00      	nop
  }
}
 80064c8:	3720      	adds	r7, #32
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	080065e1 	.word	0x080065e1

080064d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	603b      	str	r3, [r7, #0]
 800651c:	4613      	mov	r3, r2
 800651e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006520:	e02c      	b.n	800657c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006528:	d028      	beq.n	800657c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d007      	beq.n	8006540 <UART_WaitOnFlagUntilTimeout+0x30>
 8006530:	f7fd fb00 	bl	8003b34 <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	429a      	cmp	r2, r3
 800653e:	d21d      	bcs.n	800657c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68da      	ldr	r2, [r3, #12]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800654e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	695a      	ldr	r2, [r3, #20]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0201 	bic.w	r2, r2, #1
 800655e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2220      	movs	r2, #32
 8006564:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2220      	movs	r2, #32
 800656c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e00f      	b.n	800659c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	4013      	ands	r3, r2
 8006586:	68ba      	ldr	r2, [r7, #8]
 8006588:	429a      	cmp	r2, r3
 800658a:	bf0c      	ite	eq
 800658c:	2301      	moveq	r3, #1
 800658e:	2300      	movne	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	461a      	mov	r2, r3
 8006594:	79fb      	ldrb	r3, [r7, #7]
 8006596:	429a      	cmp	r2, r3
 8006598:	d0c3      	beq.n	8006522 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065ba:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	695a      	ldr	r2, [r3, #20]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0201 	bic.w	r2, r2, #1
 80065ca:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f7ff ff7e 	bl	80064fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006600:	bf00      	nop
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b21      	cmp	r3, #33	; 0x21
 800661a:	d144      	bne.n	80066a6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006624:	d11a      	bne.n	800665c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	881b      	ldrh	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800663a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d105      	bne.n	8006650 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	1c9a      	adds	r2, r3, #2
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	621a      	str	r2, [r3, #32]
 800664e:	e00e      	b.n	800666e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	1c5a      	adds	r2, r3, #1
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	621a      	str	r2, [r3, #32]
 800665a:	e008      	b.n	800666e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	1c59      	adds	r1, r3, #1
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6211      	str	r1, [r2, #32]
 8006666:	781a      	ldrb	r2, [r3, #0]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006672:	b29b      	uxth	r3, r3
 8006674:	3b01      	subs	r3, #1
 8006676:	b29b      	uxth	r3, r3
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	4619      	mov	r1, r3
 800667c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10f      	bne.n	80066a2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68da      	ldr	r2, [r3, #12]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006690:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68da      	ldr	r2, [r3, #12]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80066a2:	2300      	movs	r3, #0
 80066a4:	e000      	b.n	80066a8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80066a6:	2302      	movs	r3, #2
  }
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68da      	ldr	r2, [r3, #12]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066ca:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2220      	movs	r2, #32
 80066d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f7ff fefd 	bl	80064d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3708      	adds	r7, #8
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	2b22      	cmp	r3, #34	; 0x22
 80066f6:	d171      	bne.n	80067dc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006700:	d123      	bne.n	800674a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006706:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	691b      	ldr	r3, [r3, #16]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10e      	bne.n	800672e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	b29b      	uxth	r3, r3
 8006718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800671c:	b29a      	uxth	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006726:	1c9a      	adds	r2, r3, #2
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	629a      	str	r2, [r3, #40]	; 0x28
 800672c:	e029      	b.n	8006782 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	b29b      	uxth	r3, r3
 8006736:	b2db      	uxtb	r3, r3
 8006738:	b29a      	uxth	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006742:	1c5a      	adds	r2, r3, #1
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	629a      	str	r2, [r3, #40]	; 0x28
 8006748:	e01b      	b.n	8006782 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10a      	bne.n	8006768 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	6858      	ldr	r0, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675c:	1c59      	adds	r1, r3, #1
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	6291      	str	r1, [r2, #40]	; 0x28
 8006762:	b2c2      	uxtb	r2, r0
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	e00c      	b.n	8006782 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	b2da      	uxtb	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006774:	1c58      	adds	r0, r3, #1
 8006776:	6879      	ldr	r1, [r7, #4]
 8006778:	6288      	str	r0, [r1, #40]	; 0x28
 800677a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800677e:	b2d2      	uxtb	r2, r2
 8006780:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006786:	b29b      	uxth	r3, r3
 8006788:	3b01      	subs	r3, #1
 800678a:	b29b      	uxth	r3, r3
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	4619      	mov	r1, r3
 8006790:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006792:	2b00      	cmp	r3, #0
 8006794:	d120      	bne.n	80067d8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68da      	ldr	r2, [r3, #12]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f022 0220 	bic.w	r2, r2, #32
 80067a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68da      	ldr	r2, [r3, #12]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	695a      	ldr	r2, [r3, #20]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f022 0201 	bic.w	r2, r2, #1
 80067c4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff fe8a 	bl	80064e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	e002      	b.n	80067de <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	e000      	b.n	80067de <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80067dc:	2302      	movs	r3, #2
  }
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
	...

080067e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067ec:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006802:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006806:	68d9      	ldr	r1, [r3, #12]
 8006808:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	ea40 0301 	orr.w	r3, r0, r1
 8006812:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006814:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006818:	689a      	ldr	r2, [r3, #8]
 800681a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	431a      	orrs	r2, r3
 8006822:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	431a      	orrs	r2, r3
 800682a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800682e:	69db      	ldr	r3, [r3, #28]
 8006830:	4313      	orrs	r3, r2
 8006832:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8006836:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006842:	f021 010c 	bic.w	r1, r1, #12
 8006846:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8006850:	430b      	orrs	r3, r1
 8006852:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006854:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006860:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006864:	6999      	ldr	r1, [r3, #24]
 8006866:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	ea40 0301 	orr.w	r3, r0, r1
 8006870:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006872:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800687c:	f040 824a 	bne.w	8006d14 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006880:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	4b96      	ldr	r3, [pc, #600]	; (8006ae0 <UART_SetConfig+0x2f8>)
 8006888:	429a      	cmp	r2, r3
 800688a:	d006      	beq.n	800689a <UART_SetConfig+0xb2>
 800688c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	4b94      	ldr	r3, [pc, #592]	; (8006ae4 <UART_SetConfig+0x2fc>)
 8006894:	429a      	cmp	r2, r3
 8006896:	f040 8129 	bne.w	8006aec <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800689a:	f7fe fc2b 	bl	80050f4 <HAL_RCC_GetPCLK2Freq>
 800689e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80068a6:	2200      	movs	r2, #0
 80068a8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80068ac:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 80068b0:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 80068b4:	4622      	mov	r2, r4
 80068b6:	462b      	mov	r3, r5
 80068b8:	1891      	adds	r1, r2, r2
 80068ba:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80068be:	415b      	adcs	r3, r3
 80068c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80068c4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80068c8:	4621      	mov	r1, r4
 80068ca:	1851      	adds	r1, r2, r1
 80068cc:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 80068d0:	4629      	mov	r1, r5
 80068d2:	414b      	adcs	r3, r1
 80068d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80068d8:	f04f 0200 	mov.w	r2, #0
 80068dc:	f04f 0300 	mov.w	r3, #0
 80068e0:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80068e4:	4649      	mov	r1, r9
 80068e6:	00cb      	lsls	r3, r1, #3
 80068e8:	4641      	mov	r1, r8
 80068ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068ee:	4641      	mov	r1, r8
 80068f0:	00ca      	lsls	r2, r1, #3
 80068f2:	4610      	mov	r0, r2
 80068f4:	4619      	mov	r1, r3
 80068f6:	4603      	mov	r3, r0
 80068f8:	4622      	mov	r2, r4
 80068fa:	189b      	adds	r3, r3, r2
 80068fc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8006900:	462b      	mov	r3, r5
 8006902:	460a      	mov	r2, r1
 8006904:	eb42 0303 	adc.w	r3, r2, r3
 8006908:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800690c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006918:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 800691c:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8006920:	460b      	mov	r3, r1
 8006922:	18db      	adds	r3, r3, r3
 8006924:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006928:	4613      	mov	r3, r2
 800692a:	eb42 0303 	adc.w	r3, r2, r3
 800692e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006932:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8006936:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 800693a:	f7f9 fca9 	bl	8000290 <__aeabi_uldivmod>
 800693e:	4602      	mov	r2, r0
 8006940:	460b      	mov	r3, r1
 8006942:	4b69      	ldr	r3, [pc, #420]	; (8006ae8 <UART_SetConfig+0x300>)
 8006944:	fba3 2302 	umull	r2, r3, r3, r2
 8006948:	095b      	lsrs	r3, r3, #5
 800694a:	011c      	lsls	r4, r3, #4
 800694c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006950:	2200      	movs	r2, #0
 8006952:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8006956:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800695a:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 800695e:	4642      	mov	r2, r8
 8006960:	464b      	mov	r3, r9
 8006962:	1891      	adds	r1, r2, r2
 8006964:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8006968:	415b      	adcs	r3, r3
 800696a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800696e:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8006972:	4641      	mov	r1, r8
 8006974:	1851      	adds	r1, r2, r1
 8006976:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 800697a:	4649      	mov	r1, r9
 800697c:	414b      	adcs	r3, r1
 800697e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006982:	f04f 0200 	mov.w	r2, #0
 8006986:	f04f 0300 	mov.w	r3, #0
 800698a:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 800698e:	4659      	mov	r1, fp
 8006990:	00cb      	lsls	r3, r1, #3
 8006992:	4651      	mov	r1, sl
 8006994:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006998:	4651      	mov	r1, sl
 800699a:	00ca      	lsls	r2, r1, #3
 800699c:	4610      	mov	r0, r2
 800699e:	4619      	mov	r1, r3
 80069a0:	4603      	mov	r3, r0
 80069a2:	4642      	mov	r2, r8
 80069a4:	189b      	adds	r3, r3, r2
 80069a6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80069aa:	464b      	mov	r3, r9
 80069ac:	460a      	mov	r2, r1
 80069ae:	eb42 0303 	adc.w	r3, r2, r3
 80069b2:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80069b6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80069c2:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 80069c6:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 80069ca:	460b      	mov	r3, r1
 80069cc:	18db      	adds	r3, r3, r3
 80069ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80069d2:	4613      	mov	r3, r2
 80069d4:	eb42 0303 	adc.w	r3, r2, r3
 80069d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069dc:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80069e0:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 80069e4:	f7f9 fc54 	bl	8000290 <__aeabi_uldivmod>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	4611      	mov	r1, r2
 80069ee:	4b3e      	ldr	r3, [pc, #248]	; (8006ae8 <UART_SetConfig+0x300>)
 80069f0:	fba3 2301 	umull	r2, r3, r3, r1
 80069f4:	095b      	lsrs	r3, r3, #5
 80069f6:	2264      	movs	r2, #100	; 0x64
 80069f8:	fb02 f303 	mul.w	r3, r2, r3
 80069fc:	1acb      	subs	r3, r1, r3
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006a04:	4b38      	ldr	r3, [pc, #224]	; (8006ae8 <UART_SetConfig+0x300>)
 8006a06:	fba3 2302 	umull	r2, r3, r3, r2
 8006a0a:	095b      	lsrs	r3, r3, #5
 8006a0c:	005b      	lsls	r3, r3, #1
 8006a0e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006a12:	441c      	add	r4, r3
 8006a14:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006a1e:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8006a22:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8006a26:	4642      	mov	r2, r8
 8006a28:	464b      	mov	r3, r9
 8006a2a:	1891      	adds	r1, r2, r2
 8006a2c:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8006a30:	415b      	adcs	r3, r3
 8006a32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006a36:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8006a3a:	4641      	mov	r1, r8
 8006a3c:	1851      	adds	r1, r2, r1
 8006a3e:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8006a42:	4649      	mov	r1, r9
 8006a44:	414b      	adcs	r3, r1
 8006a46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a4a:	f04f 0200 	mov.w	r2, #0
 8006a4e:	f04f 0300 	mov.w	r3, #0
 8006a52:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8006a56:	4659      	mov	r1, fp
 8006a58:	00cb      	lsls	r3, r1, #3
 8006a5a:	4651      	mov	r1, sl
 8006a5c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a60:	4651      	mov	r1, sl
 8006a62:	00ca      	lsls	r2, r1, #3
 8006a64:	4610      	mov	r0, r2
 8006a66:	4619      	mov	r1, r3
 8006a68:	4603      	mov	r3, r0
 8006a6a:	4642      	mov	r2, r8
 8006a6c:	189b      	adds	r3, r3, r2
 8006a6e:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8006a72:	464b      	mov	r3, r9
 8006a74:	460a      	mov	r2, r1
 8006a76:	eb42 0303 	adc.w	r3, r2, r3
 8006a7a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006a7e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8006a8a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8006a8e:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8006a92:	460b      	mov	r3, r1
 8006a94:	18db      	adds	r3, r3, r3
 8006a96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	eb42 0303 	adc.w	r3, r2, r3
 8006aa0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006aa4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8006aa8:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8006aac:	f7f9 fbf0 	bl	8000290 <__aeabi_uldivmod>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	4b0c      	ldr	r3, [pc, #48]	; (8006ae8 <UART_SetConfig+0x300>)
 8006ab6:	fba3 1302 	umull	r1, r3, r3, r2
 8006aba:	095b      	lsrs	r3, r3, #5
 8006abc:	2164      	movs	r1, #100	; 0x64
 8006abe:	fb01 f303 	mul.w	r3, r1, r3
 8006ac2:	1ad3      	subs	r3, r2, r3
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	3332      	adds	r3, #50	; 0x32
 8006ac8:	4a07      	ldr	r2, [pc, #28]	; (8006ae8 <UART_SetConfig+0x300>)
 8006aca:	fba2 2303 	umull	r2, r3, r2, r3
 8006ace:	095b      	lsrs	r3, r3, #5
 8006ad0:	f003 0207 	and.w	r2, r3, #7
 8006ad4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4422      	add	r2, r4
 8006adc:	609a      	str	r2, [r3, #8]
 8006ade:	e349      	b.n	8007174 <UART_SetConfig+0x98c>
 8006ae0:	40011000 	.word	0x40011000
 8006ae4:	40011400 	.word	0x40011400
 8006ae8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006aec:	f7fe faee 	bl	80050cc <HAL_RCC_GetPCLK1Freq>
 8006af0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006af4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006af8:	2200      	movs	r2, #0
 8006afa:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8006afe:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8006b02:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8006b06:	4622      	mov	r2, r4
 8006b08:	462b      	mov	r3, r5
 8006b0a:	1891      	adds	r1, r2, r2
 8006b0c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8006b10:	415b      	adcs	r3, r3
 8006b12:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006b16:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	eb12 0a01 	adds.w	sl, r2, r1
 8006b20:	4629      	mov	r1, r5
 8006b22:	eb43 0b01 	adc.w	fp, r3, r1
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	f04f 0300 	mov.w	r3, #0
 8006b2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006b36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b3a:	4692      	mov	sl, r2
 8006b3c:	469b      	mov	fp, r3
 8006b3e:	4623      	mov	r3, r4
 8006b40:	eb1a 0303 	adds.w	r3, sl, r3
 8006b44:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006b48:	462b      	mov	r3, r5
 8006b4a:	eb4b 0303 	adc.w	r3, fp, r3
 8006b4e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006b52:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8006b5e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8006b62:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8006b66:	460b      	mov	r3, r1
 8006b68:	18db      	adds	r3, r3, r3
 8006b6a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b6e:	4613      	mov	r3, r2
 8006b70:	eb42 0303 	adc.w	r3, r2, r3
 8006b74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006b78:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8006b7c:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8006b80:	f7f9 fb86 	bl	8000290 <__aeabi_uldivmod>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	4b61      	ldr	r3, [pc, #388]	; (8006d10 <UART_SetConfig+0x528>)
 8006b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006b8e:	095b      	lsrs	r3, r3, #5
 8006b90:	011c      	lsls	r4, r3, #4
 8006b92:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006b96:	2200      	movs	r2, #0
 8006b98:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8006b9c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8006ba0:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	464b      	mov	r3, r9
 8006ba8:	1891      	adds	r1, r2, r2
 8006baa:	67b9      	str	r1, [r7, #120]	; 0x78
 8006bac:	415b      	adcs	r3, r3
 8006bae:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006bb0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006bb4:	4641      	mov	r1, r8
 8006bb6:	1851      	adds	r1, r2, r1
 8006bb8:	6739      	str	r1, [r7, #112]	; 0x70
 8006bba:	4649      	mov	r1, r9
 8006bbc:	414b      	adcs	r3, r1
 8006bbe:	677b      	str	r3, [r7, #116]	; 0x74
 8006bc0:	f04f 0200 	mov.w	r2, #0
 8006bc4:	f04f 0300 	mov.w	r3, #0
 8006bc8:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8006bcc:	4659      	mov	r1, fp
 8006bce:	00cb      	lsls	r3, r1, #3
 8006bd0:	4651      	mov	r1, sl
 8006bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bd6:	4651      	mov	r1, sl
 8006bd8:	00ca      	lsls	r2, r1, #3
 8006bda:	4610      	mov	r0, r2
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4603      	mov	r3, r0
 8006be0:	4642      	mov	r2, r8
 8006be2:	189b      	adds	r3, r3, r2
 8006be4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8006be8:	464b      	mov	r3, r9
 8006bea:	460a      	mov	r2, r1
 8006bec:	eb42 0303 	adc.w	r3, r2, r3
 8006bf0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8006bf4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006c00:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8006c04:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8006c08:	460b      	mov	r3, r1
 8006c0a:	18db      	adds	r3, r3, r3
 8006c0c:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c0e:	4613      	mov	r3, r2
 8006c10:	eb42 0303 	adc.w	r3, r2, r3
 8006c14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c16:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006c1a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006c1e:	f7f9 fb37 	bl	8000290 <__aeabi_uldivmod>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4611      	mov	r1, r2
 8006c28:	4b39      	ldr	r3, [pc, #228]	; (8006d10 <UART_SetConfig+0x528>)
 8006c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006c2e:	095b      	lsrs	r3, r3, #5
 8006c30:	2264      	movs	r2, #100	; 0x64
 8006c32:	fb02 f303 	mul.w	r3, r2, r3
 8006c36:	1acb      	subs	r3, r1, r3
 8006c38:	00db      	lsls	r3, r3, #3
 8006c3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006c3e:	4b34      	ldr	r3, [pc, #208]	; (8006d10 <UART_SetConfig+0x528>)
 8006c40:	fba3 2302 	umull	r2, r3, r3, r2
 8006c44:	095b      	lsrs	r3, r3, #5
 8006c46:	005b      	lsls	r3, r3, #1
 8006c48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c4c:	441c      	add	r4, r3
 8006c4e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006c52:	2200      	movs	r2, #0
 8006c54:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8006c58:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8006c5c:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8006c60:	4642      	mov	r2, r8
 8006c62:	464b      	mov	r3, r9
 8006c64:	1891      	adds	r1, r2, r2
 8006c66:	6639      	str	r1, [r7, #96]	; 0x60
 8006c68:	415b      	adcs	r3, r3
 8006c6a:	667b      	str	r3, [r7, #100]	; 0x64
 8006c6c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8006c70:	4641      	mov	r1, r8
 8006c72:	1851      	adds	r1, r2, r1
 8006c74:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c76:	4649      	mov	r1, r9
 8006c78:	414b      	adcs	r3, r1
 8006c7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c7c:	f04f 0200 	mov.w	r2, #0
 8006c80:	f04f 0300 	mov.w	r3, #0
 8006c84:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8006c88:	4659      	mov	r1, fp
 8006c8a:	00cb      	lsls	r3, r1, #3
 8006c8c:	4651      	mov	r1, sl
 8006c8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c92:	4651      	mov	r1, sl
 8006c94:	00ca      	lsls	r2, r1, #3
 8006c96:	4610      	mov	r0, r2
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	189b      	adds	r3, r3, r2
 8006ca0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8006ca4:	464b      	mov	r3, r9
 8006ca6:	460a      	mov	r2, r1
 8006ca8:	eb42 0303 	adc.w	r3, r2, r3
 8006cac:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8006cb0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8006cbc:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8006cc0:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	18db      	adds	r3, r3, r3
 8006cc8:	653b      	str	r3, [r7, #80]	; 0x50
 8006cca:	4613      	mov	r3, r2
 8006ccc:	eb42 0303 	adc.w	r3, r2, r3
 8006cd0:	657b      	str	r3, [r7, #84]	; 0x54
 8006cd2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006cd6:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8006cda:	f7f9 fad9 	bl	8000290 <__aeabi_uldivmod>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4b0b      	ldr	r3, [pc, #44]	; (8006d10 <UART_SetConfig+0x528>)
 8006ce4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ce8:	095b      	lsrs	r3, r3, #5
 8006cea:	2164      	movs	r1, #100	; 0x64
 8006cec:	fb01 f303 	mul.w	r3, r1, r3
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	00db      	lsls	r3, r3, #3
 8006cf4:	3332      	adds	r3, #50	; 0x32
 8006cf6:	4a06      	ldr	r2, [pc, #24]	; (8006d10 <UART_SetConfig+0x528>)
 8006cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8006cfc:	095b      	lsrs	r3, r3, #5
 8006cfe:	f003 0207 	and.w	r2, r3, #7
 8006d02:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4422      	add	r2, r4
 8006d0a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006d0c:	e232      	b.n	8007174 <UART_SetConfig+0x98c>
 8006d0e:	bf00      	nop
 8006d10:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d14:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	4b8d      	ldr	r3, [pc, #564]	; (8006f50 <UART_SetConfig+0x768>)
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d006      	beq.n	8006d2e <UART_SetConfig+0x546>
 8006d20:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	4b8b      	ldr	r3, [pc, #556]	; (8006f54 <UART_SetConfig+0x76c>)
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	f040 8117 	bne.w	8006f5c <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d2e:	f7fe f9e1 	bl	80050f4 <HAL_RCC_GetPCLK2Freq>
 8006d32:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d36:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8006d40:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8006d44:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8006d48:	4622      	mov	r2, r4
 8006d4a:	462b      	mov	r3, r5
 8006d4c:	1891      	adds	r1, r2, r2
 8006d4e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006d50:	415b      	adcs	r3, r3
 8006d52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d58:	4621      	mov	r1, r4
 8006d5a:	eb12 0801 	adds.w	r8, r2, r1
 8006d5e:	4629      	mov	r1, r5
 8006d60:	eb43 0901 	adc.w	r9, r3, r1
 8006d64:	f04f 0200 	mov.w	r2, #0
 8006d68:	f04f 0300 	mov.w	r3, #0
 8006d6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d78:	4690      	mov	r8, r2
 8006d7a:	4699      	mov	r9, r3
 8006d7c:	4623      	mov	r3, r4
 8006d7e:	eb18 0303 	adds.w	r3, r8, r3
 8006d82:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8006d86:	462b      	mov	r3, r5
 8006d88:	eb49 0303 	adc.w	r3, r9, r3
 8006d8c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8006d90:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006d9c:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8006da0:	f04f 0200 	mov.w	r2, #0
 8006da4:	f04f 0300 	mov.w	r3, #0
 8006da8:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8006dac:	4629      	mov	r1, r5
 8006dae:	008b      	lsls	r3, r1, #2
 8006db0:	4621      	mov	r1, r4
 8006db2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006db6:	4621      	mov	r1, r4
 8006db8:	008a      	lsls	r2, r1, #2
 8006dba:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8006dbe:	f7f9 fa67 	bl	8000290 <__aeabi_uldivmod>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4b64      	ldr	r3, [pc, #400]	; (8006f58 <UART_SetConfig+0x770>)
 8006dc8:	fba3 2302 	umull	r2, r3, r3, r2
 8006dcc:	095b      	lsrs	r3, r3, #5
 8006dce:	011c      	lsls	r4, r3, #4
 8006dd0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8006dda:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8006dde:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8006de2:	4642      	mov	r2, r8
 8006de4:	464b      	mov	r3, r9
 8006de6:	1891      	adds	r1, r2, r2
 8006de8:	6439      	str	r1, [r7, #64]	; 0x40
 8006dea:	415b      	adcs	r3, r3
 8006dec:	647b      	str	r3, [r7, #68]	; 0x44
 8006dee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006df2:	4641      	mov	r1, r8
 8006df4:	1851      	adds	r1, r2, r1
 8006df6:	63b9      	str	r1, [r7, #56]	; 0x38
 8006df8:	4649      	mov	r1, r9
 8006dfa:	414b      	adcs	r3, r1
 8006dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006dfe:	f04f 0200 	mov.w	r2, #0
 8006e02:	f04f 0300 	mov.w	r3, #0
 8006e06:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8006e0a:	4659      	mov	r1, fp
 8006e0c:	00cb      	lsls	r3, r1, #3
 8006e0e:	4651      	mov	r1, sl
 8006e10:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e14:	4651      	mov	r1, sl
 8006e16:	00ca      	lsls	r2, r1, #3
 8006e18:	4610      	mov	r0, r2
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	4642      	mov	r2, r8
 8006e20:	189b      	adds	r3, r3, r2
 8006e22:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8006e26:	464b      	mov	r3, r9
 8006e28:	460a      	mov	r2, r1
 8006e2a:	eb42 0303 	adc.w	r3, r2, r3
 8006e2e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8006e32:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8006e3e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8006e42:	f04f 0200 	mov.w	r2, #0
 8006e46:	f04f 0300 	mov.w	r3, #0
 8006e4a:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8006e4e:	4649      	mov	r1, r9
 8006e50:	008b      	lsls	r3, r1, #2
 8006e52:	4641      	mov	r1, r8
 8006e54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e58:	4641      	mov	r1, r8
 8006e5a:	008a      	lsls	r2, r1, #2
 8006e5c:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8006e60:	f7f9 fa16 	bl	8000290 <__aeabi_uldivmod>
 8006e64:	4602      	mov	r2, r0
 8006e66:	460b      	mov	r3, r1
 8006e68:	4b3b      	ldr	r3, [pc, #236]	; (8006f58 <UART_SetConfig+0x770>)
 8006e6a:	fba3 1302 	umull	r1, r3, r3, r2
 8006e6e:	095b      	lsrs	r3, r3, #5
 8006e70:	2164      	movs	r1, #100	; 0x64
 8006e72:	fb01 f303 	mul.w	r3, r1, r3
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	011b      	lsls	r3, r3, #4
 8006e7a:	3332      	adds	r3, #50	; 0x32
 8006e7c:	4a36      	ldr	r2, [pc, #216]	; (8006f58 <UART_SetConfig+0x770>)
 8006e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e88:	441c      	add	r4, r3
 8006e8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006e94:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8006e98:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	464b      	mov	r3, r9
 8006ea0:	1891      	adds	r1, r2, r2
 8006ea2:	6339      	str	r1, [r7, #48]	; 0x30
 8006ea4:	415b      	adcs	r3, r3
 8006ea6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ea8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006eac:	4641      	mov	r1, r8
 8006eae:	1851      	adds	r1, r2, r1
 8006eb0:	62b9      	str	r1, [r7, #40]	; 0x28
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	414b      	adcs	r3, r1
 8006eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	f04f 0300 	mov.w	r3, #0
 8006ec0:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8006ec4:	4659      	mov	r1, fp
 8006ec6:	00cb      	lsls	r3, r1, #3
 8006ec8:	4651      	mov	r1, sl
 8006eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ece:	4651      	mov	r1, sl
 8006ed0:	00ca      	lsls	r2, r1, #3
 8006ed2:	4610      	mov	r0, r2
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	4642      	mov	r2, r8
 8006eda:	189b      	adds	r3, r3, r2
 8006edc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006ee0:	464b      	mov	r3, r9
 8006ee2:	460a      	mov	r2, r1
 8006ee4:	eb42 0303 	adc.w	r3, r2, r3
 8006ee8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006eec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006ef8:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8006efc:	f04f 0200 	mov.w	r2, #0
 8006f00:	f04f 0300 	mov.w	r3, #0
 8006f04:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8006f08:	4649      	mov	r1, r9
 8006f0a:	008b      	lsls	r3, r1, #2
 8006f0c:	4641      	mov	r1, r8
 8006f0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f12:	4641      	mov	r1, r8
 8006f14:	008a      	lsls	r2, r1, #2
 8006f16:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8006f1a:	f7f9 f9b9 	bl	8000290 <__aeabi_uldivmod>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	4b0d      	ldr	r3, [pc, #52]	; (8006f58 <UART_SetConfig+0x770>)
 8006f24:	fba3 1302 	umull	r1, r3, r3, r2
 8006f28:	095b      	lsrs	r3, r3, #5
 8006f2a:	2164      	movs	r1, #100	; 0x64
 8006f2c:	fb01 f303 	mul.w	r3, r1, r3
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	011b      	lsls	r3, r3, #4
 8006f34:	3332      	adds	r3, #50	; 0x32
 8006f36:	4a08      	ldr	r2, [pc, #32]	; (8006f58 <UART_SetConfig+0x770>)
 8006f38:	fba2 2303 	umull	r2, r3, r2, r3
 8006f3c:	095b      	lsrs	r3, r3, #5
 8006f3e:	f003 020f 	and.w	r2, r3, #15
 8006f42:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4422      	add	r2, r4
 8006f4a:	609a      	str	r2, [r3, #8]
 8006f4c:	e112      	b.n	8007174 <UART_SetConfig+0x98c>
 8006f4e:	bf00      	nop
 8006f50:	40011000 	.word	0x40011000
 8006f54:	40011400 	.word	0x40011400
 8006f58:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f5c:	f7fe f8b6 	bl	80050cc <HAL_RCC_GetPCLK1Freq>
 8006f60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006f6e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8006f72:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8006f76:	4642      	mov	r2, r8
 8006f78:	464b      	mov	r3, r9
 8006f7a:	1891      	adds	r1, r2, r2
 8006f7c:	6239      	str	r1, [r7, #32]
 8006f7e:	415b      	adcs	r3, r3
 8006f80:	627b      	str	r3, [r7, #36]	; 0x24
 8006f82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f86:	4641      	mov	r1, r8
 8006f88:	1854      	adds	r4, r2, r1
 8006f8a:	4649      	mov	r1, r9
 8006f8c:	eb43 0501 	adc.w	r5, r3, r1
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	00eb      	lsls	r3, r5, #3
 8006f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f9e:	00e2      	lsls	r2, r4, #3
 8006fa0:	4614      	mov	r4, r2
 8006fa2:	461d      	mov	r5, r3
 8006fa4:	4643      	mov	r3, r8
 8006fa6:	18e3      	adds	r3, r4, r3
 8006fa8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006fac:	464b      	mov	r3, r9
 8006fae:	eb45 0303 	adc.w	r3, r5, r3
 8006fb2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006fb6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006fc2:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8006fc6:	f04f 0200 	mov.w	r2, #0
 8006fca:	f04f 0300 	mov.w	r3, #0
 8006fce:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8006fd2:	4629      	mov	r1, r5
 8006fd4:	008b      	lsls	r3, r1, #2
 8006fd6:	4621      	mov	r1, r4
 8006fd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fdc:	4621      	mov	r1, r4
 8006fde:	008a      	lsls	r2, r1, #2
 8006fe0:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8006fe4:	f7f9 f954 	bl	8000290 <__aeabi_uldivmod>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	460b      	mov	r3, r1
 8006fec:	4b64      	ldr	r3, [pc, #400]	; (8007180 <UART_SetConfig+0x998>)
 8006fee:	fba3 2302 	umull	r2, r3, r3, r2
 8006ff2:	095b      	lsrs	r3, r3, #5
 8006ff4:	011c      	lsls	r4, r3, #4
 8006ff6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007000:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8007004:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8007008:	4642      	mov	r2, r8
 800700a:	464b      	mov	r3, r9
 800700c:	1891      	adds	r1, r2, r2
 800700e:	61b9      	str	r1, [r7, #24]
 8007010:	415b      	adcs	r3, r3
 8007012:	61fb      	str	r3, [r7, #28]
 8007014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007018:	4641      	mov	r1, r8
 800701a:	1851      	adds	r1, r2, r1
 800701c:	6139      	str	r1, [r7, #16]
 800701e:	4649      	mov	r1, r9
 8007020:	414b      	adcs	r3, r1
 8007022:	617b      	str	r3, [r7, #20]
 8007024:	f04f 0200 	mov.w	r2, #0
 8007028:	f04f 0300 	mov.w	r3, #0
 800702c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007030:	4659      	mov	r1, fp
 8007032:	00cb      	lsls	r3, r1, #3
 8007034:	4651      	mov	r1, sl
 8007036:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800703a:	4651      	mov	r1, sl
 800703c:	00ca      	lsls	r2, r1, #3
 800703e:	4610      	mov	r0, r2
 8007040:	4619      	mov	r1, r3
 8007042:	4603      	mov	r3, r0
 8007044:	4642      	mov	r2, r8
 8007046:	189b      	adds	r3, r3, r2
 8007048:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800704c:	464b      	mov	r3, r9
 800704e:	460a      	mov	r2, r1
 8007050:	eb42 0303 	adc.w	r3, r2, r3
 8007054:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007058:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007064:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8007068:	f04f 0200 	mov.w	r2, #0
 800706c:	f04f 0300 	mov.w	r3, #0
 8007070:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8007074:	4649      	mov	r1, r9
 8007076:	008b      	lsls	r3, r1, #2
 8007078:	4641      	mov	r1, r8
 800707a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800707e:	4641      	mov	r1, r8
 8007080:	008a      	lsls	r2, r1, #2
 8007082:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8007086:	f7f9 f903 	bl	8000290 <__aeabi_uldivmod>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4b3c      	ldr	r3, [pc, #240]	; (8007180 <UART_SetConfig+0x998>)
 8007090:	fba3 1302 	umull	r1, r3, r3, r2
 8007094:	095b      	lsrs	r3, r3, #5
 8007096:	2164      	movs	r1, #100	; 0x64
 8007098:	fb01 f303 	mul.w	r3, r1, r3
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	011b      	lsls	r3, r3, #4
 80070a0:	3332      	adds	r3, #50	; 0x32
 80070a2:	4a37      	ldr	r2, [pc, #220]	; (8007180 <UART_SetConfig+0x998>)
 80070a4:	fba2 2303 	umull	r2, r3, r2, r3
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070ae:	441c      	add	r4, r3
 80070b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80070b4:	2200      	movs	r2, #0
 80070b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80070ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80070be:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80070c2:	4642      	mov	r2, r8
 80070c4:	464b      	mov	r3, r9
 80070c6:	1891      	adds	r1, r2, r2
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	415b      	adcs	r3, r3
 80070cc:	60fb      	str	r3, [r7, #12]
 80070ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070d2:	4641      	mov	r1, r8
 80070d4:	1851      	adds	r1, r2, r1
 80070d6:	6039      	str	r1, [r7, #0]
 80070d8:	4649      	mov	r1, r9
 80070da:	414b      	adcs	r3, r1
 80070dc:	607b      	str	r3, [r7, #4]
 80070de:	f04f 0200 	mov.w	r2, #0
 80070e2:	f04f 0300 	mov.w	r3, #0
 80070e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80070ea:	4659      	mov	r1, fp
 80070ec:	00cb      	lsls	r3, r1, #3
 80070ee:	4651      	mov	r1, sl
 80070f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070f4:	4651      	mov	r1, sl
 80070f6:	00ca      	lsls	r2, r1, #3
 80070f8:	4610      	mov	r0, r2
 80070fa:	4619      	mov	r1, r3
 80070fc:	4603      	mov	r3, r0
 80070fe:	4642      	mov	r2, r8
 8007100:	189b      	adds	r3, r3, r2
 8007102:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007106:	464b      	mov	r3, r9
 8007108:	460a      	mov	r2, r1
 800710a:	eb42 0303 	adc.w	r3, r2, r3
 800710e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007112:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800711e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007122:	f04f 0200 	mov.w	r2, #0
 8007126:	f04f 0300 	mov.w	r3, #0
 800712a:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800712e:	4649      	mov	r1, r9
 8007130:	008b      	lsls	r3, r1, #2
 8007132:	4641      	mov	r1, r8
 8007134:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007138:	4641      	mov	r1, r8
 800713a:	008a      	lsls	r2, r1, #2
 800713c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007140:	f7f9 f8a6 	bl	8000290 <__aeabi_uldivmod>
 8007144:	4602      	mov	r2, r0
 8007146:	460b      	mov	r3, r1
 8007148:	4b0d      	ldr	r3, [pc, #52]	; (8007180 <UART_SetConfig+0x998>)
 800714a:	fba3 1302 	umull	r1, r3, r3, r2
 800714e:	095b      	lsrs	r3, r3, #5
 8007150:	2164      	movs	r1, #100	; 0x64
 8007152:	fb01 f303 	mul.w	r3, r1, r3
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	011b      	lsls	r3, r3, #4
 800715a:	3332      	adds	r3, #50	; 0x32
 800715c:	4a08      	ldr	r2, [pc, #32]	; (8007180 <UART_SetConfig+0x998>)
 800715e:	fba2 2303 	umull	r2, r3, r2, r3
 8007162:	095b      	lsrs	r3, r3, #5
 8007164:	f003 020f 	and.w	r2, r3, #15
 8007168:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4422      	add	r2, r4
 8007170:	609a      	str	r2, [r3, #8]
}
 8007172:	e7ff      	b.n	8007174 <UART_SetConfig+0x98c>
 8007174:	bf00      	nop
 8007176:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800717a:	46bd      	mov	sp, r7
 800717c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007180:	51eb851f 	.word	0x51eb851f

08007184 <atoi>:
 8007184:	220a      	movs	r2, #10
 8007186:	2100      	movs	r1, #0
 8007188:	f000 b8d4 	b.w	8007334 <strtol>

0800718c <__errno>:
 800718c:	4b01      	ldr	r3, [pc, #4]	; (8007194 <__errno+0x8>)
 800718e:	6818      	ldr	r0, [r3, #0]
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	200000ac 	.word	0x200000ac

08007198 <__libc_init_array>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	4d0d      	ldr	r5, [pc, #52]	; (80071d0 <__libc_init_array+0x38>)
 800719c:	4c0d      	ldr	r4, [pc, #52]	; (80071d4 <__libc_init_array+0x3c>)
 800719e:	1b64      	subs	r4, r4, r5
 80071a0:	10a4      	asrs	r4, r4, #2
 80071a2:	2600      	movs	r6, #0
 80071a4:	42a6      	cmp	r6, r4
 80071a6:	d109      	bne.n	80071bc <__libc_init_array+0x24>
 80071a8:	4d0b      	ldr	r5, [pc, #44]	; (80071d8 <__libc_init_array+0x40>)
 80071aa:	4c0c      	ldr	r4, [pc, #48]	; (80071dc <__libc_init_array+0x44>)
 80071ac:	f001 f842 	bl	8008234 <_init>
 80071b0:	1b64      	subs	r4, r4, r5
 80071b2:	10a4      	asrs	r4, r4, #2
 80071b4:	2600      	movs	r6, #0
 80071b6:	42a6      	cmp	r6, r4
 80071b8:	d105      	bne.n	80071c6 <__libc_init_array+0x2e>
 80071ba:	bd70      	pop	{r4, r5, r6, pc}
 80071bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c0:	4798      	blx	r3
 80071c2:	3601      	adds	r6, #1
 80071c4:	e7ee      	b.n	80071a4 <__libc_init_array+0xc>
 80071c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ca:	4798      	blx	r3
 80071cc:	3601      	adds	r6, #1
 80071ce:	e7f2      	b.n	80071b6 <__libc_init_array+0x1e>
 80071d0:	0800d43c 	.word	0x0800d43c
 80071d4:	0800d43c 	.word	0x0800d43c
 80071d8:	0800d43c 	.word	0x0800d43c
 80071dc:	0800d440 	.word	0x0800d440

080071e0 <memset>:
 80071e0:	4402      	add	r2, r0
 80071e2:	4603      	mov	r3, r0
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d100      	bne.n	80071ea <memset+0xa>
 80071e8:	4770      	bx	lr
 80071ea:	f803 1b01 	strb.w	r1, [r3], #1
 80071ee:	e7f9      	b.n	80071e4 <memset+0x4>

080071f0 <iprintf>:
 80071f0:	b40f      	push	{r0, r1, r2, r3}
 80071f2:	4b0a      	ldr	r3, [pc, #40]	; (800721c <iprintf+0x2c>)
 80071f4:	b513      	push	{r0, r1, r4, lr}
 80071f6:	681c      	ldr	r4, [r3, #0]
 80071f8:	b124      	cbz	r4, 8007204 <iprintf+0x14>
 80071fa:	69a3      	ldr	r3, [r4, #24]
 80071fc:	b913      	cbnz	r3, 8007204 <iprintf+0x14>
 80071fe:	4620      	mov	r0, r4
 8007200:	f000 f8fa 	bl	80073f8 <__sinit>
 8007204:	ab05      	add	r3, sp, #20
 8007206:	9a04      	ldr	r2, [sp, #16]
 8007208:	68a1      	ldr	r1, [r4, #8]
 800720a:	9301      	str	r3, [sp, #4]
 800720c:	4620      	mov	r0, r4
 800720e:	f000 fa51 	bl	80076b4 <_vfiprintf_r>
 8007212:	b002      	add	sp, #8
 8007214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007218:	b004      	add	sp, #16
 800721a:	4770      	bx	lr
 800721c:	200000ac 	.word	0x200000ac

08007220 <strcpy>:
 8007220:	4603      	mov	r3, r0
 8007222:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007226:	f803 2b01 	strb.w	r2, [r3], #1
 800722a:	2a00      	cmp	r2, #0
 800722c:	d1f9      	bne.n	8007222 <strcpy+0x2>
 800722e:	4770      	bx	lr

08007230 <_strtol_l.constprop.0>:
 8007230:	2b01      	cmp	r3, #1
 8007232:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007236:	d001      	beq.n	800723c <_strtol_l.constprop.0+0xc>
 8007238:	2b24      	cmp	r3, #36	; 0x24
 800723a:	d906      	bls.n	800724a <_strtol_l.constprop.0+0x1a>
 800723c:	f7ff ffa6 	bl	800718c <__errno>
 8007240:	2316      	movs	r3, #22
 8007242:	6003      	str	r3, [r0, #0]
 8007244:	2000      	movs	r0, #0
 8007246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007330 <_strtol_l.constprop.0+0x100>
 800724e:	460d      	mov	r5, r1
 8007250:	462e      	mov	r6, r5
 8007252:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007256:	f814 700c 	ldrb.w	r7, [r4, ip]
 800725a:	f017 0708 	ands.w	r7, r7, #8
 800725e:	d1f7      	bne.n	8007250 <_strtol_l.constprop.0+0x20>
 8007260:	2c2d      	cmp	r4, #45	; 0x2d
 8007262:	d132      	bne.n	80072ca <_strtol_l.constprop.0+0x9a>
 8007264:	782c      	ldrb	r4, [r5, #0]
 8007266:	2701      	movs	r7, #1
 8007268:	1cb5      	adds	r5, r6, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d05b      	beq.n	8007326 <_strtol_l.constprop.0+0xf6>
 800726e:	2b10      	cmp	r3, #16
 8007270:	d109      	bne.n	8007286 <_strtol_l.constprop.0+0x56>
 8007272:	2c30      	cmp	r4, #48	; 0x30
 8007274:	d107      	bne.n	8007286 <_strtol_l.constprop.0+0x56>
 8007276:	782c      	ldrb	r4, [r5, #0]
 8007278:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800727c:	2c58      	cmp	r4, #88	; 0x58
 800727e:	d14d      	bne.n	800731c <_strtol_l.constprop.0+0xec>
 8007280:	786c      	ldrb	r4, [r5, #1]
 8007282:	2310      	movs	r3, #16
 8007284:	3502      	adds	r5, #2
 8007286:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800728a:	f108 38ff 	add.w	r8, r8, #4294967295
 800728e:	f04f 0c00 	mov.w	ip, #0
 8007292:	fbb8 f9f3 	udiv	r9, r8, r3
 8007296:	4666      	mov	r6, ip
 8007298:	fb03 8a19 	mls	sl, r3, r9, r8
 800729c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80072a0:	f1be 0f09 	cmp.w	lr, #9
 80072a4:	d816      	bhi.n	80072d4 <_strtol_l.constprop.0+0xa4>
 80072a6:	4674      	mov	r4, lr
 80072a8:	42a3      	cmp	r3, r4
 80072aa:	dd24      	ble.n	80072f6 <_strtol_l.constprop.0+0xc6>
 80072ac:	f1bc 0f00 	cmp.w	ip, #0
 80072b0:	db1e      	blt.n	80072f0 <_strtol_l.constprop.0+0xc0>
 80072b2:	45b1      	cmp	r9, r6
 80072b4:	d31c      	bcc.n	80072f0 <_strtol_l.constprop.0+0xc0>
 80072b6:	d101      	bne.n	80072bc <_strtol_l.constprop.0+0x8c>
 80072b8:	45a2      	cmp	sl, r4
 80072ba:	db19      	blt.n	80072f0 <_strtol_l.constprop.0+0xc0>
 80072bc:	fb06 4603 	mla	r6, r6, r3, r4
 80072c0:	f04f 0c01 	mov.w	ip, #1
 80072c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072c8:	e7e8      	b.n	800729c <_strtol_l.constprop.0+0x6c>
 80072ca:	2c2b      	cmp	r4, #43	; 0x2b
 80072cc:	bf04      	itt	eq
 80072ce:	782c      	ldrbeq	r4, [r5, #0]
 80072d0:	1cb5      	addeq	r5, r6, #2
 80072d2:	e7ca      	b.n	800726a <_strtol_l.constprop.0+0x3a>
 80072d4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80072d8:	f1be 0f19 	cmp.w	lr, #25
 80072dc:	d801      	bhi.n	80072e2 <_strtol_l.constprop.0+0xb2>
 80072de:	3c37      	subs	r4, #55	; 0x37
 80072e0:	e7e2      	b.n	80072a8 <_strtol_l.constprop.0+0x78>
 80072e2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80072e6:	f1be 0f19 	cmp.w	lr, #25
 80072ea:	d804      	bhi.n	80072f6 <_strtol_l.constprop.0+0xc6>
 80072ec:	3c57      	subs	r4, #87	; 0x57
 80072ee:	e7db      	b.n	80072a8 <_strtol_l.constprop.0+0x78>
 80072f0:	f04f 3cff 	mov.w	ip, #4294967295
 80072f4:	e7e6      	b.n	80072c4 <_strtol_l.constprop.0+0x94>
 80072f6:	f1bc 0f00 	cmp.w	ip, #0
 80072fa:	da05      	bge.n	8007308 <_strtol_l.constprop.0+0xd8>
 80072fc:	2322      	movs	r3, #34	; 0x22
 80072fe:	6003      	str	r3, [r0, #0]
 8007300:	4646      	mov	r6, r8
 8007302:	b942      	cbnz	r2, 8007316 <_strtol_l.constprop.0+0xe6>
 8007304:	4630      	mov	r0, r6
 8007306:	e79e      	b.n	8007246 <_strtol_l.constprop.0+0x16>
 8007308:	b107      	cbz	r7, 800730c <_strtol_l.constprop.0+0xdc>
 800730a:	4276      	negs	r6, r6
 800730c:	2a00      	cmp	r2, #0
 800730e:	d0f9      	beq.n	8007304 <_strtol_l.constprop.0+0xd4>
 8007310:	f1bc 0f00 	cmp.w	ip, #0
 8007314:	d000      	beq.n	8007318 <_strtol_l.constprop.0+0xe8>
 8007316:	1e69      	subs	r1, r5, #1
 8007318:	6011      	str	r1, [r2, #0]
 800731a:	e7f3      	b.n	8007304 <_strtol_l.constprop.0+0xd4>
 800731c:	2430      	movs	r4, #48	; 0x30
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1b1      	bne.n	8007286 <_strtol_l.constprop.0+0x56>
 8007322:	2308      	movs	r3, #8
 8007324:	e7af      	b.n	8007286 <_strtol_l.constprop.0+0x56>
 8007326:	2c30      	cmp	r4, #48	; 0x30
 8007328:	d0a5      	beq.n	8007276 <_strtol_l.constprop.0+0x46>
 800732a:	230a      	movs	r3, #10
 800732c:	e7ab      	b.n	8007286 <_strtol_l.constprop.0+0x56>
 800732e:	bf00      	nop
 8007330:	0800d29d 	.word	0x0800d29d

08007334 <strtol>:
 8007334:	4613      	mov	r3, r2
 8007336:	460a      	mov	r2, r1
 8007338:	4601      	mov	r1, r0
 800733a:	4802      	ldr	r0, [pc, #8]	; (8007344 <strtol+0x10>)
 800733c:	6800      	ldr	r0, [r0, #0]
 800733e:	f7ff bf77 	b.w	8007230 <_strtol_l.constprop.0>
 8007342:	bf00      	nop
 8007344:	200000ac 	.word	0x200000ac

08007348 <std>:
 8007348:	2300      	movs	r3, #0
 800734a:	b510      	push	{r4, lr}
 800734c:	4604      	mov	r4, r0
 800734e:	e9c0 3300 	strd	r3, r3, [r0]
 8007352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007356:	6083      	str	r3, [r0, #8]
 8007358:	8181      	strh	r1, [r0, #12]
 800735a:	6643      	str	r3, [r0, #100]	; 0x64
 800735c:	81c2      	strh	r2, [r0, #14]
 800735e:	6183      	str	r3, [r0, #24]
 8007360:	4619      	mov	r1, r3
 8007362:	2208      	movs	r2, #8
 8007364:	305c      	adds	r0, #92	; 0x5c
 8007366:	f7ff ff3b 	bl	80071e0 <memset>
 800736a:	4b05      	ldr	r3, [pc, #20]	; (8007380 <std+0x38>)
 800736c:	6263      	str	r3, [r4, #36]	; 0x24
 800736e:	4b05      	ldr	r3, [pc, #20]	; (8007384 <std+0x3c>)
 8007370:	62a3      	str	r3, [r4, #40]	; 0x28
 8007372:	4b05      	ldr	r3, [pc, #20]	; (8007388 <std+0x40>)
 8007374:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007376:	4b05      	ldr	r3, [pc, #20]	; (800738c <std+0x44>)
 8007378:	6224      	str	r4, [r4, #32]
 800737a:	6323      	str	r3, [r4, #48]	; 0x30
 800737c:	bd10      	pop	{r4, pc}
 800737e:	bf00      	nop
 8007380:	08007c5d 	.word	0x08007c5d
 8007384:	08007c7f 	.word	0x08007c7f
 8007388:	08007cb7 	.word	0x08007cb7
 800738c:	08007cdb 	.word	0x08007cdb

08007390 <_cleanup_r>:
 8007390:	4901      	ldr	r1, [pc, #4]	; (8007398 <_cleanup_r+0x8>)
 8007392:	f000 b8af 	b.w	80074f4 <_fwalk_reent>
 8007396:	bf00      	nop
 8007398:	08007fb5 	.word	0x08007fb5

0800739c <__sfmoreglue>:
 800739c:	b570      	push	{r4, r5, r6, lr}
 800739e:	2268      	movs	r2, #104	; 0x68
 80073a0:	1e4d      	subs	r5, r1, #1
 80073a2:	4355      	muls	r5, r2
 80073a4:	460e      	mov	r6, r1
 80073a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80073aa:	f000 f8e5 	bl	8007578 <_malloc_r>
 80073ae:	4604      	mov	r4, r0
 80073b0:	b140      	cbz	r0, 80073c4 <__sfmoreglue+0x28>
 80073b2:	2100      	movs	r1, #0
 80073b4:	e9c0 1600 	strd	r1, r6, [r0]
 80073b8:	300c      	adds	r0, #12
 80073ba:	60a0      	str	r0, [r4, #8]
 80073bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80073c0:	f7ff ff0e 	bl	80071e0 <memset>
 80073c4:	4620      	mov	r0, r4
 80073c6:	bd70      	pop	{r4, r5, r6, pc}

080073c8 <__sfp_lock_acquire>:
 80073c8:	4801      	ldr	r0, [pc, #4]	; (80073d0 <__sfp_lock_acquire+0x8>)
 80073ca:	f000 b8b3 	b.w	8007534 <__retarget_lock_acquire_recursive>
 80073ce:	bf00      	nop
 80073d0:	20013b29 	.word	0x20013b29

080073d4 <__sfp_lock_release>:
 80073d4:	4801      	ldr	r0, [pc, #4]	; (80073dc <__sfp_lock_release+0x8>)
 80073d6:	f000 b8ae 	b.w	8007536 <__retarget_lock_release_recursive>
 80073da:	bf00      	nop
 80073dc:	20013b29 	.word	0x20013b29

080073e0 <__sinit_lock_acquire>:
 80073e0:	4801      	ldr	r0, [pc, #4]	; (80073e8 <__sinit_lock_acquire+0x8>)
 80073e2:	f000 b8a7 	b.w	8007534 <__retarget_lock_acquire_recursive>
 80073e6:	bf00      	nop
 80073e8:	20013b2a 	.word	0x20013b2a

080073ec <__sinit_lock_release>:
 80073ec:	4801      	ldr	r0, [pc, #4]	; (80073f4 <__sinit_lock_release+0x8>)
 80073ee:	f000 b8a2 	b.w	8007536 <__retarget_lock_release_recursive>
 80073f2:	bf00      	nop
 80073f4:	20013b2a 	.word	0x20013b2a

080073f8 <__sinit>:
 80073f8:	b510      	push	{r4, lr}
 80073fa:	4604      	mov	r4, r0
 80073fc:	f7ff fff0 	bl	80073e0 <__sinit_lock_acquire>
 8007400:	69a3      	ldr	r3, [r4, #24]
 8007402:	b11b      	cbz	r3, 800740c <__sinit+0x14>
 8007404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007408:	f7ff bff0 	b.w	80073ec <__sinit_lock_release>
 800740c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007410:	6523      	str	r3, [r4, #80]	; 0x50
 8007412:	4b13      	ldr	r3, [pc, #76]	; (8007460 <__sinit+0x68>)
 8007414:	4a13      	ldr	r2, [pc, #76]	; (8007464 <__sinit+0x6c>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	62a2      	str	r2, [r4, #40]	; 0x28
 800741a:	42a3      	cmp	r3, r4
 800741c:	bf04      	itt	eq
 800741e:	2301      	moveq	r3, #1
 8007420:	61a3      	streq	r3, [r4, #24]
 8007422:	4620      	mov	r0, r4
 8007424:	f000 f820 	bl	8007468 <__sfp>
 8007428:	6060      	str	r0, [r4, #4]
 800742a:	4620      	mov	r0, r4
 800742c:	f000 f81c 	bl	8007468 <__sfp>
 8007430:	60a0      	str	r0, [r4, #8]
 8007432:	4620      	mov	r0, r4
 8007434:	f000 f818 	bl	8007468 <__sfp>
 8007438:	2200      	movs	r2, #0
 800743a:	60e0      	str	r0, [r4, #12]
 800743c:	2104      	movs	r1, #4
 800743e:	6860      	ldr	r0, [r4, #4]
 8007440:	f7ff ff82 	bl	8007348 <std>
 8007444:	68a0      	ldr	r0, [r4, #8]
 8007446:	2201      	movs	r2, #1
 8007448:	2109      	movs	r1, #9
 800744a:	f7ff ff7d 	bl	8007348 <std>
 800744e:	68e0      	ldr	r0, [r4, #12]
 8007450:	2202      	movs	r2, #2
 8007452:	2112      	movs	r1, #18
 8007454:	f7ff ff78 	bl	8007348 <std>
 8007458:	2301      	movs	r3, #1
 800745a:	61a3      	str	r3, [r4, #24]
 800745c:	e7d2      	b.n	8007404 <__sinit+0xc>
 800745e:	bf00      	nop
 8007460:	0800d298 	.word	0x0800d298
 8007464:	08007391 	.word	0x08007391

08007468 <__sfp>:
 8007468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800746a:	4607      	mov	r7, r0
 800746c:	f7ff ffac 	bl	80073c8 <__sfp_lock_acquire>
 8007470:	4b1e      	ldr	r3, [pc, #120]	; (80074ec <__sfp+0x84>)
 8007472:	681e      	ldr	r6, [r3, #0]
 8007474:	69b3      	ldr	r3, [r6, #24]
 8007476:	b913      	cbnz	r3, 800747e <__sfp+0x16>
 8007478:	4630      	mov	r0, r6
 800747a:	f7ff ffbd 	bl	80073f8 <__sinit>
 800747e:	3648      	adds	r6, #72	; 0x48
 8007480:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007484:	3b01      	subs	r3, #1
 8007486:	d503      	bpl.n	8007490 <__sfp+0x28>
 8007488:	6833      	ldr	r3, [r6, #0]
 800748a:	b30b      	cbz	r3, 80074d0 <__sfp+0x68>
 800748c:	6836      	ldr	r6, [r6, #0]
 800748e:	e7f7      	b.n	8007480 <__sfp+0x18>
 8007490:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007494:	b9d5      	cbnz	r5, 80074cc <__sfp+0x64>
 8007496:	4b16      	ldr	r3, [pc, #88]	; (80074f0 <__sfp+0x88>)
 8007498:	60e3      	str	r3, [r4, #12]
 800749a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800749e:	6665      	str	r5, [r4, #100]	; 0x64
 80074a0:	f000 f847 	bl	8007532 <__retarget_lock_init_recursive>
 80074a4:	f7ff ff96 	bl	80073d4 <__sfp_lock_release>
 80074a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80074ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80074b0:	6025      	str	r5, [r4, #0]
 80074b2:	61a5      	str	r5, [r4, #24]
 80074b4:	2208      	movs	r2, #8
 80074b6:	4629      	mov	r1, r5
 80074b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80074bc:	f7ff fe90 	bl	80071e0 <memset>
 80074c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80074c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80074c8:	4620      	mov	r0, r4
 80074ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074cc:	3468      	adds	r4, #104	; 0x68
 80074ce:	e7d9      	b.n	8007484 <__sfp+0x1c>
 80074d0:	2104      	movs	r1, #4
 80074d2:	4638      	mov	r0, r7
 80074d4:	f7ff ff62 	bl	800739c <__sfmoreglue>
 80074d8:	4604      	mov	r4, r0
 80074da:	6030      	str	r0, [r6, #0]
 80074dc:	2800      	cmp	r0, #0
 80074de:	d1d5      	bne.n	800748c <__sfp+0x24>
 80074e0:	f7ff ff78 	bl	80073d4 <__sfp_lock_release>
 80074e4:	230c      	movs	r3, #12
 80074e6:	603b      	str	r3, [r7, #0]
 80074e8:	e7ee      	b.n	80074c8 <__sfp+0x60>
 80074ea:	bf00      	nop
 80074ec:	0800d298 	.word	0x0800d298
 80074f0:	ffff0001 	.word	0xffff0001

080074f4 <_fwalk_reent>:
 80074f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074f8:	4606      	mov	r6, r0
 80074fa:	4688      	mov	r8, r1
 80074fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007500:	2700      	movs	r7, #0
 8007502:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007506:	f1b9 0901 	subs.w	r9, r9, #1
 800750a:	d505      	bpl.n	8007518 <_fwalk_reent+0x24>
 800750c:	6824      	ldr	r4, [r4, #0]
 800750e:	2c00      	cmp	r4, #0
 8007510:	d1f7      	bne.n	8007502 <_fwalk_reent+0xe>
 8007512:	4638      	mov	r0, r7
 8007514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007518:	89ab      	ldrh	r3, [r5, #12]
 800751a:	2b01      	cmp	r3, #1
 800751c:	d907      	bls.n	800752e <_fwalk_reent+0x3a>
 800751e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007522:	3301      	adds	r3, #1
 8007524:	d003      	beq.n	800752e <_fwalk_reent+0x3a>
 8007526:	4629      	mov	r1, r5
 8007528:	4630      	mov	r0, r6
 800752a:	47c0      	blx	r8
 800752c:	4307      	orrs	r7, r0
 800752e:	3568      	adds	r5, #104	; 0x68
 8007530:	e7e9      	b.n	8007506 <_fwalk_reent+0x12>

08007532 <__retarget_lock_init_recursive>:
 8007532:	4770      	bx	lr

08007534 <__retarget_lock_acquire_recursive>:
 8007534:	4770      	bx	lr

08007536 <__retarget_lock_release_recursive>:
 8007536:	4770      	bx	lr

08007538 <sbrk_aligned>:
 8007538:	b570      	push	{r4, r5, r6, lr}
 800753a:	4e0e      	ldr	r6, [pc, #56]	; (8007574 <sbrk_aligned+0x3c>)
 800753c:	460c      	mov	r4, r1
 800753e:	6831      	ldr	r1, [r6, #0]
 8007540:	4605      	mov	r5, r0
 8007542:	b911      	cbnz	r1, 800754a <sbrk_aligned+0x12>
 8007544:	f000 fb7a 	bl	8007c3c <_sbrk_r>
 8007548:	6030      	str	r0, [r6, #0]
 800754a:	4621      	mov	r1, r4
 800754c:	4628      	mov	r0, r5
 800754e:	f000 fb75 	bl	8007c3c <_sbrk_r>
 8007552:	1c43      	adds	r3, r0, #1
 8007554:	d00a      	beq.n	800756c <sbrk_aligned+0x34>
 8007556:	1cc4      	adds	r4, r0, #3
 8007558:	f024 0403 	bic.w	r4, r4, #3
 800755c:	42a0      	cmp	r0, r4
 800755e:	d007      	beq.n	8007570 <sbrk_aligned+0x38>
 8007560:	1a21      	subs	r1, r4, r0
 8007562:	4628      	mov	r0, r5
 8007564:	f000 fb6a 	bl	8007c3c <_sbrk_r>
 8007568:	3001      	adds	r0, #1
 800756a:	d101      	bne.n	8007570 <sbrk_aligned+0x38>
 800756c:	f04f 34ff 	mov.w	r4, #4294967295
 8007570:	4620      	mov	r0, r4
 8007572:	bd70      	pop	{r4, r5, r6, pc}
 8007574:	20013b30 	.word	0x20013b30

08007578 <_malloc_r>:
 8007578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800757c:	1ccd      	adds	r5, r1, #3
 800757e:	f025 0503 	bic.w	r5, r5, #3
 8007582:	3508      	adds	r5, #8
 8007584:	2d0c      	cmp	r5, #12
 8007586:	bf38      	it	cc
 8007588:	250c      	movcc	r5, #12
 800758a:	2d00      	cmp	r5, #0
 800758c:	4607      	mov	r7, r0
 800758e:	db01      	blt.n	8007594 <_malloc_r+0x1c>
 8007590:	42a9      	cmp	r1, r5
 8007592:	d905      	bls.n	80075a0 <_malloc_r+0x28>
 8007594:	230c      	movs	r3, #12
 8007596:	603b      	str	r3, [r7, #0]
 8007598:	2600      	movs	r6, #0
 800759a:	4630      	mov	r0, r6
 800759c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075a0:	4e2e      	ldr	r6, [pc, #184]	; (800765c <_malloc_r+0xe4>)
 80075a2:	f000 fdbb 	bl	800811c <__malloc_lock>
 80075a6:	6833      	ldr	r3, [r6, #0]
 80075a8:	461c      	mov	r4, r3
 80075aa:	bb34      	cbnz	r4, 80075fa <_malloc_r+0x82>
 80075ac:	4629      	mov	r1, r5
 80075ae:	4638      	mov	r0, r7
 80075b0:	f7ff ffc2 	bl	8007538 <sbrk_aligned>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	4604      	mov	r4, r0
 80075b8:	d14d      	bne.n	8007656 <_malloc_r+0xde>
 80075ba:	6834      	ldr	r4, [r6, #0]
 80075bc:	4626      	mov	r6, r4
 80075be:	2e00      	cmp	r6, #0
 80075c0:	d140      	bne.n	8007644 <_malloc_r+0xcc>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	4631      	mov	r1, r6
 80075c6:	4638      	mov	r0, r7
 80075c8:	eb04 0803 	add.w	r8, r4, r3
 80075cc:	f000 fb36 	bl	8007c3c <_sbrk_r>
 80075d0:	4580      	cmp	r8, r0
 80075d2:	d13a      	bne.n	800764a <_malloc_r+0xd2>
 80075d4:	6821      	ldr	r1, [r4, #0]
 80075d6:	3503      	adds	r5, #3
 80075d8:	1a6d      	subs	r5, r5, r1
 80075da:	f025 0503 	bic.w	r5, r5, #3
 80075de:	3508      	adds	r5, #8
 80075e0:	2d0c      	cmp	r5, #12
 80075e2:	bf38      	it	cc
 80075e4:	250c      	movcc	r5, #12
 80075e6:	4629      	mov	r1, r5
 80075e8:	4638      	mov	r0, r7
 80075ea:	f7ff ffa5 	bl	8007538 <sbrk_aligned>
 80075ee:	3001      	adds	r0, #1
 80075f0:	d02b      	beq.n	800764a <_malloc_r+0xd2>
 80075f2:	6823      	ldr	r3, [r4, #0]
 80075f4:	442b      	add	r3, r5
 80075f6:	6023      	str	r3, [r4, #0]
 80075f8:	e00e      	b.n	8007618 <_malloc_r+0xa0>
 80075fa:	6822      	ldr	r2, [r4, #0]
 80075fc:	1b52      	subs	r2, r2, r5
 80075fe:	d41e      	bmi.n	800763e <_malloc_r+0xc6>
 8007600:	2a0b      	cmp	r2, #11
 8007602:	d916      	bls.n	8007632 <_malloc_r+0xba>
 8007604:	1961      	adds	r1, r4, r5
 8007606:	42a3      	cmp	r3, r4
 8007608:	6025      	str	r5, [r4, #0]
 800760a:	bf18      	it	ne
 800760c:	6059      	strne	r1, [r3, #4]
 800760e:	6863      	ldr	r3, [r4, #4]
 8007610:	bf08      	it	eq
 8007612:	6031      	streq	r1, [r6, #0]
 8007614:	5162      	str	r2, [r4, r5]
 8007616:	604b      	str	r3, [r1, #4]
 8007618:	4638      	mov	r0, r7
 800761a:	f104 060b 	add.w	r6, r4, #11
 800761e:	f000 fd83 	bl	8008128 <__malloc_unlock>
 8007622:	f026 0607 	bic.w	r6, r6, #7
 8007626:	1d23      	adds	r3, r4, #4
 8007628:	1af2      	subs	r2, r6, r3
 800762a:	d0b6      	beq.n	800759a <_malloc_r+0x22>
 800762c:	1b9b      	subs	r3, r3, r6
 800762e:	50a3      	str	r3, [r4, r2]
 8007630:	e7b3      	b.n	800759a <_malloc_r+0x22>
 8007632:	6862      	ldr	r2, [r4, #4]
 8007634:	42a3      	cmp	r3, r4
 8007636:	bf0c      	ite	eq
 8007638:	6032      	streq	r2, [r6, #0]
 800763a:	605a      	strne	r2, [r3, #4]
 800763c:	e7ec      	b.n	8007618 <_malloc_r+0xa0>
 800763e:	4623      	mov	r3, r4
 8007640:	6864      	ldr	r4, [r4, #4]
 8007642:	e7b2      	b.n	80075aa <_malloc_r+0x32>
 8007644:	4634      	mov	r4, r6
 8007646:	6876      	ldr	r6, [r6, #4]
 8007648:	e7b9      	b.n	80075be <_malloc_r+0x46>
 800764a:	230c      	movs	r3, #12
 800764c:	603b      	str	r3, [r7, #0]
 800764e:	4638      	mov	r0, r7
 8007650:	f000 fd6a 	bl	8008128 <__malloc_unlock>
 8007654:	e7a1      	b.n	800759a <_malloc_r+0x22>
 8007656:	6025      	str	r5, [r4, #0]
 8007658:	e7de      	b.n	8007618 <_malloc_r+0xa0>
 800765a:	bf00      	nop
 800765c:	20013b2c 	.word	0x20013b2c

08007660 <__sfputc_r>:
 8007660:	6893      	ldr	r3, [r2, #8]
 8007662:	3b01      	subs	r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	b410      	push	{r4}
 8007668:	6093      	str	r3, [r2, #8]
 800766a:	da08      	bge.n	800767e <__sfputc_r+0x1e>
 800766c:	6994      	ldr	r4, [r2, #24]
 800766e:	42a3      	cmp	r3, r4
 8007670:	db01      	blt.n	8007676 <__sfputc_r+0x16>
 8007672:	290a      	cmp	r1, #10
 8007674:	d103      	bne.n	800767e <__sfputc_r+0x1e>
 8007676:	f85d 4b04 	ldr.w	r4, [sp], #4
 800767a:	f000 bb33 	b.w	8007ce4 <__swbuf_r>
 800767e:	6813      	ldr	r3, [r2, #0]
 8007680:	1c58      	adds	r0, r3, #1
 8007682:	6010      	str	r0, [r2, #0]
 8007684:	7019      	strb	r1, [r3, #0]
 8007686:	4608      	mov	r0, r1
 8007688:	f85d 4b04 	ldr.w	r4, [sp], #4
 800768c:	4770      	bx	lr

0800768e <__sfputs_r>:
 800768e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007690:	4606      	mov	r6, r0
 8007692:	460f      	mov	r7, r1
 8007694:	4614      	mov	r4, r2
 8007696:	18d5      	adds	r5, r2, r3
 8007698:	42ac      	cmp	r4, r5
 800769a:	d101      	bne.n	80076a0 <__sfputs_r+0x12>
 800769c:	2000      	movs	r0, #0
 800769e:	e007      	b.n	80076b0 <__sfputs_r+0x22>
 80076a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076a4:	463a      	mov	r2, r7
 80076a6:	4630      	mov	r0, r6
 80076a8:	f7ff ffda 	bl	8007660 <__sfputc_r>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d1f3      	bne.n	8007698 <__sfputs_r+0xa>
 80076b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076b4 <_vfiprintf_r>:
 80076b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b8:	460d      	mov	r5, r1
 80076ba:	b09d      	sub	sp, #116	; 0x74
 80076bc:	4614      	mov	r4, r2
 80076be:	4698      	mov	r8, r3
 80076c0:	4606      	mov	r6, r0
 80076c2:	b118      	cbz	r0, 80076cc <_vfiprintf_r+0x18>
 80076c4:	6983      	ldr	r3, [r0, #24]
 80076c6:	b90b      	cbnz	r3, 80076cc <_vfiprintf_r+0x18>
 80076c8:	f7ff fe96 	bl	80073f8 <__sinit>
 80076cc:	4b89      	ldr	r3, [pc, #548]	; (80078f4 <_vfiprintf_r+0x240>)
 80076ce:	429d      	cmp	r5, r3
 80076d0:	d11b      	bne.n	800770a <_vfiprintf_r+0x56>
 80076d2:	6875      	ldr	r5, [r6, #4]
 80076d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076d6:	07d9      	lsls	r1, r3, #31
 80076d8:	d405      	bmi.n	80076e6 <_vfiprintf_r+0x32>
 80076da:	89ab      	ldrh	r3, [r5, #12]
 80076dc:	059a      	lsls	r2, r3, #22
 80076de:	d402      	bmi.n	80076e6 <_vfiprintf_r+0x32>
 80076e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076e2:	f7ff ff27 	bl	8007534 <__retarget_lock_acquire_recursive>
 80076e6:	89ab      	ldrh	r3, [r5, #12]
 80076e8:	071b      	lsls	r3, r3, #28
 80076ea:	d501      	bpl.n	80076f0 <_vfiprintf_r+0x3c>
 80076ec:	692b      	ldr	r3, [r5, #16]
 80076ee:	b9eb      	cbnz	r3, 800772c <_vfiprintf_r+0x78>
 80076f0:	4629      	mov	r1, r5
 80076f2:	4630      	mov	r0, r6
 80076f4:	f000 fb5a 	bl	8007dac <__swsetup_r>
 80076f8:	b1c0      	cbz	r0, 800772c <_vfiprintf_r+0x78>
 80076fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076fc:	07dc      	lsls	r4, r3, #31
 80076fe:	d50e      	bpl.n	800771e <_vfiprintf_r+0x6a>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295
 8007704:	b01d      	add	sp, #116	; 0x74
 8007706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770a:	4b7b      	ldr	r3, [pc, #492]	; (80078f8 <_vfiprintf_r+0x244>)
 800770c:	429d      	cmp	r5, r3
 800770e:	d101      	bne.n	8007714 <_vfiprintf_r+0x60>
 8007710:	68b5      	ldr	r5, [r6, #8]
 8007712:	e7df      	b.n	80076d4 <_vfiprintf_r+0x20>
 8007714:	4b79      	ldr	r3, [pc, #484]	; (80078fc <_vfiprintf_r+0x248>)
 8007716:	429d      	cmp	r5, r3
 8007718:	bf08      	it	eq
 800771a:	68f5      	ldreq	r5, [r6, #12]
 800771c:	e7da      	b.n	80076d4 <_vfiprintf_r+0x20>
 800771e:	89ab      	ldrh	r3, [r5, #12]
 8007720:	0598      	lsls	r0, r3, #22
 8007722:	d4ed      	bmi.n	8007700 <_vfiprintf_r+0x4c>
 8007724:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007726:	f7ff ff06 	bl	8007536 <__retarget_lock_release_recursive>
 800772a:	e7e9      	b.n	8007700 <_vfiprintf_r+0x4c>
 800772c:	2300      	movs	r3, #0
 800772e:	9309      	str	r3, [sp, #36]	; 0x24
 8007730:	2320      	movs	r3, #32
 8007732:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007736:	f8cd 800c 	str.w	r8, [sp, #12]
 800773a:	2330      	movs	r3, #48	; 0x30
 800773c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007900 <_vfiprintf_r+0x24c>
 8007740:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007744:	f04f 0901 	mov.w	r9, #1
 8007748:	4623      	mov	r3, r4
 800774a:	469a      	mov	sl, r3
 800774c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007750:	b10a      	cbz	r2, 8007756 <_vfiprintf_r+0xa2>
 8007752:	2a25      	cmp	r2, #37	; 0x25
 8007754:	d1f9      	bne.n	800774a <_vfiprintf_r+0x96>
 8007756:	ebba 0b04 	subs.w	fp, sl, r4
 800775a:	d00b      	beq.n	8007774 <_vfiprintf_r+0xc0>
 800775c:	465b      	mov	r3, fp
 800775e:	4622      	mov	r2, r4
 8007760:	4629      	mov	r1, r5
 8007762:	4630      	mov	r0, r6
 8007764:	f7ff ff93 	bl	800768e <__sfputs_r>
 8007768:	3001      	adds	r0, #1
 800776a:	f000 80aa 	beq.w	80078c2 <_vfiprintf_r+0x20e>
 800776e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007770:	445a      	add	r2, fp
 8007772:	9209      	str	r2, [sp, #36]	; 0x24
 8007774:	f89a 3000 	ldrb.w	r3, [sl]
 8007778:	2b00      	cmp	r3, #0
 800777a:	f000 80a2 	beq.w	80078c2 <_vfiprintf_r+0x20e>
 800777e:	2300      	movs	r3, #0
 8007780:	f04f 32ff 	mov.w	r2, #4294967295
 8007784:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007788:	f10a 0a01 	add.w	sl, sl, #1
 800778c:	9304      	str	r3, [sp, #16]
 800778e:	9307      	str	r3, [sp, #28]
 8007790:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007794:	931a      	str	r3, [sp, #104]	; 0x68
 8007796:	4654      	mov	r4, sl
 8007798:	2205      	movs	r2, #5
 800779a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800779e:	4858      	ldr	r0, [pc, #352]	; (8007900 <_vfiprintf_r+0x24c>)
 80077a0:	f7f8 fd26 	bl	80001f0 <memchr>
 80077a4:	9a04      	ldr	r2, [sp, #16]
 80077a6:	b9d8      	cbnz	r0, 80077e0 <_vfiprintf_r+0x12c>
 80077a8:	06d1      	lsls	r1, r2, #27
 80077aa:	bf44      	itt	mi
 80077ac:	2320      	movmi	r3, #32
 80077ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077b2:	0713      	lsls	r3, r2, #28
 80077b4:	bf44      	itt	mi
 80077b6:	232b      	movmi	r3, #43	; 0x2b
 80077b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077bc:	f89a 3000 	ldrb.w	r3, [sl]
 80077c0:	2b2a      	cmp	r3, #42	; 0x2a
 80077c2:	d015      	beq.n	80077f0 <_vfiprintf_r+0x13c>
 80077c4:	9a07      	ldr	r2, [sp, #28]
 80077c6:	4654      	mov	r4, sl
 80077c8:	2000      	movs	r0, #0
 80077ca:	f04f 0c0a 	mov.w	ip, #10
 80077ce:	4621      	mov	r1, r4
 80077d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077d4:	3b30      	subs	r3, #48	; 0x30
 80077d6:	2b09      	cmp	r3, #9
 80077d8:	d94e      	bls.n	8007878 <_vfiprintf_r+0x1c4>
 80077da:	b1b0      	cbz	r0, 800780a <_vfiprintf_r+0x156>
 80077dc:	9207      	str	r2, [sp, #28]
 80077de:	e014      	b.n	800780a <_vfiprintf_r+0x156>
 80077e0:	eba0 0308 	sub.w	r3, r0, r8
 80077e4:	fa09 f303 	lsl.w	r3, r9, r3
 80077e8:	4313      	orrs	r3, r2
 80077ea:	9304      	str	r3, [sp, #16]
 80077ec:	46a2      	mov	sl, r4
 80077ee:	e7d2      	b.n	8007796 <_vfiprintf_r+0xe2>
 80077f0:	9b03      	ldr	r3, [sp, #12]
 80077f2:	1d19      	adds	r1, r3, #4
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	9103      	str	r1, [sp, #12]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	bfbb      	ittet	lt
 80077fc:	425b      	neglt	r3, r3
 80077fe:	f042 0202 	orrlt.w	r2, r2, #2
 8007802:	9307      	strge	r3, [sp, #28]
 8007804:	9307      	strlt	r3, [sp, #28]
 8007806:	bfb8      	it	lt
 8007808:	9204      	strlt	r2, [sp, #16]
 800780a:	7823      	ldrb	r3, [r4, #0]
 800780c:	2b2e      	cmp	r3, #46	; 0x2e
 800780e:	d10c      	bne.n	800782a <_vfiprintf_r+0x176>
 8007810:	7863      	ldrb	r3, [r4, #1]
 8007812:	2b2a      	cmp	r3, #42	; 0x2a
 8007814:	d135      	bne.n	8007882 <_vfiprintf_r+0x1ce>
 8007816:	9b03      	ldr	r3, [sp, #12]
 8007818:	1d1a      	adds	r2, r3, #4
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	9203      	str	r2, [sp, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	bfb8      	it	lt
 8007822:	f04f 33ff 	movlt.w	r3, #4294967295
 8007826:	3402      	adds	r4, #2
 8007828:	9305      	str	r3, [sp, #20]
 800782a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007910 <_vfiprintf_r+0x25c>
 800782e:	7821      	ldrb	r1, [r4, #0]
 8007830:	2203      	movs	r2, #3
 8007832:	4650      	mov	r0, sl
 8007834:	f7f8 fcdc 	bl	80001f0 <memchr>
 8007838:	b140      	cbz	r0, 800784c <_vfiprintf_r+0x198>
 800783a:	2340      	movs	r3, #64	; 0x40
 800783c:	eba0 000a 	sub.w	r0, r0, sl
 8007840:	fa03 f000 	lsl.w	r0, r3, r0
 8007844:	9b04      	ldr	r3, [sp, #16]
 8007846:	4303      	orrs	r3, r0
 8007848:	3401      	adds	r4, #1
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007850:	482c      	ldr	r0, [pc, #176]	; (8007904 <_vfiprintf_r+0x250>)
 8007852:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007856:	2206      	movs	r2, #6
 8007858:	f7f8 fcca 	bl	80001f0 <memchr>
 800785c:	2800      	cmp	r0, #0
 800785e:	d03f      	beq.n	80078e0 <_vfiprintf_r+0x22c>
 8007860:	4b29      	ldr	r3, [pc, #164]	; (8007908 <_vfiprintf_r+0x254>)
 8007862:	bb1b      	cbnz	r3, 80078ac <_vfiprintf_r+0x1f8>
 8007864:	9b03      	ldr	r3, [sp, #12]
 8007866:	3307      	adds	r3, #7
 8007868:	f023 0307 	bic.w	r3, r3, #7
 800786c:	3308      	adds	r3, #8
 800786e:	9303      	str	r3, [sp, #12]
 8007870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007872:	443b      	add	r3, r7
 8007874:	9309      	str	r3, [sp, #36]	; 0x24
 8007876:	e767      	b.n	8007748 <_vfiprintf_r+0x94>
 8007878:	fb0c 3202 	mla	r2, ip, r2, r3
 800787c:	460c      	mov	r4, r1
 800787e:	2001      	movs	r0, #1
 8007880:	e7a5      	b.n	80077ce <_vfiprintf_r+0x11a>
 8007882:	2300      	movs	r3, #0
 8007884:	3401      	adds	r4, #1
 8007886:	9305      	str	r3, [sp, #20]
 8007888:	4619      	mov	r1, r3
 800788a:	f04f 0c0a 	mov.w	ip, #10
 800788e:	4620      	mov	r0, r4
 8007890:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007894:	3a30      	subs	r2, #48	; 0x30
 8007896:	2a09      	cmp	r2, #9
 8007898:	d903      	bls.n	80078a2 <_vfiprintf_r+0x1ee>
 800789a:	2b00      	cmp	r3, #0
 800789c:	d0c5      	beq.n	800782a <_vfiprintf_r+0x176>
 800789e:	9105      	str	r1, [sp, #20]
 80078a0:	e7c3      	b.n	800782a <_vfiprintf_r+0x176>
 80078a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80078a6:	4604      	mov	r4, r0
 80078a8:	2301      	movs	r3, #1
 80078aa:	e7f0      	b.n	800788e <_vfiprintf_r+0x1da>
 80078ac:	ab03      	add	r3, sp, #12
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	462a      	mov	r2, r5
 80078b2:	4b16      	ldr	r3, [pc, #88]	; (800790c <_vfiprintf_r+0x258>)
 80078b4:	a904      	add	r1, sp, #16
 80078b6:	4630      	mov	r0, r6
 80078b8:	f3af 8000 	nop.w
 80078bc:	4607      	mov	r7, r0
 80078be:	1c78      	adds	r0, r7, #1
 80078c0:	d1d6      	bne.n	8007870 <_vfiprintf_r+0x1bc>
 80078c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078c4:	07d9      	lsls	r1, r3, #31
 80078c6:	d405      	bmi.n	80078d4 <_vfiprintf_r+0x220>
 80078c8:	89ab      	ldrh	r3, [r5, #12]
 80078ca:	059a      	lsls	r2, r3, #22
 80078cc:	d402      	bmi.n	80078d4 <_vfiprintf_r+0x220>
 80078ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078d0:	f7ff fe31 	bl	8007536 <__retarget_lock_release_recursive>
 80078d4:	89ab      	ldrh	r3, [r5, #12]
 80078d6:	065b      	lsls	r3, r3, #25
 80078d8:	f53f af12 	bmi.w	8007700 <_vfiprintf_r+0x4c>
 80078dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078de:	e711      	b.n	8007704 <_vfiprintf_r+0x50>
 80078e0:	ab03      	add	r3, sp, #12
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	462a      	mov	r2, r5
 80078e6:	4b09      	ldr	r3, [pc, #36]	; (800790c <_vfiprintf_r+0x258>)
 80078e8:	a904      	add	r1, sp, #16
 80078ea:	4630      	mov	r0, r6
 80078ec:	f000 f880 	bl	80079f0 <_printf_i>
 80078f0:	e7e4      	b.n	80078bc <_vfiprintf_r+0x208>
 80078f2:	bf00      	nop
 80078f4:	0800d3c0 	.word	0x0800d3c0
 80078f8:	0800d3e0 	.word	0x0800d3e0
 80078fc:	0800d3a0 	.word	0x0800d3a0
 8007900:	0800d400 	.word	0x0800d400
 8007904:	0800d40a 	.word	0x0800d40a
 8007908:	00000000 	.word	0x00000000
 800790c:	0800768f 	.word	0x0800768f
 8007910:	0800d406 	.word	0x0800d406

08007914 <_printf_common>:
 8007914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007918:	4616      	mov	r6, r2
 800791a:	4699      	mov	r9, r3
 800791c:	688a      	ldr	r2, [r1, #8]
 800791e:	690b      	ldr	r3, [r1, #16]
 8007920:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007924:	4293      	cmp	r3, r2
 8007926:	bfb8      	it	lt
 8007928:	4613      	movlt	r3, r2
 800792a:	6033      	str	r3, [r6, #0]
 800792c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007930:	4607      	mov	r7, r0
 8007932:	460c      	mov	r4, r1
 8007934:	b10a      	cbz	r2, 800793a <_printf_common+0x26>
 8007936:	3301      	adds	r3, #1
 8007938:	6033      	str	r3, [r6, #0]
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	0699      	lsls	r1, r3, #26
 800793e:	bf42      	ittt	mi
 8007940:	6833      	ldrmi	r3, [r6, #0]
 8007942:	3302      	addmi	r3, #2
 8007944:	6033      	strmi	r3, [r6, #0]
 8007946:	6825      	ldr	r5, [r4, #0]
 8007948:	f015 0506 	ands.w	r5, r5, #6
 800794c:	d106      	bne.n	800795c <_printf_common+0x48>
 800794e:	f104 0a19 	add.w	sl, r4, #25
 8007952:	68e3      	ldr	r3, [r4, #12]
 8007954:	6832      	ldr	r2, [r6, #0]
 8007956:	1a9b      	subs	r3, r3, r2
 8007958:	42ab      	cmp	r3, r5
 800795a:	dc26      	bgt.n	80079aa <_printf_common+0x96>
 800795c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007960:	1e13      	subs	r3, r2, #0
 8007962:	6822      	ldr	r2, [r4, #0]
 8007964:	bf18      	it	ne
 8007966:	2301      	movne	r3, #1
 8007968:	0692      	lsls	r2, r2, #26
 800796a:	d42b      	bmi.n	80079c4 <_printf_common+0xb0>
 800796c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007970:	4649      	mov	r1, r9
 8007972:	4638      	mov	r0, r7
 8007974:	47c0      	blx	r8
 8007976:	3001      	adds	r0, #1
 8007978:	d01e      	beq.n	80079b8 <_printf_common+0xa4>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	68e5      	ldr	r5, [r4, #12]
 800797e:	6832      	ldr	r2, [r6, #0]
 8007980:	f003 0306 	and.w	r3, r3, #6
 8007984:	2b04      	cmp	r3, #4
 8007986:	bf08      	it	eq
 8007988:	1aad      	subeq	r5, r5, r2
 800798a:	68a3      	ldr	r3, [r4, #8]
 800798c:	6922      	ldr	r2, [r4, #16]
 800798e:	bf0c      	ite	eq
 8007990:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007994:	2500      	movne	r5, #0
 8007996:	4293      	cmp	r3, r2
 8007998:	bfc4      	itt	gt
 800799a:	1a9b      	subgt	r3, r3, r2
 800799c:	18ed      	addgt	r5, r5, r3
 800799e:	2600      	movs	r6, #0
 80079a0:	341a      	adds	r4, #26
 80079a2:	42b5      	cmp	r5, r6
 80079a4:	d11a      	bne.n	80079dc <_printf_common+0xc8>
 80079a6:	2000      	movs	r0, #0
 80079a8:	e008      	b.n	80079bc <_printf_common+0xa8>
 80079aa:	2301      	movs	r3, #1
 80079ac:	4652      	mov	r2, sl
 80079ae:	4649      	mov	r1, r9
 80079b0:	4638      	mov	r0, r7
 80079b2:	47c0      	blx	r8
 80079b4:	3001      	adds	r0, #1
 80079b6:	d103      	bne.n	80079c0 <_printf_common+0xac>
 80079b8:	f04f 30ff 	mov.w	r0, #4294967295
 80079bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079c0:	3501      	adds	r5, #1
 80079c2:	e7c6      	b.n	8007952 <_printf_common+0x3e>
 80079c4:	18e1      	adds	r1, r4, r3
 80079c6:	1c5a      	adds	r2, r3, #1
 80079c8:	2030      	movs	r0, #48	; 0x30
 80079ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079ce:	4422      	add	r2, r4
 80079d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80079d8:	3302      	adds	r3, #2
 80079da:	e7c7      	b.n	800796c <_printf_common+0x58>
 80079dc:	2301      	movs	r3, #1
 80079de:	4622      	mov	r2, r4
 80079e0:	4649      	mov	r1, r9
 80079e2:	4638      	mov	r0, r7
 80079e4:	47c0      	blx	r8
 80079e6:	3001      	adds	r0, #1
 80079e8:	d0e6      	beq.n	80079b8 <_printf_common+0xa4>
 80079ea:	3601      	adds	r6, #1
 80079ec:	e7d9      	b.n	80079a2 <_printf_common+0x8e>
	...

080079f0 <_printf_i>:
 80079f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079f4:	7e0f      	ldrb	r7, [r1, #24]
 80079f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80079f8:	2f78      	cmp	r7, #120	; 0x78
 80079fa:	4691      	mov	r9, r2
 80079fc:	4680      	mov	r8, r0
 80079fe:	460c      	mov	r4, r1
 8007a00:	469a      	mov	sl, r3
 8007a02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a06:	d807      	bhi.n	8007a18 <_printf_i+0x28>
 8007a08:	2f62      	cmp	r7, #98	; 0x62
 8007a0a:	d80a      	bhi.n	8007a22 <_printf_i+0x32>
 8007a0c:	2f00      	cmp	r7, #0
 8007a0e:	f000 80d8 	beq.w	8007bc2 <_printf_i+0x1d2>
 8007a12:	2f58      	cmp	r7, #88	; 0x58
 8007a14:	f000 80a3 	beq.w	8007b5e <_printf_i+0x16e>
 8007a18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a20:	e03a      	b.n	8007a98 <_printf_i+0xa8>
 8007a22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a26:	2b15      	cmp	r3, #21
 8007a28:	d8f6      	bhi.n	8007a18 <_printf_i+0x28>
 8007a2a:	a101      	add	r1, pc, #4	; (adr r1, 8007a30 <_printf_i+0x40>)
 8007a2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a30:	08007a89 	.word	0x08007a89
 8007a34:	08007a9d 	.word	0x08007a9d
 8007a38:	08007a19 	.word	0x08007a19
 8007a3c:	08007a19 	.word	0x08007a19
 8007a40:	08007a19 	.word	0x08007a19
 8007a44:	08007a19 	.word	0x08007a19
 8007a48:	08007a9d 	.word	0x08007a9d
 8007a4c:	08007a19 	.word	0x08007a19
 8007a50:	08007a19 	.word	0x08007a19
 8007a54:	08007a19 	.word	0x08007a19
 8007a58:	08007a19 	.word	0x08007a19
 8007a5c:	08007ba9 	.word	0x08007ba9
 8007a60:	08007acd 	.word	0x08007acd
 8007a64:	08007b8b 	.word	0x08007b8b
 8007a68:	08007a19 	.word	0x08007a19
 8007a6c:	08007a19 	.word	0x08007a19
 8007a70:	08007bcb 	.word	0x08007bcb
 8007a74:	08007a19 	.word	0x08007a19
 8007a78:	08007acd 	.word	0x08007acd
 8007a7c:	08007a19 	.word	0x08007a19
 8007a80:	08007a19 	.word	0x08007a19
 8007a84:	08007b93 	.word	0x08007b93
 8007a88:	682b      	ldr	r3, [r5, #0]
 8007a8a:	1d1a      	adds	r2, r3, #4
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	602a      	str	r2, [r5, #0]
 8007a90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e0a3      	b.n	8007be4 <_printf_i+0x1f4>
 8007a9c:	6820      	ldr	r0, [r4, #0]
 8007a9e:	6829      	ldr	r1, [r5, #0]
 8007aa0:	0606      	lsls	r6, r0, #24
 8007aa2:	f101 0304 	add.w	r3, r1, #4
 8007aa6:	d50a      	bpl.n	8007abe <_printf_i+0xce>
 8007aa8:	680e      	ldr	r6, [r1, #0]
 8007aaa:	602b      	str	r3, [r5, #0]
 8007aac:	2e00      	cmp	r6, #0
 8007aae:	da03      	bge.n	8007ab8 <_printf_i+0xc8>
 8007ab0:	232d      	movs	r3, #45	; 0x2d
 8007ab2:	4276      	negs	r6, r6
 8007ab4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ab8:	485e      	ldr	r0, [pc, #376]	; (8007c34 <_printf_i+0x244>)
 8007aba:	230a      	movs	r3, #10
 8007abc:	e019      	b.n	8007af2 <_printf_i+0x102>
 8007abe:	680e      	ldr	r6, [r1, #0]
 8007ac0:	602b      	str	r3, [r5, #0]
 8007ac2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ac6:	bf18      	it	ne
 8007ac8:	b236      	sxthne	r6, r6
 8007aca:	e7ef      	b.n	8007aac <_printf_i+0xbc>
 8007acc:	682b      	ldr	r3, [r5, #0]
 8007ace:	6820      	ldr	r0, [r4, #0]
 8007ad0:	1d19      	adds	r1, r3, #4
 8007ad2:	6029      	str	r1, [r5, #0]
 8007ad4:	0601      	lsls	r1, r0, #24
 8007ad6:	d501      	bpl.n	8007adc <_printf_i+0xec>
 8007ad8:	681e      	ldr	r6, [r3, #0]
 8007ada:	e002      	b.n	8007ae2 <_printf_i+0xf2>
 8007adc:	0646      	lsls	r6, r0, #25
 8007ade:	d5fb      	bpl.n	8007ad8 <_printf_i+0xe8>
 8007ae0:	881e      	ldrh	r6, [r3, #0]
 8007ae2:	4854      	ldr	r0, [pc, #336]	; (8007c34 <_printf_i+0x244>)
 8007ae4:	2f6f      	cmp	r7, #111	; 0x6f
 8007ae6:	bf0c      	ite	eq
 8007ae8:	2308      	moveq	r3, #8
 8007aea:	230a      	movne	r3, #10
 8007aec:	2100      	movs	r1, #0
 8007aee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007af2:	6865      	ldr	r5, [r4, #4]
 8007af4:	60a5      	str	r5, [r4, #8]
 8007af6:	2d00      	cmp	r5, #0
 8007af8:	bfa2      	ittt	ge
 8007afa:	6821      	ldrge	r1, [r4, #0]
 8007afc:	f021 0104 	bicge.w	r1, r1, #4
 8007b00:	6021      	strge	r1, [r4, #0]
 8007b02:	b90e      	cbnz	r6, 8007b08 <_printf_i+0x118>
 8007b04:	2d00      	cmp	r5, #0
 8007b06:	d04d      	beq.n	8007ba4 <_printf_i+0x1b4>
 8007b08:	4615      	mov	r5, r2
 8007b0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b0e:	fb03 6711 	mls	r7, r3, r1, r6
 8007b12:	5dc7      	ldrb	r7, [r0, r7]
 8007b14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b18:	4637      	mov	r7, r6
 8007b1a:	42bb      	cmp	r3, r7
 8007b1c:	460e      	mov	r6, r1
 8007b1e:	d9f4      	bls.n	8007b0a <_printf_i+0x11a>
 8007b20:	2b08      	cmp	r3, #8
 8007b22:	d10b      	bne.n	8007b3c <_printf_i+0x14c>
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	07de      	lsls	r6, r3, #31
 8007b28:	d508      	bpl.n	8007b3c <_printf_i+0x14c>
 8007b2a:	6923      	ldr	r3, [r4, #16]
 8007b2c:	6861      	ldr	r1, [r4, #4]
 8007b2e:	4299      	cmp	r1, r3
 8007b30:	bfde      	ittt	le
 8007b32:	2330      	movle	r3, #48	; 0x30
 8007b34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b3c:	1b52      	subs	r2, r2, r5
 8007b3e:	6122      	str	r2, [r4, #16]
 8007b40:	f8cd a000 	str.w	sl, [sp]
 8007b44:	464b      	mov	r3, r9
 8007b46:	aa03      	add	r2, sp, #12
 8007b48:	4621      	mov	r1, r4
 8007b4a:	4640      	mov	r0, r8
 8007b4c:	f7ff fee2 	bl	8007914 <_printf_common>
 8007b50:	3001      	adds	r0, #1
 8007b52:	d14c      	bne.n	8007bee <_printf_i+0x1fe>
 8007b54:	f04f 30ff 	mov.w	r0, #4294967295
 8007b58:	b004      	add	sp, #16
 8007b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b5e:	4835      	ldr	r0, [pc, #212]	; (8007c34 <_printf_i+0x244>)
 8007b60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007b64:	6829      	ldr	r1, [r5, #0]
 8007b66:	6823      	ldr	r3, [r4, #0]
 8007b68:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b6c:	6029      	str	r1, [r5, #0]
 8007b6e:	061d      	lsls	r5, r3, #24
 8007b70:	d514      	bpl.n	8007b9c <_printf_i+0x1ac>
 8007b72:	07df      	lsls	r7, r3, #31
 8007b74:	bf44      	itt	mi
 8007b76:	f043 0320 	orrmi.w	r3, r3, #32
 8007b7a:	6023      	strmi	r3, [r4, #0]
 8007b7c:	b91e      	cbnz	r6, 8007b86 <_printf_i+0x196>
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	f023 0320 	bic.w	r3, r3, #32
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	2310      	movs	r3, #16
 8007b88:	e7b0      	b.n	8007aec <_printf_i+0xfc>
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	f043 0320 	orr.w	r3, r3, #32
 8007b90:	6023      	str	r3, [r4, #0]
 8007b92:	2378      	movs	r3, #120	; 0x78
 8007b94:	4828      	ldr	r0, [pc, #160]	; (8007c38 <_printf_i+0x248>)
 8007b96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007b9a:	e7e3      	b.n	8007b64 <_printf_i+0x174>
 8007b9c:	0659      	lsls	r1, r3, #25
 8007b9e:	bf48      	it	mi
 8007ba0:	b2b6      	uxthmi	r6, r6
 8007ba2:	e7e6      	b.n	8007b72 <_printf_i+0x182>
 8007ba4:	4615      	mov	r5, r2
 8007ba6:	e7bb      	b.n	8007b20 <_printf_i+0x130>
 8007ba8:	682b      	ldr	r3, [r5, #0]
 8007baa:	6826      	ldr	r6, [r4, #0]
 8007bac:	6961      	ldr	r1, [r4, #20]
 8007bae:	1d18      	adds	r0, r3, #4
 8007bb0:	6028      	str	r0, [r5, #0]
 8007bb2:	0635      	lsls	r5, r6, #24
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	d501      	bpl.n	8007bbc <_printf_i+0x1cc>
 8007bb8:	6019      	str	r1, [r3, #0]
 8007bba:	e002      	b.n	8007bc2 <_printf_i+0x1d2>
 8007bbc:	0670      	lsls	r0, r6, #25
 8007bbe:	d5fb      	bpl.n	8007bb8 <_printf_i+0x1c8>
 8007bc0:	8019      	strh	r1, [r3, #0]
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	6123      	str	r3, [r4, #16]
 8007bc6:	4615      	mov	r5, r2
 8007bc8:	e7ba      	b.n	8007b40 <_printf_i+0x150>
 8007bca:	682b      	ldr	r3, [r5, #0]
 8007bcc:	1d1a      	adds	r2, r3, #4
 8007bce:	602a      	str	r2, [r5, #0]
 8007bd0:	681d      	ldr	r5, [r3, #0]
 8007bd2:	6862      	ldr	r2, [r4, #4]
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	f7f8 fb0a 	bl	80001f0 <memchr>
 8007bdc:	b108      	cbz	r0, 8007be2 <_printf_i+0x1f2>
 8007bde:	1b40      	subs	r0, r0, r5
 8007be0:	6060      	str	r0, [r4, #4]
 8007be2:	6863      	ldr	r3, [r4, #4]
 8007be4:	6123      	str	r3, [r4, #16]
 8007be6:	2300      	movs	r3, #0
 8007be8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bec:	e7a8      	b.n	8007b40 <_printf_i+0x150>
 8007bee:	6923      	ldr	r3, [r4, #16]
 8007bf0:	462a      	mov	r2, r5
 8007bf2:	4649      	mov	r1, r9
 8007bf4:	4640      	mov	r0, r8
 8007bf6:	47d0      	blx	sl
 8007bf8:	3001      	adds	r0, #1
 8007bfa:	d0ab      	beq.n	8007b54 <_printf_i+0x164>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	079b      	lsls	r3, r3, #30
 8007c00:	d413      	bmi.n	8007c2a <_printf_i+0x23a>
 8007c02:	68e0      	ldr	r0, [r4, #12]
 8007c04:	9b03      	ldr	r3, [sp, #12]
 8007c06:	4298      	cmp	r0, r3
 8007c08:	bfb8      	it	lt
 8007c0a:	4618      	movlt	r0, r3
 8007c0c:	e7a4      	b.n	8007b58 <_printf_i+0x168>
 8007c0e:	2301      	movs	r3, #1
 8007c10:	4632      	mov	r2, r6
 8007c12:	4649      	mov	r1, r9
 8007c14:	4640      	mov	r0, r8
 8007c16:	47d0      	blx	sl
 8007c18:	3001      	adds	r0, #1
 8007c1a:	d09b      	beq.n	8007b54 <_printf_i+0x164>
 8007c1c:	3501      	adds	r5, #1
 8007c1e:	68e3      	ldr	r3, [r4, #12]
 8007c20:	9903      	ldr	r1, [sp, #12]
 8007c22:	1a5b      	subs	r3, r3, r1
 8007c24:	42ab      	cmp	r3, r5
 8007c26:	dcf2      	bgt.n	8007c0e <_printf_i+0x21e>
 8007c28:	e7eb      	b.n	8007c02 <_printf_i+0x212>
 8007c2a:	2500      	movs	r5, #0
 8007c2c:	f104 0619 	add.w	r6, r4, #25
 8007c30:	e7f5      	b.n	8007c1e <_printf_i+0x22e>
 8007c32:	bf00      	nop
 8007c34:	0800d411 	.word	0x0800d411
 8007c38:	0800d422 	.word	0x0800d422

08007c3c <_sbrk_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4d06      	ldr	r5, [pc, #24]	; (8007c58 <_sbrk_r+0x1c>)
 8007c40:	2300      	movs	r3, #0
 8007c42:	4604      	mov	r4, r0
 8007c44:	4608      	mov	r0, r1
 8007c46:	602b      	str	r3, [r5, #0]
 8007c48:	f7f9 fe12 	bl	8001870 <_sbrk>
 8007c4c:	1c43      	adds	r3, r0, #1
 8007c4e:	d102      	bne.n	8007c56 <_sbrk_r+0x1a>
 8007c50:	682b      	ldr	r3, [r5, #0]
 8007c52:	b103      	cbz	r3, 8007c56 <_sbrk_r+0x1a>
 8007c54:	6023      	str	r3, [r4, #0]
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
 8007c58:	20013b34 	.word	0x20013b34

08007c5c <__sread>:
 8007c5c:	b510      	push	{r4, lr}
 8007c5e:	460c      	mov	r4, r1
 8007c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c64:	f000 fab2 	bl	80081cc <_read_r>
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	bfab      	itete	ge
 8007c6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8007c70:	181b      	addge	r3, r3, r0
 8007c72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c76:	bfac      	ite	ge
 8007c78:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c7a:	81a3      	strhlt	r3, [r4, #12]
 8007c7c:	bd10      	pop	{r4, pc}

08007c7e <__swrite>:
 8007c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c82:	461f      	mov	r7, r3
 8007c84:	898b      	ldrh	r3, [r1, #12]
 8007c86:	05db      	lsls	r3, r3, #23
 8007c88:	4605      	mov	r5, r0
 8007c8a:	460c      	mov	r4, r1
 8007c8c:	4616      	mov	r6, r2
 8007c8e:	d505      	bpl.n	8007c9c <__swrite+0x1e>
 8007c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c94:	2302      	movs	r3, #2
 8007c96:	2200      	movs	r2, #0
 8007c98:	f000 f9c8 	bl	800802c <_lseek_r>
 8007c9c:	89a3      	ldrh	r3, [r4, #12]
 8007c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ca2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ca6:	81a3      	strh	r3, [r4, #12]
 8007ca8:	4632      	mov	r2, r6
 8007caa:	463b      	mov	r3, r7
 8007cac:	4628      	mov	r0, r5
 8007cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cb2:	f000 b869 	b.w	8007d88 <_write_r>

08007cb6 <__sseek>:
 8007cb6:	b510      	push	{r4, lr}
 8007cb8:	460c      	mov	r4, r1
 8007cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cbe:	f000 f9b5 	bl	800802c <_lseek_r>
 8007cc2:	1c43      	adds	r3, r0, #1
 8007cc4:	89a3      	ldrh	r3, [r4, #12]
 8007cc6:	bf15      	itete	ne
 8007cc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007cca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007cce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007cd2:	81a3      	strheq	r3, [r4, #12]
 8007cd4:	bf18      	it	ne
 8007cd6:	81a3      	strhne	r3, [r4, #12]
 8007cd8:	bd10      	pop	{r4, pc}

08007cda <__sclose>:
 8007cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cde:	f000 b8d3 	b.w	8007e88 <_close_r>
	...

08007ce4 <__swbuf_r>:
 8007ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce6:	460e      	mov	r6, r1
 8007ce8:	4614      	mov	r4, r2
 8007cea:	4605      	mov	r5, r0
 8007cec:	b118      	cbz	r0, 8007cf6 <__swbuf_r+0x12>
 8007cee:	6983      	ldr	r3, [r0, #24]
 8007cf0:	b90b      	cbnz	r3, 8007cf6 <__swbuf_r+0x12>
 8007cf2:	f7ff fb81 	bl	80073f8 <__sinit>
 8007cf6:	4b21      	ldr	r3, [pc, #132]	; (8007d7c <__swbuf_r+0x98>)
 8007cf8:	429c      	cmp	r4, r3
 8007cfa:	d12b      	bne.n	8007d54 <__swbuf_r+0x70>
 8007cfc:	686c      	ldr	r4, [r5, #4]
 8007cfe:	69a3      	ldr	r3, [r4, #24]
 8007d00:	60a3      	str	r3, [r4, #8]
 8007d02:	89a3      	ldrh	r3, [r4, #12]
 8007d04:	071a      	lsls	r2, r3, #28
 8007d06:	d52f      	bpl.n	8007d68 <__swbuf_r+0x84>
 8007d08:	6923      	ldr	r3, [r4, #16]
 8007d0a:	b36b      	cbz	r3, 8007d68 <__swbuf_r+0x84>
 8007d0c:	6923      	ldr	r3, [r4, #16]
 8007d0e:	6820      	ldr	r0, [r4, #0]
 8007d10:	1ac0      	subs	r0, r0, r3
 8007d12:	6963      	ldr	r3, [r4, #20]
 8007d14:	b2f6      	uxtb	r6, r6
 8007d16:	4283      	cmp	r3, r0
 8007d18:	4637      	mov	r7, r6
 8007d1a:	dc04      	bgt.n	8007d26 <__swbuf_r+0x42>
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	4628      	mov	r0, r5
 8007d20:	f000 f948 	bl	8007fb4 <_fflush_r>
 8007d24:	bb30      	cbnz	r0, 8007d74 <__swbuf_r+0x90>
 8007d26:	68a3      	ldr	r3, [r4, #8]
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	60a3      	str	r3, [r4, #8]
 8007d2c:	6823      	ldr	r3, [r4, #0]
 8007d2e:	1c5a      	adds	r2, r3, #1
 8007d30:	6022      	str	r2, [r4, #0]
 8007d32:	701e      	strb	r6, [r3, #0]
 8007d34:	6963      	ldr	r3, [r4, #20]
 8007d36:	3001      	adds	r0, #1
 8007d38:	4283      	cmp	r3, r0
 8007d3a:	d004      	beq.n	8007d46 <__swbuf_r+0x62>
 8007d3c:	89a3      	ldrh	r3, [r4, #12]
 8007d3e:	07db      	lsls	r3, r3, #31
 8007d40:	d506      	bpl.n	8007d50 <__swbuf_r+0x6c>
 8007d42:	2e0a      	cmp	r6, #10
 8007d44:	d104      	bne.n	8007d50 <__swbuf_r+0x6c>
 8007d46:	4621      	mov	r1, r4
 8007d48:	4628      	mov	r0, r5
 8007d4a:	f000 f933 	bl	8007fb4 <_fflush_r>
 8007d4e:	b988      	cbnz	r0, 8007d74 <__swbuf_r+0x90>
 8007d50:	4638      	mov	r0, r7
 8007d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d54:	4b0a      	ldr	r3, [pc, #40]	; (8007d80 <__swbuf_r+0x9c>)
 8007d56:	429c      	cmp	r4, r3
 8007d58:	d101      	bne.n	8007d5e <__swbuf_r+0x7a>
 8007d5a:	68ac      	ldr	r4, [r5, #8]
 8007d5c:	e7cf      	b.n	8007cfe <__swbuf_r+0x1a>
 8007d5e:	4b09      	ldr	r3, [pc, #36]	; (8007d84 <__swbuf_r+0xa0>)
 8007d60:	429c      	cmp	r4, r3
 8007d62:	bf08      	it	eq
 8007d64:	68ec      	ldreq	r4, [r5, #12]
 8007d66:	e7ca      	b.n	8007cfe <__swbuf_r+0x1a>
 8007d68:	4621      	mov	r1, r4
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	f000 f81e 	bl	8007dac <__swsetup_r>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d0cb      	beq.n	8007d0c <__swbuf_r+0x28>
 8007d74:	f04f 37ff 	mov.w	r7, #4294967295
 8007d78:	e7ea      	b.n	8007d50 <__swbuf_r+0x6c>
 8007d7a:	bf00      	nop
 8007d7c:	0800d3c0 	.word	0x0800d3c0
 8007d80:	0800d3e0 	.word	0x0800d3e0
 8007d84:	0800d3a0 	.word	0x0800d3a0

08007d88 <_write_r>:
 8007d88:	b538      	push	{r3, r4, r5, lr}
 8007d8a:	4d07      	ldr	r5, [pc, #28]	; (8007da8 <_write_r+0x20>)
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	4608      	mov	r0, r1
 8007d90:	4611      	mov	r1, r2
 8007d92:	2200      	movs	r2, #0
 8007d94:	602a      	str	r2, [r5, #0]
 8007d96:	461a      	mov	r2, r3
 8007d98:	f7f9 fd19 	bl	80017ce <_write>
 8007d9c:	1c43      	adds	r3, r0, #1
 8007d9e:	d102      	bne.n	8007da6 <_write_r+0x1e>
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	b103      	cbz	r3, 8007da6 <_write_r+0x1e>
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	bd38      	pop	{r3, r4, r5, pc}
 8007da8:	20013b34 	.word	0x20013b34

08007dac <__swsetup_r>:
 8007dac:	4b32      	ldr	r3, [pc, #200]	; (8007e78 <__swsetup_r+0xcc>)
 8007dae:	b570      	push	{r4, r5, r6, lr}
 8007db0:	681d      	ldr	r5, [r3, #0]
 8007db2:	4606      	mov	r6, r0
 8007db4:	460c      	mov	r4, r1
 8007db6:	b125      	cbz	r5, 8007dc2 <__swsetup_r+0x16>
 8007db8:	69ab      	ldr	r3, [r5, #24]
 8007dba:	b913      	cbnz	r3, 8007dc2 <__swsetup_r+0x16>
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	f7ff fb1b 	bl	80073f8 <__sinit>
 8007dc2:	4b2e      	ldr	r3, [pc, #184]	; (8007e7c <__swsetup_r+0xd0>)
 8007dc4:	429c      	cmp	r4, r3
 8007dc6:	d10f      	bne.n	8007de8 <__swsetup_r+0x3c>
 8007dc8:	686c      	ldr	r4, [r5, #4]
 8007dca:	89a3      	ldrh	r3, [r4, #12]
 8007dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dd0:	0719      	lsls	r1, r3, #28
 8007dd2:	d42c      	bmi.n	8007e2e <__swsetup_r+0x82>
 8007dd4:	06dd      	lsls	r5, r3, #27
 8007dd6:	d411      	bmi.n	8007dfc <__swsetup_r+0x50>
 8007dd8:	2309      	movs	r3, #9
 8007dda:	6033      	str	r3, [r6, #0]
 8007ddc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007de0:	81a3      	strh	r3, [r4, #12]
 8007de2:	f04f 30ff 	mov.w	r0, #4294967295
 8007de6:	e03e      	b.n	8007e66 <__swsetup_r+0xba>
 8007de8:	4b25      	ldr	r3, [pc, #148]	; (8007e80 <__swsetup_r+0xd4>)
 8007dea:	429c      	cmp	r4, r3
 8007dec:	d101      	bne.n	8007df2 <__swsetup_r+0x46>
 8007dee:	68ac      	ldr	r4, [r5, #8]
 8007df0:	e7eb      	b.n	8007dca <__swsetup_r+0x1e>
 8007df2:	4b24      	ldr	r3, [pc, #144]	; (8007e84 <__swsetup_r+0xd8>)
 8007df4:	429c      	cmp	r4, r3
 8007df6:	bf08      	it	eq
 8007df8:	68ec      	ldreq	r4, [r5, #12]
 8007dfa:	e7e6      	b.n	8007dca <__swsetup_r+0x1e>
 8007dfc:	0758      	lsls	r0, r3, #29
 8007dfe:	d512      	bpl.n	8007e26 <__swsetup_r+0x7a>
 8007e00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e02:	b141      	cbz	r1, 8007e16 <__swsetup_r+0x6a>
 8007e04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e08:	4299      	cmp	r1, r3
 8007e0a:	d002      	beq.n	8007e12 <__swsetup_r+0x66>
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f000 f991 	bl	8008134 <_free_r>
 8007e12:	2300      	movs	r3, #0
 8007e14:	6363      	str	r3, [r4, #52]	; 0x34
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e1c:	81a3      	strh	r3, [r4, #12]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	6063      	str	r3, [r4, #4]
 8007e22:	6923      	ldr	r3, [r4, #16]
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	89a3      	ldrh	r3, [r4, #12]
 8007e28:	f043 0308 	orr.w	r3, r3, #8
 8007e2c:	81a3      	strh	r3, [r4, #12]
 8007e2e:	6923      	ldr	r3, [r4, #16]
 8007e30:	b94b      	cbnz	r3, 8007e46 <__swsetup_r+0x9a>
 8007e32:	89a3      	ldrh	r3, [r4, #12]
 8007e34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e3c:	d003      	beq.n	8007e46 <__swsetup_r+0x9a>
 8007e3e:	4621      	mov	r1, r4
 8007e40:	4630      	mov	r0, r6
 8007e42:	f000 f92b 	bl	800809c <__smakebuf_r>
 8007e46:	89a0      	ldrh	r0, [r4, #12]
 8007e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e4c:	f010 0301 	ands.w	r3, r0, #1
 8007e50:	d00a      	beq.n	8007e68 <__swsetup_r+0xbc>
 8007e52:	2300      	movs	r3, #0
 8007e54:	60a3      	str	r3, [r4, #8]
 8007e56:	6963      	ldr	r3, [r4, #20]
 8007e58:	425b      	negs	r3, r3
 8007e5a:	61a3      	str	r3, [r4, #24]
 8007e5c:	6923      	ldr	r3, [r4, #16]
 8007e5e:	b943      	cbnz	r3, 8007e72 <__swsetup_r+0xc6>
 8007e60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e64:	d1ba      	bne.n	8007ddc <__swsetup_r+0x30>
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	0781      	lsls	r1, r0, #30
 8007e6a:	bf58      	it	pl
 8007e6c:	6963      	ldrpl	r3, [r4, #20]
 8007e6e:	60a3      	str	r3, [r4, #8]
 8007e70:	e7f4      	b.n	8007e5c <__swsetup_r+0xb0>
 8007e72:	2000      	movs	r0, #0
 8007e74:	e7f7      	b.n	8007e66 <__swsetup_r+0xba>
 8007e76:	bf00      	nop
 8007e78:	200000ac 	.word	0x200000ac
 8007e7c:	0800d3c0 	.word	0x0800d3c0
 8007e80:	0800d3e0 	.word	0x0800d3e0
 8007e84:	0800d3a0 	.word	0x0800d3a0

08007e88 <_close_r>:
 8007e88:	b538      	push	{r3, r4, r5, lr}
 8007e8a:	4d06      	ldr	r5, [pc, #24]	; (8007ea4 <_close_r+0x1c>)
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4604      	mov	r4, r0
 8007e90:	4608      	mov	r0, r1
 8007e92:	602b      	str	r3, [r5, #0]
 8007e94:	f7f9 fcb7 	bl	8001806 <_close>
 8007e98:	1c43      	adds	r3, r0, #1
 8007e9a:	d102      	bne.n	8007ea2 <_close_r+0x1a>
 8007e9c:	682b      	ldr	r3, [r5, #0]
 8007e9e:	b103      	cbz	r3, 8007ea2 <_close_r+0x1a>
 8007ea0:	6023      	str	r3, [r4, #0]
 8007ea2:	bd38      	pop	{r3, r4, r5, pc}
 8007ea4:	20013b34 	.word	0x20013b34

08007ea8 <__sflush_r>:
 8007ea8:	898a      	ldrh	r2, [r1, #12]
 8007eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eae:	4605      	mov	r5, r0
 8007eb0:	0710      	lsls	r0, r2, #28
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	d458      	bmi.n	8007f68 <__sflush_r+0xc0>
 8007eb6:	684b      	ldr	r3, [r1, #4]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	dc05      	bgt.n	8007ec8 <__sflush_r+0x20>
 8007ebc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	dc02      	bgt.n	8007ec8 <__sflush_r+0x20>
 8007ec2:	2000      	movs	r0, #0
 8007ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ec8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007eca:	2e00      	cmp	r6, #0
 8007ecc:	d0f9      	beq.n	8007ec2 <__sflush_r+0x1a>
 8007ece:	2300      	movs	r3, #0
 8007ed0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ed4:	682f      	ldr	r7, [r5, #0]
 8007ed6:	602b      	str	r3, [r5, #0]
 8007ed8:	d032      	beq.n	8007f40 <__sflush_r+0x98>
 8007eda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007edc:	89a3      	ldrh	r3, [r4, #12]
 8007ede:	075a      	lsls	r2, r3, #29
 8007ee0:	d505      	bpl.n	8007eee <__sflush_r+0x46>
 8007ee2:	6863      	ldr	r3, [r4, #4]
 8007ee4:	1ac0      	subs	r0, r0, r3
 8007ee6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ee8:	b10b      	cbz	r3, 8007eee <__sflush_r+0x46>
 8007eea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007eec:	1ac0      	subs	r0, r0, r3
 8007eee:	2300      	movs	r3, #0
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ef4:	6a21      	ldr	r1, [r4, #32]
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	47b0      	blx	r6
 8007efa:	1c43      	adds	r3, r0, #1
 8007efc:	89a3      	ldrh	r3, [r4, #12]
 8007efe:	d106      	bne.n	8007f0e <__sflush_r+0x66>
 8007f00:	6829      	ldr	r1, [r5, #0]
 8007f02:	291d      	cmp	r1, #29
 8007f04:	d82c      	bhi.n	8007f60 <__sflush_r+0xb8>
 8007f06:	4a2a      	ldr	r2, [pc, #168]	; (8007fb0 <__sflush_r+0x108>)
 8007f08:	40ca      	lsrs	r2, r1
 8007f0a:	07d6      	lsls	r6, r2, #31
 8007f0c:	d528      	bpl.n	8007f60 <__sflush_r+0xb8>
 8007f0e:	2200      	movs	r2, #0
 8007f10:	6062      	str	r2, [r4, #4]
 8007f12:	04d9      	lsls	r1, r3, #19
 8007f14:	6922      	ldr	r2, [r4, #16]
 8007f16:	6022      	str	r2, [r4, #0]
 8007f18:	d504      	bpl.n	8007f24 <__sflush_r+0x7c>
 8007f1a:	1c42      	adds	r2, r0, #1
 8007f1c:	d101      	bne.n	8007f22 <__sflush_r+0x7a>
 8007f1e:	682b      	ldr	r3, [r5, #0]
 8007f20:	b903      	cbnz	r3, 8007f24 <__sflush_r+0x7c>
 8007f22:	6560      	str	r0, [r4, #84]	; 0x54
 8007f24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f26:	602f      	str	r7, [r5, #0]
 8007f28:	2900      	cmp	r1, #0
 8007f2a:	d0ca      	beq.n	8007ec2 <__sflush_r+0x1a>
 8007f2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f30:	4299      	cmp	r1, r3
 8007f32:	d002      	beq.n	8007f3a <__sflush_r+0x92>
 8007f34:	4628      	mov	r0, r5
 8007f36:	f000 f8fd 	bl	8008134 <_free_r>
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	6360      	str	r0, [r4, #52]	; 0x34
 8007f3e:	e7c1      	b.n	8007ec4 <__sflush_r+0x1c>
 8007f40:	6a21      	ldr	r1, [r4, #32]
 8007f42:	2301      	movs	r3, #1
 8007f44:	4628      	mov	r0, r5
 8007f46:	47b0      	blx	r6
 8007f48:	1c41      	adds	r1, r0, #1
 8007f4a:	d1c7      	bne.n	8007edc <__sflush_r+0x34>
 8007f4c:	682b      	ldr	r3, [r5, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d0c4      	beq.n	8007edc <__sflush_r+0x34>
 8007f52:	2b1d      	cmp	r3, #29
 8007f54:	d001      	beq.n	8007f5a <__sflush_r+0xb2>
 8007f56:	2b16      	cmp	r3, #22
 8007f58:	d101      	bne.n	8007f5e <__sflush_r+0xb6>
 8007f5a:	602f      	str	r7, [r5, #0]
 8007f5c:	e7b1      	b.n	8007ec2 <__sflush_r+0x1a>
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	e7ad      	b.n	8007ec4 <__sflush_r+0x1c>
 8007f68:	690f      	ldr	r7, [r1, #16]
 8007f6a:	2f00      	cmp	r7, #0
 8007f6c:	d0a9      	beq.n	8007ec2 <__sflush_r+0x1a>
 8007f6e:	0793      	lsls	r3, r2, #30
 8007f70:	680e      	ldr	r6, [r1, #0]
 8007f72:	bf08      	it	eq
 8007f74:	694b      	ldreq	r3, [r1, #20]
 8007f76:	600f      	str	r7, [r1, #0]
 8007f78:	bf18      	it	ne
 8007f7a:	2300      	movne	r3, #0
 8007f7c:	eba6 0807 	sub.w	r8, r6, r7
 8007f80:	608b      	str	r3, [r1, #8]
 8007f82:	f1b8 0f00 	cmp.w	r8, #0
 8007f86:	dd9c      	ble.n	8007ec2 <__sflush_r+0x1a>
 8007f88:	6a21      	ldr	r1, [r4, #32]
 8007f8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f8c:	4643      	mov	r3, r8
 8007f8e:	463a      	mov	r2, r7
 8007f90:	4628      	mov	r0, r5
 8007f92:	47b0      	blx	r6
 8007f94:	2800      	cmp	r0, #0
 8007f96:	dc06      	bgt.n	8007fa6 <__sflush_r+0xfe>
 8007f98:	89a3      	ldrh	r3, [r4, #12]
 8007f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f9e:	81a3      	strh	r3, [r4, #12]
 8007fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa4:	e78e      	b.n	8007ec4 <__sflush_r+0x1c>
 8007fa6:	4407      	add	r7, r0
 8007fa8:	eba8 0800 	sub.w	r8, r8, r0
 8007fac:	e7e9      	b.n	8007f82 <__sflush_r+0xda>
 8007fae:	bf00      	nop
 8007fb0:	20400001 	.word	0x20400001

08007fb4 <_fflush_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	690b      	ldr	r3, [r1, #16]
 8007fb8:	4605      	mov	r5, r0
 8007fba:	460c      	mov	r4, r1
 8007fbc:	b913      	cbnz	r3, 8007fc4 <_fflush_r+0x10>
 8007fbe:	2500      	movs	r5, #0
 8007fc0:	4628      	mov	r0, r5
 8007fc2:	bd38      	pop	{r3, r4, r5, pc}
 8007fc4:	b118      	cbz	r0, 8007fce <_fflush_r+0x1a>
 8007fc6:	6983      	ldr	r3, [r0, #24]
 8007fc8:	b90b      	cbnz	r3, 8007fce <_fflush_r+0x1a>
 8007fca:	f7ff fa15 	bl	80073f8 <__sinit>
 8007fce:	4b14      	ldr	r3, [pc, #80]	; (8008020 <_fflush_r+0x6c>)
 8007fd0:	429c      	cmp	r4, r3
 8007fd2:	d11b      	bne.n	800800c <_fflush_r+0x58>
 8007fd4:	686c      	ldr	r4, [r5, #4]
 8007fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d0ef      	beq.n	8007fbe <_fflush_r+0xa>
 8007fde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007fe0:	07d0      	lsls	r0, r2, #31
 8007fe2:	d404      	bmi.n	8007fee <_fflush_r+0x3a>
 8007fe4:	0599      	lsls	r1, r3, #22
 8007fe6:	d402      	bmi.n	8007fee <_fflush_r+0x3a>
 8007fe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fea:	f7ff faa3 	bl	8007534 <__retarget_lock_acquire_recursive>
 8007fee:	4628      	mov	r0, r5
 8007ff0:	4621      	mov	r1, r4
 8007ff2:	f7ff ff59 	bl	8007ea8 <__sflush_r>
 8007ff6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ff8:	07da      	lsls	r2, r3, #31
 8007ffa:	4605      	mov	r5, r0
 8007ffc:	d4e0      	bmi.n	8007fc0 <_fflush_r+0xc>
 8007ffe:	89a3      	ldrh	r3, [r4, #12]
 8008000:	059b      	lsls	r3, r3, #22
 8008002:	d4dd      	bmi.n	8007fc0 <_fflush_r+0xc>
 8008004:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008006:	f7ff fa96 	bl	8007536 <__retarget_lock_release_recursive>
 800800a:	e7d9      	b.n	8007fc0 <_fflush_r+0xc>
 800800c:	4b05      	ldr	r3, [pc, #20]	; (8008024 <_fflush_r+0x70>)
 800800e:	429c      	cmp	r4, r3
 8008010:	d101      	bne.n	8008016 <_fflush_r+0x62>
 8008012:	68ac      	ldr	r4, [r5, #8]
 8008014:	e7df      	b.n	8007fd6 <_fflush_r+0x22>
 8008016:	4b04      	ldr	r3, [pc, #16]	; (8008028 <_fflush_r+0x74>)
 8008018:	429c      	cmp	r4, r3
 800801a:	bf08      	it	eq
 800801c:	68ec      	ldreq	r4, [r5, #12]
 800801e:	e7da      	b.n	8007fd6 <_fflush_r+0x22>
 8008020:	0800d3c0 	.word	0x0800d3c0
 8008024:	0800d3e0 	.word	0x0800d3e0
 8008028:	0800d3a0 	.word	0x0800d3a0

0800802c <_lseek_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	4d07      	ldr	r5, [pc, #28]	; (800804c <_lseek_r+0x20>)
 8008030:	4604      	mov	r4, r0
 8008032:	4608      	mov	r0, r1
 8008034:	4611      	mov	r1, r2
 8008036:	2200      	movs	r2, #0
 8008038:	602a      	str	r2, [r5, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	f7f9 fc0a 	bl	8001854 <_lseek>
 8008040:	1c43      	adds	r3, r0, #1
 8008042:	d102      	bne.n	800804a <_lseek_r+0x1e>
 8008044:	682b      	ldr	r3, [r5, #0]
 8008046:	b103      	cbz	r3, 800804a <_lseek_r+0x1e>
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	bd38      	pop	{r3, r4, r5, pc}
 800804c:	20013b34 	.word	0x20013b34

08008050 <__swhatbuf_r>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	460e      	mov	r6, r1
 8008054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008058:	2900      	cmp	r1, #0
 800805a:	b096      	sub	sp, #88	; 0x58
 800805c:	4614      	mov	r4, r2
 800805e:	461d      	mov	r5, r3
 8008060:	da08      	bge.n	8008074 <__swhatbuf_r+0x24>
 8008062:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	602a      	str	r2, [r5, #0]
 800806a:	061a      	lsls	r2, r3, #24
 800806c:	d410      	bmi.n	8008090 <__swhatbuf_r+0x40>
 800806e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008072:	e00e      	b.n	8008092 <__swhatbuf_r+0x42>
 8008074:	466a      	mov	r2, sp
 8008076:	f000 f8bb 	bl	80081f0 <_fstat_r>
 800807a:	2800      	cmp	r0, #0
 800807c:	dbf1      	blt.n	8008062 <__swhatbuf_r+0x12>
 800807e:	9a01      	ldr	r2, [sp, #4]
 8008080:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008084:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008088:	425a      	negs	r2, r3
 800808a:	415a      	adcs	r2, r3
 800808c:	602a      	str	r2, [r5, #0]
 800808e:	e7ee      	b.n	800806e <__swhatbuf_r+0x1e>
 8008090:	2340      	movs	r3, #64	; 0x40
 8008092:	2000      	movs	r0, #0
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	b016      	add	sp, #88	; 0x58
 8008098:	bd70      	pop	{r4, r5, r6, pc}
	...

0800809c <__smakebuf_r>:
 800809c:	898b      	ldrh	r3, [r1, #12]
 800809e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80080a0:	079d      	lsls	r5, r3, #30
 80080a2:	4606      	mov	r6, r0
 80080a4:	460c      	mov	r4, r1
 80080a6:	d507      	bpl.n	80080b8 <__smakebuf_r+0x1c>
 80080a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	6123      	str	r3, [r4, #16]
 80080b0:	2301      	movs	r3, #1
 80080b2:	6163      	str	r3, [r4, #20]
 80080b4:	b002      	add	sp, #8
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	ab01      	add	r3, sp, #4
 80080ba:	466a      	mov	r2, sp
 80080bc:	f7ff ffc8 	bl	8008050 <__swhatbuf_r>
 80080c0:	9900      	ldr	r1, [sp, #0]
 80080c2:	4605      	mov	r5, r0
 80080c4:	4630      	mov	r0, r6
 80080c6:	f7ff fa57 	bl	8007578 <_malloc_r>
 80080ca:	b948      	cbnz	r0, 80080e0 <__smakebuf_r+0x44>
 80080cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080d0:	059a      	lsls	r2, r3, #22
 80080d2:	d4ef      	bmi.n	80080b4 <__smakebuf_r+0x18>
 80080d4:	f023 0303 	bic.w	r3, r3, #3
 80080d8:	f043 0302 	orr.w	r3, r3, #2
 80080dc:	81a3      	strh	r3, [r4, #12]
 80080de:	e7e3      	b.n	80080a8 <__smakebuf_r+0xc>
 80080e0:	4b0d      	ldr	r3, [pc, #52]	; (8008118 <__smakebuf_r+0x7c>)
 80080e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	6020      	str	r0, [r4, #0]
 80080e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ec:	81a3      	strh	r3, [r4, #12]
 80080ee:	9b00      	ldr	r3, [sp, #0]
 80080f0:	6163      	str	r3, [r4, #20]
 80080f2:	9b01      	ldr	r3, [sp, #4]
 80080f4:	6120      	str	r0, [r4, #16]
 80080f6:	b15b      	cbz	r3, 8008110 <__smakebuf_r+0x74>
 80080f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080fc:	4630      	mov	r0, r6
 80080fe:	f000 f889 	bl	8008214 <_isatty_r>
 8008102:	b128      	cbz	r0, 8008110 <__smakebuf_r+0x74>
 8008104:	89a3      	ldrh	r3, [r4, #12]
 8008106:	f023 0303 	bic.w	r3, r3, #3
 800810a:	f043 0301 	orr.w	r3, r3, #1
 800810e:	81a3      	strh	r3, [r4, #12]
 8008110:	89a0      	ldrh	r0, [r4, #12]
 8008112:	4305      	orrs	r5, r0
 8008114:	81a5      	strh	r5, [r4, #12]
 8008116:	e7cd      	b.n	80080b4 <__smakebuf_r+0x18>
 8008118:	08007391 	.word	0x08007391

0800811c <__malloc_lock>:
 800811c:	4801      	ldr	r0, [pc, #4]	; (8008124 <__malloc_lock+0x8>)
 800811e:	f7ff ba09 	b.w	8007534 <__retarget_lock_acquire_recursive>
 8008122:	bf00      	nop
 8008124:	20013b28 	.word	0x20013b28

08008128 <__malloc_unlock>:
 8008128:	4801      	ldr	r0, [pc, #4]	; (8008130 <__malloc_unlock+0x8>)
 800812a:	f7ff ba04 	b.w	8007536 <__retarget_lock_release_recursive>
 800812e:	bf00      	nop
 8008130:	20013b28 	.word	0x20013b28

08008134 <_free_r>:
 8008134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008136:	2900      	cmp	r1, #0
 8008138:	d044      	beq.n	80081c4 <_free_r+0x90>
 800813a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800813e:	9001      	str	r0, [sp, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	f1a1 0404 	sub.w	r4, r1, #4
 8008146:	bfb8      	it	lt
 8008148:	18e4      	addlt	r4, r4, r3
 800814a:	f7ff ffe7 	bl	800811c <__malloc_lock>
 800814e:	4a1e      	ldr	r2, [pc, #120]	; (80081c8 <_free_r+0x94>)
 8008150:	9801      	ldr	r0, [sp, #4]
 8008152:	6813      	ldr	r3, [r2, #0]
 8008154:	b933      	cbnz	r3, 8008164 <_free_r+0x30>
 8008156:	6063      	str	r3, [r4, #4]
 8008158:	6014      	str	r4, [r2, #0]
 800815a:	b003      	add	sp, #12
 800815c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008160:	f7ff bfe2 	b.w	8008128 <__malloc_unlock>
 8008164:	42a3      	cmp	r3, r4
 8008166:	d908      	bls.n	800817a <_free_r+0x46>
 8008168:	6825      	ldr	r5, [r4, #0]
 800816a:	1961      	adds	r1, r4, r5
 800816c:	428b      	cmp	r3, r1
 800816e:	bf01      	itttt	eq
 8008170:	6819      	ldreq	r1, [r3, #0]
 8008172:	685b      	ldreq	r3, [r3, #4]
 8008174:	1949      	addeq	r1, r1, r5
 8008176:	6021      	streq	r1, [r4, #0]
 8008178:	e7ed      	b.n	8008156 <_free_r+0x22>
 800817a:	461a      	mov	r2, r3
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	b10b      	cbz	r3, 8008184 <_free_r+0x50>
 8008180:	42a3      	cmp	r3, r4
 8008182:	d9fa      	bls.n	800817a <_free_r+0x46>
 8008184:	6811      	ldr	r1, [r2, #0]
 8008186:	1855      	adds	r5, r2, r1
 8008188:	42a5      	cmp	r5, r4
 800818a:	d10b      	bne.n	80081a4 <_free_r+0x70>
 800818c:	6824      	ldr	r4, [r4, #0]
 800818e:	4421      	add	r1, r4
 8008190:	1854      	adds	r4, r2, r1
 8008192:	42a3      	cmp	r3, r4
 8008194:	6011      	str	r1, [r2, #0]
 8008196:	d1e0      	bne.n	800815a <_free_r+0x26>
 8008198:	681c      	ldr	r4, [r3, #0]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	6053      	str	r3, [r2, #4]
 800819e:	4421      	add	r1, r4
 80081a0:	6011      	str	r1, [r2, #0]
 80081a2:	e7da      	b.n	800815a <_free_r+0x26>
 80081a4:	d902      	bls.n	80081ac <_free_r+0x78>
 80081a6:	230c      	movs	r3, #12
 80081a8:	6003      	str	r3, [r0, #0]
 80081aa:	e7d6      	b.n	800815a <_free_r+0x26>
 80081ac:	6825      	ldr	r5, [r4, #0]
 80081ae:	1961      	adds	r1, r4, r5
 80081b0:	428b      	cmp	r3, r1
 80081b2:	bf04      	itt	eq
 80081b4:	6819      	ldreq	r1, [r3, #0]
 80081b6:	685b      	ldreq	r3, [r3, #4]
 80081b8:	6063      	str	r3, [r4, #4]
 80081ba:	bf04      	itt	eq
 80081bc:	1949      	addeq	r1, r1, r5
 80081be:	6021      	streq	r1, [r4, #0]
 80081c0:	6054      	str	r4, [r2, #4]
 80081c2:	e7ca      	b.n	800815a <_free_r+0x26>
 80081c4:	b003      	add	sp, #12
 80081c6:	bd30      	pop	{r4, r5, pc}
 80081c8:	20013b2c 	.word	0x20013b2c

080081cc <_read_r>:
 80081cc:	b538      	push	{r3, r4, r5, lr}
 80081ce:	4d07      	ldr	r5, [pc, #28]	; (80081ec <_read_r+0x20>)
 80081d0:	4604      	mov	r4, r0
 80081d2:	4608      	mov	r0, r1
 80081d4:	4611      	mov	r1, r2
 80081d6:	2200      	movs	r2, #0
 80081d8:	602a      	str	r2, [r5, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	f7f9 fada 	bl	8001794 <_read>
 80081e0:	1c43      	adds	r3, r0, #1
 80081e2:	d102      	bne.n	80081ea <_read_r+0x1e>
 80081e4:	682b      	ldr	r3, [r5, #0]
 80081e6:	b103      	cbz	r3, 80081ea <_read_r+0x1e>
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	bd38      	pop	{r3, r4, r5, pc}
 80081ec:	20013b34 	.word	0x20013b34

080081f0 <_fstat_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	4d07      	ldr	r5, [pc, #28]	; (8008210 <_fstat_r+0x20>)
 80081f4:	2300      	movs	r3, #0
 80081f6:	4604      	mov	r4, r0
 80081f8:	4608      	mov	r0, r1
 80081fa:	4611      	mov	r1, r2
 80081fc:	602b      	str	r3, [r5, #0]
 80081fe:	f7f9 fb0e 	bl	800181e <_fstat>
 8008202:	1c43      	adds	r3, r0, #1
 8008204:	d102      	bne.n	800820c <_fstat_r+0x1c>
 8008206:	682b      	ldr	r3, [r5, #0]
 8008208:	b103      	cbz	r3, 800820c <_fstat_r+0x1c>
 800820a:	6023      	str	r3, [r4, #0]
 800820c:	bd38      	pop	{r3, r4, r5, pc}
 800820e:	bf00      	nop
 8008210:	20013b34 	.word	0x20013b34

08008214 <_isatty_r>:
 8008214:	b538      	push	{r3, r4, r5, lr}
 8008216:	4d06      	ldr	r5, [pc, #24]	; (8008230 <_isatty_r+0x1c>)
 8008218:	2300      	movs	r3, #0
 800821a:	4604      	mov	r4, r0
 800821c:	4608      	mov	r0, r1
 800821e:	602b      	str	r3, [r5, #0]
 8008220:	f7f9 fb0d 	bl	800183e <_isatty>
 8008224:	1c43      	adds	r3, r0, #1
 8008226:	d102      	bne.n	800822e <_isatty_r+0x1a>
 8008228:	682b      	ldr	r3, [r5, #0]
 800822a:	b103      	cbz	r3, 800822e <_isatty_r+0x1a>
 800822c:	6023      	str	r3, [r4, #0]
 800822e:	bd38      	pop	{r3, r4, r5, pc}
 8008230:	20013b34 	.word	0x20013b34

08008234 <_init>:
 8008234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008236:	bf00      	nop
 8008238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823a:	bc08      	pop	{r3}
 800823c:	469e      	mov	lr, r3
 800823e:	4770      	bx	lr

08008240 <_fini>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	bf00      	nop
 8008244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008246:	bc08      	pop	{r3}
 8008248:	469e      	mov	lr, r3
 800824a:	4770      	bx	lr
