

================================================================
== Vitis HLS Report for 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'
================================================================
* Date:           Fri Mar 21 12:05:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_284_3  |       69|       69|         7|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      90|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      90|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln284_fu_85_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln284_fu_79_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  31|          15|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_3    |   9|          2|    7|         14|
    |ii_fu_30                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |agg_result_0_addr_reg_118         |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ii_fu_30                          |   7|   0|    7|          0|
    |agg_result_0_addr_reg_118         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  90|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_din0      |  out|   64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_din1      |  out|   64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_dout0     |   in|   64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_ce        |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|d_activation_0_address0  |  out|    6|   ap_memory|                                 d_activation_0|         array|
|d_activation_0_ce0       |  out|    1|   ap_memory|                                 d_activation_0|         array|
|d_activation_0_q0        |   in|   64|   ap_memory|                                 d_activation_0|         array|
|agg_result_0_address0    |  out|    6|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_ce0         |  out|    1|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_we0         |  out|    1|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_d0          |  out|   64|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_address1    |  out|    6|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_ce1         |  out|    1|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_q1          |   in|   64|   ap_memory|                                   agg_result_0|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:284]   --->   Operation 10 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln284 = store i7 0, i7 %ii" [../layer.h:284]   --->   Operation 11 'store' 'store_ln284' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_285_4"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii_3 = load i7 %ii" [../layer.h:284]   --->   Operation 13 'load' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%icmp_ln284 = icmp_eq  i7 %ii_3, i7 64" [../layer.h:284]   --->   Operation 14 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.89ns)   --->   "%add_ln284 = add i7 %ii_3, i7 1" [../layer.h:284]   --->   Operation 15 'add' 'add_ln284' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %VITIS_LOOP_285_4.split, void %for.end37.exitStub" [../layer.h:284]   --->   Operation 16 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i7 %ii_3" [../layer.h:284]   --->   Operation 17 'zext' 'zext_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i64 %d_activation_0, i64 0, i64 %zext_ln284" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:286]   --->   Operation 18 'getelementptr' 'd_activation_0_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln284" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:286]   --->   Operation 19 'getelementptr' 'agg_result_0_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%d_activation_0_load = load i6 %d_activation_0_addr" [../layer.h:286]   --->   Operation 20 'load' 'd_activation_0_load' <Predicate = (!icmp_ln284)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%agg_result_0_load = load i6 %agg_result_0_addr" [../layer.h:286]   --->   Operation 21 'load' 'agg_result_0_load' <Predicate = (!icmp_ln284)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln284 = store i7 %add_ln284, i7 %ii" [../layer.h:284]   --->   Operation 22 'store' 'store_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 23 [1/2] (1.35ns)   --->   "%d_activation_0_load = load i6 %d_activation_0_addr" [../layer.h:286]   --->   Operation 23 'load' 'd_activation_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%agg_result_0_load = load i6 %agg_result_0_addr" [../layer.h:286]   --->   Operation 24 'load' 'agg_result_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 25 [6/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 25 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 26 [5/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 26 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 27 [4/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 27 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 28 [3/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 28 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 29 [2/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 29 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln284)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.95>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:284]   --->   Operation 30 'specpipeline' 'specpipeline_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../layer.h:284]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../layer.h:284]   --->   Operation 32 'specloopname' 'specloopname_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 33 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln286 = store i64 %mul, i6 %agg_result_0_addr" [../layer.h:286]   --->   Operation 34 'store' 'store_ln286' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln284 = br void %VITIS_LOOP_285_4" [../layer.h:284]   --->   Operation 35 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_activation_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                      (alloca           ) [ 01000000]
store_ln284             (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
ii_3                    (load             ) [ 00000000]
icmp_ln284              (icmp             ) [ 01111110]
add_ln284               (add              ) [ 00000000]
br_ln284                (br               ) [ 00000000]
zext_ln284              (zext             ) [ 00000000]
d_activation_0_addr     (getelementptr    ) [ 01100000]
agg_result_0_addr       (getelementptr    ) [ 01111111]
store_ln284             (store            ) [ 00000000]
d_activation_0_load     (load             ) [ 01011111]
agg_result_0_load       (load             ) [ 01011111]
specpipeline_ln284      (specpipeline     ) [ 00000000]
speclooptripcount_ln284 (speclooptripcount) [ 00000000]
specloopname_ln284      (specloopname     ) [ 00000000]
mul                     (dmul             ) [ 00000000]
store_ln286             (store            ) [ 00000000]
br_ln284                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_activation_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_activation_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="ii_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="d_activation_0_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="7" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_activation_0_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="agg_result_0_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="64" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="7" slack="0"/>
<pin id="45" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_activation_0_load/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="6"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="59" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="60" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="62" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_0_load/1 store_ln286/7 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln284_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="7" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln284/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ii_3_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_3/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln284_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln284_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln284/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln284_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln284/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln284_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="7" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln284/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="ii_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="109" class="1005" name="icmp_ln284_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="5"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="113" class="1005" name="d_activation_0_addr_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_activation_0_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="agg_result_0_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_0_addr "/>
</bind>
</comp>

<comp id="124" class="1005" name="d_activation_0_load_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_activation_0_load "/>
</bind>
</comp>

<comp id="129" class="1005" name="agg_result_0_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="34" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="63"><net_src comp="41" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="68"><net_src comp="64" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="69"><net_src comp="54" pin="7"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="48" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="101"><net_src comp="85" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="30" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="108"><net_src comp="102" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="112"><net_src comp="79" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="34" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="121"><net_src comp="41" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="127"><net_src comp="48" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="132"><net_src comp="54" pin="7"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {7 }
 - Input state : 
	Port: backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 : d_activation_0 | {1 2 }
	Port: backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 : agg_result_0 | {1 2 }
  - Chain level:
	State 1
		store_ln284 : 1
		ii_3 : 1
		icmp_ln284 : 2
		add_ln284 : 2
		br_ln284 : 3
		zext_ln284 : 2
		d_activation_0_addr : 3
		agg_result_0_addr : 3
		d_activation_0_load : 4
		agg_result_0_load : 4
		store_ln284 : 3
	State 2
		mul : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln286 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   dmul   |     grp_fu_64    |    11   |   317   |   208   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln284_fu_79 |    0    |    0    |    14   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln284_fu_85 |    0    |    0    |    14   |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln284_fu_91 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    11   |   317   |   236   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| agg_result_0_addr_reg_118 |    6   |
| agg_result_0_load_reg_129 |   64   |
|d_activation_0_addr_reg_113|    6   |
|d_activation_0_load_reg_124|   64   |
|     icmp_ln284_reg_109    |    1   |
|         ii_reg_102        |    7   |
+---------------------------+--------+
|           Total           |   148  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_48 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_54 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_64    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_64    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   268  ||  1.956  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   317  |   236  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   148  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |   465  |   272  |
+-----------+--------+--------+--------+--------+
