
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct  9 15:00:05 2023
| Design       : ov7725_lcd
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                  
*****************************************************************************************************************************************************************
                                                                                 Clock   Non-clock                                                               
 Clock                    Period       Waveform            Type                  Loads       Loads  Sources                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared                170           5  {sys_clk}                                                    
   ui_clk                 10.0000      {0.0000 5.0000}     Generated (sys_clk)    3448           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk         10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 cam_pclk                 20.0000      {0.0000 10.0000}    Declared                166           0  {cam_pclk}                                                   
=================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz     94.4465 MHz        20.0000        10.5880          9.412
 cam_pclk                   50.0000 MHz    109.6371 MHz        20.0000         9.1210         10.879
 ui_clk                    100.0000 MHz    134.6076 MHz        10.0000         7.4290          2.571
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.412       0.000              0            578
 cam_pclk               cam_pclk                    10.879       0.000              0            455
 ui_clk                 cam_pclk                     5.258       0.000              0             11
 cam_pclk               ui_clk                      -0.220      -0.231              2             31
 ui_clk                 ui_clk                       2.571       0.000              0          12636
 ioclk1                 ioclk1                       1.698       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.305       0.000              0            578
 cam_pclk               cam_pclk                     0.275       0.000              0            455
 ui_clk                 cam_pclk                     1.412       0.000              0             11
 cam_pclk               ui_clk                       0.265       0.000              0             31
 ui_clk                 ui_clk                       0.269       0.000              0          12636
 ioclk1                 ioclk1                       0.444       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.568       0.000              0             62
 ui_clk                 cam_pclk                     2.635       0.000              0             99
 cam_pclk               cam_pclk                    10.909       0.000              0             49
 ui_clk                 ui_clk                       5.737       0.000              0           1782
 cam_pclk               ui_clk                       1.776       0.000              0             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.651       0.000              0             62
 ui_clk                 cam_pclk                     2.951       0.000              0             99
 cam_pclk               cam_pclk                     1.072       0.000              0             49
 ui_clk                 ui_clk                       0.460       0.000              0           1782
 cam_pclk               ui_clk                       0.464       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            170
 cam_pclk                                            9.102       0.000              0            166
 ui_clk                                              3.100       0.000              0           3448
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.447       0.000              0            578
 cam_pclk               cam_pclk                    13.746       0.000              0            455
 ui_clk                 cam_pclk                     7.418       0.000              0             11
 cam_pclk               ui_clk                       2.723       0.000              0             31
 ui_clk                 ui_clk                       4.737       0.000              0          12636
 ioclk1                 ioclk1                       1.836       0.000              0             48
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.258       0.000              0            578
 cam_pclk               cam_pclk                     0.252       0.000              0            455
 ui_clk                 cam_pclk                     0.856       0.000              0             11
 cam_pclk               ui_clk                       0.670       0.000              0             31
 ui_clk                 ui_clk                       0.253       0.000              0          12636
 ioclk1                 ioclk1                       0.380       0.000              0             48
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.639       0.000              0             62
 ui_clk                 cam_pclk                     5.533       0.000              0             99
 cam_pclk               cam_pclk                    13.719       0.000              0             49
 ui_clk                 ui_clk                       7.039       0.000              0           1782
 cam_pclk               ui_clk                       3.996       0.000              0             54
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.512       0.000              0             62
 ui_clk                 cam_pclk                     1.871       0.000              0             99
 cam_pclk               cam_pclk                     0.842       0.000              0             49
 ui_clk                 ui_clk                       0.294       0.000              0           1782
 cam_pclk               ui_clk                       0.819       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            170
 cam_pclk                                            9.282       0.000              0            166
 ui_clk                                              3.480       0.000              0           3448
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.905
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.701       3.125         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q3                   tco                   0.286       3.411 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.255       3.666         lcd_id[2]        
 CLMA_110_128/Y0                   td                    0.487       4.153 r       u_lcd_rgb_top/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.492       4.645         u_lcd_rgb_top/u_clk_div/_N42288
 CLMA_118_136/Y1                   td                    0.212       4.857 r       u_lcd_rgb_top/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=38)       0.430       5.287         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_114_133/Y2                   td                    0.478       5.765 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[10]/opit_0_L5Q_perm/Z
                                   net (fanout=17)       0.562       6.327         u_lcd_rgb_top/u_lcd_display/N51 [6]
 CLMS_122_137/Y0                   td                    0.210       6.537 r       u_lcd_rgb_top/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=18)       0.564       7.101         u_lcd_rgb_top/u_clk_div/N19
 CLMA_114_140/Y2                   td                    0.210       7.311 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[6]/opit_0_L5Q_perm/Z
                                   net (fanout=8)        0.276       7.587         u_lcd_rgb_top/u_lcd_driver/v_sync [3]
                                   td                    0.477       8.064 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.064         u_lcd_rgb_top/u_lcd_display/N7_1.co [2]
 CLMA_114_136/COUT                 td                    0.058       8.122 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.122         u_lcd_rgb_top/u_lcd_display/N7_1.co [4]
 CLMA_114_140/Y0                   td                    0.269       8.391 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        0.403       8.794         u_lcd_rgb_top/u_lcd_display/N58 [9]
 CLMS_114_137/COUT                 td                    0.507       9.301 r       u_lcd_rgb_top/u_lcd_display/N32.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.301         u_lcd_rgb_top/u_lcd_display/N32.co [8]
 CLMS_114_141/Y0                   td                    0.269       9.570 r       u_lcd_rgb_top/u_lcd_display/N32.lt_5/gateop_perm/Y
                                   net (fanout=2)        0.256       9.826         u_lcd_rgb_top/u_lcd_display/N32
 CLMA_114_140/Y3                   td                    0.274      10.100 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.492      11.592         rdata_req        
                                   td                    0.474      12.066 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.066         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4819
 CLMA_154_96/Y3                    td                    0.501      12.567 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.271      12.838         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [4]
 CLMA_158_97/Y2                    td                    0.487      13.325 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[4]/gateop_perm/Z
                                   net (fanout=1)        0.550      13.875         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_158_101/COUT                 td                    0.344      14.219 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.219         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6]
                                   td                    0.058      14.277 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.277         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_158_105/Y2                   td                    0.158      14.435 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.459      14.894         _N8              
 CLMA_162_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  14.894         Logic Levels: 14 
                                                                                   Logic: 5.759ns(48.934%), Route: 6.010ns(51.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.442      22.481         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.208      22.689 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       1.216      23.905         lcd_clk          
 CLMA_162_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.530      24.435                          
 clock uncertainty                                      -0.050      24.385                          

 Setup time                                             -0.079      24.306                          

 Data required time                                                 24.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.306                          
 Data arrival time                                                  14.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.673
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.701       3.125         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q3                   tco                   0.286       3.411 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.255       3.666         lcd_id[2]        
 CLMA_110_128/Y0                   td                    0.487       4.153 r       u_lcd_rgb_top/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.492       4.645         u_lcd_rgb_top/u_clk_div/_N42288
 CLMA_118_136/Y1                   td                    0.212       4.857 r       u_lcd_rgb_top/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=38)       0.430       5.287         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_114_133/Y2                   td                    0.478       5.765 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[10]/opit_0_L5Q_perm/Z
                                   net (fanout=17)       0.562       6.327         u_lcd_rgb_top/u_lcd_display/N51 [6]
 CLMS_122_137/Y0                   td                    0.210       6.537 r       u_lcd_rgb_top/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=18)       0.564       7.101         u_lcd_rgb_top/u_clk_div/N19
 CLMA_114_140/Y2                   td                    0.210       7.311 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[6]/opit_0_L5Q_perm/Z
                                   net (fanout=8)        0.276       7.587         u_lcd_rgb_top/u_lcd_driver/v_sync [3]
                                   td                    0.477       8.064 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.064         u_lcd_rgb_top/u_lcd_display/N7_1.co [2]
 CLMA_114_136/COUT                 td                    0.058       8.122 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.122         u_lcd_rgb_top/u_lcd_display/N7_1.co [4]
 CLMA_114_140/Y0                   td                    0.269       8.391 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        0.403       8.794         u_lcd_rgb_top/u_lcd_display/N58 [9]
 CLMS_114_137/COUT                 td                    0.507       9.301 r       u_lcd_rgb_top/u_lcd_display/N32.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.301         u_lcd_rgb_top/u_lcd_display/N32.co [8]
 CLMS_114_141/Y0                   td                    0.269       9.570 r       u_lcd_rgb_top/u_lcd_display/N32.lt_5/gateop_perm/Y
                                   net (fanout=2)        0.256       9.826         u_lcd_rgb_top/u_lcd_display/N32
 CLMA_114_140/Y3                   td                    0.274      10.100 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.492      11.592         rdata_req        
                                   td                    0.474      12.066 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.066         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4819
 CLMA_154_96/COUT                  td                    0.058      12.124 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.124         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4821
 CLMA_154_100/Y1                   td                    0.498      12.622 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.799      13.421         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [6]
 CLMA_158_100/B3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                  13.421         Logic Levels: 12 
                                                                                   Logic: 4.767ns(46.300%), Route: 5.529ns(53.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.442      22.481         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.208      22.689 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       0.984      23.673         lcd_clk          
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.530      24.203                          
 clock uncertainty                                      -0.050      24.153                          

 Setup time                                             -0.377      23.776                          

 Data required time                                                 23.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.776                          
 Data arrival time                                                  13.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.673
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.701       3.125         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q3                   tco                   0.286       3.411 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.255       3.666         lcd_id[2]        
 CLMA_110_128/Y0                   td                    0.487       4.153 r       u_lcd_rgb_top/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.492       4.645         u_lcd_rgb_top/u_clk_div/_N42288
 CLMA_118_136/Y1                   td                    0.212       4.857 r       u_lcd_rgb_top/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=38)       0.430       5.287         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_114_133/Y2                   td                    0.478       5.765 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[10]/opit_0_L5Q_perm/Z
                                   net (fanout=17)       0.562       6.327         u_lcd_rgb_top/u_lcd_display/N51 [6]
 CLMS_122_137/Y0                   td                    0.210       6.537 r       u_lcd_rgb_top/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=18)       0.564       7.101         u_lcd_rgb_top/u_clk_div/N19
 CLMA_114_140/Y2                   td                    0.210       7.311 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[6]/opit_0_L5Q_perm/Z
                                   net (fanout=8)        0.276       7.587         u_lcd_rgb_top/u_lcd_driver/v_sync [3]
                                   td                    0.477       8.064 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.064         u_lcd_rgb_top/u_lcd_display/N7_1.co [2]
 CLMA_114_136/COUT                 td                    0.058       8.122 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.122         u_lcd_rgb_top/u_lcd_display/N7_1.co [4]
 CLMA_114_140/Y0                   td                    0.269       8.391 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        0.403       8.794         u_lcd_rgb_top/u_lcd_display/N58 [9]
 CLMS_114_137/COUT                 td                    0.507       9.301 r       u_lcd_rgb_top/u_lcd_display/N32.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.301         u_lcd_rgb_top/u_lcd_display/N32.co [8]
 CLMS_114_141/Y0                   td                    0.269       9.570 r       u_lcd_rgb_top/u_lcd_display/N32.lt_5/gateop_perm/Y
                                   net (fanout=2)        0.256       9.826         u_lcd_rgb_top/u_lcd_display/N32
 CLMA_114_140/Y3                   td                    0.274      10.100 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.492      11.592         rdata_req        
                                   td                    0.474      12.066 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.066         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4819
 CLMA_154_96/COUT                  td                    0.058      12.124 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.124         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4821
                                   td                    0.058      12.182 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.182         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4823
 CLMA_154_100/Y3                   td                    0.501      12.683 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.754      13.437         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [8]
 CLMA_158_100/D4                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.437         Logic Levels: 12 
                                                                                   Logic: 4.828ns(46.819%), Route: 5.484ns(53.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.442      22.481         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.208      22.689 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       0.984      23.673         lcd_clk          
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.530      24.203                          
 clock uncertainty                                      -0.050      24.153                          

 Setup time                                             -0.120      24.033                          

 Data required time                                                 24.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.033                          
 Data arrival time                                                  13.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  2.864
  Clock Pessimism Removal :  -0.679

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.825       2.864         nt_sys_clk       
 CLMS_114_185/CLK                                                          r       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_185/Q1                   tco                   0.224       3.088 f       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.090       3.178         u_ov7725_dri/u_i2c_dri/clk_cnt [2]
 CLMA_114_184/C4                                                           f       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.178         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.338%), Route: 0.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.162       3.586         nt_sys_clk       
 CLMA_114_184/CLK                                                          r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.679       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                              -0.034       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.664
  Launch Clock Delay      :  2.490
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.451       2.490         nt_sys_clk       
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_133/Q2                   tco                   0.224       2.714 f       u_lcd_rgb_top/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.319       3.033         lcd_id[8]        
 CLMS_114_129/Y0                   td                    0.204       3.237 f       u_lcd_rgb_top/N42_10/gateop_perm/Z
                                   net (fanout=3)        0.366       3.603         u_lcd_rgb_top/N42
 CLMA_114_140/Y3                   td                    0.162       3.765 r       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.673       5.438         rdata_req        
 DRM_210_44/CEB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                   5.438         Logic Levels: 2  
                                                                                   Logic: 0.590ns(20.014%), Route: 2.358ns(79.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.683       3.107         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.286       3.393 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       2.271       5.664         lcd_clk          
 DRM_210_44/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.530       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                              -0.022       5.112                          

 Data required time                                                  5.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.112                          
 Data arrival time                                                   5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADB0[1]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.748  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.277
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.737

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.442       2.481         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.208       2.689 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       1.103       3.792         lcd_clk          
 CLMA_158_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_97/Q0                    tco                   0.226       4.018 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.935       4.953         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [0]
 DRM_210_108/ADB0[1]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADB0[1]

 Data arrival time                                                   4.953         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.466%), Route: 0.935ns(80.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.683       3.107         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.286       3.393 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       1.884       5.277         lcd_clk          
 DRM_210_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.737       4.540                          
 clock uncertainty                                       0.000       4.540                          

 Hold time                                               0.076       4.616                          

 Data required time                                                  4.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.616                          
 Data arrival time                                                   4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  6.041
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.147       6.041         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_125/Q2                   tco                   0.289       6.330 f       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        1.182       7.512         u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1
 CLMS_66_121/Y6AB                  td                    0.132       7.644 f       CLKROUTE_43/Z    
                                   net (fanout=1)        0.874       8.518         ntR1249          
 CLMA_46_72/Y6CD                   td                    0.134       8.652 f       CLKROUTE_42/Z    
                                   net (fanout=1)        0.497       9.149         ntR1248          
 CLMA_46_44/Y6CD                   td                    0.134       9.283 f       CLKROUTE_41/Z    
                                   net (fanout=1)        1.153      10.436         ntR1247          
 CLMS_50_69/Y6CD                   td                    0.134      10.570 f       CLKROUTE_40/Z    
                                   net (fanout=1)        0.470      11.040         ntR1246          
 CLMA_50_44/Y6CD                   td                    0.134      11.174 f       CLKROUTE_39/Z    
                                   net (fanout=1)        2.403      13.577         ntR1245          
 CLMS_126_125/Y0                   td                    0.490      14.067 f       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.585      14.652         cmos_frame_vsync 
 CLMS_138_137/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv/D

 Data arrival time                                                  14.652         Logic Levels: 6  
                                                                                   Logic: 1.447ns(16.804%), Route: 7.164ns(83.196%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775      24.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv/CLK
 clock pessimism                                         0.791      25.669                          
 clock uncertainty                                      -0.050      25.619                          

 Setup time                                             -0.088      25.531                          

 Data required time                                                 25.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.531                          
 Data arrival time                                                  14.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L2
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.910
  Launch Clock Delay      :  6.041
  Clock Pessimism Removal :  1.131

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.147       6.041         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_125/Q2                   tco                   0.289       6.330 f       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        1.182       7.512         u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1
 CLMS_66_121/Y6AB                  td                    0.132       7.644 f       CLKROUTE_43/Z    
                                   net (fanout=1)        0.874       8.518         ntR1249          
 CLMA_46_72/Y6CD                   td                    0.134       8.652 f       CLKROUTE_42/Z    
                                   net (fanout=1)        0.497       9.149         ntR1248          
 CLMA_46_44/Y6CD                   td                    0.134       9.283 f       CLKROUTE_41/Z    
                                   net (fanout=1)        1.153      10.436         ntR1247          
 CLMS_50_69/Y6CD                   td                    0.134      10.570 f       CLKROUTE_40/Z    
                                   net (fanout=1)        0.470      11.040         ntR1246          
 CLMA_50_44/Y6CD                   td                    0.134      11.174 f       CLKROUTE_39/Z    
                                   net (fanout=1)        2.403      13.577         ntR1245          
 CLMS_126_125/A2                                                           f       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  13.577         Logic Levels: 5  
                                                                                   Logic: 0.957ns(12.699%), Route: 6.579ns(87.301%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.807      24.910         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.131      26.041                          
 clock uncertainty                                      -0.050      25.991                          

 Setup time                                             -0.396      25.595                          

 Data required time                                                 25.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.595                          
 Data arrival time                                                  13.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.910
  Launch Clock Delay      :  6.032
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.138       6.032         ntclkbufg_1      
 CLMA_130_121/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_121/Q2                   tco                   0.289       6.321 f       u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=38)       2.504       8.825         u_cmos_data_top/u_cmos_capture_data/frame_val_flag
 CLMS_182_57/Y6AB                  td                    0.132       8.957 f       CLKROUTE_66/Z    
                                   net (fanout=1)        4.570      13.527         ntR1272          
 CLMS_126_125/A4                                                           f       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.527         Logic Levels: 1  
                                                                                   Logic: 0.421ns(5.617%), Route: 7.074ns(94.383%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.807      24.910         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.928                          
 clock uncertainty                                      -0.050      25.878                          

 Setup time                                             -0.102      25.776                          

 Data required time                                                 25.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.776                          
 Data arrival time                                                  13.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.797       4.900         ntclkbufg_1      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_138_125/Q0                   tco                   0.222       5.122 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.522       5.644         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [8]
 DRM_142_128/ADA0[9]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.644         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.839%), Route: 0.522ns(70.161%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.105       5.999         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.208                          
 clock uncertainty                                       0.000       5.208                          

 Hold time                                               0.161       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   5.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[3]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.786       4.889         ntclkbufg_1      
 CLMS_138_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_138_117/Q2                   tco                   0.228       5.117 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.473       5.590         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [2]
 DRM_142_128/ADA0[3]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[3]

 Data arrival time                                                   5.590         Logic Levels: 0  
                                                                                   Logic: 0.228ns(32.525%), Route: 0.473ns(67.475%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.105       5.999         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.208                          
 clock uncertainty                                       0.000       5.208                          

 Hold time                                               0.101       5.309                          

 Data required time                                                  5.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.309                          
 Data arrival time                                                   5.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/cam_href_d0/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.023
  Launch Clock Delay      :  4.901
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.798       4.901         ntclkbufg_1      
 CLMA_130_121/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_121/Q2                   tco                   0.224       5.125 f       u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=38)       0.361       5.486         u_cmos_data_top/u_cmos_capture_data/frame_val_flag
 CLMA_134_128/A4                                                           f       u_cmos_data_top/u_cmos_tailor/cam_href_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.486         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.291%), Route: 0.361ns(61.709%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.129       6.023         ntclkbufg_1      
 CLMA_134_128/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/cam_href_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.232                          
 clock uncertainty                                       0.000       5.232                          

 Hold time                                              -0.035       5.197                          

 Data required time                                                  5.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.197                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.884
  Launch Clock Delay      :  8.627
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.123      18.627         ntclkbufg_0      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.289      18.916 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.572      19.488         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_150_120/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  19.488         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.566%), Route: 0.572ns(66.434%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.781      24.884         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      24.884                          
 clock uncertainty                                      -0.050      24.834                          

 Setup time                                             -0.088      24.746                          

 Data required time                                                 24.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.746                          
 Data arrival time                                                  19.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.884
  Launch Clock Delay      :  8.627
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.123      18.627         ntclkbufg_0      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_154_125/Q2                   tco                   0.289      18.916 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.566      19.482         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_150_120/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  19.482         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.801%), Route: 0.566ns(66.199%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.781      24.884         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      24.884                          
 clock uncertainty                                      -0.050      24.834                          

 Setup time                                             -0.088      24.746                          

 Data required time                                                 24.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.746                          
 Data arrival time                                                  19.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.741  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.884
  Launch Clock Delay      :  8.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.121      18.625         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_150_121/Q1                   tco                   0.289      18.914 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.564      19.478         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_150_120/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  19.478         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.880%), Route: 0.564ns(66.120%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.781      24.884         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      24.884                          
 clock uncertainty                                      -0.050      24.834                          

 Setup time                                             -0.088      24.746                          

 Data required time                                                 24.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.746                          
 Data arrival time                                                  19.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.015
  Launch Clock Delay      :  7.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.781      27.134         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_150_121/Q2                   tco                   0.228      27.362 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.101      27.463         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_150_120/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  27.463         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.121      26.015         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      26.015                          
 clock uncertainty                                       0.050      26.065                          

 Hold time                                              -0.014      26.051                          

 Data required time                                                 26.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.051                          
 Data arrival time                                                  27.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.007
  Launch Clock Delay      :  7.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.770      27.123         ntclkbufg_0      
 CLMS_150_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMS_150_133/Q3                   tco                   0.221      27.344 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215      27.559         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_146_132/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  27.559         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.688%), Route: 0.215ns(49.312%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.113      26.007         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      26.007                          
 clock uncertainty                                       0.050      26.057                          

 Hold time                                               0.053      26.110                          

 Data required time                                                 26.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.110                          
 Data arrival time                                                  27.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.007
  Launch Clock Delay      :  7.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.776      27.129         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q3                   tco                   0.226      27.355 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      27.566         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_146_132/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.566         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.113      26.007         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      26.007                          
 clock uncertainty                                       0.050      26.057                          

 Hold time                                              -0.014      26.043                          

 Data required time                                                 26.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.043                          
 Data arrival time                                                  27.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/h_pixel[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[6]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.073
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.096       5.990         ntclkbufg_1      
 CLMA_146_145/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/h_pixel[6]/opit_0_L5Q_perm/CLK

 CLMA_146_145/Q1                   tco                   0.291       6.281 r       u_cmos_data_top/u_cmos_tailor/h_pixel[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.489       8.770         h_pixel[6]       
 CLMA_234_212/Y6CD                 td                    0.149       8.919 r       CLKROUTE_45/Z    
                                   net (fanout=2)        5.705      14.624         ntR1250          
 APM_170_152/X[6]                                                          r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[6]

 Data arrival time                                                  14.624         Logic Levels: 1  
                                                                                   Logic: 0.440ns(5.096%), Route: 8.194ns(94.904%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.720      17.073         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000      17.073                          
 clock uncertainty                                      -0.350      16.723                          

 Setup time                                             -2.319      14.404                          

 Data required time                                                 14.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.404                          
 Data arrival time                                                  14.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/v_pixel[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/Y[3]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.073
  Launch Clock Delay      :  6.029
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.135       6.029         ntclkbufg_1      
 CLMA_122_136/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_pixel[3]/opit_0_L5Q_perm/CLK

 CLMA_122_136/Q0                   tco                   0.287       6.316 f       u_cmos_data_top/u_cmos_tailor/v_pixel[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.487       6.803         u_cmos_data_top/u_cmos_tailor/v_pixel [3]
 CLMS_122_113/Y6AB                 td                    0.132       6.935 f       CLKROUTE_53/Z    
                                   net (fanout=1)        7.512      14.447         ntR1259          
 APM_170_152/Y[3]                                                          f       u_cmos_data_top/u_cmos_tailor/N8/gopapm/Y[3]

 Data arrival time                                                  14.447         Logic Levels: 1  
                                                                                   Logic: 0.419ns(4.977%), Route: 7.999ns(95.023%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.720      17.073         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000      17.073                          
 clock uncertainty                                      -0.350      16.723                          

 Setup time                                             -2.287      14.436                          

 Data required time                                                 14.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.436                          
 Data arrival time                                                  14.447                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/h_pixel[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[9]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.073
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.107       6.001         ntclkbufg_1      
 CLMA_146_136/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/h_pixel[9]/opit_0_L5Q_perm/CLK

 CLMA_146_136/Q0                   tco                   0.287       6.288 f       u_cmos_data_top/u_cmos_tailor/h_pixel[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.127       8.415         h_pixel[9]       
 CLMS_226_213/Y6AB                 td                    0.132       8.547 f       CLKROUTE_57/Z    
                                   net (fanout=1)        1.280       9.827         ntR1263          
 CLMA_226_216/Y6CD                 td                    0.134       9.961 f       CLKROUTE_56/Z    
                                   net (fanout=1)        1.060      11.021         ntR1262          
 CLMA_222_216/Y6CD                 td                    0.134      11.155 f       CLKROUTE_55/Z    
                                   net (fanout=1)        0.271      11.426         ntR1261          
 CLMA_226_212/Y6CD                 td                    0.134      11.560 f       CLKROUTE_54/Z    
                                   net (fanout=3)        2.709      14.269         ntR1260          
 APM_170_152/X[9]                                                          f       u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[9]

 Data arrival time                                                  14.269         Logic Levels: 4  
                                                                                   Logic: 0.821ns(9.930%), Route: 7.447ns(90.070%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.720      17.073         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000      17.073                          
 clock uncertainty                                      -0.350      16.723                          

 Setup time                                             -2.319      14.404                          

 Data required time                                                 14.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.404                          
 Data arrival time                                                  14.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.623
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.780       4.883         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q2                   tco                   0.228       5.111 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.266       6.377         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_70_176/Y6AB                  td                    0.115       6.492 r       CLKROUTE_31/Z    
                                   net (fanout=1)        0.264       6.756         ntR1237          
 CLMS_70_197/Y6AB                  td                    0.115       6.871 r       CLKROUTE_30/Z    
                                   net (fanout=1)        2.353       9.224         ntR1236          
 CLMA_146_129/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   9.224         Logic Levels: 2  
                                                                                   Logic: 0.458ns(10.551%), Route: 3.883ns(89.449%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.119       8.623         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       8.623                          
 clock uncertainty                                       0.350       8.973                          

 Hold time                                              -0.014       8.959                          

 Data required time                                                  8.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.959                          
 Data arrival time                                                   9.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/Y[4]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.562
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.785       4.888         ntclkbufg_1      
 CLMS_126_137/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/CLK

 CLMS_126_137/Q0                   tco                   0.226       5.114 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.810       8.924         u_cmos_data_top/u_cmos_tailor/v_pixel [4]
 APM_170_152/Y[4]                                                          r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/Y[4]

 Data arrival time                                                   8.924         Logic Levels: 0  
                                                                                   Logic: 0.226ns(5.600%), Route: 3.810ns(94.400%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.058       8.562         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000       8.562                          
 clock uncertainty                                       0.350       8.912                          

 Hold time                                              -0.353       8.559                          

 Data required time                                                  8.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.559                          
 Data arrival time                                                   8.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.734  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.634
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.797       4.900         ntclkbufg_1      
 CLMA_138_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_138_124/Q1                   tco                   0.229       5.129 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.333       9.462         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_146_125/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   9.462         Logic Levels: 0  
                                                                                   Logic: 0.229ns(5.020%), Route: 4.333ns(94.980%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.130       8.634         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       8.634                          
 clock uncertainty                                       0.350       8.984                          

 Hold time                                              -0.014       8.970                          

 Data required time                                                  8.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.970                          
 Data arrival time                                                   9.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.129
  Launch Clock Delay      :  8.615
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.111       8.615         ntclkbufg_0      
 CLMS_226_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_149/Q0                   tco                   0.289       8.904 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.454       9.358         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_226_140/Y3                   td                    0.210       9.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.410       9.978         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.455         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_226_137/Y3                   td                    0.501      10.956 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.266      11.222         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_137/Y0                   td                    0.210      11.432 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.411      11.843         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_226_132/COUT                 td                    0.507      12.350 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.350         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4339
 CLMA_226_136/Y0                   td                    0.269      12.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.691      13.310         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_238_144/Y2                   td                    0.210      13.520 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.864      14.384         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7350
 CLMS_234_153/Y3                   td                    0.468      14.852 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[2]/gateop/F
                                   net (fanout=1)        0.540      15.392         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7377
 CLMA_238_152/A0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.392         Logic Levels: 7  
                                                                                   Logic: 3.141ns(46.348%), Route: 3.636ns(53.652%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.776      17.129         ntclkbufg_0      
 CLMA_238_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.507                          
 clock uncertainty                                      -0.350      18.157                          

 Setup time                                             -0.194      17.963                          

 Data required time                                                 17.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.963                          
 Data arrival time                                                  15.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.081
  Launch Clock Delay      :  8.634
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.130       8.634         ntclkbufg_0      
 CLMA_202_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_125/Q0                   tco                   0.289       8.923 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.597       9.520         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_202_112/Y1                   td                    0.460       9.980 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.259      10.239         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5880
 CLMA_202_112/Y0                   td                    0.294      10.533 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.631      11.164         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5892
 CLMS_198_89/Y3                    td                    0.273      11.437 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.649      12.086         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5896
 CLMS_194_109/Y1                   td                    0.274      12.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=9)        0.785      13.145         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMS_198_89/Y2                    td                    0.210      13.355 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=113)      0.857      14.212         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_56/CECO                  td                    0.184      14.396 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.396         ntR676           
 CLMA_214_60/CECO                  td                    0.184      14.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.580         ntR675           
 CLMA_214_68/CECO                  td                    0.184      14.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.764         ntR674           
 CLMA_214_72/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.764         Logic Levels: 8  
                                                                                   Logic: 2.352ns(38.369%), Route: 3.778ns(61.631%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.728      17.081         ntclkbufg_0      
 CLMA_214_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.459                          
 clock uncertainty                                      -0.350      18.109                          

 Setup time                                             -0.729      17.380                          

 Data required time                                                 17.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.380                          
 Data arrival time                                                  14.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.081
  Launch Clock Delay      :  8.634
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.130       8.634         ntclkbufg_0      
 CLMA_202_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_125/Q0                   tco                   0.289       8.923 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.597       9.520         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_202_112/Y1                   td                    0.460       9.980 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.259      10.239         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5880
 CLMA_202_112/Y0                   td                    0.294      10.533 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.631      11.164         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5892
 CLMS_198_89/Y3                    td                    0.273      11.437 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.649      12.086         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5896
 CLMS_194_109/Y1                   td                    0.274      12.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=9)        0.785      13.145         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMS_198_89/Y2                    td                    0.210      13.355 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=113)      0.857      14.212         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_56/CECO                  td                    0.184      14.396 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.396         ntR676           
 CLMA_214_60/CECO                  td                    0.184      14.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.580         ntR675           
 CLMA_214_68/CECO                  td                    0.184      14.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.764         ntR674           
 CLMA_214_72/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.764         Logic Levels: 8  
                                                                                   Logic: 2.352ns(38.369%), Route: 3.778ns(61.631%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.728      17.081         ntclkbufg_0      
 CLMA_214_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.459                          
 clock uncertainty                                      -0.350      18.109                          

 Setup time                                             -0.729      17.380                          

 Data required time                                                 17.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.380                          
 Data arrival time                                                  14.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.625
  Launch Clock Delay      :  7.129
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.776       7.129         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK

 CLMA_150_128/Q1                   tco                   0.224       7.353 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Q
                                   net (fanout=24)       0.355       7.708         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rempty
 CLMS_150_121/C2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.708         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.687%), Route: 0.355ns(61.313%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.121       8.625         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.474                          
 clock uncertainty                                       0.200       7.674                          

 Hold time                                              -0.235       7.439                          

 Data required time                                                  7.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.439                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]/opit_0_inv_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.638
  Launch Clock Delay      :  7.142
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.789       7.142         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]/opit_0_inv/CLK

 CLMS_214_129/Q2                   tco                   0.224       7.366 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]/opit_0_inv/Q
                                   net (fanout=1)        0.360       7.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [107]
 CLMS_206_125/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.726         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.356%), Route: 0.360ns(61.644%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.134       8.638         ntclkbufg_0      
 CLMS_206_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.487                          
 clock uncertainty                                       0.200       7.687                          

 Hold time                                              -0.238       7.449                          

 Data required time                                                  7.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.449                          
 Data arrival time                                                   7.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[53]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[53]/opit_0_inv_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  7.109
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.756       7.109         ntclkbufg_0      
 CLMA_174_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[53]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_128/Q3                   tco                   0.226       7.335 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[53]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.358       7.693         u_ddr3_ctrl_top/u_ddr3_ip/dfi_wrdata [53]
 CLMA_174_108/B2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[53]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   7.693         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.699%), Route: 0.358ns(61.301%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.083       8.587         ntclkbufg_0      
 CLMA_174_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.436                          
 clock uncertainty                                       0.200       7.636                          

 Hold time                                              -0.221       7.415                          

 Data required time                                                  7.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.415                          
 Data arrival time                                                   7.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.595
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.089       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_134_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_134_157/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=556)      2.101       6.883         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_80/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.018%), Route: 2.101ns(87.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.712      23.595         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.118                          
 clock uncertainty                                      -0.050      24.068                          

 Recovery time                                          -0.617      23.451                          

 Data required time                                                 23.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.451                          
 Data arrival time                                                   6.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.401  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.571
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.089       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_134_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_134_157/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=556)      2.009       6.791         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q/RS

 Data arrival time                                                   6.791         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.500%), Route: 2.009ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.688      23.571         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.523      24.094                          
 clock uncertainty                                      -0.050      24.044                          

 Recovery time                                          -0.617      23.427                          

 Data required time                                                 23.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.427                          
 Data arrival time                                                   6.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.401  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.571
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.089       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_134_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_134_157/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=556)      2.009       6.791         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS

 Data arrival time                                                   6.791         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.500%), Route: 2.009ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.688      23.571         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                         0.523      24.094                          
 clock uncertainty                                      -0.050      24.044                          

 Recovery time                                          -0.617      23.427                          

 Data required time                                                 23.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.427                          
 Data arrival time                                                   6.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.587         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_162_73/Q2                    tco                   0.224       3.811 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.321       4.132         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_166_76/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.101%), Route: 0.321ns(58.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045       4.451         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Removal time                                           -0.220       3.481                          

 Data required time                                                  3.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.481                          
 Data arrival time                                                   4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.587         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_162_73/Q2                    tco                   0.224       3.811 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.321       4.132         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_166_76/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.101%), Route: 0.321ns(58.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045       4.451         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Removal time                                           -0.220       3.481                          

 Data required time                                                  3.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.481                          
 Data arrival time                                                   4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.587         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_162_73/Q2                    tco                   0.224       3.811 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.473       4.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.284         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.138%), Route: 0.473ns(67.862%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.015       4.421         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.671                          
 clock uncertainty                                       0.000       3.671                          

 Removal time                                           -0.220       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   4.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/wr_data_tailor[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.098      18.602         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.291      18.893 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.104      19.997         init_calib_complete
 CLMA_110_152/Y1                   td                    0.197      20.194 f       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       1.363      21.557         u_cmos_data_top/u_cmos_capture_data/N7
 CLMA_134_92/RS                                                            f       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.557         Logic Levels: 1  
                                                                                   Logic: 0.488ns(16.514%), Route: 2.467ns(83.486%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.756      24.859         ntclkbufg_1      
 CLMA_134_92/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.859                          
 clock uncertainty                                      -0.050      24.809                          

 Recovery time                                          -0.617      24.192                          

 Data required time                                                 24.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.192                          
 Data arrival time                                                  21.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/wr_data_tailor[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.098      18.602         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.291      18.893 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.104      19.997         init_calib_complete
 CLMA_110_152/Y1                   td                    0.197      20.194 f       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       1.363      21.557         u_cmos_data_top/u_cmos_capture_data/N7
 CLMA_134_92/RS                                                            f       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.557         Logic Levels: 1  
                                                                                   Logic: 0.488ns(16.514%), Route: 2.467ns(83.486%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.756      24.859         ntclkbufg_1      
 CLMA_134_92/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.859                          
 clock uncertainty                                      -0.050      24.809                          

 Recovery time                                          -0.617      24.192                          

 Data required time                                                 24.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.192                          
 Data arrival time                                                  21.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.098      18.602         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.291      18.893 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.104      19.997         init_calib_complete
 CLMA_110_152/Y1                   td                    0.197      20.194 f       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       1.348      21.542         u_cmos_data_top/u_cmos_capture_data/N7
 CLMA_130_93/RS                                                            f       u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.542         Logic Levels: 1  
                                                                                   Logic: 0.488ns(16.599%), Route: 2.452ns(83.401%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.759      24.862         ntclkbufg_1      
 CLMA_130_93/CLK                                                           r       u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.862                          
 clock uncertainty                                      -0.050      24.812                          

 Recovery time                                          -0.617      24.195                          

 Data required time                                                 24.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.195                          
 Data arrival time                                                  21.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/h_disp_a[8]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.013
  Launch Clock Delay      :  7.112
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.759      27.112         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.229      27.341 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.902      28.243         init_calib_complete
 CLMA_110_152/Y1                   td                    0.163      28.406 r       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.503      28.909         u_cmos_data_top/u_cmos_capture_data/N7
 CLMS_126_137/RSCO                 td                    0.105      29.014 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      29.014         ntR12            
 CLMS_126_141/RSCI                                                         r       u_cmos_data_top/u_cmos_tailor/h_disp_a[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.014         Logic Levels: 2  
                                                                                   Logic: 0.497ns(26.130%), Route: 1.405ns(73.870%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.119      26.013         ntclkbufg_1      
 CLMS_126_141/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/h_disp_a[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      26.013                          
 clock uncertainty                                       0.050      26.063                          

 Removal time                                            0.000      26.063                          

 Data required time                                                 26.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.063                          
 Data arrival time                                                  29.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/v_disp_a[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.013
  Launch Clock Delay      :  7.112
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.759      27.112         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.229      27.341 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.902      28.243         init_calib_complete
 CLMA_110_152/Y1                   td                    0.163      28.406 r       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.503      28.909         u_cmos_data_top/u_cmos_capture_data/N7
 CLMS_126_137/RSCO                 td                    0.105      29.014 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      29.014         ntR12            
 CLMS_126_141/RSCI                                                         r       u_cmos_data_top/u_cmos_tailor/v_disp_a[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.014         Logic Levels: 2  
                                                                                   Logic: 0.497ns(26.130%), Route: 1.405ns(73.870%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.119      26.013         ntclkbufg_1      
 CLMS_126_141/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_disp_a[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      26.013                          
 clock uncertainty                                       0.050      26.063                          

 Removal time                                            0.000      26.063                          

 Data required time                                                 26.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.063                          
 Data arrival time                                                  29.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/v_disp_a[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.013
  Launch Clock Delay      :  7.112
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.759      27.112         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.229      27.341 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.902      28.243         init_calib_complete
 CLMA_110_152/Y1                   td                    0.163      28.406 r       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.503      28.909         u_cmos_data_top/u_cmos_capture_data/N7
 CLMS_126_137/RSCO                 td                    0.105      29.014 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      29.014         ntR12            
 CLMS_126_141/RSCI                                                         r       u_cmos_data_top/u_cmos_tailor/v_disp_a[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.014         Logic Levels: 2  
                                                                                   Logic: 0.497ns(26.130%), Route: 1.405ns(73.870%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.119      26.013         ntclkbufg_1      
 CLMS_126_141/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_disp_a[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      26.013                          
 clock uncertainty                                       0.050      26.063                          

 Removal time                                            0.000      26.063                          

 Data required time                                                 26.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.063                          
 Data arrival time                                                  29.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.884
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.114       6.008         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.289       6.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.543       6.840         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.288       7.128 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       6.971      14.099         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_120/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                  14.099         Logic Levels: 1  
                                                                                   Logic: 0.577ns(7.131%), Route: 7.514ns(92.869%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.781      24.884         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.791      25.675                          
 clock uncertainty                                      -0.050      25.625                          

 Recovery time                                          -0.617      25.008                          

 Data required time                                                 25.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.008                          
 Data arrival time                                                  14.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.884
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.114       6.008         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.289       6.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.543       6.840         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.288       7.128 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       6.971      14.099         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_120/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                  14.099         Logic Levels: 1  
                                                                                   Logic: 0.577ns(7.131%), Route: 7.514ns(92.869%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.781      24.884         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.791      25.675                          
 clock uncertainty                                      -0.050      25.625                          

 Recovery time                                          -0.617      25.008                          

 Data required time                                                 25.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.008                          
 Data arrival time                                                  14.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.884
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.114       6.008         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.289       6.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.543       6.840         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.288       7.128 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       6.971      14.099         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_120/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                  14.099         Logic Levels: 1  
                                                                                   Logic: 0.577ns(7.131%), Route: 7.514ns(92.869%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.781      24.884         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.791      25.675                          
 clock uncertainty                                      -0.050      25.625                          

 Recovery time                                          -0.617      25.008                          

 Data required time                                                 25.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.008                          
 Data arrival time                                                  14.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.025
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775       4.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436       5.536         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.197       5.733 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       0.468       6.201         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_117/RSCO                 td                    0.105       6.306 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.306         ntR39            
 CLMS_138_121/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.306         Logic Levels: 2  
                                                                                   Logic: 0.524ns(36.695%), Route: 0.904ns(63.305%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.131       6.025         ntclkbufg_1      
 CLMS_138_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.791       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Removal time                                            0.000       5.234                          

 Data required time                                                  5.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.234                          
 Data arrival time                                                   6.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.025
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775       4.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436       5.536         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.197       5.733 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       0.468       6.201         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_117/RSCO                 td                    0.105       6.306 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.306         ntR39            
 CLMS_138_121/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.306         Logic Levels: 2  
                                                                                   Logic: 0.524ns(36.695%), Route: 0.904ns(63.305%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.131       6.025         ntclkbufg_1      
 CLMS_138_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.791       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Removal time                                            0.000       5.234                          

 Data required time                                                  5.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.234                          
 Data arrival time                                                   6.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.024
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775       4.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436       5.536         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.194       5.730 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       0.518       6.248         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_120/RSCO                 td                    0.115       6.363 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.363         ntR67            
 CLMA_146_124/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.363         Logic Levels: 2  
                                                                                   Logic: 0.531ns(35.758%), Route: 0.954ns(64.242%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.130       6.024         ntclkbufg_1      
 CLMA_146_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.233                          
 clock uncertainty                                       0.000       5.233                          

 Removal time                                            0.000       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                   6.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.066
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.107       8.611         ntclkbufg_0      
 CLMS_126_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK

 CLMS_126_149/Q3                   tco                   0.288       8.899 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.405       9.304         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_130_144/Y1                   td                    0.197       9.501 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       2.514      12.015         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_44/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.015         Logic Levels: 1  
                                                                                   Logic: 0.485ns(14.248%), Route: 2.919ns(85.752%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.713      17.066         ntclkbufg_0      
 DRM_210_44/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.151      18.217                          
 clock uncertainty                                      -0.350      17.867                          

 Recovery time                                          -0.115      17.752                          

 Data required time                                                 17.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.752                          
 Data arrival time                                                  12.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.122
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.107       8.611         ntclkbufg_0      
 CLMS_126_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK

 CLMS_126_149/Q3                   tco                   0.288       8.899 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.405       9.304         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_130_144/Y1                   td                    0.197       9.501 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       2.412      11.913         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_4/RSTA[0]                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.913         Logic Levels: 1  
                                                                                   Logic: 0.485ns(14.688%), Route: 2.817ns(85.312%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.769      17.122         ntclkbufg_0      
 DRM_210_4/CLKA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.151      18.273                          
 clock uncertainty                                      -0.350      17.923                          

 Recovery time                                          -0.115      17.808                          

 Data required time                                                 17.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.808                          
 Data arrival time                                                  11.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.094
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.107       8.611         ntclkbufg_0      
 CLMS_126_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK

 CLMS_126_149/Q3                   tco                   0.288       8.899 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.405       9.304         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_130_144/Y1                   td                    0.197       9.501 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       2.130      11.631         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_24/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.631         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.060%), Route: 2.535ns(83.940%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.741      17.094         ntclkbufg_0      
 DRM_210_24/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.151      18.245                          
 clock uncertainty                                      -0.350      17.895                          

 Recovery time                                          -0.115      17.780                          

 Data required time                                                 17.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.780                          
 Data arrival time                                                  11.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.222       7.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.457       7.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.105       7.831 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.831         ntR552           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.831         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.709%), Route: 0.457ns(58.291%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.045       8.549         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.171                          
 clock uncertainty                                       0.200       7.371                          

 Removal time                                            0.000       7.371                          

 Data required time                                                  7.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.371                          
 Data arrival time                                                   7.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.222       7.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.457       7.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.105       7.831 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.831         ntR552           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.831         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.709%), Route: 0.457ns(58.291%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.045       8.549         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.171                          
 clock uncertainty                                       0.200       7.371                          

 Removal time                                            0.000       7.371                          

 Data required time                                                  7.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.371                          
 Data arrival time                                                   7.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.222       7.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.457       7.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.105       7.831 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.831         ntR552           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.831         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.709%), Route: 0.457ns(58.291%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.045       8.549         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.171                          
 clock uncertainty                                       0.200       7.371                          

 Removal time                                            0.000       7.371                          

 Data required time                                                  7.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.371                          
 Data arrival time                                                   7.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.114       6.008         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.289       6.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.543       6.840         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.288       7.128 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       7.263      14.391         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.391         Logic Levels: 1  
                                                                                   Logic: 0.577ns(6.883%), Route: 7.806ns(93.117%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.781      17.134         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.134                          
 clock uncertainty                                      -0.350      16.784                          

 Recovery time                                          -0.617      16.167                          

 Data required time                                                 16.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.167                          
 Data arrival time                                                  14.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.114       6.008         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.289       6.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.543       6.840         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.288       7.128 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       7.263      14.391         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.391         Logic Levels: 1  
                                                                                   Logic: 0.577ns(6.883%), Route: 7.806ns(93.117%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.781      17.134         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.134                          
 clock uncertainty                                      -0.350      16.784                          

 Recovery time                                          -0.617      16.167                          

 Data required time                                                 16.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.167                          
 Data arrival time                                                  14.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      2.114       6.008         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.289       6.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.543       6.840         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.288       7.128 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       7.263      14.391         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.391         Logic Levels: 1  
                                                                                   Logic: 0.577ns(6.883%), Route: 7.806ns(93.117%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.781      17.134         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.134                          
 clock uncertainty                                      -0.350      16.784                          

 Recovery time                                          -0.617      16.167                          

 Data required time                                                 16.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.167                          
 Data arrival time                                                  14.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.590
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775       4.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436       5.536         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.197       5.733 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       3.594       9.327         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_88/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.327         Logic Levels: 1  
                                                                                   Logic: 0.419ns(9.418%), Route: 4.030ns(90.582%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.086       8.590         ntclkbufg_0      
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.590                          
 clock uncertainty                                       0.350       8.940                          

 Removal time                                           -0.077       8.863                          

 Data required time                                                  8.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.863                          
 Data arrival time                                                   9.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.756  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.634
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775       4.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436       5.536         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.197       5.733 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       5.046      10.779         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_117/RSCO                 td                    0.105      10.884 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000      10.884         ntR8             
 CLMA_146_121/RSCO                 td                    0.105      10.989 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.989         ntR7             
 CLMA_146_125/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                  10.989         Logic Levels: 3  
                                                                                   Logic: 0.629ns(10.293%), Route: 5.482ns(89.707%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.130       8.634         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       8.634                          
 clock uncertainty                                       0.350       8.984                          

 Removal time                                            0.000       8.984                          

 Data required time                                                  8.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.984                          
 Data arrival time                                                  10.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.756  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.634
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.775       4.878         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436       5.536         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.197       5.733 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       5.046      10.779         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_117/RSCO                 td                    0.105      10.884 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000      10.884         ntR8             
 CLMA_146_121/RSCO                 td                    0.105      10.989 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.989         ntR7             
 CLMA_146_125/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                  10.989         Logic Levels: 3  
                                                                                   Logic: 0.629ns(10.293%), Route: 5.482ns(89.707%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.130       8.634         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       8.634                          
 clock uncertainty                                       0.350       8.984                          

 Removal time                                            0.000       8.984                          

 Data required time                                                  8.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.984                          
 Data arrival time                                                  10.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.683       3.107         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.286       3.393 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       2.227       5.620         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   2.307       7.927 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.451      10.378         rddata[11]       
 CLMS_114_121/Y2                   td                    0.196      10.574 f       u_lcd_rgb_top/u_lcd_driver/N15_7[11]/gateop_perm/Z
                                   net (fanout=1)        2.024      12.598         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.139      12.737 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000      12.737         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    3.056      15.793 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      15.840         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  15.840         Logic Levels: 3  
                                                                                   Logic: 5.698ns(55.753%), Route: 4.522ns(44.247%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[15] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.683       3.107         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.286       3.393 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       2.227       5.620         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   2.307       7.927 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.447      10.374         rddata[10]       
 CLMS_114_121/Y1                   td                    0.197      10.571 f       u_lcd_rgb_top/u_lcd_driver/N15_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.724      12.295         u_lcd_rgb_top/lcd_rgb_565 [10]
 IOL_7_141/DO                      td                    0.139      12.434 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_1/O
                                   net (fanout=1)        0.000      12.434         u_lcd_rgb_top.lcd_rgb_tri[15]/ntO
 IOBS_0_140/PAD                    td                    3.056      15.490 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_0/IO
                                   net (fanout=1)        0.059      15.549         nt_lcd_rgb[15]   
 L7                                                                        f       lcd_rgb[15] (port)

 Data arrival time                                                  15.549         Logic Levels: 3  
                                                                                   Logic: 5.699ns(57.398%), Route: 4.230ns(42.602%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[23] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.683       3.107         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.286       3.393 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       2.103       5.496         lcd_clk          
 DRM_210_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_24/QB0[1]                 tco                   2.307       7.803 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.258      10.061         rddata[15]       
 CLMA_114_120/Y1                   td                    0.197      10.258 f       u_lcd_rgb_top/u_lcd_driver/N15_7[15]/gateop_perm/Z
                                   net (fanout=1)        1.891      12.149         u_lcd_rgb_top/lcd_rgb_565 [15]
 IOL_7_145/DO                      td                    0.139      12.288 f       u_lcd_rgb_top.lcd_rgb_tri[23]/opit_1/O
                                   net (fanout=1)        0.000      12.288         u_lcd_rgb_top.lcd_rgb_tri[23]/ntO
 IOBS_0_144/PAD                    td                    3.056      15.344 f       u_lcd_rgb_top.lcd_rgb_tri[23]/opit_0/IO
                                   net (fanout=1)        0.054      15.398         nt_lcd_rgb[23]   
 G3                                                                        f       lcd_rgb[23] (port)

 Data arrival time                                                  15.398         Logic Levels: 3  
                                                                                   Logic: 5.699ns(57.554%), Route: 4.203ns(42.446%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[3] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       mem_dq[3] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[3]     
 IOBS_244_92/DIN                   td                    0.461       0.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_93/RX_DATA_DD             td                    0.461       0.979 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.402       1.381         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3]
 CLMA_238_88/Y1                    td                    0.156       1.537 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.084       1.621         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41643
 CLMS_238_89/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.621         Logic Levels: 3  
                                                                                   Logic: 1.078ns(66.502%), Route: 0.543ns(33.498%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[11]    
 IOBS_244_76/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_77/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.272         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_77/Y0                    td                    0.229       1.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.337       1.838         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N42201
 CLMS_238_69/C1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.838         Logic Levels: 3  
                                                                                   Logic: 1.151ns(62.622%), Route: 0.687ns(37.378%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[6]     
 IOBS_244_109/DIN                  td                    0.461       0.533 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.533         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_110/RX_DATA_DD            td                    0.461       0.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.283       1.277         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_238_108/Y3                   td                    0.162       1.439 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.464       1.903         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41644
 CLMS_238_89/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.903         Logic Levels: 3  
                                                                                   Logic: 1.084ns(56.963%), Route: 0.819ns(43.037%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           High Pulse Width  DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_128/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_194_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_194_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_178_177/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.712
  Launch Clock Delay      :  2.155
  Clock Pessimism Removal :  0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.047       2.155         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q3                   tco                   0.220       2.375 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.171       2.546         lcd_id[2]        
 CLMA_110_128/Y0                   td                    0.376       2.922 r       u_lcd_rgb_top/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.299       3.221         u_lcd_rgb_top/u_clk_div/_N42288
 CLMA_118_136/Y1                   td                    0.162       3.383 r       u_lcd_rgb_top/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=38)       0.261       3.644         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_114_133/Y2                   td                    0.379       4.023 f       u_cmos_data_top/u_cmos_tailor/h_disp_a[10]/opit_0_L5Q_perm/Z
                                   net (fanout=17)       0.365       4.388         u_lcd_rgb_top/u_lcd_display/N51 [6]
 CLMS_122_137/Y0                   td                    0.150       4.538 f       u_lcd_rgb_top/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=18)       0.367       4.905         u_lcd_rgb_top/u_clk_div/N19
 CLMA_114_140/Y2                   td                    0.162       5.067 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[6]/opit_0_L5Q_perm/Z
                                   net (fanout=8)        0.168       5.235         u_lcd_rgb_top/u_lcd_driver/v_sync [3]
                                   td                    0.368       5.603 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.603         u_lcd_rgb_top/u_lcd_display/N7_1.co [2]
 CLMA_114_136/COUT                 td                    0.044       5.647 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.647         u_lcd_rgb_top/u_lcd_display/N7_1.co [4]
 CLMA_114_140/Y0                   td                    0.206       5.853 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        0.256       6.109         u_lcd_rgb_top/u_lcd_display/N58 [9]
 CLMS_114_137/COUT                 td                    0.391       6.500 r       u_lcd_rgb_top/u_lcd_display/N32.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.500         u_lcd_rgb_top/u_lcd_display/N32.co [8]
 CLMS_114_141/Y0                   td                    0.206       6.706 f       u_lcd_rgb_top/u_lcd_display/N32.lt_5/gateop_perm/Y
                                   net (fanout=2)        0.157       6.863         u_lcd_rgb_top/u_lcd_display/N32
 CLMA_114_140/Y3                   td                    0.211       7.074 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.040       8.114         rdata_req        
                                   td                    0.365       8.479 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.479         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4819
 CLMA_154_96/Y3                    td                    0.387       8.866 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.163       9.029         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [4]
 CLMA_158_97/Y2                    td                    0.381       9.410 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[4]/gateop_perm/Z
                                   net (fanout=1)        0.359       9.769         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_158_101/COUT                 td                    0.265      10.034 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.034         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6]
                                   td                    0.044      10.078 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.078         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_158_105/Y2                   td                    0.122      10.200 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.280      10.480         _N8              
 CLMA_162_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  10.480         Logic Levels: 14 
                                                                                   Logic: 4.439ns(53.321%), Route: 3.886ns(46.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       0.928      21.772         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.167      21.939 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       0.773      22.712         lcd_clk          
 CLMA_162_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.326      23.038                          
 clock uncertainty                                      -0.050      22.988                          

 Setup time                                             -0.061      22.927                          

 Data required time                                                 22.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.927                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.447                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.572
  Launch Clock Delay      :  2.155
  Clock Pessimism Removal :  0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.047       2.155         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q3                   tco                   0.220       2.375 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.171       2.546         lcd_id[2]        
 CLMA_110_128/Y0                   td                    0.376       2.922 r       u_lcd_rgb_top/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.299       3.221         u_lcd_rgb_top/u_clk_div/_N42288
 CLMA_118_136/Y1                   td                    0.162       3.383 r       u_lcd_rgb_top/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=38)       0.261       3.644         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_114_133/Y2                   td                    0.379       4.023 f       u_cmos_data_top/u_cmos_tailor/h_disp_a[10]/opit_0_L5Q_perm/Z
                                   net (fanout=17)       0.365       4.388         u_lcd_rgb_top/u_lcd_display/N51 [6]
 CLMS_122_137/Y0                   td                    0.150       4.538 f       u_lcd_rgb_top/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=18)       0.367       4.905         u_lcd_rgb_top/u_clk_div/N19
 CLMA_114_140/Y2                   td                    0.162       5.067 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[6]/opit_0_L5Q_perm/Z
                                   net (fanout=8)        0.168       5.235         u_lcd_rgb_top/u_lcd_driver/v_sync [3]
                                   td                    0.368       5.603 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.603         u_lcd_rgb_top/u_lcd_display/N7_1.co [2]
 CLMA_114_136/COUT                 td                    0.044       5.647 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.647         u_lcd_rgb_top/u_lcd_display/N7_1.co [4]
 CLMA_114_140/Y0                   td                    0.206       5.853 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        0.256       6.109         u_lcd_rgb_top/u_lcd_display/N58 [9]
 CLMS_114_137/COUT                 td                    0.391       6.500 r       u_lcd_rgb_top/u_lcd_display/N32.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.500         u_lcd_rgb_top/u_lcd_display/N32.co [8]
 CLMS_114_141/Y0                   td                    0.206       6.706 f       u_lcd_rgb_top/u_lcd_display/N32.lt_5/gateop_perm/Y
                                   net (fanout=2)        0.157       6.863         u_lcd_rgb_top/u_lcd_display/N32
 CLMA_114_140/Y3                   td                    0.211       7.074 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.040       8.114         rdata_req        
                                   td                    0.365       8.479 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.479         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4819
 CLMA_154_96/COUT                  td                    0.044       8.523 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.523         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4821
 CLMA_154_100/Y1                   td                    0.383       8.906 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.485       9.391         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [6]
 CLMA_158_100/B3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.391         Logic Levels: 12 
                                                                                   Logic: 3.667ns(50.677%), Route: 3.569ns(49.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       0.928      21.772         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.167      21.939 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       0.633      22.572         lcd_clk          
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.326      22.898                          
 clock uncertainty                                      -0.050      22.848                          

 Setup time                                             -0.290      22.558                          

 Data required time                                                 22.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.558                          
 Data arrival time                                                   9.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.717  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.546
  Launch Clock Delay      :  2.155
  Clock Pessimism Removal :  0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.047       2.155         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q3                   tco                   0.220       2.375 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.171       2.546         lcd_id[2]        
 CLMA_110_128/Y0                   td                    0.376       2.922 r       u_lcd_rgb_top/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.299       3.221         u_lcd_rgb_top/u_clk_div/_N42288
 CLMA_118_136/Y1                   td                    0.162       3.383 r       u_lcd_rgb_top/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=38)       0.261       3.644         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_114_133/Y2                   td                    0.379       4.023 f       u_cmos_data_top/u_cmos_tailor/h_disp_a[10]/opit_0_L5Q_perm/Z
                                   net (fanout=17)       0.365       4.388         u_lcd_rgb_top/u_lcd_display/N51 [6]
 CLMS_122_137/Y0                   td                    0.150       4.538 f       u_lcd_rgb_top/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=18)       0.367       4.905         u_lcd_rgb_top/u_clk_div/N19
 CLMA_114_140/Y2                   td                    0.162       5.067 r       u_cmos_data_top/u_cmos_tailor/h_disp_a[6]/opit_0_L5Q_perm/Z
                                   net (fanout=8)        0.168       5.235         u_lcd_rgb_top/u_lcd_driver/v_sync [3]
                                   td                    0.368       5.603 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.603         u_lcd_rgb_top/u_lcd_display/N7_1.co [2]
 CLMA_114_136/COUT                 td                    0.044       5.647 r       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.647         u_lcd_rgb_top/u_lcd_display/N7_1.co [4]
 CLMA_114_140/Y0                   td                    0.206       5.853 f       u_lcd_rgb_top/u_lcd_display/N7_1.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        0.256       6.109         u_lcd_rgb_top/u_lcd_display/N58 [9]
 CLMS_114_137/COUT                 td                    0.391       6.500 r       u_lcd_rgb_top/u_lcd_display/N32.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.500         u_lcd_rgb_top/u_lcd_display/N32.co [8]
 CLMS_114_141/Y0                   td                    0.206       6.706 f       u_lcd_rgb_top/u_lcd_display/N32.lt_5/gateop_perm/Y
                                   net (fanout=2)        0.157       6.863         u_lcd_rgb_top/u_lcd_display/N32
 CLMA_114_140/Y3                   td                    0.211       7.074 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=23)       1.040       8.114         rdata_req        
                                   td                    0.365       8.479 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.479         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4819
 CLMA_154_96/COUT                  td                    0.044       8.523 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.523         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4821
                                   td                    0.044       8.567 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.567         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4823
 CLMA_154_100/COUT                 td                    0.044       8.611 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.611         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4825
 CLMA_154_104/Y1                   td                    0.366       8.977 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.259       9.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [10]
 CLMS_154_109/B2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.236         Logic Levels: 13 
                                                                                   Logic: 3.738ns(52.789%), Route: 3.343ns(47.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       0.928      21.772         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.167      21.939 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       0.607      22.546         lcd_clk          
 CLMS_154_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.326      22.872                          
 clock uncertainty                                      -0.050      22.822                          

 Setup time                                             -0.286      22.536                          

 Data required time                                                 22.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.536                          
 Data arrival time                                                   9.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.435
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  -0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.174       2.018         nt_sys_clk       
 CLMS_114_185/CLK                                                          r       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_185/Q1                   tco                   0.180       2.198 f       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.065       2.263         u_ov7725_dri/u_i2c_dri/clk_cnt [2]
 CLMA_114_184/C4                                                           f       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.263         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.469%), Route: 0.065ns(26.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.327       2.435         nt_sys_clk       
 CLMA_114_184/CLK                                                          r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.402       2.033                          
 clock uncertainty                                       0.000       2.033                          

 Hold time                                              -0.028       2.005                          

 Data required time                                                  2.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.005                          
 Data arrival time                                                   2.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.037
  Launch Clock Delay      :  1.681
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       0.837       1.681         nt_sys_clk       
 CLMA_118_132/CLK                                                          r       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK

 CLMA_118_132/Q3                   tco                   0.178       1.859 f       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       1.918         u_lcd_rgb_top/u_clk_div/div_4_cnt
 CLMA_118_132/D4                                                           f       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.918         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       0.929       2.037         nt_sys_clk       
 CLMA_118_132/CLK                                                          r       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.356       1.681                          
 clock uncertainty                                       0.000       1.681                          

 Hold time                                              -0.028       1.653                          

 Data required time                                                  1.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.653                          
 Data arrival time                                                   1.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.435
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  -0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.174       2.018         nt_sys_clk       
 CLMA_114_184/CLK                                                          r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_184/Q3                   tco                   0.178       2.196 f       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.257         u_ov7725_dri/u_i2c_dri/clk_cnt [3]
 CLMA_114_184/D4                                                           f       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.257         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.327       2.435         nt_sys_clk       
 CLMA_114_184/CLK                                                          r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.417       2.018                          
 clock uncertainty                                       0.000       2.018                          

 Hold time                                              -0.028       1.990                          

 Data required time                                                  1.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.990                          
 Data arrival time                                                   2.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.161       3.700         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_125/Q2                   tco                   0.223       3.923 f       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        0.829       4.752         u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1
 CLMS_66_121/Y6AB                  td                    0.101       4.853 f       CLKROUTE_43/Z    
                                   net (fanout=1)        0.624       5.477         ntR1249          
 CLMA_46_72/Y6CD                   td                    0.103       5.580 f       CLKROUTE_42/Z    
                                   net (fanout=1)        0.336       5.916         ntR1248          
 CLMA_46_44/Y6CD                   td                    0.103       6.019 f       CLKROUTE_41/Z    
                                   net (fanout=1)        0.742       6.761         ntR1247          
 CLMS_50_69/Y6CD                   td                    0.103       6.864 f       CLKROUTE_40/Z    
                                   net (fanout=1)        0.326       7.190         ntR1246          
 CLMA_50_44/Y6CD                   td                    0.103       7.293 f       CLKROUTE_39/Z    
                                   net (fanout=1)        1.632       8.925         ntR1245          
 CLMS_126_125/Y0                   td                    0.378       9.303 f       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.386       9.689         cmos_frame_vsync 
 CLMS_138_137/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv/D

 Data arrival time                                                   9.689         Logic Levels: 6  
                                                                                   Logic: 1.114ns(18.601%), Route: 4.875ns(81.399%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014      23.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv/CLK
 clock pessimism                                         0.430      23.553                          
 clock uncertainty                                      -0.050      23.503                          

 Setup time                                             -0.068      23.435                          

 Data required time                                                 23.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.435                          
 Data arrival time                                                   9.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L2
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.161       3.700         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_125/Q2                   tco                   0.223       3.923 f       u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        0.829       4.752         u_cmos_data_top/u_cmos_capture_data/cam_vsync_d1
 CLMS_66_121/Y6AB                  td                    0.101       4.853 f       CLKROUTE_43/Z    
                                   net (fanout=1)        0.624       5.477         ntR1249          
 CLMA_46_72/Y6CD                   td                    0.103       5.580 f       CLKROUTE_42/Z    
                                   net (fanout=1)        0.336       5.916         ntR1248          
 CLMA_46_44/Y6CD                   td                    0.103       6.019 f       CLKROUTE_41/Z    
                                   net (fanout=1)        0.742       6.761         ntR1247          
 CLMS_50_69/Y6CD                   td                    0.103       6.864 f       CLKROUTE_40/Z    
                                   net (fanout=1)        0.326       7.190         ntR1246          
 CLMA_50_44/Y6CD                   td                    0.103       7.293 f       CLKROUTE_39/Z    
                                   net (fanout=1)        1.632       8.925         ntR1245          
 CLMS_126_125/A2                                                           f       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.925         Logic Levels: 5  
                                                                                   Logic: 0.736ns(14.086%), Route: 4.489ns(85.914%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.041      23.150         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.550      23.700                          
 clock uncertainty                                      -0.050      23.650                          

 Setup time                                             -0.305      23.345                          

 Data required time                                                 23.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.345                          
 Data arrival time                                                   8.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  3.692
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.153       3.692         ntclkbufg_1      
 CLMA_130_121/CLK                                                          r       u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_121/Q2                   tco                   0.223       3.915 f       u_cmos_data_top/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=38)       1.722       5.637         u_cmos_data_top/u_cmos_capture_data/frame_val_flag
 CLMS_182_57/Y6AB                  td                    0.101       5.738 f       CLKROUTE_66/Z    
                                   net (fanout=1)        3.092       8.830         ntR1272          
 CLMS_126_125/A4                                                           f       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.830         Logic Levels: 1  
                                                                                   Logic: 0.324ns(6.306%), Route: 4.814ns(93.694%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.041      23.150         ntclkbufg_1      
 CLMS_126_125/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/cam_vsync_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.644                          
 clock uncertainty                                      -0.050      23.594                          

 Setup time                                             -0.079      23.515                          

 Data required time                                                 23.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.515                          
 Data arrival time                                                   8.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/cmos_data_t[13]/opit_0/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/wr_data_tailor[13]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.666
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.007       3.116         ntclkbufg_1      
 CLMA_130_97/CLK                                                           r       u_cmos_data_top/u_cmos_capture_data/cmos_data_t[13]/opit_0/CLK

 CLMA_130_97/Q0                    tco                   0.179       3.295 f       u_cmos_data_top/u_cmos_capture_data/cmos_data_t[13]/opit_0/Q
                                   net (fanout=2)        0.059       3.354         u_cmos_data_top/u_cmos_capture_data/cmos_data_t [13]
 CLMA_130_96/B4                                                            f       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[13]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.354         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.127       3.666         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.535       3.131                          
 clock uncertainty                                       0.000       3.131                          

 Hold time                                              -0.029       3.102                          

 Data required time                                                  3.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.102                          
 Data arrival time                                                   3.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_capture_data/cmos_data_t[14]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.666
  Launch Clock Delay      :  3.112
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.003       3.112         ntclkbufg_1      
 CLMA_130_93/CLK                                                           r       u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK

 CLMA_130_93/Q0                    tco                   0.182       3.294 r       u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.430         u_cmos_data_top/u_cmos_capture_data/cam_data_d0 [6]
 CLMA_130_97/AD                                                            r       u_cmos_data_top/u_cmos_capture_data/cmos_data_t[14]/opit_0/D

 Data arrival time                                                   3.430         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.127       3.666         ntclkbufg_1      
 CLMA_130_97/CLK                                                           r       u_cmos_data_top/u_cmos_capture_data/cmos_data_t[14]/opit_0/CLK
 clock pessimism                                        -0.535       3.131                          
 clock uncertainty                                       0.000       3.131                          

 Hold time                                               0.034       3.165                          

 Data required time                                                  3.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.165                          
 Data arrival time                                                   3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/v_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/v_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.688
  Launch Clock Delay      :  3.138
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.029       3.138         ntclkbufg_1      
 CLMA_130_128/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_130_128/Q3                   tco                   0.178       3.316 f       u_cmos_data_top/u_cmos_tailor/v_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.375         u_cmos_data_top/u_cmos_tailor/v_cnt [0]
 CLMA_130_128/D4                                                           f       u_cmos_data_top/u_cmos_tailor/v_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.375         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.149       3.688         ntclkbufg_1      
 CLMA_130_128/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.550       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                              -0.028       3.110                          

 Data required time                                                  3.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.110                          
 Data arrival time                                                   3.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.138      14.989         ntclkbufg_0      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_154_125/Q2                   tco                   0.223      15.212 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.378      15.590         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_150_120/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.590         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.105%), Route: 0.378ns(62.895%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.017      23.126         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      23.126                          
 clock uncertainty                                      -0.050      23.076                          

 Setup time                                             -0.068      23.008                          

 Data required time                                                 23.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.008                          
 Data arrival time                                                  15.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.138      14.989         ntclkbufg_0      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.223      15.212 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.374      15.586         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_150_120/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  15.586         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.353%), Route: 0.374ns(62.647%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.017      23.126         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.126                          
 clock uncertainty                                      -0.050      23.076                          

 Setup time                                             -0.068      23.008                          

 Data required time                                                 23.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.008                          
 Data arrival time                                                  15.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  4.988
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.137      14.988         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_150_121/Q1                   tco                   0.223      15.211 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.368      15.579         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_150_120/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  15.579         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.733%), Route: 0.368ns(62.267%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.017      23.126         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      23.126                          
 clock uncertainty                                      -0.050      23.076                          

 Setup time                                             -0.068      23.008                          

 Data required time                                                 23.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.008                          
 Data arrival time                                                  15.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.676
  Launch Clock Delay      :  4.325
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.017      24.325         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_150_121/Q2                   tco                   0.183      24.508 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063      24.571         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_150_120/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  24.571         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.390%), Route: 0.063ns(25.610%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.137      23.676         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      23.676                          
 clock uncertainty                                       0.050      23.726                          

 Hold time                                              -0.011      23.715                          

 Data required time                                                 23.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.715                          
 Data arrival time                                                  24.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.670
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.008      24.316         ntclkbufg_0      
 CLMS_150_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMS_150_133/Q3                   tco                   0.182      24.498 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.637         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_146_132/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  24.637         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.131      23.670         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      23.670                          
 clock uncertainty                                       0.050      23.720                          

 Hold time                                               0.034      23.754                          

 Data required time                                                 23.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.754                          
 Data arrival time                                                  24.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.675
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.013      24.321         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q2                   tco                   0.183      24.504 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.643         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_146_128/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.643         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.136      23.675         ntclkbufg_1      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      23.675                          
 clock uncertainty                                       0.050      23.725                          

 Hold time                                              -0.011      23.714                          

 Data required time                                                 23.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.714                          
 Data arrival time                                                  24.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/v_pixel[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/Y[3]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.582  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.274
  Launch Clock Delay      :  3.692
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.153       3.692         ntclkbufg_1      
 CLMA_122_136/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_pixel[3]/opit_0_L5Q_perm/CLK

 CLMA_122_136/Q0                   tco                   0.221       3.913 f       u_cmos_data_top/u_cmos_tailor/v_pixel[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.331       4.244         u_cmos_data_top/u_cmos_tailor/v_pixel [3]
 CLMS_122_113/Y6AB                 td                    0.101       4.345 f       CLKROUTE_53/Z    
                                   net (fanout=1)        5.091       9.436         ntR1259          
 APM_170_152/Y[3]                                                          f       u_cmos_data_top/u_cmos_tailor/N8/gopapm/Y[3]

 Data arrival time                                                   9.436         Logic Levels: 1  
                                                                                   Logic: 0.322ns(5.606%), Route: 5.422ns(94.394%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.966      14.274         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000      14.274                          
 clock uncertainty                                      -0.350      13.924                          

 Setup time                                             -1.765      12.159                          

 Data required time                                                 12.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.159                          
 Data arrival time                                                   9.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/h_pixel[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[6]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.274
  Launch Clock Delay      :  3.657
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.118       3.657         ntclkbufg_1      
 CLMA_146_145/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/h_pixel[6]/opit_0_L5Q_perm/CLK

 CLMA_146_145/Q1                   tco                   0.223       3.880 f       u_cmos_data_top/u_cmos_tailor/h_pixel[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.684       5.564         h_pixel[6]       
 CLMA_234_212/Y6CD                 td                    0.103       5.667 f       CLKROUTE_45/Z    
                                   net (fanout=2)        3.729       9.396         ntR1250          
 APM_170_152/X[6]                                                          f       u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[6]

 Data arrival time                                                   9.396         Logic Levels: 1  
                                                                                   Logic: 0.326ns(5.680%), Route: 5.413ns(94.320%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.966      14.274         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000      14.274                          
 clock uncertainty                                      -0.350      13.924                          

 Setup time                                             -1.790      12.134                          

 Data required time                                                 12.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.134                          
 Data arrival time                                                   9.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_cmos_data_top/u_cmos_tailor/h_pixel[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[9]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.274
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.127       3.666         ntclkbufg_1      
 CLMA_146_136/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/h_pixel[9]/opit_0_L5Q_perm/CLK

 CLMA_146_136/Q0                   tco                   0.221       3.887 f       u_cmos_data_top/u_cmos_tailor/h_pixel[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.498       5.385         h_pixel[9]       
 CLMS_226_213/Y6AB                 td                    0.101       5.486 f       CLKROUTE_57/Z    
                                   net (fanout=1)        0.831       6.317         ntR1263          
 CLMA_226_216/Y6CD                 td                    0.103       6.420 f       CLKROUTE_56/Z    
                                   net (fanout=1)        0.696       7.116         ntR1262          
 CLMA_222_216/Y6CD                 td                    0.103       7.219 f       CLKROUTE_55/Z    
                                   net (fanout=1)        0.172       7.391         ntR1261          
 CLMA_226_212/Y6CD                 td                    0.103       7.494 f       CLKROUTE_54/Z    
                                   net (fanout=3)        1.824       9.318         ntR1260          
 APM_170_152/X[9]                                                          f       u_cmos_data_top/u_cmos_tailor/N8/gopapm/X[9]

 Data arrival time                                                   9.318         Logic Levels: 4  
                                                                                   Logic: 0.631ns(11.164%), Route: 5.021ns(88.836%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.966      14.274         ntclkbufg_0      
 APM_170_152/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/N8/gopapm/CLK
 clock pessimism                                         0.000      14.274                          
 clock uncertainty                                      -0.350      13.924                          

 Setup time                                             -1.790      12.134                          

 Data required time                                                 12.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.134                          
 Data arrival time                                                   9.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.816                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.860  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.987
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.018       3.127         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q2                   tco                   0.183       3.310 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.816       4.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_70_176/Y6AB                  td                    0.092       4.218 r       CLKROUTE_31/Z    
                                   net (fanout=1)        0.167       4.385         ntR1237          
 CLMS_70_197/Y6AB                  td                    0.092       4.477 r       CLKROUTE_30/Z    
                                   net (fanout=1)        1.519       5.996         ntR1236          
 CLMA_146_129/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   5.996         Logic Levels: 2  
                                                                                   Logic: 0.367ns(12.792%), Route: 2.502ns(87.208%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.136       4.987         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       4.987                          
 clock uncertainty                                       0.350       5.337                          

 Hold time                                              -0.011       5.326                          

 Data required time                                                  5.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.326                          
 Data arrival time                                                   5.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.031       3.140         ntclkbufg_1      
 CLMA_138_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_138_124/Q1                   tco                   0.184       3.324 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.789       6.113         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_146_125/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   6.113         Logic Levels: 0  
                                                                                   Logic: 0.184ns(6.189%), Route: 2.789ns(93.811%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.145       4.996         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       4.996                          
 clock uncertainty                                       0.350       5.346                          

 Hold time                                              -0.011       5.335                          

 Data required time                                                  5.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.335                          
 Data arrival time                                                   6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.982
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.018       3.127         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.182       3.309 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.817       6.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMA_146_133/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                   6.126         Logic Levels: 0  
                                                                                   Logic: 0.182ns(6.069%), Route: 2.817ns(93.931%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.131       4.982         ntclkbufg_0      
 CLMA_146_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.000       4.982                          
 clock uncertainty                                       0.350       5.332                          

 Hold time                                              -0.011       5.321                          

 Data required time                                                  5.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.321                          
 Data arrival time                                                   6.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.145       4.996         ntclkbufg_0      
 CLMA_202_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_125/Q0                   tco                   0.221       5.217 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.375       5.592         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_202_112/Y1                   td                    0.359       5.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.157       6.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5880
 CLMA_202_112/Y0                   td                    0.233       6.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.416       6.757         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5892
 CLMS_198_89/Y3                    td                    0.211       6.968 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.400       7.368         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5896
 CLMS_194_109/Y1                   td                    0.212       7.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=9)        0.489       8.069         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMS_198_89/Y2                    td                    0.150       8.219 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=113)      0.615       8.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_56/CECO                  td                    0.132       8.966 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.966         ntR676           
 CLMA_214_60/CECO                  td                    0.132       9.098 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.098         ntR675           
 CLMA_214_68/CECO                  td                    0.132       9.230 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.230         ntR674           
 CLMA_214_72/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.230         Logic Levels: 8  
                                                                                   Logic: 1.782ns(42.088%), Route: 2.452ns(57.912%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.978      14.286         ntclkbufg_0      
 CLMA_214_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.607      14.893                          
 clock uncertainty                                      -0.350      14.543                          

 Setup time                                             -0.576      13.967                          

 Data required time                                                 13.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.967                          
 Data arrival time                                                   9.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.145       4.996         ntclkbufg_0      
 CLMA_202_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_125/Q0                   tco                   0.221       5.217 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.375       5.592         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_202_112/Y1                   td                    0.359       5.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.157       6.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5880
 CLMA_202_112/Y0                   td                    0.233       6.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.416       6.757         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5892
 CLMS_198_89/Y3                    td                    0.211       6.968 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.400       7.368         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5896
 CLMS_194_109/Y1                   td                    0.212       7.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=9)        0.489       8.069         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMS_198_89/Y2                    td                    0.150       8.219 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=113)      0.615       8.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_56/CECO                  td                    0.132       8.966 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.966         ntR676           
 CLMA_214_60/CECO                  td                    0.132       9.098 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.098         ntR675           
 CLMA_214_68/CECO                  td                    0.132       9.230 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.230         ntR674           
 CLMA_214_72/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.230         Logic Levels: 8  
                                                                                   Logic: 1.782ns(42.088%), Route: 2.452ns(57.912%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.978      14.286         ntclkbufg_0      
 CLMA_214_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.607      14.893                          
 clock uncertainty                                      -0.350      14.543                          

 Setup time                                             -0.576      13.967                          

 Data required time                                                 13.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.967                          
 Data arrival time                                                   9.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[90]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.145       4.996         ntclkbufg_0      
 CLMA_202_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_125/Q0                   tco                   0.221       5.217 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.375       5.592         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_202_112/Y1                   td                    0.359       5.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.157       6.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5880
 CLMA_202_112/Y0                   td                    0.233       6.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.416       6.757         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5892
 CLMS_198_89/Y3                    td                    0.211       6.968 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.400       7.368         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N5896
 CLMS_194_109/Y1                   td                    0.212       7.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=9)        0.489       8.069         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMS_198_89/Y2                    td                    0.150       8.219 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=113)      0.615       8.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_56/CECO                  td                    0.132       8.966 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.966         ntR676           
 CLMA_214_60/CECO                  td                    0.132       9.098 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.098         ntR675           
 CLMA_214_68/CECO                  td                    0.132       9.230 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.230         ntR674           
 CLMA_214_72/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[90]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.230         Logic Levels: 8  
                                                                                   Logic: 1.782ns(42.088%), Route: 2.452ns(57.912%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.978      14.286         ntclkbufg_0      
 CLMA_214_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[90]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.607      14.893                          
 clock uncertainty                                      -0.350      14.543                          

 Setup time                                             -0.576      13.967                          

 Data required time                                                 13.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.967                          
 Data arrival time                                                   9.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[115]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[83]/opit_0_inv_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.958
  Launch Clock Delay      :  4.300
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.992       4.300         ntclkbufg_0      
 CLMA_178_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[115]/opit_0_inv/CLK

 CLMA_178_132/Q3                   tco                   0.182       4.482 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[115]/opit_0_inv/Q
                                   net (fanout=1)        0.198       4.680         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [115]
 CLMS_178_137/B1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[83]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.107       4.958         ntclkbufg_0      
 CLMS_178_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[83]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.647       4.311                          
 clock uncertainty                                       0.200       4.511                          

 Hold time                                              -0.084       4.427                          

 Data required time                                                  4.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.427                          
 Data arrival time                                                   4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.993
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.018       4.326         ntclkbufg_0      
 CLMS_226_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q0                   tco                   0.182       4.508 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.198       4.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [6]
 CLMS_226_141/A1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.706         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.142       4.993         ntclkbufg_0      
 CLMS_226_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.648       4.345                          
 clock uncertainty                                       0.200       4.545                          

 Hold time                                              -0.093       4.452                          

 Data required time                                                  4.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.452                          
 Data arrival time                                                   4.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  4.288
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.980       4.288         ntclkbufg_0      
 CLMA_174_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]/opit_0_inv/CLK

 CLMA_174_105/Q3                   tco                   0.182       4.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]/opit_0_inv/Q
                                   net (fanout=2)        0.139       4.609         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [41]
 CLMA_178_104/A2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.609         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.103       4.954         ntclkbufg_0      
 CLMA_178_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.607       4.347                          
 clock uncertainty                                       0.200       4.547                          

 Hold time                                              -0.192       4.355                          

 Data required time                                                  4.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.355                          
 Data arrival time                                                   4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.247
  Launch Clock Delay      :  2.695
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.695         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_134_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_134_157/Q0                   tco                   0.221       2.916 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=556)      1.460       4.376         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_80/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.376         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.147%), Route: 1.460ns(86.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.961      22.247         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.541                          
 clock uncertainty                                      -0.050      22.491                          

 Recovery time                                          -0.476      22.015                          

 Data required time                                                 22.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.015                          
 Data arrival time                                                   4.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.695
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.695         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_134_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_134_157/Q0                   tco                   0.221       2.916 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=556)      1.394       4.310         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q/RS

 Data arrival time                                                   4.310         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.684%), Route: 1.394ns(86.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.941      22.227         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.294      22.521                          
 clock uncertainty                                      -0.050      22.471                          

 Recovery time                                          -0.476      21.995                          

 Data required time                                                 21.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.995                          
 Data arrival time                                                   4.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.695
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.695         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_134_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_134_157/Q0                   tco                   0.221       2.916 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=556)      1.394       4.310         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS

 Data arrival time                                                   4.310         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.684%), Route: 1.394ns(86.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.941      22.227         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                         0.294      22.521                          
 clock uncertainty                                      -0.050      22.471                          

 Recovery time                                          -0.476      21.995                          

 Data required time                                                 21.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.995                          
 Data arrival time                                                   4.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  2.241
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.241         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_162_73/Q2                    tco                   0.183       2.424 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.198       2.622         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_166_76/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.622         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.031%), Route: 0.198ns(51.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075       2.655         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.297                          
 clock uncertainty                                       0.000       2.297                          

 Removal time                                           -0.187       2.110                          

 Data required time                                                  2.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.110                          
 Data arrival time                                                   2.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  2.241
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.241         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_162_73/Q2                    tco                   0.183       2.424 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.198       2.622         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_166_76/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.622         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.031%), Route: 0.198ns(51.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075       2.655         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.297                          
 clock uncertainty                                       0.000       2.297                          

 Removal time                                           -0.187       2.110                          

 Data required time                                                  2.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.110                          
 Data arrival time                                                   2.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.643
  Launch Clock Delay      :  2.241
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.241         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_162_73/Q2                    tco                   0.183       2.424 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.310       2.734         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_69/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.183ns(37.120%), Route: 0.310ns(62.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063       2.643         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.285                          
 clock uncertainty                                       0.000       2.285                          

 Removal time                                           -0.187       2.098                          

 Data required time                                                  2.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.098                          
 Data arrival time                                                   2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/wr_data_tailor[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  4.970
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.119      14.970         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.223      15.193 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.748      15.941         init_calib_complete
 CLMA_110_152/Y1                   td                    0.151      16.092 f       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.958      17.050         u_cmos_data_top/u_cmos_capture_data/N7
 CLMA_134_92/RS                                                            f       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.050         Logic Levels: 1  
                                                                                   Logic: 0.374ns(17.981%), Route: 1.706ns(82.019%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.000      23.109         ntclkbufg_1      
 CLMA_134_92/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.109                          
 clock uncertainty                                      -0.050      23.059                          

 Recovery time                                          -0.476      22.583                          

 Data required time                                                 22.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.583                          
 Data arrival time                                                  17.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/wr_data_tailor[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  4.970
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.119      14.970         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.223      15.193 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.748      15.941         init_calib_complete
 CLMA_110_152/Y1                   td                    0.151      16.092 f       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.958      17.050         u_cmos_data_top/u_cmos_capture_data/N7
 CLMA_134_92/RS                                                            f       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.050         Logic Levels: 1  
                                                                                   Logic: 0.374ns(17.981%), Route: 1.706ns(82.019%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.000      23.109         ntclkbufg_1      
 CLMA_134_92/CLK                                                           r       u_cmos_data_top/u_cmos_tailor/wr_data_tailor[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.109                          
 clock uncertainty                                      -0.050      23.059                          

 Recovery time                                          -0.476      22.583                          

 Data required time                                                 22.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.583                          
 Data arrival time                                                  17.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.858  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.112
  Launch Clock Delay      :  4.970
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.119      14.970         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.223      15.193 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.748      15.941         init_calib_complete
 CLMA_110_152/Y1                   td                    0.151      16.092 f       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.951      17.043         u_cmos_data_top/u_cmos_capture_data/N7
 CLMA_130_93/RS                                                            f       u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.043         Logic Levels: 1  
                                                                                   Logic: 0.374ns(18.041%), Route: 1.699ns(81.959%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.003      23.112         ntclkbufg_1      
 CLMA_130_93/CLK                                                           r       u_cmos_data_top/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.112                          
 clock uncertainty                                      -0.050      23.062                          

 Recovery time                                          -0.476      22.586                          

 Data required time                                                 22.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.586                          
 Data arrival time                                                  17.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/h_disp_a[8]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.000      24.308         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.184      24.492 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.570      25.062         init_calib_complete
 CLMA_110_152/Y1                   td                    0.131      25.193 r       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.321      25.514         u_cmos_data_top/u_cmos_capture_data/N7
 CLMS_126_137/RSCO                 td                    0.085      25.599 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.599         ntR12            
 CLMS_126_141/RSCI                                                         r       u_cmos_data_top/u_cmos_tailor/h_disp_a[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.599         Logic Levels: 2  
                                                                                   Logic: 0.400ns(30.984%), Route: 0.891ns(69.016%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.139      23.678         ntclkbufg_1      
 CLMS_126_141/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/h_disp_a[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.678                          
 clock uncertainty                                       0.050      23.728                          

 Removal time                                            0.000      23.728                          

 Data required time                                                 23.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.728                          
 Data arrival time                                                  25.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/v_disp_a[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.000      24.308         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.184      24.492 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.570      25.062         init_calib_complete
 CLMA_110_152/Y1                   td                    0.131      25.193 r       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.321      25.514         u_cmos_data_top/u_cmos_capture_data/N7
 CLMS_126_137/RSCO                 td                    0.085      25.599 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.599         ntR12            
 CLMS_126_141/RSCI                                                         r       u_cmos_data_top/u_cmos_tailor/v_disp_a[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.599         Logic Levels: 2  
                                                                                   Logic: 0.400ns(30.984%), Route: 0.891ns(69.016%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.139      23.678         ntclkbufg_1      
 CLMS_126_141/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_disp_a[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.678                          
 clock uncertainty                                       0.050      23.728                          

 Removal time                                            0.000      23.728                          

 Data required time                                                 23.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.728                          
 Data arrival time                                                  25.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_cmos_data_top/u_cmos_tailor/v_disp_a[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.000      24.308         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.184      24.492 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.570      25.062         init_calib_complete
 CLMA_110_152/Y1                   td                    0.131      25.193 r       u_cmos_data_top/u_cmos_capture_data/N7/gateop_perm/Z
                                   net (fanout=91)       0.321      25.514         u_cmos_data_top/u_cmos_capture_data/N7
 CLMS_126_137/RSCO                 td                    0.085      25.599 r       u_cmos_data_top/u_cmos_tailor/v_pixel[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.599         ntR12            
 CLMS_126_141/RSCI                                                         r       u_cmos_data_top/u_cmos_tailor/v_disp_a[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.599         Logic Levels: 2  
                                                                                   Logic: 0.400ns(30.984%), Route: 0.891ns(69.016%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.139      23.678         ntclkbufg_1      
 CLMS_126_141/CLK                                                          r       u_cmos_data_top/u_cmos_tailor/v_disp_a[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.678                          
 clock uncertainty                                       0.050      23.728                          

 Removal time                                            0.000      23.728                          

 Data required time                                                 23.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.728                          
 Data arrival time                                                  25.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.134       3.673         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.221       3.894 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.352       4.246         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.222       4.468 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       4.843       9.311         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_120/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   9.311         Logic Levels: 1  
                                                                                   Logic: 0.443ns(7.857%), Route: 5.195ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.017      23.126         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.430      23.556                          
 clock uncertainty                                      -0.050      23.506                          

 Recovery time                                          -0.476      23.030                          

 Data required time                                                 23.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.030                          
 Data arrival time                                                   9.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.134       3.673         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.221       3.894 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.352       4.246         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.222       4.468 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       4.843       9.311         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_120/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   9.311         Logic Levels: 1  
                                                                                   Logic: 0.443ns(7.857%), Route: 5.195ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.017      23.126         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.430      23.556                          
 clock uncertainty                                      -0.050      23.506                          

 Recovery time                                          -0.476      23.030                          

 Data required time                                                 23.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.030                          
 Data arrival time                                                   9.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.134       3.673         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.221       3.894 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.352       4.246         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.222       4.468 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       4.843       9.311         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_120/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   9.311         Logic Levels: 1  
                                                                                   Logic: 0.443ns(7.857%), Route: 5.195ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.017      23.126         ntclkbufg_1      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.430      23.556                          
 clock uncertainty                                      -0.050      23.506                          

 Recovery time                                          -0.476      23.030                          

 Data required time                                                 23.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.030                          
 Data arrival time                                                   9.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.665
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014       3.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182       3.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.581         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.156       3.737 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       0.238       3.975         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_128/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.975         Logic Levels: 1  
                                                                                   Logic: 0.338ns(39.671%), Route: 0.514ns(60.329%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.126       3.665         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.171                          
 clock uncertainty                                       0.000       3.171                          

 Removal time                                           -0.038       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.686
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014       3.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182       3.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.581         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.158       3.739 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       0.294       4.033         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_117/RSCO                 td                    0.085       4.118 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.118         ntR39            
 CLMS_138_121/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.118         Logic Levels: 2  
                                                                                   Logic: 0.425ns(42.714%), Route: 0.570ns(57.286%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.147       3.686         ntclkbufg_1      
 CLMS_138_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.430       3.256                          
 clock uncertainty                                       0.000       3.256                          

 Removal time                                            0.000       3.256                          

 Data required time                                                  3.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.256                          
 Data arrival time                                                   4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.686
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014       3.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182       3.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.581         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.158       3.739 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       0.294       4.033         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_117/RSCO                 td                    0.085       4.118 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.118         ntR39            
 CLMS_138_121/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.118         Logic Levels: 2  
                                                                                   Logic: 0.425ns(42.714%), Route: 0.570ns(57.286%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.147       3.686         ntclkbufg_1      
 CLMS_138_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.430       3.256                          
 clock uncertainty                                       0.000       3.256                          

 Removal time                                            0.000       3.256                          

 Data required time                                                  3.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.256                          
 Data arrival time                                                   4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.274
  Launch Clock Delay      :  4.981
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.130       4.981         ntclkbufg_0      
 CLMS_126_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK

 CLMS_126_149/Q3                   tco                   0.220       5.201 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.258       5.459         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_130_144/Y1                   td                    0.151       5.610 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       1.730       7.340         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_44/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.340         Logic Levels: 1  
                                                                                   Logic: 0.371ns(15.727%), Route: 1.988ns(84.273%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.966      14.274         ntclkbufg_0      
 DRM_210_44/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.543      14.817                          
 clock uncertainty                                      -0.350      14.467                          

 Recovery time                                          -0.088      14.379                          

 Data required time                                                 14.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.379                          
 Data arrival time                                                   7.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  4.981
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.130       4.981         ntclkbufg_0      
 CLMS_126_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/CLK

 CLMS_126_149/Q3                   tco                   0.220       5.201 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.258       5.459         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_130_144/Y1                   td                    0.151       5.610 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       1.681       7.291         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_4/RSTA[0]                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.291         Logic Levels: 1  
                                                                                   Logic: 0.371ns(16.061%), Route: 1.939ns(83.939%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.009      14.317         ntclkbufg_0      
 DRM_210_4/CLKA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.543      14.860                          
 clock uncertainty                                      -0.350      14.510                          

 Recovery time                                          -0.088      14.422                          

 Data required time                                                 14.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.422                          
 Data arrival time                                                   7.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.298
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.221       5.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.322       6.458         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_234_160/RSCO                 td                    0.105       6.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.563         ntR589           
 CLMA_234_164/RSCO                 td                    0.105       6.668 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.668         ntR588           
 CLMA_234_168/RSCO                 td                    0.105       6.773 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.773         ntR587           
 CLMA_234_172/RSCO                 td                    0.105       6.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.878         ntR586           
 CLMA_234_176/RSCO                 td                    0.105       6.983 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.983         ntR585           
 CLMA_234_180/RSCO                 td                    0.105       7.088 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.088         ntR584           
 CLMA_234_184/RSCO                 td                    0.105       7.193 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.193         ntR583           
 CLMA_234_192/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.193         Logic Levels: 7  
                                                                                   Logic: 0.956ns(41.967%), Route: 1.322ns(58.033%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.990      14.298         ntclkbufg_0      
 CLMA_234_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.543      14.841                          
 clock uncertainty                                      -0.350      14.491                          

 Recovery time                                           0.000      14.491                          

 Data required time                                                 14.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.491                          
 Data arrival time                                                   7.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.926
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.182       4.436 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.285       4.721         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.092       4.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.813         ntR552           
 CLMS_182_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.813         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.016%), Route: 0.285ns(50.984%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.075       4.926         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.607       4.319                          
 clock uncertainty                                       0.200       4.519                          

 Removal time                                            0.000       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.926
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.182       4.436 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.285       4.721         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.092       4.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.813         ntR552           
 CLMS_182_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.813         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.016%), Route: 0.285ns(50.984%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.075       4.926         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.607       4.319                          
 clock uncertainty                                       0.200       4.519                          

 Removal time                                            0.000       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.926
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.182       4.436 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.285       4.721         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.092       4.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.813         ntR552           
 CLMS_182_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.813         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.016%), Route: 0.285ns(50.984%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.075       4.926         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.607       4.319                          
 clock uncertainty                                       0.200       4.519                          

 Removal time                                            0.000       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.134       3.673         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.221       3.894 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.352       4.246         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.222       4.468 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       5.035       9.503         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.503         Logic Levels: 1  
                                                                                   Logic: 0.443ns(7.599%), Route: 5.387ns(92.401%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.017      14.325         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.325                          
 clock uncertainty                                      -0.350      13.975                          

 Recovery time                                          -0.476      13.499                          

 Data required time                                                 13.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.499                          
 Data arrival time                                                   9.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.134       3.673         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.221       3.894 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.352       4.246         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.222       4.468 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       5.035       9.503         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.503         Logic Levels: 1  
                                                                                   Logic: 0.443ns(7.599%), Route: 5.387ns(92.401%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.017      14.325         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.325                          
 clock uncertainty                                      -0.350      13.975                          

 Recovery time                                          -0.476      13.499                          

 Data required time                                                 13.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.499                          
 Data arrival time                                                   9.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.134       3.673         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.221       3.894 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.352       4.246         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.222       4.468 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       5.035       9.503         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.503         Logic Levels: 1  
                                                                                   Logic: 0.443ns(7.599%), Route: 5.387ns(92.401%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.017      14.325         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.325                          
 clock uncertainty                                      -0.350      13.975                          

 Recovery time                                          -0.476      13.499                          

 Data required time                                                 13.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.499                          
 Data arrival time                                                   9.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.963
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014       3.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182       3.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.581         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.158       3.739 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       2.330       6.069         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_88/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.069         Logic Levels: 1  
                                                                                   Logic: 0.340ns(11.541%), Route: 2.606ns(88.459%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.112       4.963         ntclkbufg_0      
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.963                          
 clock uncertainty                                       0.350       5.313                          

 Removal time                                           -0.063       5.250                          

 Data required time                                                  5.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.250                          
 Data arrival time                                                   6.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014       3.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182       3.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.581         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.158       3.739 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       3.267       7.006         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_117/RSCO                 td                    0.085       7.091 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR8             
 CLMA_146_121/RSCO                 td                    0.085       7.176 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.176         ntR7             
 CLMA_146_125/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                   7.176         Logic Levels: 3  
                                                                                   Logic: 0.510ns(12.583%), Route: 3.543ns(87.417%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.145       4.996         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       4.996                          
 clock uncertainty                                       0.350       5.346                          

 Removal time                                            0.000       5.346                          

 Data required time                                                  5.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.346                          
 Data arrival time                                                   7.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.014       3.123         ntclkbufg_1      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182       3.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.581         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_138_137/Y3                   td                    0.158       3.739 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=44)       3.267       7.006         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_117/RSCO                 td                    0.085       7.091 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR8             
 CLMA_146_121/RSCO                 td                    0.085       7.176 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.176         ntR7             
 CLMA_146_125/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                   7.176         Logic Levels: 3  
                                                                                   Logic: 0.510ns(12.583%), Route: 3.543ns(87.417%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.145       4.996         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       4.996                          
 clock uncertainty                                       0.350       5.346                          

 Removal time                                            0.000       5.346                          

 Data required time                                                  5.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.346                          
 Data arrival time                                                   7.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.032       2.140         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.220       2.360 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       1.399       3.759         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   1.780       5.539 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.680       7.219         rddata[11]       
 CLMS_114_121/Y2                   td                    0.150       7.369 f       u_lcd_rgb_top/u_lcd_driver/N15_7[11]/gateop_perm/Z
                                   net (fanout=1)        1.391       8.760         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.106       8.866 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000       8.866         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    2.358      11.224 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      11.271         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  11.271         Logic Levels: 3  
                                                                                   Logic: 4.394ns(58.493%), Route: 3.118ns(41.507%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[15] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.032       2.140         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.220       2.360 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       1.399       3.759         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   1.780       5.539 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.677       7.216         rddata[10]       
 CLMS_114_121/Y1                   td                    0.151       7.367 f       u_lcd_rgb_top/u_lcd_driver/N15_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.190       8.557         u_lcd_rgb_top/lcd_rgb_565 [10]
 IOL_7_141/DO                      td                    0.106       8.663 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_1/O
                                   net (fanout=1)        0.000       8.663         u_lcd_rgb_top.lcd_rgb_tri[15]/ntO
 IOBS_0_140/PAD                    td                    2.358      11.021 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_0/IO
                                   net (fanout=1)        0.059      11.080         nt_lcd_rgb[15]   
 L7                                                                        f       lcd_rgb[15] (port)

 Data arrival time                                                  11.080         Logic Levels: 3  
                                                                                   Logic: 4.395ns(60.033%), Route: 2.926ns(39.967%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[23] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       1.032       2.140         nt_sys_clk       
 CLMA_118_137/Y2                   td                    0.220       2.360 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=87)       1.323       3.683         lcd_clk          
 DRM_210_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_24/QB0[1]                 tco                   1.780       5.463 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.523       6.986         rddata[15]       
 CLMA_114_120/Y1                   td                    0.151       7.137 f       u_lcd_rgb_top/u_lcd_driver/N15_7[15]/gateop_perm/Z
                                   net (fanout=1)        1.292       8.429         u_lcd_rgb_top/lcd_rgb_565 [15]
 IOL_7_145/DO                      td                    0.106       8.535 f       u_lcd_rgb_top.lcd_rgb_tri[23]/opit_1/O
                                   net (fanout=1)        0.000       8.535         u_lcd_rgb_top.lcd_rgb_tri[23]/ntO
 IOBS_0_144/PAD                    td                    2.358      10.893 f       u_lcd_rgb_top.lcd_rgb_tri[23]/opit_0/IO
                                   net (fanout=1)        0.054      10.947         nt_lcd_rgb[23]   
 G3                                                                        f       lcd_rgb[23] (port)

 Data arrival time                                                  10.947         Logic Levels: 3  
                                                                                   Logic: 4.395ns(60.504%), Route: 2.869ns(39.496%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[3] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       mem_dq[3] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[3]     
 IOBS_244_92/DIN                   td                    0.371       0.428 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.428         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_93/RX_DATA_DD             td                    0.371       0.799 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.264       1.063         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3]
 CLMA_238_88/Y1                    td                    0.126       1.189 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.058       1.247         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41643
 CLMS_238_89/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.247         Logic Levels: 3  
                                                                                   Logic: 0.868ns(69.607%), Route: 0.379ns(30.393%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[11]    
 IOBS_244_76/DIN                   td                    0.371       0.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_77/RX_DATA_DD             td                    0.371       0.808 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.993         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_77/Y0                    td                    0.184       1.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.211       1.388         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N42201
 CLMS_238_69/C1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.388         Logic Levels: 3  
                                                                                   Logic: 0.926ns(66.715%), Route: 0.462ns(33.285%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[6]     
 IOBS_244_109/DIN                  td                    0.371       0.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.443         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_110/RX_DATA_DD            td                    0.371       0.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       1.000         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_238_108/Y3                   td                    0.130       1.130 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.288       1.418         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41644
 CLMS_238_89/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.418         Logic Levels: 3  
                                                                                   Logic: 0.872ns(61.495%), Route: 0.546ns(38.505%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           High Pulse Width  DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_128/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_194_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_194_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_178_177/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                 
+---------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/place_route/ov7725_lcd_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/report_timing/ov7725_lcd_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/report_timing/ov7725_lcd.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/report_timing/rtr.db                 
+---------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 933 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
