multi voltag level shifter assign driven floorplan bei sheqin dong satoshi goto abstract technolog scale low power design requir soc design exist techniqu multipl suppli voltag msv pop ular effect method reduc dynam static power level shifter consum area delay consid floorplan paper floorplan system call mvlsaf solv multi voltag level shifter assign problem convex cost network flow algorithm assign arbitrari number legal work voltag minimum cost flow algorithm handl level shifter assign experiment mvlsaf effect term voltag island multi voltag signment level shifter assign floorplan introduct technolog scale low power design sig nific requir system chip design techniqu introduc deal power optimiza tion exist techniqu multipl suppli voltag msv effect method dynam static power reduct maintain perform msv design problem volt age assign time critic modul assign higher voltag noncrit modul assign lower volt age power save degrad circuit perform number previous work address volt age assign floorplan work ispd sign voltag suppli multipl synthesi ring ground power floorplan post iccad plan network power consid generat island voltag floorplan post algorithm ilp dac asp design soc requir formanc generat island voltag glsvlsi tion posi shifter level consid floorplan driven island voltag chen song goto satoshi dong sheqin bei iccad floorplan driven mvs constraint time optim power base flow network dac design island voltag awar floorplan driven applic iccad floorplan driven island voltag iccad optim time power floorplan awar island voltag iccd design chip system architect island age volt awar temperatur scienc manag problem flow network dual integ cost convex solv orlin hochbaum ahuja cas transact ieee represent topolog list block corner ment place floorplan slice dong sheqin hong xianlong iccad land voltag design chip system perform power manag cohn zuchowski paul lackey david refer area posit shifter level consid cost power reduc effect work frame experiment assign shifter level 