<module id="USB_REGS" HW_revision="" description="USB Registers">
	<register id="USBFADDR" width="8" page="1" offset="0x0" internal="0" description="USB Device Functional Address">
		<bitfield id="FUNCADDR" description="Functional Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBPOWER" width="8" page="1" offset="0x0" internal="0" description="USB Power">
		<bitfield id="PWRDNPHY" description="Power Down PHY" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SUSPEND" description="Enable Suspend" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="RESUME" description="Enable Resume Signaling" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="RESET" description="Enable Reset Signaling" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SOFT_CONN" description="Soft Connect/Disconnect" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="ISOUP" description="Isochronous Update" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBTXIS" width="16" page="1" offset="0x1" internal="0" description="USB Transmit Interrupt Status">
		<bitfield id="EP0" description="Transmit Endpoint 0 Interrupt" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="EP1" description="Transmit Endpoint 1 Interrupt" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EP2" description="Transmit Endpoint 2 Interrupt" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EP3" description="Transmit Endpoint 3 Interrupt" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="USBRXIS" width="16" page="1" offset="0x2" internal="0" description="USB Receive Interrupt Status">
		<bitfield id="EP1" description="Recieve Endpoint 1 Interrupt" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EP2" description="Recieve Endpoint 2 Interrupt" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EP3" description="Recieve Endpoint 3 Interrupt" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="USBTXIE" width="16" page="1" offset="0x3" internal="0" description="USB Transmit Interrupt Enable">
		<bitfield id="EP0" description="Transmit Endpoint 0 Interrupt Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="EP1" description="Transmit Endpoint 1 Interrupt Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="EP2" description="Transmit Endpoint 2 Interrupt Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="EP3" description="Transmit Endpoint 3 Interrupt Enable" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXIE" width="16" page="1" offset="0x4" internal="0" description="USB Receive Interrupt Enable">
		<bitfield id="EP1" description="Recieve Endpoint 1 Interrupt Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="EP2" description="Recieve Endpoint 2 Interrupt Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="EP3" description="Recieve Endpoint 3 Interrupt Enable" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="USBIS" width="8" page="1" offset="0x5" internal="0" description="USB General Interrupt Status">
		<bitfield id="SUSPEND" description="SUSPEND Signaling Detected" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="RESUME" description="RESUME Signaling Detected." begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="RESET" description="RESET Signaling Detected" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SOF" description="Start of frame" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DISCON" description="Session Disconnect" begin="5" end="5" width="1" rwaccess="RW"/>
	</register>
	<register id="USBIE" width="8" page="1" offset="0x5" internal="0" description="USB Interrupt Enable">
		<bitfield id="SUSPEND" description="SUSPEND Signaling Detected" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="RESUME" description="RESUME Signaling Detected." begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="RESET" description="RESET Signaling Detected" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SOF" description="Start of frame" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DISCON" description="Session Disconnect" begin="5" end="5" width="1" rwaccess="RW"/>
	</register>
	<register id="USBFRAME" width="16" page="1" offset="0x6" internal="0" description="USB Frame Value">
		<bitfield id="FRAME" description="Frame Number" begin="10" end="0" width="11" rwaccess="R"/>
	</register>
	<register id="USBEPIDX" width="8" page="1" offset="0x7" internal="0" description="USB Endpoint Index">
		<bitfield id="EPIDX" description="Endpoint Index" begin="3" end="0" width="4" rwaccess="RW"/>
	</register>
	<register id="USBTEST" width="8" page="1" offset="0x7" internal="0" description="USB Test Mode">
		<bitfield id="FORCEFS" description="Force Full Speed Upon Reset" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="FIFOACC" description="FIFO Access" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="FORCEH" description="Force Host Mode" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBFIFO0" width="32" page="1" offset="0x10" internal="0" description="USB FIFO Endpoint 0">
		<bitfield id="EPDATA" description="Endpoint Data." begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="USBFIFO1" width="32" page="1" offset="0x12" internal="0" description="USB FIFO Endpoint 1">
		<bitfield id="EPDATA" description="Endpoint Data." begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="USBFIFO2" width="32" page="1" offset="0x14" internal="0" description="USB FIFO Endpoint 2">
		<bitfield id="EPDATA" description="Endpoint Data." begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="USBFIFO3" width="32" page="1" offset="0x16" internal="0" description="USB FIFO Endpoint 3">
		<bitfield id="EPDATA" description="Endpoint Data." begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="USBDEVCTL" width="16" page="1" offset="0x30" internal="0" description="USB Device Control">
		<bitfield id="SESSION" description="Session Start/End" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="HOSTREQ" description="Host Request" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="HOST" description="Host Mode" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="VBUS" description="Vbus Level" begin="4" end="3" width="2" rwaccess="RW"/>
		<bitfield id="LSDEV" description="Low Speed Device Detected" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="FSDEV" description="Full Speed Device Detected" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="DEV" description="Device Mode" begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="USBTXFIFOSZ" width="8" page="1" offset="0x31" internal="0" description="USB Transmit Dynamic FIFO Sizing">
		<bitfield id="SIZE" description="Max Packet Size" begin="3" end="0" width="4" rwaccess="R"/>
		<bitfield id="DPB" description="Double Packet Buffer Support" begin="4" end="4" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXFIFOSZ" width="8" page="1" offset="0x31" internal="0" description="USB Receive Dynamic FIFO Sizing">
		<bitfield id="SIZE" description="Max Packet Size" begin="3" end="0" width="4" rwaccess="R"/>
		<bitfield id="DPB" description="Double Packet Buffer Support" begin="4" end="4" width="1" rwaccess="RW"/>
	</register>
	<register id="USBTXFIFOADD" width="16" page="1" offset="0x32" internal="0" description="USB Transmit FIFO Start Address">
		<bitfield id="ADDR" description="Endpoint Data" begin="8" end="0" width="9" rwaccess="RW"/>
	</register>
	<register id="USBRXFIFOADD" width="16" page="1" offset="0x33" internal="0" description="USB Receive FIFO Start Address">
		<bitfield id="ADDR" description="Endpoint Data" begin="8" end="0" width="9" rwaccess="RW"/>
	</register>
	<register id="USBCONTIM" width="8" page="1" offset="0x3d" internal="0" description="USB Connect Timing">
		<bitfield id="WTID" description="Wait ID" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="WTCON" description="Connect Wait" begin="7" end="4" width="4" rwaccess="RW"/>
	</register>
	<register id="USBFSEOF" width="8" page="1" offset="0x3e" internal="0" description="USB Full-Speed Last Transaction to End of Frame Timing">
		<bitfield id="FSEOFG" description="The full-speed end-of-frame gap field" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBLSEOF" width="8" page="1" offset="0x3f" internal="0" description="USB Low-Speed Last Transaction to End of Frame Timing">
		<bitfield id="LSEOFG" description="The low-speed end-of-frame gap field" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBTXFUNCADDR0" width="8" page="1" offset="0x40" internal="0" description="USB Transmit Functional Address Endpoint 0">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBADDR0" width="8" page="1" offset="0x41" internal="0" description="USB Transmit Hub Address Endpoint 0">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBPORT0" width="8" page="1" offset="0x41" internal="0" description="USB Transmit Hub Port Endpoint 0">
		<bitfield id="ADDR" description="Hub Port" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXFUNCADDR1" width="8" page="1" offset="0x44" internal="0" description="USB Transmit Functional Address Endpoint 1">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBADDR1" width="8" page="1" offset="0x45" internal="0" description="USB Transmit Hub Address Endpoint 1">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBPORT1" width="8" page="1" offset="0x45" internal="0" description="USB Transmit Hub Port Endpoint 1">
		<bitfield id="ADDR" description="Hub Port" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBRXFUNCADDR1" width="8" page="1" offset="0x46" internal="0" description="USB Receive Functional Address Endpoint 1">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBRXHUBADDR1" width="8" page="1" offset="0x47" internal="0" description="USB Receive Hub Address Endpoint 1">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="MULTTRAN" description="Hub has Multiple Translators" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXHUBPORT1" width="8" page="1" offset="0x47" internal="0" description="USB Receive Hub Port Endpoint 1">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXFUNCADDR2" width="8" page="1" offset="0x48" internal="0" description="USB Transmit Functional Address Endpoint 2">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBADDR2" width="8" page="1" offset="0x49" internal="0" description="USB Transmit Hub Address Endpoint 2">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBPORT2" width="8" page="1" offset="0x49" internal="0" description="USB Transmit Hub Port Endpoint 2">
		<bitfield id="ADDR" description="Hub Port" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBRXFUNCADDR2" width="8" page="1" offset="0x4a" internal="0" description="USB Receive Functional Address Endpoint 2">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBRXHUBADDR2" width="8" page="1" offset="0x4b" internal="0" description="USB Receive Hub Address Endpoint 2">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="MULTTRAN" description="Hub has Multiple Translators" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXHUBPORT2" width="8" page="1" offset="0x4b" internal="0" description="USB Receive Hub Port Endpoint 2">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXFUNCADDR3" width="8" page="1" offset="0x4c" internal="0" description="USB Transmit Functional Address Endpoint 3">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBADDR3" width="8" page="1" offset="0x4d" internal="0" description="USB Transmit Hub Address Endpoint 3">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTXHUBPORT3" width="8" page="1" offset="0x4d" internal="0" description="USB Transmit Hub Port Endpoint 3">
		<bitfield id="ADDR" description="Hub Port" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBRXFUNCADDR3" width="8" page="1" offset="0x4e" internal="0" description="USB Receive Functional Address Endpoint 3">
		<bitfield id="ADDR" description="Device Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBRXHUBADDR3" width="8" page="1" offset="0x4f" internal="0" description="USB Receive Hub Address Endpoint 3">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="MULTTRAN" description="Hub has Multiple Translators" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXHUBPORT3" width="8" page="1" offset="0x4f" internal="0" description="USB Receive Hub Port Endpoint 3">
		<bitfield id="ADDR" description="Hub Address" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBCSRL0" width="8" page="1" offset="0x81" internal="0" description="USB Control and Status Endpoint 0 Low">
		<bitfield id="RXRDY" description="Receive Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="TXRDY" description="Transmit Packet Ready" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DATAEND_SETUP" description="Data End/Setup Packet" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SETEND_ERROR" description="Setup End/Error" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALL_RQPKT" description="Send Stall /Request Packet" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="RXRDYC_STATUS" description="RXRDY Clear/STATUS Packet" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SETENDC_NAKTO" description="Setup End Clear/NAK Timeout" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBCSRH0" width="8" page="1" offset="0x81" internal="0" description="USB Control and Status Endpoint 0 High">
		<bitfield id="FLUSH" description="Flush FIFO" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="DT" description="Data Toggle" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="2" end="2" width="1" rwaccess="RW"/>
	</register>
	<register id="USBCOUNT0" width="8" page="1" offset="0x84" internal="0" description="USB Receive Byte Count Endpoint 0">
		<bitfield id="COUNT" description="FIFO Count" begin="6" end="0" width="7" rwaccess="RW"/>
	</register>
	<register id="USBTYPE0" width="8" page="1" offset="0x85" internal="0" description="USB Type Endpoint 0">
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBNAKLMT" width="8" page="1" offset="0x85" internal="0" description="USB NAK Limit">
		<bitfield id="NAKLMT" description="EP0 NAK Limit" begin="4" end="0" width="5" rwaccess="RW"/>
	</register>
	<register id="USBTXMAXP1" width="16" page="1" offset="0x88" internal="0" description="USB Maximum Transmit Data Endpoint 1">
		<bitfield id="MAXLOAD" description="Maximum Payload" begin="10" end="0" width="11" rwaccess="RW"/>
	</register>
	<register id="USBTXCSRL1" width="8" page="1" offset="0x89" internal="0" description="USB Transmit Control and Status Endpoint 1 Low">
		<bitfield id="TXRDY" description="Transmit Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FIFONE" description="FIFO Not Empty" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="UNDRN_ERROR1" description="Underun/Error" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FLUSH" description="Flush FIFO" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="STALL_SETUP" description="Send Stall/Setup Packet" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRDT" description="Clear Data Toggle" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="NAKTO" description="NAK Timeout" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBTXCSRH1" width="8" page="1" offset="0x89" internal="0" description="USB Transmit Control and Status Endpoint 1 High">
		<bitfield id="DT" description="Data Toggle" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DMAMOD" description="DMA Request Mode" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FDT" description="Force Data Toggle" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DMAEN" description="DMA Request Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MODE" description="Mode" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ISO" description="Isochronous Transfers" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AUTOSET" description="Auto Set" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXMAXP1" width="16" page="1" offset="0x8a" internal="0" description="USB Maximum Receive Data Endpoint 1">
		<bitfield id="MAXLOAD" description="Maximum Payload" begin="10" end="0" width="11" rwaccess="RW"/>
	</register>
	<register id="USBRXCSRL1" width="8" page="1" offset="0x8b" internal="0" description="USB Receive Control and Status Endpoint 1 Low">
		<bitfield id="RXRDY" description="Recieve Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FULL" description="FIFO Full" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="OVERERROR1" description="Overrun/Error" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DATAERRNAKTO" description="Data Error/NAK Timeout" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="FLUSH" description="Flush FIFO" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALLREQPKT" description="Send Stall/Request Packet" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRDT" description="Clear Data Toggle" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXCSRH1" width="8" page="1" offset="0x8b" internal="0" description="USB Receive Control and Status Endpoint 1 High">
		<bitfield id="DT" description="Data Toggle" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DMAMOD" description="DMA Request Mode" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DISNYETPIDERR" description="Disable NYET / PID Error" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="DMAEN" description="DMA Request Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ISOAUTORQ" description="Isochronous Transfers/Auto Request" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AUTOCL" description="Auto Clear" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXCOUNT1" width="16" page="1" offset="0x8c" internal="0" description="USB Receive Byte Count Endpoint 1">
		<bitfield id="COUNT" description="Receive Packet Count" begin="12" end="0" width="13" rwaccess="R"/>
	</register>
	<register id="USBTXTYPE1" width="8" page="1" offset="0x8d" internal="0" description="USB Host Transmit Configure Type Endpoint 1">
		<bitfield id="TEP" description="Target Endpoint Number" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="PROTO" description="Protocol" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBTXINTERVAL1" width="8" page="1" offset="0x8d" internal="0" description="USB Host Transmit Interval Endpoint 1">
		<bitfield id="TXPOLLNAKLMT" description="TX Polling / NAK Limit" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBRXTYPE1" width="8" page="1" offset="0x8e" internal="0" description="USB Host Configure Receive Type Endpoint 1">
		<bitfield id="TEP" description="Target Endpoint Number" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="PROTO" description="Protocol" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBRXINTERVAL1" width="8" page="1" offset="0x8e" internal="0" description="USB Host Receive Polling Interval Endpoint 1">
		<bitfield id="RXPOLLNAKLMT" description="RX Polling / NAK Limit" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBTXMAXP2" width="16" page="1" offset="0x90" internal="0" description="USB Maximum Transmit Data Endpoint 2">
		<bitfield id="MAXLOAD" description="Maximum Payload" begin="10" end="0" width="11" rwaccess="RW"/>
	</register>
	<register id="USBTXCSRL2" width="8" page="1" offset="0x91" internal="0" description="USB Transmit Control and Status Endpoint 2 Low">
		<bitfield id="TXRDY" description="Transmit Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FIFONE" description="FIFO Not Empty" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="UNDRNERROR2" description="Underun/Error" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FLUSH" description="Flush FIFO" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="STALL_SETUP" description="Send Stall/Setup Packet" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRDT" description="Clear Data Toggle" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="NAKTO" description="NAK Timeout" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBTXCSRH2" width="8" page="1" offset="0x91" internal="0" description="USB Transmit Control and Status Endpoint 2 High">
		<bitfield id="DT" description="Data Toggle" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DMAMOD" description="DMA Request Mode" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FDT" description="Force Data Toggle" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DMAEN" description="DMA Request Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MODE" description="Mode" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ISO" description="Isochronous Transfers" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AUTOSET" description="Auto Set" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXMAXP2" width="16" page="1" offset="0x92" internal="0" description="USB Maximum Receive Data Endpoint 2">
		<bitfield id="MAXLOAD" description="Maximum Payload" begin="10" end="0" width="11" rwaccess="RW"/>
	</register>
	<register id="USBRXCSRL2" width="8" page="1" offset="0x93" internal="0" description="USB Receive Control and Status Endpoint 2 Low">
		<bitfield id="RXRDY" description="Recieve Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FULL" description="FIFO Full" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="OVERERROR2" description="Overrun/Error" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DATAERRNAKTO" description="Data Error/NAK Timeout" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="FLUSH" description="Flush FIFO" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALLREQPKT" description="Send Stall/Request Packet" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRDT" description="Clear Data Toggle" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXCSRH2" width="8" page="1" offset="0x93" internal="0" description="USB Receive Control and Status Endpoint 2 High">
		<bitfield id="DT" description="Data Toggle" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DMAMOD" description="DMA Request Mode" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DISNYETPIDERR" description="Disable NYET / PID Error" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="DMAEN" description="DMA Request Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ISOAUTORQ" description="Isochronous Transfers/Auto Request" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AUTOCL" description="Auto Clear" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXCOUNT2" width="16" page="1" offset="0x94" internal="0" description="USB Receive Byte Count Endpoint 2">
		<bitfield id="COUNT" description="Receive Packet Count" begin="12" end="0" width="13" rwaccess="R"/>
	</register>
	<register id="USBTXTYPE2" width="8" page="1" offset="0x95" internal="0" description="USB Host Transmit Configure Type Endpoint 2">
		<bitfield id="TEP" description="Target Endpoint Number" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="PROTO" description="Protocol" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBTXINTERVAL2" width="8" page="1" offset="0x95" internal="0" description="USB Host Transmit Interval Endpoint 2">
		<bitfield id="TXPOLLNAKLMT" description="TX Polling / NAK Limit" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBRXTYPE2" width="8" page="1" offset="0x96" internal="0" description="USB Host Configure Receive Type Endpoint 2">
		<bitfield id="TEP" description="Target Endpoint Number" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="PROTO" description="Protocol" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBRXINTERVAL2" width="8" page="1" offset="0x96" internal="0" description="USB Host Receive Polling Interval Endpoint 2">
		<bitfield id="RXPOLLNAKLMT" description="RX Polling / NAK Limit" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBTXMAXP3" width="16" page="1" offset="0x98" internal="0" description="USB Maximum Transmit Data Endpoint 3">
		<bitfield id="MAXLOAD" description="Maximum Payload" begin="10" end="0" width="11" rwaccess="RW"/>
	</register>
	<register id="USBTXCSRL3" width="8" page="1" offset="0x99" internal="0" description="USB Transmit Control and Status Endpoint 3 Low">
		<bitfield id="TXRDY" description="Transmit Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FIFONE" description="FIFO Not Empty" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="UNDRNERROR3" description="Underun/Error" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FLUSH" description="Flush FIFO" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="STALL_SETUP" description="Send Stall/Setup Packet" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRDT" description="Clear Data Toggle" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="NAKTO" description="NAK Timeout" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBTXCSRH3" width="8" page="1" offset="0x99" internal="0" description="USB Transmit Control and Status Endpoint 3 High">
		<bitfield id="DT" description="Data Toggle" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DMAMOD" description="DMA Request Mode" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FDT" description="Force Data Toggle" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DMAEN" description="DMA Request Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MODE" description="Mode" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ISO" description="Isochronous Transfers" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AUTOSET" description="Auto Set" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXMAXP3" width="16" page="1" offset="0x9a" internal="0" description="USB Maximum Receive Data Endpoint 3">
		<bitfield id="MAXLOAD" description="Maximum Payload" begin="10" end="0" width="11" rwaccess="RW"/>
	</register>
	<register id="USBRXCSRL3" width="8" page="1" offset="0x9b" internal="0" description="USB Receive Control and Status Endpoint 3 Low">
		<bitfield id="RXRDY" description="Recieve Packet Ready" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FULL" description="FIFO Full" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="OVERERROR3" description="Overrun/Error" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DATAERRNAKTO" description="Data Error/NAK Timeout" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="FLUSH" description="Flush FIFO" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="STALLREQPKT" description="Send Stall/Request Packet" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="STALLED" description="Endpoint Stalled" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRDT" description="Clear Data Toggle" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXCSRH3" width="8" page="1" offset="0x9b" internal="0" description="USB Receive Control and Status Endpoint 3 High">
		<bitfield id="DT" description="Data Toggle" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DTWE" description="Data Toggle Write Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="DMAMOD" description="DMA Request Mode" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="DISNYETPIDERR" description="Disable NYET / PID Error" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="DMAEN" description="DMA Request Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ISOAUTORQ" description="Isochronous Transfers/Auto Request" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AUTOCL" description="Auto Clear" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="USBRXCOUNT3" width="16" page="1" offset="0x9c" internal="0" description="USB Receive Byte Count Endpoint 3">
		<bitfield id="COUNT" description="Receive Packet Count" begin="12" end="0" width="13" rwaccess="R"/>
	</register>
	<register id="USBTXTYPE3" width="8" page="1" offset="0x9d" internal="0" description="USB Host Transmit Configure Type Endpoint 3">
		<bitfield id="TEP" description="Target Endpoint Number" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="PROTO" description="Protocol" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBTXINTERVAL3" width="8" page="1" offset="0x9d" internal="0" description="USB Host Transmit Interval Endpoint 3">
		<bitfield id="TXPOLLNAKLMT" description="TX Polling / NAK Limit" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBRXTYPE3" width="8" page="1" offset="0x9e" internal="0" description="USB Host Configure Receive Type Endpoint 3">
		<bitfield id="TEP" description="Target Endpoint Number" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="PROTO" description="Protocol" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SPEED" description="Operating Speed" begin="7" end="6" width="2" rwaccess="RW"/>
	</register>
	<register id="USBRXINTERVAL3" width="8" page="1" offset="0x9e" internal="0" description="USB Host Receive Polling Interval Endpoint 3">
		<bitfield id="RXPOLLNAKLMT" description="RX Polling / NAK Limit" begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="USBRQPKTCOUNT1" width="16" page="1" offset="0x182" internal="0" description="USB Request Packet Count in Block Transfer Endpoint 1">
		<bitfield id="COUNT" description="FIFO Count" begin="12" end="0" width="13" rwaccess="RW"/>
	</register>
	<register id="USBRQPKTCOUNT2" width="16" page="1" offset="0x184" internal="0" description="USB Request Packet Count in Block Transfer Endpoint 2">
		<bitfield id="COUNT" description="FIFO Count" begin="12" end="0" width="13" rwaccess="RW"/>
	</register>
	<register id="USBRQPKTCOUNT3" width="16" page="1" offset="0x186" internal="0" description="USB Request Packet Count in Block Transfer Endpoint 3">
		<bitfield id="COUNT" description="FIFO Count" begin="12" end="0" width="13" rwaccess="RW"/>
	</register>
	<register id="USBRXDPKTBUFDIS" width="16" page="1" offset="0x1a0" internal="0" description="USB Receive Double Packet Buffer Disable">
		<bitfield id="EP1" description="EP1 RX Double Packet Buffer Disable" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EP2" description="EP2 RX Double Packet Buffer Disable" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EP3" description="EP3 RX Double Packet Buffer Disable" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="USBTXDPKTBUFDIS" width="16" page="1" offset="0x1a1" internal="0" description="USB Transmit Double Packet Buffer Disable">
		<bitfield id="EP1" description="EP1 TX Double Packet Buffer Disable" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EP2" description="EP2 TX Double Packet Buffer Disable" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EP3" description="EP3 TX Double Packet Buffer Disable" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="USBEPC" width="32" page="1" offset="0x200" internal="0" description="USB External Power Control">
		<bitfield id="EPEN" description="External Power Supply Enable Configuration" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="EPENDE" description="EPEN Drive Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="PFLTEN" description="Power Fault Input Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="PFLTSEN" description="Power Fault Sense" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="PFLTAEN" description="Power Fault Action Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="PFLTACT" description="Power Fault Action" begin="9" end="8" width="2" rwaccess="RW"/>
	</register>
	<register id="USBEPCRIS" width="32" page="1" offset="0x202" internal="0" description="USB External Power Control Raw Interrupt Status">
		<bitfield id="PF" description="Power Fault Interrupt Status" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBEPCIM" width="32" page="1" offset="0x204" internal="0" description="USB External Power Control Interrupt Mask">
		<bitfield id="PF" description="Power Fault Interrupt Mask" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBEPCISC" width="32" page="1" offset="0x206" internal="0" description="USB External Power Control Interrupt Status and Clear">
		<bitfield id="PF" description="Power Fault Interrupt Status and Clear" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBDRRIS" width="32" page="1" offset="0x208" internal="0" description="USB Device RESUME Raw Interrupt Status">
		<bitfield id="RESUME" description="Resume Interrupt Status" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBDRIM" width="32" page="1" offset="0x20a" internal="0" description="USB Device RESUME Interrupt Mask">
		<bitfield id="RESUME" description="Resume Interrupt Mask" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBDRISC" width="32" page="1" offset="0x20c" internal="0" description="USB Device RESUME Interrupt Status and Clear">
		<bitfield id="RESUME" description="Resume Interrupt Status and Clear" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBGPCS" width="32" page="1" offset="0x20e" internal="0" description="USB General-Purpose Control and Status">
		<bitfield id="DEVMOD" description="Device Mode" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="DEVMODOTG" description="Enable Device Mode" begin="1" end="1" width="1" rwaccess="RW"/>
	</register>
	<register id="USBVDC" width="32" page="1" offset="0x218" internal="0" description="USB VBUS Droop Control">
		<bitfield id="VBDEN" description="Vbus Droop Enable" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBVDCRIS" width="32" page="1" offset="0x21a" internal="0" description="USB VBUS Droop Control Raw Interrupt Status">
		<bitfield id="VD" description="Vbus Droop Raw Interrupt Status" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBVDCIM" width="32" page="1" offset="0x21c" internal="0" description="USB VBUS Droop Control Interrupt Mask">
		<bitfield id="VD" description="Vbus Droop Interrupt Mask" begin="0" end="0" width="1" rwaccess="R"/>
	</register>
	<register id="USBVDCISC" width="32" page="1" offset="0x21e" internal="0" description="USB VBUS Droop Control Interrupt Status and Clear">
		<bitfield id="VD" description="Vbus Droop Interrupt Status and Clear" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBIDVRIS" width="32" page="1" offset="0x222" internal="0" description="USB ID Valid Detect Raw Interrupt Status">
		<bitfield id="ID" description="ID Valid Detect Raw Interrupt Status" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBIDVIM" width="32" page="1" offset="0x224" internal="0" description="USB ID Valid Detect Interrupt Mask">
		<bitfield id="ID" description="ID Valid Detect Interrupt mask" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBIDVISC" width="32" page="1" offset="0x226" internal="0" description="USB ID Valid Detect Interrupt Status and Clear">
		<bitfield id="ID" description="ID Valid Detect Interrupt Status and Clear" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBDMASEL" width="32" page="1" offset="0x228" internal="0" description="USB DMA Select">
		<bitfield id="DMAARX" description="DMA A RX Select" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="DMAATX" description="DMA A TX Select" begin="7" end="4" width="4" rwaccess="RW"/>
		<bitfield id="DMABRX" description="DMA B RX Select" begin="11" end="8" width="4" rwaccess="RW"/>
		<bitfield id="DMABTX" description="DMA B TX Select" begin="15" end="12" width="4" rwaccess="RW"/>
		<bitfield id="DMACRX" description="DMA C RX Select" begin="19" end="16" width="4" rwaccess="RW"/>
		<bitfield id="DMACTX" description="DMA C TX Select" begin="23" end="20" width="4" rwaccess="RW"/>
	</register>
	<register id="USB_GLB_INT_EN" width="32" page="1" offset="0x240" internal="0" description="USB Global Interrupt Enable Register #br#Note: This Register is applicable only when USB is mapped to CPU1">
		<bitfield id="INTEN" description="Global Interrupt Enable" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USB_GLB_INT_FLG" width="32" page="1" offset="0x242" internal="0" description="USB Global Interrupt Flag Register #br#Note: This Register is applicable only when USB is mapped to CPU1">
		<bitfield id="INTFLG" description="Global Interrupt Flag" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USB_GLB_INT_FLG_CLR" width="32" page="1" offset="0x244" internal="0" description="USB Global Interrupt Flag Clear Register #br#Note: This Register is applicable only when USB is mapped to CPU1">
		<bitfield id="INTFLG" description="Global Interrupt Flag Clear" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="USBDMARIS" width="32" page="1" offset="0x280" internal="0" description="USB uDMA Raw Interrupt Status register. #br#Note: This Register is applicable only when USB is mapped to CM">
		<bitfield id="USB_DMAA_Rx_DONE" description="DMA Rx done interrupt for DMAA" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="USB_DMAA_TX_DONE" description="DMA Tx done interrupt for DMAA" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="USB_DMAB_RX_DONE" description="DMA Rx done interrupt for DMAB" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="USB_DMAB_TX_DONE" description="DMA Tx done interrupt for DMAB" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="USB_DMAC_RX_DONE" description="DMA Rx done interrupt for DMAC" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="USB_DMAC_TX_DONE" description="DMA Tx done interrupt for DMAC" begin="5" end="5" width="1" rwaccess="R"/>
	</register>
	<register id="USBDMAIM" width="32" page="1" offset="0x282" internal="0" description="USB uDMA Interrupt Mask Register #br#Note: This Register is applicable only when USB is mapped to CM">
		<bitfield id="USB_DMAA_Rx_DONE" description="DMA Rx done interrupt mask for DMAA" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAA_TX_DONE" description="DMA Tx done interrupt mask for DMAA" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAB_RX_DONE" description="DMA Rx done interrupt mask for DMAB" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAB_TX_DONE" description="DMA Tx done interrupt mask for DMAB" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAC_RX_DONE" description="DMA Rx done interrupt mask for DMAC" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAC_TX_DONE" description="DMA Tx done interrupt mask for DMAC" begin="5" end="5" width="1" rwaccess="RW"/>
	</register>
	<register id="USBDMAISC" width="32" page="1" offset="0x284" internal="0" description="USB uDMA Interrupt Status and Clear Register #br#Note: This Register is applicable only when USB is mapped to CM">
		<bitfield id="USB_DMAA_Rx_DONE" description="DMA Rx done interrupt mask for DMAA" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAA_TX_DONE" description="DMA Tx done interrupt mask for DMAA" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAB_RX_DONE" description="DMA Rx done interrupt mask for DMAB" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAB_TX_DONE" description="DMA Tx done interrupt mask for DMAB" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAC_RX_DONE" description="DMA Rx done interrupt mask for DMAC" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="USB_DMAC_TX_DONE" description="DMA Tx done interrupt mask for DMAC" begin="5" end="5" width="1" rwaccess="RW"/>
	</register>
</module>
