[0m[[0m[0mdebug[0m] [0m[0mCopy resource mappings: [0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_sync_flops.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_sync_flops.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/ifu_iccm_mem.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/ifu_iccm_mem.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/dmi_wrapper.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/dmi_wrapper.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_tfifo.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_tfifo.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/dmi_jtag_to_core_sync.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/dmi_jtag_to_core_sync.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_regs.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_regs.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_receiver.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_receiver.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/raminfr.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/raminfr.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/axi2wb.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_transmitter.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_transmitter.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/swervolf_syscon.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/swervolf_syscon.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/beh_lib.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/beh_lib.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/lsu_dccm_mem.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/lsu_dccm_mem.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_defines.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_defines.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/gated_latch.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/gated_latch.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/rvjtag_tap.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/rvjtag_tap.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/wb_mem_wrapper.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/wb_mem_wrapper.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_rfifo.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_rfifo.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_top.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_top.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/mem.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/mem.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/mem_lib.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/mem_lib.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/simple_spi_top.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/simple_spi_top.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/fifo4.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/fifo4.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/dpram64.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/dpram64.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/uart_wb.v,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/uart_wb.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/mem_mod.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/mem_mod.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/ifu_ic_mem.sv,/home/waleedbinehsan/Desktop/Quasar/design/target/scala-2.12/classes/vsrc/ifu_ic_mem.sv)[0m
