aag 2634 179 240 1 2215
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 953
364 965
366 977
368 989
370 1001
372 1013
374 1025
376 1037
378 1053
380 1065
382 1077
384 1089
386 1101
388 1113
390 1125
392 1137
394 1149
396 1161
398 1173
400 1185
402 1197
404 1209
406 1221
408 1233
410 1245
412 1257
414 1269
416 1281
418 1293
420 1305
422 1317
424 1329
426 1341
428 1353
430 1365
432 1377
434 1389
436 1401
438 1413
440 1425
442 1437
444 1449
446 1461
448 1473
450 1485
452 1497
454 1509
456 1521
458 1549
460 1561
462 1569
464 1577
466 1585
468 1593
470 1601
472 1613
474 1625
476 1637
478 1649
480 1661
482 1673
484 1685
486 1697
488 1709
490 1721
492 1733
494 1745
496 1757
498 1769
500 1781
502 1793
504 1805
506 1931
508 1950
510 1968
512 1985
514 1997
516 2009
518 2021
520 2033
522 2045
524 2057
526 2069
528 2081
530 2093
532 2105
534 2117
536 2129
538 2141
540 2153
542 2165
544 2177
546 2189
548 2201
550 2213
552 2225
554 2237
556 2249
558 2261
560 2295
562 2313
564 2331
566 2349
568 2367
570 2385
572 2403
574 2421
576 2441
578 2479
580 2511
582 2529
584 2547
586 2565
588 2583
590 2601
592 2619
594 2637
596 2947
598 2975
600 2981
602 2987
604 2993
606 2999
608 3005
610 3011
612 3017
614 3023
616 3035
618 3047
620 3059
622 3071
624 3083
626 3095
628 3107
630 3119
632 4513
634 4562
636 4600
638 4638
640 4645
642 4651
644 4657
646 4663
648 4669
650 4675
652 4681
654 4687
656 4693
658 4699
660 4705
662 4711
664 4717
666 4723
668 4729
670 4735
672 4741
674 4747
676 4753
678 4759
680 4765
682 4771
684 4777
686 4783
688 4789
690 4795
692 4801
694 4807
696 4813
698 4819
700 4825
702 4831
704 4837
706 4843
708 4849
710 4855
712 4861
714 4867
716 4873
718 4879
720 4885
722 4891
724 4897
726 4903
728 4909
730 4915
732 4921
734 4927
736 4933
738 4934
740 4942
742 4952
744 4973
746 4979
748 4985
750 4991
752 4997
754 5003
756 5009
758 5015
760 5021
762 5027
764 5033
766 5039
768 5045
770 5051
772 5057
774 5063
776 5083
778 5089
780 5095
782 5101
784 5107
786 5113
788 5119
790 5125
792 5131
794 5137
796 5143
798 5149
800 5155
802 5161
804 5167
806 5173
808 5179
810 5185
812 5191
814 5197
816 5203
818 5209
820 5215
822 5221
824 5227
826 5233
828 5239
830 5245
832 5251
834 5257
836 5263
838 5269
903
840 743 360
842 742 360
844 841 360
846 741 360
848 740 360
850 847 360
852 739 360
854 738 360
856 853 360
858 851 845
860 859 844
862 860 850
864 850 845
866 851 842
868 867 865
870 855 850
872 870 868
874 873 863
876 339 337
878 876 341
880 879 340
882 880 877
884 338 336
886 885 877
888 877 341
890 876 340
892 891 889
894 336 335
896 894 886
898 896 892
900 899 883
902 900 874
904 337 335
906 904 339
908 906 341
910 247 245
912 910 249
914 912 250
916 914 253
918 916 255
920 918 257
922 920 259
924 922 908
926 4 3
928 926 7
930 928 9
932 930 11
934 932 13
936 934 15
938 936 17
940 938 924
942 363 360
944 362 360
946 943 360
948 940 18
950 944 941
952 951 949
954 365 360
956 364 360
958 955 360
960 940 20
962 956 941
964 963 961
966 367 360
968 366 360
970 967 360
972 940 22
974 968 941
976 975 973
978 369 360
980 368 360
982 979 360
984 940 24
986 980 941
988 987 985
990 371 360
992 370 360
994 991 360
996 940 26
998 992 941
1000 999 997
1002 373 360
1004 372 360
1006 1003 360
1008 940 28
1010 1004 941
1012 1011 1009
1014 375 360
1016 374 360
1018 1015 360
1020 940 30
1022 1016 941
1024 1023 1021
1026 377 360
1028 376 360
1030 1027 360
1032 940 32
1034 1028 941
1036 1035 1033
1038 904 338
1040 1038 341
1042 379 360
1044 378 360
1046 1043 360
1048 1040 178
1050 1044 1041
1052 1051 1049
1054 381 360
1056 380 360
1058 1055 360
1060 1040 180
1062 1056 1041
1064 1063 1061
1066 383 360
1068 382 360
1070 1067 360
1072 1040 182
1074 1068 1041
1076 1075 1073
1078 385 360
1080 384 360
1082 1079 360
1084 1040 184
1086 1080 1041
1088 1087 1085
1090 387 360
1092 386 360
1094 1091 360
1096 1040 186
1098 1092 1041
1100 1099 1097
1102 389 360
1104 388 360
1106 1103 360
1108 1040 188
1110 1104 1041
1112 1111 1109
1114 391 360
1116 390 360
1118 1115 360
1120 1040 190
1122 1116 1041
1124 1123 1121
1126 393 360
1128 392 360
1130 1127 360
1132 1040 192
1134 1128 1041
1136 1135 1133
1138 395 360
1140 394 360
1142 1139 360
1144 1040 34
1146 1140 1041
1148 1147 1145
1150 397 360
1152 396 360
1154 1151 360
1156 1040 36
1158 1152 1041
1160 1159 1157
1162 399 360
1164 398 360
1166 1163 360
1168 1040 38
1170 1164 1041
1172 1171 1169
1174 401 360
1176 400 360
1178 1175 360
1180 1040 40
1182 1176 1041
1184 1183 1181
1186 403 360
1188 402 360
1190 1187 360
1192 1040 42
1194 1188 1041
1196 1195 1193
1198 405 360
1200 404 360
1202 1199 360
1204 1040 44
1206 1200 1041
1208 1207 1205
1210 407 360
1212 406 360
1214 1211 360
1216 1040 46
1218 1212 1041
1220 1219 1217
1222 409 360
1224 408 360
1226 1223 360
1228 1040 48
1230 1224 1041
1232 1231 1229
1234 411 360
1236 410 360
1238 1235 360
1240 1040 50
1242 1236 1041
1244 1243 1241
1246 413 360
1248 412 360
1250 1247 360
1252 1040 52
1254 1248 1041
1256 1255 1253
1258 415 360
1260 414 360
1262 1259 360
1264 1040 54
1266 1260 1041
1268 1267 1265
1270 417 360
1272 416 360
1274 1271 360
1276 1040 56
1278 1272 1041
1280 1279 1277
1282 419 360
1284 418 360
1286 1283 360
1288 1040 58
1290 1284 1041
1292 1291 1289
1294 421 360
1296 420 360
1298 1295 360
1300 1040 60
1302 1296 1041
1304 1303 1301
1306 423 360
1308 422 360
1310 1307 360
1312 1040 62
1314 1308 1041
1316 1315 1313
1318 425 360
1320 424 360
1322 1319 360
1324 1040 64
1326 1320 1041
1328 1327 1325
1330 427 360
1332 426 360
1334 1331 360
1336 1040 66
1338 1332 1041
1340 1339 1337
1342 429 360
1344 428 360
1346 1343 360
1348 1040 68
1350 1344 1041
1352 1351 1349
1354 431 360
1356 430 360
1358 1355 360
1360 1040 70
1362 1356 1041
1364 1363 1361
1366 433 360
1368 432 360
1370 1367 360
1372 1040 72
1374 1368 1041
1376 1375 1373
1378 435 360
1380 434 360
1382 1379 360
1384 1040 74
1386 1380 1041
1388 1387 1385
1390 437 360
1392 436 360
1394 1391 360
1396 1040 76
1398 1392 1041
1400 1399 1397
1402 439 360
1404 438 360
1406 1403 360
1408 1040 78
1410 1404 1041
1412 1411 1409
1414 441 360
1416 440 360
1418 1415 360
1420 1040 80
1422 1416 1041
1424 1423 1421
1426 443 360
1428 442 360
1430 1427 360
1432 1040 82
1434 1428 1041
1436 1435 1433
1438 445 360
1440 444 360
1442 1439 360
1444 1040 84
1446 1440 1041
1448 1447 1445
1450 447 360
1452 446 360
1454 1451 360
1456 1040 86
1458 1452 1041
1460 1459 1457
1462 449 360
1464 448 360
1466 1463 360
1468 1040 88
1470 1464 1041
1472 1471 1469
1474 451 360
1476 450 360
1478 1475 360
1480 1040 90
1482 1476 1041
1484 1483 1481
1486 453 360
1488 452 360
1490 1487 360
1492 1040 92
1494 1488 1041
1496 1495 1493
1498 455 360
1500 454 360
1502 1499 360
1504 1040 94
1506 1500 1041
1508 1507 1505
1510 457 360
1512 456 360
1514 1511 360
1516 1040 96
1518 1512 1041
1520 1519 1517
1522 5 2
1524 1522 7
1526 1524 9
1528 1526 11
1530 1528 13
1532 1530 15
1534 1532 17
1536 1534 924
1538 459 360
1540 458 360
1542 1539 360
1544 1536 18
1546 1540 1537
1548 1547 1545
1550 461 360
1552 460 360
1554 1551 360
1556 1536 20
1558 1552 1537
1560 1559 1557
1562 462 360
1564 1536 22
1566 1562 1537
1568 1567 1565
1570 464 360
1572 1536 24
1574 1570 1537
1576 1575 1573
1578 466 360
1580 1536 26
1582 1578 1537
1584 1583 1581
1586 468 360
1588 1536 28
1590 1586 1537
1592 1591 1589
1594 470 360
1596 1536 30
1598 1594 1537
1600 1599 1597
1602 473 360
1604 472 360
1606 1603 360
1608 1536 32
1610 1604 1537
1612 1611 1609
1614 475 360
1616 474 360
1618 1615 360
1620 1040 282
1622 1616 1041
1624 1623 1621
1626 477 360
1628 476 360
1630 1627 360
1632 1040 284
1634 1628 1041
1636 1635 1633
1638 479 360
1640 478 360
1642 1639 360
1644 1040 286
1646 1640 1041
1648 1647 1645
1650 481 360
1652 480 360
1654 1651 360
1656 1040 288
1658 1652 1041
1660 1659 1657
1662 483 360
1664 482 360
1666 1663 360
1668 1040 290
1670 1664 1041
1672 1671 1669
1674 485 360
1676 484 360
1678 1675 360
1680 1040 292
1682 1676 1041
1684 1683 1681
1686 487 360
1688 486 360
1690 1687 360
1692 1040 294
1694 1688 1041
1696 1695 1693
1698 489 360
1700 488 360
1702 1699 360
1704 1040 296
1706 1700 1041
1708 1707 1705
1710 491 360
1712 490 360
1714 1711 360
1716 1040 194
1718 1712 1041
1720 1719 1717
1722 493 360
1724 492 360
1726 1723 360
1728 1040 196
1730 1724 1041
1732 1731 1729
1734 495 360
1736 494 360
1738 1735 360
1740 1040 198
1742 1736 1041
1744 1743 1741
1746 497 360
1748 496 360
1750 1747 360
1752 1040 200
1754 1748 1041
1756 1755 1753
1758 499 360
1760 498 360
1762 1759 360
1764 1040 202
1766 1760 1041
1768 1767 1765
1770 501 360
1772 500 360
1774 1771 360
1776 1040 204
1778 1772 1041
1780 1779 1777
1782 503 360
1784 502 360
1786 1783 360
1788 1040 206
1790 1784 1041
1792 1791 1789
1794 505 360
1796 504 360
1798 1795 360
1800 1040 208
1802 1796 1041
1804 1803 1801
1806 337 334
1808 1806 339
1810 1808 340
1812 507 360
1814 506 360
1816 1813 360
1818 509 360
1820 508 360
1822 1819 360
1824 511 360
1826 510 360
1828 1825 360
1830 1821 1815
1832 1830 1827
1834 1832 1810
1836 1554 1541
1838 1836 1563
1840 1838 1571
1842 1840 1579
1844 1842 1587
1846 1844 1595
1848 1846 1605
1850 1848 1834
1852 1846 1606
1854 1852 1834
1856 1554 1542
1858 1856 1563
1860 1858 1571
1862 1860 1579
1864 1862 1587
1866 1864 1595
1868 1866 1605
1870 1868 1834
1872 993 981
1874 1872 1005
1876 1874 1018
1878 1876 1029
1880 1878 1870
1882 1821 1816
1884 1882 1827
1886 1884 1810
1888 1886 332
1890 1822 1815
1892 1890 1827
1894 1892 1810
1896 1894 342
1898 1822 1816
1900 1898 1827
1902 1900 1810
1904 1902 260
1906 1830 1828
1908 1906 1810
1910 1908 260
1912 1911 1814
1914 1912 1905
1916 1914 1897
1918 1916 1889
1920 1918 1871
1922 1920 1881
1924 1923 1881
1926 1925 1855
1928 1926 1851
1930 1929 1851
1932 1911 1820
1934 1932 1905
1936 1934 1897
1938 1936 1889
1940 1938 1871
1942 1940 1881
1944 1943 1881
1946 1945 1855
1948 1947 1855
1950 1949 1851
1952 1911 1826
1954 1952 1905
1956 1954 1897
1958 1956 1889
1960 1958 1871
1962 1961 1871
1964 1963 1881
1966 1964 1855
1968 1966 1851
1970 894 339
1972 1970 341
1974 513 360
1976 512 360
1978 1975 360
1980 1972 298
1982 1976 1973
1984 1983 1981
1986 515 360
1988 514 360
1990 1987 360
1992 1972 300
1994 1988 1973
1996 1995 1993
1998 517 360
2000 516 360
2002 1999 360
2004 1972 302
2006 2000 1973
2008 2007 2005
2010 519 360
2012 518 360
2014 2011 360
2016 1972 304
2018 2012 1973
2020 2019 2017
2022 521 360
2024 520 360
2026 2023 360
2028 1972 306
2030 2024 1973
2032 2031 2029
2034 523 360
2036 522 360
2038 2035 360
2040 1972 308
2042 2036 1973
2044 2043 2041
2046 525 360
2048 524 360
2050 2047 360
2052 1972 310
2054 2048 1973
2056 2055 2053
2058 527 360
2060 526 360
2062 2059 360
2064 1972 312
2066 2060 1973
2068 2067 2065
2070 529 360
2072 528 360
2074 2071 360
2076 1972 314
2078 2072 1973
2080 2079 2077
2082 531 360
2084 530 360
2086 2083 360
2088 1972 316
2090 2084 1973
2092 2091 2089
2094 533 360
2096 532 360
2098 2095 360
2100 1972 318
2102 2096 1973
2104 2103 2101
2106 535 360
2108 534 360
2110 2107 360
2112 1972 320
2114 2108 1973
2116 2115 2113
2118 537 360
2120 536 360
2122 2119 360
2124 1972 322
2126 2120 1973
2128 2127 2125
2130 539 360
2132 538 360
2134 2131 360
2136 1972 324
2138 2132 1973
2140 2139 2137
2142 541 360
2144 540 360
2146 2143 360
2148 1972 326
2150 2144 1973
2152 2151 2149
2154 543 360
2156 542 360
2158 2155 360
2160 1972 328
2162 2156 1973
2164 2163 2161
2166 545 360
2168 544 360
2170 2167 360
2172 1040 228
2174 2168 1041
2176 2175 2173
2178 547 360
2180 546 360
2182 2179 360
2184 1040 230
2186 2180 1041
2188 2187 2185
2190 549 360
2192 548 360
2194 2191 360
2196 1040 232
2198 2192 1041
2200 2199 2197
2202 551 360
2204 550 360
2206 2203 360
2208 1040 234
2210 2204 1041
2212 2211 2209
2214 553 360
2216 552 360
2218 2215 360
2220 1040 236
2222 2216 1041
2224 2223 2221
2226 555 360
2228 554 360
2230 2227 360
2232 1040 238
2234 2228 1041
2236 2235 2233
2238 557 360
2240 556 360
2242 2239 360
2244 1040 240
2246 2240 1041
2248 2247 2245
2250 559 360
2252 558 360
2254 2251 360
2256 1040 242
2258 2252 1041
2260 2259 2257
2262 4 2
2264 2262 7
2266 2264 9
2268 2266 11
2270 2268 13
2272 2270 15
2274 2272 17
2276 2274 924
2278 809 360
2280 808 360
2282 2279 360
2284 561 360
2286 560 360
2288 2285 360
2290 2280 2276
2292 2286 2277
2294 2293 2291
2296 811 360
2298 810 360
2300 2297 360
2302 563 360
2304 562 360
2306 2303 360
2308 2298 2276
2310 2304 2277
2312 2311 2309
2314 813 360
2316 812 360
2318 2315 360
2320 565 360
2322 564 360
2324 2321 360
2326 2316 2276
2328 2322 2277
2330 2329 2327
2332 815 360
2334 814 360
2336 2333 360
2338 567 360
2340 566 360
2342 2339 360
2344 2334 2276
2346 2340 2277
2348 2347 2345
2350 817 360
2352 816 360
2354 2351 360
2356 569 360
2358 568 360
2360 2357 360
2362 2352 2276
2364 2358 2277
2366 2365 2363
2368 819 360
2370 818 360
2372 2369 360
2374 571 360
2376 570 360
2378 2375 360
2380 2370 2276
2382 2376 2277
2384 2383 2381
2386 821 360
2388 820 360
2390 2387 360
2392 573 360
2394 572 360
2396 2393 360
2398 2388 2276
2400 2394 2277
2402 2401 2399
2404 823 360
2406 822 360
2408 2405 360
2410 575 360
2412 574 360
2414 2411 360
2416 2406 2276
2418 2412 2277
2420 2419 2417
2422 926 6
2424 2422 9
2426 2424 11
2428 2426 13
2430 2428 15
2432 2430 17
2434 2432 924
2436 2434 30
2438 2435 30
2440 2439 2437
2442 246 245
2444 2442 249
2446 2444 251
2448 2446 253
2450 2448 255
2452 2450 257
2454 2452 259
2456 2454 908
2458 5 3
2460 2458 7
2462 2460 9
2464 2462 11
2466 2464 13
2468 2466 15
2470 2468 17
2472 2470 2456
2474 2472 18
2476 2473 18
2478 2477 2475
2480 2458 6
2482 2480 9
2484 2482 11
2486 2484 13
2488 2486 15
2490 2488 17
2492 2490 924
2494 825 360
2496 824 360
2498 2495 360
2500 581 360
2502 580 360
2504 2501 360
2506 2496 2492
2508 2502 2493
2510 2509 2507
2512 827 360
2514 826 360
2516 2513 360
2518 583 360
2520 582 360
2522 2519 360
2524 2514 2492
2526 2520 2493
2528 2527 2525
2530 829 360
2532 828 360
2534 2531 360
2536 585 360
2538 584 360
2540 2537 360
2542 2532 2492
2544 2538 2493
2546 2545 2543
2548 831 360
2550 830 360
2552 2549 360
2554 587 360
2556 586 360
2558 2555 360
2560 2550 2492
2562 2556 2493
2564 2563 2561
2566 833 360
2568 832 360
2570 2567 360
2572 589 360
2574 588 360
2576 2573 360
2578 2568 2492
2580 2574 2493
2582 2581 2579
2584 835 360
2586 834 360
2588 2585 360
2590 591 360
2592 590 360
2594 2591 360
2596 2586 2492
2598 2592 2493
2600 2599 2597
2602 837 360
2604 836 360
2606 2603 360
2608 593 360
2610 592 360
2612 2609 360
2614 2604 2492
2616 2610 2493
2618 2617 2615
2620 839 360
2622 838 360
2624 2621 360
2626 595 360
2628 594 360
2630 2627 360
2632 2622 2492
2634 2628 2493
2636 2635 2633
2638 578 360
2640 2639 18
2642 597 360
2644 596 360
2646 2643 360
2648 2644 2641
2650 599 360
2652 598 360
2654 2651 360
2656 2654 2645
2658 737 360
2660 736 360
2662 2659 360
2664 745 360
2666 744 360
2668 2665 360
2670 746 360
2672 749 360
2674 748 360
2676 2673 360
2678 751 360
2680 750 360
2682 2679 360
2684 752 360
2686 755 360
2688 754 360
2690 2687 360
2692 757 360
2694 756 360
2696 2693 360
2698 759 360
2700 758 360
2702 2699 360
2704 2671 2667
2706 2704 2675
2708 2706 2682
2710 2708 2685
2712 2710 2689
2714 2712 2696
2716 2714 2702
2718 2717 2662
2720 2671 2668
2722 2720 2676
2724 2722 2681
2726 2724 2685
2728 2726 2690
2730 2728 2695
2732 2730 2701
2734 2733 2661
2736 2735 2719
2738 1976 947
2740 1979 944
2742 2741 2739
2744 1988 959
2746 1991 956
2748 2747 2745
2750 2000 971
2752 2003 968
2754 2753 2751
2756 2012 983
2758 2015 980
2760 2759 2757
2762 2024 995
2764 2027 992
2766 2765 2763
2768 2036 1007
2770 2039 1004
2772 2771 2769
2774 2048 1019
2776 2051 1016
2778 2777 2775
2780 2060 1031
2782 2063 1028
2784 2783 2781
2786 2748 2742
2788 2786 2754
2790 2788 2760
2792 2790 2766
2794 2792 2772
2796 2794 2778
2798 2796 2784
2800 2798 2736
2802 601 360
2804 600 360
2806 2803 360
2808 2807 2072
2810 2804 2075
2812 2811 2809
2814 603 360
2816 602 360
2818 2815 360
2820 2819 2084
2822 2816 2087
2824 2823 2821
2826 605 360
2828 604 360
2830 2827 360
2832 2831 2096
2834 2828 2099
2836 2835 2833
2838 607 360
2840 606 360
2842 2839 360
2844 2843 2108
2846 2840 2111
2848 2847 2845
2850 609 360
2852 608 360
2854 2851 360
2856 2855 2120
2858 2852 2123
2860 2859 2857
2862 611 360
2864 610 360
2866 2863 360
2868 2867 2132
2870 2864 2135
2872 2871 2869
2874 613 360
2876 612 360
2878 2875 360
2880 2879 2144
2882 2876 2147
2884 2883 2881
2886 615 360
2888 614 360
2890 2887 360
2892 2891 2156
2894 2888 2159
2896 2895 2893
2898 2824 2812
2900 2898 2836
2902 2900 2848
2904 2902 2860
2906 2904 2872
2908 2906 2884
2910 2908 2896
2912 2910 2800
2914 577 360
2916 2915 360
2918 2916 2912
2920 2644 227
2922 2921 227
2924 2919 2644
2926 2923 2918
2928 2927 2925
2930 2654 2646
2932 2930 330
2934 2933 2644
2936 2929 2656
2938 2934 2657
2940 2939 2937
2942 2648 2472
2944 2941 2473
2946 2945 2943
2948 2652 2641
2950 2949 2641
2952 2652 227
2954 2953 227
2956 2919 2652
2958 2955 2918
2960 2959 2957
2962 2933 2652
2964 2961 2656
2966 2962 2657
2968 2967 2965
2970 2951 2472
2972 2969 2473
2974 2973 2971
2976 944 940
2978 2804 941
2980 2979 2977
2982 956 940
2984 2816 941
2986 2985 2983
2988 968 940
2990 2828 941
2992 2991 2989
2994 980 940
2996 2840 941
2998 2997 2995
3000 992 940
3002 2852 941
3004 3003 3001
3006 1004 940
3008 2864 941
3010 3009 3007
3012 1016 940
3014 2876 941
3016 3015 3013
3018 1028 940
3020 2888 941
3022 3021 3019
3024 617 360
3026 616 360
3028 3025 360
3030 1040 344
3032 3026 1041
3034 3033 3031
3036 619 360
3038 618 360
3040 3037 360
3042 1040 346
3044 3038 1041
3046 3045 3043
3048 621 360
3050 620 360
3052 3049 360
3054 1040 348
3056 3050 1041
3058 3057 3055
3060 623 360
3062 622 360
3064 3061 360
3066 1040 350
3068 3062 1041
3070 3069 3067
3072 625 360
3074 624 360
3076 3073 360
3078 1040 352
3080 3074 1041
3082 3081 3079
3084 627 360
3086 626 360
3088 3085 360
3090 1040 354
3092 3086 1041
3094 3093 3091
3096 629 360
3098 628 360
3100 3097 360
3102 1040 356
3104 3098 1041
3106 3105 3103
3108 631 360
3110 630 360
3112 3109 360
3114 1040 358
3116 3110 1041
3118 3117 3115
3120 633 360
3122 632 360
3124 3121 360
3126 635 360
3128 634 360
3130 3127 360
3132 637 360
3134 636 360
3136 3133 360
3138 639 360
3140 638 360
3142 3139 360
3144 3129 3123
3146 3144 3135
3148 3146 3141
3150 336 334
3152 3150 339
3154 3152 341
3156 3154 3148
3158 3129 3124
3160 3158 3135
3162 3160 3141
3164 1892 342
3166 3164 3162
3168 3166 1810
3170 3130 3123
3172 3170 3135
3174 3172 3141
3176 1906 260
3178 3176 3174
3180 3178 1810
3182 3130 3124
3184 3182 3135
3186 3184 3141
3188 3186 1040
3190 3188 281
3192 3188 280
3194 3144 3136
3196 3194 3141
3198 3196 2932
3200 2280 1715
3202 2283 1712
3204 3203 3201
3206 2298 1727
3208 2301 1724
3210 3209 3207
3212 2316 1739
3214 2319 1736
3216 3215 3213
3218 2334 1751
3220 2337 1748
3222 3221 3219
3224 2352 1763
3226 2355 1760
3228 3227 3225
3230 2370 1775
3232 2373 1772
3234 3233 3231
3236 2388 1787
3238 2391 1784
3240 3239 3237
3242 2406 1799
3244 2409 1796
3246 3245 3243
3248 3210 3204
3250 3248 3216
3252 3250 3222
3254 3252 3228
3256 3254 3234
3258 3256 3240
3260 3258 3246
3262 761 360
3264 760 360
3266 3263 360
3268 3267 2286
3270 3264 2289
3272 3271 3269
3274 763 360
3276 762 360
3278 3275 360
3280 3279 2304
3282 3276 2307
3284 3283 3281
3286 765 360
3288 764 360
3290 3287 360
3292 3291 2322
3294 3288 2325
3296 3295 3293
3298 767 360
3300 766 360
3302 3299 360
3304 3303 2340
3306 3300 2343
3308 3307 3305
3310 769 360
3312 768 360
3314 3311 360
3316 3315 2358
3318 3312 2361
3320 3319 3317
3322 771 360
3324 770 360
3326 3323 360
3328 3327 2376
3330 3324 2379
3332 3331 3329
3334 773 360
3336 772 360
3338 3335 360
3340 3339 2394
3342 3336 2397
3344 3343 3341
3346 775 360
3348 774 360
3350 3347 360
3352 3351 2412
3354 3348 2415
3356 3355 3353
3358 3284 3272
3360 3358 3296
3362 3360 3308
3364 3362 3320
3366 3364 3332
3368 3366 3344
3370 3368 3356
3372 3370 3260
3374 3029 2496
3376 3026 2499
3378 3377 3375
3380 3041 2514
3382 3038 2517
3384 3383 3381
3386 3053 2532
3388 3050 2535
3390 3389 3387
3392 3065 2550
3394 3062 2553
3396 3395 3393
3398 3077 2568
3400 3074 2571
3402 3401 3399
3404 3089 2586
3406 3086 2589
3408 3407 3405
3410 3101 2604
3412 3098 2607
3414 3413 3411
3416 3113 2622
3418 3110 2625
3420 3419 3417
3422 3384 3378
3424 3422 3390
3426 3424 3396
3428 3426 3402
3430 3428 3408
3432 3430 3414
3434 3432 3420
3436 3434 3372
3438 2502 1047
3440 2505 1044
3442 3441 3439
3444 2520 1059
3446 2523 1056
3448 3447 3445
3450 2538 1071
3452 2541 1068
3454 3453 3451
3456 2556 1083
3458 2559 1080
3460 3459 3457
3462 2574 1095
3464 2577 1092
3466 3465 3463
3468 2592 1107
3470 2595 1104
3472 3471 3469
3474 2610 1119
3476 2613 1116
3478 3477 3475
3480 2628 1131
3482 2631 1128
3484 3483 3481
3486 3448 3442
3488 3486 3454
3490 3488 3460
3492 3490 3466
3494 3492 3472
3496 3494 3478
3498 3496 3484
3500 3498 3436
3502 721 360
3504 720 360
3506 3503 360
3508 777 360
3510 776 360
3512 3509 360
3514 3510 3507
3516 3513 3504
3518 3517 3515
3520 723 360
3522 722 360
3524 3521 360
3526 779 360
3528 778 360
3530 3527 360
3532 3528 3525
3534 3531 3522
3536 3535 3533
3538 725 360
3540 724 360
3542 3539 360
3544 781 360
3546 780 360
3548 3545 360
3550 3546 3543
3552 3549 3540
3554 3553 3551
3556 727 360
3558 726 360
3560 3557 360
3562 783 360
3564 782 360
3566 3563 360
3568 3564 3561
3570 3567 3558
3572 3571 3569
3574 729 360
3576 728 360
3578 3575 360
3580 785 360
3582 784 360
3584 3581 360
3586 3582 3579
3588 3585 3576
3590 3589 3587
3592 731 360
3594 730 360
3596 3593 360
3598 787 360
3600 786 360
3602 3599 360
3604 3600 3597
3606 3603 3594
3608 3607 3605
3610 733 360
3612 732 360
3614 3611 360
3616 789 360
3618 788 360
3620 3617 360
3622 3618 3615
3624 3621 3612
3626 3625 3623
3628 735 360
3630 734 360
3632 3629 360
3634 791 360
3636 790 360
3638 3635 360
3640 3636 3633
3642 3639 3630
3644 3643 3641
3646 3536 3518
3648 3646 3554
3650 3648 3572
3652 3650 3590
3654 3652 3608
3656 3654 3626
3658 3656 3644
3660 3658 3500
3662 793 360
3664 792 360
3666 3663 360
3668 3664 2171
3670 3667 2168
3672 3671 3669
3674 795 360
3676 794 360
3678 3675 360
3680 3676 2183
3682 3679 2180
3684 3683 3681
3686 797 360
3688 796 360
3690 3687 360
3692 3688 2195
3694 3691 2192
3696 3695 3693
3698 799 360
3700 798 360
3702 3699 360
3704 3700 2207
3706 3703 2204
3708 3707 3705
3710 801 360
3712 800 360
3714 3711 360
3716 3712 2219
3718 3715 2216
3720 3719 3717
3722 803 360
3724 802 360
3726 3723 360
3728 3724 2231
3730 3727 2228
3732 3731 3729
3734 805 360
3736 804 360
3738 3735 360
3740 3736 2243
3742 3739 2240
3744 3743 3741
3746 807 360
3748 806 360
3750 3747 360
3752 3748 2255
3754 3751 2252
3756 3755 3753
3758 3684 3672
3760 3758 3696
3762 3760 3708
3764 3762 3720
3766 3764 3732
3768 3766 3744
3770 3768 3756
3772 3770 3660
3774 1619 944
3776 1616 947
3778 3777 3775
3780 1631 956
3782 1628 959
3784 3783 3781
3786 1643 968
3788 1640 971
3790 3789 3787
3792 1655 980
3794 1652 983
3796 3795 3793
3798 1667 992
3800 1664 995
3802 3801 3799
3804 1679 1004
3806 1676 1007
3808 3807 3805
3810 1691 1016
3812 1688 1019
3814 3813 3811
3816 1703 1028
3818 1700 1031
3820 3819 3817
3822 3784 3778
3824 3822 3790
3826 3824 3796
3828 3826 3802
3830 3828 3808
3832 3830 3814
3834 3832 3820
3836 3834 3772
3838 705 360
3840 704 360
3842 3839 360
3844 3843 2804
3846 3840 2807
3848 3847 3845
3850 707 360
3852 706 360
3854 3851 360
3856 3855 2816
3858 3852 2819
3860 3859 3857
3862 709 360
3864 708 360
3866 3863 360
3868 3867 2828
3870 3864 2831
3872 3871 3869
3874 711 360
3876 710 360
3878 3875 360
3880 3879 2840
3882 3876 2843
3884 3883 3881
3886 713 360
3888 712 360
3890 3887 360
3892 3891 2852
3894 3888 2855
3896 3895 3893
3898 715 360
3900 714 360
3902 3899 360
3904 3903 2864
3906 3900 2867
3908 3907 3905
3910 717 360
3912 716 360
3914 3911 360
3916 3915 2876
3918 3912 2879
3920 3919 3917
3922 719 360
3924 718 360
3926 3923 360
3928 3927 2888
3930 3924 2891
3932 3931 3929
3934 3860 3848
3936 3934 3872
3938 3936 3884
3940 3938 3896
3942 3940 3908
3944 3942 3920
3946 3944 3932
3948 3946 3836
3950 641 360
3952 640 360
3954 3951 360
3956 3952 1143
3958 3955 1140
3960 3959 3957
3962 643 360
3964 642 360
3966 3963 360
3968 3964 1155
3970 3967 1152
3972 3971 3969
3974 645 360
3976 644 360
3978 3975 360
3980 3976 1167
3982 3979 1164
3984 3983 3981
3986 647 360
3988 646 360
3990 3987 360
3992 3988 1179
3994 3991 1176
3996 3995 3993
3998 649 360
4000 648 360
4002 3999 360
4004 4000 1191
4006 4003 1188
4008 4007 4005
4010 651 360
4012 650 360
4014 4011 360
4016 4012 1203
4018 4015 1200
4020 4019 4017
4022 653 360
4024 652 360
4026 4023 360
4028 4024 1215
4030 4027 1212
4032 4031 4029
4034 655 360
4036 654 360
4038 4035 360
4040 4036 1227
4042 4039 1224
4044 4043 4041
4046 657 360
4048 656 360
4050 4047 360
4052 4048 1239
4054 4051 1236
4056 4055 4053
4058 659 360
4060 658 360
4062 4059 360
4064 4060 1251
4066 4063 1248
4068 4067 4065
4070 661 360
4072 660 360
4074 4071 360
4076 4072 1263
4078 4075 1260
4080 4079 4077
4082 663 360
4084 662 360
4086 4083 360
4088 4084 1275
4090 4087 1272
4092 4091 4089
4094 665 360
4096 664 360
4098 4095 360
4100 4096 1287
4102 4099 1284
4104 4103 4101
4106 667 360
4108 666 360
4110 4107 360
4112 4108 1299
4114 4111 1296
4116 4115 4113
4118 669 360
4120 668 360
4122 4119 360
4124 4120 1311
4126 4123 1308
4128 4127 4125
4130 671 360
4132 670 360
4134 4131 360
4136 4132 1323
4138 4135 1320
4140 4139 4137
4142 673 360
4144 672 360
4146 4143 360
4148 4144 1335
4150 4147 1332
4152 4151 4149
4154 675 360
4156 674 360
4158 4155 360
4160 4156 1347
4162 4159 1344
4164 4163 4161
4166 677 360
4168 676 360
4170 4167 360
4172 4168 1359
4174 4171 1356
4176 4175 4173
4178 679 360
4180 678 360
4182 4179 360
4184 4180 1371
4186 4183 1368
4188 4187 4185
4190 681 360
4192 680 360
4194 4191 360
4196 4192 1383
4198 4195 1380
4200 4199 4197
4202 683 360
4204 682 360
4206 4203 360
4208 4204 1395
4210 4207 1392
4212 4211 4209
4214 685 360
4216 684 360
4218 4215 360
4220 4216 1407
4222 4219 1404
4224 4223 4221
4226 687 360
4228 686 360
4230 4227 360
4232 4228 1419
4234 4231 1416
4236 4235 4233
4238 689 360
4240 688 360
4242 4239 360
4244 4240 1431
4246 4243 1428
4248 4247 4245
4250 691 360
4252 690 360
4254 4251 360
4256 4252 1443
4258 4255 1440
4260 4259 4257
4262 693 360
4264 692 360
4266 4263 360
4268 4264 1455
4270 4267 1452
4272 4271 4269
4274 695 360
4276 694 360
4278 4275 360
4280 4276 1467
4282 4279 1464
4284 4283 4281
4286 697 360
4288 696 360
4290 4287 360
4292 4288 1479
4294 4291 1476
4296 4295 4293
4298 699 360
4300 698 360
4302 4299 360
4304 4300 1491
4306 4303 1488
4308 4307 4305
4310 701 360
4312 700 360
4314 4311 360
4316 4312 1503
4318 4315 1500
4320 4319 4317
4322 703 360
4324 702 360
4326 4323 360
4328 4324 1515
4330 4327 1512
4332 4331 4329
4334 3972 3960
4336 4334 3984
4338 4336 3996
4340 4338 4008
4342 4340 4020
4344 4342 4032
4346 4344 4044
4348 4346 4056
4350 4348 4068
4352 4350 4080
4354 4352 4092
4356 4354 4104
4358 4356 4116
4360 4358 4128
4362 4360 4140
4364 4362 4152
4366 4364 4164
4368 4366 4176
4370 4368 4188
4372 4370 4200
4374 4372 4212
4376 4374 4224
4378 4376 4236
4380 4378 4248
4382 4380 4260
4384 4382 4272
4386 4384 4284
4388 4386 4296
4390 4388 4308
4392 4390 4320
4394 4392 4332
4396 4394 3948
4398 4396 2661
4400 4399 3198
4402 4400 1810
4404 3198 262
4406 4404 1810
4408 3198 263
4410 4408 1810
4412 3158 3136
4414 4412 3141
4416 4414 2932
4418 4396 2662
4420 4419 4416
4422 4420 1810
4424 4416 262
4426 4424 1810
4428 4416 263
4430 4428 1810
4432 3170 3136
4434 4432 3141
4436 1806 338
4438 4436 341
4440 4438 4434
4442 3182 3136
4444 4442 3141
4446 894 338
4448 4446 341
4450 4448 4444
4452 3146 3142
4454 3150 338
4456 4454 341
4458 4456 4452
4460 3160 3142
4462 906 340
4464 4462 4460
4466 4465 3122
4468 4467 4465
4470 4469 4459
4472 4471 4459
4474 4473 4451
4476 4475 4451
4478 4477 4441
4480 4479 4441
4482 4481 4431
4484 4483 4431
4486 4485 4427
4488 4486 4423
4490 4488 4411
4492 4491 4411
4494 4493 4407
4496 4494 4403
4498 4496 3193
4500 4499 3193
4502 4501 3191
4504 4502 3181
4506 4505 3181
4508 4507 3169
4510 4508 3157
4512 4511 3157
4514 4465 3128
4516 4515 4465
4518 4517 4459
4520 4519 4459
4522 4521 4451
4524 4523 4451
4526 4525 4441
4528 4527 4441
4530 4529 4431
4532 4530 4427
4534 4532 4423
4536 4535 4423
4538 4537 4411
4540 4539 4411
4542 4541 4407
4544 4543 4407
4546 4545 4403
4548 4547 4403
4550 4549 3193
4552 4550 3191
4554 4552 3181
4556 4555 3181
4558 4557 3169
4560 4559 3169
4562 4561 3157
4564 4465 3134
4566 4564 4459
4568 4566 4451
4570 4568 4441
4572 4570 4431
4574 4572 4427
4576 4574 4423
4578 4576 4411
4580 4579 4411
4582 4581 4407
4584 4583 4407
4586 4585 4403
4588 4586 3193
4590 4589 3193
4592 4591 3191
4594 4593 3191
4596 4595 3181
4598 4596 3169
4600 4598 3157
4602 4465 3140
4604 4602 4459
4606 4604 4451
4608 4606 4441
4610 4608 4431
4612 4611 4431
4614 4613 4427
4616 4615 4427
4618 4617 4423
4620 4619 4423
4622 4621 4411
4624 4622 4407
4626 4624 4403
4628 4627 4403
4630 4629 3193
4632 4630 3191
4634 4632 3181
4636 4634 3169
4638 4636 3157
4640 1972 114
4642 3952 1973
4644 4643 4641
4646 1972 116
4648 3964 1973
4650 4649 4647
4652 1972 118
4654 3976 1973
4656 4655 4653
4658 1972 120
4660 3988 1973
4662 4661 4659
4664 1972 122
4666 4000 1973
4668 4667 4665
4670 1972 124
4672 4012 1973
4674 4673 4671
4676 1972 126
4678 4024 1973
4680 4679 4677
4682 1972 128
4684 4036 1973
4686 4685 4683
4688 1972 130
4690 4048 1973
4692 4691 4689
4694 1972 132
4696 4060 1973
4698 4697 4695
4700 1972 134
4702 4072 1973
4704 4703 4701
4706 1972 136
4708 4084 1973
4710 4709 4707
4712 1972 138
4714 4096 1973
4716 4715 4713
4718 1972 140
4720 4108 1973
4722 4721 4719
4724 1972 142
4726 4120 1973
4728 4727 4725
4730 1972 144
4732 4132 1973
4734 4733 4731
4736 1972 146
4738 4144 1973
4740 4739 4737
4742 1972 148
4744 4156 1973
4746 4745 4743
4748 1972 150
4750 4168 1973
4752 4751 4749
4754 1972 152
4756 4180 1973
4758 4757 4755
4760 1972 154
4762 4192 1973
4764 4763 4761
4766 1972 156
4768 4204 1973
4770 4769 4767
4772 1972 158
4774 4216 1973
4776 4775 4773
4778 1972 160
4780 4228 1973
4782 4781 4779
4784 1972 162
4786 4240 1973
4788 4787 4785
4790 1972 164
4792 4252 1973
4794 4793 4791
4796 1972 166
4798 4264 1973
4800 4799 4797
4802 1972 168
4804 4276 1973
4806 4805 4803
4808 1972 170
4810 4288 1973
4812 4811 4809
4814 1972 172
4816 4300 1973
4818 4817 4815
4820 1972 174
4822 4312 1973
4824 4823 4821
4826 1972 176
4828 4324 1973
4830 4829 4827
4832 1040 264
4834 3840 1041
4836 4835 4833
4838 1040 266
4840 3852 1041
4842 4841 4839
4844 1040 268
4846 3864 1041
4848 4847 4845
4850 1040 270
4852 3876 1041
4854 4853 4851
4856 1040 272
4858 3888 1041
4860 4859 4857
4862 1040 274
4864 3900 1041
4866 4865 4863
4868 1040 276
4870 3912 1041
4872 4871 4869
4874 1040 278
4876 3924 1041
4878 4877 4875
4880 1040 210
4882 3504 1041
4884 4883 4881
4886 1040 212
4888 3522 1041
4890 4889 4887
4892 1040 214
4894 3540 1041
4896 4895 4893
4898 1040 216
4900 3558 1041
4902 4901 4899
4904 1040 218
4906 3576 1041
4908 4907 4905
4910 1040 220
4912 3594 1041
4914 4913 4911
4916 1040 222
4918 3612 1041
4920 4919 4917
4922 1040 224
4924 3630 1041
4926 4925 4923
4928 2472 24
4930 2473 24
4932 4931 4929
4934 3187 857
4936 854 851
4938 855 848
4940 4939 4937
4942 4941 3187
4944 854 848
4946 4944 845
4948 4945 842
4950 4949 4947
4952 4951 3187
4954 2262 6
4956 4954 9
4958 4956 11
4960 4958 13
4962 4960 15
4964 4962 17
4966 4964 924
4968 4966 18
4970 4967 2666
4972 4971 4969
4974 4966 20
4976 4967 2670
4978 4977 4975
4980 4966 22
4982 4967 2674
4984 4983 4981
4986 4966 24
4988 4967 2680
4990 4989 4987
4992 4966 26
4994 4967 2684
4996 4995 4993
4998 4966 28
5000 4967 2688
5002 5001 4999
5004 4966 30
5006 4967 2694
5008 5007 5005
5010 4966 32
5012 4967 2700
5014 5013 5011
5016 1040 98
5018 3264 1041
5020 5019 5017
5022 1040 100
5024 3276 1041
5026 5025 5023
5028 1040 102
5030 3288 1041
5032 5031 5029
5034 1040 104
5036 3300 1041
5038 5037 5035
5040 1040 106
5042 3312 1041
5044 5043 5041
5046 1040 108
5048 3324 1041
5050 5049 5047
5052 1040 110
5054 3336 1041
5056 5055 5053
5058 1040 112
5060 3348 1041
5062 5061 5059
5064 1522 6
5066 5064 9
5068 5066 11
5070 5068 13
5072 5070 15
5074 5072 17
5076 5074 924
5078 5076 18
5080 5077 3510
5082 5081 5079
5084 5076 20
5086 5077 3528
5088 5087 5085
5090 5076 22
5092 5077 3546
5094 5093 5091
5096 5076 24
5098 5077 3564
5100 5099 5097
5102 5076 26
5104 5077 3582
5106 5105 5103
5108 5076 28
5110 5077 3600
5112 5111 5109
5114 5076 30
5116 5077 3618
5118 5117 5115
5120 5076 32
5122 5077 3636
5124 5123 5121
5126 5076 3510
5128 5077 3664
5130 5129 5127
5132 5076 3528
5134 5077 3676
5136 5135 5133
5138 5076 3546
5140 5077 3688
5142 5141 5139
5144 5076 3564
5146 5077 3700
5148 5147 5145
5150 5076 3582
5152 5077 3712
5154 5153 5151
5156 5076 3600
5158 5077 3724
5160 5159 5157
5162 5076 3618
5164 5077 3736
5166 5165 5163
5168 5076 3636
5170 5077 3748
5172 5171 5169
5174 2276 18
5176 2280 2277
5178 5177 5175
5180 2276 20
5182 2298 2277
5184 5183 5181
5186 2276 22
5188 2316 2277
5190 5189 5187
5192 2276 24
5194 2334 2277
5196 5195 5193
5198 2276 26
5200 2352 2277
5202 5201 5199
5204 2276 28
5206 2370 2277
5208 5207 5205
5210 2276 30
5212 2388 2277
5214 5213 5211
5216 2276 32
5218 2406 2277
5220 5219 5217
5222 2492 18
5224 2496 2493
5226 5225 5223
5228 2492 20
5230 2514 2493
5232 5231 5229
5234 2492 22
5236 2532 2493
5238 5237 5235
5240 2492 24
5242 2550 2493
5244 5243 5241
5246 2492 26
5248 2568 2493
5250 5249 5247
5252 2492 28
5254 2586 2493
5256 5255 5253
5258 2492 30
5260 2604 2493
5262 5261 5259
5264 2492 32
5266 2622 2493
5268 5267 5265
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 state_regCommand_abs<0>_out
l193 state_regCommand_abs<1>_out
l194 state_regCommand_abs<2>_out
l195 state_regCommand_abs<3>_out
l196 state_regCommand_abs<4>_out
l197 state_regCommand_abs<5>_out
l198 state_regCommand_abs<6>_out
l199 state_regCommand_abs<7>_out
l200 state_os_lba1_abs<0>_out
l201 state_os_lba1_abs<1>_out
l202 state_os_lba1_abs<2>_out
l203 state_os_lba1_abs<3>_out
l204 state_os_lba1_abs<4>_out
l205 state_os_lba1_abs<5>_out
l206 state_os_lba1_abs<6>_out
l207 state_os_lba1_abs<7>_out
l208 state_regLBAHigh0_abs<0>_out
l209 state_regLBAHigh0_abs<1>_out
l210 state_regLBAHigh0_abs<2>_out
l211 state_regLBAHigh0_abs<3>_out
l212 state_regLBAHigh0_abs<4>_out
l213 state_regLBAHigh0_abs<5>_out
l214 state_regLBAHigh0_abs<6>_out
l215 state_regLBAHigh0_abs<7>_out
l216 state_regLBAHigh1_abs<0>_out
l217 state_regLBAHigh1_abs<1>_out
l218 state_regLBAHigh1_abs<2>_out
l219 state_regLBAHigh1_abs<3>_out
l220 state_regLBAHigh1_abs<4>_out
l221 state_regLBAHigh1_abs<5>_out
l222 state_regLBAHigh1_abs<6>_out
l223 state_regLBAHigh1_abs<7>_out
l224 state_regLBALow0_abs<0>_out
l225 state_regLBALow0_abs<1>_out
l226 state_regLBALow0_abs<2>_out
l227 state_regLBALow0_abs<3>_out
l228 state_regLBALow0_abs<4>_out
l229 state_regLBALow0_abs<5>_out
l230 state_regLBALow0_abs<6>_out
l231 state_regLBALow0_abs<7>_out
l232 state_regLBAMid0_abs<0>_out
l233 state_regLBAMid0_abs<1>_out
l234 state_regLBAMid0_abs<2>_out
l235 state_regLBAMid0_abs<3>_out
l236 state_regLBAMid0_abs<4>_out
l237 state_regLBAMid0_abs<5>_out
l238 state_regLBAMid0_abs<6>_out
l239 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:18 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b6.v   ---gives--> driver_b6.mv
> abc -c "read_blif_mv driver_b6.mv; write_aiger -s driver_b6n.aig"   ---gives--> driver_b6n.aig
> aigtoaig driver_b6n.aig driver_b6n.aag   ---gives--> driver_b6n.aag (this file)
Content of driver_b6.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 6) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 4/11 [SYNTCOMP2016-RealSeq], 5/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 0.548 [SYNTCOMP2016-RealSeq], 0.145886 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
