read_verilog freq_div_cond.v
hierarchy -check -top freq_div_cond
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -liberty cmos_cells.lib
show -lib cmos_cells_delay.v -prefix synth -format eps
clean
write_verilog -noattr freq_div_synth_delay.v
