{
  "design": {
    "design_info": {
      "boundary_crc": "0xB560C76A03104BCB",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Demodulator.gen/sources_1/bd/Block_correctionV2",
      "name": "Block_correctionV2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "correct_error_0": "",
      "calc_parity_0": "",
      "Output_memmory_0": "",
      "Adder_0": "",
      "ControllerV2_0": "",
      "Input_memmory_0": "",
      "find_error_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "data_avaible": {
        "direction": "I"
      },
      "data_in": {
        "direction": "I",
        "left": "79",
        "right": "0"
      },
      "data_out": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ready_recieve": {
        "direction": "O"
      },
      "data_send": {
        "direction": "I"
      },
      "ready_send": {
        "direction": "O"
      }
    },
    "components": {
      "correct_error_0": {
        "vlnv": "xilinx.com:module_ref:correct_error:1.0",
        "xci_name": "Block_correctionV2_correct_error_0_0",
        "xci_path": "ip\\Block_correctionV2_correct_error_0_0\\Block_correctionV2_correct_error_0_0.xci",
        "inst_hier_path": "correct_error_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "correct_error",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "79",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "row_error": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "col_error": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "calc_parity_0": {
        "vlnv": "xilinx.com:module_ref:calc_parity:1.0",
        "xci_name": "Block_correctionV2_calc_parity_0_0",
        "xci_path": "ip\\Block_correctionV2_calc_parity_0_0\\Block_correctionV2_calc_parity_0_0.xci",
        "inst_hier_path": "calc_parity_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "calc_parity",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "79",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "row_parity": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "col_parity": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "row_parity_calc": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "col_parity_calc": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Output_memmory_0": {
        "vlnv": "xilinx.com:module_ref:Output_memmory:1.0",
        "xci_name": "Block_correctionV2_Output_memmory_0_0",
        "xci_path": "ip\\Block_correctionV2_Output_memmory_0_0\\Block_correctionV2_Output_memmory_0_0.xci",
        "inst_hier_path": "Output_memmory_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Output_memmory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "Adder_0": {
        "vlnv": "xilinx.com:module_ref:Adder:1.0",
        "xci_name": "Block_correctionV2_Adder_0_0",
        "xci_path": "ip\\Block_correctionV2_Adder_0_0\\Block_correctionV2_Adder_0_0.xci",
        "inst_hier_path": "Adder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "sel": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "ControllerV2_0": {
        "vlnv": "xilinx.com:module_ref:ControllerV2:1.0",
        "xci_name": "Block_correctionV2_ControllerV2_0_0",
        "xci_path": "ip\\Block_correctionV2_ControllerV2_0_0\\Block_correctionV2_ControllerV2_0_0.xci",
        "inst_hier_path": "ControllerV2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ControllerV2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_avaible": {
            "direction": "I"
          },
          "calc_finish": {
            "direction": "I"
          },
          "error_finish": {
            "direction": "I"
          },
          "correct_error_finish": {
            "direction": "I"
          },
          "data_send": {
            "direction": "I"
          },
          "data_recieved": {
            "direction": "O"
          },
          "ready_send": {
            "direction": "O"
          },
          "ld_calc_c": {
            "direction": "O"
          },
          "ld_error_c": {
            "direction": "O"
          },
          "ld_correct_error_c": {
            "direction": "O"
          },
          "ld_input_memmory": {
            "direction": "O"
          },
          "ld_adder": {
            "direction": "O"
          },
          "sel_adder": {
            "direction": "O"
          },
          "ld_output_memmory": {
            "direction": "O"
          }
        }
      },
      "Input_memmory_0": {
        "vlnv": "xilinx.com:module_ref:Input_memmory:1.0",
        "xci_name": "Block_correctionV2_Input_memmory_0_0",
        "xci_path": "ip\\Block_correctionV2_Input_memmory_0_0\\Block_correctionV2_Input_memmory_0_0.xci",
        "inst_hier_path": "Input_memmory_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Input_memmory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "ready": {
            "direction": "O"
          },
          "data_out": {
            "direction": "O",
            "left": "79",
            "right": "0"
          }
        }
      },
      "find_error_0": {
        "vlnv": "xilinx.com:module_ref:find_error:1.0",
        "xci_name": "Block_correctionV2_find_error_0_0",
        "xci_path": "ip\\Block_correctionV2_find_error_0_0\\Block_correctionV2_find_error_0_0.xci",
        "inst_hier_path": "find_error_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "find_error",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "row_parity": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "col_parity": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "row_parity_calc": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "col_parity_calc": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "row_error": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "error": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "col_error": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Adder_0_data_out": {
        "ports": [
          "Adder_0/data_out",
          "Output_memmory_0/data_in"
        ]
      },
      "ControllerV2_0_ld_adder": {
        "ports": [
          "ControllerV2_0/ld_adder",
          "Adder_0/ld"
        ]
      },
      "ControllerV2_0_ld_calc_c": {
        "ports": [
          "ControllerV2_0/ld_calc_c",
          "calc_parity_0/ld"
        ]
      },
      "ControllerV2_0_ld_correct_error_c": {
        "ports": [
          "ControllerV2_0/ld_correct_error_c",
          "correct_error_0/ld"
        ]
      },
      "ControllerV2_0_ld_error_c": {
        "ports": [
          "ControllerV2_0/ld_error_c",
          "find_error_0/ld"
        ]
      },
      "ControllerV2_0_ld_input_memmory": {
        "ports": [
          "ControllerV2_0/ld_input_memmory",
          "Input_memmory_0/ld"
        ]
      },
      "ControllerV2_0_ld_output_memmory": {
        "ports": [
          "ControllerV2_0/ld_output_memmory",
          "Output_memmory_0/ld"
        ]
      },
      "ControllerV2_0_ready": {
        "ports": [
          "ready_recieve"
        ]
      },
      "ControllerV2_0_ready_send": {
        "ports": [
          "ControllerV2_0/ready_send",
          "ready_send"
        ]
      },
      "ControllerV2_0_sel_adder": {
        "ports": [
          "ControllerV2_0/sel_adder",
          "Adder_0/sel"
        ]
      },
      "Input_memmory_0_data_out": {
        "ports": [
          "Input_memmory_0/data_out",
          "correct_error_0/data_in",
          "calc_parity_0/data_in"
        ]
      },
      "Net": {
        "ports": [
          "rst",
          "correct_error_0/rst",
          "calc_parity_0/rst",
          "Output_memmory_0/rst",
          "Adder_0/rst",
          "ControllerV2_0/rst",
          "Input_memmory_0/rst",
          "find_error_0/rst"
        ]
      },
      "Output_memmory_0_data_out": {
        "ports": [
          "Output_memmory_0/data_out",
          "data_out"
        ]
      },
      "calc_parity_0_Finish": {
        "ports": [
          "calc_parity_0/finish",
          "ControllerV2_0/calc_finish"
        ]
      },
      "calc_parity_0_col_parity": {
        "ports": [
          "calc_parity_0/col_parity",
          "find_error_0/col_parity"
        ]
      },
      "calc_parity_0_col_parity_calc": {
        "ports": [
          "calc_parity_0/col_parity_calc",
          "find_error_0/col_parity_calc"
        ]
      },
      "calc_parity_0_row_parity": {
        "ports": [
          "calc_parity_0/row_parity",
          "find_error_0/row_parity"
        ]
      },
      "calc_parity_0_row_parity_calc": {
        "ports": [
          "calc_parity_0/row_parity_calc",
          "find_error_0/row_parity_calc"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "correct_error_0/clk",
          "calc_parity_0/clk",
          "Output_memmory_0/clk",
          "Adder_0/clk",
          "ControllerV2_0/clk",
          "Input_memmory_0/clk",
          "find_error_0/clk"
        ]
      },
      "correct_error_0_Finish": {
        "ports": [
          "correct_error_0/finish",
          "ControllerV2_0/correct_error_finish"
        ]
      },
      "correct_error_0_data_out": {
        "ports": [
          "correct_error_0/data_out",
          "Adder_0/data_in"
        ]
      },
      "data_avaible_1": {
        "ports": [
          "data_avaible",
          "ControllerV2_0/data_avaible"
        ]
      },
      "data_in_1": {
        "ports": [
          "data_in",
          "Input_memmory_0/data_in"
        ]
      },
      "data_send_1": {
        "ports": [
          "data_send",
          "ControllerV2_0/data_send"
        ]
      },
      "find_error_0_Finish": {
        "ports": [
          "find_error_0/finish",
          "ControllerV2_0/error_finish"
        ]
      },
      "find_error_0_col_error": {
        "ports": [
          "find_error_0/col_error",
          "correct_error_0/row_error"
        ]
      },
      "find_error_0_row_error": {
        "ports": [
          "find_error_0/row_error",
          "correct_error_0/col_error"
        ]
      }
    }
  }
}