---
module_declaration: |-
    module {name} (
    // Clock & Resets
    input  reg_clk,
    input  bus_clk,
    {resets} 

    // Bus I/O
    // TODO

    // Inputs
    {inputs}

    // Outputs
    {outputs}
    );
reset_port: |-
    input  {name},
input_port: |-
    input  {signal_type:{signal_width}} {name:{name_width}}{unpacked_dim},
output_port: |-
    output {signal_type:{signal_width}} {name:{name_width}}{unpacked_dim},
