

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'
================================================================
* Date:           Sat Jun  1 06:31:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1316|     1316|  13.160 us|  13.160 us|  1316|  1316|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_3_loop_for_channel_pad_3  |     1314|     1314|         4|          1|          1|  1312|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     118|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     118|     309|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_8ns_8ns_11_4_1_U39  |mac_muladd_4ns_8ns_8ns_11_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln81_1_fu_148_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln81_fu_122_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln83_fu_186_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln84_1_fu_240_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln84_2_fu_256_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln84_3_fu_246_p2     |         +|   0|  0|  16|           9|           3|
    |icmp_ln81_fu_116_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln83_fu_134_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln84_1_fu_235_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln84_fu_180_p2      |      icmp|   0|  0|  14|           7|           1|
    |or_ln84_fu_267_p2        |        or|   0|  0|   2|           1|           1|
    |OutPadConv3_d0           |    select|   0|  0|  32|           1|           1|
    |select_ln81_1_fu_154_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln81_fu_140_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 205|          93|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten41_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                 |   9|          2|    8|         16|
    |c_fu_64                                 |   9|          2|    4|          8|
    |indvar_flatten41_fu_68                  |   9|          2|   11|         22|
    |n_fu_60                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |c_fu_64                            |   4|   0|    4|          0|
    |empty_139_reg_330                  |   3|   0|    3|          0|
    |empty_139_reg_330_pp0_iter1_reg    |   3|   0|    3|          0|
    |icmp_ln84_1_reg_346                |   1|   0|    1|          0|
    |icmp_ln84_reg_336                  |   1|   0|    1|          0|
    |indvar_flatten41_fu_68             |  11|   0|   11|          0|
    |n_fu_60                            |   8|   0|    8|          0|
    |select_ln81_reg_318                |   8|   0|    8|          0|
    |select_ln81_reg_318_pp0_iter1_reg  |   8|   0|    8|          0|
    |icmp_ln84_reg_336                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 118|  32|   55|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3|  return value|
|OutPadConv3_address0  |  out|   11|   ap_memory|                                                   OutPadConv3|         array|
|OutPadConv3_ce0       |  out|    1|   ap_memory|                                                   OutPadConv3|         array|
|OutPadConv3_we0       |  out|    1|   ap_memory|                                                   OutPadConv3|         array|
|OutPadConv3_d0        |  out|   32|   ap_memory|                                                   OutPadConv3|         array|
|OutConv2_address0     |  out|   11|   ap_memory|                                                      OutConv2|         array|
|OutConv2_ce0          |  out|    1|   ap_memory|                                                      OutConv2|         array|
|OutConv2_q0           |   in|   32|   ap_memory|                                                      OutConv2|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

