Analysis & Synthesis report for Lab1Demo
Fri Aug 25 16:38:35 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP|TOP_KBD:inst16|KBDINTF:inst|lpf:inst5|cur_st
 11. State Machine - |TOP|TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4|cur_st
 12. State Machine - |TOP|TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|present_state
 13. State Machine - |TOP|Smiley_Block_T:inst1|smiley_move:inst|SM_PS
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated
 21. Source assignments for random:inst17
 22. Parameter Settings for User Entity Instance: back_ground_draw:inst12
 23. Parameter Settings for User Entity Instance: CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i
 24. Parameter Settings for User Entity Instance: Smiley_Block_T:inst1
 25. Parameter Settings for User Entity Instance: Smiley_Block_T:inst1|square_object:inst6
 26. Parameter Settings for User Entity Instance: Smiley_Block_T:inst1|smiley_move:inst
 27. Parameter Settings for User Entity Instance: TOP_KBD:inst16|KBDINTF:inst|lpf:inst5
 28. Parameter Settings for User Entity Instance: mif_draw:inst9
 29. Parameter Settings for User Entity Instance: lpm_rom:inst5
 30. Parameter Settings for User Entity Instance: NumbersBitMap:inst15
 31. Parameter Settings for User Entity Instance: square_object:inst13
 32. Parameter Settings for User Entity Instance: Number_position:inst14|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: random:inst17
 34. Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1
 35. Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9
 36. Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst"
 37. Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"
 38. Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"
 39. In-System Memory Content Editor Settings
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug 25 16:38:34 2023       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 576                                         ;
; Total pins                      ; 62                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,457,600                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP                ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; RTL/VGA/mif_draw.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/mif_draw.sv                                                ;             ;
; RTL/VGA/game_controller.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/game_controller.sv                                         ;             ;
; RTL/VGA/Smiley_Block_T.bdf                                         ; yes             ; User Block Diagram/Schematic File            ; C:/Projects/School/044157/project/RTL/VGA/Smiley_Block_T.bdf                                         ;             ;
; RTL/VGA/smileyBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/smileyBitMap.sv                                            ;             ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/square_object.sv                                           ;             ;
; RTL/VGA/back_ground_draw.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/back_ground_draw.sv                                        ;             ;
; RTL/VGA/smiley_move.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/smiley_move.sv                                             ;             ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/objects_mux.sv                                             ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/VGA/NumbersBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/VGA/NumbersBitMap.sv                                           ;             ;
; RTL/KEYBOARDX/TOP_KBD.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Projects/School/044157/project/RTL/KEYBOARDX/TOP_KBD.bdf                                          ;             ;
; RTL/KEYBOARDX/lpf.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/KEYBOARDX/lpf.sv                                               ;             ;
; RTL/KEYBOARDX/keyPad_decoder.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/KEYBOARDX/keyPad_decoder.sv                                    ;             ;
; RTL/KEYBOARDX/KBDINTF.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Projects/School/044157/project/RTL/KEYBOARDX/KBDINTF.bdf                                          ;             ;
; RTL/KEYBOARDX/byterec.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/KEYBOARDX/byterec.sv                                           ;             ;
; RTL/KEYBOARDX/bitrec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/KEYBOARDX/bitrec.sv                                            ;             ;
; RTL/KEYBOARDX/random.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/KEYBOARDX/random.sv                                            ;             ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/Seg7/SEG7.SV                                                   ;             ;
; RTL/AUDIO/SinTable.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/SinTable.sv                                              ;             ;
; RTL/AUDIO/addr_counter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/addr_counter.sv                                          ;             ;
; RTL/AUDIO/prescaler.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/prescaler.sv                                             ;             ;
; RTL/AUDIO/ToneDecoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/ToneDecoder.sv                                           ;             ;
; RTL/AUDIO/AUDIO.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/Projects/School/044157/project/RTL/AUDIO/AUDIO.bdf                                                ;             ;
; RTL/AUDIO/audio_codec_controller/i2c.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv                            ;             ;
; RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv            ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv            ;             ;
; RTL/AUDIO/audio_codec_controller/clock_500.sv                      ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv                      ;             ;
; RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv         ;             ;
; Number_position.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/Projects/School/044157/project/Number_position.v                                                  ;             ;
; CLK_31P5.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Projects/School/044157/project/CLK_31P5.v                                                         ; CLK_31P5    ;
; CLK_31P5/CLK_31P5_0002.v                                           ; yes             ; User Verilog HDL File                        ; C:/Projects/School/044157/project/CLK_31P5/CLK_31P5_0002.v                                           ; CLK_31P5    ;
; RTL/TOP.bdf                                                        ; yes             ; User Block Diagram/Schematic File            ; C:/Projects/School/044157/project/RTL/TOP.bdf                                                        ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                         ;             ;
; lpm_rom.tdf                                                        ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                           ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                       ;             ;
; altrom.tdf                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                         ;             ;
; db/altsyncram_8071.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Projects/School/044157/project/db/altsyncram_8071.tdf                                             ;             ;
; RTL/VGA_BG.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Projects/School/044157/project/RTL/VGA_BG.mif                                                     ;             ;
; db/decode_s2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Projects/School/044157/project/db/decode_s2a.tdf                                                  ;             ;
; db/mux_jhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Projects/School/044157/project/db/mux_jhb.tdf                                                     ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                     ;             ;
; db/lpm_constant_4i8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Projects/School/044157/project/db/lpm_constant_4i8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                          ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1083                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 1576                                                                              ;
;     -- 7 input functions                    ; 47                                                                                ;
;     -- 6 input functions                    ; 511                                                                               ;
;     -- 5 input functions                    ; 220                                                                               ;
;     -- 4 input functions                    ; 214                                                                               ;
;     -- <=3 input functions                  ; 584                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 576                                                                               ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 62                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 2457600                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 769                                                                               ;
; Total fan-out                               ; 13355                                                                             ;
; Average fan-out                             ; 5.14                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP                                                                                                                                    ; 1576 (2)            ; 576 (0)                   ; 2457600           ; 0          ; 62   ; 0            ; |TOP                                                                                                                                                                                                                                                                                                                                            ; TOP                               ; work         ;
;    |AUDIO:inst18|                                                                                                                       ; 208 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18                                                                                                                                                                                                                                                                                                                               ; AUDIO                             ; work         ;
;       |ToneDecoder:inst4|                                                                                                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|ToneDecoder:inst4                                                                                                                                                                                                                                                                                                             ; ToneDecoder                       ; work         ;
;       |addr_counter:inst9|                                                                                                              ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|addr_counter:inst9                                                                                                                                                                                                                                                                                                            ; addr_counter                      ; work         ;
;       |audio_codec_controller:inst|                                                                                                     ; 107 (0)             ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|audio_codec_controller:inst                                                                                                                                                                                                                                                                                                   ; audio_codec_controller            ; work         ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 32 (32)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                          ; CLOCK_500                         ; work         ;
;          |DualSerial2parallel:DualSerial2parallel_inst|                                                                                 ; 45 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst                                                                                                                                                                                                                                                      ; DualSerial2parallel               ; work         ;
;          |i2c:i2c_inst|                                                                                                                 ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst                                                                                                                                                                                                                                                                                      ; i2c                               ; work         ;
;       |prescaler:inst3|                                                                                                                 ; 45 (45)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|prescaler:inst3                                                                                                                                                                                                                                                                                                               ; prescaler                         ; work         ;
;       |sintable:inst1|                                                                                                                  ; 37 (37)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|AUDIO:inst18|sintable:inst1                                                                                                                                                                                                                                                                                                                ; sintable                          ; work         ;
;    |CLK_31P5:inst7|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLK_31P5:inst7                                                                                                                                                                                                                                                                                                                             ; CLK_31P5                          ; CLK_31P5     ;
;       |CLK_31P5_0002:clk_31p5_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst                                                                                                                                                                                                                                                                                                 ; CLK_31P5_0002                     ; CLK_31P5     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |Number_position:inst14|                                                                                                             ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|Number_position:inst14                                                                                                                                                                                                                                                                                                                     ; Number_position                   ; work         ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                 ; lpm_constant                      ; work         ;
;          |lpm_constant_4i8:ag|                                                                                                          ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag                                                                                                                                                                                                                                                             ; lpm_constant_4i8                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 30 (16)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |NumbersBitMap:inst15|                                                                                                               ; 163 (163)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|NumbersBitMap:inst15                                                                                                                                                                                                                                                                                                                       ; NumbersBitMap                     ; work         ;
;    |SEG7:inst10|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|SEG7:inst10                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work         ;
;    |Smiley_Block_T:inst1|                                                                                                               ; 620 (0)             ; 158 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|Smiley_Block_T:inst1                                                                                                                                                                                                                                                                                                                       ; Smiley_Block_T                    ; work         ;
;       |smileyBitMap:inst1|                                                                                                              ; 269 (269)           ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|Smiley_Block_T:inst1|smileyBitMap:inst1                                                                                                                                                                                                                                                                                                    ; smileyBitMap                      ; work         ;
;       |smiley_move:inst|                                                                                                                ; 288 (288)           ; 134 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP|Smiley_Block_T:inst1|smiley_move:inst                                                                                                                                                                                                                                                                                                      ; smiley_move                       ; work         ;
;       |square_object:inst6|                                                                                                             ; 63 (63)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|Smiley_Block_T:inst1|square_object:inst6                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;    |TOP_KBD:inst16|                                                                                                                     ; 64 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|TOP_KBD:inst16                                                                                                                                                                                                                                                                                                                             ; TOP_KBD                           ; work         ;
;       |KBDINTF:inst|                                                                                                                    ; 38 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|TOP_KBD:inst16|KBDINTF:inst                                                                                                                                                                                                                                                                                                                ; KBDINTF                           ; work         ;
;          |bitrec:inst4|                                                                                                                 ; 14 (14)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                                   ; bitrec                            ; work         ;
;          |byterec:inst3|                                                                                                                ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|TOP_KBD:inst16|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                                  ; byterec                           ; work         ;
;          |lpf:inst5|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|TOP_KBD:inst16|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                                      ; lpf                               ; work         ;
;       |keyPad_decoder:inst2|                                                                                                            ; 26 (26)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|TOP_KBD:inst16|keyPad_decoder:inst2                                                                                                                                                                                                                                                                                                        ; keyPad_decoder                    ; work         ;
;    |VGA_Controller:inst|                                                                                                                ; 96 (96)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                        ; VGA_Controller                    ; work         ;
;    |back_ground_draw:inst12|                                                                                                            ; 43 (43)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|back_ground_draw:inst12                                                                                                                                                                                                                                                                                                                    ; back_ground_draw                  ; work         ;
;    |game_controller:inst2|                                                                                                              ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|game_controller:inst2                                                                                                                                                                                                                                                                                                                      ; game_controller                   ; work         ;
;    |lpm_rom:inst5|                                                                                                                      ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP|lpm_rom:inst5                                                                                                                                                                                                                                                                                                                              ; lpm_rom                           ; work         ;
;       |altrom:srom|                                                                                                                     ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP|lpm_rom:inst5|altrom:srom                                                                                                                                                                                                                                                                                                                  ; altrom                            ; work         ;
;          |altsyncram:rom_block|                                                                                                         ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP|lpm_rom:inst5|altrom:srom|altsyncram:rom_block                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_8071:auto_generated|                                                                                            ; 150 (0)             ; 6 (6)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_8071                   ; work         ;
;                |decode_s2a:rden_decode|                                                                                                 ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|decode_s2a:rden_decode                                                                                                                                                                                                                                       ; decode_s2a                        ; work         ;
;                |mux_jhb:mux2|                                                                                                           ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|mux_jhb:mux2                                                                                                                                                                                                                                                 ; mux_jhb                           ; work         ;
;    |objects_mux:inst8|                                                                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|objects_mux:inst8                                                                                                                                                                                                                                                                                                                          ; objects_mux                       ; work         ;
;    |random:inst17|                                                                                                                      ; 17 (17)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|random:inst17                                                                                                                                                                                                                                                                                                                              ; random                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 98 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (65)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |square_object:inst13|                                                                                                               ; 63 (63)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|square_object:inst13                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+----------------+
; lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; RTL/VGA_BG.mif ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |TOP|CLK_31P5:inst7                                                                                                                                                                                                                                                      ; CLK_31P5.v        ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP|Number_position:inst14                                                                                                                                                                                                                                              ; Number_position.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |TOP|TOP_KBD:inst16|KBDINTF:inst|lpf:inst5|cur_st ;
+-------------+-----------------------------------------------------+
; Name        ; cur_st.ONE                                          ;
+-------------+-----------------------------------------------------+
; cur_st.ZERO ; 0                                                   ;
; cur_st.ONE  ; 1                                                   ;
+-------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4|cur_st                                                 ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; Name               ; cur_st.CHK_DATA_ST ; cur_st.HI_CLK_ST ; cur_st.LOW_CLK_ST ; cur_st.IDLE_ST ; cur_st.NEW_DATA_ST ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; cur_st.IDLE_ST     ; 0                  ; 0                ; 0                 ; 0              ; 0                  ;
; cur_st.LOW_CLK_ST  ; 0                  ; 0                ; 1                 ; 1              ; 0                  ;
; cur_st.HI_CLK_ST   ; 0                  ; 1                ; 0                 ; 1              ; 0                  ;
; cur_st.CHK_DATA_ST ; 1                  ; 0                ; 0                 ; 1              ; 0                  ;
; cur_st.NEW_DATA_ST ; 0                  ; 0                ; 0                 ; 1              ; 1                  ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Smiley_Block_T:inst1|smiley_move:inst|SM_PS                                                                       ;
+--------------------------+--------------------------+-----------------------+---------------+---------------+--------------------------+
; Name                     ; SM_PS.POSITION_CHANGE_ST ; SM_PS.WAIT_FOR_EOF_ST ; SM_PS.MOVE_ST ; SM_PS.IDLE_ST ; SM_PS.POSITION_LIMITS_ST ;
+--------------------------+--------------------------+-----------------------+---------------+---------------+--------------------------+
; SM_PS.IDLE_ST            ; 0                        ; 0                     ; 0             ; 0             ; 0                        ;
; SM_PS.MOVE_ST            ; 0                        ; 0                     ; 1             ; 1             ; 0                        ;
; SM_PS.WAIT_FOR_EOF_ST    ; 0                        ; 1                     ; 0             ; 1             ; 0                        ;
; SM_PS.POSITION_CHANGE_ST ; 1                        ; 0                     ; 0             ; 1             ; 0                        ;
; SM_PS.POSITION_LIMITS_ST ; 0                        ; 0                     ; 0             ; 1             ; 1                        ;
+--------------------------+--------------------------+-----------------------+---------------+---------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; random:inst17|counter[10]                 ; yes                                                              ; yes                                        ;
; random:inst17|rise_d                      ; yes                                                              ; yes                                        ;
; random:inst17|counter[9]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[8]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[7]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[6]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[5]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[4]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[3]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[2]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[1]                  ; yes                                                              ; yes                                        ;
; random:inst17|counter[0]                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 12 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                       ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][3]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][2]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][1]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][0]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][4]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][5]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][6]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][9]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][10]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][11]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][12]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][0]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][1]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][2]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][3]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][4]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][5]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][6]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][9]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][10]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][11]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][0]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][1]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][2]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][3]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][4]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][5]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][6]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][9]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][10]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][11]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][0]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][1]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][2]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][3]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][4]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][5]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][6]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][9]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][10]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][11]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][0]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][1]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][2]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][3]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][4]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][5]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][6]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][9]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][10]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][11]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][12]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][0]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][1]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][2]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][3]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][4]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][5]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][6]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][9]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][10]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][11]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][0]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][1]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][2]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][3]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][4]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][5]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][6]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][9]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][10]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][11]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][0]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][1]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][2]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][3]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][4]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][5]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][6]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][9]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][10]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][11]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][0]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][1]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][2]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][3]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][4]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][5]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][6]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][9]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][10]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][11]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][0]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][1]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][2]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][3]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][4]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][5]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][6]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][7]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][8]    ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][9]    ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][10]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][11]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][12]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][13]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][14]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][15]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][0]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][1]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][2]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][3]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][4]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][5]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][6]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][7]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][8]   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][9]   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][10]  ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][11]  ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][12]  ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][13]  ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][14]  ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][15]  ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[22,23]                ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[20,21]                ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[19]                   ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[18]                   ; Stuck at VCC due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[16,17]                ; Stuck at GND due to stuck port data_in                                   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[7,8,14,15]            ; Merged with AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[13] ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[3,5]                  ; Merged with AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[2]  ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[13]                   ; Stuck at GND due to stuck port data_in                                   ;
; TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4|cur_st~4                              ; Lost fanout                                                              ;
; TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4|cur_st~5                              ; Lost fanout                                                              ;
; TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|present_state~4                      ; Lost fanout                                                              ;
; TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|present_state~5                      ; Lost fanout                                                              ;
; TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|present_state~6                      ; Lost fanout                                                              ;
; TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|present_state~7                      ; Lost fanout                                                              ;
; Smiley_Block_T:inst1|smiley_move:inst|SM_PS~4                                  ; Lost fanout                                                              ;
; Smiley_Block_T:inst1|smiley_move:inst|SM_PS~5                                  ; Lost fanout                                                              ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|address[4,5] ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 201                                        ;                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                             ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][13] ; Stuck at GND              ; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[13]                 ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|address[5] ; Stuck at GND              ; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|address[4] ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 576   ;
; Number of registers using Synchronous Clear  ; 134   ;
; Number of registers using Synchronous Load   ; 156   ;
; Number of registers using Asynchronous Clear ; 422   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 373   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Controller:inst|oVGA_VS                                                                                                                                                                                                                                                                                                     ; 5       ;
; VGA_Controller:inst|oVGA_HS                                                                                                                                                                                                                                                                                                     ; 4       ;
; back_ground_draw:inst12|redBits[2]                                                                                                                                                                                                                                                                                              ; 1       ;
; back_ground_draw:inst12|redBits[1]                                                                                                                                                                                                                                                                                              ; 1       ;
; back_ground_draw:inst12|redBits[0]                                                                                                                                                                                                                                                                                              ; 1       ;
; back_ground_draw:inst12|greenBits[2]                                                                                                                                                                                                                                                                                            ; 1       ;
; back_ground_draw:inst12|greenBits[1]                                                                                                                                                                                                                                                                                            ; 1       ;
; back_ground_draw:inst12|greenBits[0]                                                                                                                                                                                                                                                                                            ; 1       ;
; back_ground_draw:inst12|blueBits[1]                                                                                                                                                                                                                                                                                             ; 1       ;
; back_ground_draw:inst12|blueBits[0]                                                                                                                                                                                                                                                                                             ; 1       ;
; VGA_Controller:inst|oVGA_HS_d                                                                                                                                                                                                                                                                                                   ; 1       ;
; random:inst17|dout[7]                                                                                                                                                                                                                                                                                                           ; 9       ;
; random:inst17|dout[6]                                                                                                                                                                                                                                                                                                           ; 10      ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SDO                                                                                                                                                                                                                                                                       ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                                                                 ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                                                                ; 2       ;
; random:inst17|counter[5]                                                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[6]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD_COUNTER[5]                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |TOP|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst|DACdata_fifo[13]                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst|serial_cnt[20]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP|objects_mux:inst8|RGBOut[5]                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOP|Smiley_Block_T:inst1|smileyBitMap:inst1|HitEdgeCode[3]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TOP|Smiley_Block_T:inst1|smiley_move:inst|Yposition_PS[21]                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TOP|Smiley_Block_T:inst1|smiley_move:inst|Xposition_PS[17]                                                                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP|Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |TOP|Smiley_Block_T:inst1|smiley_move:inst|Xspeed_PS[21]                                                                                                                          ;
; 11:1               ; 31 bits   ; 217 LEs       ; 62 LEs               ; 155 LEs                ; Yes        ; |TOP|Smiley_Block_T:inst1|smiley_move:inst|Yspeed_PS[13]                                                                                                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TOP|TOP_KBD:inst16|keyPad_decoder:inst2|key[2]                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TOP|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|mux_jhb:mux2|l3_w6_n4_mux_dataout                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |TOP|Smiley_Block_T:inst1|smiley_move:inst|Selector130                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP|TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4|Selector6                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP|TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4|Selector4                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP|TOP_KBD:inst16|KBDINTF:inst|byterec:inst3|Selector6                                                                                                                          ;
; 33:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |TOP|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|mux_jhb:mux2|l6_w0_n0_mux_dataout                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------+
; Source assignments for random:inst17           ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: back_ground_draw:inst12 ;
+---------------------+-------------+----------------------------------+
; Parameter Name      ; Value       ; Type                             ;
+---------------------+-------------+----------------------------------+
; COLOR_MATRIX_TOP_Y  ; 00001100100 ; Unsigned Binary                  ;
; COLOR_MATRIX_LEFT_X ; 00001100100 ; Unsigned Binary                  ;
+---------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 31.500000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block_T:inst1 ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; initial_x       ; 20    ; Unsigned Hexadecimal                    ;
; initial_x_speed ; 20    ; Untyped                                 ;
; initial_y       ; 20    ; Unsigned Hexadecimal                    ;
; initial_y_speed ; 20    ; Untyped                                 ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block_T:inst1|square_object:inst6 ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                              ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                             ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block_T:inst1|smiley_move:inst ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; INITIAL_X       ; 0032  ; Signed Integer                                           ;
; INITIAL_Y       ; 0032  ; Signed Integer                                           ;
; INITIAL_X_SPEED ; 20    ; Signed Integer                                           ;
; INITIAL_Y_SPEED ; 20    ; Signed Integer                                           ;
; Y_ACCEL         ; -2    ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD:inst16|KBDINTF:inst|lpf:inst5 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mif_draw:inst9 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; bg_rgb         ; FF    ; Unsigned Hexadecimal               ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom:inst5 ;
+------------------------+----------------+------------------+
; Parameter Name         ; Value          ; Type             ;
+------------------------+----------------+------------------+
; LPM_WIDTH              ; 8              ; Untyped          ;
; LPM_WIDTHAD            ; 19             ; Untyped          ;
; LPM_NUMWORDS           ; 307200         ; Untyped          ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped          ;
; LPM_OUTDATA            ; UNREGISTERED   ; Untyped          ;
; LPM_FILE               ; RTL/VGA_BG.mif ; Untyped          ;
; DEVICE_FAMILY          ; Cyclone V      ; Untyped          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE   ;
+------------------------+----------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NumbersBitMap:inst15 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; digit_color    ; 10100101 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst13 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 10       ; Unsigned Hexadecimal                 ;
; OBJECT_HEIGHT_Y ; 20       ; Unsigned Hexadecimal                 ;
; OBJECT_COLOR    ; 11000111 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Number_position:inst14|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                            ;
+--------------------+------------------+-----------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                  ;
; LPM_CVALUE         ; 300              ; Signed Integer                                                  ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                         ;
; CBXI_PARAMETER     ; lpm_constant_4i8 ; Untyped                                                         ;
+--------------------+------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst17 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                    ;
; MIN_VAL        ; 20    ; Unsigned Hexadecimal              ;
; MAX_VAL        ; 160   ; Unsigned Hexadecimal              ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst" ;
+---------------+--------+----------+-------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------+
; ADCDATA_VALID ; Output ; Info     ; Explicitly unconnected                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; I2C_SCLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"                                                                                  ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; KEY0_EDGE    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; MICROPHON_ON ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; Num         ; 11    ; 1     ; Read/Write ; Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 489                         ;
;     CLR               ; 114                         ;
;     CLR SCLR          ; 54                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 46                          ;
;     ENA CLR           ; 41                          ;
;     ENA CLR SCLR      ; 51                          ;
;     ENA CLR SLD       ; 127                         ;
;     ENA SCLR          ; 21                          ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 26                          ;
;     plain             ; 7                           ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 1482                        ;
;     arith             ; 383                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 258                         ;
;         2 data inputs ; 68                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 33                          ;
;     extend            ; 47                          ;
;         7 data inputs ; 47                          ;
;     normal            ; 1052                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 112                         ;
;         4 data inputs ; 181                         ;
;         5 data inputs ; 167                         ;
;         6 data inputs ; 497                         ;
; boundary_port         ; 89                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 7.20                        ;
; Average LUT depth     ; 4.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Aug 25 16:37:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Warning (125092): Tcl Script File RTL/VGA/valX.qip not found
    Info (125063): set_global_assignment -name QIP_FILE RTL/VGA/valX.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/mif_draw.sv
    Info (12023): Found entity 1: mif_draw File: C:/Projects/School/044157/project/RTL/VGA/mif_draw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Projects/School/044157/project/RTL/VGA/game_controller.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf
    Info (12023): Found entity 1: Smiley_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Projects/School/044157/project/RTL/VGA/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Projects/School/044157/project/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Projects/School/044157/project/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv
    Info (12023): Found entity 1: smiley_move File: C:/Projects/School/044157/project/RTL/VGA/smiley_move.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Projects/School/044157/project/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Projects/School/044157/project/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Projects/School/044157/project/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf
    Info (12023): Found entity 1: TOP_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Projects/School/044157/project/RTL/KEYBOARDX/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Projects/School/044157/project/RTL/KEYBOARDX/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Projects/School/044157/project/RTL/KEYBOARDX/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Projects/School/044157/project/RTL/KEYBOARDX/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Projects/School/044157/project/RTL/KEYBOARDX/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv
    Info (12023): Found entity 1: random File: C:/Projects/School/044157/project/RTL/KEYBOARDX/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Projects/School/044157/project/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf
    Info (12023): Found entity 1: TOP_AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Projects/School/044157/project/RTL/AUDIO/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Projects/School/044157/project/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Projects/School/044157/project/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Projects/School/044157/project/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv
    Info (12023): Found entity 1: i2c File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv
    Info (12023): Found entity 1: DualSerial2parallel File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv
    Info (12023): Found entity 1: CLOCK_500 File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 49
Warning (10275): Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv
    Info (12023): Found entity 1: audio_codec_controller File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file number_position.v
    Info (12023): Found entity 1: Number_position File: C:/Projects/School/044157/project/Number_position.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5.v
    Info (12023): Found entity 1: CLK_31P5 File: C:/Projects/School/044157/project/CLK_31P5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v
    Info (12023): Found entity 1: CLK_31P5_0002 File: C:/Projects/School/044157/project/CLK_31P5/CLK_31P5_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.bdf
    Info (12023): Found entity 1: TOP
Warning (10236): Verilog HDL Implicit Net warning at game_controller.sv(27): created implicit net for "collision_smiley_number" File: C:/Projects/School/044157/project/RTL/VGA/game_controller.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: C:/Projects/School/044157/project/RTL/KEYBOARDX/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: C:/Projects/School/044157/project/RTL/KEYBOARDX/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: C:/Projects/School/044157/project/RTL/KEYBOARDX/byterec.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for "CLOCK_500_ena" File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 61
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for "CLOCK_SDAT_ena" File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 63
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming RTL/VGA_BG.mif was intended to be a quoted string
Warning (275004): Undeclared parameter ON
Warning (275006): Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string
Warning (275004): Undeclared parameter ON
Warning (275006): Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string
Warning (275004): Undeclared parameter OFF
Warning (275006): Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string
Warning (275004): Undeclared parameter OFF
Warning (275006): Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst12"
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(19): object "COLOR_MARTIX_SIZE" assigned a value but never read File: C:/Projects/School/044157/project/RTL/VGA/back_ground_draw.sv Line: 19
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2) File: C:/Projects/School/044157/project/RTL/VGA/back_ground_draw.sv Line: 57
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(74): truncated value with size 3 to match size of target (2) File: C:/Projects/School/044157/project/RTL/VGA/back_ground_draw.sv Line: 74
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(85): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/VGA/back_ground_draw.sv Line: 85
Info (12128): Elaborating entity "CLK_31P5" for hierarchy "CLK_31P5:inst7"
Info (12128): Elaborating entity "CLK_31P5_0002" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst" File: C:/Projects/School/044157/project/CLK_31P5.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Projects/School/044157/project/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Projects/School/044157/project/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (12133): Instantiated megafunction "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Projects/School/044157/project/CLK_31P5/CLK_31P5_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "31.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/VGA/VGA_Controller.sv Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/VGA/VGA_Controller.sv Line: 62
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19) File: C:/Projects/School/044157/project/RTL/VGA/VGA_Controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1) File: C:/Projects/School/044157/project/RTL/VGA/VGA_Controller.sv Line: 74
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst8"
Info (12128): Elaborating entity "Smiley_Block_T" for hierarchy "Smiley_Block_T:inst1"
Info (12128): Elaborating entity "smileyBitMap" for hierarchy "Smiley_Block_T:inst1|smileyBitMap:inst1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Smiley_Block_T:inst1|square_object:inst6"
Info (12128): Elaborating entity "smiley_move" for hierarchy "Smiley_Block_T:inst1|smiley_move:inst"
Warning (10230): Verilog HDL assignment warning at smiley_move.sv(213): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/VGA/smiley_move.sv Line: 213
Warning (10230): Verilog HDL assignment warning at smiley_move.sv(214): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/VGA/smiley_move.sv Line: 214
Info (12128): Elaborating entity "TOP_KBD" for hierarchy "TOP_KBD:inst16"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "TOP_KBD:inst16|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4) File: C:/Projects/School/044157/project/RTL/KEYBOARDX/keyPad_decoder.sv Line: 47
Info (12128): Elaborating entity "KBDINTF" for hierarchy "TOP_KBD:inst16|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD:inst16|KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4"
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD:inst16|KBDINTF:inst|lpf:inst5"
Info (12128): Elaborating entity "game_controller" for hierarchy "game_controller:inst2"
Info (12128): Elaborating entity "mif_draw" for hierarchy "mif_draw:inst9"
Info (12128): Elaborating entity "lpm_rom" for hierarchy "lpm_rom:inst5"
Info (12130): Elaborated megafunction instantiation "lpm_rom:inst5"
Info (12133): Instantiated megafunction "lpm_rom:inst5" with the following parameter:
    Info (12134): Parameter "AUTO_CARRY_CHAINS" = "ON"
    Info (12134): Parameter "AUTO_CASCADE_CHAINS" = "ON"
    Info (12134): Parameter "IGNORE_CARRY_BUFFERS" = "OFF"
    Info (12134): Parameter "IGNORE_CASCADE_BUFFERS" = "OFF"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "RTL/VGA_BG.mif"
    Info (12134): Parameter "LPM_NUMWORDS" = "307200"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "19"
Info (12128): Elaborating entity "altrom" for hierarchy "lpm_rom:inst5|altrom:srom" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12131): Elaborated megafunction instantiation "lpm_rom:inst5|altrom:srom", which is child of megafunction instantiation "lpm_rom:inst5" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12131): Elaborated megafunction instantiation "lpm_rom:inst5|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "lpm_rom:inst5" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8071.tdf
    Info (12023): Found entity 1: altsyncram_8071 File: C:/Projects/School/044157/project/db/altsyncram_8071.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_8071" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Projects/School/044157/project/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|decode_s2a:rden_decode" File: C:/Projects/School/044157/project/db/altsyncram_8071.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: C:/Projects/School/044157/project/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|mux_jhb:mux2" File: C:/Projects/School/044157/project/db/altsyncram_8071.tdf Line: 41
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "NumbersBitMap:inst15"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst13"
Info (12128): Elaborating entity "Number_position" for hierarchy "Number_position:inst14"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Number_position:inst14|lpm_constant:LPM_CONSTANT_component" File: C:/Projects/School/044157/project/Number_position.v Line: 49
Info (12130): Elaborated megafunction instantiation "Number_position:inst14|lpm_constant:LPM_CONSTANT_component" File: C:/Projects/School/044157/project/Number_position.v Line: 49
Info (12133): Instantiated megafunction "Number_position:inst14|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Projects/School/044157/project/Number_position.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "300"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_4i8.tdf
    Info (12023): Found entity 1: lpm_constant_4i8 File: C:/Projects/School/044157/project/db/lpm_constant_4i8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_4i8" for hierarchy "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Projects/School/044157/project/db/lpm_constant_4i8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Projects/School/044157/project/db/lpm_constant_4i8.tdf Line: 31
Info (12133): Instantiated megafunction "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Projects/School/044157/project/db/lpm_constant_4i8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00100101100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Number_position:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "random" for hierarchy "random:inst17"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/KEYBOARDX/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/KEYBOARDX/random.sv Line: 28
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:inst18"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "AUDIO:inst18|audio_codec_controller:inst"
Warning (10230): Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1) File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 69
Info (12128): Elaborating entity "CLOCK_500" for hierarchy "AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst" File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 67
Warning (10230): Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11) File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 94
Warning (10230): Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1) File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 97
Warning (10230): Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1) File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 98
Warning (10230): Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6) File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 132
Warning (10030): Net "ROM[11]" at clock_500.sv(67) has no driver or initial value, using a default initial value '0' File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 67
Info (12128): Elaborating entity "i2c" for hierarchy "AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst" File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 88
Warning (10036): Verilog HDL or VHDL warning at i2c.sv(71): object "ACK" assigned a value but never read File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 71
Warning (10036): Verilog HDL or VHDL warning at i2c.sv(73): object "i" assigned a value but never read File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 73
Warning (10858): Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 85
Warning (10858): Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 86
Warning (10036): Verilog HDL or VHDL warning at i2c.sv(87): object "FPGA_I2C_SCLK_clk" assigned a value but never read File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 87
Warning (10230): Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6) File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 119
Warning (10034): Output port "I2C_SCLK" at i2c.sv(52) has no driver File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 52
Info (12128): Elaborating entity "DualSerial2parallel" for hierarchy "AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst" File: C:/Projects/School/044157/project/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 109
Info (12128): Elaborating entity "sintable" for hierarchy "AUDIO:inst18|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040) File: C:/Projects/School/044157/project/RTL/AUDIO/SinTable.sv Line: 24
Info (12128): Elaborating entity "addr_counter" for hierarchy "AUDIO:inst18|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Projects/School/044157/project/RTL/AUDIO/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "AUDIO:inst18|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "AUDIO:inst18|ToneDecoder:inst4"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.08.25.16:38:16 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Projects/School/044157/project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[7]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[6]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[5]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[4]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[3]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[2]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[1]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[0]" feeding internal logic into a wire File: c:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDOUT[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDOUT[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDOUT[3]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUDOUT" has no driver
    Warning (13040): bidirectional pin "AUDOUT" has no driver
    Warning (13040): bidirectional pin "AUDOUT" has no driver
    Warning (13040): bidirectional pin "AUDOUT" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "redLight" is stuck at GND
    Warning (13410): Pin "yellowLight" is stuck at GND
    Warning (13410): Pin "greenLight" is stuck at GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Projects/School/044157/project/output_files/Lab1Demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 2060 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1688 logic cells
    Info (21064): Implemented 304 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4993 megabytes
    Info: Processing ended: Fri Aug 25 16:38:35 2023
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Projects/School/044157/project/output_files/Lab1Demo.map.smsg.


