--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Touchscreen.twx Touchscreen.ncd -o Touchscreen.twr
Touchscreen.pcf -ucf ucf.ucf

Design file:              Touchscreen.ncd
Physical constraint file: Touchscreen.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-06-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    4.093(R)|    0.332(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LedOut<1>   |   15.825(R)|clk50_BUFGP       |   0.000|
LedOut<2>   |   15.541(R)|clk50_BUFGP       |   0.000|
LedOut<3>   |   15.035(R)|clk50_BUFGP       |   0.000|
LedOut<4>   |   15.940(R)|clk50_BUFGP       |   0.000|
LedOut<5>   |   15.097(R)|clk50_BUFGP       |   0.000|
LedOut<6>   |   14.872(R)|clk50_BUFGP       |   0.000|
LedOut<7>   |   16.271(R)|clk50_BUFGP       |   0.000|
LedSync<0>  |    8.505(R)|clk50_BUFGP       |   0.000|
LedSync<1>  |    7.792(R)|clk50_BUFGP       |   0.000|
LedSync<2>  |    9.462(R)|clk50_BUFGP       |   0.000|
LedSync<3>  |    8.814(R)|clk50_BUFGP       |   0.000|
sclk        |    9.323(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.637|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dispY          |LedOut<1>      |   11.595|
dispY          |LedOut<2>      |   11.357|
dispY          |LedOut<3>      |   10.804|
dispY          |LedOut<4>      |   11.710|
dispY          |LedOut<5>      |   10.866|
dispY          |LedOut<6>      |   10.688|
dispY          |LedOut<7>      |   12.066|
---------------+---------------+---------+


Analysis completed Wed May 04 20:16:17 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



