
out/arquitecturaDeMicroprocesadores.elf:     file format elf32-littlearm
out/arquitecturaDeMicroprocesadores.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00130d

Program Header:
0x70000001 off    0x00009e60 vaddr 0x1a001e60 paddr 0x1a001e60 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x10000000 paddr 0x10000000 align 2**15
         filesz 0x00000000 memsz 0x0000000c flags rw-
    LOAD off    0x00008000 vaddr 0x1a000000 paddr 0x1a000000 align 2**15
         filesz 0x00001e68 memsz 0x00001e68 flags r-x
private flags = 5000402: [Version5 EABI] [hard-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e60  1a000000  1a000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  10000000  10000000  00009e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00009e68  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00009e68  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00009e68  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00009e68  2**2
                  CONTENTS
  6 .bss          0000000c  10000000  10000000  00008000  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00009e68  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00009e68  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00009e68  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00009e68  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a001e60  1a001e60  00009e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00009e68  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00009e68  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00009e68  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00009e68  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00009e68  2**2
                  CONTENTS
 17 .noinit       00000000  1000000c  1000000c  00009e68  2**2
                  CONTENTS
 18 .debug_info   00006f0c  00000000  00000000  00009e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000120c  00000000  00000000  00010d74  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_aranges 00000638  00000000  00000000  00011f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_ranges 00000520  00000000  00000000  000125b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  0000613f  00000000  00000000  00012ad8  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   00005409  00000000  00000000  00018c17  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    00019a48  00000000  00000000  0001e020  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      00000070  00000000  00000000  00037a68  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000037  00000000  00000000  00037ad8  2**0
                  CONTENTS, READONLY
 27 .debug_frame  00001744  00000000  00000000  00037b10  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000000 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001e60 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
1000000c l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 main.c
1a000300 l     F .text	0000000e initHardware
1a000338 l     F .text	0000008e Ejercicio10
00000000 l    df *ABS*	00000000 ecoC.c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000434 l     F .text	00000018 Chip_UART_TXDisable
1a00044c l     F .text	0000001a Chip_UART_SetupFIFOS
1a000468 l     F .text	0000001a Chip_UART_ConfigData
1a000484 l     F .text	0000001e Chip_UART_EnableDivisorAccess
1a0004a4 l     F .text	0000001e Chip_UART_DisableDivisorAccess
1a0004c4 l     F .text	00000026 Chip_UART_SetDivisorLatches
1a001d10 l     O .text	00000008 UART_PClock
1a001d18 l     O .text	00000008 UART_BClock
1a0004ec l     F .text	00000060 Chip_UART_GetIndex
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a000744 l     F .text	0000001c Chip_Clock_DisableMainPLL
1a000760 l     F .text	00000040 Chip_Clock_SetupMainPLL
1a0007a0 l     F .text	00000024 Chip_Clock_MainPLLLocked
1a001d20 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a001d68 l     O .text	0000006c periph_to_base
10000000 l     O .bss	00000008 audio_usb_pll_freq
1a00094c l     F .text	00000022 ABS
1a000970 l     F .text	0000011c pll_calc_divs
1a000a8c l     F .text	00000176 pll_get_frac
1a000c04 l     F .text	00000040 Chip_Clock_GetDivRate
1a000c44 l     F .text	00000088 Chip_Clock_FindBaseClock
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0013d0 l     F .text	00000030 Chip_SCU_PinMuxSet
1a001400 l     F .text	00000048 Chip_SCU_SetPinMuxing
1a001448 l     F .text	00000054 Chip_CREG_SetFlashAcceleration
1a001de0 l     O .text	0000000c InitClkStates
1a001dec l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a001540 l     F .text	00000030 Chip_SCU_PinMuxSet
1a001570 l     F .text	00000028 Chip_ENET_RMIIEnable
1a001598 l     F .text	00000036 Chip_GPIO_SetPinState
1a0015d0 l     F .text	0000003c Chip_GPIO_SetPinDIROutput
1a00160c l     F .text	00000018 Chip_UART_TXEnable
1a001624 l     F .text	0000001a Chip_UART_ConfigData
1a001e54 l     O .text	0000000c gpioLEDBits
1a001694 l     F .text	0000005c Board_LED_Init
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 out/app/src/ecoASM.o
1a001736 l       .text	00000000 lazo
00000000 l    df *ABS*	00000000 out/app/src/suma.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a080000 l       *ABS*	00000000 __top_MFlashA512
1a001e68 l       .ARM.exidx	00000000 __exidx_end
1a001e68 l       .ARM.exidx	00000000 _etext
20008000 l       *ABS*	00000000 __top_RamAHB32
1a001e60 l       .text	00000000 __exidx_start
20010000 l       *ABS*	00000000 __top_RamAHB_ETB16
10008000 l       *ABS*	00000000 __top_RamLoc32
2000c000 l       *ABS*	00000000 __top_RamAHB16
1008a000 l       *ABS*	00000000 __top_RamLoc40
1000000c l       .bss	00000000 _pvHeapStart
1b080000 l       *ABS*	00000000 __top_MFlashB512
1a000ed0 g     F .text	00000040 Chip_Clock_GetDividerSource
1a0017c4 g     F .text	0000002e .hidden __gnu_uldivmod_helper
1a00023c  w    F .text	00000006 TIMER2_IRQHandler
1a000224  w    F .text	00000006 DebugMon_Handler
1a00023c  w    F .text	00000006 RIT_IRQHandler
1a00023c  w    F .text	00000006 ADCHS_IRQHandler
1a0017f8 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
1a00023c  w    F .text	00000006 FLASH_EEPROM_IRQHandler
1a00023c  w    F .text	00000006 I2C0_IRQHandler
1a0001fc  w    F .text	00000006 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000234  w    F .text	00000006 SysTick_Handler
1a00023c  w    F .text	00000006 SDIO_IRQHandler
1a00023c  w    F .text	00000006 ATIMER_IRQHandler
1a00022c  w    F .text	00000006 PendSV_Handler
1a0001f4  w    F .text	00000006 NMI_Handler
1a000150 g       .text	00000000 __data_section_table_end
1a00023c  w    F .text	00000006 I2C1_IRQHandler
1a00023c  w    F .text	00000006 UART1_IRQHandler
1a00023c  w    F .text	00000006 GPIO5_IRQHandler
1a00023c  w    F .text	00000006 CAN1_IRQHandler
1a00023c  w    F .text	00000006 USB1_IRQHandler
1a00023c  w    F .text	00000006 I2S0_IRQHandler
1a00023c  w    F .text	00000006 TIMER3_IRQHandler
1a001088 g     F .text	00000024 Chip_Clock_GetBaseClocktHz
1a00023c  w    F .text	00000006 UART0_IRQHandler
1a0001bc g     F .text	00000036 bss_init
1a00023c  w    F .text	00000006 SGPIO_IRQHandler
1a001764 g     F .text	00000000 .hidden __aeabi_uldivmod
1000000c g       .noinit	00000000 _noinit
10000008 g     O .bss	00000004 SystemCoreClock
1a00054c g     F .text	00000084 Chip_UART_Init
1a00023c  w    F .text	00000006 ADC0_IRQHandler
1a000214  w    F .text	00000006 UsageFault_Handler
1a001210 g     F .text	00000088 Chip_Clock_GetRate
1a00023c  w    F .text	00000006 GPIO6_IRQHandler
1a0014b0 g     F .text	00000080 Board_SetupClocking
1a001e4c g     O .text	00000004 ExtRateIn
1a00023c  w    F .text	00000006 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00023c  w    F .text	00000006 GPIO1_IRQHandler
1a00023c  w    F .text	00000006 SSP0_IRQHandler
1a0002fc g     O .text	00000004 CRP_WORD
1a001a94 g     F .text	0000026a .hidden __udivdi3
1a00023c  w    F .text	00000006 ADC1_IRQHandler
1a0016f0 g     F .text	00000024 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00023c  w    F .text	00000006 RTC_IRQHandler
1000000c g       .bss	00000000 _ebss
1a00023c  w    F .text	00000006 TIMER0_IRQHandler
1a00023c  w    F .text	00000006 SPI_IRQHandler
1a00023c  w    F .text	00000006 LCD_IRQHandler
1a000ccc g     F .text	0000006c Chip_Clock_EnableCrystal
1a000178 g     F .text	00000042 data_init
1a00023c  w    F .text	00000006 TIMER1_IRQHandler
1a00023c  w    F .text	00000006 UART2_IRQHandler
1a000e10 g     F .text	000000c0 Chip_Clock_GetMainPLLHz
1a00023c  w    F .text	00000006 GPIO2_IRQHandler
1a001148 g     F .text	0000004c Chip_Clock_GetBaseClock
10000000 g       .bss	00000000 _bss
1a00023c  w    F .text	00000006 I2S1_IRQHandler
1a000920 g     F .text	00000012 Chip_GPIO_Init
1a001e50 g     O .text	00000004 OscRateIn
1000000c g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00023c  w    F .text	00000006 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a0017f4  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00023c  w    F .text	00000006 USB0_IRQHandler
1a00023c  w    F .text	00000006 GPIO3_IRQHandler
1a00023c  w    F .text	00000006 SCT_IRQHandler
1a000f10 g     F .text	00000038 Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001d00 g     F .text	00000010 memset
1a000204  w    F .text	00000006 MemManage_Handler
1a000310 g     F .text	00000026 main
1a00023c  w    F .text	00000006 WDT_IRQHandler
1a00021c  w    F .text	00000006 SVC_Handler
1a00023c  w    F .text	00000006 GPIO7_IRQHandler
1a001194 g     F .text	0000007c Chip_Clock_EnableOpts
1a000f48 g     F .text	00000140 Chip_Clock_GetClockInputHz
1a001298 g     F .text	00000074 fpuInit
1a000d38 g     F .text	000000d8 Chip_Clock_CalcMainPLLValue
1a001714 g     F .text	0000001c SystemInit
1a00023c  w    F .text	00000006 SPIFI_IRQHandler
1a00023c  w    F .text	00000006 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a00149c g     F .text	00000014 Board_SetupMuxing
1a0005d0 g     F .text	00000174 Chip_UART_SetBaudFDR
1a00023c  w    F .text	00000006 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00023c  w    F .text	00000006 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000178 g       .text	00000000 __section_table_end
1a00023c  w    F .text	00000006 GINT0_IRQHandler
1a00023c  w    F .text	00000006 DAC_IRQHandler
1a001664 g     F .text	00000030 Board_Debug_Init
10000000 g       .data	00000000 _edata
1a00175c g     F .text	00000000 asmSum
1a00023c  w    F .text	00000006 M0SUB_IRQHandler
1a0007c4 g     F .text	0000015c Chip_SetupCoreClock
1a00023c  w    F .text	00000006 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a00130c g     F .text	000000c4 ResetISR
1a000934 g     F .text	00000018 SystemCoreClockUpdate
1a00023c  w    F .text	00000006 DMA_IRQHandler
1a00023c  w    F .text	00000006 EVRT_IRQHandler
1a0017f4  w    F .text	00000002 .hidden __aeabi_idiv0
1a00020c  w    F .text	00000006 BusFault_Handler
1a00023c  w    F .text	00000006 UART3_IRQHandler
1a00023c  w    F .text	00000006 MCPWM_IRQHandler
1a001794 g     F .text	0000002e .hidden __gnu_ldivmod_helper
1a00023c  w    F .text	00000006 M0APP_IRQHandler
1a0003c8 g     F .text	0000006c ecoC
1a00023c  w    F .text	00000006 GINT1_IRQHandler
1a001640 g     F .text	00000022 Board_UART_Init
1a001730 g     F .text	00000000 ecoASM
1a0010ac g     F .text	0000009c Chip_Clock_SetBaseClock
1a00023c  w    F .text	00000006 GPIO4_IRQHandler
1a001530 g     F .text	0000000e Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 0d 13 00 1a f5 01 00 1a fd 01 00 1a     ................
1a000010:	05 02 00 1a 0d 02 00 1a 15 02 00 1a 00 00 00 00     ................
	...
1a00002c:	1d 02 00 1a 25 02 00 1a 00 00 00 00 2d 02 00 1a     ....%.......-...
1a00003c:	35 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     5...=...=...=...
1a00004c:	00 00 00 00 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     ....=...=...=...
1a00005c:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a00006c:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a00007c:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a00008c:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a00009c:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a0000ac:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a0000bc:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a0000cc:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a0000dc:	3d 02 00 1a 3d 02 00 1a 3d 02 00 1a 3d 02 00 1a     =...=...=...=...
1a0000ec:	3d 02 00 1a 00 00 00 00 3d 02 00 1a 3d 02 00 1a     =.......=...=...
1a0000fc:	3d 02 00 1a 00 00 00 00 3d 02 00 1a 3d 02 00 1a     =.......=...=...
1a00010c:	3d 02 00 1a 3d 02 00 1a                             =...=...

1a000114 <__data_section_table>:
1a000114:	1a001e68 	.word	0x1a001e68
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000000 	.word	0x00000000
1a000120:	1a001e68 	.word	0x1a001e68
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001e68 	.word	0x1a001e68
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001e68 	.word	0x1a001e68
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001e68 	.word	0x1a001e68
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000000 	.word	0x10000000
1a000154:	0000000c 	.word	0x0000000c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <data_init>:
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
        __attribute__((section(".after_vectors"
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000178:	b480      	push	{r7}
1a00017a:	b089      	sub	sp, #36	; 0x24
1a00017c:	af00      	add	r7, sp, #0
1a00017e:	60f8      	str	r0, [r7, #12]
1a000180:	60b9      	str	r1, [r7, #8]
1a000182:	607a      	str	r2, [r7, #4]
    unsigned int *pulDest = (unsigned int*) start;
1a000184:	68bb      	ldr	r3, [r7, #8]
1a000186:	61fb      	str	r3, [r7, #28]
    unsigned int *pulSrc = (unsigned int*) romstart;
1a000188:	68fb      	ldr	r3, [r7, #12]
1a00018a:	61bb      	str	r3, [r7, #24]
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	617b      	str	r3, [r7, #20]
1a000190:	e00a      	b.n	1a0001a8 <data_init+0x30>
        *pulDest++ = *pulSrc++;
1a000192:	69fb      	ldr	r3, [r7, #28]
1a000194:	1d1a      	adds	r2, r3, #4
1a000196:	61fa      	str	r2, [r7, #28]
1a000198:	69ba      	ldr	r2, [r7, #24]
1a00019a:	1d11      	adds	r1, r2, #4
1a00019c:	61b9      	str	r1, [r7, #24]
1a00019e:	6812      	ldr	r2, [r2, #0]
1a0001a0:	601a      	str	r2, [r3, #0]
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	697b      	ldr	r3, [r7, #20]
1a0001a4:	3304      	adds	r3, #4
1a0001a6:	617b      	str	r3, [r7, #20]
1a0001a8:	697a      	ldr	r2, [r7, #20]
1a0001aa:	687b      	ldr	r3, [r7, #4]
1a0001ac:	429a      	cmp	r2, r3
1a0001ae:	d3f0      	bcc.n	1a000192 <data_init+0x1a>
        *pulDest++ = *pulSrc++;
}
1a0001b0:	3724      	adds	r7, #36	; 0x24
1a0001b2:	46bd      	mov	sp, r7
1a0001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0001b8:	4770      	bx	lr
1a0001ba:	bf00      	nop

1a0001bc <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
1a0001bc:	b480      	push	{r7}
1a0001be:	b085      	sub	sp, #20
1a0001c0:	af00      	add	r7, sp, #0
1a0001c2:	6078      	str	r0, [r7, #4]
1a0001c4:	6039      	str	r1, [r7, #0]
    unsigned int *pulDest = (unsigned int*) start;
1a0001c6:	687b      	ldr	r3, [r7, #4]
1a0001c8:	60fb      	str	r3, [r7, #12]
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001ca:	2300      	movs	r3, #0
1a0001cc:	60bb      	str	r3, [r7, #8]
1a0001ce:	e007      	b.n	1a0001e0 <bss_init+0x24>
        *pulDest++ = 0;
1a0001d0:	68fb      	ldr	r3, [r7, #12]
1a0001d2:	1d1a      	adds	r2, r3, #4
1a0001d4:	60fa      	str	r2, [r7, #12]
1a0001d6:	2200      	movs	r2, #0
1a0001d8:	601a      	str	r2, [r3, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001da:	68bb      	ldr	r3, [r7, #8]
1a0001dc:	3304      	adds	r3, #4
1a0001de:	60bb      	str	r3, [r7, #8]
1a0001e0:	68ba      	ldr	r2, [r7, #8]
1a0001e2:	683b      	ldr	r3, [r7, #0]
1a0001e4:	429a      	cmp	r2, r3
1a0001e6:	d3f3      	bcc.n	1a0001d0 <bss_init+0x14>
        *pulDest++ = 0;
}
1a0001e8:	3714      	adds	r7, #20
1a0001ea:	46bd      	mov	sp, r7
1a0001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0001f0:	4770      	bx	lr
1a0001f2:	bf00      	nop

1a0001f4 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a0001f4:	b480      	push	{r7}
1a0001f6:	af00      	add	r7, sp, #0
    while (1) {
    }
1a0001f8:	e7fe      	b.n	1a0001f8 <NMI_Handler+0x4>
1a0001fa:	bf00      	nop

1a0001fc <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a0001fc:	b480      	push	{r7}
1a0001fe:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000200:	e7fe      	b.n	1a000200 <HardFault_Handler+0x4>
1a000202:	bf00      	nop

1a000204 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a000204:	b480      	push	{r7}
1a000206:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000208:	e7fe      	b.n	1a000208 <MemManage_Handler+0x4>
1a00020a:	bf00      	nop

1a00020c <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00020c:	b480      	push	{r7}
1a00020e:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000210:	e7fe      	b.n	1a000210 <BusFault_Handler+0x4>
1a000212:	bf00      	nop

1a000214 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000214:	b480      	push	{r7}
1a000216:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000218:	e7fe      	b.n	1a000218 <UsageFault_Handler+0x4>
1a00021a:	bf00      	nop

1a00021c <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a00021c:	b480      	push	{r7}
1a00021e:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000220:	e7fe      	b.n	1a000220 <SVC_Handler+0x4>
1a000222:	bf00      	nop

1a000224 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000224:	b480      	push	{r7}
1a000226:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000228:	e7fe      	b.n	1a000228 <DebugMon_Handler+0x4>
1a00022a:	bf00      	nop

1a00022c <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a00022c:	b480      	push	{r7}
1a00022e:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000230:	e7fe      	b.n	1a000230 <PendSV_Handler+0x4>
1a000232:	bf00      	nop

1a000234 <SysTick_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000234:	b480      	push	{r7}
1a000236:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000238:	e7fe      	b.n	1a000238 <SysTick_Handler+0x4>
1a00023a:	bf00      	nop

1a00023c <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00023c:	b480      	push	{r7}
1a00023e:	af00      	add	r7, sp, #0
    while (1) {
    }
1a000240:	e7fe      	b.n	1a000240 <ADC0_IRQHandler+0x4>
1a000242:	bf00      	nop
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <initHardware>:
/*==================[external data definition]===============================*/

/*==================[internal functions definition]==========================*/

static void initHardware(void)
{
1a000300:	b580      	push	{r7, lr}
1a000302:	af00      	add	r7, sp, #0
	Board_Init();
1a000304:	f001 f9f4 	bl	1a0016f0 <Board_Init>
	SystemCoreClockUpdate();
1a000308:	f000 fb14 	bl	1a000934 <SystemCoreClockUpdate>
	//SysTick_Config(SystemCoreClock / 1000);
}
1a00030c:	bd80      	pop	{r7, pc}
1a00030e:	bf00      	nop

1a000310 <main>:
static void Ejercicio9(void);
static void Ejercicio10(void);

int main(void)

{   /* como no hago nada con las variables, pasa los valores por registros y no reserva memoria ni stack*/
1a000310:	b580      	push	{r7, lr}
1a000312:	b084      	sub	sp, #16
1a000314:	af00      	add	r7, sp, #0
	uint32_t aValue = 20,
1a000316:	2314      	movs	r3, #20
1a000318:	60fb      	str	r3, [r7, #12]
			 otherValue = 30,
1a00031a:	231e      	movs	r3, #30
1a00031c:	60bb      	str	r3, [r7, #8]
	// Ejercicio5();
	// Ejercicio6();
	// Ejercicio7();
	// Ejercicio8();
	// Ejercicio9();
	Ejercicio10();
1a00031e:	f000 f80b 	bl	1a000338 <Ejercicio10>

	initHardware();
1a000322:	f7ff ffed 	bl	1a000300 <initHardware>

	sumResult = asmSum(aValue, otherValue);
1a000326:	68f8      	ldr	r0, [r7, #12]
1a000328:	68b9      	ldr	r1, [r7, #8]
1a00032a:	f001 fa17 	bl	1a00175c <asmSum>
1a00032e:	4603      	mov	r3, r0
1a000330:	607b      	str	r3, [r7, #4]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
1a000332:	bf30      	wfi

	while (1)
	{
		__WFI();
	}
1a000334:	e7fd      	b.n	1a000332 <main+0x22>
1a000336:	bf00      	nop

1a000338 <Ejercicio10>:
 * @fn void Ejercicio10(void)
 *
 */


void Ejercicio10 (void) {
1a000338:	b580      	push	{r7, lr}
1a00033a:	b090      	sub	sp, #64	; 0x40
1a00033c:	af00      	add	r7, sp, #0
	volatile uint16_t arrayEntrada [SGN_IN_L];
	volatile uint16_t arraySalida [SGN_OUT_L];

	uint32_t i;

	for (i = 0; i < ARRAY_L; i++){
1a00033e:	2300      	movs	r3, #0
1a000340:	63fb      	str	r3, [r7, #60]	; 0x3c
1a000342:	e018      	b.n	1a000376 <Ejercicio10+0x3e>
		arrayEntrada[i] = i*2;
1a000344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a000346:	b29b      	uxth	r3, r3
1a000348:	005b      	lsls	r3, r3, #1
1a00034a:	b29a      	uxth	r2, r3
1a00034c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a00034e:	005b      	lsls	r3, r3, #1
1a000350:	f107 0140 	add.w	r1, r7, #64	; 0x40
1a000354:	440b      	add	r3, r1
1a000356:	f823 2c24 	strh.w	r2, [r3, #-36]
		if (i < SGN_OUT_L)
1a00035a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a00035c:	2b0b      	cmp	r3, #11
1a00035e:	d807      	bhi.n	1a000370 <Ejercicio10+0x38>
			arraySalida [i] = 0;
1a000360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a000362:	005b      	lsls	r3, r3, #1
1a000364:	f107 0240 	add.w	r2, r7, #64	; 0x40
1a000368:	4413      	add	r3, r2
1a00036a:	2200      	movs	r2, #0
1a00036c:	f823 2c3c 	strh.w	r2, [r3, #-60]
	volatile uint16_t arrayEntrada [SGN_IN_L];
	volatile uint16_t arraySalida [SGN_OUT_L];

	uint32_t i;

	for (i = 0; i < ARRAY_L; i++){
1a000370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a000372:	3301      	adds	r3, #1
1a000374:	63fb      	str	r3, [r7, #60]	; 0x3c
1a000376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a000378:	2b0f      	cmp	r3, #15
1a00037a:	d9e3      	bls.n	1a000344 <Ejercicio10+0xc>
		arrayEntrada[i] = i*2;
		if (i < SGN_OUT_L)
			arraySalida [i] = 0;
	}

	ecoC(arrayEntrada, arraySalida, ARRAY_L);
1a00037c:	f107 021c 	add.w	r2, r7, #28
1a000380:	1d3b      	adds	r3, r7, #4
1a000382:	4610      	mov	r0, r2
1a000384:	4619      	mov	r1, r3
1a000386:	2210      	movs	r2, #16
1a000388:	f000 f81e 	bl	1a0003c8 <ecoC>

	for (i = 0; i < SGN_OUT_L; i++){
1a00038c:	2300      	movs	r3, #0
1a00038e:	63fb      	str	r3, [r7, #60]	; 0x3c
1a000390:	e00a      	b.n	1a0003a8 <Ejercicio10+0x70>
			arraySalida [i] = 0;
1a000392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a000394:	005b      	lsls	r3, r3, #1
1a000396:	f107 0240 	add.w	r2, r7, #64	; 0x40
1a00039a:	4413      	add	r3, r2
1a00039c:	2200      	movs	r2, #0
1a00039e:	f823 2c3c 	strh.w	r2, [r3, #-60]
			arraySalida [i] = 0;
	}

	ecoC(arrayEntrada, arraySalida, ARRAY_L);

	for (i = 0; i < SGN_OUT_L; i++){
1a0003a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a0003a4:	3301      	adds	r3, #1
1a0003a6:	63fb      	str	r3, [r7, #60]	; 0x3c
1a0003a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
1a0003aa:	2b0b      	cmp	r3, #11
1a0003ac:	d9f1      	bls.n	1a000392 <Ejercicio10+0x5a>
			arraySalida [i] = 0;
	}

	ecoASM (arrayEntrada, arraySalida, ARRAY_L);
1a0003ae:	f107 021c 	add.w	r2, r7, #28
1a0003b2:	1d3b      	adds	r3, r7, #4
1a0003b4:	4610      	mov	r0, r2
1a0003b6:	4619      	mov	r1, r3
1a0003b8:	2210      	movs	r2, #16
1a0003ba:	f001 f9b9 	bl	1a001730 <ecoASM>

	return;
1a0003be:	bf00      	nop
}
1a0003c0:	3740      	adds	r7, #64	; 0x40
1a0003c2:	46bd      	mov	sp, r7
1a0003c4:	bd80      	pop	{r7, pc}
1a0003c6:	bf00      	nop

1a0003c8 <ecoC>:
 * @author Federico G. Roux (froux@citedef.gob.ar)
 *
 */

void ecoC (int16_t * vectorIn, int16_t* vectorOut, uint32_t longitud)
{
1a0003c8:	b480      	push	{r7}
1a0003ca:	b089      	sub	sp, #36	; 0x24
1a0003cc:	af00      	add	r7, sp, #0
1a0003ce:	60f8      	str	r0, [r7, #12]
1a0003d0:	60b9      	str	r1, [r7, #8]
1a0003d2:	607a      	str	r2, [r7, #4]

	uint32_t i = 0;
1a0003d4:	2300      	movs	r3, #0
1a0003d6:	61fb      	str	r3, [r7, #28]
	uint32_t j = 0;
1a0003d8:	2300      	movs	r3, #0
1a0003da:	61bb      	str	r3, [r7, #24]

	int16_t muestra, muestraEco;

	for(i = RETARDO_N; i < longitud; i++) {
1a0003dc:	2304      	movs	r3, #4
1a0003de:	61fb      	str	r3, [r7, #28]
1a0003e0:	e01e      	b.n	1a000420 <ecoC+0x58>

		j = i - RETARDO_N;
1a0003e2:	69fb      	ldr	r3, [r7, #28]
1a0003e4:	3b04      	subs	r3, #4
1a0003e6:	61bb      	str	r3, [r7, #24]
		muestra = vectorIn [i];
1a0003e8:	69fb      	ldr	r3, [r7, #28]
1a0003ea:	005b      	lsls	r3, r3, #1
1a0003ec:	68fa      	ldr	r2, [r7, #12]
1a0003ee:	4413      	add	r3, r2
1a0003f0:	881b      	ldrh	r3, [r3, #0]
1a0003f2:	82fb      	strh	r3, [r7, #22]
		muestraEco = ATENUAR_MUESTRA_ECO(vectorIn[j]);
1a0003f4:	69bb      	ldr	r3, [r7, #24]
1a0003f6:	005b      	lsls	r3, r3, #1
1a0003f8:	68fa      	ldr	r2, [r7, #12]
1a0003fa:	4413      	add	r3, r2
1a0003fc:	881b      	ldrh	r3, [r3, #0]
1a0003fe:	b21b      	sxth	r3, r3
1a000400:	105b      	asrs	r3, r3, #1
1a000402:	82bb      	strh	r3, [r7, #20]
		muestraEco += muestra;
1a000404:	8aba      	ldrh	r2, [r7, #20]
1a000406:	8afb      	ldrh	r3, [r7, #22]
1a000408:	4413      	add	r3, r2
1a00040a:	b29b      	uxth	r3, r3
1a00040c:	82bb      	strh	r3, [r7, #20]
		vectorOut[j] = muestraEco;
1a00040e:	69bb      	ldr	r3, [r7, #24]
1a000410:	005b      	lsls	r3, r3, #1
1a000412:	68ba      	ldr	r2, [r7, #8]
1a000414:	4413      	add	r3, r2
1a000416:	8aba      	ldrh	r2, [r7, #20]
1a000418:	801a      	strh	r2, [r3, #0]
	uint32_t i = 0;
	uint32_t j = 0;

	int16_t muestra, muestraEco;

	for(i = RETARDO_N; i < longitud; i++) {
1a00041a:	69fb      	ldr	r3, [r7, #28]
1a00041c:	3301      	adds	r3, #1
1a00041e:	61fb      	str	r3, [r7, #28]
1a000420:	69fa      	ldr	r2, [r7, #28]
1a000422:	687b      	ldr	r3, [r7, #4]
1a000424:	429a      	cmp	r2, r3
1a000426:	d3dc      	bcc.n	1a0003e2 <ecoC+0x1a>
		muestraEco += muestra;
		vectorOut[j] = muestraEco;
	}


	return;
1a000428:	bf00      	nop
}
1a00042a:	3724      	adds	r7, #36	; 0x24
1a00042c:	46bd      	mov	sp, r7
1a00042e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000432:	4770      	bx	lr

1a000434 <Chip_UART_TXDisable>:
 * @brief  Disable transmission on UART TxD pin
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
1a000434:	b480      	push	{r7}
1a000436:	b083      	sub	sp, #12
1a000438:	af00      	add	r7, sp, #0
1a00043a:	6078      	str	r0, [r7, #4]
    pUART->TER2 = 0;
1a00043c:	687b      	ldr	r3, [r7, #4]
1a00043e:	2200      	movs	r2, #0
1a000440:	65da      	str	r2, [r3, #92]	; 0x5c
}
1a000442:	370c      	adds	r7, #12
1a000444:	46bd      	mov	sp, r7
1a000446:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00044a:	4770      	bx	lr

1a00044c <Chip_UART_SetupFIFOS>:
 *         to select specific options. For example, to enable the FIFOs
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
1a00044c:	b480      	push	{r7}
1a00044e:	b083      	sub	sp, #12
1a000450:	af00      	add	r7, sp, #0
1a000452:	6078      	str	r0, [r7, #4]
1a000454:	6039      	str	r1, [r7, #0]
   pUART->FCR = fcr;
1a000456:	687b      	ldr	r3, [r7, #4]
1a000458:	683a      	ldr	r2, [r7, #0]
1a00045a:	609a      	str	r2, [r3, #8]
}
1a00045c:	370c      	adds	r7, #12
1a00045e:	46bd      	mov	sp, r7
1a000460:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000464:	4770      	bx	lr
1a000466:	bf00      	nop

1a000468 <Chip_UART_ConfigData>:
 *         definitions. For example, a configuration of 8 data bits, 1
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
1a000468:	b480      	push	{r7}
1a00046a:	b083      	sub	sp, #12
1a00046c:	af00      	add	r7, sp, #0
1a00046e:	6078      	str	r0, [r7, #4]
1a000470:	6039      	str	r1, [r7, #0]
   pUART->LCR = config;
1a000472:	687b      	ldr	r3, [r7, #4]
1a000474:	683a      	ldr	r2, [r7, #0]
1a000476:	60da      	str	r2, [r3, #12]
}
1a000478:	370c      	adds	r7, #12
1a00047a:	46bd      	mov	sp, r7
1a00047c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000480:	4770      	bx	lr
1a000482:	bf00      	nop

1a000484 <Chip_UART_EnableDivisorAccess>:
 * @brief  Enable access to Divisor Latches
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
1a000484:	b480      	push	{r7}
1a000486:	b083      	sub	sp, #12
1a000488:	af00      	add	r7, sp, #0
1a00048a:	6078      	str	r0, [r7, #4]
   pUART->LCR |= UART_LCR_DLAB_EN;
1a00048c:	687b      	ldr	r3, [r7, #4]
1a00048e:	68db      	ldr	r3, [r3, #12]
1a000490:	f043 0280 	orr.w	r2, r3, #128	; 0x80
1a000494:	687b      	ldr	r3, [r7, #4]
1a000496:	60da      	str	r2, [r3, #12]
}
1a000498:	370c      	adds	r7, #12
1a00049a:	46bd      	mov	sp, r7
1a00049c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0004a0:	4770      	bx	lr
1a0004a2:	bf00      	nop

1a0004a4 <Chip_UART_DisableDivisorAccess>:
 * @brief  Disable access to Divisor Latches
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
1a0004a4:	b480      	push	{r7}
1a0004a6:	b083      	sub	sp, #12
1a0004a8:	af00      	add	r7, sp, #0
1a0004aa:	6078      	str	r0, [r7, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0004ac:	687b      	ldr	r3, [r7, #4]
1a0004ae:	68db      	ldr	r3, [r3, #12]
1a0004b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
1a0004b4:	687b      	ldr	r3, [r7, #4]
1a0004b6:	60da      	str	r2, [r3, #12]
}
1a0004b8:	370c      	adds	r7, #12
1a0004ba:	46bd      	mov	sp, r7
1a0004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0004c0:	4770      	bx	lr
1a0004c2:	bf00      	nop

1a0004c4 <Chip_UART_SetDivisorLatches>:
 * @note   The Divisor Latch Access Bit (DLAB) in LCR must be set in
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
1a0004c4:	b480      	push	{r7}
1a0004c6:	b083      	sub	sp, #12
1a0004c8:	af00      	add	r7, sp, #0
1a0004ca:	6078      	str	r0, [r7, #4]
1a0004cc:	460b      	mov	r3, r1
1a0004ce:	70fb      	strb	r3, [r7, #3]
1a0004d0:	4613      	mov	r3, r2
1a0004d2:	70bb      	strb	r3, [r7, #2]
   pUART->DLL = (uint32_t) dll;
1a0004d4:	78fa      	ldrb	r2, [r7, #3]
1a0004d6:	687b      	ldr	r3, [r7, #4]
1a0004d8:	601a      	str	r2, [r3, #0]
   pUART->DLM = (uint32_t) dlm;
1a0004da:	78ba      	ldrb	r2, [r7, #2]
1a0004dc:	687b      	ldr	r3, [r7, #4]
1a0004de:	605a      	str	r2, [r3, #4]
}
1a0004e0:	370c      	adds	r7, #12
1a0004e2:	46bd      	mov	sp, r7
1a0004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0004e8:	4770      	bx	lr
1a0004ea:	bf00      	nop

1a0004ec <Chip_UART_GetIndex>:
/* UART Bus clocks */
static const CHIP_CCU_CLK_T UART_BClock[] = {CLK_APB0_UART0, CLK_APB0_UART1, CLK_APB2_UART2, CLK_APB2_UART3};

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
1a0004ec:	b480      	push	{r7}
1a0004ee:	b085      	sub	sp, #20
1a0004f0:	af00      	add	r7, sp, #0
1a0004f2:	6078      	str	r0, [r7, #4]
   uint32_t base = (uint32_t) pUART;
1a0004f4:	687b      	ldr	r3, [r7, #4]
1a0004f6:	60fb      	str	r3, [r7, #12]
   switch(base) {
1a0004f8:	68fb      	ldr	r3, [r7, #12]
1a0004fa:	4a10      	ldr	r2, [pc, #64]	; (1a00053c <Chip_UART_GetIndex+0x50>)
1a0004fc:	4293      	cmp	r3, r2
1a0004fe:	d00f      	beq.n	1a000520 <Chip_UART_GetIndex+0x34>
1a000500:	4a0e      	ldr	r2, [pc, #56]	; (1a00053c <Chip_UART_GetIndex+0x50>)
1a000502:	4293      	cmp	r3, r2
1a000504:	d803      	bhi.n	1a00050e <Chip_UART_GetIndex+0x22>
1a000506:	4a0e      	ldr	r2, [pc, #56]	; (1a000540 <Chip_UART_GetIndex+0x54>)
1a000508:	4293      	cmp	r3, r2
1a00050a:	d007      	beq.n	1a00051c <Chip_UART_GetIndex+0x30>
1a00050c:	e00e      	b.n	1a00052c <Chip_UART_GetIndex+0x40>
1a00050e:	4a0d      	ldr	r2, [pc, #52]	; (1a000544 <Chip_UART_GetIndex+0x58>)
1a000510:	4293      	cmp	r3, r2
1a000512:	d007      	beq.n	1a000524 <Chip_UART_GetIndex+0x38>
1a000514:	4a0c      	ldr	r2, [pc, #48]	; (1a000548 <Chip_UART_GetIndex+0x5c>)
1a000516:	4293      	cmp	r3, r2
1a000518:	d006      	beq.n	1a000528 <Chip_UART_GetIndex+0x3c>
1a00051a:	e007      	b.n	1a00052c <Chip_UART_GetIndex+0x40>
       case LPC_USART0_BASE:
           return 0;
1a00051c:	2300      	movs	r3, #0
1a00051e:	e006      	b.n	1a00052e <Chip_UART_GetIndex+0x42>
       case LPC_UART1_BASE:
           return 1;
1a000520:	2301      	movs	r3, #1
1a000522:	e004      	b.n	1a00052e <Chip_UART_GetIndex+0x42>
       case LPC_USART2_BASE:
           return 2;
1a000524:	2302      	movs	r3, #2
1a000526:	e002      	b.n	1a00052e <Chip_UART_GetIndex+0x42>
       case LPC_USART3_BASE:
           return 3;
1a000528:	2303      	movs	r3, #3
1a00052a:	e000      	b.n	1a00052e <Chip_UART_GetIndex+0x42>
       default:
           return 0; /* Should never come here */
1a00052c:	2300      	movs	r3, #0
   }
}
1a00052e:	4618      	mov	r0, r3
1a000530:	3714      	adds	r7, #20
1a000532:	46bd      	mov	sp, r7
1a000534:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000538:	4770      	bx	lr
1a00053a:	bf00      	nop
1a00053c:	40082000 	.word	0x40082000
1a000540:	40081000 	.word	0x40081000
1a000544:	400c1000 	.word	0x400c1000
1a000548:	400c2000 	.word	0x400c2000

1a00054c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00054c:	b580      	push	{r7, lr}
1a00054e:	b084      	sub	sp, #16
1a000550:	af00      	add	r7, sp, #0
1a000552:	6078      	str	r0, [r7, #4]
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a000554:	6878      	ldr	r0, [r7, #4]
1a000556:	f7ff ffc9 	bl	1a0004ec <Chip_UART_GetIndex>
1a00055a:	4602      	mov	r2, r0
1a00055c:	4b1a      	ldr	r3, [pc, #104]	; (1a0005c8 <Chip_UART_Init+0x7c>)
1a00055e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000562:	4618      	mov	r0, r3
1a000564:	2101      	movs	r1, #1
1a000566:	2201      	movs	r2, #1
1a000568:	2301      	movs	r3, #1
1a00056a:	f000 fe13 	bl	1a001194 <Chip_Clock_EnableOpts>

   /* Enable FIFOs by default, reset them */
   Chip_UART_SetupFIFOS(pUART, (UART_FCR_FIFO_EN | UART_FCR_RX_RS | UART_FCR_TX_RS));
1a00056e:	6878      	ldr	r0, [r7, #4]
1a000570:	2107      	movs	r1, #7
1a000572:	f7ff ff6b 	bl	1a00044c <Chip_UART_SetupFIFOS>

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);
1a000576:	6878      	ldr	r0, [r7, #4]
1a000578:	f7ff ff5c 	bl	1a000434 <Chip_UART_TXDisable>

    /* Disable interrupts */
   pUART->IER = 0;
1a00057c:	687b      	ldr	r3, [r7, #4]
1a00057e:	2200      	movs	r2, #0
1a000580:	605a      	str	r2, [r3, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a000582:	687b      	ldr	r3, [r7, #4]
1a000584:	2200      	movs	r2, #0
1a000586:	60da      	str	r2, [r3, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a000588:	687b      	ldr	r3, [r7, #4]
1a00058a:	2200      	movs	r2, #0
1a00058c:	621a      	str	r2, [r3, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a00058e:	687b      	ldr	r3, [r7, #4]
1a000590:	2200      	movs	r2, #0
1a000592:	64da      	str	r2, [r3, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a000594:	687b      	ldr	r3, [r7, #4]
1a000596:	2200      	movs	r2, #0
1a000598:	655a      	str	r2, [r3, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a00059a:	687b      	ldr	r3, [r7, #4]
1a00059c:	2200      	movs	r2, #0
1a00059e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0005a0:	687b      	ldr	r3, [r7, #4]
1a0005a2:	4a0a      	ldr	r2, [pc, #40]	; (1a0005cc <Chip_UART_Init+0x80>)
1a0005a4:	4293      	cmp	r3, r2
1a0005a6:	d105      	bne.n	1a0005b4 <Chip_UART_Init+0x68>
       /* Set Modem Control to default state */
       pUART->MCR = 0;
1a0005a8:	687b      	ldr	r3, [r7, #4]
1a0005aa:	2200      	movs	r2, #0
1a0005ac:	611a      	str	r2, [r3, #16]
       /*Dummy Reading to Clear Status */
       tmp = pUART->MSR;
1a0005ae:	687b      	ldr	r3, [r7, #4]
1a0005b0:	699b      	ldr	r3, [r3, #24]
1a0005b2:	60fb      	str	r3, [r7, #12]
   }

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));
1a0005b4:	6878      	ldr	r0, [r7, #4]
1a0005b6:	2103      	movs	r1, #3
1a0005b8:	f7ff ff56 	bl	1a000468 <Chip_UART_ConfigData>

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a0005bc:	687b      	ldr	r3, [r7, #4]
1a0005be:	2210      	movs	r2, #16
1a0005c0:	629a      	str	r2, [r3, #40]	; 0x28
}
1a0005c2:	3710      	adds	r7, #16
1a0005c4:	46bd      	mov	sp, r7
1a0005c6:	bd80      	pop	{r7, pc}
1a0005c8:	1a001d10 	.word	0x1a001d10
1a0005cc:	40082000 	.word	0x40082000

1a0005d0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0005d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
1a0005d4:	b08e      	sub	sp, #56	; 0x38
1a0005d6:	af00      	add	r7, sp, #0
1a0005d8:	6078      	str	r0, [r7, #4]
1a0005da:	6039      	str	r1, [r7, #0]
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a0005dc:	2300      	movs	r3, #0
1a0005de:	637b      	str	r3, [r7, #52]	; 0x34
1a0005e0:	2301      	movs	r3, #1
1a0005e2:	633b      	str	r3, [r7, #48]	; 0x30
1a0005e4:	2300      	movs	r3, #0
1a0005e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */
1a0005e8:	f04f 33ff 	mov.w	r3, #4294967295
1a0005ec:	623b      	str	r3, [r7, #32]

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0005ee:	6878      	ldr	r0, [r7, #4]
1a0005f0:	f7ff ff7c 	bl	1a0004ec <Chip_UART_GetIndex>
1a0005f4:	4602      	mov	r2, r0
1a0005f6:	4b52      	ldr	r3, [pc, #328]	; (1a000740 <Chip_UART_SetBaudFDR+0x170>)
1a0005f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a0005fc:	4618      	mov	r0, r3
1a0005fe:	f000 fe07 	bl	1a001210 <Chip_Clock_GetRate>
1a000602:	6178      	str	r0, [r7, #20]

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a000604:	2301      	movs	r3, #1
1a000606:	62bb      	str	r3, [r7, #40]	; 0x28
1a000608:	e064      	b.n	1a0006d4 <Chip_UART_SetBaudFDR+0x104>
       for (d = 0; d < m; d++) {
1a00060a:	2300      	movs	r3, #0
1a00060c:	627b      	str	r3, [r7, #36]	; 0x24
1a00060e:	e05a      	b.n	1a0006c6 <Chip_UART_SetBaudFDR+0xf6>
           uint32_t diff, div;
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000610:	697b      	ldr	r3, [r7, #20]
1a000612:	461a      	mov	r2, r3
1a000614:	f04f 0300 	mov.w	r3, #0
1a000618:	071d      	lsls	r5, r3, #28
1a00061a:	ea45 1512 	orr.w	r5, r5, r2, lsr #4
1a00061e:	0714      	lsls	r4, r2, #28
1a000620:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a000622:	461a      	mov	r2, r3
1a000624:	f04f 0300 	mov.w	r3, #0
1a000628:	fb02 f005 	mul.w	r0, r2, r5
1a00062c:	fb04 f103 	mul.w	r1, r4, r3
1a000630:	4401      	add	r1, r0
1a000632:	fba4 2302 	umull	r2, r3, r4, r2
1a000636:	4419      	add	r1, r3
1a000638:	460b      	mov	r3, r1
1a00063a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a00063c:	6a79      	ldr	r1, [r7, #36]	; 0x24
1a00063e:	4401      	add	r1, r0
1a000640:	6838      	ldr	r0, [r7, #0]
1a000642:	fb00 f101 	mul.w	r1, r0, r1
1a000646:	468a      	mov	sl, r1
1a000648:	f04f 0b00 	mov.w	fp, #0
1a00064c:	4610      	mov	r0, r2
1a00064e:	4619      	mov	r1, r3
1a000650:	4652      	mov	r2, sl
1a000652:	465b      	mov	r3, fp
1a000654:	f001 f886 	bl	1a001764 <__aeabi_uldivmod>
1a000658:	4602      	mov	r2, r0
1a00065a:	460b      	mov	r3, r1
1a00065c:	e9c7 2302 	strd	r2, r3, [r7, #8]

           /* Lower 32-bit of dval has diff */
           diff = (uint32_t) dval;
1a000660:	68bb      	ldr	r3, [r7, #8]
1a000662:	61fb      	str	r3, [r7, #28]
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);
1a000664:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
1a000668:	4698      	mov	r8, r3
1a00066a:	f04f 0900 	mov.w	r9, #0
1a00066e:	4643      	mov	r3, r8
1a000670:	61bb      	str	r3, [r7, #24]

           /* Closer to next div */
           if ((int)diff < 0) {
1a000672:	69fb      	ldr	r3, [r7, #28]
1a000674:	2b00      	cmp	r3, #0
1a000676:	da05      	bge.n	1a000684 <Chip_UART_SetBaudFDR+0xb4>
               diff = -diff;
1a000678:	69fb      	ldr	r3, [r7, #28]
1a00067a:	425b      	negs	r3, r3
1a00067c:	61fb      	str	r3, [r7, #28]
               div ++;
1a00067e:	69bb      	ldr	r3, [r7, #24]
1a000680:	3301      	adds	r3, #1
1a000682:	61bb      	str	r3, [r7, #24]
           }

           /* Check if new value is worse than old or out of range */
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000684:	6a3a      	ldr	r2, [r7, #32]
1a000686:	69fb      	ldr	r3, [r7, #28]
1a000688:	429a      	cmp	r2, r3
1a00068a:	d30c      	bcc.n	1a0006a6 <Chip_UART_SetBaudFDR+0xd6>
1a00068c:	69bb      	ldr	r3, [r7, #24]
1a00068e:	2b00      	cmp	r3, #0
1a000690:	d009      	beq.n	1a0006a6 <Chip_UART_SetBaudFDR+0xd6>
1a000692:	69bb      	ldr	r3, [r7, #24]
1a000694:	0c1b      	lsrs	r3, r3, #16
1a000696:	2b00      	cmp	r3, #0
1a000698:	d105      	bne.n	1a0006a6 <Chip_UART_SetBaudFDR+0xd6>
1a00069a:	69bb      	ldr	r3, [r7, #24]
1a00069c:	2b02      	cmp	r3, #2
1a00069e:	d803      	bhi.n	1a0006a8 <Chip_UART_SetBaudFDR+0xd8>
1a0006a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0006a2:	2b00      	cmp	r3, #0
1a0006a4:	d000      	beq.n	1a0006a8 <Chip_UART_SetBaudFDR+0xd8>
               continue;
1a0006a6:	e00b      	b.n	1a0006c0 <Chip_UART_SetBaudFDR+0xf0>
           }

           /* Store the new better values */
           sdiv = div;
1a0006a8:	69bb      	ldr	r3, [r7, #24]
1a0006aa:	637b      	str	r3, [r7, #52]	; 0x34
           sd = d;
1a0006ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0006ae:	62fb      	str	r3, [r7, #44]	; 0x2c
           sm = m;
1a0006b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0006b2:	633b      	str	r3, [r7, #48]	; 0x30
           odiff = diff;
1a0006b4:	69fb      	ldr	r3, [r7, #28]
1a0006b6:	623b      	str	r3, [r7, #32]

           /* On perfect match, break loop */
           if(!diff) {
1a0006b8:	69fb      	ldr	r3, [r7, #28]
1a0006ba:	2b00      	cmp	r3, #0
1a0006bc:	d100      	bne.n	1a0006c0 <Chip_UART_SetBaudFDR+0xf0>
               break;
1a0006be:	e006      	b.n	1a0006ce <Chip_UART_SetBaudFDR+0xfe>
   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
       for (d = 0; d < m; d++) {
1a0006c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0006c2:	3301      	adds	r3, #1
1a0006c4:	627b      	str	r3, [r7, #36]	; 0x24
1a0006c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a0006c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0006ca:	429a      	cmp	r2, r3
1a0006cc:	d3a0      	bcc.n	1a000610 <Chip_UART_SetBaudFDR+0x40>

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a0006ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0006d0:	3301      	adds	r3, #1
1a0006d2:	62bb      	str	r3, [r7, #40]	; 0x28
1a0006d4:	6a3b      	ldr	r3, [r7, #32]
1a0006d6:	2b00      	cmp	r3, #0
1a0006d8:	d002      	beq.n	1a0006e0 <Chip_UART_SetBaudFDR+0x110>
1a0006da:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0006dc:	2b0f      	cmp	r3, #15
1a0006de:	d994      	bls.n	1a00060a <Chip_UART_SetBaudFDR+0x3a>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a0006e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a0006e2:	2b00      	cmp	r3, #0
1a0006e4:	d101      	bne.n	1a0006ea <Chip_UART_SetBaudFDR+0x11a>
       return 0;
1a0006e6:	2300      	movs	r3, #0
1a0006e8:	e025      	b.n	1a000736 <Chip_UART_SetBaudFDR+0x166>
   }

   /* Update UART registers */
   Chip_UART_EnableDivisorAccess(pUART);
1a0006ea:	6878      	ldr	r0, [r7, #4]
1a0006ec:	f7ff feca 	bl	1a000484 <Chip_UART_EnableDivisorAccess>
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
1a0006f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a0006f2:	b2da      	uxtb	r2, r3
1a0006f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a0006f6:	0a1b      	lsrs	r3, r3, #8
1a0006f8:	b2db      	uxtb	r3, r3
1a0006fa:	6878      	ldr	r0, [r7, #4]
1a0006fc:	4611      	mov	r1, r2
1a0006fe:	461a      	mov	r2, r3
1a000700:	f7ff fee0 	bl	1a0004c4 <Chip_UART_SetDivisorLatches>
   Chip_UART_DisableDivisorAccess(pUART);
1a000704:	6878      	ldr	r0, [r7, #4]
1a000706:	f7ff fecd 	bl	1a0004a4 <Chip_UART_DisableDivisorAccess>

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a00070a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00070c:	011b      	lsls	r3, r3, #4
1a00070e:	b2da      	uxtb	r2, r3
1a000710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000712:	f003 030f 	and.w	r3, r3, #15
1a000716:	431a      	orrs	r2, r3
1a000718:	687b      	ldr	r3, [r7, #4]
1a00071a:	629a      	str	r2, [r3, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00071c:	697b      	ldr	r3, [r7, #20]
1a00071e:	091b      	lsrs	r3, r3, #4
1a000720:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a000722:	fb02 f203 	mul.w	r2, r2, r3
1a000726:	6b39      	ldr	r1, [r7, #48]	; 0x30
1a000728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a00072a:	440b      	add	r3, r1
1a00072c:	6b79      	ldr	r1, [r7, #52]	; 0x34
1a00072e:	fb01 f303 	mul.w	r3, r1, r3
1a000732:	fbb2 f3f3 	udiv	r3, r2, r3
}
1a000736:	4618      	mov	r0, r3
1a000738:	3738      	adds	r7, #56	; 0x38
1a00073a:	46bd      	mov	sp, r7
1a00073c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
1a000740:	1a001d18 	.word	0x1a001d18

1a000744 <Chip_Clock_DisableMainPLL>:
 * @return none
 * Make sure the main PLL is not needed to clock the part before disabling it.
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
1a000744:	b480      	push	{r7}
1a000746:	af00      	add	r7, sp, #0
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a000748:	4a04      	ldr	r2, [pc, #16]	; (1a00075c <Chip_Clock_DisableMainPLL+0x18>)
1a00074a:	4b04      	ldr	r3, [pc, #16]	; (1a00075c <Chip_Clock_DisableMainPLL+0x18>)
1a00074c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a00074e:	f043 0301 	orr.w	r3, r3, #1
1a000752:	6453      	str	r3, [r2, #68]	; 0x44
}
1a000754:	46bd      	mov	sp, r7
1a000756:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00075a:	4770      	bx	lr
1a00075c:	40050000 	.word	0x40050000

1a000760 <Chip_Clock_SetupMainPLL>:
 * @param  ppll    : Pointer to pll param structure #PLL_PARAM_T
 * @return none
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
1a000760:	b480      	push	{r7}
1a000762:	b083      	sub	sp, #12
1a000764:	af00      	add	r7, sp, #0
1a000766:	6078      	str	r0, [r7, #4]
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000768:	490c      	ldr	r1, [pc, #48]	; (1a00079c <Chip_Clock_SetupMainPLL+0x3c>)
1a00076a:	687b      	ldr	r3, [r7, #4]
1a00076c:	681b      	ldr	r3, [r3, #0]
1a00076e:	461a      	mov	r2, r3
1a000770:	687b      	ldr	r3, [r7, #4]
1a000772:	791b      	ldrb	r3, [r3, #4]
1a000774:	061b      	lsls	r3, r3, #24
1a000776:	4313      	orrs	r3, r2
1a000778:	687a      	ldr	r2, [r7, #4]
1a00077a:	6912      	ldr	r2, [r2, #16]
1a00077c:	0412      	lsls	r2, r2, #16
1a00077e:	4313      	orrs	r3, r2
1a000780:	687a      	ldr	r2, [r7, #4]
1a000782:	6892      	ldr	r2, [r2, #8]
1a000784:	0312      	lsls	r2, r2, #12
1a000786:	4313      	orrs	r3, r2
1a000788:	687a      	ldr	r2, [r7, #4]
1a00078a:	68d2      	ldr	r2, [r2, #12]
1a00078c:	0212      	lsls	r2, r2, #8
1a00078e:	4313      	orrs	r3, r2
1a000790:	644b      	str	r3, [r1, #68]	; 0x44
}
1a000792:	370c      	adds	r7, #12
1a000794:	46bd      	mov	sp, r7
1a000796:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00079a:	4770      	bx	lr
1a00079c:	40050000 	.word	0x40050000

1a0007a0 <Chip_Clock_MainPLLLocked>:
 * @brief  Wait for Main PLL to be locked
 * @return 1 - PLL is LOCKED; 0 - PLL is not locked
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
1a0007a0:	b480      	push	{r7}
1a0007a2:	af00      	add	r7, sp, #0
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0007a4:	4b06      	ldr	r3, [pc, #24]	; (1a0007c0 <Chip_Clock_MainPLLLocked+0x20>)
1a0007a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0007a8:	f003 0301 	and.w	r3, r3, #1
1a0007ac:	2b00      	cmp	r3, #0
1a0007ae:	bf14      	ite	ne
1a0007b0:	2301      	movne	r3, #1
1a0007b2:	2300      	moveq	r3, #0
1a0007b4:	b2db      	uxtb	r3, r3
}
1a0007b6:	4618      	mov	r0, r3
1a0007b8:	46bd      	mov	sp, r7
1a0007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0007be:	4770      	bx	lr
1a0007c0:	40050000 	.word	0x40050000

1a0007c4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0007c4:	b590      	push	{r4, r7, lr}
1a0007c6:	b097      	sub	sp, #92	; 0x5c
1a0007c8:	af00      	add	r7, sp, #0
1a0007ca:	4603      	mov	r3, r0
1a0007cc:	6039      	str	r1, [r7, #0]
1a0007ce:	71fb      	strb	r3, [r7, #7]
1a0007d0:	4613      	mov	r3, r2
1a0007d2:	71bb      	strb	r3, [r7, #6]
   int i;
   volatile uint32_t delay = 5500;
1a0007d4:	f241 537c 	movw	r3, #5500	; 0x157c
1a0007d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   uint32_t direct = 0;
1a0007da:	2300      	movs	r3, #0
1a0007dc:	653b      	str	r3, [r7, #80]	; 0x50
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a0007de:	79fb      	ldrb	r3, [r7, #7]
1a0007e0:	2b06      	cmp	r3, #6
1a0007e2:	d101      	bne.n	1a0007e8 <Chip_SetupCoreClock+0x24>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
1a0007e4:	f000 fa72 	bl	1a000ccc <Chip_Clock_EnableCrystal>
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0007e8:	79fb      	ldrb	r3, [r7, #7]
1a0007ea:	2004      	movs	r0, #4
1a0007ec:	4619      	mov	r1, r3
1a0007ee:	2201      	movs	r2, #1
1a0007f0:	2300      	movs	r3, #0
1a0007f2:	f000 fc5b 	bl	1a0010ac <Chip_Clock_SetBaseClock>
   Chip_Clock_DisableMainPLL(); /* Disable PLL */
1a0007f6:	f7ff ffa5 	bl	1a000744 <Chip_Clock_DisableMainPLL>

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a0007fa:	79fb      	ldrb	r3, [r7, #7]
1a0007fc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000800:	f107 032c 	add.w	r3, r7, #44	; 0x2c
1a000804:	6838      	ldr	r0, [r7, #0]
1a000806:	4619      	mov	r1, r3
1a000808:	f000 fa96 	bl	1a000d38 <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a00080c:	683b      	ldr	r3, [r7, #0]
1a00080e:	4a42      	ldr	r2, [pc, #264]	; (1a000918 <Chip_SetupCoreClock+0x154>)
1a000810:	4293      	cmp	r3, r2
1a000812:	d930      	bls.n	1a000876 <Chip_SetupCoreClock+0xb2>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000816:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a00081a:	2b00      	cmp	r3, #0
1a00081c:	d002      	beq.n	1a000824 <Chip_SetupCoreClock+0x60>
1a00081e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
1a000820:	2b00      	cmp	r3, #0
1a000822:	d022      	beq.n	1a00086a <Chip_SetupCoreClock+0xa6>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a000824:	79fb      	ldrb	r3, [r7, #7]
1a000826:	743b      	strb	r3, [r7, #16]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a000828:	f107 030c 	add.w	r3, r7, #12
1a00082c:	483a      	ldr	r0, [pc, #232]	; (1a000918 <Chip_SetupCoreClock+0x154>)
1a00082e:	4619      	mov	r1, r3
1a000830:	f000 fa82 	bl	1a000d38 <Chip_Clock_CalcMainPLLValue>
           Chip_Clock_SetupMainPLL(&lpll);
1a000834:	f107 030c 	add.w	r3, r7, #12
1a000838:	4618      	mov	r0, r3
1a00083a:	f7ff ff91 	bl	1a000760 <Chip_Clock_SetupMainPLL>
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a00083e:	bf00      	nop
1a000840:	f7ff ffae 	bl	1a0007a0 <Chip_Clock_MainPLLLocked>
1a000844:	4603      	mov	r3, r0
1a000846:	2b00      	cmp	r3, #0
1a000848:	d0fa      	beq.n	1a000840 <Chip_SetupCoreClock+0x7c>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00084a:	2004      	movs	r0, #4
1a00084c:	2109      	movs	r1, #9
1a00084e:	2201      	movs	r2, #1
1a000850:	2300      	movs	r3, #0
1a000852:	f000 fc2b 	bl	1a0010ac <Chip_Clock_SetBaseClock>
           while(delay --){}
1a000856:	bf00      	nop
1a000858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1a00085a:	1e5a      	subs	r2, r3, #1
1a00085c:	64fa      	str	r2, [r7, #76]	; 0x4c
1a00085e:	2b00      	cmp	r3, #0
1a000860:	d1fa      	bne.n	1a000858 <Chip_SetupCoreClock+0x94>
           delay = 5500;
1a000862:	f241 537c 	movw	r3, #5500	; 0x157c
1a000866:	64fb      	str	r3, [r7, #76]	; 0x4c
   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);

   if (core_freq > 110000000UL) {
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000868:	e005      	b.n	1a000876 <Chip_SetupCoreClock+0xb2>
           while(!Chip_Clock_MainPLLLocked()) {}
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
           while(delay --){}
           delay = 5500;
       } else {
           direct = 1;
1a00086a:	2301      	movs	r3, #1
1a00086c:	653b      	str	r3, [r7, #80]	; 0x50
           ppll.ctrl &= ~(1 << 7);
1a00086e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000870:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000874:	62fb      	str	r3, [r7, #44]	; 0x2c
       }
   }

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);
1a000876:	f107 032c 	add.w	r3, r7, #44	; 0x2c
1a00087a:	4618      	mov	r0, r3
1a00087c:	f7ff ff70 	bl	1a000760 <Chip_Clock_SetupMainPLL>

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a000880:	bf00      	nop
1a000882:	f7ff ff8d 	bl	1a0007a0 <Chip_Clock_MainPLLLocked>
1a000886:	4603      	mov	r3, r0
1a000888:	2b00      	cmp	r3, #0
1a00088a:	d0fa      	beq.n	1a000882 <Chip_SetupCoreClock+0xbe>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00088c:	2004      	movs	r0, #4
1a00088e:	2109      	movs	r1, #9
1a000890:	2201      	movs	r2, #1
1a000892:	2300      	movs	r3, #0
1a000894:	f000 fc0a 	bl	1a0010ac <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a000898:	bf00      	nop
1a00089a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1a00089c:	1e5a      	subs	r2, r3, #1
1a00089e:	64fa      	str	r2, [r7, #76]	; 0x4c
1a0008a0:	2b00      	cmp	r3, #0
1a0008a2:	d1fa      	bne.n	1a00089a <Chip_SetupCoreClock+0xd6>
   if (direct) {
1a0008a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
1a0008a6:	2b00      	cmp	r3, #0
1a0008a8:	d011      	beq.n	1a0008ce <Chip_SetupCoreClock+0x10a>
       delay = 5500;
1a0008aa:	f241 537c 	movw	r3, #5500	; 0x157c
1a0008ae:	64fb      	str	r3, [r7, #76]	; 0x4c
       ppll.ctrl |= 1 << 7;
1a0008b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0008b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0008b6:	62fb      	str	r3, [r7, #44]	; 0x2c
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
1a0008b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
1a0008bc:	4618      	mov	r0, r3
1a0008be:	f7ff ff4f 	bl	1a000760 <Chip_Clock_SetupMainPLL>
       while(delay --){} /* Wait for approx 50 uSec */
1a0008c2:	bf00      	nop
1a0008c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1a0008c6:	1e5a      	subs	r2, r3, #1
1a0008c8:	64fa      	str	r2, [r7, #76]	; 0x4c
1a0008ca:	2b00      	cmp	r3, #0
1a0008cc:	d1fa      	bne.n	1a0008c4 <Chip_SetupCoreClock+0x100>
   }

   if (setbase) {
1a0008ce:	79bb      	ldrb	r3, [r7, #6]
1a0008d0:	2b00      	cmp	r3, #0
1a0008d2:	d01e      	beq.n	1a000912 <Chip_SetupCoreClock+0x14e>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0008d4:	2300      	movs	r3, #0
1a0008d6:	657b      	str	r3, [r7, #84]	; 0x54
1a0008d8:	e018      	b.n	1a00090c <Chip_SetupCoreClock+0x148>
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0008da:	4a10      	ldr	r2, [pc, #64]	; (1a00091c <Chip_SetupCoreClock+0x158>)
1a0008dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1a0008de:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
1a0008e2:	4a0e      	ldr	r2, [pc, #56]	; (1a00091c <Chip_SetupCoreClock+0x158>)
1a0008e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1a0008e6:	009b      	lsls	r3, r3, #2
1a0008e8:	4413      	add	r3, r2
1a0008ea:	7859      	ldrb	r1, [r3, #1]
1a0008ec:	4a0b      	ldr	r2, [pc, #44]	; (1a00091c <Chip_SetupCoreClock+0x158>)
1a0008ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1a0008f0:	009b      	lsls	r3, r3, #2
1a0008f2:	4413      	add	r3, r2
1a0008f4:	789c      	ldrb	r4, [r3, #2]
1a0008f6:	4a09      	ldr	r2, [pc, #36]	; (1a00091c <Chip_SetupCoreClock+0x158>)
1a0008f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1a0008fa:	009b      	lsls	r3, r3, #2
1a0008fc:	4413      	add	r3, r2
1a0008fe:	78db      	ldrb	r3, [r3, #3]
1a000900:	4622      	mov	r2, r4
1a000902:	f000 fbd3 	bl	1a0010ac <Chip_Clock_SetBaseClock>

   if (setbase) {
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000906:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1a000908:	3301      	adds	r3, #1
1a00090a:	657b      	str	r3, [r7, #84]	; 0x54
1a00090c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1a00090e:	2b11      	cmp	r3, #17
1a000910:	d9e3      	bls.n	1a0008da <Chip_SetupCoreClock+0x116>
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a000912:	375c      	adds	r7, #92	; 0x5c
1a000914:	46bd      	mov	sp, r7
1a000916:	bd90      	pop	{r4, r7, pc}
1a000918:	068e7780 	.word	0x068e7780
1a00091c:	1a001d20 	.word	0x1a001d20

1a000920 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a000920:	b480      	push	{r7}
1a000922:	b083      	sub	sp, #12
1a000924:	af00      	add	r7, sp, #0
1a000926:	6078      	str	r0, [r7, #4]
}
1a000928:	370c      	adds	r7, #12
1a00092a:	46bd      	mov	sp, r7
1a00092c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000930:	4770      	bx	lr
1a000932:	bf00      	nop

1a000934 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000934:	b580      	push	{r7, lr}
1a000936:	af00      	add	r7, sp, #0
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000938:	2069      	movs	r0, #105	; 0x69
1a00093a:	f000 fc69 	bl	1a001210 <Chip_Clock_GetRate>
1a00093e:	4602      	mov	r2, r0
1a000940:	4b01      	ldr	r3, [pc, #4]	; (1a000948 <SystemCoreClockUpdate+0x14>)
1a000942:	601a      	str	r2, [r3, #0]
}
1a000944:	bd80      	pop	{r7, pc}
1a000946:	bf00      	nop
1a000948:	10000008 	.word	0x10000008

1a00094c <ABS>:

/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
1a00094c:	b480      	push	{r7}
1a00094e:	b083      	sub	sp, #12
1a000950:	af00      	add	r7, sp, #0
1a000952:	6078      	str	r0, [r7, #4]
   if (val < 0)
1a000954:	687b      	ldr	r3, [r7, #4]
1a000956:	2b00      	cmp	r3, #0
1a000958:	da02      	bge.n	1a000960 <ABS+0x14>
       return -val;
1a00095a:	687b      	ldr	r3, [r7, #4]
1a00095c:	425b      	negs	r3, r3
1a00095e:	e000      	b.n	1a000962 <ABS+0x16>
   return val;
1a000960:	687b      	ldr	r3, [r7, #4]
}
1a000962:	4618      	mov	r0, r3
1a000964:	370c      	adds	r7, #12
1a000966:	46bd      	mov	sp, r7
1a000968:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00096c:	4770      	bx	lr
1a00096e:	bf00      	nop

1a000970 <pll_calc_divs>:

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000970:	b580      	push	{r7, lr}
1a000972:	b088      	sub	sp, #32
1a000974:	af00      	add	r7, sp, #0
1a000976:	6078      	str	r0, [r7, #4]
1a000978:	6039      	str	r1, [r7, #0]

   uint32_t prev = freq;
1a00097a:	687b      	ldr	r3, [r7, #4]
1a00097c:	61fb      	str	r3, [r7, #28]
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a00097e:	683b      	ldr	r3, [r7, #0]
1a000980:	681b      	ldr	r3, [r3, #0]
1a000982:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a000986:	2b00      	cmp	r3, #0
1a000988:	d005      	beq.n	1a000996 <pll_calc_divs+0x26>
       ppll->ctrl &= ~(1 << 6);
1a00098a:	683b      	ldr	r3, [r7, #0]
1a00098c:	681b      	ldr	r3, [r3, #0]
1a00098e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
1a000992:	683b      	ldr	r3, [r7, #0]
1a000994:	601a      	str	r2, [r3, #0]
   }
   for (n = 1; n <= 4; n++) {
1a000996:	2301      	movs	r3, #1
1a000998:	61bb      	str	r3, [r7, #24]
1a00099a:	e06d      	b.n	1a000a78 <pll_calc_divs+0x108>
       for (p = 0; p < 4; p ++) {
1a00099c:	2300      	movs	r3, #0
1a00099e:	613b      	str	r3, [r7, #16]
1a0009a0:	e064      	b.n	1a000a6c <pll_calc_divs+0xfc>
           for (m = 1; m <= 256; m++) {
1a0009a2:	2301      	movs	r3, #1
1a0009a4:	617b      	str	r3, [r7, #20]
1a0009a6:	e05a      	b.n	1a000a5e <pll_calc_divs+0xee>
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
1a0009a8:	683b      	ldr	r3, [r7, #0]
1a0009aa:	681b      	ldr	r3, [r3, #0]
1a0009ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
1a0009b0:	2b00      	cmp	r3, #0
1a0009b2:	d00e      	beq.n	1a0009d2 <pll_calc_divs+0x62>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0009b4:	693b      	ldr	r3, [r7, #16]
1a0009b6:	3301      	adds	r3, #1
1a0009b8:	697a      	ldr	r2, [r7, #20]
1a0009ba:	fa02 f303 	lsl.w	r3, r2, r3
1a0009be:	461a      	mov	r2, r3
1a0009c0:	683b      	ldr	r3, [r7, #0]
1a0009c2:	695b      	ldr	r3, [r3, #20]
1a0009c4:	fb03 f202 	mul.w	r2, r3, r2
1a0009c8:	69bb      	ldr	r3, [r7, #24]
1a0009ca:	fbb2 f3f3 	udiv	r3, r2, r3
1a0009ce:	60fb      	str	r3, [r7, #12]
1a0009d0:	e008      	b.n	1a0009e4 <pll_calc_divs+0x74>
               } else {
                   fcco = (m * ppll->fin) / n;
1a0009d2:	683b      	ldr	r3, [r7, #0]
1a0009d4:	695b      	ldr	r3, [r3, #20]
1a0009d6:	697a      	ldr	r2, [r7, #20]
1a0009d8:	fb02 f203 	mul.w	r2, r2, r3
1a0009dc:	69bb      	ldr	r3, [r7, #24]
1a0009de:	fbb2 f3f3 	udiv	r3, r2, r3
1a0009e2:	60fb      	str	r3, [r7, #12]
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0009e4:	68fb      	ldr	r3, [r7, #12]
1a0009e6:	4a27      	ldr	r2, [pc, #156]	; (1a000a84 <pll_calc_divs+0x114>)
1a0009e8:	4293      	cmp	r3, r2
1a0009ea:	d800      	bhi.n	1a0009ee <pll_calc_divs+0x7e>
1a0009ec:	e034      	b.n	1a000a58 <pll_calc_divs+0xe8>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a0009ee:	68fb      	ldr	r3, [r7, #12]
1a0009f0:	4a25      	ldr	r2, [pc, #148]	; (1a000a88 <pll_calc_divs+0x118>)
1a0009f2:	4293      	cmp	r3, r2
1a0009f4:	d900      	bls.n	1a0009f8 <pll_calc_divs+0x88>
1a0009f6:	e036      	b.n	1a000a66 <pll_calc_divs+0xf6>
               if (ppll->ctrl & (1 << 7)) {
1a0009f8:	683b      	ldr	r3, [r7, #0]
1a0009fa:	681b      	ldr	r3, [r3, #0]
1a0009fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a000a00:	2b00      	cmp	r3, #0
1a000a02:	d002      	beq.n	1a000a0a <pll_calc_divs+0x9a>
                   fout = fcco;
1a000a04:	68fb      	ldr	r3, [r7, #12]
1a000a06:	60bb      	str	r3, [r7, #8]
1a000a08:	e005      	b.n	1a000a16 <pll_calc_divs+0xa6>
               } else {
                   fout = fcco >> (p + 1);
1a000a0a:	693b      	ldr	r3, [r7, #16]
1a000a0c:	3301      	adds	r3, #1
1a000a0e:	68fa      	ldr	r2, [r7, #12]
1a000a10:	fa22 f303 	lsr.w	r3, r2, r3
1a000a14:	60bb      	str	r3, [r7, #8]
               }

               if (ABS(freq - fout) < prev) {
1a000a16:	687a      	ldr	r2, [r7, #4]
1a000a18:	68bb      	ldr	r3, [r7, #8]
1a000a1a:	1ad3      	subs	r3, r2, r3
1a000a1c:	4618      	mov	r0, r3
1a000a1e:	f7ff ff95 	bl	1a00094c <ABS>
1a000a22:	4602      	mov	r2, r0
1a000a24:	69fb      	ldr	r3, [r7, #28]
1a000a26:	429a      	cmp	r2, r3
1a000a28:	d216      	bcs.n	1a000a58 <pll_calc_divs+0xe8>
                   ppll->nsel = n;
1a000a2a:	683b      	ldr	r3, [r7, #0]
1a000a2c:	69ba      	ldr	r2, [r7, #24]
1a000a2e:	609a      	str	r2, [r3, #8]
                   ppll->psel = p + 1;
1a000a30:	693b      	ldr	r3, [r7, #16]
1a000a32:	1c5a      	adds	r2, r3, #1
1a000a34:	683b      	ldr	r3, [r7, #0]
1a000a36:	60da      	str	r2, [r3, #12]
                   ppll->msel = m;
1a000a38:	683b      	ldr	r3, [r7, #0]
1a000a3a:	697a      	ldr	r2, [r7, #20]
1a000a3c:	611a      	str	r2, [r3, #16]
                   ppll->fout = fout;
1a000a3e:	683b      	ldr	r3, [r7, #0]
1a000a40:	68ba      	ldr	r2, [r7, #8]
1a000a42:	619a      	str	r2, [r3, #24]
                   ppll->fcco = fcco;
1a000a44:	683b      	ldr	r3, [r7, #0]
1a000a46:	68fa      	ldr	r2, [r7, #12]
1a000a48:	61da      	str	r2, [r3, #28]
                   prev = ABS(freq - fout);
1a000a4a:	687a      	ldr	r2, [r7, #4]
1a000a4c:	68bb      	ldr	r3, [r7, #8]
1a000a4e:	1ad3      	subs	r3, r2, r3
1a000a50:	4618      	mov	r0, r3
1a000a52:	f7ff ff7b 	bl	1a00094c <ABS>
1a000a56:	61f8      	str	r0, [r7, #28]
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
           for (m = 1; m <= 256; m++) {
1a000a58:	697b      	ldr	r3, [r7, #20]
1a000a5a:	3301      	adds	r3, #1
1a000a5c:	617b      	str	r3, [r7, #20]
1a000a5e:	697b      	ldr	r3, [r7, #20]
1a000a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
1a000a64:	dda0      	ble.n	1a0009a8 <pll_calc_divs+0x38>
   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
1a000a66:	693b      	ldr	r3, [r7, #16]
1a000a68:	3301      	adds	r3, #1
1a000a6a:	613b      	str	r3, [r7, #16]
1a000a6c:	693b      	ldr	r3, [r7, #16]
1a000a6e:	2b03      	cmp	r3, #3
1a000a70:	dd97      	ble.n	1a0009a2 <pll_calc_divs+0x32>

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
1a000a72:	69bb      	ldr	r3, [r7, #24]
1a000a74:	3301      	adds	r3, #1
1a000a76:	61bb      	str	r3, [r7, #24]
1a000a78:	69bb      	ldr	r3, [r7, #24]
1a000a7a:	2b04      	cmp	r3, #4
1a000a7c:	dd8e      	ble.n	1a00099c <pll_calc_divs+0x2c>
                   prev = ABS(freq - fout);
               }
           }
       }
   }
}
1a000a7e:	3720      	adds	r7, #32
1a000a80:	46bd      	mov	sp, r7
1a000a82:	bd80      	pop	{r7, pc}
1a000a84:	094c5eff 	.word	0x094c5eff
1a000a88:	1312d000 	.word	0x1312d000

1a000a8c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000a8c:	b5b0      	push	{r4, r5, r7, lr}
1a000a8e:	b09e      	sub	sp, #120	; 0x78
1a000a90:	af00      	add	r7, sp, #0
1a000a92:	6078      	str	r0, [r7, #4]
1a000a94:	6039      	str	r1, [r7, #0]
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000a96:	f107 030c 	add.w	r3, r7, #12
1a000a9a:	2260      	movs	r2, #96	; 0x60
1a000a9c:	4618      	mov	r0, r3
1a000a9e:	2100      	movs	r1, #0
1a000aa0:	f001 f92e 	bl	1a001d00 <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a000aa4:	68fb      	ldr	r3, [r7, #12]
1a000aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000aaa:	60fb      	str	r3, [r7, #12]
   pll[0].fin = ppll->fin;
1a000aac:	683b      	ldr	r3, [r7, #0]
1a000aae:	695b      	ldr	r3, [r3, #20]
1a000ab0:	623b      	str	r3, [r7, #32]
   pll[0].srcin = ppll->srcin;
1a000ab2:	683b      	ldr	r3, [r7, #0]
1a000ab4:	791b      	ldrb	r3, [r3, #4]
1a000ab6:	743b      	strb	r3, [r7, #16]
   pll_calc_divs(freq, &pll[0]);
1a000ab8:	f107 030c 	add.w	r3, r7, #12
1a000abc:	6878      	ldr	r0, [r7, #4]
1a000abe:	4619      	mov	r1, r3
1a000ac0:	f7ff ff56 	bl	1a000970 <pll_calc_divs>
   if (pll[0].fout == freq) {
1a000ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a000ac6:	687b      	ldr	r3, [r7, #4]
1a000ac8:	429a      	cmp	r2, r3
1a000aca:	d10a      	bne.n	1a000ae2 <pll_get_frac+0x56>
       *ppll = pll[0];
1a000acc:	683b      	ldr	r3, [r7, #0]
1a000ace:	461d      	mov	r5, r3
1a000ad0:	f107 040c 	add.w	r4, r7, #12
1a000ad4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000ad6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000ad8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000adc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
       return ;
1a000ae0:	e08c      	b.n	1a000bfc <pll_get_frac+0x170>
   }
   diff[0] = ABS(freq - pll[0].fout);
1a000ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a000ae4:	687a      	ldr	r2, [r7, #4]
1a000ae6:	1ad3      	subs	r3, r2, r3
1a000ae8:	4618      	mov	r0, r3
1a000aea:	f7ff ff2f 	bl	1a00094c <ABS>
1a000aee:	4603      	mov	r3, r0
1a000af0:	66fb      	str	r3, [r7, #108]	; 0x6c

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a000af2:	2340      	movs	r3, #64	; 0x40
1a000af4:	64fb      	str	r3, [r7, #76]	; 0x4c
   pll[2].fin = ppll->fin;
1a000af6:	683b      	ldr	r3, [r7, #0]
1a000af8:	695b      	ldr	r3, [r3, #20]
1a000afa:	663b      	str	r3, [r7, #96]	; 0x60
   pll[2].srcin = ppll->srcin;
1a000afc:	683b      	ldr	r3, [r7, #0]
1a000afe:	791b      	ldrb	r3, [r3, #4]
1a000b00:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
   pll_calc_divs(freq, &pll[2]);
1a000b04:	f107 030c 	add.w	r3, r7, #12
1a000b08:	3340      	adds	r3, #64	; 0x40
1a000b0a:	6878      	ldr	r0, [r7, #4]
1a000b0c:	4619      	mov	r1, r3
1a000b0e:	f7ff ff2f 	bl	1a000970 <pll_calc_divs>
   if (pll[2].fout == freq) {
1a000b12:	6e7a      	ldr	r2, [r7, #100]	; 0x64
1a000b14:	687b      	ldr	r3, [r7, #4]
1a000b16:	429a      	cmp	r2, r3
1a000b18:	d10a      	bne.n	1a000b30 <pll_get_frac+0xa4>
       *ppll = pll[2];
1a000b1a:	683b      	ldr	r3, [r7, #0]
1a000b1c:	461d      	mov	r5, r3
1a000b1e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
1a000b22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000b24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000b26:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000b2a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
       return ;
1a000b2e:	e065      	b.n	1a000bfc <pll_get_frac+0x170>
   }

   diff[2] = ABS(freq - pll[2].fout);
1a000b30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
1a000b32:	687a      	ldr	r2, [r7, #4]
1a000b34:	1ad3      	subs	r3, r2, r3
1a000b36:	4618      	mov	r0, r3
1a000b38:	f7ff ff08 	bl	1a00094c <ABS>
1a000b3c:	4603      	mov	r3, r0
1a000b3e:	677b      	str	r3, [r7, #116]	; 0x74
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a000b40:	2340      	movs	r3, #64	; 0x40
1a000b42:	62fb      	str	r3, [r7, #44]	; 0x2c
   pll[1].fin = ppll->fin;
1a000b44:	683b      	ldr	r3, [r7, #0]
1a000b46:	695b      	ldr	r3, [r3, #20]
1a000b48:	643b      	str	r3, [r7, #64]	; 0x40
   pll[1].srcin = ppll->srcin;
1a000b4a:	683b      	ldr	r3, [r7, #0]
1a000b4c:	791b      	ldrb	r3, [r3, #4]
1a000b4e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   pll_calc_divs(freq, &pll[1]);
1a000b52:	f107 030c 	add.w	r3, r7, #12
1a000b56:	3320      	adds	r3, #32
1a000b58:	6878      	ldr	r0, [r7, #4]
1a000b5a:	4619      	mov	r1, r3
1a000b5c:	f7ff ff08 	bl	1a000970 <pll_calc_divs>
   if (pll[1].fout == freq) {
1a000b60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
1a000b62:	687b      	ldr	r3, [r7, #4]
1a000b64:	429a      	cmp	r2, r3
1a000b66:	d10a      	bne.n	1a000b7e <pll_get_frac+0xf2>
       *ppll = pll[1];
1a000b68:	683b      	ldr	r3, [r7, #0]
1a000b6a:	461d      	mov	r5, r3
1a000b6c:	f107 042c 	add.w	r4, r7, #44	; 0x2c
1a000b70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000b72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000b74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000b78:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
       return ;
1a000b7c:	e03e      	b.n	1a000bfc <pll_get_frac+0x170>
   }
   diff[1] = ABS(freq - pll[1].fout);
1a000b7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1a000b80:	687a      	ldr	r2, [r7, #4]
1a000b82:	1ad3      	subs	r3, r2, r3
1a000b84:	4618      	mov	r0, r3
1a000b86:	f7ff fee1 	bl	1a00094c <ABS>
1a000b8a:	4603      	mov	r3, r0
1a000b8c:	673b      	str	r3, [r7, #112]	; 0x70

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a000b8e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
1a000b90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
1a000b92:	429a      	cmp	r2, r3
1a000b94:	dc19      	bgt.n	1a000bca <pll_get_frac+0x13e>
       if (diff[0] <= diff[2]) {
1a000b96:	6efa      	ldr	r2, [r7, #108]	; 0x6c
1a000b98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
1a000b9a:	429a      	cmp	r2, r3
1a000b9c:	dc0a      	bgt.n	1a000bb4 <pll_get_frac+0x128>
           *ppll = pll[0];
1a000b9e:	683b      	ldr	r3, [r7, #0]
1a000ba0:	461d      	mov	r5, r3
1a000ba2:	f107 040c 	add.w	r4, r7, #12
1a000ba6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000ba8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000baa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000bae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a000bb2:	e023      	b.n	1a000bfc <pll_get_frac+0x170>
       } else {
           *ppll = pll[2];
1a000bb4:	683b      	ldr	r3, [r7, #0]
1a000bb6:	461d      	mov	r5, r3
1a000bb8:	f107 044c 	add.w	r4, r7, #76	; 0x4c
1a000bbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000bbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000bc0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000bc4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a000bc8:	e018      	b.n	1a000bfc <pll_get_frac+0x170>
       }
   } else {
       if (diff[1] <= diff[2]) {
1a000bca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
1a000bcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
1a000bce:	429a      	cmp	r2, r3
1a000bd0:	dc0a      	bgt.n	1a000be8 <pll_get_frac+0x15c>
           *ppll = pll[1];
1a000bd2:	683b      	ldr	r3, [r7, #0]
1a000bd4:	461d      	mov	r5, r3
1a000bd6:	f107 042c 	add.w	r4, r7, #44	; 0x2c
1a000bda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000bdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000bde:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000be2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a000be6:	e009      	b.n	1a000bfc <pll_get_frac+0x170>
       } else {
           *ppll = pll[2];
1a000be8:	683b      	ldr	r3, [r7, #0]
1a000bea:	461d      	mov	r5, r3
1a000bec:	f107 044c 	add.w	r4, r7, #76	; 0x4c
1a000bf0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a000bf2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000bf4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a000bf8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
       }
   }
}
1a000bfc:	3778      	adds	r7, #120	; 0x78
1a000bfe:	46bd      	mov	sp, r7
1a000c00:	bdb0      	pop	{r4, r5, r7, pc}
1a000c02:	bf00      	nop

1a000c04 <Chip_Clock_GetDivRate>:
   return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a000c04:	b580      	push	{r7, lr}
1a000c06:	b084      	sub	sp, #16
1a000c08:	af00      	add	r7, sp, #0
1a000c0a:	4603      	mov	r3, r0
1a000c0c:	460a      	mov	r2, r1
1a000c0e:	71fb      	strb	r3, [r7, #7]
1a000c10:	4613      	mov	r3, r2
1a000c12:	71bb      	strb	r3, [r7, #6]
   CHIP_CGU_CLKIN_T input;
   uint32_t div;

   input = Chip_Clock_GetDividerSource(divider);
1a000c14:	79bb      	ldrb	r3, [r7, #6]
1a000c16:	4618      	mov	r0, r3
1a000c18:	f000 f95a 	bl	1a000ed0 <Chip_Clock_GetDividerSource>
1a000c1c:	4603      	mov	r3, r0
1a000c1e:	73fb      	strb	r3, [r7, #15]
   div = Chip_Clock_GetDividerDivisor(divider);
1a000c20:	79bb      	ldrb	r3, [r7, #6]
1a000c22:	4618      	mov	r0, r3
1a000c24:	f000 f974 	bl	1a000f10 <Chip_Clock_GetDividerDivisor>
1a000c28:	60b8      	str	r0, [r7, #8]
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000c2a:	7bfb      	ldrb	r3, [r7, #15]
1a000c2c:	4618      	mov	r0, r3
1a000c2e:	f000 f98b 	bl	1a000f48 <Chip_Clock_GetClockInputHz>
1a000c32:	4602      	mov	r2, r0
1a000c34:	68bb      	ldr	r3, [r7, #8]
1a000c36:	3301      	adds	r3, #1
1a000c38:	fbb2 f3f3 	udiv	r3, r2, r3
}
1a000c3c:	4618      	mov	r0, r3
1a000c3e:	3710      	adds	r7, #16
1a000c40:	46bd      	mov	sp, r7
1a000c42:	bd80      	pop	{r7, pc}

1a000c44 <Chip_Clock_FindBaseClock>:

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000c44:	b480      	push	{r7}
1a000c46:	b085      	sub	sp, #20
1a000c48:	af00      	add	r7, sp, #0
1a000c4a:	4603      	mov	r3, r0
1a000c4c:	80fb      	strh	r3, [r7, #6]
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000c4e:	231c      	movs	r3, #28
1a000c50:	73fb      	strb	r3, [r7, #15]
   int i = 0;
1a000c52:	2300      	movs	r3, #0
1a000c54:	60bb      	str	r3, [r7, #8]

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000c56:	e022      	b.n	1a000c9e <Chip_Clock_FindBaseClock+0x5a>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000c58:	491b      	ldr	r1, [pc, #108]	; (1a000cc8 <Chip_Clock_FindBaseClock+0x84>)
1a000c5a:	68ba      	ldr	r2, [r7, #8]
1a000c5c:	4613      	mov	r3, r2
1a000c5e:	005b      	lsls	r3, r3, #1
1a000c60:	4413      	add	r3, r2
1a000c62:	005b      	lsls	r3, r3, #1
1a000c64:	440b      	add	r3, r1
1a000c66:	881b      	ldrh	r3, [r3, #0]
1a000c68:	88fa      	ldrh	r2, [r7, #6]
1a000c6a:	429a      	cmp	r2, r3
1a000c6c:	d314      	bcc.n	1a000c98 <Chip_Clock_FindBaseClock+0x54>
1a000c6e:	4916      	ldr	r1, [pc, #88]	; (1a000cc8 <Chip_Clock_FindBaseClock+0x84>)
1a000c70:	68ba      	ldr	r2, [r7, #8]
1a000c72:	4613      	mov	r3, r2
1a000c74:	005b      	lsls	r3, r3, #1
1a000c76:	4413      	add	r3, r2
1a000c78:	005b      	lsls	r3, r3, #1
1a000c7a:	440b      	add	r3, r1
1a000c7c:	885b      	ldrh	r3, [r3, #2]
1a000c7e:	88fa      	ldrh	r2, [r7, #6]
1a000c80:	429a      	cmp	r2, r3
1a000c82:	d809      	bhi.n	1a000c98 <Chip_Clock_FindBaseClock+0x54>
           baseclk = periph_to_base[i].clkbase;
1a000c84:	4910      	ldr	r1, [pc, #64]	; (1a000cc8 <Chip_Clock_FindBaseClock+0x84>)
1a000c86:	68ba      	ldr	r2, [r7, #8]
1a000c88:	4613      	mov	r3, r2
1a000c8a:	005b      	lsls	r3, r3, #1
1a000c8c:	4413      	add	r3, r2
1a000c8e:	005b      	lsls	r3, r3, #1
1a000c90:	440b      	add	r3, r1
1a000c92:	791b      	ldrb	r3, [r3, #4]
1a000c94:	73fb      	strb	r3, [r7, #15]
1a000c96:	e002      	b.n	1a000c9e <Chip_Clock_FindBaseClock+0x5a>
       }
       else {
           i++;
1a000c98:	68bb      	ldr	r3, [r7, #8]
1a000c9a:	3301      	adds	r3, #1
1a000c9c:	60bb      	str	r3, [r7, #8]
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000c9e:	7bfb      	ldrb	r3, [r7, #15]
1a000ca0:	2b1c      	cmp	r3, #28
1a000ca2:	d10a      	bne.n	1a000cba <Chip_Clock_FindBaseClock+0x76>
1a000ca4:	4908      	ldr	r1, [pc, #32]	; (1a000cc8 <Chip_Clock_FindBaseClock+0x84>)
1a000ca6:	68ba      	ldr	r2, [r7, #8]
1a000ca8:	4613      	mov	r3, r2
1a000caa:	005b      	lsls	r3, r3, #1
1a000cac:	4413      	add	r3, r2
1a000cae:	005b      	lsls	r3, r3, #1
1a000cb0:	440b      	add	r3, r1
1a000cb2:	791b      	ldrb	r3, [r3, #4]
1a000cb4:	7bfa      	ldrb	r2, [r7, #15]
1a000cb6:	429a      	cmp	r2, r3
1a000cb8:	d1ce      	bne.n	1a000c58 <Chip_Clock_FindBaseClock+0x14>
       else {
           i++;
       }
   }

   return baseclk;
1a000cba:	7bfb      	ldrb	r3, [r7, #15]
}
1a000cbc:	4618      	mov	r0, r3
1a000cbe:	3714      	adds	r7, #20
1a000cc0:	46bd      	mov	sp, r7
1a000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000cc6:	4770      	bx	lr
1a000cc8:	1a001d68 	.word	0x1a001d68

1a000ccc <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000ccc:	b480      	push	{r7}
1a000cce:	b083      	sub	sp, #12
1a000cd0:	af00      	add	r7, sp, #0
   volatile uint32_t delay = 1000;
1a000cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000cd6:	603b      	str	r3, [r7, #0]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000cd8:	4b14      	ldr	r3, [pc, #80]	; (1a000d2c <Chip_Clock_EnableCrystal+0x60>)
1a000cda:	699b      	ldr	r3, [r3, #24]
1a000cdc:	607b      	str	r3, [r7, #4]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a000cde:	687b      	ldr	r3, [r7, #4]
1a000ce0:	f023 0302 	bic.w	r3, r3, #2
1a000ce4:	607b      	str	r3, [r7, #4]
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000ce6:	4b11      	ldr	r3, [pc, #68]	; (1a000d2c <Chip_Clock_EnableCrystal+0x60>)
1a000ce8:	699a      	ldr	r2, [r3, #24]
1a000cea:	687b      	ldr	r3, [r7, #4]
1a000cec:	429a      	cmp	r2, r3
1a000cee:	d002      	beq.n	1a000cf6 <Chip_Clock_EnableCrystal+0x2a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000cf0:	4a0e      	ldr	r2, [pc, #56]	; (1a000d2c <Chip_Clock_EnableCrystal+0x60>)
1a000cf2:	687b      	ldr	r3, [r7, #4]
1a000cf4:	6193      	str	r3, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a000cf6:	687b      	ldr	r3, [r7, #4]
1a000cf8:	f023 0301 	bic.w	r3, r3, #1
1a000cfc:	607b      	str	r3, [r7, #4]
   if (OscRateIn >= 20000000) {
1a000cfe:	4b0c      	ldr	r3, [pc, #48]	; (1a000d30 <Chip_Clock_EnableCrystal+0x64>)
1a000d00:	681b      	ldr	r3, [r3, #0]
1a000d02:	4a0c      	ldr	r2, [pc, #48]	; (1a000d34 <Chip_Clock_EnableCrystal+0x68>)
1a000d04:	4293      	cmp	r3, r2
1a000d06:	d903      	bls.n	1a000d10 <Chip_Clock_EnableCrystal+0x44>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a000d08:	687b      	ldr	r3, [r7, #4]
1a000d0a:	f043 0304 	orr.w	r3, r3, #4
1a000d0e:	607b      	str	r3, [r7, #4]

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000d10:	4a06      	ldr	r2, [pc, #24]	; (1a000d2c <Chip_Clock_EnableCrystal+0x60>)
1a000d12:	687b      	ldr	r3, [r7, #4]
1a000d14:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a000d16:	bf00      	nop
1a000d18:	683b      	ldr	r3, [r7, #0]
1a000d1a:	1e5a      	subs	r2, r3, #1
1a000d1c:	603a      	str	r2, [r7, #0]
1a000d1e:	2b00      	cmp	r3, #0
1a000d20:	d1fa      	bne.n	1a000d18 <Chip_Clock_EnableCrystal+0x4c>
}
1a000d22:	370c      	adds	r7, #12
1a000d24:	46bd      	mov	sp, r7
1a000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000d2a:	4770      	bx	lr
1a000d2c:	40050000 	.word	0x40050000
1a000d30:	1a001e50 	.word	0x1a001e50
1a000d34:	01312cff 	.word	0x01312cff

1a000d38 <Chip_Clock_CalcMainPLLValue>:

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000d38:	b580      	push	{r7, lr}
1a000d3a:	b082      	sub	sp, #8
1a000d3c:	af00      	add	r7, sp, #0
1a000d3e:	6078      	str	r0, [r7, #4]
1a000d40:	6039      	str	r1, [r7, #0]
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000d42:	683b      	ldr	r3, [r7, #0]
1a000d44:	791b      	ldrb	r3, [r3, #4]
1a000d46:	4618      	mov	r0, r3
1a000d48:	f000 f8fe 	bl	1a000f48 <Chip_Clock_GetClockInputHz>
1a000d4c:	4602      	mov	r2, r0
1a000d4e:	683b      	ldr	r3, [r7, #0]
1a000d50:	615a      	str	r2, [r3, #20]

   /* Do sanity check on frequency */
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000d52:	687b      	ldr	r3, [r7, #4]
1a000d54:	4a2b      	ldr	r2, [pc, #172]	; (1a000e04 <Chip_Clock_CalcMainPLLValue+0xcc>)
1a000d56:	4293      	cmp	r3, r2
1a000d58:	d807      	bhi.n	1a000d6a <Chip_Clock_CalcMainPLLValue+0x32>
1a000d5a:	687b      	ldr	r3, [r7, #4]
1a000d5c:	4a2a      	ldr	r2, [pc, #168]	; (1a000e08 <Chip_Clock_CalcMainPLLValue+0xd0>)
1a000d5e:	4293      	cmp	r3, r2
1a000d60:	d903      	bls.n	1a000d6a <Chip_Clock_CalcMainPLLValue+0x32>
1a000d62:	683b      	ldr	r3, [r7, #0]
1a000d64:	695b      	ldr	r3, [r3, #20]
1a000d66:	2b00      	cmp	r3, #0
1a000d68:	d102      	bne.n	1a000d70 <Chip_Clock_CalcMainPLLValue+0x38>
       return -1;
1a000d6a:	f04f 33ff 	mov.w	r3, #4294967295
1a000d6e:	e044      	b.n	1a000dfa <Chip_Clock_CalcMainPLLValue+0xc2>
   }

   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000d70:	683b      	ldr	r3, [r7, #0]
1a000d72:	2280      	movs	r2, #128	; 0x80
1a000d74:	601a      	str	r2, [r3, #0]
   ppll->nsel = 0;
1a000d76:	683b      	ldr	r3, [r7, #0]
1a000d78:	2200      	movs	r2, #0
1a000d7a:	609a      	str	r2, [r3, #8]
   ppll->psel = 0;
1a000d7c:	683b      	ldr	r3, [r7, #0]
1a000d7e:	2200      	movs	r2, #0
1a000d80:	60da      	str	r2, [r3, #12]
   ppll->msel = freq / ppll->fin;
1a000d82:	683b      	ldr	r3, [r7, #0]
1a000d84:	695b      	ldr	r3, [r3, #20]
1a000d86:	687a      	ldr	r2, [r7, #4]
1a000d88:	fbb2 f3f3 	udiv	r3, r2, r3
1a000d8c:	461a      	mov	r2, r3
1a000d8e:	683b      	ldr	r3, [r7, #0]
1a000d90:	611a      	str	r2, [r3, #16]

   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000d92:	687b      	ldr	r3, [r7, #4]
1a000d94:	4a1d      	ldr	r2, [pc, #116]	; (1a000e0c <Chip_Clock_CalcMainPLLValue+0xd4>)
1a000d96:	4293      	cmp	r3, r2
1a000d98:	d909      	bls.n	1a000dae <Chip_Clock_CalcMainPLLValue+0x76>
1a000d9a:	683b      	ldr	r3, [r7, #0]
1a000d9c:	691b      	ldr	r3, [r3, #16]
1a000d9e:	461a      	mov	r2, r3
1a000da0:	683b      	ldr	r3, [r7, #0]
1a000da2:	695b      	ldr	r3, [r3, #20]
1a000da4:	fb03 f202 	mul.w	r2, r3, r2
1a000da8:	687b      	ldr	r3, [r7, #4]
1a000daa:	429a      	cmp	r2, r3
1a000dac:	d00f      	beq.n	1a000dce <Chip_Clock_CalcMainPLLValue+0x96>
       pll_get_frac(freq, ppll);
1a000dae:	6878      	ldr	r0, [r7, #4]
1a000db0:	6839      	ldr	r1, [r7, #0]
1a000db2:	f7ff fe6b 	bl	1a000a8c <pll_get_frac>
       if (!ppll->nsel) {
1a000db6:	683b      	ldr	r3, [r7, #0]
1a000db8:	689b      	ldr	r3, [r3, #8]
1a000dba:	2b00      	cmp	r3, #0
1a000dbc:	d102      	bne.n	1a000dc4 <Chip_Clock_CalcMainPLLValue+0x8c>
           return -1;
1a000dbe:	f04f 33ff 	mov.w	r3, #4294967295
1a000dc2:	e01a      	b.n	1a000dfa <Chip_Clock_CalcMainPLLValue+0xc2>
       }
       ppll->nsel --;
1a000dc4:	683b      	ldr	r3, [r7, #0]
1a000dc6:	689b      	ldr	r3, [r3, #8]
1a000dc8:	1e5a      	subs	r2, r3, #1
1a000dca:	683b      	ldr	r3, [r7, #0]
1a000dcc:	609a      	str	r2, [r3, #8]
   }

   if (ppll->msel == 0) {
1a000dce:	683b      	ldr	r3, [r7, #0]
1a000dd0:	691b      	ldr	r3, [r3, #16]
1a000dd2:	2b00      	cmp	r3, #0
1a000dd4:	d102      	bne.n	1a000ddc <Chip_Clock_CalcMainPLLValue+0xa4>
       return - 1;
1a000dd6:	f04f 33ff 	mov.w	r3, #4294967295
1a000dda:	e00e      	b.n	1a000dfa <Chip_Clock_CalcMainPLLValue+0xc2>
   }

   if (ppll->psel) {
1a000ddc:	683b      	ldr	r3, [r7, #0]
1a000dde:	68db      	ldr	r3, [r3, #12]
1a000de0:	2b00      	cmp	r3, #0
1a000de2:	d004      	beq.n	1a000dee <Chip_Clock_CalcMainPLLValue+0xb6>
       ppll->psel --;
1a000de4:	683b      	ldr	r3, [r7, #0]
1a000de6:	68db      	ldr	r3, [r3, #12]
1a000de8:	1e5a      	subs	r2, r3, #1
1a000dea:	683b      	ldr	r3, [r7, #0]
1a000dec:	60da      	str	r2, [r3, #12]
   }

   ppll->msel --;
1a000dee:	683b      	ldr	r3, [r7, #0]
1a000df0:	691b      	ldr	r3, [r3, #16]
1a000df2:	1e5a      	subs	r2, r3, #1
1a000df4:	683b      	ldr	r3, [r7, #0]
1a000df6:	611a      	str	r2, [r3, #16]

   return 0;
1a000df8:	2300      	movs	r3, #0
}
1a000dfa:	4618      	mov	r0, r3
1a000dfc:	3708      	adds	r7, #8
1a000dfe:	46bd      	mov	sp, r7
1a000e00:	bd80      	pop	{r7, pc}
1a000e02:	bf00      	nop
1a000e04:	0c28cb00 	.word	0x0c28cb00
1a000e08:	0094c5ef 	.word	0x0094c5ef
1a000e0c:	094c5eff 	.word	0x094c5eff

1a000e10 <Chip_Clock_GetMainPLLHz>:
   return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a000e10:	b580      	push	{r7, lr}
1a000e12:	b08c      	sub	sp, #48	; 0x30
1a000e14:	af00      	add	r7, sp, #0
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000e16:	4b2c      	ldr	r3, [pc, #176]	; (1a000ec8 <Chip_Clock_GetMainPLLHz+0xb8>)
1a000e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a000e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000e1e:	0e1b      	lsrs	r3, r3, #24
1a000e20:	b2db      	uxtb	r3, r3
1a000e22:	f003 030f 	and.w	r3, r3, #15
1a000e26:	b2db      	uxtb	r3, r3
1a000e28:	4618      	mov	r0, r3
1a000e2a:	f000 f88d 	bl	1a000f48 <Chip_Clock_GetClockInputHz>
1a000e2e:	62b8      	str	r0, [r7, #40]	; 0x28
   uint32_t msel, nsel, psel, direct, fbsel;
   uint32_t m, n, p;
   const uint8_t ptab[] = {1, 2, 4, 8};
1a000e30:	4a26      	ldr	r2, [pc, #152]	; (1a000ecc <Chip_Clock_GetMainPLLHz+0xbc>)
1a000e32:	1d3b      	adds	r3, r7, #4
1a000e34:	6810      	ldr	r0, [r2, #0]
1a000e36:	6018      	str	r0, [r3, #0]

   /* No lock? */
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000e38:	4b23      	ldr	r3, [pc, #140]	; (1a000ec8 <Chip_Clock_GetMainPLLHz+0xb8>)
1a000e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a000e3c:	f003 0301 	and.w	r3, r3, #1
1a000e40:	2b00      	cmp	r3, #0
1a000e42:	d101      	bne.n	1a000e48 <Chip_Clock_GetMainPLLHz+0x38>
       return 0;
1a000e44:	2300      	movs	r3, #0
1a000e46:	e03b      	b.n	1a000ec0 <Chip_Clock_GetMainPLLHz+0xb0>
   }

   msel = (PLLReg >> 16) & 0xFF;
1a000e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000e4a:	0c1b      	lsrs	r3, r3, #16
1a000e4c:	b2db      	uxtb	r3, r3
1a000e4e:	627b      	str	r3, [r7, #36]	; 0x24
   nsel = (PLLReg >> 12) & 0x3;
1a000e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000e52:	0b1b      	lsrs	r3, r3, #12
1a000e54:	f003 0303 	and.w	r3, r3, #3
1a000e58:	623b      	str	r3, [r7, #32]
   psel = (PLLReg >> 8) & 0x3;
1a000e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000e5c:	0a1b      	lsrs	r3, r3, #8
1a000e5e:	f003 0303 	and.w	r3, r3, #3
1a000e62:	61fb      	str	r3, [r7, #28]
   direct = (PLLReg >> 7) & 0x1;
1a000e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000e66:	09db      	lsrs	r3, r3, #7
1a000e68:	f003 0301 	and.w	r3, r3, #1
1a000e6c:	61bb      	str	r3, [r7, #24]
   fbsel = (PLLReg >> 6) & 0x1;
1a000e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a000e70:	099b      	lsrs	r3, r3, #6
1a000e72:	f003 0301 	and.w	r3, r3, #1
1a000e76:	617b      	str	r3, [r7, #20]

   m = msel + 1;
1a000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a000e7a:	3301      	adds	r3, #1
1a000e7c:	613b      	str	r3, [r7, #16]
   n = nsel + 1;
1a000e7e:	6a3b      	ldr	r3, [r7, #32]
1a000e80:	3301      	adds	r3, #1
1a000e82:	60fb      	str	r3, [r7, #12]
   p = ptab[psel];
1a000e84:	1d3a      	adds	r2, r7, #4
1a000e86:	69fb      	ldr	r3, [r7, #28]
1a000e88:	4413      	add	r3, r2
1a000e8a:	781b      	ldrb	r3, [r3, #0]
1a000e8c:	60bb      	str	r3, [r7, #8]

   if (direct || fbsel) {
1a000e8e:	69bb      	ldr	r3, [r7, #24]
1a000e90:	2b00      	cmp	r3, #0
1a000e92:	d102      	bne.n	1a000e9a <Chip_Clock_GetMainPLLHz+0x8a>
1a000e94:	697b      	ldr	r3, [r7, #20]
1a000e96:	2b00      	cmp	r3, #0
1a000e98:	d007      	beq.n	1a000eaa <Chip_Clock_GetMainPLLHz+0x9a>
       return m * (freq / n);
1a000e9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a000e9c:	68fb      	ldr	r3, [r7, #12]
1a000e9e:	fbb2 f3f3 	udiv	r3, r2, r3
1a000ea2:	693a      	ldr	r2, [r7, #16]
1a000ea4:	fb02 f303 	mul.w	r3, r2, r3
1a000ea8:	e00a      	b.n	1a000ec0 <Chip_Clock_GetMainPLLHz+0xb0>
   }

   return (m / (2 * p)) * (freq / n);
1a000eaa:	68bb      	ldr	r3, [r7, #8]
1a000eac:	005b      	lsls	r3, r3, #1
1a000eae:	693a      	ldr	r2, [r7, #16]
1a000eb0:	fbb2 f3f3 	udiv	r3, r2, r3
1a000eb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
1a000eb6:	68fa      	ldr	r2, [r7, #12]
1a000eb8:	fbb1 f2f2 	udiv	r2, r1, r2
1a000ebc:	fb02 f303 	mul.w	r3, r2, r3
}
1a000ec0:	4618      	mov	r0, r3
1a000ec2:	3730      	adds	r7, #48	; 0x30
1a000ec4:	46bd      	mov	sp, r7
1a000ec6:	bd80      	pop	{r7, pc}
1a000ec8:	40050000 	.word	0x40050000
1a000ecc:	1a001dd4 	.word	0x1a001dd4

1a000ed0 <Chip_Clock_GetDividerSource>:
   }
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
1a000ed0:	b480      	push	{r7}
1a000ed2:	b085      	sub	sp, #20
1a000ed4:	af00      	add	r7, sp, #0
1a000ed6:	4603      	mov	r3, r0
1a000ed8:	71fb      	strb	r3, [r7, #7]
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000eda:	4a0c      	ldr	r2, [pc, #48]	; (1a000f0c <Chip_Clock_GetDividerSource+0x3c>)
1a000edc:	79fb      	ldrb	r3, [r7, #7]
1a000ede:	3312      	adds	r3, #18
1a000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000ee4:	60fb      	str	r3, [r7, #12]

   if (reg & 1) {  /* divider is powered down */
1a000ee6:	68fb      	ldr	r3, [r7, #12]
1a000ee8:	f003 0301 	and.w	r3, r3, #1
1a000eec:	2b00      	cmp	r3, #0
1a000eee:	d001      	beq.n	1a000ef4 <Chip_Clock_GetDividerSource+0x24>
       return CLKINPUT_PD;
1a000ef0:	2311      	movs	r3, #17
1a000ef2:	e005      	b.n	1a000f00 <Chip_Clock_GetDividerSource+0x30>
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000ef4:	68fb      	ldr	r3, [r7, #12]
1a000ef6:	0e1b      	lsrs	r3, r3, #24
1a000ef8:	b2db      	uxtb	r3, r3
1a000efa:	f003 031f 	and.w	r3, r3, #31
1a000efe:	b2db      	uxtb	r3, r3
}
1a000f00:	4618      	mov	r0, r3
1a000f02:	3714      	adds	r7, #20
1a000f04:	46bd      	mov	sp, r7
1a000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000f0a:	4770      	bx	lr
1a000f0c:	40050000 	.word	0x40050000

1a000f10 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
1a000f10:	b480      	push	{r7}
1a000f12:	b083      	sub	sp, #12
1a000f14:	af00      	add	r7, sp, #0
1a000f16:	4603      	mov	r3, r0
1a000f18:	71fb      	strb	r3, [r7, #7]
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000f1a:	4a09      	ldr	r2, [pc, #36]	; (1a000f40 <Chip_Clock_GetDividerDivisor+0x30>)
1a000f1c:	79fb      	ldrb	r3, [r7, #7]
1a000f1e:	3312      	adds	r3, #18
1a000f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000f24:	089b      	lsrs	r3, r3, #2
1a000f26:	b2da      	uxtb	r2, r3
1a000f28:	79fb      	ldrb	r3, [r7, #7]
1a000f2a:	4906      	ldr	r1, [pc, #24]	; (1a000f44 <Chip_Clock_GetDividerDivisor+0x34>)
1a000f2c:	5ccb      	ldrb	r3, [r1, r3]
1a000f2e:	4013      	ands	r3, r2
1a000f30:	b2db      	uxtb	r3, r3
}
1a000f32:	4618      	mov	r0, r3
1a000f34:	370c      	adds	r7, #12
1a000f36:	46bd      	mov	sp, r7
1a000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000f3c:	4770      	bx	lr
1a000f3e:	bf00      	nop
1a000f40:	40050000 	.word	0x40050000
1a000f44:	1a001dd8 	.word	0x1a001dd8

1a000f48 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000f48:	b580      	push	{r7, lr}
1a000f4a:	b084      	sub	sp, #16
1a000f4c:	af00      	add	r7, sp, #0
1a000f4e:	4603      	mov	r3, r0
1a000f50:	71fb      	strb	r3, [r7, #7]
   uint32_t rate = 0;
1a000f52:	2300      	movs	r3, #0
1a000f54:	60fb      	str	r3, [r7, #12]

   switch (input) {
1a000f56:	79fb      	ldrb	r3, [r7, #7]
1a000f58:	2b11      	cmp	r3, #17
1a000f5a:	f200 8080 	bhi.w	1a00105e <Chip_Clock_GetClockInputHz+0x116>
1a000f5e:	a201      	add	r2, pc, #4	; (adr r2, 1a000f64 <Chip_Clock_GetClockInputHz+0x1c>)
1a000f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000f64:	1a000fad 	.word	0x1a000fad
1a000f68:	1a000fb5 	.word	0x1a000fb5
1a000f6c:	1a000fbb 	.word	0x1a000fbb
1a000f70:	1a000fd1 	.word	0x1a000fd1
1a000f74:	1a000feb 	.word	0x1a000feb
1a000f78:	1a00105f 	.word	0x1a00105f
1a000f7c:	1a000ff3 	.word	0x1a000ff3
1a000f80:	1a000ffb 	.word	0x1a000ffb
1a000f84:	1a001003 	.word	0x1a001003
1a000f88:	1a00100b 	.word	0x1a00100b
1a000f8c:	1a00105f 	.word	0x1a00105f
1a000f90:	1a00105f 	.word	0x1a00105f
1a000f94:	1a001013 	.word	0x1a001013
1a000f98:	1a001021 	.word	0x1a001021
1a000f9c:	1a00102f 	.word	0x1a00102f
1a000fa0:	1a00103d 	.word	0x1a00103d
1a000fa4:	1a00104b 	.word	0x1a00104b
1a000fa8:	1a001059 	.word	0x1a001059
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
1a000fac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
1a000fb0:	60fb      	str	r3, [r7, #12]
       break;
1a000fb2:	e055      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a000fb4:	4b2d      	ldr	r3, [pc, #180]	; (1a00106c <Chip_Clock_GetClockInputHz+0x124>)
1a000fb6:	60fb      	str	r3, [r7, #12]
       break;
1a000fb8:	e052      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000fba:	4b2d      	ldr	r3, [pc, #180]	; (1a001070 <Chip_Clock_GetClockInputHz+0x128>)
1a000fbc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000fc0:	f003 0307 	and.w	r3, r3, #7
1a000fc4:	2b04      	cmp	r3, #4
1a000fc6:	d002      	beq.n	1a000fce <Chip_Clock_GetClockInputHz+0x86>
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a000fc8:	4b2a      	ldr	r3, [pc, #168]	; (1a001074 <Chip_Clock_GetClockInputHz+0x12c>)
1a000fca:	60fb      	str	r3, [r7, #12]
       }
       break;
1a000fcc:	e048      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>
1a000fce:	e047      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000fd0:	4b27      	ldr	r3, [pc, #156]	; (1a001070 <Chip_Clock_GetClockInputHz+0x128>)
1a000fd2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000fd6:	f003 0307 	and.w	r3, r3, #7
1a000fda:	2b04      	cmp	r3, #4
1a000fdc:	d002      	beq.n	1a000fe4 <Chip_Clock_GetClockInputHz+0x9c>
           rate = 25000000; /* MII uses 25 MHz */
1a000fde:	4b25      	ldr	r3, [pc, #148]	; (1a001074 <Chip_Clock_GetClockInputHz+0x12c>)
1a000fe0:	60fb      	str	r3, [r7, #12]
       } else {
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;
1a000fe2:	e03d      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
           rate = 25000000; /* MII uses 25 MHz */
       } else {
           rate = 50000000; /* RMII uses 50 MHz */
1a000fe4:	4b24      	ldr	r3, [pc, #144]	; (1a001078 <Chip_Clock_GetClockInputHz+0x130>)
1a000fe6:	60fb      	str	r3, [r7, #12]
       }
       break;
1a000fe8:	e03a      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a000fea:	4b24      	ldr	r3, [pc, #144]	; (1a00107c <Chip_Clock_GetClockInputHz+0x134>)
1a000fec:	681b      	ldr	r3, [r3, #0]
1a000fee:	60fb      	str	r3, [r7, #12]
       break;
1a000ff0:	e036      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a000ff2:	4b23      	ldr	r3, [pc, #140]	; (1a001080 <Chip_Clock_GetClockInputHz+0x138>)
1a000ff4:	681b      	ldr	r3, [r3, #0]
1a000ff6:	60fb      	str	r3, [r7, #12]
       break;
1a000ff8:	e032      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000ffa:	4b22      	ldr	r3, [pc, #136]	; (1a001084 <Chip_Clock_GetClockInputHz+0x13c>)
1a000ffc:	681b      	ldr	r3, [r3, #0]
1a000ffe:	60fb      	str	r3, [r7, #12]
       break;
1a001000:	e02e      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a001002:	4b20      	ldr	r3, [pc, #128]	; (1a001084 <Chip_Clock_GetClockInputHz+0x13c>)
1a001004:	685b      	ldr	r3, [r3, #4]
1a001006:	60fb      	str	r3, [r7, #12]
       break;
1a001008:	e02a      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a00100a:	f7ff ff01 	bl	1a000e10 <Chip_Clock_GetMainPLLHz>
1a00100e:	60f8      	str	r0, [r7, #12]
       break;
1a001010:	e026      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a001012:	79fb      	ldrb	r3, [r7, #7]
1a001014:	4618      	mov	r0, r3
1a001016:	2100      	movs	r1, #0
1a001018:	f7ff fdf4 	bl	1a000c04 <Chip_Clock_GetDivRate>
1a00101c:	60f8      	str	r0, [r7, #12]
       break;
1a00101e:	e01f      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001020:	79fb      	ldrb	r3, [r7, #7]
1a001022:	4618      	mov	r0, r3
1a001024:	2101      	movs	r1, #1
1a001026:	f7ff fded 	bl	1a000c04 <Chip_Clock_GetDivRate>
1a00102a:	60f8      	str	r0, [r7, #12]
       break;
1a00102c:	e018      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00102e:	79fb      	ldrb	r3, [r7, #7]
1a001030:	4618      	mov	r0, r3
1a001032:	2102      	movs	r1, #2
1a001034:	f7ff fde6 	bl	1a000c04 <Chip_Clock_GetDivRate>
1a001038:	60f8      	str	r0, [r7, #12]
       break;
1a00103a:	e011      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00103c:	79fb      	ldrb	r3, [r7, #7]
1a00103e:	4618      	mov	r0, r3
1a001040:	2103      	movs	r1, #3
1a001042:	f7ff fddf 	bl	1a000c04 <Chip_Clock_GetDivRate>
1a001046:	60f8      	str	r0, [r7, #12]
       break;
1a001048:	e00a      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00104a:	79fb      	ldrb	r3, [r7, #7]
1a00104c:	4618      	mov	r0, r3
1a00104e:	2104      	movs	r1, #4
1a001050:	f7ff fdd8 	bl	1a000c04 <Chip_Clock_GetDivRate>
1a001054:	60f8      	str	r0, [r7, #12]
       break;
1a001056:	e003      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   case CLKINPUT_PD:
       rate = 0;
1a001058:	2300      	movs	r3, #0
1a00105a:	60fb      	str	r3, [r7, #12]
       break;
1a00105c:	e000      	b.n	1a001060 <Chip_Clock_GetClockInputHz+0x118>

   default:
       break;
1a00105e:	bf00      	nop
   }

   return rate;
1a001060:	68fb      	ldr	r3, [r7, #12]
}
1a001062:	4618      	mov	r0, r3
1a001064:	3710      	adds	r7, #16
1a001066:	46bd      	mov	sp, r7
1a001068:	bd80      	pop	{r7, pc}
1a00106a:	bf00      	nop
1a00106c:	00b71b00 	.word	0x00b71b00
1a001070:	40043000 	.word	0x40043000
1a001074:	017d7840 	.word	0x017d7840
1a001078:	02faf080 	.word	0x02faf080
1a00107c:	1a001e4c 	.word	0x1a001e4c
1a001080:	1a001e50 	.word	0x1a001e50
1a001084:	10000000 	.word	0x10000000

1a001088 <Chip_Clock_GetBaseClocktHz>:

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a001088:	b580      	push	{r7, lr}
1a00108a:	b082      	sub	sp, #8
1a00108c:	af00      	add	r7, sp, #0
1a00108e:	4603      	mov	r3, r0
1a001090:	71fb      	strb	r3, [r7, #7]
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001092:	79fb      	ldrb	r3, [r7, #7]
1a001094:	4618      	mov	r0, r3
1a001096:	f000 f857 	bl	1a001148 <Chip_Clock_GetBaseClock>
1a00109a:	4603      	mov	r3, r0
1a00109c:	4618      	mov	r0, r3
1a00109e:	f7ff ff53 	bl	1a000f48 <Chip_Clock_GetClockInputHz>
1a0010a2:	4603      	mov	r3, r0
}
1a0010a4:	4618      	mov	r0, r3
1a0010a6:	3708      	adds	r7, #8
1a0010a8:	46bd      	mov	sp, r7
1a0010aa:	bd80      	pop	{r7, pc}

1a0010ac <Chip_Clock_SetBaseClock>:

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0010ac:	b490      	push	{r4, r7}
1a0010ae:	b084      	sub	sp, #16
1a0010b0:	af00      	add	r7, sp, #0
1a0010b2:	4604      	mov	r4, r0
1a0010b4:	4608      	mov	r0, r1
1a0010b6:	4611      	mov	r1, r2
1a0010b8:	461a      	mov	r2, r3
1a0010ba:	4623      	mov	r3, r4
1a0010bc:	71fb      	strb	r3, [r7, #7]
1a0010be:	4603      	mov	r3, r0
1a0010c0:	71bb      	strb	r3, [r7, #6]
1a0010c2:	460b      	mov	r3, r1
1a0010c4:	717b      	strb	r3, [r7, #5]
1a0010c6:	4613      	mov	r3, r2
1a0010c8:	713b      	strb	r3, [r7, #4]
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0010ca:	4a1d      	ldr	r2, [pc, #116]	; (1a001140 <Chip_Clock_SetBaseClock+0x94>)
1a0010cc:	79fb      	ldrb	r3, [r7, #7]
1a0010ce:	3316      	adds	r3, #22
1a0010d0:	009b      	lsls	r3, r3, #2
1a0010d2:	4413      	add	r3, r2
1a0010d4:	685b      	ldr	r3, [r3, #4]
1a0010d6:	60fb      	str	r3, [r7, #12]

   if (BaseClock < CLK_BASE_NONE) {
1a0010d8:	79fb      	ldrb	r3, [r7, #7]
1a0010da:	2b1b      	cmp	r3, #27
1a0010dc:	d822      	bhi.n	1a001124 <Chip_Clock_SetBaseClock+0x78>
       if (Input != CLKINPUT_PD) {
1a0010de:	79bb      	ldrb	r3, [r7, #6]
1a0010e0:	2b11      	cmp	r3, #17
1a0010e2:	d028      	beq.n	1a001136 <Chip_Clock_SetBaseClock+0x8a>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0010e4:	68fa      	ldr	r2, [r7, #12]
1a0010e6:	4b17      	ldr	r3, [pc, #92]	; (1a001144 <Chip_Clock_SetBaseClock+0x98>)
1a0010e8:	4013      	ands	r3, r2
1a0010ea:	60fb      	str	r3, [r7, #12]

           if (autoblocken) {
1a0010ec:	797b      	ldrb	r3, [r7, #5]
1a0010ee:	2b00      	cmp	r3, #0
1a0010f0:	d003      	beq.n	1a0010fa <Chip_Clock_SetBaseClock+0x4e>
               reg |= (1 << 11);
1a0010f2:	68fb      	ldr	r3, [r7, #12]
1a0010f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0010f8:	60fb      	str	r3, [r7, #12]
           }
           if (powerdn) {
1a0010fa:	793b      	ldrb	r3, [r7, #4]
1a0010fc:	2b00      	cmp	r3, #0
1a0010fe:	d003      	beq.n	1a001108 <Chip_Clock_SetBaseClock+0x5c>
               reg |= (1 << 0);
1a001100:	68fb      	ldr	r3, [r7, #12]
1a001102:	f043 0301 	orr.w	r3, r3, #1
1a001106:	60fb      	str	r3, [r7, #12]
           }

           /* Set clock source */
           reg |= (Input << 24);
1a001108:	79bb      	ldrb	r3, [r7, #6]
1a00110a:	061b      	lsls	r3, r3, #24
1a00110c:	461a      	mov	r2, r3
1a00110e:	68fb      	ldr	r3, [r7, #12]
1a001110:	4313      	orrs	r3, r2
1a001112:	60fb      	str	r3, [r7, #12]

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001114:	4a0a      	ldr	r2, [pc, #40]	; (1a001140 <Chip_Clock_SetBaseClock+0x94>)
1a001116:	79fb      	ldrb	r3, [r7, #7]
1a001118:	3316      	adds	r3, #22
1a00111a:	009b      	lsls	r3, r3, #2
1a00111c:	4413      	add	r3, r2
1a00111e:	68fa      	ldr	r2, [r7, #12]
1a001120:	605a      	str	r2, [r3, #4]
1a001122:	e008      	b.n	1a001136 <Chip_Clock_SetBaseClock+0x8a>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a001124:	4906      	ldr	r1, [pc, #24]	; (1a001140 <Chip_Clock_SetBaseClock+0x94>)
1a001126:	79fb      	ldrb	r3, [r7, #7]
1a001128:	68fa      	ldr	r2, [r7, #12]
1a00112a:	f042 0201 	orr.w	r2, r2, #1
1a00112e:	3316      	adds	r3, #22
1a001130:	009b      	lsls	r3, r3, #2
1a001132:	440b      	add	r3, r1
1a001134:	605a      	str	r2, [r3, #4]
   }
}
1a001136:	3710      	adds	r7, #16
1a001138:	46bd      	mov	sp, r7
1a00113a:	bc90      	pop	{r4, r7}
1a00113c:	4770      	bx	lr
1a00113e:	bf00      	nop
1a001140:	40050000 	.word	0x40050000
1a001144:	e0fff7fe 	.word	0xe0fff7fe

1a001148 <Chip_Clock_GetBaseClock>:
   return enabled;
}

/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
1a001148:	b480      	push	{r7}
1a00114a:	b085      	sub	sp, #20
1a00114c:	af00      	add	r7, sp, #0
1a00114e:	4603      	mov	r3, r0
1a001150:	71fb      	strb	r3, [r7, #7]
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a001152:	79fb      	ldrb	r3, [r7, #7]
1a001154:	2b1b      	cmp	r3, #27
1a001156:	d901      	bls.n	1a00115c <Chip_Clock_GetBaseClock+0x14>
       return CLKINPUT_PD;
1a001158:	2311      	movs	r3, #17
1a00115a:	e013      	b.n	1a001184 <Chip_Clock_GetBaseClock+0x3c>
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a00115c:	4a0c      	ldr	r2, [pc, #48]	; (1a001190 <Chip_Clock_GetBaseClock+0x48>)
1a00115e:	79fb      	ldrb	r3, [r7, #7]
1a001160:	3316      	adds	r3, #22
1a001162:	009b      	lsls	r3, r3, #2
1a001164:	4413      	add	r3, r2
1a001166:	685b      	ldr	r3, [r3, #4]
1a001168:	60fb      	str	r3, [r7, #12]

   /* base clock is powered down? */
   if (reg & 1) {
1a00116a:	68fb      	ldr	r3, [r7, #12]
1a00116c:	f003 0301 	and.w	r3, r3, #1
1a001170:	2b00      	cmp	r3, #0
1a001172:	d001      	beq.n	1a001178 <Chip_Clock_GetBaseClock+0x30>
       return CLKINPUT_PD;
1a001174:	2311      	movs	r3, #17
1a001176:	e005      	b.n	1a001184 <Chip_Clock_GetBaseClock+0x3c>
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001178:	68fb      	ldr	r3, [r7, #12]
1a00117a:	0e1b      	lsrs	r3, r3, #24
1a00117c:	b2db      	uxtb	r3, r3
1a00117e:	f003 031f 	and.w	r3, r3, #31
1a001182:	b2db      	uxtb	r3, r3
}
1a001184:	4618      	mov	r0, r3
1a001186:	3714      	adds	r7, #20
1a001188:	46bd      	mov	sp, r7
1a00118a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00118e:	4770      	bx	lr
1a001190:	40050000 	.word	0x40050000

1a001194 <Chip_Clock_EnableOpts>:

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
1a001194:	b480      	push	{r7}
1a001196:	b085      	sub	sp, #20
1a001198:	af00      	add	r7, sp, #0
1a00119a:	603b      	str	r3, [r7, #0]
1a00119c:	4603      	mov	r3, r0
1a00119e:	80fb      	strh	r3, [r7, #6]
1a0011a0:	460b      	mov	r3, r1
1a0011a2:	717b      	strb	r3, [r7, #5]
1a0011a4:	4613      	mov	r3, r2
1a0011a6:	713b      	strb	r3, [r7, #4]
   uint32_t reg = 1;
1a0011a8:	2301      	movs	r3, #1
1a0011aa:	60fb      	str	r3, [r7, #12]

   if (autoen) {
1a0011ac:	797b      	ldrb	r3, [r7, #5]
1a0011ae:	2b00      	cmp	r3, #0
1a0011b0:	d003      	beq.n	1a0011ba <Chip_Clock_EnableOpts+0x26>
       reg |= (1 << 1);
1a0011b2:	68fb      	ldr	r3, [r7, #12]
1a0011b4:	f043 0302 	orr.w	r3, r3, #2
1a0011b8:	60fb      	str	r3, [r7, #12]
   }
   if (wakeupen) {
1a0011ba:	793b      	ldrb	r3, [r7, #4]
1a0011bc:	2b00      	cmp	r3, #0
1a0011be:	d003      	beq.n	1a0011c8 <Chip_Clock_EnableOpts+0x34>
       reg |= (1 << 2);
1a0011c0:	68fb      	ldr	r3, [r7, #12]
1a0011c2:	f043 0304 	orr.w	r3, r3, #4
1a0011c6:	60fb      	str	r3, [r7, #12]
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a0011c8:	683b      	ldr	r3, [r7, #0]
1a0011ca:	2b02      	cmp	r3, #2
1a0011cc:	d103      	bne.n	1a0011d6 <Chip_Clock_EnableOpts+0x42>
       reg |= (1 << 5);
1a0011ce:	68fb      	ldr	r3, [r7, #12]
1a0011d0:	f043 0320 	orr.w	r3, r3, #32
1a0011d4:	60fb      	str	r3, [r7, #12]
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a0011d6:	88fb      	ldrh	r3, [r7, #6]
1a0011d8:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
1a0011dc:	d308      	bcc.n	1a0011f0 <Chip_Clock_EnableOpts+0x5c>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0011de:	490a      	ldr	r1, [pc, #40]	; (1a001208 <Chip_Clock_EnableOpts+0x74>)
1a0011e0:	88fb      	ldrh	r3, [r7, #6]
1a0011e2:	f5a3 73a1 	sub.w	r3, r3, #322	; 0x142
1a0011e6:	3320      	adds	r3, #32
1a0011e8:	68fa      	ldr	r2, [r7, #12]
1a0011ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
1a0011ee:	e005      	b.n	1a0011fc <Chip_Clock_EnableOpts+0x68>
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0011f0:	4906      	ldr	r1, [pc, #24]	; (1a00120c <Chip_Clock_EnableOpts+0x78>)
1a0011f2:	88fb      	ldrh	r3, [r7, #6]
1a0011f4:	3320      	adds	r3, #32
1a0011f6:	68fa      	ldr	r2, [r7, #12]
1a0011f8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
   }
}
1a0011fc:	3714      	adds	r7, #20
1a0011fe:	46bd      	mov	sp, r7
1a001200:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001204:	4770      	bx	lr
1a001206:	bf00      	nop
1a001208:	40052000 	.word	0x40052000
1a00120c:	40051000 	.word	0x40051000

1a001210 <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001210:	b580      	push	{r7, lr}
1a001212:	b086      	sub	sp, #24
1a001214:	af00      	add	r7, sp, #0
1a001216:	4603      	mov	r3, r0
1a001218:	80fb      	strh	r3, [r7, #6]
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a00121a:	88fb      	ldrh	r3, [r7, #6]
1a00121c:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
1a001220:	d308      	bcc.n	1a001234 <Chip_Clock_GetRate+0x24>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001222:	4a1b      	ldr	r2, [pc, #108]	; (1a001290 <Chip_Clock_GetRate+0x80>)
1a001224:	88fb      	ldrh	r3, [r7, #6]
1a001226:	f5a3 73a1 	sub.w	r3, r3, #322	; 0x142
1a00122a:	3320      	adds	r3, #32
1a00122c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
1a001230:	617b      	str	r3, [r7, #20]
1a001232:	e005      	b.n	1a001240 <Chip_Clock_GetRate+0x30>
   }
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001234:	4a17      	ldr	r2, [pc, #92]	; (1a001294 <Chip_Clock_GetRate+0x84>)
1a001236:	88fb      	ldrh	r3, [r7, #6]
1a001238:	3320      	adds	r3, #32
1a00123a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
1a00123e:	617b      	str	r3, [r7, #20]
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a001240:	697b      	ldr	r3, [r7, #20]
1a001242:	f003 0301 	and.w	r3, r3, #1
1a001246:	2b00      	cmp	r3, #0
1a001248:	d01b      	beq.n	1a001282 <Chip_Clock_GetRate+0x72>
       /* Get base clock for this peripheral clock */
       baseclk = Chip_Clock_FindBaseClock(clk);
1a00124a:	88fb      	ldrh	r3, [r7, #6]
1a00124c:	4618      	mov	r0, r3
1a00124e:	f7ff fcf9 	bl	1a000c44 <Chip_Clock_FindBaseClock>
1a001252:	4603      	mov	r3, r0
1a001254:	72fb      	strb	r3, [r7, #11]

       /* Get base clock rate */
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001256:	7afb      	ldrb	r3, [r7, #11]
1a001258:	4618      	mov	r0, r3
1a00125a:	f7ff ff15 	bl	1a001088 <Chip_Clock_GetBaseClocktHz>
1a00125e:	60f8      	str	r0, [r7, #12]

       /* Get divider for this clock */
       if (((reg >> 5) & 0x7) == 0) {
1a001260:	697b      	ldr	r3, [r7, #20]
1a001262:	095b      	lsrs	r3, r3, #5
1a001264:	f003 0307 	and.w	r3, r3, #7
1a001268:	2b00      	cmp	r3, #0
1a00126a:	d102      	bne.n	1a001272 <Chip_Clock_GetRate+0x62>
           div = 1;
1a00126c:	2301      	movs	r3, #1
1a00126e:	613b      	str	r3, [r7, #16]
1a001270:	e001      	b.n	1a001276 <Chip_Clock_GetRate+0x66>
       }
       else {
           div = 2;/* No other dividers supported */
1a001272:	2302      	movs	r3, #2
1a001274:	613b      	str	r3, [r7, #16]

       }
       rate = rate / div;
1a001276:	68fa      	ldr	r2, [r7, #12]
1a001278:	693b      	ldr	r3, [r7, #16]
1a00127a:	fbb2 f3f3 	udiv	r3, r2, r3
1a00127e:	60fb      	str	r3, [r7, #12]
1a001280:	e001      	b.n	1a001286 <Chip_Clock_GetRate+0x76>
   }
   else {
       rate = 0;
1a001282:	2300      	movs	r3, #0
1a001284:	60fb      	str	r3, [r7, #12]
   }

   return rate;
1a001286:	68fb      	ldr	r3, [r7, #12]
}
1a001288:	4618      	mov	r0, r3
1a00128a:	3718      	adds	r7, #24
1a00128c:	46bd      	mov	sp, r7
1a00128e:	bd80      	pop	{r7, pc}
1a001290:	40052000 	.word	0x40052000
1a001294:	40051000 	.word	0x40051000

1a001298 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a001298:	b480      	push	{r7}
1a00129a:	b089      	sub	sp, #36	; 0x24
1a00129c:	af00      	add	r7, sp, #0
   //                ; Set bits 20-23 to enable CP10 and CP11 coprocessors
   //                ORR R1, R1, #(0xF << 20)
   //                ; Write back the modified value to the CPACR
   //                STR R1, [R0]

   volatile uint32_t *regCpacr = (uint32_t *) LPC_CPACR;
1a00129e:	4b16      	ldr	r3, [pc, #88]	; (1a0012f8 <fpuInit+0x60>)
1a0012a0:	61fb      	str	r3, [r7, #28]
   volatile uint32_t *regMvfr0 = (uint32_t *) SCB_MVFR0;
1a0012a2:	4b16      	ldr	r3, [pc, #88]	; (1a0012fc <fpuInit+0x64>)
1a0012a4:	61bb      	str	r3, [r7, #24]
   volatile uint32_t *regMvfr1 = (uint32_t *) SCB_MVFR1;
1a0012a6:	4b16      	ldr	r3, [pc, #88]	; (1a001300 <fpuInit+0x68>)
1a0012a8:	617b      	str	r3, [r7, #20]
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;
1a0012aa:	2300      	movs	r3, #0
1a0012ac:	74fb      	strb	r3, [r7, #19]

   Mvfr0 = *regMvfr0;
1a0012ae:	69bb      	ldr	r3, [r7, #24]
1a0012b0:	681b      	ldr	r3, [r3, #0]
1a0012b2:	60bb      	str	r3, [r7, #8]
   Mvfr1 = *regMvfr1;
1a0012b4:	697b      	ldr	r3, [r7, #20]
1a0012b6:	681b      	ldr	r3, [r3, #0]
1a0012b8:	607b      	str	r3, [r7, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0012ba:	68bb      	ldr	r3, [r7, #8]
1a0012bc:	4a11      	ldr	r2, [pc, #68]	; (1a001304 <fpuInit+0x6c>)
1a0012be:	4293      	cmp	r3, r2
1a0012c0:	d105      	bne.n	1a0012ce <fpuInit+0x36>
1a0012c2:	687b      	ldr	r3, [r7, #4]
1a0012c4:	4a10      	ldr	r2, [pc, #64]	; (1a001308 <fpuInit+0x70>)
1a0012c6:	4293      	cmp	r3, r2
1a0012c8:	d101      	bne.n	1a0012ce <fpuInit+0x36>
1a0012ca:	2301      	movs	r3, #1
1a0012cc:	e000      	b.n	1a0012d0 <fpuInit+0x38>
1a0012ce:	2300      	movs	r3, #0
1a0012d0:	74fb      	strb	r3, [r7, #19]

   if (vfpPresent) {
1a0012d2:	7cfb      	ldrb	r3, [r7, #19]
1a0012d4:	2b00      	cmp	r3, #0
1a0012d6:	d009      	beq.n	1a0012ec <fpuInit+0x54>
       Cpacr = *regCpacr;
1a0012d8:	69fb      	ldr	r3, [r7, #28]
1a0012da:	681b      	ldr	r3, [r3, #0]
1a0012dc:	60fb      	str	r3, [r7, #12]
       Cpacr |= (0xF << 20);
1a0012de:	68fb      	ldr	r3, [r7, #12]
1a0012e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0012e4:	60fb      	str	r3, [r7, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a0012e6:	68fa      	ldr	r2, [r7, #12]
1a0012e8:	69fb      	ldr	r3, [r7, #28]
1a0012ea:	601a      	str	r2, [r3, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a0012ec:	3724      	adds	r7, #36	; 0x24
1a0012ee:	46bd      	mov	sp, r7
1a0012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0012f4:	4770      	bx	lr
1a0012f6:	bf00      	nop
1a0012f8:	e000ed88 	.word	0xe000ed88
1a0012fc:	e000ef40 	.word	0xe000ef40
1a001300:	e000ef44 	.word	0xe000ef44
1a001304:	10110021 	.word	0x10110021
1a001308:	11000011 	.word	0x11000011

1a00130c <ResetISR>:
// Reset entry point for your code.
// Sets up a simple runtime environment and initializes the C/C++
// library.
//
//*****************************************************************************
void ResetISR(void) {
1a00130c:	b580      	push	{r7, lr}
1a00130e:	b088      	sub	sp, #32
1a001310:	af00      	add	r7, sp, #0
// not debug) by setting the define 'DONT_RESET_ON_RESTART'.
//
#ifndef DONT_RESET_ON_RESTART

    // Disable interrupts
    __asm volatile ("cpsid i");
1a001312:	b672      	cpsid	i
    // equivalent to CMSIS '__disable_irq()' function

    unsigned int *RESET_CONTROL = (unsigned int *) 0x40053100;
1a001314:	4b27      	ldr	r3, [pc, #156]	; (1a0013b4 <ResetISR+0xa8>)
1a001316:	617b      	str	r3, [r7, #20]
    // Note that we do not use the CMSIS register access mechanism,
    // as there is no guarantee that the project has been configured
    // to use CMSIS.

    // Write to LPC_RGU->RESET_CTRL0
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001318:	697b      	ldr	r3, [r7, #20]
1a00131a:	4a27      	ldr	r2, [pc, #156]	; (1a0013b8 <ResetISR+0xac>)
1a00131c:	601a      	str	r2, [r3, #0]
    // GPIO_RST|AES_RST|ETHERNET_RST|SDIO_RST|DMA_RST|
    // USB1_RST|USB0_RST|LCD_RST|M0_SUB_RST

    // Write to LPC_RGU->RESET_CTRL1
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00131e:	697b      	ldr	r3, [r7, #20]
1a001320:	3304      	adds	r3, #4
1a001322:	4a26      	ldr	r2, [pc, #152]	; (1a0013bc <ResetISR+0xb0>)
1a001324:	601a      	str	r2, [r3, #0]
    // I2C1_RST|I2C0_RST|UART3_RST|UART1_RST|UART1_RST|UART0_RST|
    // DAC_RST|ADC1_RST|ADC0_RST|QEI_RST|MOTOCONPWM_RST|SCT_RST|
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
1a001326:	4b26      	ldr	r3, [pc, #152]	; (1a0013c0 <ResetISR+0xb4>)
1a001328:	613b      	str	r3, [r7, #16]
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00132a:	2300      	movs	r3, #0
1a00132c:	61fb      	str	r3, [r7, #28]
1a00132e:	e009      	b.n	1a001344 <ResetISR+0x38>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001330:	69fb      	ldr	r3, [r7, #28]
1a001332:	009b      	lsls	r3, r3, #2
1a001334:	693a      	ldr	r2, [r7, #16]
1a001336:	4413      	add	r3, r2
1a001338:	f04f 32ff 	mov.w	r2, #4294967295
1a00133c:	601a      	str	r2, [r3, #0]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00133e:	69fb      	ldr	r3, [r7, #28]
1a001340:	3301      	adds	r3, #1
1a001342:	61fb      	str	r3, [r7, #28]
1a001344:	69fb      	ldr	r3, [r7, #28]
1a001346:	2b07      	cmp	r3, #7
1a001348:	d9f2      	bls.n	1a001330 <ResetISR+0x24>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }

    // Reenable interrupts
    __asm volatile ("cpsie i");
1a00134a:	b662      	cpsie	i

#endif  // ifndef DONT_RESET_ON_RESTART
// *************************************************************

#if defined (__USE_LPCOPEN)
    SystemInit();
1a00134c:	f000 f9e2 	bl	1a001714 <SystemInit>
    //
    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;
1a001350:	4b1c      	ldr	r3, [pc, #112]	; (1a0013c4 <ResetISR+0xb8>)
1a001352:	61bb      	str	r3, [r7, #24]

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a001354:	e013      	b.n	1a00137e <ResetISR+0x72>
        LoadAddr = *SectionTableAddr++;
1a001356:	69bb      	ldr	r3, [r7, #24]
1a001358:	1d1a      	adds	r2, r3, #4
1a00135a:	61ba      	str	r2, [r7, #24]
1a00135c:	681b      	ldr	r3, [r3, #0]
1a00135e:	60fb      	str	r3, [r7, #12]
        ExeAddr = *SectionTableAddr++;
1a001360:	69bb      	ldr	r3, [r7, #24]
1a001362:	1d1a      	adds	r2, r3, #4
1a001364:	61ba      	str	r2, [r7, #24]
1a001366:	681b      	ldr	r3, [r3, #0]
1a001368:	60bb      	str	r3, [r7, #8]
        SectionLen = *SectionTableAddr++;
1a00136a:	69bb      	ldr	r3, [r7, #24]
1a00136c:	1d1a      	adds	r2, r3, #4
1a00136e:	61ba      	str	r2, [r7, #24]
1a001370:	681b      	ldr	r3, [r3, #0]
1a001372:	607b      	str	r3, [r7, #4]
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001374:	68f8      	ldr	r0, [r7, #12]
1a001376:	68b9      	ldr	r1, [r7, #8]
1a001378:	687a      	ldr	r2, [r7, #4]
1a00137a:	f7fe fefd 	bl	1a000178 <data_init>

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a00137e:	69bb      	ldr	r3, [r7, #24]
1a001380:	4a11      	ldr	r2, [pc, #68]	; (1a0013c8 <ResetISR+0xbc>)
1a001382:	4293      	cmp	r3, r2
1a001384:	d3e7      	bcc.n	1a001356 <ResetISR+0x4a>
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a001386:	e00d      	b.n	1a0013a4 <ResetISR+0x98>
        ExeAddr = *SectionTableAddr++;
1a001388:	69bb      	ldr	r3, [r7, #24]
1a00138a:	1d1a      	adds	r2, r3, #4
1a00138c:	61ba      	str	r2, [r7, #24]
1a00138e:	681b      	ldr	r3, [r3, #0]
1a001390:	60bb      	str	r3, [r7, #8]
        SectionLen = *SectionTableAddr++;
1a001392:	69bb      	ldr	r3, [r7, #24]
1a001394:	1d1a      	adds	r2, r3, #4
1a001396:	61ba      	str	r2, [r7, #24]
1a001398:	681b      	ldr	r3, [r3, #0]
1a00139a:	607b      	str	r3, [r7, #4]
        bss_init(ExeAddr, SectionLen);
1a00139c:	68b8      	ldr	r0, [r7, #8]
1a00139e:	6879      	ldr	r1, [r7, #4]
1a0013a0:	f7fe ff0c 	bl	1a0001bc <bss_init>
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a0013a4:	69bb      	ldr	r3, [r7, #24]
1a0013a6:	4a09      	ldr	r2, [pc, #36]	; (1a0013cc <ResetISR+0xc0>)
1a0013a8:	4293      	cmp	r3, r2
1a0013aa:	d3ed      	bcc.n	1a001388 <ResetISR+0x7c>

#if defined (__REDLIB__)
    // Call the Redlib library, which in turn calls main()
    __main();
#else
    main();
1a0013ac:	f7fe ffb0 	bl	1a000310 <main>
    //
    // main() shouldn't return, but if it does, we'll just enter an infinite loop
    //
    while (1) {
        ;
    }
1a0013b0:	e7fe      	b.n	1a0013b0 <ResetISR+0xa4>
1a0013b2:	bf00      	nop
1a0013b4:	40053100 	.word	0x40053100
1a0013b8:	10df1000 	.word	0x10df1000
1a0013bc:	01dff7ff 	.word	0x01dff7ff
1a0013c0:	e000e280 	.word	0xe000e280
1a0013c4:	1a000114 	.word	0x1a000114
1a0013c8:	1a000150 	.word	0x1a000150
1a0013cc:	1a000178 	.word	0x1a000178

1a0013d0 <Chip_SCU_PinMuxSet>:
 * @return Nothing
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
1a0013d0:	b480      	push	{r7}
1a0013d2:	b083      	sub	sp, #12
1a0013d4:	af00      	add	r7, sp, #0
1a0013d6:	4603      	mov	r3, r0
1a0013d8:	71fb      	strb	r3, [r7, #7]
1a0013da:	460b      	mov	r3, r1
1a0013dc:	71bb      	strb	r3, [r7, #6]
1a0013de:	4613      	mov	r3, r2
1a0013e0:	80bb      	strh	r3, [r7, #4]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a0013e2:	4806      	ldr	r0, [pc, #24]	; (1a0013fc <Chip_SCU_PinMuxSet+0x2c>)
1a0013e4:	79f9      	ldrb	r1, [r7, #7]
1a0013e6:	79bb      	ldrb	r3, [r7, #6]
1a0013e8:	88ba      	ldrh	r2, [r7, #4]
1a0013ea:	0149      	lsls	r1, r1, #5
1a0013ec:	440b      	add	r3, r1
1a0013ee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
1a0013f2:	370c      	adds	r7, #12
1a0013f4:	46bd      	mov	sp, r7
1a0013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0013fa:	4770      	bx	lr
1a0013fc:	40086000 	.word	0x40086000

1a001400 <Chip_SCU_SetPinMuxing>:
 * @param  pinArray    : Pointer to array of pin mux selections
 * @param  arrayLength : Number of entries in pinArray
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
1a001400:	b580      	push	{r7, lr}
1a001402:	b084      	sub	sp, #16
1a001404:	af00      	add	r7, sp, #0
1a001406:	6078      	str	r0, [r7, #4]
1a001408:	6039      	str	r1, [r7, #0]
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a00140a:	2300      	movs	r3, #0
1a00140c:	60fb      	str	r3, [r7, #12]
1a00140e:	e014      	b.n	1a00143a <Chip_SCU_SetPinMuxing+0x3a>
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001410:	68fb      	ldr	r3, [r7, #12]
1a001412:	009b      	lsls	r3, r3, #2
1a001414:	687a      	ldr	r2, [r7, #4]
1a001416:	4413      	add	r3, r2
1a001418:	7818      	ldrb	r0, [r3, #0]
1a00141a:	68fb      	ldr	r3, [r7, #12]
1a00141c:	009b      	lsls	r3, r3, #2
1a00141e:	687a      	ldr	r2, [r7, #4]
1a001420:	4413      	add	r3, r2
1a001422:	7859      	ldrb	r1, [r3, #1]
1a001424:	68fb      	ldr	r3, [r7, #12]
1a001426:	009b      	lsls	r3, r3, #2
1a001428:	687a      	ldr	r2, [r7, #4]
1a00142a:	4413      	add	r3, r2
1a00142c:	885b      	ldrh	r3, [r3, #2]
1a00142e:	461a      	mov	r2, r3
1a001430:	f7ff ffce 	bl	1a0013d0 <Chip_SCU_PinMuxSet>
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a001434:	68fb      	ldr	r3, [r7, #12]
1a001436:	3301      	adds	r3, #1
1a001438:	60fb      	str	r3, [r7, #12]
1a00143a:	68fa      	ldr	r2, [r7, #12]
1a00143c:	683b      	ldr	r3, [r7, #0]
1a00143e:	429a      	cmp	r2, r3
1a001440:	d3e6      	bcc.n	1a001410 <Chip_SCU_SetPinMuxing+0x10>
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
   }
}
1a001442:	3710      	adds	r7, #16
1a001444:	46bd      	mov	sp, r7
1a001446:	bd80      	pop	{r7, pc}

1a001448 <Chip_CREG_SetFlashAcceleration>:
 * This function should be called with the higher frequency before the clock frequency is
 * increased and it should be called with the new lower value after the clock frequency is
 * decreased.
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
1a001448:	b480      	push	{r7}
1a00144a:	b085      	sub	sp, #20
1a00144c:	af00      	add	r7, sp, #0
1a00144e:	6078      	str	r0, [r7, #4]
   uint32_t FAValue = Hz / 21510000;
1a001450:	687b      	ldr	r3, [r7, #4]
1a001452:	4a10      	ldr	r2, [pc, #64]	; (1a001494 <Chip_CREG_SetFlashAcceleration+0x4c>)
1a001454:	fba2 2303 	umull	r2, r3, r2, r3
1a001458:	0ddb      	lsrs	r3, r3, #23
1a00145a:	60fb      	str	r3, [r7, #12]

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00145c:	490e      	ldr	r1, [pc, #56]	; (1a001498 <Chip_CREG_SetFlashAcceleration+0x50>)
1a00145e:	4b0e      	ldr	r3, [pc, #56]	; (1a001498 <Chip_CREG_SetFlashAcceleration+0x50>)
1a001460:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
1a001464:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
1a001468:	68fb      	ldr	r3, [r7, #12]
1a00146a:	031b      	lsls	r3, r3, #12
1a00146c:	4313      	orrs	r3, r2
1a00146e:	f8c1 3120 	str.w	r3, [r1, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001472:	4909      	ldr	r1, [pc, #36]	; (1a001498 <Chip_CREG_SetFlashAcceleration+0x50>)
1a001474:	4b08      	ldr	r3, [pc, #32]	; (1a001498 <Chip_CREG_SetFlashAcceleration+0x50>)
1a001476:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
1a00147a:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
1a00147e:	68fb      	ldr	r3, [r7, #12]
1a001480:	031b      	lsls	r3, r3, #12
1a001482:	4313      	orrs	r3, r2
1a001484:	f8c1 3124 	str.w	r3, [r1, #292]	; 0x124
}
1a001488:	3714      	adds	r7, #20
1a00148a:	46bd      	mov	sp, r7
1a00148c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001490:	4770      	bx	lr
1a001492:	bf00      	nop
1a001494:	63d6267d 	.word	0x63d6267d
1a001498:	40043000 	.word	0x40043000

1a00149c <Board_SetupMuxing>:
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a00149c:	b580      	push	{r7, lr}
1a00149e:	af00      	add	r7, sp, #0
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
1a0014a0:	4802      	ldr	r0, [pc, #8]	; (1a0014ac <Board_SetupMuxing+0x10>)
1a0014a2:	2118      	movs	r1, #24
1a0014a4:	f7ff ffac 	bl	1a001400 <Chip_SCU_SetPinMuxing>
}
1a0014a8:	bd80      	pop	{r7, pc}
1a0014aa:	bf00      	nop
1a0014ac:	1a001dec 	.word	0x1a001dec

1a0014b0 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a0014b0:	b590      	push	{r4, r7, lr}
1a0014b2:	b083      	sub	sp, #12
1a0014b4:	af00      	add	r7, sp, #0
   int i;

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
1a0014b6:	481b      	ldr	r0, [pc, #108]	; (1a001524 <Board_SetupClocking+0x74>)
1a0014b8:	f7ff ffc6 	bl	1a001448 <Chip_CREG_SetFlashAcceleration>

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0014bc:	2006      	movs	r0, #6
1a0014be:	4919      	ldr	r1, [pc, #100]	; (1a001524 <Board_SetupClocking+0x74>)
1a0014c0:	2201      	movs	r2, #1
1a0014c2:	f7ff f97f 	bl	1a0007c4 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0014c6:	2300      	movs	r3, #0
1a0014c8:	607b      	str	r3, [r7, #4]
1a0014ca:	e018      	b.n	1a0014fe <Board_SetupClocking+0x4e>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0014cc:	4a16      	ldr	r2, [pc, #88]	; (1a001528 <Board_SetupClocking+0x78>)
1a0014ce:	687b      	ldr	r3, [r7, #4]
1a0014d0:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
1a0014d4:	4a14      	ldr	r2, [pc, #80]	; (1a001528 <Board_SetupClocking+0x78>)
1a0014d6:	687b      	ldr	r3, [r7, #4]
1a0014d8:	009b      	lsls	r3, r3, #2
1a0014da:	4413      	add	r3, r2
1a0014dc:	7859      	ldrb	r1, [r3, #1]
1a0014de:	4a12      	ldr	r2, [pc, #72]	; (1a001528 <Board_SetupClocking+0x78>)
1a0014e0:	687b      	ldr	r3, [r7, #4]
1a0014e2:	009b      	lsls	r3, r3, #2
1a0014e4:	4413      	add	r3, r2
1a0014e6:	789c      	ldrb	r4, [r3, #2]
1a0014e8:	4a0f      	ldr	r2, [pc, #60]	; (1a001528 <Board_SetupClocking+0x78>)
1a0014ea:	687b      	ldr	r3, [r7, #4]
1a0014ec:	009b      	lsls	r3, r3, #2
1a0014ee:	4413      	add	r3, r2
1a0014f0:	78db      	ldrb	r3, [r3, #3]
1a0014f2:	4622      	mov	r2, r4
1a0014f4:	f7ff fdda 	bl	1a0010ac <Chip_Clock_SetBaseClock>
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0014f8:	687b      	ldr	r3, [r7, #4]
1a0014fa:	3301      	adds	r3, #1
1a0014fc:	607b      	str	r3, [r7, #4]
1a0014fe:	687b      	ldr	r3, [r7, #4]
1a001500:	2b02      	cmp	r3, #2
1a001502:	d9e3      	bls.n	1a0014cc <Board_SetupClocking+0x1c>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001504:	4a09      	ldr	r2, [pc, #36]	; (1a00152c <Board_SetupClocking+0x7c>)
1a001506:	4b09      	ldr	r3, [pc, #36]	; (1a00152c <Board_SetupClocking+0x7c>)
1a001508:	685b      	ldr	r3, [r3, #4]
1a00150a:	f023 030c 	bic.w	r3, r3, #12
1a00150e:	6053      	str	r3, [r2, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a001510:	4a06      	ldr	r2, [pc, #24]	; (1a00152c <Board_SetupClocking+0x7c>)
1a001512:	4b06      	ldr	r3, [pc, #24]	; (1a00152c <Board_SetupClocking+0x7c>)
1a001514:	685b      	ldr	r3, [r3, #4]
1a001516:	f043 0303 	orr.w	r3, r3, #3
1a00151a:	6053      	str	r3, [r2, #4]
}
1a00151c:	370c      	adds	r7, #12
1a00151e:	46bd      	mov	sp, r7
1a001520:	bd90      	pop	{r4, r7, pc}
1a001522:	bf00      	nop
1a001524:	0c28cb00 	.word	0x0c28cb00
1a001528:	1a001de0 	.word	0x1a001de0
1a00152c:	40043000 	.word	0x40043000

1a001530 <Board_SystemInit>:

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a001530:	b580      	push	{r7, lr}
1a001532:	af00      	add	r7, sp, #0
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a001534:	f7ff ffb2 	bl	1a00149c <Board_SetupMuxing>
   Board_SetupClocking();
1a001538:	f7ff ffba 	bl	1a0014b0 <Board_SetupClocking>
}
1a00153c:	bd80      	pop	{r7, pc}
1a00153e:	bf00      	nop

1a001540 <Chip_SCU_PinMuxSet>:
 * @return Nothing
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
1a001540:	b480      	push	{r7}
1a001542:	b083      	sub	sp, #12
1a001544:	af00      	add	r7, sp, #0
1a001546:	4603      	mov	r3, r0
1a001548:	71fb      	strb	r3, [r7, #7]
1a00154a:	460b      	mov	r3, r1
1a00154c:	71bb      	strb	r3, [r7, #6]
1a00154e:	4613      	mov	r3, r2
1a001550:	80bb      	strh	r3, [r7, #4]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001552:	4806      	ldr	r0, [pc, #24]	; (1a00156c <Chip_SCU_PinMuxSet+0x2c>)
1a001554:	79f9      	ldrb	r1, [r7, #7]
1a001556:	79bb      	ldrb	r3, [r7, #6]
1a001558:	88ba      	ldrh	r2, [r7, #4]
1a00155a:	0149      	lsls	r1, r1, #5
1a00155c:	440b      	add	r3, r1
1a00155e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
1a001562:	370c      	adds	r7, #12
1a001564:	46bd      	mov	sp, r7
1a001566:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00156a:	4770      	bx	lr
1a00156c:	40086000 	.word	0x40086000

1a001570 <Chip_ENET_RMIIEnable>:
 * @note   This function must be called to enable the internal
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
1a001570:	b480      	push	{r7}
1a001572:	b083      	sub	sp, #12
1a001574:	af00      	add	r7, sp, #0
1a001576:	6078      	str	r0, [r7, #4]
   LPC_CREG->CREG6 |= 0x4;
1a001578:	4a06      	ldr	r2, [pc, #24]	; (1a001594 <Chip_ENET_RMIIEnable+0x24>)
1a00157a:	4b06      	ldr	r3, [pc, #24]	; (1a001594 <Chip_ENET_RMIIEnable+0x24>)
1a00157c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001580:	f043 0304 	orr.w	r3, r3, #4
1a001584:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
}
1a001588:	370c      	adds	r7, #12
1a00158a:	46bd      	mov	sp, r7
1a00158c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001590:	4770      	bx	lr
1a001592:	bf00      	nop
1a001594:	40043000 	.word	0x40043000

1a001598 <Chip_GPIO_SetPinState>:
 * @param  setting : true for high, false for low
 * @return Nothing
 * @note   This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
1a001598:	b480      	push	{r7}
1a00159a:	b083      	sub	sp, #12
1a00159c:	af00      	add	r7, sp, #0
1a00159e:	6078      	str	r0, [r7, #4]
1a0015a0:	4608      	mov	r0, r1
1a0015a2:	4611      	mov	r1, r2
1a0015a4:	461a      	mov	r2, r3
1a0015a6:	4603      	mov	r3, r0
1a0015a8:	70fb      	strb	r3, [r7, #3]
1a0015aa:	460b      	mov	r3, r1
1a0015ac:	70bb      	strb	r3, [r7, #2]
1a0015ae:	4613      	mov	r3, r2
1a0015b0:	707b      	strb	r3, [r7, #1]
   pGPIO->B[port][pin] = setting;
1a0015b2:	78f9      	ldrb	r1, [r7, #3]
1a0015b4:	78bb      	ldrb	r3, [r7, #2]
1a0015b6:	7878      	ldrb	r0, [r7, #1]
1a0015b8:	687a      	ldr	r2, [r7, #4]
1a0015ba:	0149      	lsls	r1, r1, #5
1a0015bc:	440b      	add	r3, r1
1a0015be:	4413      	add	r3, r2
1a0015c0:	4602      	mov	r2, r0
1a0015c2:	701a      	strb	r2, [r3, #0]
}
1a0015c4:	370c      	adds	r7, #12
1a0015c6:	46bd      	mov	sp, r7
1a0015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0015cc:	4770      	bx	lr
1a0015ce:	bf00      	nop

1a0015d0 <Chip_GPIO_SetPinDIROutput>:
 * @param  port    : GPIO Port number where @a pin is located
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
1a0015d0:	b480      	push	{r7}
1a0015d2:	b083      	sub	sp, #12
1a0015d4:	af00      	add	r7, sp, #0
1a0015d6:	6078      	str	r0, [r7, #4]
1a0015d8:	460b      	mov	r3, r1
1a0015da:	70fb      	strb	r3, [r7, #3]
1a0015dc:	4613      	mov	r3, r2
1a0015de:	70bb      	strb	r3, [r7, #2]
   pGPIO->DIR[port] |= 1UL << pin;
1a0015e0:	78fa      	ldrb	r2, [r7, #3]
1a0015e2:	78f9      	ldrb	r1, [r7, #3]
1a0015e4:	687b      	ldr	r3, [r7, #4]
1a0015e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a0015ea:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
1a0015ee:	78bb      	ldrb	r3, [r7, #2]
1a0015f0:	2001      	movs	r0, #1
1a0015f2:	fa00 f303 	lsl.w	r3, r0, r3
1a0015f6:	4319      	orrs	r1, r3
1a0015f8:	687b      	ldr	r3, [r7, #4]
1a0015fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0015fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
1a001602:	370c      	adds	r7, #12
1a001604:	46bd      	mov	sp, r7
1a001606:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00160a:	4770      	bx	lr

1a00160c <Chip_UART_TXEnable>:
 * @brief  Enable transmission on UART TxD pin
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
1a00160c:	b480      	push	{r7}
1a00160e:	b083      	sub	sp, #12
1a001610:	af00      	add	r7, sp, #0
1a001612:	6078      	str	r0, [r7, #4]
    pUART->TER2 = UART_TER2_TXEN;
1a001614:	687b      	ldr	r3, [r7, #4]
1a001616:	2201      	movs	r2, #1
1a001618:	65da      	str	r2, [r3, #92]	; 0x5c
}
1a00161a:	370c      	adds	r7, #12
1a00161c:	46bd      	mov	sp, r7
1a00161e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001622:	4770      	bx	lr

1a001624 <Chip_UART_ConfigData>:
 *         definitions. For example, a configuration of 8 data bits, 1
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
1a001624:	b480      	push	{r7}
1a001626:	b083      	sub	sp, #12
1a001628:	af00      	add	r7, sp, #0
1a00162a:	6078      	str	r0, [r7, #4]
1a00162c:	6039      	str	r1, [r7, #0]
   pUART->LCR = config;
1a00162e:	687b      	ldr	r3, [r7, #4]
1a001630:	683a      	ldr	r2, [r7, #0]
1a001632:	60da      	str	r2, [r3, #12]
}
1a001634:	370c      	adds	r7, #12
1a001636:	46bd      	mov	sp, r7
1a001638:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00163c:	4770      	bx	lr
1a00163e:	bf00      	nop

1a001640 <Board_UART_Init>:

static const io_port_t gpioLEDBits[] = {{0, 14}, {1, 11}, {1, 12}, {5, 0}, {5, 1}, {5, 2}};
static uint32_t lcd_cfg_val;

void Board_UART_Init(LPC_USART_T *pUART)
{
1a001640:	b580      	push	{r7, lr}
1a001642:	b082      	sub	sp, #8
1a001644:	af00      	add	r7, sp, #0
1a001646:	6078      	str	r0, [r7, #4]
   Chip_SCU_PinMuxSet(0x6, 4, (SCU_MODE_INACT | SCU_MODE_FUNC2));                  /* P6,4 : UART0_TXD */
1a001648:	2006      	movs	r0, #6
1a00164a:	2104      	movs	r1, #4
1a00164c:	2212      	movs	r2, #18
1a00164e:	f7ff ff77 	bl	1a001540 <Chip_SCU_PinMuxSet>
   Chip_SCU_PinMuxSet(0x2, 1, (SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC1));/* P2.1 : UART0_RXD */
1a001652:	2002      	movs	r0, #2
1a001654:	2101      	movs	r1, #1
1a001656:	22d1      	movs	r2, #209	; 0xd1
1a001658:	f7ff ff72 	bl	1a001540 <Chip_SCU_PinMuxSet>
}
1a00165c:	3708      	adds	r7, #8
1a00165e:	46bd      	mov	sp, r7
1a001660:	bd80      	pop	{r7, pc}
1a001662:	bf00      	nop

1a001664 <Board_Debug_Init>:

/* Initialize debug output via UART for board */
void Board_Debug_Init(void)
{
1a001664:	b580      	push	{r7, lr}
1a001666:	af00      	add	r7, sp, #0
#if defined(DEBUG_UART)
   Board_UART_Init(DEBUG_UART);
1a001668:	4809      	ldr	r0, [pc, #36]	; (1a001690 <Board_Debug_Init+0x2c>)
1a00166a:	f7ff ffe9 	bl	1a001640 <Board_UART_Init>

   Chip_UART_Init(DEBUG_UART);
1a00166e:	4808      	ldr	r0, [pc, #32]	; (1a001690 <Board_Debug_Init+0x2c>)
1a001670:	f7fe ff6c 	bl	1a00054c <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a001674:	4806      	ldr	r0, [pc, #24]	; (1a001690 <Board_Debug_Init+0x2c>)
1a001676:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00167a:	f7fe ffa9 	bl	1a0005d0 <Chip_UART_SetBaudFDR>
   Chip_UART_ConfigData(DEBUG_UART, UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS);
1a00167e:	4804      	ldr	r0, [pc, #16]	; (1a001690 <Board_Debug_Init+0x2c>)
1a001680:	2103      	movs	r1, #3
1a001682:	f7ff ffcf 	bl	1a001624 <Chip_UART_ConfigData>

   /* Enable UART Transmit */
   Chip_UART_TXEnable(DEBUG_UART);
1a001686:	4802      	ldr	r0, [pc, #8]	; (1a001690 <Board_Debug_Init+0x2c>)
1a001688:	f7ff ffc0 	bl	1a00160c <Chip_UART_TXEnable>
#endif
}
1a00168c:	bd80      	pop	{r7, pc}
1a00168e:	bf00      	nop
1a001690:	400c1000 	.word	0x400c1000

1a001694 <Board_LED_Init>:
   }
#endif
}

static void Board_LED_Init()
{
1a001694:	b580      	push	{r7, lr}
1a001696:	b082      	sub	sp, #8
1a001698:	af00      	add	r7, sp, #0
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a00169a:	2300      	movs	r3, #0
1a00169c:	607b      	str	r3, [r7, #4]
1a00169e:	e01d      	b.n	1a0016dc <Board_LED_Init+0x48>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a0016a0:	4a11      	ldr	r2, [pc, #68]	; (1a0016e8 <Board_LED_Init+0x54>)
1a0016a2:	687b      	ldr	r3, [r7, #4]
1a0016a4:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
1a0016a8:	4a0f      	ldr	r2, [pc, #60]	; (1a0016e8 <Board_LED_Init+0x54>)
1a0016aa:	687b      	ldr	r3, [r7, #4]
1a0016ac:	005b      	lsls	r3, r3, #1
1a0016ae:	4413      	add	r3, r2
1a0016b0:	785b      	ldrb	r3, [r3, #1]
1a0016b2:	480e      	ldr	r0, [pc, #56]	; (1a0016ec <Board_LED_Init+0x58>)
1a0016b4:	461a      	mov	r2, r3
1a0016b6:	f7ff ff8b 	bl	1a0015d0 <Chip_GPIO_SetPinDIROutput>
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
1a0016ba:	4a0b      	ldr	r2, [pc, #44]	; (1a0016e8 <Board_LED_Init+0x54>)
1a0016bc:	687b      	ldr	r3, [r7, #4]
1a0016be:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
1a0016c2:	4a09      	ldr	r2, [pc, #36]	; (1a0016e8 <Board_LED_Init+0x54>)
1a0016c4:	687b      	ldr	r3, [r7, #4]
1a0016c6:	005b      	lsls	r3, r3, #1
1a0016c8:	4413      	add	r3, r2
1a0016ca:	785b      	ldrb	r3, [r3, #1]
1a0016cc:	4807      	ldr	r0, [pc, #28]	; (1a0016ec <Board_LED_Init+0x58>)
1a0016ce:	461a      	mov	r2, r3
1a0016d0:	2300      	movs	r3, #0
1a0016d2:	f7ff ff61 	bl	1a001598 <Chip_GPIO_SetPinState>

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a0016d6:	687b      	ldr	r3, [r7, #4]
1a0016d8:	3301      	adds	r3, #1
1a0016da:	607b      	str	r3, [r7, #4]
1a0016dc:	687b      	ldr	r3, [r7, #4]
1a0016de:	2b05      	cmp	r3, #5
1a0016e0:	d9de      	bls.n	1a0016a0 <Board_LED_Init+0xc>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a0016e2:	3708      	adds	r7, #8
1a0016e4:	46bd      	mov	sp, r7
1a0016e6:	bd80      	pop	{r7, pc}
1a0016e8:	1a001e54 	.word	0x1a001e54
1a0016ec:	400f4000 	.word	0x400f4000

1a0016f0 <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a0016f0:	b580      	push	{r7, lr}
1a0016f2:	af00      	add	r7, sp, #0
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a0016f4:	f7ff ffb6 	bl	1a001664 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a0016f8:	4804      	ldr	r0, [pc, #16]	; (1a00170c <Board_Init+0x1c>)
1a0016fa:	f7ff f911 	bl	1a000920 <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a0016fe:	f7ff ffc9 	bl	1a001694 <Board_LED_Init>
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
1a001702:	4803      	ldr	r0, [pc, #12]	; (1a001710 <Board_Init+0x20>)
1a001704:	f7ff ff34 	bl	1a001570 <Chip_ENET_RMIIEnable>
}
1a001708:	bd80      	pop	{r7, pc}
1a00170a:	bf00      	nop
1a00170c:	400f4000 	.word	0x400f4000
1a001710:	40010000 	.word	0x40010000

1a001714 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a001714:	b580      	push	{r7, lr}
1a001716:	b082      	sub	sp, #8
1a001718:	af00      	add	r7, sp, #0
#if defined(CORE_M3) || defined(CORE_M4)
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;
1a00171a:	4b04      	ldr	r3, [pc, #16]	; (1a00172c <SystemInit+0x18>)
1a00171c:	607b      	str	r3, [r7, #4]

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a00171e:	f7ff fdbb 	bl	1a001298 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a001722:	f7ff ff05 	bl	1a001530 <Board_SystemInit>
#endif

#endif /* defined(CORE_M3) || defined(CORE_M4) */
}
1a001726:	3708      	adds	r7, #8
1a001728:	46bd      	mov	sp, r7
1a00172a:	bd80      	pop	{r7, pc}
1a00172c:	e000ed08 	.word	0xe000ed08

1a001730 <ecoASM>:
 * el array se incrementa cada 4, en la ultima posicion la tengo en vector + (longitud - 1)*4
 */

ecoASM:

   push 	{temp1 - temp2, lr}  														/* guardamos la direccion de retorno en la pila */
1a001730:	b560      	push	{r5, r6, lr}
   // sub 		longitud, 1												/* decremento el registro longitud */

   ldr		indiceI, =RETARDO_N
1a001732:	4b08      	ldr	r3, [pc, #32]	; (1a001754 <lazo+0x1e>)
   ldr		indiceJ, =0
1a001734:	4c08      	ldr	r4, [pc, #32]	; (1a001758 <lazo+0x22>)

1a001736 <lazo>:

lazo:
   ldrh 	temp1, [vectorIn, indiceI, LSL DESP_16BITS]  			/* levanto halfword un elemento desde el comienzo */
1a001736:	f830 5013 	ldrh.w	r5, [r0, r3, lsl #1]
   ldrh 	temp2, [vectorIn, indiceJ, LSL DESP_16BITS]  			/* levanto halfword un elemento desde el final */
1a00173a:	f830 6014 	ldrh.w	r6, [r0, r4, lsl #1]

   add      temp1, temp1, temp2, LSR #ATT_BITS
1a00173e:	eb05 0556 	add.w	r5, r5, r6, lsr #1

   strh		temp1, [vectorOut, indiceJ, LSL DESP_16BITS]			/* guardo el valor desde el ppio en el final */
1a001742:	f821 5014 	strh.w	r5, [r1, r4, lsl #1]

   add		indiceI, 1
1a001746:	f103 0301 	add.w	r3, r3, #1
   add		indiceJ, 1
1a00174a:	f104 0401 	add.w	r4, r4, #1

   cmp		indiceI, longitud
1a00174e:	4293      	cmp	r3, r2
   blo		lazo
1a001750:	d3f1      	bcc.n	1a001736 <lazo>

   pop {temp1 - temp2, pc}   /* retorno */
1a001752:	bd60      	pop	{r5, r6, pc}
ecoASM:

   push 	{temp1 - temp2, lr}  														/* guardamos la direccion de retorno en la pila */
   // sub 		longitud, 1												/* decremento el registro longitud */

   ldr		indiceI, =RETARDO_N
1a001754:	00000004 	.word	0x00000004
   ldr		indiceJ, =0
1a001758:	00000000 	.word	0x00000000

1a00175c <asmSum>:

 * etiqueta que tiene que coincidir con el nombre de la funcion.
*/

asmSum:
    push {lr}  /* guardamos la direccion de retorno en la pila */
1a00175c:	b500      	push	{lr}
	add r0, r1 /* r0 = r0 + r1 */
1a00175e:	4408      	add	r0, r1
	pop {pc}   /* retorno */
1a001760:	bd00      	pop	{pc}
	...

1a001764 <__aeabi_uldivmod>:
1a001764:	b953      	cbnz	r3, 1a00177c <__aeabi_uldivmod+0x18>
1a001766:	b94a      	cbnz	r2, 1a00177c <__aeabi_uldivmod+0x18>
1a001768:	2900      	cmp	r1, #0
1a00176a:	bf08      	it	eq
1a00176c:	2800      	cmpeq	r0, #0
1a00176e:	bf1c      	itt	ne
1a001770:	f04f 31ff 	movne.w	r1, #4294967295
1a001774:	f04f 30ff 	movne.w	r0, #4294967295
1a001778:	f000 b83c 	b.w	1a0017f4 <__aeabi_idiv0>
1a00177c:	b082      	sub	sp, #8
1a00177e:	46ec      	mov	ip, sp
1a001780:	e92d 5000 	stmdb	sp!, {ip, lr}
1a001784:	f000 f81e 	bl	1a0017c4 <__gnu_uldivmod_helper>
1a001788:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00178c:	b002      	add	sp, #8
1a00178e:	bc0c      	pop	{r2, r3}
1a001790:	4770      	bx	lr
1a001792:	bf00      	nop

1a001794 <__gnu_ldivmod_helper>:
1a001794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001798:	9c06      	ldr	r4, [sp, #24]
1a00179a:	4615      	mov	r5, r2
1a00179c:	4606      	mov	r6, r0
1a00179e:	460f      	mov	r7, r1
1a0017a0:	4698      	mov	r8, r3
1a0017a2:	f000 f829 	bl	1a0017f8 <__divdi3>
1a0017a6:	fb05 f301 	mul.w	r3, r5, r1
1a0017aa:	fb00 3808 	mla	r8, r0, r8, r3
1a0017ae:	fba5 2300 	umull	r2, r3, r5, r0
1a0017b2:	1ab2      	subs	r2, r6, r2
1a0017b4:	4443      	add	r3, r8
1a0017b6:	eb67 0303 	sbc.w	r3, r7, r3
1a0017ba:	e9c4 2300 	strd	r2, r3, [r4]
1a0017be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0017c2:	bf00      	nop

1a0017c4 <__gnu_uldivmod_helper>:
1a0017c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0017c8:	9c06      	ldr	r4, [sp, #24]
1a0017ca:	4690      	mov	r8, r2
1a0017cc:	4606      	mov	r6, r0
1a0017ce:	460f      	mov	r7, r1
1a0017d0:	461d      	mov	r5, r3
1a0017d2:	f000 f95f 	bl	1a001a94 <__udivdi3>
1a0017d6:	fb00 f505 	mul.w	r5, r0, r5
1a0017da:	fba0 2308 	umull	r2, r3, r0, r8
1a0017de:	fb08 5501 	mla	r5, r8, r1, r5
1a0017e2:	1ab2      	subs	r2, r6, r2
1a0017e4:	442b      	add	r3, r5
1a0017e6:	eb67 0303 	sbc.w	r3, r7, r3
1a0017ea:	e9c4 2300 	strd	r2, r3, [r4]
1a0017ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0017f2:	bf00      	nop

1a0017f4 <__aeabi_idiv0>:
1a0017f4:	4770      	bx	lr
1a0017f6:	bf00      	nop

1a0017f8 <__divdi3>:
1a0017f8:	2900      	cmp	r1, #0
1a0017fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0017fe:	f2c0 80a6 	blt.w	1a00194e <__divdi3+0x156>
1a001802:	2600      	movs	r6, #0
1a001804:	2b00      	cmp	r3, #0
1a001806:	f2c0 809c 	blt.w	1a001942 <__divdi3+0x14a>
1a00180a:	4688      	mov	r8, r1
1a00180c:	4694      	mov	ip, r2
1a00180e:	469e      	mov	lr, r3
1a001810:	4615      	mov	r5, r2
1a001812:	4604      	mov	r4, r0
1a001814:	460f      	mov	r7, r1
1a001816:	2b00      	cmp	r3, #0
1a001818:	d13d      	bne.n	1a001896 <__divdi3+0x9e>
1a00181a:	428a      	cmp	r2, r1
1a00181c:	d959      	bls.n	1a0018d2 <__divdi3+0xda>
1a00181e:	fab2 f382 	clz	r3, r2
1a001822:	b13b      	cbz	r3, 1a001834 <__divdi3+0x3c>
1a001824:	f1c3 0220 	rsb	r2, r3, #32
1a001828:	409f      	lsls	r7, r3
1a00182a:	fa20 f202 	lsr.w	r2, r0, r2
1a00182e:	409d      	lsls	r5, r3
1a001830:	4317      	orrs	r7, r2
1a001832:	409c      	lsls	r4, r3
1a001834:	0c29      	lsrs	r1, r5, #16
1a001836:	0c22      	lsrs	r2, r4, #16
1a001838:	fbb7 fef1 	udiv	lr, r7, r1
1a00183c:	b2a8      	uxth	r0, r5
1a00183e:	fb01 771e 	mls	r7, r1, lr, r7
1a001842:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a001846:	fb00 f30e 	mul.w	r3, r0, lr
1a00184a:	42bb      	cmp	r3, r7
1a00184c:	d90a      	bls.n	1a001864 <__divdi3+0x6c>
1a00184e:	197f      	adds	r7, r7, r5
1a001850:	f10e 32ff 	add.w	r2, lr, #4294967295
1a001854:	f080 8105 	bcs.w	1a001a62 <__divdi3+0x26a>
1a001858:	42bb      	cmp	r3, r7
1a00185a:	f240 8102 	bls.w	1a001a62 <__divdi3+0x26a>
1a00185e:	f1ae 0e02 	sub.w	lr, lr, #2
1a001862:	442f      	add	r7, r5
1a001864:	1aff      	subs	r7, r7, r3
1a001866:	b2a4      	uxth	r4, r4
1a001868:	fbb7 f3f1 	udiv	r3, r7, r1
1a00186c:	fb01 7713 	mls	r7, r1, r3, r7
1a001870:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a001874:	fb00 f003 	mul.w	r0, r0, r3
1a001878:	42b8      	cmp	r0, r7
1a00187a:	d908      	bls.n	1a00188e <__divdi3+0x96>
1a00187c:	197f      	adds	r7, r7, r5
1a00187e:	f103 32ff 	add.w	r2, r3, #4294967295
1a001882:	f080 80f0 	bcs.w	1a001a66 <__divdi3+0x26e>
1a001886:	42b8      	cmp	r0, r7
1a001888:	f240 80ed 	bls.w	1a001a66 <__divdi3+0x26e>
1a00188c:	3b02      	subs	r3, #2
1a00188e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a001892:	2200      	movs	r2, #0
1a001894:	e003      	b.n	1a00189e <__divdi3+0xa6>
1a001896:	428b      	cmp	r3, r1
1a001898:	d90f      	bls.n	1a0018ba <__divdi3+0xc2>
1a00189a:	2200      	movs	r2, #0
1a00189c:	4613      	mov	r3, r2
1a00189e:	1c34      	adds	r4, r6, #0
1a0018a0:	bf18      	it	ne
1a0018a2:	2401      	movne	r4, #1
1a0018a4:	4260      	negs	r0, r4
1a0018a6:	f04f 0500 	mov.w	r5, #0
1a0018aa:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a0018ae:	4058      	eors	r0, r3
1a0018b0:	4051      	eors	r1, r2
1a0018b2:	1900      	adds	r0, r0, r4
1a0018b4:	4169      	adcs	r1, r5
1a0018b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0018ba:	fab3 f283 	clz	r2, r3
1a0018be:	2a00      	cmp	r2, #0
1a0018c0:	f040 8086 	bne.w	1a0019d0 <__divdi3+0x1d8>
1a0018c4:	428b      	cmp	r3, r1
1a0018c6:	d302      	bcc.n	1a0018ce <__divdi3+0xd6>
1a0018c8:	4584      	cmp	ip, r0
1a0018ca:	f200 80db 	bhi.w	1a001a84 <__divdi3+0x28c>
1a0018ce:	2301      	movs	r3, #1
1a0018d0:	e7e5      	b.n	1a00189e <__divdi3+0xa6>
1a0018d2:	b912      	cbnz	r2, 1a0018da <__divdi3+0xe2>
1a0018d4:	2301      	movs	r3, #1
1a0018d6:	fbb3 f5f2 	udiv	r5, r3, r2
1a0018da:	fab5 f085 	clz	r0, r5
1a0018de:	2800      	cmp	r0, #0
1a0018e0:	d13b      	bne.n	1a00195a <__divdi3+0x162>
1a0018e2:	1b78      	subs	r0, r7, r5
1a0018e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0018e8:	fa1f fc85 	uxth.w	ip, r5
1a0018ec:	2201      	movs	r2, #1
1a0018ee:	fbb0 f8fe 	udiv	r8, r0, lr
1a0018f2:	0c21      	lsrs	r1, r4, #16
1a0018f4:	fb0e 0718 	mls	r7, lr, r8, r0
1a0018f8:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a0018fc:	fb0c f308 	mul.w	r3, ip, r8
1a001900:	42bb      	cmp	r3, r7
1a001902:	d907      	bls.n	1a001914 <__divdi3+0x11c>
1a001904:	197f      	adds	r7, r7, r5
1a001906:	f108 31ff 	add.w	r1, r8, #4294967295
1a00190a:	d202      	bcs.n	1a001912 <__divdi3+0x11a>
1a00190c:	42bb      	cmp	r3, r7
1a00190e:	f200 80bd 	bhi.w	1a001a8c <__divdi3+0x294>
1a001912:	4688      	mov	r8, r1
1a001914:	1aff      	subs	r7, r7, r3
1a001916:	b2a4      	uxth	r4, r4
1a001918:	fbb7 f3fe 	udiv	r3, r7, lr
1a00191c:	fb0e 7713 	mls	r7, lr, r3, r7
1a001920:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a001924:	fb0c fc03 	mul.w	ip, ip, r3
1a001928:	45bc      	cmp	ip, r7
1a00192a:	d907      	bls.n	1a00193c <__divdi3+0x144>
1a00192c:	197f      	adds	r7, r7, r5
1a00192e:	f103 31ff 	add.w	r1, r3, #4294967295
1a001932:	d202      	bcs.n	1a00193a <__divdi3+0x142>
1a001934:	45bc      	cmp	ip, r7
1a001936:	f200 80a7 	bhi.w	1a001a88 <__divdi3+0x290>
1a00193a:	460b      	mov	r3, r1
1a00193c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001940:	e7ad      	b.n	1a00189e <__divdi3+0xa6>
1a001942:	4252      	negs	r2, r2
1a001944:	ea6f 0606 	mvn.w	r6, r6
1a001948:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a00194c:	e75d      	b.n	1a00180a <__divdi3+0x12>
1a00194e:	4240      	negs	r0, r0
1a001950:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a001954:	f04f 36ff 	mov.w	r6, #4294967295
1a001958:	e754      	b.n	1a001804 <__divdi3+0xc>
1a00195a:	f1c0 0220 	rsb	r2, r0, #32
1a00195e:	fa24 f102 	lsr.w	r1, r4, r2
1a001962:	fa07 f300 	lsl.w	r3, r7, r0
1a001966:	4085      	lsls	r5, r0
1a001968:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00196c:	40d7      	lsrs	r7, r2
1a00196e:	4319      	orrs	r1, r3
1a001970:	fbb7 f2fe 	udiv	r2, r7, lr
1a001974:	0c0b      	lsrs	r3, r1, #16
1a001976:	fb0e 7712 	mls	r7, lr, r2, r7
1a00197a:	fa1f fc85 	uxth.w	ip, r5
1a00197e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a001982:	fb0c f702 	mul.w	r7, ip, r2
1a001986:	429f      	cmp	r7, r3
1a001988:	fa04 f400 	lsl.w	r4, r4, r0
1a00198c:	d907      	bls.n	1a00199e <__divdi3+0x1a6>
1a00198e:	195b      	adds	r3, r3, r5
1a001990:	f102 30ff 	add.w	r0, r2, #4294967295
1a001994:	d274      	bcs.n	1a001a80 <__divdi3+0x288>
1a001996:	429f      	cmp	r7, r3
1a001998:	d972      	bls.n	1a001a80 <__divdi3+0x288>
1a00199a:	3a02      	subs	r2, #2
1a00199c:	442b      	add	r3, r5
1a00199e:	1bdf      	subs	r7, r3, r7
1a0019a0:	b289      	uxth	r1, r1
1a0019a2:	fbb7 f8fe 	udiv	r8, r7, lr
1a0019a6:	fb0e 7318 	mls	r3, lr, r8, r7
1a0019aa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0019ae:	fb0c f708 	mul.w	r7, ip, r8
1a0019b2:	429f      	cmp	r7, r3
1a0019b4:	d908      	bls.n	1a0019c8 <__divdi3+0x1d0>
1a0019b6:	195b      	adds	r3, r3, r5
1a0019b8:	f108 31ff 	add.w	r1, r8, #4294967295
1a0019bc:	d25c      	bcs.n	1a001a78 <__divdi3+0x280>
1a0019be:	429f      	cmp	r7, r3
1a0019c0:	d95a      	bls.n	1a001a78 <__divdi3+0x280>
1a0019c2:	f1a8 0802 	sub.w	r8, r8, #2
1a0019c6:	442b      	add	r3, r5
1a0019c8:	1bd8      	subs	r0, r3, r7
1a0019ca:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a0019ce:	e78e      	b.n	1a0018ee <__divdi3+0xf6>
1a0019d0:	f1c2 0320 	rsb	r3, r2, #32
1a0019d4:	fa2c f103 	lsr.w	r1, ip, r3
1a0019d8:	fa0e fe02 	lsl.w	lr, lr, r2
1a0019dc:	fa20 f703 	lsr.w	r7, r0, r3
1a0019e0:	ea41 0e0e 	orr.w	lr, r1, lr
1a0019e4:	fa08 f002 	lsl.w	r0, r8, r2
1a0019e8:	fa28 f103 	lsr.w	r1, r8, r3
1a0019ec:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a0019f0:	4338      	orrs	r0, r7
1a0019f2:	fbb1 f8f5 	udiv	r8, r1, r5
1a0019f6:	0c03      	lsrs	r3, r0, #16
1a0019f8:	fb05 1118 	mls	r1, r5, r8, r1
1a0019fc:	fa1f f78e 	uxth.w	r7, lr
1a001a00:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a001a04:	fb07 f308 	mul.w	r3, r7, r8
1a001a08:	428b      	cmp	r3, r1
1a001a0a:	fa0c fc02 	lsl.w	ip, ip, r2
1a001a0e:	d909      	bls.n	1a001a24 <__divdi3+0x22c>
1a001a10:	eb11 010e 	adds.w	r1, r1, lr
1a001a14:	f108 39ff 	add.w	r9, r8, #4294967295
1a001a18:	d230      	bcs.n	1a001a7c <__divdi3+0x284>
1a001a1a:	428b      	cmp	r3, r1
1a001a1c:	d92e      	bls.n	1a001a7c <__divdi3+0x284>
1a001a1e:	f1a8 0802 	sub.w	r8, r8, #2
1a001a22:	4471      	add	r1, lr
1a001a24:	1ac9      	subs	r1, r1, r3
1a001a26:	b280      	uxth	r0, r0
1a001a28:	fbb1 f3f5 	udiv	r3, r1, r5
1a001a2c:	fb05 1113 	mls	r1, r5, r3, r1
1a001a30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a001a34:	fb07 f703 	mul.w	r7, r7, r3
1a001a38:	428f      	cmp	r7, r1
1a001a3a:	d908      	bls.n	1a001a4e <__divdi3+0x256>
1a001a3c:	eb11 010e 	adds.w	r1, r1, lr
1a001a40:	f103 30ff 	add.w	r0, r3, #4294967295
1a001a44:	d216      	bcs.n	1a001a74 <__divdi3+0x27c>
1a001a46:	428f      	cmp	r7, r1
1a001a48:	d914      	bls.n	1a001a74 <__divdi3+0x27c>
1a001a4a:	3b02      	subs	r3, #2
1a001a4c:	4471      	add	r1, lr
1a001a4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001a52:	1bc9      	subs	r1, r1, r7
1a001a54:	fba3 890c 	umull	r8, r9, r3, ip
1a001a58:	4549      	cmp	r1, r9
1a001a5a:	d309      	bcc.n	1a001a70 <__divdi3+0x278>
1a001a5c:	d005      	beq.n	1a001a6a <__divdi3+0x272>
1a001a5e:	2200      	movs	r2, #0
1a001a60:	e71d      	b.n	1a00189e <__divdi3+0xa6>
1a001a62:	4696      	mov	lr, r2
1a001a64:	e6fe      	b.n	1a001864 <__divdi3+0x6c>
1a001a66:	4613      	mov	r3, r2
1a001a68:	e711      	b.n	1a00188e <__divdi3+0x96>
1a001a6a:	4094      	lsls	r4, r2
1a001a6c:	4544      	cmp	r4, r8
1a001a6e:	d2f6      	bcs.n	1a001a5e <__divdi3+0x266>
1a001a70:	3b01      	subs	r3, #1
1a001a72:	e7f4      	b.n	1a001a5e <__divdi3+0x266>
1a001a74:	4603      	mov	r3, r0
1a001a76:	e7ea      	b.n	1a001a4e <__divdi3+0x256>
1a001a78:	4688      	mov	r8, r1
1a001a7a:	e7a5      	b.n	1a0019c8 <__divdi3+0x1d0>
1a001a7c:	46c8      	mov	r8, r9
1a001a7e:	e7d1      	b.n	1a001a24 <__divdi3+0x22c>
1a001a80:	4602      	mov	r2, r0
1a001a82:	e78c      	b.n	1a00199e <__divdi3+0x1a6>
1a001a84:	4613      	mov	r3, r2
1a001a86:	e70a      	b.n	1a00189e <__divdi3+0xa6>
1a001a88:	3b02      	subs	r3, #2
1a001a8a:	e757      	b.n	1a00193c <__divdi3+0x144>
1a001a8c:	f1a8 0802 	sub.w	r8, r8, #2
1a001a90:	442f      	add	r7, r5
1a001a92:	e73f      	b.n	1a001914 <__divdi3+0x11c>

1a001a94 <__udivdi3>:
1a001a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001a98:	2b00      	cmp	r3, #0
1a001a9a:	d144      	bne.n	1a001b26 <__udivdi3+0x92>
1a001a9c:	428a      	cmp	r2, r1
1a001a9e:	4615      	mov	r5, r2
1a001aa0:	4604      	mov	r4, r0
1a001aa2:	d94f      	bls.n	1a001b44 <__udivdi3+0xb0>
1a001aa4:	fab2 f782 	clz	r7, r2
1a001aa8:	460e      	mov	r6, r1
1a001aaa:	b14f      	cbz	r7, 1a001ac0 <__udivdi3+0x2c>
1a001aac:	f1c7 0320 	rsb	r3, r7, #32
1a001ab0:	40b9      	lsls	r1, r7
1a001ab2:	fa20 f603 	lsr.w	r6, r0, r3
1a001ab6:	fa02 f507 	lsl.w	r5, r2, r7
1a001aba:	430e      	orrs	r6, r1
1a001abc:	fa00 f407 	lsl.w	r4, r0, r7
1a001ac0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001ac4:	0c23      	lsrs	r3, r4, #16
1a001ac6:	fbb6 f0fe 	udiv	r0, r6, lr
1a001aca:	b2af      	uxth	r7, r5
1a001acc:	fb0e 6110 	mls	r1, lr, r0, r6
1a001ad0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001ad4:	fb07 f100 	mul.w	r1, r7, r0
1a001ad8:	4299      	cmp	r1, r3
1a001ada:	d909      	bls.n	1a001af0 <__udivdi3+0x5c>
1a001adc:	195b      	adds	r3, r3, r5
1a001ade:	f100 32ff 	add.w	r2, r0, #4294967295
1a001ae2:	f080 80ec 	bcs.w	1a001cbe <__udivdi3+0x22a>
1a001ae6:	4299      	cmp	r1, r3
1a001ae8:	f240 80e9 	bls.w	1a001cbe <__udivdi3+0x22a>
1a001aec:	3802      	subs	r0, #2
1a001aee:	442b      	add	r3, r5
1a001af0:	1a5a      	subs	r2, r3, r1
1a001af2:	b2a4      	uxth	r4, r4
1a001af4:	fbb2 f3fe 	udiv	r3, r2, lr
1a001af8:	fb0e 2213 	mls	r2, lr, r3, r2
1a001afc:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a001b00:	fb07 f703 	mul.w	r7, r7, r3
1a001b04:	4297      	cmp	r7, r2
1a001b06:	d908      	bls.n	1a001b1a <__udivdi3+0x86>
1a001b08:	1952      	adds	r2, r2, r5
1a001b0a:	f103 31ff 	add.w	r1, r3, #4294967295
1a001b0e:	f080 80d8 	bcs.w	1a001cc2 <__udivdi3+0x22e>
1a001b12:	4297      	cmp	r7, r2
1a001b14:	f240 80d5 	bls.w	1a001cc2 <__udivdi3+0x22e>
1a001b18:	3b02      	subs	r3, #2
1a001b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001b1e:	2600      	movs	r6, #0
1a001b20:	4631      	mov	r1, r6
1a001b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001b26:	428b      	cmp	r3, r1
1a001b28:	d847      	bhi.n	1a001bba <__udivdi3+0x126>
1a001b2a:	fab3 f683 	clz	r6, r3
1a001b2e:	2e00      	cmp	r6, #0
1a001b30:	d148      	bne.n	1a001bc4 <__udivdi3+0x130>
1a001b32:	428b      	cmp	r3, r1
1a001b34:	d302      	bcc.n	1a001b3c <__udivdi3+0xa8>
1a001b36:	4282      	cmp	r2, r0
1a001b38:	f200 80cd 	bhi.w	1a001cd6 <__udivdi3+0x242>
1a001b3c:	2001      	movs	r0, #1
1a001b3e:	4631      	mov	r1, r6
1a001b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001b44:	b912      	cbnz	r2, 1a001b4c <__udivdi3+0xb8>
1a001b46:	2501      	movs	r5, #1
1a001b48:	fbb5 f5f2 	udiv	r5, r5, r2
1a001b4c:	fab5 f885 	clz	r8, r5
1a001b50:	f1b8 0f00 	cmp.w	r8, #0
1a001b54:	d177      	bne.n	1a001c46 <__udivdi3+0x1b2>
1a001b56:	1b4a      	subs	r2, r1, r5
1a001b58:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001b5c:	b2af      	uxth	r7, r5
1a001b5e:	2601      	movs	r6, #1
1a001b60:	fbb2 f0fe 	udiv	r0, r2, lr
1a001b64:	0c23      	lsrs	r3, r4, #16
1a001b66:	fb0e 2110 	mls	r1, lr, r0, r2
1a001b6a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a001b6e:	fb07 f300 	mul.w	r3, r7, r0
1a001b72:	428b      	cmp	r3, r1
1a001b74:	d907      	bls.n	1a001b86 <__udivdi3+0xf2>
1a001b76:	1949      	adds	r1, r1, r5
1a001b78:	f100 32ff 	add.w	r2, r0, #4294967295
1a001b7c:	d202      	bcs.n	1a001b84 <__udivdi3+0xf0>
1a001b7e:	428b      	cmp	r3, r1
1a001b80:	f200 80ba 	bhi.w	1a001cf8 <__udivdi3+0x264>
1a001b84:	4610      	mov	r0, r2
1a001b86:	1ac9      	subs	r1, r1, r3
1a001b88:	b2a4      	uxth	r4, r4
1a001b8a:	fbb1 f3fe 	udiv	r3, r1, lr
1a001b8e:	fb0e 1113 	mls	r1, lr, r3, r1
1a001b92:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a001b96:	fb07 f703 	mul.w	r7, r7, r3
1a001b9a:	42a7      	cmp	r7, r4
1a001b9c:	d908      	bls.n	1a001bb0 <__udivdi3+0x11c>
1a001b9e:	1964      	adds	r4, r4, r5
1a001ba0:	f103 32ff 	add.w	r2, r3, #4294967295
1a001ba4:	f080 808f 	bcs.w	1a001cc6 <__udivdi3+0x232>
1a001ba8:	42a7      	cmp	r7, r4
1a001baa:	f240 808c 	bls.w	1a001cc6 <__udivdi3+0x232>
1a001bae:	3b02      	subs	r3, #2
1a001bb0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001bb4:	4631      	mov	r1, r6
1a001bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001bba:	2600      	movs	r6, #0
1a001bbc:	4630      	mov	r0, r6
1a001bbe:	4631      	mov	r1, r6
1a001bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001bc4:	f1c6 0420 	rsb	r4, r6, #32
1a001bc8:	fa22 f504 	lsr.w	r5, r2, r4
1a001bcc:	40b3      	lsls	r3, r6
1a001bce:	432b      	orrs	r3, r5
1a001bd0:	fa20 fc04 	lsr.w	ip, r0, r4
1a001bd4:	fa01 f706 	lsl.w	r7, r1, r6
1a001bd8:	fa21 f504 	lsr.w	r5, r1, r4
1a001bdc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a001be0:	ea4c 0707 	orr.w	r7, ip, r7
1a001be4:	fbb5 f8fe 	udiv	r8, r5, lr
1a001be8:	0c39      	lsrs	r1, r7, #16
1a001bea:	fb0e 5518 	mls	r5, lr, r8, r5
1a001bee:	fa1f fc83 	uxth.w	ip, r3
1a001bf2:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a001bf6:	fb0c f108 	mul.w	r1, ip, r8
1a001bfa:	42a9      	cmp	r1, r5
1a001bfc:	fa02 f206 	lsl.w	r2, r2, r6
1a001c00:	d904      	bls.n	1a001c0c <__udivdi3+0x178>
1a001c02:	18ed      	adds	r5, r5, r3
1a001c04:	f108 34ff 	add.w	r4, r8, #4294967295
1a001c08:	d367      	bcc.n	1a001cda <__udivdi3+0x246>
1a001c0a:	46a0      	mov	r8, r4
1a001c0c:	1a6d      	subs	r5, r5, r1
1a001c0e:	b2bf      	uxth	r7, r7
1a001c10:	fbb5 f4fe 	udiv	r4, r5, lr
1a001c14:	fb0e 5514 	mls	r5, lr, r4, r5
1a001c18:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a001c1c:	fb0c fc04 	mul.w	ip, ip, r4
1a001c20:	458c      	cmp	ip, r1
1a001c22:	d904      	bls.n	1a001c2e <__udivdi3+0x19a>
1a001c24:	18c9      	adds	r1, r1, r3
1a001c26:	f104 35ff 	add.w	r5, r4, #4294967295
1a001c2a:	d35c      	bcc.n	1a001ce6 <__udivdi3+0x252>
1a001c2c:	462c      	mov	r4, r5
1a001c2e:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a001c32:	ebcc 0101 	rsb	r1, ip, r1
1a001c36:	fba4 2302 	umull	r2, r3, r4, r2
1a001c3a:	4299      	cmp	r1, r3
1a001c3c:	d348      	bcc.n	1a001cd0 <__udivdi3+0x23c>
1a001c3e:	d044      	beq.n	1a001cca <__udivdi3+0x236>
1a001c40:	4620      	mov	r0, r4
1a001c42:	2600      	movs	r6, #0
1a001c44:	e76c      	b.n	1a001b20 <__udivdi3+0x8c>
1a001c46:	f1c8 0420 	rsb	r4, r8, #32
1a001c4a:	fa01 f308 	lsl.w	r3, r1, r8
1a001c4e:	fa05 f508 	lsl.w	r5, r5, r8
1a001c52:	fa20 f704 	lsr.w	r7, r0, r4
1a001c56:	40e1      	lsrs	r1, r4
1a001c58:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001c5c:	431f      	orrs	r7, r3
1a001c5e:	fbb1 f6fe 	udiv	r6, r1, lr
1a001c62:	0c3a      	lsrs	r2, r7, #16
1a001c64:	fb0e 1116 	mls	r1, lr, r6, r1
1a001c68:	fa1f fc85 	uxth.w	ip, r5
1a001c6c:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a001c70:	fb0c f206 	mul.w	r2, ip, r6
1a001c74:	429a      	cmp	r2, r3
1a001c76:	fa00 f408 	lsl.w	r4, r0, r8
1a001c7a:	d907      	bls.n	1a001c8c <__udivdi3+0x1f8>
1a001c7c:	195b      	adds	r3, r3, r5
1a001c7e:	f106 31ff 	add.w	r1, r6, #4294967295
1a001c82:	d237      	bcs.n	1a001cf4 <__udivdi3+0x260>
1a001c84:	429a      	cmp	r2, r3
1a001c86:	d935      	bls.n	1a001cf4 <__udivdi3+0x260>
1a001c88:	3e02      	subs	r6, #2
1a001c8a:	442b      	add	r3, r5
1a001c8c:	1a9b      	subs	r3, r3, r2
1a001c8e:	b2bf      	uxth	r7, r7
1a001c90:	fbb3 f0fe 	udiv	r0, r3, lr
1a001c94:	fb0e 3310 	mls	r3, lr, r0, r3
1a001c98:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a001c9c:	fb0c f100 	mul.w	r1, ip, r0
1a001ca0:	4299      	cmp	r1, r3
1a001ca2:	d907      	bls.n	1a001cb4 <__udivdi3+0x220>
1a001ca4:	195b      	adds	r3, r3, r5
1a001ca6:	f100 32ff 	add.w	r2, r0, #4294967295
1a001caa:	d221      	bcs.n	1a001cf0 <__udivdi3+0x25c>
1a001cac:	4299      	cmp	r1, r3
1a001cae:	d91f      	bls.n	1a001cf0 <__udivdi3+0x25c>
1a001cb0:	3802      	subs	r0, #2
1a001cb2:	442b      	add	r3, r5
1a001cb4:	1a5a      	subs	r2, r3, r1
1a001cb6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a001cba:	4667      	mov	r7, ip
1a001cbc:	e750      	b.n	1a001b60 <__udivdi3+0xcc>
1a001cbe:	4610      	mov	r0, r2
1a001cc0:	e716      	b.n	1a001af0 <__udivdi3+0x5c>
1a001cc2:	460b      	mov	r3, r1
1a001cc4:	e729      	b.n	1a001b1a <__udivdi3+0x86>
1a001cc6:	4613      	mov	r3, r2
1a001cc8:	e772      	b.n	1a001bb0 <__udivdi3+0x11c>
1a001cca:	40b0      	lsls	r0, r6
1a001ccc:	4290      	cmp	r0, r2
1a001cce:	d2b7      	bcs.n	1a001c40 <__udivdi3+0x1ac>
1a001cd0:	1e60      	subs	r0, r4, #1
1a001cd2:	2600      	movs	r6, #0
1a001cd4:	e724      	b.n	1a001b20 <__udivdi3+0x8c>
1a001cd6:	4630      	mov	r0, r6
1a001cd8:	e722      	b.n	1a001b20 <__udivdi3+0x8c>
1a001cda:	42a9      	cmp	r1, r5
1a001cdc:	d995      	bls.n	1a001c0a <__udivdi3+0x176>
1a001cde:	f1a8 0802 	sub.w	r8, r8, #2
1a001ce2:	441d      	add	r5, r3
1a001ce4:	e792      	b.n	1a001c0c <__udivdi3+0x178>
1a001ce6:	458c      	cmp	ip, r1
1a001ce8:	d9a0      	bls.n	1a001c2c <__udivdi3+0x198>
1a001cea:	3c02      	subs	r4, #2
1a001cec:	4419      	add	r1, r3
1a001cee:	e79e      	b.n	1a001c2e <__udivdi3+0x19a>
1a001cf0:	4610      	mov	r0, r2
1a001cf2:	e7df      	b.n	1a001cb4 <__udivdi3+0x220>
1a001cf4:	460e      	mov	r6, r1
1a001cf6:	e7c9      	b.n	1a001c8c <__udivdi3+0x1f8>
1a001cf8:	3802      	subs	r0, #2
1a001cfa:	4429      	add	r1, r5
1a001cfc:	e743      	b.n	1a001b86 <__udivdi3+0xf2>
1a001cfe:	bf00      	nop

1a001d00 <memset>:
1a001d00:	4402      	add	r2, r0
1a001d02:	4603      	mov	r3, r0
1a001d04:	4293      	cmp	r3, r2
1a001d06:	d002      	beq.n	1a001d0e <memset+0xe>
1a001d08:	f803 1b01 	strb.w	r1, [r3], #1
1a001d0c:	e7fa      	b.n	1a001d04 <memset+0x4>
1a001d0e:	4770      	bx	lr

1a001d10 <UART_PClock>:
1a001d10:	0081 0082 00a1 00a2                         ........

1a001d18 <UART_BClock>:
1a001d18:	01c2 01a2 0182 0162                         ......b.

1a001d20 <InitClkStates>:
1a001d20:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a001d30:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001d40:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a001d50:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a001d60:	111a 0001 111b 0001                         ........

1a001d68 <periph_to_base>:
1a001d68:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a001d78:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a001d88:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a001d98:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a001da8:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a001db8:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a001dc8:	0222 0222 000d 0223 0223 001c 0201 0804     "."...#.#.......
1a001dd8:	0f03 0f0f 00ff 0000                         ........

1a001de0 <InitClkStates>:
1a001de0:	0308 0001 0307 0001 0f01 0101               ............

1a001dec <pinmuxing>:
1a001dec:	0a02 0040 0b02 0040 0c02 0040 0002 0044     ..@...@...@...D.
1a001dfc:	0102 0044 0202 0044 0302 0052 0402 0052     ..D...D...R...R.
1a001e0c:	0509 0052 0609 0057 0206 0057 0001 0050     ..R...W...W...P.
1a001e1c:	0101 0050 0201 0050 0601 0050 0f01 00f3     ..P...P...P.....
1a001e2c:	1001 00f7 1101 00f3 1201 00b3 1301 00f0     ................
1a001e3c:	1401 00b3 0707 00b6 0000 00f2 0100 00b6     ................

1a001e4c <ExtRateIn>:
1a001e4c:	0000 0000                                   ....

1a001e50 <OscRateIn>:
1a001e50:	1b00 00b7                                   ....

1a001e54 <gpioLEDBits>:
1a001e54:	0e00 0b01 0c01 0005 0105 0205               ............
