# The-project-of-Verilog
Some design examples of Verilog about digital circuits
1.sync_fifo ver1&ver2 in verilog and their testbench
2.async fifo ver1 in verilog and it's testbench
