#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Nov 28 00:24:21 2018
# Process ID: 8224
# Log file: D:/FPGA/shiyan_10/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/shiyan_10/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/shiyan_10/pa.fromNetlist.tcl
startgroup
set_property package_pin V8 [get_ports clk]
endgroup
startgroup
set_property package_pin AA8 [get_ports j]
endgroup
startgroup
set_property package_pin AB6 [get_ports k]
endgroup
startgroup
set_property package_pin R1 [get_ports q]
endgroup
startgroup
set_property package_pin P2 [get_ports qb]
endgroup
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list j]]
set_property iostandard LVCMOS18 [get_ports [list k]]
set_property iostandard LVCMOS18 [get_ports [list q]]
set_property iostandard LVCMOS18 [get_ports [list qb]]
save_constraints
