Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 19 19:09:06 2018
| Host         : DESKTOP-8AQBG2A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4882 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.030        0.000                      0                 6505        0.045        0.000                      0                 6505        3.000        0.000                       0                  4890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          5.087        0.000                      0                   80        0.188        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          3.030        0.000                      0                 6405        0.128        0.000                      0                 6405        8.750        0.000                       0                  4831  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        5.087        0.000                      0                   80        0.188        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        3.032        0.000                      0                 6405        0.128        0.000                      0                 6405        8.750        0.000                       0                  4831  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          5.087        0.000                      0                   80        0.114        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          5.278        0.000                      0                   13        0.122        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          5.278        0.000                      0                   13        0.122        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          3.030        0.000                      0                 6405        0.045        0.000                      0                 6405  
clk_out1_timer    clk_out1_timer_1        5.087        0.000                      0                   80        0.114        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        5.280        0.000                      0                   13        0.124        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        3.030        0.000                      0                 6405        0.045        0.000                      0                 6405  
clk_out1_timer_1  clk_out2_timer_1        5.280        0.000                      0                   13        0.124        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           6.887        0.000                      0                   15        0.225        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           6.889        0.000                      0                   15        0.227        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         6.887        0.000                      0                   15        0.225        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         6.889        0.000                      0                   15        0.227        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.291ns (30.921%)  route 2.884ns (69.079%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.233    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.520    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.072    -0.548    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.356    Inst_debounce4/delay2[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.550    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.247%)  route 0.156ns (42.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.156    -0.295    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.121    -0.478    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.150    -0.305    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.057    -0.539    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.404%)  route 0.184ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.298    Inst_debounce4/delay1[1]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.070    -0.534    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.003%)  route 0.187ns (56.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.294    Inst_debounce4/delay1[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.066    -0.538    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.534    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.391%)  route 0.175ns (45.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.276    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.479    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.172    -0.283    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.535    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y38     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y38     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37     Inst_debounce4/delay2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X55Y54         FDRE (Setup_fdre_C_R)       -0.426     8.420    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.805ns  (logic 1.973ns (28.991%)  route 4.832ns (71.009%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.559     9.047    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y55         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.524     9.571 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/Q
                         net (fo=1, routed)           0.684    10.255    my_Master/HCU_Master/q[26]
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.379 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.286    10.666    my_Master/HCU_Master/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.117    10.783 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.848    11.631    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I1_O)        0.377    12.008 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.808    12.816    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.326    13.142 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.211    14.353    my_Master/HCU_Master/Tbusst[31]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.355    14.708 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.995    15.703    my_Master/HCU_Master/Y[31]
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.853 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.853    my_Master/Stack_Master/R0/D[31]
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.436    18.440    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.562    19.002    
                         clock uncertainty           -0.084    18.918    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.075    18.993    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.191ns (70.705%)  route 0.079ns (29.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.079     9.603    my_Master/HCU_Master/Inst_returnstack/stack_ptr[0]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.045     9.648 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.648    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.828     9.138    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.391    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.124     9.515    my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.515    
                         arrival time                           9.648    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X44Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.425    my_Master/HCU_Master/p_3_in[0]
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.380 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.832    -0.858    my_Master/HCU_Master/clk_out2
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092    -0.514    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y52     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y52     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.460    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.460    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.460    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.460    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.460    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.291ns (30.921%)  route 2.884ns (69.079%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.233    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.520    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.072    -0.548    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.356    Inst_debounce4/delay2[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.550    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.247%)  route 0.156ns (42.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.156    -0.295    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.121    -0.478    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.150    -0.305    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.057    -0.539    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.404%)  route 0.184ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.298    Inst_debounce4/delay1[1]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.070    -0.534    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.003%)  route 0.187ns (56.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.294    Inst_debounce4/delay1[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.066    -0.538    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.534    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.391%)  route 0.175ns (45.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.276    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.479    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.172    -0.283    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.535    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y38     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y38     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38     D7seg_display/cpt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37     Inst_debounce4/delay2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.082     8.848    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.329    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.082     8.848    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.329    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.082     8.848    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.329    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.082     8.848    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.329    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.082     8.848    
    SLICE_X55Y54         FDRE (Setup_fdre_C_R)       -0.426     8.422    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.805ns  (logic 1.973ns (28.991%)  route 4.832ns (71.009%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.559     9.047    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y55         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.524     9.571 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/Q
                         net (fo=1, routed)           0.684    10.255    my_Master/HCU_Master/q[26]
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.379 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.286    10.666    my_Master/HCU_Master/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.117    10.783 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.848    11.631    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I1_O)        0.377    12.008 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.808    12.816    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.326    13.142 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.211    14.353    my_Master/HCU_Master/Tbusst[31]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.355    14.708 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.995    15.703    my_Master/HCU_Master/Y[31]
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.853 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.853    my_Master/Stack_Master/R0/D[31]
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.436    18.440    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.562    19.002    
                         clock uncertainty           -0.082    18.920    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.075    18.995    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.082     8.856    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.328    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.082     8.856    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.328    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.082     8.856    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.328    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.082     8.856    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.328    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.646    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.191ns (70.705%)  route 0.079ns (29.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.079     9.603    my_Master/HCU_Master/Inst_returnstack/stack_ptr[0]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.045     9.648 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.648    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.828     9.138    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.391    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.124     9.515    my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.515    
                         arrival time                           9.648    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X44Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.425    my_Master/HCU_Master/p_3_in[0]
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.380 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.832    -0.858    my_Master/HCU_Master/clk_out2
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092    -0.514    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y53     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y51     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y52     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y52     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.291ns (30.921%)  route 2.884ns (69.079%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.233    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.446    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.072    -0.474    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.356    Inst_debounce4/delay2[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.476    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.247%)  route 0.156ns (42.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.156    -0.295    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.121    -0.404    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.150    -0.305    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.057    -0.465    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.404%)  route 0.184ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.298    Inst_debounce4/delay1[1]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.070    -0.460    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.003%)  route 0.187ns (56.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.294    Inst_debounce4/delay1[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.066    -0.464    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.460    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.391%)  route 0.175ns (45.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.276    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.405    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.172    -0.283    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.461    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.109ns  (logic 0.766ns (18.642%)  route 3.343ns (81.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.539    13.158    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X33Y38         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.472    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.472    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.472    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.948ns  (logic 0.766ns (19.404%)  route 3.182ns (80.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.793    12.873    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.997 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.997    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.029    18.670    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.144%)  route 3.037ns (79.856%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.648    12.728    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.124    12.852 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.852    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.282ns  (logic 0.642ns (19.564%)  route 2.640ns (80.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.251    12.331    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.067    18.576    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.436%)  route 2.502ns (76.564%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.194    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.318 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.318    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.077    18.718    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.457%)  route 2.499ns (76.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.110    12.191    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.124    12.315 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.315    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.081    18.722    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.541%)  route 2.113ns (78.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 9.051 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.563     9.051    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     9.507 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           2.113    11.620    Inst_debounce4/delay3[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.744 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.744    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081    18.723    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  6.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.380%)  route 0.547ns (74.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.547     0.067    Inst_debounce4/delay3[3]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.112 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.112    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.091    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.244%)  route 0.551ns (74.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           0.551     0.071    Inst_debounce4/delay3[0]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.116 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.116    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.092    -0.008    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.597%)  route 0.602ns (76.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.602     0.123    Inst_debounce4/delay3[1]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.168 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.610     0.129    Inst_debounce4/delay1[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.174 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.174    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.254ns (27.439%)  route 0.672ns (72.561%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.436     0.259    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.304 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.304    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     0.019    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.254ns (27.380%)  route 0.674ns (72.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.438     0.261    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.306 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120     0.018    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.972%)  route 0.701ns (77.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.466     0.288    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.030    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.254ns (22.480%)  route 0.876ns (77.520%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.641     0.464    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.509    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091    -0.010    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.254ns (21.420%)  route 0.932ns (78.580%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.697     0.519    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.564 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.564    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091    -0.011    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.254ns (22.642%)  route 0.868ns (77.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.504     0.327    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.500    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X34Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.118    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.109ns  (logic 0.766ns (18.642%)  route 3.343ns (81.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.539    13.158    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X33Y38         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.472    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.472    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.472    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.948ns  (logic 0.766ns (19.404%)  route 3.182ns (80.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.793    12.873    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.997 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.997    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.029    18.670    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.144%)  route 3.037ns (79.856%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.648    12.728    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.124    12.852 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.852    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.282ns  (logic 0.642ns (19.564%)  route 2.640ns (80.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.251    12.331    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.067    18.576    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.436%)  route 2.502ns (76.564%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.194    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.318 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.318    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.077    18.718    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.457%)  route 2.499ns (76.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.110    12.191    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.124    12.315 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.315    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.081    18.722    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.541%)  route 2.113ns (78.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 9.051 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.563     9.051    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     9.507 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           2.113    11.620    Inst_debounce4/delay3[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.744 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.744    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081    18.723    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  6.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.380%)  route 0.547ns (74.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.547     0.067    Inst_debounce4/delay3[3]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.112 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.112    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.091    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.244%)  route 0.551ns (74.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           0.551     0.071    Inst_debounce4/delay3[0]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.116 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.116    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.092    -0.008    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.597%)  route 0.602ns (76.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.602     0.123    Inst_debounce4/delay3[1]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.168 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.610     0.129    Inst_debounce4/delay1[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.174 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.174    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.254ns (27.439%)  route 0.672ns (72.561%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.436     0.259    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.304 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.304    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     0.019    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.254ns (27.380%)  route 0.674ns (72.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.438     0.261    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.306 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120     0.018    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.972%)  route 0.701ns (77.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.466     0.288    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.030    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.254ns (22.480%)  route 0.876ns (77.520%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.641     0.464    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.509    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091    -0.010    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.254ns (21.420%)  route 0.932ns (78.580%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.697     0.519    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.564 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.564    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091    -0.011    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.254ns (22.642%)  route 0.868ns (77.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.504     0.327    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.500    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X34Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.118    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X55Y54         FDRE (Setup_fdre_C_R)       -0.426     8.420    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.805ns  (logic 1.973ns (28.991%)  route 4.832ns (71.009%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.559     9.047    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y55         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.524     9.571 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/Q
                         net (fo=1, routed)           0.684    10.255    my_Master/HCU_Master/q[26]
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.379 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.286    10.666    my_Master/HCU_Master/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.117    10.783 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.848    11.631    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I1_O)        0.377    12.008 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.808    12.816    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.326    13.142 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.211    14.353    my_Master/HCU_Master/Tbusst[31]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.355    14.708 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.995    15.703    my_Master/HCU_Master/Y[31]
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.853 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.853    my_Master/Stack_Master/R0/D[31]
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.436    18.440    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.562    19.002    
                         clock uncertainty           -0.084    18.918    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.075    18.993    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.191ns (70.705%)  route 0.079ns (29.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.079     9.603    my_Master/HCU_Master/Inst_returnstack/stack_ptr[0]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.045     9.648 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.648    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.828     9.138    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.391    
                         clock uncertainty            0.084     9.474    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.124     9.598    my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.598    
                         arrival time                           9.648    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X44Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.425    my_Master/HCU_Master/p_3_in[0]
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.380 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.832    -0.858    my_Master/HCU_Master/clk_out2
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092    -0.431    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.291ns (29.919%)  route 3.024ns (70.081%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.690     3.372    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.602     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.524     8.459    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.291ns (30.921%)  route 2.884ns (69.079%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.233    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.291ns (30.987%)  route 2.875ns (69.013%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.925     0.500    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     0.624 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.752     1.376    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.124     1.500 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.500    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.901 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.657     2.558    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.224    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y43         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.446    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.072    -0.474    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.356    Inst_debounce4/delay2[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.476    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.247%)  route 0.156ns (42.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.156    -0.295    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.121    -0.404    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.150    -0.305    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.057    -0.465    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.404%)  route 0.184ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.298    Inst_debounce4/delay1[1]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.070    -0.460    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.003%)  route 0.187ns (56.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.294    Inst_debounce4/delay1[2]
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.066    -0.464    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[0]
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.070    -0.460    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.391%)  route 0.175ns (45.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.276    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.405    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.172    -0.283    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.461    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.109ns  (logic 0.766ns (18.642%)  route 3.343ns (81.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.539    13.158    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X33Y38         FDRE (Setup_fdre_C_CE)      -0.205    18.439    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.439    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.474    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.474    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.474    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.948ns  (logic 0.766ns (19.404%)  route 3.182ns (80.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.793    12.873    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.997 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.997    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.029    18.672    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.144%)  route 3.037ns (79.856%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.648    12.728    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.124    12.852 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.852    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.029    18.673    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.282ns  (logic 0.642ns (19.564%)  route 2.640ns (80.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.251    12.331    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.067    18.578    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.436%)  route 2.502ns (76.564%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.194    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.318 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.318    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.077    18.720    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.457%)  route 2.499ns (76.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.110    12.191    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.124    12.315 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.315    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.081    18.724    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.541%)  route 2.113ns (78.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 9.051 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.563     9.051    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     9.507 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           2.113    11.620    Inst_debounce4/delay3[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.744 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.744    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081    18.725    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  6.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.380%)  route 0.547ns (74.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.547     0.067    Inst_debounce4/delay3[3]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.112 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.112    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.244%)  route 0.551ns (74.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           0.551     0.071    Inst_debounce4/delay3[0]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.116 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.116    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.092    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.597%)  route 0.602ns (76.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.602     0.123    Inst_debounce4/delay3[1]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.168 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.610     0.129    Inst_debounce4/delay1[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.174 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.174    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.254ns (27.439%)  route 0.672ns (72.561%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.436     0.259    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.304 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.304    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.254ns (27.380%)  route 0.674ns (72.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.438     0.261    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.306 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120     0.016    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.972%)  route 0.701ns (77.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.466     0.288    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.032    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.254ns (22.480%)  route 0.876ns (77.520%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.641     0.464    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.509    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091    -0.012    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.254ns (21.420%)  route 0.932ns (78.580%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.697     0.519    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.564 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.564    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091    -0.013    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.254ns (22.642%)  route 0.868ns (77.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.504     0.327    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.500    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X34Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.120    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[23]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X54Y54         FDRE (Setup_fdre_C_R)       -0.519     8.327    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.456ns (7.298%)  route 5.792ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  reset_Homade_reg/Q
                         net (fo=150, routed)         5.792     5.297    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442     8.446    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X55Y54         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.084     8.846    
    SLICE_X55Y54         FDRE (Setup_fdre_C_R)       -0.426     8.420    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.805ns  (logic 1.973ns (28.991%)  route 4.832ns (71.009%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.559     9.047    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y55         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.524     9.571 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/Q
                         net (fo=1, routed)           0.684    10.255    my_Master/HCU_Master/q[26]
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.379 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.286    10.666    my_Master/HCU_Master/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.117    10.783 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.848    11.631    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I1_O)        0.377    12.008 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.808    12.816    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.326    13.142 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.211    14.353    my_Master/HCU_Master/Tbusst[31]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.355    14.708 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.995    15.703    my_Master/HCU_Master/Y[31]
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.853 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.853    my_Master/Stack_Master/R0/D[31]
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.436    18.440    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y52         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.562    19.002    
                         clock uncertainty           -0.084    18.918    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.075    18.993    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.580ns (9.659%)  route 5.425ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         4.630     4.135    my_Master/HCU_Master/Inst_returnstack/reset
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.259 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_2__0/O
                         net (fo=16, routed)          0.795     5.053    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WE
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441     8.446    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.084     8.854    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.326    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.167ns (43.017%)  route 0.221ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.567     9.386    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X56Y50         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDSE (Prop_fdse_C_Q)         0.167     9.553 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[3]/Q
                         net (fo=50, routed)          0.221     9.774    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.835     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/WCLK
    SLICE_X56Y51         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.256     9.402    
                         clock uncertainty            0.084     9.485    
    SLICE_X56Y51         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     9.729    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.191ns (70.705%)  route 0.079ns (29.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.079     9.603    my_Master/HCU_Master/Inst_returnstack/stack_ptr[0]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.045     9.648 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.648    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.828     9.138    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X52Y31         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.391    
                         clock uncertainty            0.084     9.474    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.124     9.598    my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.598    
                         arrival time                           9.648    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X44Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.425    my_Master/HCU_Master/p_3_in[0]
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.380 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.832    -0.858    my_Master/HCU_Master/clk_out2
    SLICE_X45Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092    -0.431    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.109ns  (logic 0.766ns (18.642%)  route 3.343ns (81.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.539    13.158    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X33Y38         FDRE (Setup_fdre_C_CE)      -0.205    18.439    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.439    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.474    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.474    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 0.766ns (19.340%)  route 3.195ns (80.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.414    12.495    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.010    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.474    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.948ns  (logic 0.766ns (19.404%)  route 3.182ns (80.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.793    12.873    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.997 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.997    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.029    18.672    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.144%)  route 3.037ns (79.856%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.648    12.728    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.124    12.852 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.852    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.029    18.673    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.282ns  (logic 0.642ns (19.564%)  route 2.640ns (80.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.251    12.331    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.067    18.578    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.436%)  route 2.502ns (76.564%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.194    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.318 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.318    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.077    18.720    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.457%)  route 2.499ns (76.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.389    10.956    Inst_debounce4/delay1[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124    11.080 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.110    12.191    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.124    12.315 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.315    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.081    18.724    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.541%)  route 2.113ns (78.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 9.051 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.563     9.051    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     9.507 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           2.113    11.620    Inst_debounce4/delay3[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.744 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.744    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081    18.725    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  6.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.380%)  route 0.547ns (74.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.547     0.067    Inst_debounce4/delay3[3]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.112 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.112    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.244%)  route 0.551ns (74.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           0.551     0.071    Inst_debounce4/delay3[0]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.116 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.116    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y39         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.092    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.597%)  route 0.602ns (76.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.602     0.123    Inst_debounce4/delay3[1]
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.168 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.610     0.129    Inst_debounce4/delay1[2]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.174 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.174    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.254ns (27.439%)  route 0.672ns (72.561%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.436     0.259    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.304 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.304    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.254ns (27.380%)  route 0.674ns (72.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.438     0.261    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.306 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120     0.016    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.972%)  route 0.701ns (77.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.466     0.288    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X32Y40         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.032    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.254ns (22.480%)  route 0.876ns (77.520%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.641     0.464    My_arbitre/Btn[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.509    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X33Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091    -0.012    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.254ns (21.420%)  route 0.932ns (78.580%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.697     0.519    My_arbitre/Btn[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.564 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.564    My_arbitre/it_homade_i[0]
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X35Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091    -0.013    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.254ns (22.642%)  route 0.868ns (77.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.235    -0.222    Inst_debounce4/delay2[4]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045    -0.177 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.504     0.327    My_arbitre/Btn[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.500    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.829    -0.861    My_arbitre/clk_out2
    SLICE_X34Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X34Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.120    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.322    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.322    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        6.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.324    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.324    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.322    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.322    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.195    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        6.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.847     1.351    Inst_debounce4/reset
    SLICE_X28Y38         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y38         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.842     1.347    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.324    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        1.560    -0.952    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  reset_Homade_reg/Q
                         net (fo=150, routed)         1.663     1.167    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.324    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  7.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.512     0.030    Inst_debounce4/reset
    SLICE_X28Y35         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y35         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.197    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.698     0.216    Inst_debounce4/reset
    SLICE_X30Y37         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X30Y37         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4829, routed)        0.559    -0.622    clk50
    SLICE_X32Y35         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  reset_Homade_reg/Q
                         net (fo=150, routed)         0.766     0.285    Inst_debounce4/reset
    SLICE_X29Y38         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y38         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.479    





