// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lsc_out_4200_dout,
        lsc_out_4200_empty_n,
        lsc_out_4200_read,
        aecin_4202_din,
        aecin_4202_full_n,
        aecin_4202_write,
        mul_ln165,
        offset_buffer_V_2_1_address0,
        offset_buffer_V_2_1_ce0,
        offset_buffer_V_2_1_we0,
        offset_buffer_V_2_1_d0,
        offset_buffer_V_2_1_address1,
        offset_buffer_V_2_1_ce1,
        offset_buffer_V_2_1_q1,
        offset_buffer_V_1_1_address0,
        offset_buffer_V_1_1_ce0,
        offset_buffer_V_1_1_we0,
        offset_buffer_V_1_1_d0,
        offset_buffer_V_1_1_address1,
        offset_buffer_V_1_1_ce1,
        offset_buffer_V_1_1_q1,
        offset_buffer_V_0_1_address0,
        offset_buffer_V_0_1_ce0,
        offset_buffer_V_0_1_we0,
        offset_buffer_V_0_1_d0,
        offset_buffer_V_0_1_address1,
        offset_buffer_V_0_1_ce1,
        offset_buffer_V_0_1_q1,
        offset_buffer_V_2_0_address0,
        offset_buffer_V_2_0_ce0,
        offset_buffer_V_2_0_we0,
        offset_buffer_V_2_0_d0,
        offset_buffer_V_2_0_address1,
        offset_buffer_V_2_0_ce1,
        offset_buffer_V_2_0_q1,
        offset_buffer_V_1_0_address0,
        offset_buffer_V_1_0_ce0,
        offset_buffer_V_1_0_we0,
        offset_buffer_V_1_0_d0,
        offset_buffer_V_1_0_address1,
        offset_buffer_V_1_0_ce1,
        offset_buffer_V_1_0_q1,
        trunc_ln,
        offset_buffer_V_0_0_address0,
        offset_buffer_V_0_0_ce0,
        offset_buffer_V_0_0_we0,
        offset_buffer_V_0_0_d0,
        offset_buffer_V_0_0_address1,
        offset_buffer_V_0_0_ce1,
        offset_buffer_V_0_0_q1,
        add_ln165
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] lsc_out_4200_dout;
input   lsc_out_4200_empty_n;
output   lsc_out_4200_read;
output  [47:0] aecin_4202_din;
input   aecin_4202_full_n;
output   aecin_4202_write;
input  [23:0] mul_ln165;
output  [10:0] offset_buffer_V_2_1_address0;
output   offset_buffer_V_2_1_ce0;
output   offset_buffer_V_2_1_we0;
output  [12:0] offset_buffer_V_2_1_d0;
output  [10:0] offset_buffer_V_2_1_address1;
output   offset_buffer_V_2_1_ce1;
input  [12:0] offset_buffer_V_2_1_q1;
output  [10:0] offset_buffer_V_1_1_address0;
output   offset_buffer_V_1_1_ce0;
output   offset_buffer_V_1_1_we0;
output  [12:0] offset_buffer_V_1_1_d0;
output  [10:0] offset_buffer_V_1_1_address1;
output   offset_buffer_V_1_1_ce1;
input  [12:0] offset_buffer_V_1_1_q1;
output  [10:0] offset_buffer_V_0_1_address0;
output   offset_buffer_V_0_1_ce0;
output   offset_buffer_V_0_1_we0;
output  [12:0] offset_buffer_V_0_1_d0;
output  [10:0] offset_buffer_V_0_1_address1;
output   offset_buffer_V_0_1_ce1;
input  [12:0] offset_buffer_V_0_1_q1;
output  [10:0] offset_buffer_V_2_0_address0;
output   offset_buffer_V_2_0_ce0;
output   offset_buffer_V_2_0_we0;
output  [14:0] offset_buffer_V_2_0_d0;
output  [10:0] offset_buffer_V_2_0_address1;
output   offset_buffer_V_2_0_ce1;
input  [14:0] offset_buffer_V_2_0_q1;
output  [10:0] offset_buffer_V_1_0_address0;
output   offset_buffer_V_1_0_ce0;
output   offset_buffer_V_1_0_we0;
output  [14:0] offset_buffer_V_1_0_d0;
output  [10:0] offset_buffer_V_1_0_address1;
output   offset_buffer_V_1_0_ce1;
input  [14:0] offset_buffer_V_1_0_q1;
input  [11:0] trunc_ln;
output  [10:0] offset_buffer_V_0_0_address0;
output   offset_buffer_V_0_0_ce0;
output   offset_buffer_V_0_0_we0;
output  [14:0] offset_buffer_V_0_0_d0;
output  [10:0] offset_buffer_V_0_0_address1;
output   offset_buffer_V_0_0_ce1;
input  [14:0] offset_buffer_V_0_0_q1;
input  [11:0] add_ln165;

reg ap_idle;
reg lsc_out_4200_read;
reg aecin_4202_write;
reg offset_buffer_V_2_1_ce0;
reg offset_buffer_V_2_1_we0;
reg offset_buffer_V_2_1_ce1;
reg offset_buffer_V_1_1_ce0;
reg offset_buffer_V_1_1_we0;
reg offset_buffer_V_1_1_ce1;
reg offset_buffer_V_0_1_ce0;
reg offset_buffer_V_0_1_we0;
reg offset_buffer_V_0_1_ce1;
reg offset_buffer_V_2_0_ce0;
reg offset_buffer_V_2_0_we0;
reg offset_buffer_V_2_0_ce1;
reg offset_buffer_V_1_0_ce0;
reg offset_buffer_V_1_0_we0;
reg offset_buffer_V_1_0_ce1;
reg offset_buffer_V_0_0_ce0;
reg offset_buffer_V_0_0_we0;
reg offset_buffer_V_0_0_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln179_reg_2544;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] icmp_ln179_reg_2544_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln165_fu_448_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    aecin_4202_blk_n;
wire    ap_block_pp0_stage0;
reg    lsc_out_4200_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] trunc_ln170_fu_469_p1;
reg   [10:0] trunc_ln170_reg_2539;
reg   [10:0] trunc_ln170_reg_2539_pp0_iter2_reg;
reg   [10:0] trunc_ln170_reg_2539_pp0_iter3_reg;
wire   [0:0] icmp_ln179_fu_473_p2;
reg   [0:0] icmp_ln179_reg_2544_pp0_iter2_reg;
wire   [63:0] idxprom145_fu_478_p1;
reg   [63:0] idxprom145_reg_2548;
wire   [0:0] cmp175_fu_485_p2;
reg   [0:0] cmp175_reg_2555;
reg   [0:0] cmp175_reg_2555_pp0_iter2_reg;
reg   [0:0] cmp175_reg_2555_pp0_iter3_reg;
wire   [0:0] cmp191_fu_491_p2;
reg   [0:0] cmp191_reg_2559;
reg   [0:0] cmp191_reg_2559_pp0_iter2_reg;
reg   [0:0] cmp191_reg_2559_pp0_iter3_reg;
reg  signed [14:0] offset_buffer_V_0_0_load_reg_2590;
wire   [7:0] trunc_ln70_2_fu_517_p1;
reg   [7:0] trunc_ln70_2_reg_2595;
reg  signed [14:0] offset_buffer_V_1_0_load_reg_2600;
wire   [7:0] trunc_ln70_4_fu_521_p1;
reg   [7:0] trunc_ln70_4_reg_2605;
reg  signed [14:0] offset_buffer_V_2_0_load_reg_2610;
wire   [7:0] trunc_ln70_6_fu_525_p1;
reg   [7:0] trunc_ln70_6_reg_2615;
reg  signed [15:0] arrayidx20713367_load_reg_2635;
wire   [0:0] tmp_41_fu_629_p3;
reg   [0:0] tmp_41_reg_2642;
wire   [7:0] trunc_ln674_fu_667_p1;
reg   [7:0] trunc_ln674_reg_2647;
wire  signed [8:0] q_err_3rd_local_V_10_fu_671_p3;
reg  signed [8:0] q_err_3rd_local_V_10_reg_2652;
reg  signed [15:0] arrayidx20713367_load_1_reg_2658;
wire   [7:0] out_tmp_V_1_fu_727_p3;
reg   [7:0] out_tmp_V_1_reg_2665;
wire   [0:0] tmp_44_fu_841_p3;
reg   [0:0] tmp_44_reg_2670;
wire   [7:0] trunc_ln674_2_fu_879_p1;
reg   [7:0] trunc_ln674_2_reg_2675;
wire  signed [8:0] q_err_3rd_local_V_9_fu_883_p3;
reg  signed [8:0] q_err_3rd_local_V_9_reg_2680;
reg  signed [15:0] arrayidx20713367_load_2_reg_2686;
wire   [7:0] out_tmp_V_3_fu_939_p3;
reg   [7:0] out_tmp_V_3_reg_2693;
wire   [0:0] tmp_47_fu_1053_p3;
reg   [0:0] tmp_47_reg_2698;
wire   [7:0] trunc_ln674_4_fu_1091_p1;
reg   [7:0] trunc_ln674_4_reg_2703;
wire  signed [8:0] q_err_3rd_local_V_8_fu_1095_p3;
reg  signed [8:0] q_err_3rd_local_V_8_reg_2708;
wire   [7:0] out_tmp_V_5_fu_1148_p3;
reg   [7:0] out_tmp_V_5_reg_2714;
reg   [9:0] lhs_3_reg_2719;
wire   [0:0] tmp_50_fu_1270_p3;
reg   [0:0] tmp_50_reg_2724;
reg   [8:0] tmp_19_reg_2731;
wire   [7:0] trunc_ln674_6_fu_1288_p1;
reg   [7:0] trunc_ln674_6_reg_2736;
wire  signed [8:0] q_err_3rd_local_V_7_fu_1292_p3;
reg  signed [8:0] q_err_3rd_local_V_7_reg_2741;
reg   [9:0] lhs_4_reg_2746;
wire   [0:0] tmp_53_fu_1428_p3;
reg   [0:0] tmp_53_reg_2751;
reg   [8:0] tmp_22_reg_2758;
wire   [7:0] trunc_ln674_8_fu_1446_p1;
reg   [7:0] trunc_ln674_8_reg_2763;
wire  signed [8:0] q_err_3rd_local_V_6_fu_1450_p3;
reg  signed [8:0] q_err_3rd_local_V_6_reg_2768;
reg   [9:0] lhs_5_reg_2773;
wire   [0:0] tmp_56_fu_1586_p3;
reg   [0:0] tmp_56_reg_2778;
reg   [8:0] tmp_25_reg_2785;
wire   [7:0] trunc_ln674_10_fu_1604_p1;
reg   [7:0] trunc_ln674_10_reg_2790;
wire  signed [8:0] q_err_3rd_local_V_fu_1608_p3;
reg  signed [8:0] q_err_3rd_local_V_reg_2795;
wire   [63:0] idxprom186_fu_1653_p1;
reg   [11:0] col_index_1_fu_158;
wire   [11:0] col_index_fu_496_p2;
wire    ap_loop_init;
reg   [14:0] arrayidx17918394_load_0130_fu_162;
reg   [14:0] arrayidx17918394_load_0_1100134_fu_166;
reg   [14:0] arrayidx17918394_load_0_2138_fu_170;
reg   [12:0] arrayidx17918394_load_0_1142_fu_174;
reg   [12:0] arrayidx17918394_load_0_1_1144_fu_178;
reg   [12:0] arrayidx17918394_load_0_1_2146_fu_182;
reg   [15:0] empty_fu_186;
wire   [15:0] select_ln218_1_fu_2008_p3;
reg   [15:0] empty_101_fu_190;
wire   [15:0] select_ln218_3_fu_2152_p3;
reg   [15:0] empty_102_fu_194;
wire   [15:0] select_ln218_5_fu_2296_p3;
reg   [15:0] arrayidx20713367_load_0_fu_198;
wire   [15:0] select_ln218_fu_1307_p3;
reg   [15:0] arrayidx20713367_load_0_1108_fu_202;
wire   [15:0] select_ln218_2_fu_1465_p3;
reg   [15:0] arrayidx20713367_load_0_2_fu_206;
wire   [15:0] select_ln218_4_fu_1623_p3;
reg   [23:0] indvar_flatten_fu_210;
wire   [23:0] add_ln165_1_fu_442_p2;
reg   [95:0] read_word_V_fu_214;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln170_fu_456_p2;
wire   [11:0] select_ln177_fu_461_p3;
wire  signed [14:0] trunc_ln70_2_fu_517_p0;
wire  signed [14:0] trunc_ln70_4_fu_521_p0;
wire  signed [14:0] trunc_ln70_6_fu_525_p0;
wire  signed [15:0] sext_ln1524_fu_539_p0;
wire  signed [15:0] trunc_ln70_fu_543_p0;
wire   [14:0] trunc_ln70_fu_543_p1;
wire   [17:0] shl_ln_fu_547_p3;
wire  signed [17:0] sext_ln1524_fu_539_p1;
wire   [17:0] q_2nd_err_scale7_5_fu_555_p2;
wire   [15:0] in_pixel_fu_535_p1;
wire   [13:0] q_2nd_err_scale7by16_fu_561_p4;
wire   [17:0] zext_ln70_fu_574_p1;
wire  signed [17:0] sext_ln70_1_fu_578_p1;
wire   [17:0] add_ln70_fu_596_p2;
wire  signed [17:0] sext_ln70_fu_571_p1;
wire   [7:0] trunc_ln70_1_fu_582_p1;
wire   [7:0] trunc_ln70_7_fu_586_p4;
wire   [7:0] add_ln200_fu_608_p2;
wire   [17:0] quatizer_in_V_5_fu_602_p2;
wire   [7:0] add_ln200_1_fu_614_p2;
wire   [9:0] lhs_fu_619_p4;
wire   [9:0] zext_ln1525_fu_637_p1;
wire   [8:0] tmp_fu_641_p4;
wire   [8:0] zext_ln1525_1_fu_651_p1;
wire   [9:0] p_Val2_5_fu_655_p2;
wire   [0:0] p_Result_8_fu_682_p3;
wire   [8:0] add_ln204_fu_661_p2;
wire   [0:0] tmp_43_fu_695_p3;
wire   [0:0] or_ln232_fu_690_p2;
wire   [0:0] or_ln1082_fu_707_p2;
wire   [0:0] or_ln232_6_fu_721_p2;
wire   [7:0] select_ln232_fu_713_p3;
wire   [7:0] out_tmp_V_fu_703_p1;
wire  signed [15:0] sext_ln1524_1_fu_745_p0;
wire  signed [15:0] trunc_ln70_3_fu_749_p0;
wire   [14:0] trunc_ln70_3_fu_749_p1;
wire   [17:0] shl_ln70_3_fu_753_p3;
wire  signed [17:0] sext_ln1524_1_fu_745_p1;
wire   [17:0] q_2nd_err_scale7_4_fu_761_p2;
wire   [15:0] in_pixel_1_fu_735_p4;
wire   [13:0] q_2nd_err_scale7by16_1_fu_767_p4;
wire  signed [17:0] sext_ln70_8_fu_777_p1;
wire   [17:0] zext_ln70_1_fu_780_p1;
wire   [17:0] add_ln70_5_fu_808_p2;
wire  signed [17:0] sext_ln70_9_fu_784_p1;
wire   [7:0] trunc_ln70_9_fu_798_p4;
wire   [7:0] trunc_ln70_8_fu_788_p4;
wire   [7:0] add_ln200_2_fu_820_p2;
wire   [17:0] quatizer_in_V_4_fu_814_p2;
wire   [7:0] add_ln200_3_fu_826_p2;
wire   [9:0] lhs_1_fu_831_p4;
wire   [9:0] zext_ln1525_2_fu_849_p1;
wire   [8:0] tmp_14_fu_853_p4;
wire   [8:0] zext_ln1525_3_fu_863_p1;
wire   [9:0] p_Val2_10_fu_867_p2;
wire   [0:0] p_Result_9_fu_894_p3;
wire   [8:0] add_ln204_1_fu_873_p2;
wire   [0:0] tmp_46_fu_907_p3;
wire   [0:0] or_ln232_1_fu_902_p2;
wire   [0:0] or_ln1082_1_fu_919_p2;
wire   [0:0] or_ln232_7_fu_933_p2;
wire   [7:0] select_ln232_2_fu_925_p3;
wire   [7:0] out_tmp_V_2_fu_915_p1;
wire  signed [15:0] sext_ln1524_2_fu_957_p0;
wire  signed [15:0] trunc_ln70_5_fu_961_p0;
wire   [14:0] trunc_ln70_5_fu_961_p1;
wire   [17:0] shl_ln70_6_fu_965_p3;
wire  signed [17:0] sext_ln1524_2_fu_957_p1;
wire   [17:0] q_2nd_err_scale7_3_fu_973_p2;
wire   [15:0] in_pixel_2_fu_947_p4;
wire   [13:0] q_2nd_err_scale7by16_2_fu_979_p4;
wire  signed [17:0] sext_ln70_15_fu_989_p1;
wire   [17:0] zext_ln70_2_fu_992_p1;
wire   [17:0] add_ln70_10_fu_1020_p2;
wire  signed [17:0] sext_ln70_16_fu_996_p1;
wire   [7:0] trunc_ln70_10_fu_1010_p4;
wire   [7:0] trunc_ln70_s_fu_1000_p4;
wire   [7:0] add_ln200_4_fu_1032_p2;
wire   [17:0] quatizer_in_V_3_fu_1026_p2;
wire   [7:0] add_ln200_5_fu_1038_p2;
wire   [9:0] lhs_2_fu_1043_p4;
wire   [9:0] zext_ln1525_4_fu_1061_p1;
wire   [8:0] tmp_16_fu_1065_p4;
wire   [8:0] zext_ln1525_5_fu_1075_p1;
wire   [9:0] p_Val2_15_fu_1079_p2;
wire   [0:0] p_Result_10_fu_1103_p3;
wire   [8:0] add_ln204_2_fu_1085_p2;
wire   [0:0] tmp_49_fu_1116_p3;
wire   [0:0] or_ln232_2_fu_1111_p2;
wire   [0:0] or_ln1082_2_fu_1128_p2;
wire   [0:0] or_ln232_8_fu_1142_p2;
wire   [7:0] select_ln232_4_fu_1134_p3;
wire   [7:0] out_tmp_V_4_fu_1124_p1;
wire   [11:0] shl_ln70_9_fu_1170_p4;
wire  signed [12:0] sext_ln70_33_fu_1180_p1;
wire  signed [12:0] sext_ln70_29_fu_1166_p1;
wire   [12:0] q_2nd_err_scale7_2_fu_1184_p2;
wire  signed [12:0] sext_ln70_21_fu_1200_p0;
wire   [15:0] in_pixel_3_fu_1156_p4;
wire   [8:0] tmp_18_fu_1190_p4;
wire  signed [12:0] trunc_ln70_17_fu_1222_p0;
wire   [17:0] zext_ln70_3_fu_1204_p1;
wire  signed [17:0] sext_ln70_22_fu_1208_p1;
wire   [17:0] add_ln70_15_fu_1236_p2;
wire  signed [17:0] sext_ln70_21_fu_1200_p1;
wire   [7:0] trunc_ln70_11_fu_1212_p4;
wire   [7:0] trunc_ln70_12_fu_1226_p4;
wire   [7:0] add_ln200_6_fu_1248_p2;
wire   [7:0] trunc_ln70_17_fu_1222_p1;
wire   [17:0] quatizer_in_V_2_fu_1242_p2;
wire   [7:0] add_ln200_7_fu_1254_p2;
wire  signed [15:0] sext_ln70_25_fu_1303_p1;
wire   [11:0] shl_ln70_10_fu_1328_p4;
wire  signed [12:0] sext_ln70_40_fu_1338_p1;
wire  signed [12:0] sext_ln70_39_fu_1324_p1;
wire   [12:0] q_2nd_err_scale7_1_fu_1342_p2;
wire  signed [12:0] sext_ln70_26_fu_1358_p0;
wire   [15:0] in_pixel_4_fu_1314_p4;
wire   [8:0] tmp_21_fu_1348_p4;
wire  signed [12:0] trunc_ln70_18_fu_1380_p0;
wire  signed [17:0] sext_ln70_26_fu_1358_p1;
wire   [17:0] zext_ln70_4_fu_1362_p1;
wire   [17:0] add_ln70_20_fu_1394_p2;
wire  signed [17:0] sext_ln70_27_fu_1366_p1;
wire   [7:0] trunc_ln70_14_fu_1384_p4;
wire   [7:0] trunc_ln70_13_fu_1370_p4;
wire   [7:0] add_ln200_8_fu_1406_p2;
wire   [7:0] trunc_ln70_18_fu_1380_p1;
wire   [17:0] quatizer_in_V_1_fu_1400_p2;
wire   [7:0] add_ln200_9_fu_1412_p2;
wire  signed [15:0] sext_ln70_30_fu_1461_p1;
wire   [11:0] shl_ln70_12_fu_1486_p4;
wire  signed [12:0] sext_ln70_46_fu_1496_p1;
wire  signed [12:0] sext_ln70_45_fu_1482_p1;
wire   [12:0] q_2nd_err_scale7_fu_1500_p2;
wire  signed [12:0] sext_ln70_31_fu_1516_p0;
wire   [15:0] in_pixel_5_fu_1472_p4;
wire   [8:0] tmp_24_fu_1506_p4;
wire  signed [12:0] trunc_ln70_19_fu_1538_p0;
wire  signed [17:0] sext_ln70_31_fu_1516_p1;
wire   [17:0] zext_ln70_5_fu_1520_p1;
wire   [17:0] add_ln70_25_fu_1552_p2;
wire  signed [17:0] sext_ln70_32_fu_1524_p1;
wire   [7:0] trunc_ln70_16_fu_1542_p4;
wire   [7:0] trunc_ln70_15_fu_1528_p4;
wire   [7:0] add_ln200_10_fu_1564_p2;
wire   [7:0] trunc_ln70_19_fu_1538_p1;
wire   [17:0] quatizer_in_V_fu_1558_p2;
wire   [7:0] add_ln200_11_fu_1570_p2;
wire  signed [15:0] sext_ln70_35_fu_1619_p1;
wire   [10:0] sub185_fu_1648_p2;
wire   [17:0] shl_ln70_1_fu_1669_p3;
wire  signed [15:0] sext_ln70_3_fu_1680_p0;
wire   [10:0] shl_ln70_2_fu_1687_p4;
wire  signed [11:0] sext_ln70_5_fu_1695_p1;
wire  signed [11:0] sext_ln70_4_fu_1684_p1;
wire   [11:0] sub_ln70_fu_1699_p2;
wire  signed [18:0] sext_ln70_2_fu_1676_p1;
wire  signed [18:0] sext_ln1524_4_fu_1666_p1;
wire  signed [16:0] sext_ln70_3_fu_1680_p1;
wire  signed [16:0] sext_ln70_7_fu_1705_p1;
wire   [16:0] add_ln70_3_fu_1715_p2;
wire  signed [18:0] sext_ln70_11_fu_1721_p1;
wire   [18:0] add_ln70_2_fu_1709_p2;
wire   [18:0] sum_tmp_V_5_fu_1725_p2;
wire   [17:0] shl_ln70_4_fu_1757_p3;
wire  signed [15:0] sext_ln70_17_fu_1768_p0;
wire   [10:0] shl_ln70_5_fu_1775_p4;
wire  signed [11:0] sext_ln70_14_fu_1783_p1;
wire  signed [11:0] sext_ln70_12_fu_1772_p1;
wire   [11:0] sub_ln70_2_fu_1787_p2;
wire  signed [18:0] sext_ln70_10_fu_1764_p1;
wire  signed [18:0] sext_ln1524_6_fu_1754_p1;
wire  signed [16:0] sext_ln70_17_fu_1768_p1;
wire  signed [16:0] sext_ln70_19_fu_1793_p1;
wire   [16:0] add_ln70_8_fu_1803_p2;
wire  signed [18:0] sext_ln70_28_fu_1809_p1;
wire   [18:0] add_ln70_7_fu_1797_p2;
wire   [18:0] sum_tmp_V_4_fu_1813_p2;
wire   [17:0] shl_ln70_7_fu_1845_p3;
wire  signed [15:0] sext_ln70_34_fu_1856_p0;
wire   [10:0] shl_ln70_8_fu_1863_p4;
wire  signed [11:0] sext_ln70_24_fu_1871_p1;
wire  signed [11:0] sext_ln70_23_fu_1860_p1;
wire   [11:0] sub_ln70_4_fu_1875_p2;
wire  signed [18:0] sext_ln70_18_fu_1852_p1;
wire  signed [18:0] sext_ln1524_8_fu_1842_p1;
wire  signed [16:0] sext_ln70_34_fu_1856_p1;
wire  signed [16:0] sext_ln70_38_fu_1881_p1;
wire   [16:0] add_ln70_13_fu_1891_p2;
wire  signed [18:0] sext_ln70_41_fu_1897_p1;
wire   [18:0] add_ln70_12_fu_1885_p2;
wire   [18:0] sum_tmp_V_3_fu_1901_p2;
wire   [9:0] zext_ln1525_6_fu_1924_p1;
wire   [8:0] zext_ln1525_7_fu_1927_p1;
wire   [11:0] add_ln70_17_fu_1940_p2;
wire   [10:0] shl_ln70_s_fu_1953_p4;
wire  signed [11:0] sext_ln70_37_fu_1961_p1;
wire  signed [11:0] sext_ln70_36_fu_1950_p1;
wire   [11:0] sub_ln70_6_fu_1965_p2;
wire  signed [12:0] sext_ln70_44_fu_1946_p1;
wire  signed [12:0] sext_ln70_47_fu_1971_p1;
wire   [12:0] add_ln70_18_fu_1975_p2;
wire  signed [16:0] sext_ln70_50_fu_1981_p1;
wire  signed [16:0] sext_ln1524_3_fu_1663_p1;
wire   [16:0] sum_tmp_V_2_fu_1985_p2;
wire  signed [15:0] sext_ln70_6_fu_1748_p1;
wire   [9:0] p_Val2_20_fu_1930_p2;
wire   [0:0] p_Result_11_fu_2015_p3;
wire   [8:0] add_ln204_3_fu_1935_p2;
wire   [0:0] tmp_52_fu_2028_p3;
wire   [0:0] or_ln232_3_fu_2023_p2;
wire   [0:0] or_ln1082_3_fu_2040_p2;
wire   [0:0] or_ln232_9_fu_2054_p2;
wire   [7:0] select_ln232_6_fu_2046_p3;
wire   [7:0] out_tmp_V_6_fu_2036_p1;
wire   [9:0] zext_ln1525_8_fu_2068_p1;
wire   [8:0] zext_ln1525_9_fu_2071_p1;
wire   [11:0] add_ln70_22_fu_2084_p2;
wire   [10:0] shl_ln70_11_fu_2097_p4;
wire  signed [11:0] sext_ln70_43_fu_2105_p1;
wire  signed [11:0] sext_ln70_42_fu_2094_p1;
wire   [11:0] sub_ln70_8_fu_2109_p2;
wire  signed [12:0] sext_ln70_51_fu_2090_p1;
wire  signed [12:0] sext_ln70_52_fu_2115_p1;
wire   [12:0] add_ln70_23_fu_2119_p2;
wire  signed [16:0] sext_ln70_53_fu_2125_p1;
wire  signed [16:0] sext_ln1524_5_fu_1751_p1;
wire   [16:0] sum_tmp_V_1_fu_2129_p2;
wire  signed [15:0] sext_ln70_13_fu_1836_p1;
wire   [9:0] p_Val2_25_fu_2074_p2;
wire   [0:0] p_Result_12_fu_2159_p3;
wire   [8:0] add_ln204_4_fu_2079_p2;
wire   [0:0] tmp_55_fu_2172_p3;
wire   [0:0] or_ln232_4_fu_2167_p2;
wire   [0:0] or_ln1082_4_fu_2184_p2;
wire   [0:0] or_ln232_10_fu_2198_p2;
wire   [7:0] select_ln232_8_fu_2190_p3;
wire   [7:0] out_tmp_V_8_fu_2180_p1;
wire   [9:0] zext_ln1525_10_fu_2212_p1;
wire   [8:0] zext_ln1525_11_fu_2215_p1;
wire   [11:0] add_ln70_27_fu_2228_p2;
wire   [10:0] shl_ln70_13_fu_2241_p4;
wire  signed [11:0] sext_ln70_49_fu_2249_p1;
wire  signed [11:0] sext_ln70_48_fu_2238_p1;
wire   [11:0] sub_ln70_10_fu_2253_p2;
wire  signed [12:0] sext_ln70_54_fu_2234_p1;
wire  signed [12:0] sext_ln70_55_fu_2259_p1;
wire   [12:0] add_ln70_28_fu_2263_p2;
wire  signed [16:0] sext_ln70_56_fu_2269_p1;
wire  signed [16:0] sext_ln1524_7_fu_1839_p1;
wire   [16:0] sum_tmp_V_fu_2273_p2;
wire  signed [15:0] sext_ln70_20_fu_1921_p1;
wire   [9:0] p_Val2_30_fu_2218_p2;
wire   [0:0] p_Result_13_fu_2303_p3;
wire   [8:0] add_ln204_5_fu_2223_p2;
wire   [0:0] tmp_58_fu_2316_p3;
wire   [0:0] or_ln232_5_fu_2311_p2;
wire   [0:0] or_ln1082_5_fu_2328_p2;
wire   [0:0] or_ln232_11_fu_2342_p2;
wire   [7:0] select_ln232_10_fu_2334_p3;
wire   [7:0] out_tmp_V_10_fu_2324_p1;
wire   [7:0] out_tmp_V_11_fu_2348_p3;
wire   [7:0] out_tmp_V_9_fu_2204_p3;
wire   [7:0] out_tmp_V_7_fu_2060_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_54;
reg    ap_enable_state2_pp0_iter1_stage0;
wire    ap_enable_operation_72;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_enable_operation_282;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_enable_operation_57;
wire    ap_enable_operation_74;
reg    ap_enable_operation_303;
reg    ap_enable_operation_60;
wire    ap_enable_operation_76;
reg    ap_enable_operation_324;
wire    ap_enable_operation_79;
wire    ap_enable_operation_190;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_enable_operation_344;
wire    ap_enable_operation_81;
wire    ap_enable_operation_215;
reg    ap_enable_operation_373;
wire    ap_enable_operation_83;
wire    ap_enable_operation_240;
reg    ap_enable_operation_402;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            arrayidx20713367_load_0_1108_fu_202 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            arrayidx20713367_load_0_1108_fu_202 <= select_ln218_2_fu_1465_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            arrayidx20713367_load_0_2_fu_206 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            arrayidx20713367_load_0_2_fu_206 <= select_ln218_4_fu_1623_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            arrayidx20713367_load_0_fu_198 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            arrayidx20713367_load_0_fu_198 <= select_ln218_fu_1307_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            col_index_1_fu_158 <= 12'd0;
        end else if (((icmp_ln165_fu_448_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            col_index_1_fu_158 <= col_index_fu_496_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_101_fu_190 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_101_fu_190 <= select_ln218_3_fu_2152_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_102_fu_194 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_102_fu_194 <= select_ln218_5_fu_2296_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_186 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_fu_186 <= select_ln218_1_fu_2008_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_210 <= 24'd0;
        end else if (((icmp_ln165_fu_448_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_210 <= add_ln165_1_fu_442_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        arrayidx20713367_load_1_reg_2658 <= arrayidx20713367_load_0_1108_fu_202;
        arrayidx20713367_load_2_reg_2686 <= arrayidx20713367_load_0_2_fu_206;
        arrayidx20713367_load_reg_2635 <= arrayidx20713367_load_0_fu_198;
        cmp175_reg_2555_pp0_iter2_reg <= cmp175_reg_2555;
        cmp175_reg_2555_pp0_iter3_reg <= cmp175_reg_2555_pp0_iter2_reg;
        cmp191_reg_2559_pp0_iter2_reg <= cmp191_reg_2559;
        cmp191_reg_2559_pp0_iter3_reg <= cmp191_reg_2559_pp0_iter2_reg;
        icmp_ln179_reg_2544_pp0_iter2_reg <= icmp_ln179_reg_2544;
        icmp_ln179_reg_2544_pp0_iter3_reg <= icmp_ln179_reg_2544_pp0_iter2_reg;
        lhs_3_reg_2719 <= {{quatizer_in_V_2_fu_1242_p2[17:8]}};
        lhs_4_reg_2746 <= {{quatizer_in_V_1_fu_1400_p2[17:8]}};
        lhs_5_reg_2773 <= {{quatizer_in_V_fu_1558_p2[17:8]}};
        out_tmp_V_1_reg_2665 <= out_tmp_V_1_fu_727_p3;
        out_tmp_V_3_reg_2693 <= out_tmp_V_3_fu_939_p3;
        out_tmp_V_5_reg_2714 <= out_tmp_V_5_fu_1148_p3;
        q_err_3rd_local_V_10_reg_2652 <= q_err_3rd_local_V_10_fu_671_p3;
        q_err_3rd_local_V_6_reg_2768 <= q_err_3rd_local_V_6_fu_1450_p3;
        q_err_3rd_local_V_7_reg_2741 <= q_err_3rd_local_V_7_fu_1292_p3;
        q_err_3rd_local_V_8_reg_2708 <= q_err_3rd_local_V_8_fu_1095_p3;
        q_err_3rd_local_V_9_reg_2680 <= q_err_3rd_local_V_9_fu_883_p3;
        q_err_3rd_local_V_reg_2795 <= q_err_3rd_local_V_fu_1608_p3;
        tmp_19_reg_2731 <= {{quatizer_in_V_2_fu_1242_p2[16:8]}};
        tmp_22_reg_2758 <= {{quatizer_in_V_1_fu_1400_p2[16:8]}};
        tmp_25_reg_2785 <= {{quatizer_in_V_fu_1558_p2[16:8]}};
        tmp_41_reg_2642 <= add_ln200_1_fu_614_p2[32'd7];
        tmp_44_reg_2670 <= add_ln200_3_fu_826_p2[32'd7];
        tmp_47_reg_2698 <= add_ln200_5_fu_1038_p2[32'd7];
        tmp_50_reg_2724 <= add_ln200_7_fu_1254_p2[32'd7];
        tmp_53_reg_2751 <= add_ln200_9_fu_1412_p2[32'd7];
        tmp_56_reg_2778 <= add_ln200_11_fu_1570_p2[32'd7];
        trunc_ln170_reg_2539_pp0_iter2_reg <= trunc_ln170_reg_2539;
        trunc_ln170_reg_2539_pp0_iter3_reg <= trunc_ln170_reg_2539_pp0_iter2_reg;
        trunc_ln674_10_reg_2790 <= trunc_ln674_10_fu_1604_p1;
        trunc_ln674_2_reg_2675 <= trunc_ln674_2_fu_879_p1;
        trunc_ln674_4_reg_2703 <= trunc_ln674_4_fu_1091_p1;
        trunc_ln674_6_reg_2736 <= trunc_ln674_6_fu_1288_p1;
        trunc_ln674_8_reg_2763 <= trunc_ln674_8_fu_1446_p1;
        trunc_ln674_reg_2647 <= trunc_ln674_fu_667_p1;
        trunc_ln70_2_reg_2595 <= trunc_ln70_2_fu_517_p1;
        trunc_ln70_4_reg_2605 <= trunc_ln70_4_fu_521_p1;
        trunc_ln70_6_reg_2615 <= trunc_ln70_6_fu_525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        arrayidx17918394_load_0130_fu_162 <= {{sum_tmp_V_5_fu_1725_p2[18:4]}};
        arrayidx17918394_load_0_1100134_fu_166 <= {{sum_tmp_V_4_fu_1813_p2[18:4]}};
        arrayidx17918394_load_0_1142_fu_174 <= {{sum_tmp_V_2_fu_1985_p2[16:4]}};
        arrayidx17918394_load_0_1_1144_fu_178 <= {{sum_tmp_V_1_fu_2129_p2[16:4]}};
        arrayidx17918394_load_0_1_2146_fu_182 <= {{sum_tmp_V_fu_2273_p2[16:4]}};
        arrayidx17918394_load_0_2138_fu_170 <= {{sum_tmp_V_3_fu_1901_p2[18:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_fu_448_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp175_reg_2555 <= cmp175_fu_485_p2;
        cmp191_reg_2559 <= cmp191_fu_491_p2;
        icmp_ln179_reg_2544 <= icmp_ln179_fu_473_p2;
        idxprom145_reg_2548[11 : 0] <= idxprom145_fu_478_p1[11 : 0];
        trunc_ln170_reg_2539 <= trunc_ln170_fu_469_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_0_0_load_reg_2590 <= offset_buffer_V_0_0_q1;
        offset_buffer_V_1_0_load_reg_2600 <= offset_buffer_V_1_0_q1;
        offset_buffer_V_2_0_load_reg_2610 <= offset_buffer_V_2_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_2544 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        read_word_V_fu_214 <= lsc_out_4200_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln179_reg_2544_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        aecin_4202_blk_n = aecin_4202_full_n;
    end else begin
        aecin_4202_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_2544_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        aecin_4202_write = 1'b1;
    end else begin
        aecin_4202_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln165_fu_448_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln179_reg_2544 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lsc_out_4200_blk_n = lsc_out_4200_empty_n;
    end else begin
        lsc_out_4200_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_2544 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lsc_out_4200_read = 1'b1;
    end else begin
        lsc_out_4200_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_0_0_ce0 = 1'b1;
    end else begin
        offset_buffer_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        offset_buffer_V_0_0_ce1 = 1'b1;
    end else begin
        offset_buffer_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2555_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_0_0_we0 = 1'b1;
    end else begin
        offset_buffer_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_0_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_0_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2555_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_0_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_1_0_ce0 = 1'b1;
    end else begin
        offset_buffer_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        offset_buffer_V_1_0_ce1 = 1'b1;
    end else begin
        offset_buffer_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2555_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_1_0_we0 = 1'b1;
    end else begin
        offset_buffer_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_1_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_1_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2555_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_1_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_2_0_ce0 = 1'b1;
    end else begin
        offset_buffer_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        offset_buffer_V_2_0_ce1 = 1'b1;
    end else begin
        offset_buffer_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2555_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_2_0_we0 = 1'b1;
    end else begin
        offset_buffer_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_2_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_2_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2555_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_2_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln165_1_fu_442_p2 = (indvar_flatten_fu_210 + 24'd1);

assign add_ln200_10_fu_1564_p2 = (trunc_ln70_16_fu_1542_p4 + trunc_ln70_15_fu_1528_p4);

assign add_ln200_11_fu_1570_p2 = (add_ln200_10_fu_1564_p2 + trunc_ln70_19_fu_1538_p1);

assign add_ln200_1_fu_614_p2 = (add_ln200_fu_608_p2 + trunc_ln70_2_reg_2595);

assign add_ln200_2_fu_820_p2 = (trunc_ln70_9_fu_798_p4 + trunc_ln70_8_fu_788_p4);

assign add_ln200_3_fu_826_p2 = (add_ln200_2_fu_820_p2 + trunc_ln70_4_reg_2605);

assign add_ln200_4_fu_1032_p2 = (trunc_ln70_10_fu_1010_p4 + trunc_ln70_s_fu_1000_p4);

assign add_ln200_5_fu_1038_p2 = (add_ln200_4_fu_1032_p2 + trunc_ln70_6_reg_2615);

assign add_ln200_6_fu_1248_p2 = (trunc_ln70_11_fu_1212_p4 + trunc_ln70_12_fu_1226_p4);

assign add_ln200_7_fu_1254_p2 = (add_ln200_6_fu_1248_p2 + trunc_ln70_17_fu_1222_p1);

assign add_ln200_8_fu_1406_p2 = (trunc_ln70_14_fu_1384_p4 + trunc_ln70_13_fu_1370_p4);

assign add_ln200_9_fu_1412_p2 = (add_ln200_8_fu_1406_p2 + trunc_ln70_18_fu_1380_p1);

assign add_ln200_fu_608_p2 = (trunc_ln70_1_fu_582_p1 + trunc_ln70_7_fu_586_p4);

assign add_ln204_1_fu_873_p2 = (tmp_14_fu_853_p4 + zext_ln1525_3_fu_863_p1);

assign add_ln204_2_fu_1085_p2 = (tmp_16_fu_1065_p4 + zext_ln1525_5_fu_1075_p1);

assign add_ln204_3_fu_1935_p2 = (tmp_19_reg_2731 + zext_ln1525_7_fu_1927_p1);

assign add_ln204_4_fu_2079_p2 = (tmp_22_reg_2758 + zext_ln1525_9_fu_2071_p1);

assign add_ln204_5_fu_2223_p2 = (tmp_25_reg_2785 + zext_ln1525_11_fu_2215_p1);

assign add_ln204_fu_661_p2 = (tmp_fu_641_p4 + zext_ln1525_1_fu_651_p1);

assign add_ln70_10_fu_1020_p2 = ($signed(sext_ln70_15_fu_989_p1) + $signed(zext_ln70_2_fu_992_p1));

assign add_ln70_12_fu_1885_p2 = ($signed(sext_ln70_18_fu_1852_p1) + $signed(sext_ln1524_8_fu_1842_p1));

assign add_ln70_13_fu_1891_p2 = ($signed(sext_ln70_34_fu_1856_p1) + $signed(sext_ln70_38_fu_1881_p1));

assign add_ln70_15_fu_1236_p2 = ($signed(zext_ln70_3_fu_1204_p1) + $signed(sext_ln70_22_fu_1208_p1));

assign add_ln70_17_fu_1940_p2 = ($signed(sext_ln70_5_fu_1695_p1) + $signed(sext_ln70_4_fu_1684_p1));

assign add_ln70_18_fu_1975_p2 = ($signed(sext_ln70_44_fu_1946_p1) + $signed(sext_ln70_47_fu_1971_p1));

assign add_ln70_20_fu_1394_p2 = ($signed(sext_ln70_26_fu_1358_p1) + $signed(zext_ln70_4_fu_1362_p1));

assign add_ln70_22_fu_2084_p2 = ($signed(sext_ln70_14_fu_1783_p1) + $signed(sext_ln70_12_fu_1772_p1));

assign add_ln70_23_fu_2119_p2 = ($signed(sext_ln70_51_fu_2090_p1) + $signed(sext_ln70_52_fu_2115_p1));

assign add_ln70_25_fu_1552_p2 = ($signed(sext_ln70_31_fu_1516_p1) + $signed(zext_ln70_5_fu_1520_p1));

assign add_ln70_27_fu_2228_p2 = ($signed(sext_ln70_24_fu_1871_p1) + $signed(sext_ln70_23_fu_1860_p1));

assign add_ln70_28_fu_2263_p2 = ($signed(sext_ln70_54_fu_2234_p1) + $signed(sext_ln70_55_fu_2259_p1));

assign add_ln70_2_fu_1709_p2 = ($signed(sext_ln70_2_fu_1676_p1) + $signed(sext_ln1524_4_fu_1666_p1));

assign add_ln70_3_fu_1715_p2 = ($signed(sext_ln70_3_fu_1680_p1) + $signed(sext_ln70_7_fu_1705_p1));

assign add_ln70_5_fu_808_p2 = ($signed(sext_ln70_8_fu_777_p1) + $signed(zext_ln70_1_fu_780_p1));

assign add_ln70_7_fu_1797_p2 = ($signed(sext_ln70_10_fu_1764_p1) + $signed(sext_ln1524_6_fu_1754_p1));

assign add_ln70_8_fu_1803_p2 = ($signed(sext_ln70_17_fu_1768_p1) + $signed(sext_ln70_19_fu_1793_p1));

assign add_ln70_fu_596_p2 = ($signed(zext_ln70_fu_574_p1) + $signed(sext_ln70_1_fu_578_p1));

assign aecin_4202_din = {{{{{{out_tmp_V_11_fu_2348_p3}, {out_tmp_V_9_fu_2204_p3}}, {out_tmp_V_7_fu_2060_p3}}, {out_tmp_V_5_reg_2714}}, {out_tmp_V_3_reg_2693}}, {out_tmp_V_1_reg_2665}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln179_reg_2544_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == aecin_4202_full_n)) | ((icmp_ln179_reg_2544 == 1'd1) & (lsc_out_4200_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln179_reg_2544_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == aecin_4202_full_n)) | ((icmp_ln179_reg_2544 == 1'd1) & (lsc_out_4200_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln179_reg_2544_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == aecin_4202_full_n)) | ((icmp_ln179_reg_2544 == 1'd1) & (lsc_out_4200_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln179_reg_2544 == 1'd1) & (lsc_out_4200_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((icmp_ln179_reg_2544_pp0_iter3_reg == 1'd1) & (1'b0 == aecin_4202_full_n));
end

assign ap_enable_operation_190 = (1'b1 == 1'b1);

assign ap_enable_operation_215 = (1'b1 == 1'b1);

assign ap_enable_operation_240 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_282 = (cmp175_reg_2555_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_303 = (cmp175_reg_2555_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_324 = (cmp175_reg_2555_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_344 = (cmp175_reg_2555_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_373 = (cmp175_reg_2555_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_402 = (cmp175_reg_2555_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_54 = (icmp_ln165_fu_448_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_57 = (icmp_ln165_fu_448_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_60 = (icmp_ln165_fu_448_p2 == 1'd0);
end

assign ap_enable_operation_72 = (1'b1 == 1'b1);

assign ap_enable_operation_74 = (1'b1 == 1'b1);

assign ap_enable_operation_76 = (1'b1 == 1'b1);

assign ap_enable_operation_79 = (1'b1 == 1'b1);

assign ap_enable_operation_81 = (1'b1 == 1'b1);

assign ap_enable_operation_83 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign cmp175_fu_485_p2 = ((select_ln177_fu_461_p3 != 12'd0) ? 1'b1 : 1'b0);

assign cmp191_fu_491_p2 = ((select_ln177_fu_461_p3 == trunc_ln) ? 1'b1 : 1'b0);

assign col_index_fu_496_p2 = (select_ln177_fu_461_p3 + 12'd1);

assign icmp_ln165_fu_448_p2 = ((indvar_flatten_fu_210 == mul_ln165) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_456_p2 = ((col_index_1_fu_158 == add_ln165) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_473_p2 = ((select_ln177_fu_461_p3 < trunc_ln) ? 1'b1 : 1'b0);

assign idxprom145_fu_478_p1 = select_ln177_fu_461_p3;

assign idxprom186_fu_1653_p1 = sub185_fu_1648_p2;

assign in_pixel_1_fu_735_p4 = {{read_word_V_fu_214[31:16]}};

assign in_pixel_2_fu_947_p4 = {{read_word_V_fu_214[47:32]}};

assign in_pixel_3_fu_1156_p4 = {{read_word_V_fu_214[63:48]}};

assign in_pixel_4_fu_1314_p4 = {{read_word_V_fu_214[79:64]}};

assign in_pixel_5_fu_1472_p4 = {{read_word_V_fu_214[95:80]}};

assign in_pixel_fu_535_p1 = read_word_V_fu_214[15:0];

assign lhs_1_fu_831_p4 = {{quatizer_in_V_4_fu_814_p2[17:8]}};

assign lhs_2_fu_1043_p4 = {{quatizer_in_V_3_fu_1026_p2[17:8]}};

assign lhs_fu_619_p4 = {{quatizer_in_V_5_fu_602_p2[17:8]}};

assign offset_buffer_V_0_0_address0 = idxprom186_fu_1653_p1;

assign offset_buffer_V_0_0_address1 = idxprom145_fu_478_p1;

assign offset_buffer_V_0_0_d0 = arrayidx17918394_load_0130_fu_162;

assign offset_buffer_V_0_1_address0 = idxprom186_fu_1653_p1;

assign offset_buffer_V_0_1_address1 = idxprom145_reg_2548;

assign offset_buffer_V_0_1_d0 = arrayidx17918394_load_0_1142_fu_174;

assign offset_buffer_V_1_0_address0 = idxprom186_fu_1653_p1;

assign offset_buffer_V_1_0_address1 = idxprom145_fu_478_p1;

assign offset_buffer_V_1_0_d0 = arrayidx17918394_load_0_1100134_fu_166;

assign offset_buffer_V_1_1_address0 = idxprom186_fu_1653_p1;

assign offset_buffer_V_1_1_address1 = idxprom145_reg_2548;

assign offset_buffer_V_1_1_d0 = arrayidx17918394_load_0_1_1144_fu_178;

assign offset_buffer_V_2_0_address0 = idxprom186_fu_1653_p1;

assign offset_buffer_V_2_0_address1 = idxprom145_fu_478_p1;

assign offset_buffer_V_2_0_d0 = arrayidx17918394_load_0_2138_fu_170;

assign offset_buffer_V_2_1_address0 = idxprom186_fu_1653_p1;

assign offset_buffer_V_2_1_address1 = idxprom145_reg_2548;

assign offset_buffer_V_2_1_d0 = arrayidx17918394_load_0_1_2146_fu_182;

assign or_ln1082_1_fu_919_p2 = (tmp_46_fu_907_p3 | or_ln232_1_fu_902_p2);

assign or_ln1082_2_fu_1128_p2 = (tmp_49_fu_1116_p3 | or_ln232_2_fu_1111_p2);

assign or_ln1082_3_fu_2040_p2 = (tmp_52_fu_2028_p3 | or_ln232_3_fu_2023_p2);

assign or_ln1082_4_fu_2184_p2 = (tmp_55_fu_2172_p3 | or_ln232_4_fu_2167_p2);

assign or_ln1082_5_fu_2328_p2 = (tmp_58_fu_2316_p3 | or_ln232_5_fu_2311_p2);

assign or_ln1082_fu_707_p2 = (tmp_43_fu_695_p3 | or_ln232_fu_690_p2);

assign or_ln232_10_fu_2198_p2 = (or_ln232_4_fu_2167_p2 | or_ln1082_4_fu_2184_p2);

assign or_ln232_11_fu_2342_p2 = (or_ln232_5_fu_2311_p2 | or_ln1082_5_fu_2328_p2);

assign or_ln232_1_fu_902_p2 = (p_Result_9_fu_894_p3 | cmp191_reg_2559_pp0_iter2_reg);

assign or_ln232_2_fu_1111_p2 = (p_Result_10_fu_1103_p3 | cmp191_reg_2559_pp0_iter2_reg);

assign or_ln232_3_fu_2023_p2 = (p_Result_11_fu_2015_p3 | cmp191_reg_2559_pp0_iter3_reg);

assign or_ln232_4_fu_2167_p2 = (p_Result_12_fu_2159_p3 | cmp191_reg_2559_pp0_iter3_reg);

assign or_ln232_5_fu_2311_p2 = (p_Result_13_fu_2303_p3 | cmp191_reg_2559_pp0_iter3_reg);

assign or_ln232_6_fu_721_p2 = (or_ln232_fu_690_p2 | or_ln1082_fu_707_p2);

assign or_ln232_7_fu_933_p2 = (or_ln232_1_fu_902_p2 | or_ln1082_1_fu_919_p2);

assign or_ln232_8_fu_1142_p2 = (or_ln232_2_fu_1111_p2 | or_ln1082_2_fu_1128_p2);

assign or_ln232_9_fu_2054_p2 = (or_ln232_3_fu_2023_p2 | or_ln1082_3_fu_2040_p2);

assign or_ln232_fu_690_p2 = (p_Result_8_fu_682_p3 | cmp191_reg_2559_pp0_iter2_reg);

assign out_tmp_V_10_fu_2324_p1 = p_Val2_30_fu_2218_p2[7:0];

assign out_tmp_V_11_fu_2348_p3 = ((or_ln232_11_fu_2342_p2[0:0] == 1'b1) ? select_ln232_10_fu_2334_p3 : out_tmp_V_10_fu_2324_p1);

assign out_tmp_V_1_fu_727_p3 = ((or_ln232_6_fu_721_p2[0:0] == 1'b1) ? select_ln232_fu_713_p3 : out_tmp_V_fu_703_p1);

assign out_tmp_V_2_fu_915_p1 = p_Val2_10_fu_867_p2[7:0];

assign out_tmp_V_3_fu_939_p3 = ((or_ln232_7_fu_933_p2[0:0] == 1'b1) ? select_ln232_2_fu_925_p3 : out_tmp_V_2_fu_915_p1);

assign out_tmp_V_4_fu_1124_p1 = p_Val2_15_fu_1079_p2[7:0];

assign out_tmp_V_5_fu_1148_p3 = ((or_ln232_8_fu_1142_p2[0:0] == 1'b1) ? select_ln232_4_fu_1134_p3 : out_tmp_V_4_fu_1124_p1);

assign out_tmp_V_6_fu_2036_p1 = p_Val2_20_fu_1930_p2[7:0];

assign out_tmp_V_7_fu_2060_p3 = ((or_ln232_9_fu_2054_p2[0:0] == 1'b1) ? select_ln232_6_fu_2046_p3 : out_tmp_V_6_fu_2036_p1);

assign out_tmp_V_8_fu_2180_p1 = p_Val2_25_fu_2074_p2[7:0];

assign out_tmp_V_9_fu_2204_p3 = ((or_ln232_10_fu_2198_p2[0:0] == 1'b1) ? select_ln232_8_fu_2190_p3 : out_tmp_V_8_fu_2180_p1);

assign out_tmp_V_fu_703_p1 = p_Val2_5_fu_655_p2[7:0];

assign p_Result_10_fu_1103_p3 = p_Val2_15_fu_1079_p2[32'd9];

assign p_Result_11_fu_2015_p3 = p_Val2_20_fu_1930_p2[32'd9];

assign p_Result_12_fu_2159_p3 = p_Val2_25_fu_2074_p2[32'd9];

assign p_Result_13_fu_2303_p3 = p_Val2_30_fu_2218_p2[32'd9];

assign p_Result_8_fu_682_p3 = p_Val2_5_fu_655_p2[32'd9];

assign p_Result_9_fu_894_p3 = p_Val2_10_fu_867_p2[32'd9];

assign p_Val2_10_fu_867_p2 = (lhs_1_fu_831_p4 + zext_ln1525_2_fu_849_p1);

assign p_Val2_15_fu_1079_p2 = (lhs_2_fu_1043_p4 + zext_ln1525_4_fu_1061_p1);

assign p_Val2_20_fu_1930_p2 = (lhs_3_reg_2719 + zext_ln1525_6_fu_1924_p1);

assign p_Val2_25_fu_2074_p2 = (lhs_4_reg_2746 + zext_ln1525_8_fu_2068_p1);

assign p_Val2_30_fu_2218_p2 = (lhs_5_reg_2773 + zext_ln1525_10_fu_2212_p1);

assign p_Val2_5_fu_655_p2 = (lhs_fu_619_p4 + zext_ln1525_fu_637_p1);

assign q_2nd_err_scale7_1_fu_1342_p2 = ($signed(sext_ln70_40_fu_1338_p1) - $signed(sext_ln70_39_fu_1324_p1));

assign q_2nd_err_scale7_2_fu_1184_p2 = ($signed(sext_ln70_33_fu_1180_p1) - $signed(sext_ln70_29_fu_1166_p1));

assign q_2nd_err_scale7_3_fu_973_p2 = ($signed(shl_ln70_6_fu_965_p3) - $signed(sext_ln1524_2_fu_957_p1));

assign q_2nd_err_scale7_4_fu_761_p2 = ($signed(shl_ln70_3_fu_753_p3) - $signed(sext_ln1524_1_fu_745_p1));

assign q_2nd_err_scale7_5_fu_555_p2 = ($signed(shl_ln_fu_547_p3) - $signed(sext_ln1524_fu_539_p1));

assign q_2nd_err_scale7_fu_1500_p2 = ($signed(sext_ln70_46_fu_1496_p1) - $signed(sext_ln70_45_fu_1482_p1));

assign q_2nd_err_scale7by16_1_fu_767_p4 = {{q_2nd_err_scale7_4_fu_761_p2[17:4]}};

assign q_2nd_err_scale7by16_2_fu_979_p4 = {{q_2nd_err_scale7_3_fu_973_p2[17:4]}};

assign q_2nd_err_scale7by16_fu_561_p4 = {{q_2nd_err_scale7_5_fu_555_p2[17:4]}};

assign q_err_3rd_local_V_10_fu_671_p3 = {{tmp_41_fu_629_p3}, {trunc_ln674_fu_667_p1}};

assign q_err_3rd_local_V_6_fu_1450_p3 = {{tmp_53_fu_1428_p3}, {trunc_ln674_8_fu_1446_p1}};

assign q_err_3rd_local_V_7_fu_1292_p3 = {{tmp_50_fu_1270_p3}, {trunc_ln674_6_fu_1288_p1}};

assign q_err_3rd_local_V_8_fu_1095_p3 = {{tmp_47_fu_1053_p3}, {trunc_ln674_4_fu_1091_p1}};

assign q_err_3rd_local_V_9_fu_883_p3 = {{tmp_44_fu_841_p3}, {trunc_ln674_2_fu_879_p1}};

assign q_err_3rd_local_V_fu_1608_p3 = {{tmp_56_fu_1586_p3}, {trunc_ln674_10_fu_1604_p1}};

assign quatizer_in_V_1_fu_1400_p2 = ($signed(add_ln70_20_fu_1394_p2) + $signed(sext_ln70_27_fu_1366_p1));

assign quatizer_in_V_2_fu_1242_p2 = ($signed(add_ln70_15_fu_1236_p2) + $signed(sext_ln70_21_fu_1200_p1));

assign quatizer_in_V_3_fu_1026_p2 = ($signed(add_ln70_10_fu_1020_p2) + $signed(sext_ln70_16_fu_996_p1));

assign quatizer_in_V_4_fu_814_p2 = ($signed(add_ln70_5_fu_808_p2) + $signed(sext_ln70_9_fu_784_p1));

assign quatizer_in_V_5_fu_602_p2 = ($signed(add_ln70_fu_596_p2) + $signed(sext_ln70_fu_571_p1));

assign quatizer_in_V_fu_1558_p2 = ($signed(add_ln70_25_fu_1552_p2) + $signed(sext_ln70_32_fu_1524_p1));

assign select_ln177_fu_461_p3 = ((icmp_ln170_fu_456_p2[0:0] == 1'b1) ? 12'd0 : col_index_1_fu_158);

assign select_ln218_1_fu_2008_p3 = ((cmp191_reg_2559_pp0_iter3_reg[0:0] == 1'b1) ? empty_fu_186 : sext_ln70_6_fu_1748_p1);

assign select_ln218_2_fu_1465_p3 = ((cmp191_reg_2559_pp0_iter2_reg[0:0] == 1'b1) ? arrayidx20713367_load_0_1108_fu_202 : sext_ln70_30_fu_1461_p1);

assign select_ln218_3_fu_2152_p3 = ((cmp191_reg_2559_pp0_iter3_reg[0:0] == 1'b1) ? empty_101_fu_190 : sext_ln70_13_fu_1836_p1);

assign select_ln218_4_fu_1623_p3 = ((cmp191_reg_2559_pp0_iter2_reg[0:0] == 1'b1) ? arrayidx20713367_load_0_2_fu_206 : sext_ln70_35_fu_1619_p1);

assign select_ln218_5_fu_2296_p3 = ((cmp191_reg_2559_pp0_iter3_reg[0:0] == 1'b1) ? empty_102_fu_194 : sext_ln70_20_fu_1921_p1);

assign select_ln218_fu_1307_p3 = ((cmp191_reg_2559_pp0_iter2_reg[0:0] == 1'b1) ? arrayidx20713367_load_0_fu_198 : sext_ln70_25_fu_1303_p1);

assign select_ln232_10_fu_2334_p3 = ((or_ln232_5_fu_2311_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_2_fu_925_p3 = ((or_ln232_1_fu_902_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_4_fu_1134_p3 = ((or_ln232_2_fu_1111_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_6_fu_2046_p3 = ((or_ln232_3_fu_2023_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_8_fu_2190_p3 = ((or_ln232_4_fu_2167_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_fu_713_p3 = ((or_ln232_fu_690_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign sext_ln1524_1_fu_745_p0 = arrayidx20713367_load_0_1108_fu_202;

assign sext_ln1524_1_fu_745_p1 = sext_ln1524_1_fu_745_p0;

assign sext_ln1524_2_fu_957_p0 = arrayidx20713367_load_0_2_fu_206;

assign sext_ln1524_2_fu_957_p1 = sext_ln1524_2_fu_957_p0;

assign sext_ln1524_3_fu_1663_p1 = arrayidx20713367_load_reg_2635;

assign sext_ln1524_4_fu_1666_p1 = arrayidx20713367_load_reg_2635;

assign sext_ln1524_5_fu_1751_p1 = arrayidx20713367_load_1_reg_2658;

assign sext_ln1524_6_fu_1754_p1 = arrayidx20713367_load_1_reg_2658;

assign sext_ln1524_7_fu_1839_p1 = arrayidx20713367_load_2_reg_2686;

assign sext_ln1524_8_fu_1842_p1 = arrayidx20713367_load_2_reg_2686;

assign sext_ln1524_fu_539_p0 = arrayidx20713367_load_0_fu_198;

assign sext_ln1524_fu_539_p1 = sext_ln1524_fu_539_p0;

assign sext_ln70_10_fu_1764_p1 = $signed(shl_ln70_4_fu_1757_p3);

assign sext_ln70_11_fu_1721_p1 = $signed(add_ln70_3_fu_1715_p2);

assign sext_ln70_12_fu_1772_p1 = q_err_3rd_local_V_9_reg_2680;

assign sext_ln70_13_fu_1836_p1 = q_err_3rd_local_V_9_reg_2680;

assign sext_ln70_14_fu_1783_p1 = $signed(shl_ln70_5_fu_1775_p4);

assign sext_ln70_15_fu_989_p1 = offset_buffer_V_2_0_load_reg_2610;

assign sext_ln70_16_fu_996_p1 = $signed(q_2nd_err_scale7by16_2_fu_979_p4);

assign sext_ln70_17_fu_1768_p0 = empty_101_fu_190;

assign sext_ln70_17_fu_1768_p1 = sext_ln70_17_fu_1768_p0;

assign sext_ln70_18_fu_1852_p1 = $signed(shl_ln70_7_fu_1845_p3);

assign sext_ln70_19_fu_1793_p1 = $signed(sub_ln70_2_fu_1787_p2);

assign sext_ln70_1_fu_578_p1 = $signed(q_2nd_err_scale7by16_fu_561_p4);

assign sext_ln70_20_fu_1921_p1 = q_err_3rd_local_V_8_reg_2708;

assign sext_ln70_21_fu_1200_p0 = offset_buffer_V_0_1_q1;

assign sext_ln70_21_fu_1200_p1 = sext_ln70_21_fu_1200_p0;

assign sext_ln70_22_fu_1208_p1 = $signed(tmp_18_fu_1190_p4);

assign sext_ln70_23_fu_1860_p1 = q_err_3rd_local_V_8_reg_2708;

assign sext_ln70_24_fu_1871_p1 = $signed(shl_ln70_8_fu_1863_p4);

assign sext_ln70_25_fu_1303_p1 = q_err_3rd_local_V_7_fu_1292_p3;

assign sext_ln70_26_fu_1358_p0 = offset_buffer_V_1_1_q1;

assign sext_ln70_26_fu_1358_p1 = sext_ln70_26_fu_1358_p0;

assign sext_ln70_27_fu_1366_p1 = $signed(tmp_21_fu_1348_p4);

assign sext_ln70_28_fu_1809_p1 = $signed(add_ln70_8_fu_1803_p2);

assign sext_ln70_29_fu_1166_p1 = q_err_3rd_local_V_10_fu_671_p3;

assign sext_ln70_2_fu_1676_p1 = $signed(shl_ln70_1_fu_1669_p3);

assign sext_ln70_30_fu_1461_p1 = q_err_3rd_local_V_6_fu_1450_p3;

assign sext_ln70_31_fu_1516_p0 = offset_buffer_V_2_1_q1;

assign sext_ln70_31_fu_1516_p1 = sext_ln70_31_fu_1516_p0;

assign sext_ln70_32_fu_1524_p1 = $signed(tmp_24_fu_1506_p4);

assign sext_ln70_33_fu_1180_p1 = $signed(shl_ln70_9_fu_1170_p4);

assign sext_ln70_34_fu_1856_p0 = empty_102_fu_194;

assign sext_ln70_34_fu_1856_p1 = sext_ln70_34_fu_1856_p0;

assign sext_ln70_35_fu_1619_p1 = q_err_3rd_local_V_fu_1608_p3;

assign sext_ln70_36_fu_1950_p1 = q_err_3rd_local_V_7_reg_2741;

assign sext_ln70_37_fu_1961_p1 = $signed(shl_ln70_s_fu_1953_p4);

assign sext_ln70_38_fu_1881_p1 = $signed(sub_ln70_4_fu_1875_p2);

assign sext_ln70_39_fu_1324_p1 = q_err_3rd_local_V_9_fu_883_p3;

assign sext_ln70_3_fu_1680_p0 = empty_fu_186;

assign sext_ln70_3_fu_1680_p1 = sext_ln70_3_fu_1680_p0;

assign sext_ln70_40_fu_1338_p1 = $signed(shl_ln70_10_fu_1328_p4);

assign sext_ln70_41_fu_1897_p1 = $signed(add_ln70_13_fu_1891_p2);

assign sext_ln70_42_fu_2094_p1 = q_err_3rd_local_V_6_reg_2768;

assign sext_ln70_43_fu_2105_p1 = $signed(shl_ln70_11_fu_2097_p4);

assign sext_ln70_44_fu_1946_p1 = $signed(add_ln70_17_fu_1940_p2);

assign sext_ln70_45_fu_1482_p1 = q_err_3rd_local_V_8_fu_1095_p3;

assign sext_ln70_46_fu_1496_p1 = $signed(shl_ln70_12_fu_1486_p4);

assign sext_ln70_47_fu_1971_p1 = $signed(sub_ln70_6_fu_1965_p2);

assign sext_ln70_48_fu_2238_p1 = q_err_3rd_local_V_reg_2795;

assign sext_ln70_49_fu_2249_p1 = $signed(shl_ln70_13_fu_2241_p4);

assign sext_ln70_4_fu_1684_p1 = q_err_3rd_local_V_10_reg_2652;

assign sext_ln70_50_fu_1981_p1 = $signed(add_ln70_18_fu_1975_p2);

assign sext_ln70_51_fu_2090_p1 = $signed(add_ln70_22_fu_2084_p2);

assign sext_ln70_52_fu_2115_p1 = $signed(sub_ln70_8_fu_2109_p2);

assign sext_ln70_53_fu_2125_p1 = $signed(add_ln70_23_fu_2119_p2);

assign sext_ln70_54_fu_2234_p1 = $signed(add_ln70_27_fu_2228_p2);

assign sext_ln70_55_fu_2259_p1 = $signed(sub_ln70_10_fu_2253_p2);

assign sext_ln70_56_fu_2269_p1 = $signed(add_ln70_28_fu_2263_p2);

assign sext_ln70_5_fu_1695_p1 = $signed(shl_ln70_2_fu_1687_p4);

assign sext_ln70_6_fu_1748_p1 = q_err_3rd_local_V_10_reg_2652;

assign sext_ln70_7_fu_1705_p1 = $signed(sub_ln70_fu_1699_p2);

assign sext_ln70_8_fu_777_p1 = offset_buffer_V_1_0_load_reg_2600;

assign sext_ln70_9_fu_784_p1 = $signed(q_2nd_err_scale7by16_1_fu_767_p4);

assign sext_ln70_fu_571_p1 = offset_buffer_V_0_0_load_reg_2590;

assign shl_ln70_10_fu_1328_p4 = {{{tmp_44_fu_841_p3}, {trunc_ln674_2_fu_879_p1}}, {3'd0}};

assign shl_ln70_11_fu_2097_p4 = {{{tmp_53_reg_2751}, {trunc_ln674_8_reg_2763}}, {2'd0}};

assign shl_ln70_12_fu_1486_p4 = {{{tmp_47_fu_1053_p3}, {trunc_ln674_4_fu_1091_p1}}, {3'd0}};

assign shl_ln70_13_fu_2241_p4 = {{{tmp_56_reg_2778}, {trunc_ln674_10_reg_2790}}, {2'd0}};

assign shl_ln70_1_fu_1669_p3 = {{arrayidx20713367_load_reg_2635}, {2'd0}};

assign shl_ln70_2_fu_1687_p4 = {{{tmp_41_reg_2642}, {trunc_ln674_reg_2647}}, {2'd0}};

assign shl_ln70_3_fu_753_p3 = {{trunc_ln70_3_fu_749_p1}, {3'd0}};

assign shl_ln70_4_fu_1757_p3 = {{arrayidx20713367_load_1_reg_2658}, {2'd0}};

assign shl_ln70_5_fu_1775_p4 = {{{tmp_44_reg_2670}, {trunc_ln674_2_reg_2675}}, {2'd0}};

assign shl_ln70_6_fu_965_p3 = {{trunc_ln70_5_fu_961_p1}, {3'd0}};

assign shl_ln70_7_fu_1845_p3 = {{arrayidx20713367_load_2_reg_2686}, {2'd0}};

assign shl_ln70_8_fu_1863_p4 = {{{tmp_47_reg_2698}, {trunc_ln674_4_reg_2703}}, {2'd0}};

assign shl_ln70_9_fu_1170_p4 = {{{tmp_41_fu_629_p3}, {trunc_ln674_fu_667_p1}}, {3'd0}};

assign shl_ln70_s_fu_1953_p4 = {{{tmp_50_reg_2724}, {trunc_ln674_6_reg_2736}}, {2'd0}};

assign shl_ln_fu_547_p3 = {{trunc_ln70_fu_543_p1}, {3'd0}};

assign sub185_fu_1648_p2 = ($signed(trunc_ln170_reg_2539_pp0_iter3_reg) + $signed(11'd2047));

assign sub_ln70_10_fu_2253_p2 = ($signed(sext_ln70_49_fu_2249_p1) - $signed(sext_ln70_48_fu_2238_p1));

assign sub_ln70_2_fu_1787_p2 = ($signed(sext_ln70_14_fu_1783_p1) - $signed(sext_ln70_12_fu_1772_p1));

assign sub_ln70_4_fu_1875_p2 = ($signed(sext_ln70_24_fu_1871_p1) - $signed(sext_ln70_23_fu_1860_p1));

assign sub_ln70_6_fu_1965_p2 = ($signed(sext_ln70_37_fu_1961_p1) - $signed(sext_ln70_36_fu_1950_p1));

assign sub_ln70_8_fu_2109_p2 = ($signed(sext_ln70_43_fu_2105_p1) - $signed(sext_ln70_42_fu_2094_p1));

assign sub_ln70_fu_1699_p2 = ($signed(sext_ln70_5_fu_1695_p1) - $signed(sext_ln70_4_fu_1684_p1));

assign sum_tmp_V_1_fu_2129_p2 = ($signed(sext_ln70_53_fu_2125_p1) + $signed(sext_ln1524_5_fu_1751_p1));

assign sum_tmp_V_2_fu_1985_p2 = ($signed(sext_ln70_50_fu_1981_p1) + $signed(sext_ln1524_3_fu_1663_p1));

assign sum_tmp_V_3_fu_1901_p2 = ($signed(sext_ln70_41_fu_1897_p1) + $signed(add_ln70_12_fu_1885_p2));

assign sum_tmp_V_4_fu_1813_p2 = ($signed(sext_ln70_28_fu_1809_p1) + $signed(add_ln70_7_fu_1797_p2));

assign sum_tmp_V_5_fu_1725_p2 = ($signed(sext_ln70_11_fu_1721_p1) + $signed(add_ln70_2_fu_1709_p2));

assign sum_tmp_V_fu_2273_p2 = ($signed(sext_ln70_56_fu_2269_p1) + $signed(sext_ln1524_7_fu_1839_p1));

assign tmp_14_fu_853_p4 = {{quatizer_in_V_4_fu_814_p2[16:8]}};

assign tmp_16_fu_1065_p4 = {{quatizer_in_V_3_fu_1026_p2[16:8]}};

assign tmp_18_fu_1190_p4 = {{q_2nd_err_scale7_2_fu_1184_p2[12:4]}};

assign tmp_21_fu_1348_p4 = {{q_2nd_err_scale7_1_fu_1342_p2[12:4]}};

assign tmp_24_fu_1506_p4 = {{q_2nd_err_scale7_fu_1500_p2[12:4]}};

assign tmp_41_fu_629_p3 = add_ln200_1_fu_614_p2[32'd7];

assign tmp_43_fu_695_p3 = add_ln204_fu_661_p2[32'd8];

assign tmp_44_fu_841_p3 = add_ln200_3_fu_826_p2[32'd7];

assign tmp_46_fu_907_p3 = add_ln204_1_fu_873_p2[32'd8];

assign tmp_47_fu_1053_p3 = add_ln200_5_fu_1038_p2[32'd7];

assign tmp_49_fu_1116_p3 = add_ln204_2_fu_1085_p2[32'd8];

assign tmp_50_fu_1270_p3 = add_ln200_7_fu_1254_p2[32'd7];

assign tmp_52_fu_2028_p3 = add_ln204_3_fu_1935_p2[32'd8];

assign tmp_53_fu_1428_p3 = add_ln200_9_fu_1412_p2[32'd7];

assign tmp_55_fu_2172_p3 = add_ln204_4_fu_2079_p2[32'd8];

assign tmp_56_fu_1586_p3 = add_ln200_11_fu_1570_p2[32'd7];

assign tmp_58_fu_2316_p3 = add_ln204_5_fu_2223_p2[32'd8];

assign tmp_fu_641_p4 = {{quatizer_in_V_5_fu_602_p2[16:8]}};

assign trunc_ln170_fu_469_p1 = select_ln177_fu_461_p3[10:0];

assign trunc_ln674_10_fu_1604_p1 = quatizer_in_V_fu_1558_p2[7:0];

assign trunc_ln674_2_fu_879_p1 = quatizer_in_V_4_fu_814_p2[7:0];

assign trunc_ln674_4_fu_1091_p1 = quatizer_in_V_3_fu_1026_p2[7:0];

assign trunc_ln674_6_fu_1288_p1 = quatizer_in_V_2_fu_1242_p2[7:0];

assign trunc_ln674_8_fu_1446_p1 = quatizer_in_V_1_fu_1400_p2[7:0];

assign trunc_ln674_fu_667_p1 = quatizer_in_V_5_fu_602_p2[7:0];

assign trunc_ln70_10_fu_1010_p4 = {{q_2nd_err_scale7_3_fu_973_p2[11:4]}};

assign trunc_ln70_11_fu_1212_p4 = {{read_word_V_fu_214[55:48]}};

assign trunc_ln70_12_fu_1226_p4 = {{q_2nd_err_scale7_2_fu_1184_p2[11:4]}};

assign trunc_ln70_13_fu_1370_p4 = {{read_word_V_fu_214[71:64]}};

assign trunc_ln70_14_fu_1384_p4 = {{q_2nd_err_scale7_1_fu_1342_p2[11:4]}};

assign trunc_ln70_15_fu_1528_p4 = {{read_word_V_fu_214[87:80]}};

assign trunc_ln70_16_fu_1542_p4 = {{q_2nd_err_scale7_fu_1500_p2[11:4]}};

assign trunc_ln70_17_fu_1222_p0 = offset_buffer_V_0_1_q1;

assign trunc_ln70_17_fu_1222_p1 = trunc_ln70_17_fu_1222_p0[7:0];

assign trunc_ln70_18_fu_1380_p0 = offset_buffer_V_1_1_q1;

assign trunc_ln70_18_fu_1380_p1 = trunc_ln70_18_fu_1380_p0[7:0];

assign trunc_ln70_19_fu_1538_p0 = offset_buffer_V_2_1_q1;

assign trunc_ln70_19_fu_1538_p1 = trunc_ln70_19_fu_1538_p0[7:0];

assign trunc_ln70_1_fu_582_p1 = read_word_V_fu_214[7:0];

assign trunc_ln70_2_fu_517_p0 = offset_buffer_V_0_0_q1;

assign trunc_ln70_2_fu_517_p1 = trunc_ln70_2_fu_517_p0[7:0];

assign trunc_ln70_3_fu_749_p0 = arrayidx20713367_load_0_1108_fu_202;

assign trunc_ln70_3_fu_749_p1 = trunc_ln70_3_fu_749_p0[14:0];

assign trunc_ln70_4_fu_521_p0 = offset_buffer_V_1_0_q1;

assign trunc_ln70_4_fu_521_p1 = trunc_ln70_4_fu_521_p0[7:0];

assign trunc_ln70_5_fu_961_p0 = arrayidx20713367_load_0_2_fu_206;

assign trunc_ln70_5_fu_961_p1 = trunc_ln70_5_fu_961_p0[14:0];

assign trunc_ln70_6_fu_525_p0 = offset_buffer_V_2_0_q1;

assign trunc_ln70_6_fu_525_p1 = trunc_ln70_6_fu_525_p0[7:0];

assign trunc_ln70_7_fu_586_p4 = {{q_2nd_err_scale7_5_fu_555_p2[11:4]}};

assign trunc_ln70_8_fu_788_p4 = {{read_word_V_fu_214[23:16]}};

assign trunc_ln70_9_fu_798_p4 = {{q_2nd_err_scale7_4_fu_761_p2[11:4]}};

assign trunc_ln70_fu_543_p0 = arrayidx20713367_load_0_fu_198;

assign trunc_ln70_fu_543_p1 = trunc_ln70_fu_543_p0[14:0];

assign trunc_ln70_s_fu_1000_p4 = {{read_word_V_fu_214[39:32]}};

assign zext_ln1525_10_fu_2212_p1 = tmp_56_reg_2778;

assign zext_ln1525_11_fu_2215_p1 = tmp_56_reg_2778;

assign zext_ln1525_1_fu_651_p1 = tmp_41_fu_629_p3;

assign zext_ln1525_2_fu_849_p1 = tmp_44_fu_841_p3;

assign zext_ln1525_3_fu_863_p1 = tmp_44_fu_841_p3;

assign zext_ln1525_4_fu_1061_p1 = tmp_47_fu_1053_p3;

assign zext_ln1525_5_fu_1075_p1 = tmp_47_fu_1053_p3;

assign zext_ln1525_6_fu_1924_p1 = tmp_50_reg_2724;

assign zext_ln1525_7_fu_1927_p1 = tmp_50_reg_2724;

assign zext_ln1525_8_fu_2068_p1 = tmp_53_reg_2751;

assign zext_ln1525_9_fu_2071_p1 = tmp_53_reg_2751;

assign zext_ln1525_fu_637_p1 = tmp_41_fu_629_p3;

assign zext_ln70_1_fu_780_p1 = in_pixel_1_fu_735_p4;

assign zext_ln70_2_fu_992_p1 = in_pixel_2_fu_947_p4;

assign zext_ln70_3_fu_1204_p1 = in_pixel_3_fu_1156_p4;

assign zext_ln70_4_fu_1362_p1 = in_pixel_4_fu_1314_p4;

assign zext_ln70_5_fu_1520_p1 = in_pixel_5_fu_1472_p4;

assign zext_ln70_fu_574_p1 = in_pixel_fu_535_p1;

always @ (posedge ap_clk) begin
    idxprom145_reg_2548[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL
