/* Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
 * SPDX-License-Identifier: MIT
 *
 * rocke/instance_conv_direct_grouped_internal.h -- PRIVATE shared state + phase-
 * function contract for the C99 port of build_direct_conv_16c and
 * build_direct_conv_4c (rocke/instances/common/conv_direct_grouped.py).
 *
 * WHY THIS HEADER EXISTS.
 *   Each Python builder is a long function whose body shares one set of
 *   enclosing-function locals across several nested closures:
 *     16c: issue_dram_load(), store_to_lds(), lds_read_input(),
 *          lds_read_input_k32() -- all capture the builder, the param Values,
 *          every geometry constant, the SSA constants, the LDS smem handles,
 *          the buffer rsrcs, the chunk_meta table, and the A/B/D descriptors.
 *     4c:  no named closures, but the prologue computes a wide block of shared
 *          locals (descriptors, constants, precomputed s_consts, weights) that
 *          the unrolled H-loop body reads on every iteration.
 *
 *   In C there is no closure capture. The faithful port turns each Python
 *   closure into a free function taking a POINTER to one shared context struct
 *   (rocke_dconv_16c_ctx_t / rocke_dconv_4c_ctx_t) that holds EXACTLY the variables
 *   the closures/body share. The driver populates the ctx in the same order the
 *   Python prologue computes its locals, then calls the phase functions in
 *   Python order.
 *
 * CONTRACT STABILITY (bucket note).
 *   This header is the ONE shared surface every body-implementing .c TU binds
 *   to. It is DESIGNED TO BE COMPLETE: every local the Python body shares across
 *   phases is a field here. A body agent implementing a phase MUST be able to
 *   read/write only ctx fields and call the prototypes below WITHOUT editing
 *   this header. If a phase genuinely needs a value not present, that is a
 *   design bug to fix here once, deliberately.
 *
 *   Naming: ctx fields mirror the Python local names 1:1 (Python `q_tile_start`
 *   -> `ctx->q_tile_start`; Python `c_BG_cpg` -> `ctx->c_BG_cpg`). Phase
 *   functions mirror the Python closure names with a `rocke_dconv16c_` /
 *   `rocke_dconv4c_` prefix.
 *
 * THIS HEADER EMITS NO IR AND DECLARES NO PUBLIC API. Included only by the
 * instance_conv_direct_grouped*.c translation units. Public callers use
 * rocke/instance_conv_direct_grouped.h.
 */
#ifndef ROCKE_INSTANCE_CONV_DIRECT_GROUPED_INTERNAL_H
#define ROCKE_INSTANCE_CONV_DIRECT_GROUPED_INTERNAL_H

#include <stdbool.h>
#include <stddef.h>

#include "rocke/helper_rocke.helpers.transforms.h" /* rocke_tensor_descriptor_t */
#include "rocke/instance_conv_direct_grouped.h"
#include "rocke/ir.h"

#ifdef __cplusplus
extern "C" {
#endif

/* ===================================================================== *
 *  rocke_dconv_params_t  --  the direct-conv AOT kernarg block.
 *
 *  Emitted from rocke_conv_direct_arg_names() (instance_conv_abi.h), the
 *  twin of the library's kernels.common.conv_abi.conv_direct_arg_names(). Every
 *  direct-conv variant declares the same block in the same order, so one
 *  emitter serves them all; kernargs are packed positionally from the launch
 *  signature, so the order here IS the ABI.
 *
 *  What stays build-time: the filter extents (KH/KW), stride, PAD and the
 *  per-group channel counts. They shape the unrolled MFMA chain, the LDS row
 *  and the tap offsets -- kernel capabilities, not shape. What becomes a
 *  kernarg is everything that merely sizes the work.
 * ===================================================================== */
typedef struct rocke_dconv_params
{
    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;
    rocke_value_t* p_N;
    rocke_value_t* p_Hi;
    rocke_value_t* p_Wi;
    rocke_value_t* p_Ho;
    rocke_value_t* p_Wo;
    rocke_value_t* p_groups;
    rocke_value_t* p_total_c;
    rocke_value_t* p_total_k;
    /* Strides of the tensors bound to the A and D operand slots. Forward runs
     * NHWC -> NHWK; dgrad runs the other way, so the two triples swap
     * layouts and the parameter names follow the tensor, not the slot. */
    rocke_value_t* p_A_stride_n;
    rocke_value_t* p_A_stride_hi;
    rocke_value_t* p_A_stride_wi;
    rocke_value_t* p_D_stride_n;
    rocke_value_t* p_D_stride_ho;
    rocke_value_t* p_D_stride_wo;
    /* wgrad only: X (NHWC) rides the B slot. */
    rocke_value_t* p_B_stride_n;
    rocke_value_t* p_B_stride_hi;
    rocke_value_t* p_B_stride_wi;
} rocke_dconv_params_t;

/* Declare the block. direction is "fwd", "dgrad" or "wgrad"; io_type is the
 * operand element type (rocke_f16() or rocke_bf16(); NULL means f16). Under
 * wgrad D is always the fp32 dW atomic target. */
void rocke_dconv_emit_params(rocke_ir_builder_t* b,
                             rocke_dconv_params_t* params,
                             const char* direction,
                             const rocke_type_t* io_type);

/* A[N,H,W,total_c] with runtime extents + the two conv-spatial embeds.
 * w_upper_0 / w_upper_1 name the column pair ("q_pos"/"W_lds_pos" for the
 * LDS-staged variants, "wo"/"s" for the DRAM-direct 4c one). */
struct rocke_dynamic_tensor_descriptor*
    rocke_dconv_a_descriptor_dynamic(rocke_ir_builder_t* b,
                                     const rocke_dconv_params_t* params,
                                     int pad,
                                     int stride,
                                     const char* w_upper_0,
                                     const char* w_upper_1);

/* D[N,Ho,Wo,total_k] with runtime extents. */
struct rocke_dynamic_tensor_descriptor*
    rocke_dconv_d_descriptor_dynamic(rocke_ir_builder_t* b, const rocke_dconv_params_t* params);

/* How many row steps one scf.for body covers: lcm(2, KH) where the variant
 * ping-pongs LDS, KH alone where it reads straight from DRAM. */
int rocke_dconv_row_loop_unroll(int kh, bool lds_ping_pong);

/* ===================================================================== *
 *  Bound on the per-thread DRAM-load passes (16c).
 *  PASSES = ceil(NUM_VEC4 / THREADS). With THREADS = block_groups*wave
 *  (>= 64) and NUM_VEC4 = (block_q+KW-1)*block_groups*cpg/4, the largest
 *  legal config gives a small handful of passes; 16 is generous headroom.
 * ===================================================================== */
#define ROCKE_DCONV16C_MAX_PASSES 16

/* Bound on the per-thread DRAM-load passes (32c).
 * cpg=32 and block_q up to 128 with KW=3 gives the worst case:
 *   THREADS=256 (BG=4, wave=64), NUM_VEC4=(128+2)*4*32/4=4160, PASSES=17.
 * ===================================================================== */
#define ROCKE_DCONV32C_MAX_PASSES 17

/* Bound on the per-block accumulator-tile fan-out (q_subtiles = block_q/16 for
 * 16c; q_tiles_per_wave = block_q/4 for 4c). block_q stays small (<=16 in the
 * covered space); 8 is generous. Each tile holds KH (=3) circular acc slots. */
#define ROCKE_DCONV_MAX_QTILES 8
/* KH for a 3x3 conv; the circular accumulator depth. Sized to the max KH the
 * builders unroll. */
#define ROCKE_DCONV_MAX_ACC_SLOTS 8

/* ===================================================================== *
 *  rocke_dconv_16c_ctx_t  --  shared state for build_direct_conv_16c.
 *
 *  Field order follows the Python prologue top-to-bottom (lines 256-642) so the
 *  populate routine reads straight against the source.
 * ===================================================================== */
typedef struct rocke_dconv_16c_ctx
{
    /* ---- inputs / resolved environment -- */
    rocke_ir_builder_t* b; /* the IRBuilder `b`            */
    const rocke_direct_conv_16c_spec_t* spec; /* the DirectConv16cSpec        */
    const char* arch; /* NULL-normalised "gfx950"     */
    rocke_direct_conv_problem_t p; /* spec->problem (by value)     */
    const rocke_type_t* io_type; /* rocke_f16() or rocke_bf16() depending on p.dtype */

    /* ---- block-geometry scalars (Python all-caps locals) -- */
    int BLOCK_Q; /* spec.block_q                              */
    int BLOCK_GROUPS; /* spec.block_groups                         */
    int WAVE; /* spec.wave_size                            */
    int THREADS; /* spec.threads_per_block                    */
    int LDS_W; /* BLOCK_Q + KW - 1                          */
    int LDS_ROW_FP16; /* LDS_W * BLOCK_GROUPS * cpg                */
    int LOAD_VEC; /* 4                                         */
    int NUM_VEC4; /* LDS_ROW_FP16 / LOAD_VEC                    */
    int PASSES; /* ceil(NUM_VEC4 / THREADS)                  */
    int lds_total_elems; /* PASSES * THREADS * LOAD_VEC                */
    int q_subtiles; /* BLOCK_Q // 16                             */
    int n_iters; /* H + KH - 1                                */

    /* ---- kernel params (Values) -- */
    rocke_dconv_params_t params; /* the AOT kernarg block (ABI order)    */
    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;

    /* ---- common SSA constants -- */
    rocke_value_t* c0; /* const_i32(0)                         */
    rocke_value_t* c_wave; /* const_i32(WAVE)                      */
    rocke_value_t* c_BG; /* const_i32(BLOCK_GROUPS)              */
    rocke_value_t* c_BQ; /* const_i32(BLOCK_Q)                   */
    rocke_value_t* c_cpg; /* const_i32(cpg)                       */
    rocke_value_t* c_kpg; /* const_i32(kpg)                       */
    rocke_value_t* c_W; /* p_Wo -- the output-width store bound  */
    rocke_value_t* c_stride; /* const_i32(p.stride)                  */
    rocke_value_t* c_BG_cpg; /* const_i32(BLOCK_GROUPS * cpg)        */
    rocke_value_t* c_half_bytes; /* const_i32(2)                         */
    rocke_value_t* oob_sentinel; /* const_i32((1<<31)-1)                 */
    rocke_value_t* io_vec4_zero; /* zero_vec_f16(4)                      */
    rocke_value_t* zero_acc; /* zero_vec_f32(4)                      */

    /* ---- thread / wave / lane decode (SSA) -- */
    rocke_value_t* tid; /* thread_id_x()                        */
    rocke_value_t* wave_id; /* tid / WAVE                           */
    rocke_value_t* lane; /* tid % WAVE                           */
    rocke_value_t* c4; /* lane / 16  (0..3)                    */
    rocke_value_t* q_in_lane; /* lane % 16  (0..15)                   */
    rocke_value_t* s_lane_k32; /* c4 / 2                               */
    rocke_value_t* ch_lane_k32; /* (c4 % 2) * 8                         */
    rocke_value_t* ch_lane_k16; /* c4 * 4                               */

    /* ---- grid / group decode (SSA) -- */
    rocke_value_t* bx; /* block_id_x()                         */
    rocke_value_t* by; /* block_id_y()                         */
    rocke_value_t* n; /* block_id_z()                         */
    rocke_value_t* g_tile; /* by                                   */
    rocke_value_t* g; /* g_tile*BLOCK_GROUPS + wave_id        */
    rocke_value_t* q_tile_start; /* bx * BLOCK_Q                         */

    /* ---- LDS ping-pong buffers + buffer rsrcs -- */
    rocke_value_t* A_smem; /* smem_alloc lds_a [1, lds_total_elems] */
    rocke_value_t* B_smem; /* smem_alloc lds_b (or == A_smem)      */
    rocke_value_t* a_rsrc; /* buffer_rsrc(A, A_bytes)              */
    rocke_value_t* b_rsrc; /* buffer_rsrc(Bp, B_bytes)            */
    rocke_value_t* d_rsrc; /* buffer_rsrc(D, D_bytes)             */

    /* ---- weight loads (constant across the H-loop) -- */
    const rocke_tensor_descriptor_t* b_desc; /* B[total_k,KH,KW,cpg] naive    */
    rocke_value_t* k_out_val; /* g*kpg + q_in_lane             */
    /* fold_k32=False path: weights[r*KW+s], length KH*KW (<=9).            */
    rocke_value_t* weights[16];
    int n_weights;
    /* fold_k32=True path: per-r folded K=32 (S=0,1) + S=2 promoted to a
     * zero-padded K=32 atom, length KH (<=3). */
    rocke_value_t* weights_k32[8];
    rocke_value_t* weights_s2_k32[8];
    int n_weights_k32; /* == KH when fold_k32 else 0                        */
    /* lane_in_lo_half = cmp_lt(c4, 2); fp16x8_zero = zero_vec_f16(8).
     * Used to zero the upper-16-K (c4 in {2,3}) lanes of the S=2 wide atom. */
    rocke_value_t* lane_in_lo_half;
    rocke_value_t* fp16x8_zero;

    /* ---- per-thread chunk decode table (chunk_desc + chunk_meta) -- */
    const rocke_tensor_descriptor_t* chunk_desc; /* unmerge_magic decode      */
    /* chunk_meta[pass_idx]: one entry per DRAM pass. Mirrors the Python
     * dict {chunk_idx, ch_block, group_in_wg, W_lds, in_bounds, abs_group}. */
    struct
    {
        rocke_value_t* chunk_idx; /* tid + pass_idx*THREADS              */
        rocke_value_t* ch_block; /* decoded ch_block                   */
        rocke_value_t* group_in_wg; /* decoded group_in_wg                */
        rocke_value_t* W_lds; /* decoded W_lds                      */
        rocke_value_t* in_bounds; /* cmp_lt(chunk_idx, NUM_VEC4)         */
        rocke_value_t* abs_group; /* g_tile*BLOCK_GROUPS + group_in_wg   */
    } chunk_meta[ROCKE_DCONV16C_MAX_PASSES];
    int n_chunk_meta; /* == PASSES */

    /* ---- A / D descriptors (built once, reused) -- */
    const rocke_tensor_descriptor_t* a_desc; /* A[N,H,W,total_c] + 2 embeds  */
    const rocke_tensor_descriptor_t* d_desc; /* D[N,Ho,Wo,total_k] naive     */

    /* ---- accumulator iter-state across the unrolled H-loop -- *
     * acc_tiles[qt][slot]; q_subtiles x KH. Updated in place by the MFMA
     * phase and the flush/reset phase, exactly like the Python list-of-lists. */
    rocke_value_t* acc_tiles[ROCKE_DCONV_MAX_QTILES][ROCKE_DCONV_MAX_ACC_SLOTS];
} rocke_dconv_16c_ctx_t;

/* ===================================================================== *
 *  rocke_dconv_4c_ctx_t  --  shared state for build_direct_conv_4c.
 *
 *  Field order follows the Python prologue (lines 837-966).
 * ===================================================================== */
typedef struct rocke_dconv_4c_ctx
{
    /* ---- inputs / resolved environment -- */
    rocke_ir_builder_t* b;
    const rocke_direct_conv_4c_spec_t* spec;
    const char* arch;
    rocke_direct_conv_problem_t p; /* spec->problem (by value)             */

    int q_tiles_per_wave; /* block_q // 4                              */
    int n_iters; /* H + KH - 1                                */

    /* ---- kernel params (Values) -- */
    rocke_dconv_params_t params; /* the AOT kernarg block (ABI order)    */
    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;

    /* ---- common SSA constants -- */
    rocke_value_t* c0; /* const_i32(0)                          */
    rocke_value_t* c_W; /* const_i32(W)                          */
    rocke_value_t* c_cpg; /* const_i32(cpg)                        */
    rocke_value_t* c_kpg; /* const_i32(kpg)                        */
    rocke_value_t* c_half_bytes; /* const_i32(2)                          */
    rocke_value_t* oob_sentinel; /* const_i32((1<<31)-1)                  */
    rocke_value_t* io_vec4_zero; /* zero_vec_f16(4)                       */
    rocke_value_t* zero_acc; /* zero_vec_f32(4)                       */

    /* ---- thread / wave / lane decode (SSA) -- */
    rocke_value_t* tid; /* thread_id_x()                         */
    rocke_value_t* wave_id; /* tid / wave_size                       */
    rocke_value_t* lane; /* tid % wave_size                       */
    rocke_value_t* batch; /* lane / 4   (group within wave 0..15)  */
    rocke_value_t* lane_q; /* lane % 4                              */

    /* ---- grid / group decode (SSA) -- */
    rocke_value_t* bx;
    rocke_value_t* by;
    rocke_value_t* n; /* block_id_z()                          */
    rocke_value_t* q_tile_start; /* bx * block_q                          */
    rocke_value_t* group_in_wg; /* wave_id*16 + batch                    */
    rocke_value_t* g; /* by*block_groups + group_in_wg         */

    /* ---- buffer rsrcs -- */
    rocke_value_t* a_rsrc;
    rocke_value_t* b_rsrc;
    rocke_value_t* d_rsrc;

    /* ---- weights (per (r,s) per lane; length KH*KW <= 9) -- */
    const rocke_tensor_descriptor_t* b_desc; /* B[total_k,KH,KW,cpg] naive   */
    rocke_value_t* k_out_val; /* g*kpg + lane_q               */
    rocke_value_t* weights[16];
    int n_weights;

    /* ---- descriptors + precomputed loop-invariant locals -- */
    const rocke_tensor_descriptor_t* a_desc; /* A[N,H,W,total_c] + 2 embeds  */
    const rocke_tensor_descriptor_t* d_desc; /* D[N,H,W,total_k] naive       */
    rocke_value_t* c_val_groupc; /* g * cpg                      */
    rocke_value_t* s_consts[16]; /* const_i32(s) for s in KW     */
    int n_s_consts; /* KW                           */

    /* ---- accumulator iter-state across the unrolled H-loop -- *
     * acc_tiles[qt][slot]; q_tiles_per_wave x KH. */
    rocke_value_t* acc_tiles[ROCKE_DCONV_MAX_QTILES][ROCKE_DCONV_MAX_ACC_SLOTS];
} rocke_dconv_4c_ctx_t;

/* ===================================================================== *
 *  16c PHASE FUNCTIONS -- one per Python closure / prologue stage.
 *  Each phase reads/writes only ctx (+ the builder it carries) and emits IR in
 *  byte-identical Python order.
 * ===================================================================== */

/* Prologue (lines 256-355): validate(), is_valid_spec gate, derive every
 * geometry scalar, declare params, build all SSA constants, decode
 * thread/wave/lane + grid/group, alloc the LDS ping-pong, build buffer rsrcs.
 * Fills the corresponding ctx fields. Returns false (builder error set) on a
 * rejected spec or geometry violation. */
bool rocke_dconv16c_prologue(rocke_dconv_16c_ctx_t* ctx);

/* Weight-load phase (lines 357-415): build b_desc, k_out_val, and load
 * weights/weights_k32/weights_s2_k32 per the fold_k32 branch. */
void rocke_dconv16c_load_weights(rocke_dconv_16c_ctx_t* ctx);

/* Chunk-decode phase (lines 444-473): build chunk_desc (naive + unmerge_magic)
 * and populate chunk_meta[0..PASSES) via unmerge_lower. */
void rocke_dconv16c_build_chunk_meta(rocke_dconv_16c_ctx_t* ctx);

/* Descriptor phase (lines 475-519, 637-641): build a_desc (naive + 2 embeds)
 * and d_desc (naive). */
void rocke_dconv16c_build_descriptors(rocke_dconv_16c_ctx_t* ctx);

/* Closure: issue_dram_load(y_iter_val) (lines 521-562). Emits, for each
 * chunk_meta entry, the OOB-safe DRAM read of one vec4 of A at the given
 * (unshifted) output-row index. Writes up to `out_cap` (vec, lds_idx) pairs
 * into out_vecs[]/out_lds_idx[] and returns the count (== PASSES). */
int rocke_dconv16c_issue_dram_load(rocke_dconv_16c_ctx_t* ctx,
                                   rocke_value_t* y_iter_val,
                                   rocke_value_t** out_vecs,
                                   rocke_value_t** out_lds_idx,
                                   int out_cap);

/* Closure: store_to_lds(loads, lds) (lines 564-566). Stores the (vec, lds_idx)
 * pairs produced by issue_dram_load into the given LDS buffer. */
void rocke_dconv16c_store_to_lds(rocke_dconv_16c_ctx_t* ctx,
                                 rocke_value_t* const* vecs,
                                 rocke_value_t* const* lds_idx,
                                 int n,
                                 rocke_value_t* lds);

/* Closure: lds_read_input(q_subtile, s_const, lds) (lines 570-590). Per-lane
 * <4 x half> read from LDS for the s-th column of the 3-wide input row. */
rocke_value_t* rocke_dconv16c_lds_read_input(rocke_dconv_16c_ctx_t* ctx,
                                             int q_subtile,
                                             int s_const,
                                             rocke_value_t* lds);

/* Closure: lds_read_input_k32(q_subtile, lds) (lines 592-607). Per-lane
 * <8 x half> read for the folded K=32 MFMA. */
rocke_value_t* rocke_dconv16c_lds_read_input_k32(rocke_dconv_16c_ctx_t* ctx,
                                                 int q_subtile,
                                                 rocke_value_t* lds);

/* Closure: lds_read_input_s2_k32(q_subtile, lds). Per-lane <8 x half> read
 * for the S=2 residual promoted to a zero-padded K=32 MFMA (high half
 * zeroed via select(lane_in_lo_half, vec, fp16x8_zero)). */
rocke_value_t* rocke_dconv16c_lds_read_input_s2_k32(rocke_dconv_16c_ctx_t* ctx,
                                                    int q_subtile,
                                                    rocke_value_t* lds);

/* Prologue prefetch (lines 609-616): store_to_lds(issue_dram_load(c0), A_smem)
 * then sync(). Zero-fills row 0 (= -PAD) via the descriptor's embed validity. */
void rocke_dconv16c_prologue_prefetch(rocke_dconv_16c_ctx_t* ctx);

/* The unrolled H-row streaming loop (lines 618-739): for each of n_iters rows,
 * pick the cur/nxt ping-pong buffer, read inputs from cur (fold_k32 or per-s),
 * issue next-row DRAM loads, run the per-(qt,r[,s]) MFMA chain into the circular
 * acc slot, store next-row loads to nxt, sync, then conditionally flush the
 * oldest slot to D and unconditionally reset it. Reads/updates ctx->acc_tiles.
 * Builds and returns the kernel via ctx->b->kernel on success (NULL on error). */
rocke_kernel_def_t* rocke_dconv16c_stream_h_loop(rocke_dconv_16c_ctx_t* ctx);

/* ===================================================================== *
 *  4c PHASE FUNCTIONS.
 * ===================================================================== */

/* Prologue (lines 833-876): validate(), is_valid_spec gate, declare params,
 * build SSA constants, decode thread/wave/lane + grid/group, build buffer rsrcs.
 * Returns false on a rejected spec / geometry violation. */
bool rocke_dconv4c_prologue(rocke_dconv_4c_ctx_t* ctx);

/* Weight-load phase (lines 878-901): build b_desc, k_out_val, and load the
 * KH*KW weights[]. */
void rocke_dconv4c_load_weights(rocke_dconv_4c_ctx_t* ctx);

/* Descriptor + invariant phase (lines 903-965): build a_desc (naive + 2 embeds)
 * and d_desc (naive), seed acc_tiles to zero_acc, precompute c_val_groupc and
 * s_consts[]. */
void rocke_dconv4c_build_descriptors(rocke_dconv_4c_ctx_t* ctx);

/* The unrolled H-row loop (lines 967-1031): for each of n_iters rows, load the
 * per-(qt,s) OOB-safe A inputs, run the per-(qt,r,s) 4x4x4 MFMA chain into the
 * circular acc slot, then conditionally flush the oldest slot to D and
 * unconditionally reset it. Reads/updates ctx->acc_tiles. Returns the kernel
 * (ctx->b->kernel) on success, NULL on error. */
rocke_kernel_def_t* rocke_dconv4c_stream_h_loop(rocke_dconv_4c_ctx_t* ctx);

/* ===================================================================== *
 *  rocke_dconv_8c_ctx_t  --  shared state for build_direct_conv_8c.
 *
 *  Structurally identical to the 16c ctx except:
 *    - No fold_k32 flag (8c always folds s=0 + s=1 into K=16 and handles s=2
 *      as a zero-padded residual).
 *    - ch_block_dim = 2 (cpg=8 → 2 vec4 blocks of 4 channels per group) in
 *      the LDS chunk descriptor instead of 4.
 *    - weights_main[KH]: one folded K=16 vec4 per filter row (both S positions).
 *    - weights_s2[KH]: one zero-padded K=16 vec4 per filter row (S=2 residual).
 *    - s_lane, ch_lane instead of s_lane_k32/ch_lane_k32/ch_lane_k16.
 *    - lane_in_lo_half selects which K-lanes carry valid S=2 data.
 *    - zero_acc is <4 x float> (same as 16c non-folded path).
 *    - q_subtiles = block_q / 16.
 * ===================================================================== */
typedef struct rocke_dconv_8c_ctx
{
    rocke_ir_builder_t* b;
    const rocke_direct_conv_8c_spec_t* spec;
    const char* arch;
    rocke_direct_conv_problem_t p;
    const rocke_type_t* io_type; /* rocke_f16() or rocke_bf16() */

    int BLOCK_Q;
    int BLOCK_GROUPS;
    int WAVE;
    int THREADS;
    int LDS_W;
    int LDS_ROW_FP16;
    int LOAD_VEC;
    int NUM_VEC4;
    int PASSES;
    int lds_total_elems;
    int q_subtiles; /* BLOCK_Q / 16 */
    int n_iters;

    rocke_dconv_params_t params; /* the AOT kernarg block (ABI order)    */
    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;

    rocke_value_t* c0;
    rocke_value_t* c_wave;
    rocke_value_t* c_BG;
    rocke_value_t* c_BQ;
    rocke_value_t* c_cpg;
    rocke_value_t* c_kpg;
    rocke_value_t* c_W;
    rocke_value_t* c_stride; /* const_i32(p.stride)                  */
    rocke_value_t* c_BG_cpg;
    rocke_value_t* c_half_bytes;
    rocke_value_t* oob_sentinel;
    rocke_value_t* io_vec4_zero;
    rocke_value_t* zero_acc; /* <4 x float> */

    rocke_value_t* tid;
    rocke_value_t* wave_id;
    rocke_value_t* lane;
    rocke_value_t* c4; /* lane / 16 */
    rocke_value_t* q_in_lane; /* lane % 16 */
    rocke_value_t* s_lane; /* c4 / 2   (0,0,1,1 for c4 in {0,1,2,3}) */
    rocke_value_t* ch_lane; /* (c4%2)*4 (0,4,0,4) */
    rocke_value_t* lane_in_lo_half; /* cmp_lt(c4, 2) — selects valid S=2 lanes */

    rocke_value_t* bx;
    rocke_value_t* by;
    rocke_value_t* n;
    rocke_value_t* g_tile;
    rocke_value_t* g;
    rocke_value_t* q_tile_start;

    rocke_value_t* A_smem;
    rocke_value_t* B_smem;
    rocke_value_t* a_rsrc;
    rocke_value_t* b_rsrc;
    rocke_value_t* d_rsrc;

    const rocke_tensor_descriptor_t* b_desc;
    rocke_value_t* k_out_val;
    rocke_value_t* weights_main[ROCKE_DCONV_MAX_ACC_SLOTS]; /* one per KH (s=0+s=1 folded) */
    rocke_value_t* weights_s2[ROCKE_DCONV_MAX_ACC_SLOTS]; /* one per KH (s=2 residual) */
    int n_weights; /* == KH */

    const rocke_tensor_descriptor_t* chunk_desc;
    struct
    {
        rocke_value_t* chunk_idx;
        rocke_value_t* ch_block;
        rocke_value_t* group_in_wg;
        rocke_value_t* W_lds;
        rocke_value_t* in_bounds;
        rocke_value_t* abs_group;
    } chunk_meta[ROCKE_DCONV16C_MAX_PASSES];
    int n_chunk_meta;

    const rocke_tensor_descriptor_t* a_desc;
    const rocke_tensor_descriptor_t* d_desc;

    rocke_value_t* acc_tiles[ROCKE_DCONV_MAX_QTILES][ROCKE_DCONV_MAX_ACC_SLOTS];
} rocke_dconv_8c_ctx_t;

/* ===================================================================== *
 *  rocke_dconv_32c_ctx_t  --  shared state for build_direct_conv_32c.
 *
 *  Uses mfma_f32_32x32x8_f16: M=32=kpg, N=BLOCK_Q, K=8.
 *  Per (r,s): 4 consecutive MFMA calls (atom_idx=0..3, ch_start=0,8,16,24).
 *  Accumulator: <16 x float> (32*32/64 = 16 slots per lane).
 *  q_subtiles = BLOCK_Q / 32.
 * ===================================================================== */
#define ROCKE_DCONV32C_MAX_ATOMS 4 /* 4 atoms per (r,s) for cpg=32 */
#define ROCKE_DCONV32C_MAX_KH 8
#define ROCKE_DCONV32C_MAX_KW 8

typedef struct rocke_dconv_32c_ctx
{
    rocke_ir_builder_t* b;
    const rocke_direct_conv_32c_spec_t* spec;
    const char* arch;
    rocke_direct_conv_problem_t p;
    const rocke_type_t* io_type; /* rocke_f16() or rocke_bf16() */

    int BLOCK_Q;
    int BLOCK_GROUPS;
    int WAVE;
    int THREADS;
    int LDS_W;
    int LDS_ROW_FP16;
    int LOAD_VEC;
    int NUM_VEC4;
    int PASSES;
    int N_CH_BLOCKS; /* cpg / 4 = 8 for cpg=32 */
    int lds_total_elems;
    int q_subtiles; /* BLOCK_Q / 32 */
    int n_iters;

    rocke_dconv_params_t params; /* the AOT kernarg block (ABI order)    */
    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;

    rocke_value_t* c0;
    rocke_value_t* c_wave;
    rocke_value_t* c_BG;
    rocke_value_t* c_BQ;
    rocke_value_t* c_cpg;
    rocke_value_t* c_kpg;
    rocke_value_t* c_W;
    rocke_value_t* c_stride; /* const_i32(p.stride)                  */
    rocke_value_t* c_BG_cpg;
    rocke_value_t* c_half_bytes;
    rocke_value_t* oob_sentinel;
    rocke_value_t* io_vec4_zero;
    rocke_value_t* zero_acc; /* <16 x float> */

    rocke_value_t* tid;
    rocke_value_t* wave_id;
    rocke_value_t* lane;
    rocke_value_t* q_in_lane; /* lane % 32 */
    rocke_value_t* k_blk; /* lane / 32 (0 or 1) */
    rocke_value_t* ch_in_atom; /* k_blk * 4 */

    rocke_value_t* bx;
    rocke_value_t* by;
    rocke_value_t* n;
    rocke_value_t* g_tile;
    rocke_value_t* g;
    rocke_value_t* q_tile_start;

    rocke_value_t* A_smem;
    rocke_value_t* B_smem;
    rocke_value_t* a_rsrc;
    rocke_value_t* b_rsrc;
    rocke_value_t* d_rsrc;

    const rocke_tensor_descriptor_t* b_desc;
    rocke_value_t* k_out_val;
    /* weights[r][s][atom]: KH x KW x 4 weight vec4s */
    rocke_value_t* weights[ROCKE_DCONV32C_MAX_KH][ROCKE_DCONV32C_MAX_KW][ROCKE_DCONV32C_MAX_ATOMS];
    int n_weight_r; /* KH */
    int n_weight_s; /* KW */

    const rocke_tensor_descriptor_t* chunk_desc;
    struct
    {
        rocke_value_t* chunk_idx;
        rocke_value_t* ch_block;
        rocke_value_t* group_in_wg;
        rocke_value_t* W_lds;
        rocke_value_t* in_bounds;
        rocke_value_t* abs_group;
    } chunk_meta[ROCKE_DCONV32C_MAX_PASSES];
    int n_chunk_meta;

    const rocke_tensor_descriptor_t* a_desc;
    const rocke_tensor_descriptor_t* d_desc;

    /* acc_tiles[qt][slot]: <16 x float> per (q_subtile, circular slot) */
    rocke_value_t* acc_tiles[ROCKE_DCONV_MAX_QTILES][ROCKE_DCONV_MAX_ACC_SLOTS];
} rocke_dconv_32c_ctx_t;

/* ===================================================================== *
 *  rocke_dconv_dw_ctx_t  --  shared state for build_direct_depthwise.
 *
 *  No LDS, no MFMA.  Each lane owns one channel and accumulates
 *  KH*KW scalar FMA products into a BLOCK_W * KH circular register array.
 * ===================================================================== */
#define ROCKE_DCONV_DW_MAX_BLOCK_W 64
/* ROCKE_DCONV_DW_MAX_KH / _MAX_KW live in the public header: they bound the
 * weight tables below AND are enforced by both validators. */

typedef struct rocke_dconv_dw_ctx
{
    rocke_ir_builder_t* b;
    const rocke_direct_depthwise_spec_t* spec;
    const char* arch;
    rocke_direct_conv_problem_t p;

    int BLOCK_W;
    int BLOCK_WAVES;
    int WAVE;
    int THREADS;
    int BLOCK_CH;
    int n_iters;
    int Ho; /* output height: (H + 2*PAD - KH) / stride + 1 */
    int Wo; /* output width:  (W + 2*PAD - KW) / stride + 1 */
    int c_stride_dw; /* p.stride (kept as int for flush-loop modulo) */
    int is_bf16; /* 1 when p.dtype == "bf16", 0 otherwise */

    rocke_dconv_params_t params; /* the AOT kernarg block (ABI order)    */
    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;

    rocke_value_t* c0;
    rocke_value_t* c_wave;
    rocke_value_t* c_W; /* const_i32(Wo) — output width          */
    rocke_value_t* c_groups; /* const_i32(groups)                     */
    rocke_value_t* c_half_bytes;
    rocke_value_t* oob_sentinel;
    rocke_value_t* zero_f32;
    rocke_value_t* ch_in_range; /* ch < p.groups — guards partial channel tile */

    rocke_value_t* tid;
    rocke_value_t* wave_id;
    rocke_value_t* lane;

    rocke_value_t* bx;
    rocke_value_t* by;
    rocke_value_t* n;
    rocke_value_t* q_tile_start;
    rocke_value_t* ch; /* absolute channel: by*BLOCK_CH + wave_id*WAVE + lane */

    rocke_value_t* a_rsrc;
    rocke_value_t* b_rsrc;
    rocke_value_t* d_rsrc;

    const rocke_tensor_descriptor_t* a_desc; /* A[N,H,W,C] + 2 embeds */
    const rocke_tensor_descriptor_t* b_desc; /* B[total_k,KH,KW,1] naive */
    const rocke_tensor_descriptor_t* d_desc; /* D[N,Ho,Wo,total_k] naive */

    /* weights_f32[r][s]: KH x KW preloaded f32 scalars */
    rocke_value_t* weights_f32[ROCKE_DCONV_DW_MAX_KH][ROCKE_DCONV_DW_MAX_KW];

    /* acc[w_out][slot]: BLOCK_W x KH f32 circular accumulators */
    rocke_value_t* acc[ROCKE_DCONV_DW_MAX_BLOCK_W][ROCKE_DCONV_MAX_ACC_SLOTS];
} rocke_dconv_dw_ctx_t;

/* ===================================================================== *
 *  rocke_dconv_dwcol_ctx_t  --  shared state for build_direct_depthwise_col.
 *
 *  Column-streamed sibling of the above: the KW axis is a runtime scf.for
 *  whose iter_args carry a BLOCK_H x BLOCK_W accumulator band, so the only
 *  register arrays are KH weights and BLOCK_H*BLOCK_W accumulators -- both
 *  bounded by the validator's live-f32 ceiling (arch VGPRs * 3/8), not by a
 *  small compile-time cap.  KH reaches 31+ in the covered space, so neither
 *  array is a fixed ctx member: the emitter alloca's them per call.
 *
 *  AOT: the image extents, group count and tensor strides come from the
 *  kernarg block; only the filter, PAD, stride and the tile geometry are
 *  build-time, so every bounds guard is emitted against a kernarg.
 * ===================================================================== */
typedef struct rocke_dconv_dwcol_ctx
{
    rocke_ir_builder_t* b;
    const rocke_direct_depthwise_col_spec_t* spec;
    const char* arch;
    rocke_direct_conv_problem_t p;
    rocke_dconv_params_t params; /* the AOT kernarg block (ABI order)    */

    int BLOCK_H; /* output rows per block (the unrolled row tile)  */
    int BLOCK_W;
    int BLOCK_WAVES;
    int WAVE;
    int THREADS;
    int BLOCK_CH;
    int n_iters; /* (BLOCK_H - 1) * stride + KH                    */
    int ELEM_BYTES; /* 2 for f16/bf16                                 */
    const rocke_type_t* DT; /* dtype_to_ir(spec->dtype)                   */

    rocke_value_t* A;
    rocke_value_t* Bp;
    rocke_value_t* D;
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    rocke_value_t* D_bytes;

    rocke_value_t* c0;
    rocke_value_t* c1; /* emitted SECOND, unlike the preload prologue */
    rocke_value_t* c_wave;
    rocke_value_t* c_W; /* p_Wo kernarg -- output width           */
    rocke_value_t* c_groups; /* p_groups kernarg                      */
    rocke_value_t* c_elem_bytes;
    rocke_value_t* oob_sentinel;
    rocke_value_t* zero_f32;
    rocke_value_t* ch_in_range; /* ch < groups                            */

    rocke_value_t* tid;
    rocke_value_t* wave_id;
    rocke_value_t* lane;

    rocke_value_t* bx;
    rocke_value_t* by;
    rocke_value_t* bz;
    rocke_value_t* n; /* bz / n_h_tiles                          */
    rocke_value_t* ho_start; /* (bz % n_h_tiles) * BLOCK_H              */
    rocke_value_t* y_start; /* ho_start * stride: first padded input row */
    rocke_value_t* q_tile_start;
    rocke_value_t* ch; /* absolute channel: by*BLOCK_CH + wave_id*WAVE + lane */

    rocke_value_t* a_rsrc;
    rocke_value_t* b_rsrc;
    rocke_value_t* d_rsrc;

    const rocke_tensor_descriptor_t* a_desc; /* A[N,H,W,C] runtime + 2 embeds */
    const rocke_tensor_descriptor_t* b_desc; /* B[total_k,KH,KW,1] naive      */
    const rocke_tensor_descriptor_t* d_desc; /* D[N,Ho,Wo,total_k] runtime    */
} rocke_dconv_dwcol_ctx_t;

/* ===================================================================== *
 *  8c PHASE FUNCTIONS
 * ===================================================================== */
bool rocke_dconv8c_prologue(rocke_dconv_8c_ctx_t* ctx);
void rocke_dconv8c_load_weights(rocke_dconv_8c_ctx_t* ctx);
void rocke_dconv8c_build_chunk_meta(rocke_dconv_8c_ctx_t* ctx);
void rocke_dconv8c_build_descriptors(rocke_dconv_8c_ctx_t* ctx);
void rocke_dconv8c_prologue_prefetch(rocke_dconv_8c_ctx_t* ctx);
rocke_kernel_def_t* rocke_dconv8c_stream_h_loop(rocke_dconv_8c_ctx_t* ctx);

/* ===================================================================== *
 *  32c PHASE FUNCTIONS
 * ===================================================================== */
bool rocke_dconv32c_prologue(rocke_dconv_32c_ctx_t* ctx);
void rocke_dconv32c_load_weights(rocke_dconv_32c_ctx_t* ctx);
void rocke_dconv32c_build_chunk_meta(rocke_dconv_32c_ctx_t* ctx);
void rocke_dconv32c_build_descriptors(rocke_dconv_32c_ctx_t* ctx);
void rocke_dconv32c_prologue_prefetch(rocke_dconv_32c_ctx_t* ctx);
rocke_kernel_def_t* rocke_dconv32c_stream_h_loop(rocke_dconv_32c_ctx_t* ctx);

/* ===================================================================== *
 *  rocke_dconv_wgrad_ctx_t  --  shared state for build_direct_conv_wgrad.
 *
 *  The Python body is one long function with six closures (_tr_read, _read_dy,
 *  _read_strip, _lds_run, _issue_delta / _commit_delta, _issue_s_strip /
 *  _commit_s_strip, _row_coords) over a wide block of prologue locals. Every
 *  local those closures share is a field here; field order follows the Python
 *  prologue top-to-bottom so the populate routine reads against the source.
 *
 *  Unlike the forward variants there is NO LDS ping-pong and no chunk-decode
 *  table: the row loop stages one dY tile + one S-row strip per input row into
 *  wave-private LDS partitions, and the epilogue atomically adds the KH*KW
 *  accumulators into an fp32 dW.
 * ===================================================================== */
/* ROCKE_DCONV_WGRAD_MAX_KH / _MAX_KW live in the public header: they bound the
 * ctx arrays below AND are enforced by both validators. */
/* STRIP_PASSES = ceil((WO_BLOCK + KW - 1) / WO_BLOCK) is 2 for every legal
 * (WO_BLOCK >= 16, KW <= 8) combination, and STRIP_PASSES_PER_WAVE <=
 * STRIP_PASSES; 8 is generous headroom. */
#define ROCKE_DCONV_WGRAD_MAX_STRIP_PASSES 8

typedef struct rocke_dconv_wgrad_ctx
{
    /* ---- inputs / resolved environment -- */
    rocke_ir_builder_t* b;
    const rocke_direct_conv_wgrad_spec_t* spec;
    const char* arch; /* NULL-normalised "gfx950" */
    rocke_direct_conv_problem_t p;

    /* ---- geometry scalars (Python all-caps locals) --
     * AOT: no image extent is build-time; Ho/Wo/H ride the kernarg block. */
    int KH;
    int KW;
    int WAVE_K; /* spec.wave_tile_k (16)                      */
    int WAVE_C; /* spec.wave_tile_c (16)                      */
    int WAVES_K;
    int WAVES_C;
    int WAVES_Q;
    int WAVE; /* spec.wave_size                             */
    int THREADS; /* spec.threads_per_block                     */
    int HPB; /* spec.ho_per_block                          */
    int WO_BLOCK; /* spec.mfma_k                                */
    int VEC_CH; /* spec.mfma_k / 4                            */

    /* dY/X element type; dW stays fp32 (the split-K reduction is fp32 atomics). */
    const rocke_type_t* io_type; /* rocke_f16() or rocke_bf16() per p.dtype */
    int is_bf16; /* 1 when p.dtype == "bf16", 0 otherwise      */

    int STRIP_COLS; /* WO_BLOCK + KW - 1                          */
    int TR_N; /* WAVE_K (LDS row width)                     */
    int TR_K_L; /* WO_BLOCK / 4                               */
    int N_TR_READS; /* VEC_CH / 4                                 */
    int LDS_SIZE_DY; /* WO_BLOCK * TR_N                            */
    int STRIP_PASSES;
    int STRIP_GROUPS;
    int STRIP_PASSES_PER_WAVE;
    int STRIP_COLS_PAD;
    int STRIP_PER_Q; /* STRIP_COLS_PAD * TR_N                      */
    int n_k_tiles;
    int n_c_tiles;

    /* ---- kernel params (Values): the AOT kernarg block, conv_abi order -- */
    rocke_dconv_params_t params;
    rocke_value_t* A; /* dY  ptr<f16, global> */
    rocke_value_t* Bp; /* X   ptr<f16, global> */
    rocke_value_t* D; /* dW  ptr<f32, global> */
    rocke_value_t* A_bytes;
    rocke_value_t* B_bytes;
    /* D_bytes is declared to keep the shared 6-arg launch signature but the
     * Python discards the Value (dW is reached by plain global_atomic_add, not
     * a buffer resource), so it is not carried here either. */

    /* ---- common SSA constants -- */
    rocke_value_t* c0;
    rocke_value_t* c_wave;
    rocke_value_t* c_cpg;
    rocke_value_t* c_kpg;
    rocke_value_t* c_half_bytes;
    rocke_value_t* oob_sentinel;
    rocke_value_t* c_H; /* INPUT height  (p_Hi)    */
    rocke_value_t* c_Ho; /* output height (p_Ho)    */
    rocke_value_t* c_Wo; /* output width  (p_Wo)    */
    rocke_value_t* zero_acc; /* zero_vec_f32(4)         */

    /* ---- thread / wave / lane decode -- */
    rocke_value_t* tid;
    rocke_value_t* wave_id;
    rocke_value_t* lane;
    rocke_value_t* c4; /* lane / 16 */
    rocke_value_t* q_in_lane; /* lane % 16 */

    /* ---- grid decode -- */
    rocke_value_t* bx;
    rocke_value_t* by;
    rocke_value_t* bz;
    rocke_value_t* c_n_k_tiles;
    rocke_value_t* c_n_c_tiles;
    rocke_value_t* c_n_wo_tiles; /* ceil(p_Wo / WO_BLOCK)       */
    rocke_value_t* c_n_q_blocks; /* ceil(n_wo_tiles / WAVES_Q)  */
    rocke_value_t* c_tile_idx;
    rocke_value_t* gk_flat;
    rocke_value_t* k_tile_in_group;
    rocke_value_t* group;
    rocke_value_t* n_i;
    rocke_value_t* q_block;
    rocke_value_t* hi_block_start;

    /* ---- wave decomposition (KCQ layout) -- */
    rocke_value_t* wave_q_id;
    rocke_value_t* wave_kc_id;
    rocke_value_t* wave_k_id;
    rocke_value_t* wave_c_id;
    rocke_value_t* wave_k_origin;
    rocke_value_t* wave_c_origin;
    rocke_value_t* wo_tile;
    rocke_value_t* wo_tile_start;
    rocke_value_t* wo_tile_valid;
    rocke_value_t* k_tile_origin;
    rocke_value_t* c_tile_origin;
    rocke_value_t* k_wave_base;

    /* ---- buffer rsrcs (dW has none: plain atomics) -- */
    rocke_value_t* a_rsrc;
    rocke_value_t* b_rsrc;

    /* ---- descriptors -- */
    const rocke_tensor_descriptor_t* dy_desc; /* A[N,Ho,Wo,total_k], runtime strides */
    const rocke_tensor_descriptor_t* x_strip_desc; /* B[N,H,W,total_c] + w embed (runtime) */
    const rocke_tensor_descriptor_t* dw_desc; /* D[total_k,KH,KW,cpg] naive    */

    /* ---- LDS tiles -- */
    rocke_value_t* dy_lds;
    rocke_value_t* s_strip_lds;

    /* ---- per-thread loader decomposition -- */
    rocke_value_t* c_lanes_per_sp;
    rocke_value_t* c_ld_sp;
    rocke_value_t* c_ld_ch;
    rocke_value_t* dy_part_idx;
    rocke_value_t* dy_wave_off_f16;
    rocke_value_t* s_strip_part_idx;
    rocke_value_t* s_strip_off_f16;
    rocke_value_t* c_TR_N;
    rocke_value_t* c_WO_BLOCK;
    rocke_value_t* c_STRIP_COLS;
    rocke_value_t* tr_row;
    rocke_value_t* tr_flat;

    /* ---- S-strip pass decomposition -- */
    rocke_value_t* strip_pass_base;
    rocke_value_t* strip_cols[ROCKE_DCONV_WGRAD_MAX_STRIP_PASSES];
    rocke_value_t* strip_col_ok[ROCKE_DCONV_WGRAD_MAX_STRIP_PASSES];

    /* ---- iter-state carried across the unrolled row loop -- */
    rocke_value_t* acc[ROCKE_DCONV_WGRAD_MAX_KH][ROCKE_DCONV_WGRAD_MAX_KW];
    rocke_value_t* delta_ring[ROCKE_DCONV_WGRAD_MAX_KH];
    rocke_value_t* pending_dy;
    rocke_value_t* pending_x[ROCKE_DCONV_WGRAD_MAX_STRIP_PASSES];
} rocke_dconv_wgrad_ctx_t;

/* ===================================================================== *
 *  wgrad PHASE FUNCTIONS
 * ===================================================================== */

/* Prologue: validate() + is_valid_wgrad_spec gate, every geometry scalar, the
 * params, the SSA constants, thread/wave/grid decode, the three descriptors,
 * the two LDS tiles, the loader decomposition and the S-strip pass columns.
 * Returns false (builder error set) on a rejected spec. */
bool rocke_dconv_wgrad_prologue(rocke_dconv_wgrad_ctx_t* ctx);

/* Ring prologue: pre-load the KH-1 past dY rows into ctx->delta_ring, and seed
 * ctx->acc / the remaining ring slot. */
void rocke_dconv_wgrad_ring_prologue(rocke_dconv_wgrad_ctx_t* ctx);

/* The Python-unrolled loop over the HPB input rows of this block: commit the
 * fragments issued last row, issue the next row's, sync, refresh the ring +
 * read the KW S fragments, then the KH*KW MFMAs. */
void rocke_dconv_wgrad_row_loop(rocke_dconv_wgrad_ctx_t* ctx);

/* Epilogue: KH*KW*4 guarded global_atomic_add into the fp32 dW. Returns the
 * kernel (ctx->b->kernel) on success, NULL on error. */
rocke_kernel_def_t* rocke_dconv_wgrad_epilogue(rocke_dconv_wgrad_ctx_t* ctx);

/* ===================================================================== *
 *  Depthwise PHASE FUNCTIONS
 * ===================================================================== */
bool rocke_dconv_dw_prologue(rocke_dconv_dw_ctx_t* ctx);
void rocke_dconv_dw_load_weights(rocke_dconv_dw_ctx_t* ctx);
void rocke_dconv_dw_build_descriptors(rocke_dconv_dw_ctx_t* ctx);
rocke_kernel_def_t* rocke_dconv_dw_stream_h_loop(rocke_dconv_dw_ctx_t* ctx);

/* ===================================================================== *
 *  Depthwise-column PHASE FUNCTIONS
 *
 *  There is no separate load_weights phase: the KH weights of one filter
 *  column depend on the runtime `s` induction variable, so they are loaded
 *  inside the column loop rather than in the prologue.
 * ===================================================================== */
bool rocke_dconv_dwcol_prologue(rocke_dconv_dwcol_ctx_t* ctx);
void rocke_dconv_dwcol_build_descriptors(rocke_dconv_dwcol_ctx_t* ctx);
rocke_kernel_def_t* rocke_dconv_dwcol_col_loop(rocke_dconv_dwcol_ctx_t* ctx);

#ifdef __cplusplus
} /* extern "C" */
#endif

#endif /* ROCKE_INSTANCE_CONV_DIRECT_GROUPED_INTERNAL_H */
