# FPGA XOR Cryptographic Accelerator ğŸ”âš¡

A basic cryptographic hardware accelerator with an XOR cipher on a Basys 3 FPGA. The intention is to show how real-time encryption can be done using Verilog HDL and how hardware can greatly accelerate encryption processes.

##  ğŸ”  Overview
- **Platform**: Basys 3 FPGA (Xilinx Artix-7)
- **Language**: Verilog HDL
- **Encryption Method**: XOR Cipher
- **Input**: 8-bit plaintext and key through switches (SW[15:0])
- **Output**: 8-bit ciphertext through LEDs (LED[7:0])

## ğŸ’¡ Features
- Real-time encryption based on XOR logic
- Easy-to-implement Verilog-based design
- Of educational value and as a starting point for more secure designs such as AES

##  ğŸ“¦  Files Included
- `clk_div.v`: Clock divider module (for timing control)
- `top_xor_cipher.v`: Top-level module combining everything
- `xor_cipher.v`: Verilog module for XOR encryption
- `xor_decipher.v`: Verilog module for XOR decryption
- `tb_xor_cipher.v`: Verilog testbench
- `master.xdc`: Basys 3 constraints file
- `README.md`: This documentation file

## ğŸ§ª How It Works
1. Set 8-bit key and plaintext using SW[15:0]
2. Press `BTN0` to start XOR encryption
3. Observe 8-bit ciphertext on LED[7:0]

## ğŸ“½ï¸ Demo Output
- <img width="815" height="212" alt="image" src="https://github.com/user-attachments/assets/8bc70a7f-c385-427c-853c-b4a9ae597fef" />
- <img width="1168" height="415" alt="image" src="https://github.com/user-attachments/assets/c9055f9f-96e0-4853-85e0-29118ecda131" />
- <img width="978" height="75" alt="image" src="https://github.com/user-attachments/assets/fda93172-86ee-47c3-9246-98b258a6e3e9" />
- <img width="866" height="409" alt="image" src="https://github.com/user-attachments/assets/d8802a05-fb43-4f4f-b049-0943702dbe6f" />

## ğŸ“š Applications
- Encryption for IoT devices
- Real-time data logging
- Embedded security systems
- Hardware Security Modules (HSMs)

## âœ… Advantages
- High-speed encryption by dedicated logic
- Easy-to-understand architecture for studying FPGA-based security
- Easily scalable to stronger algorithms like AES

## âš ï¸ Limitations
- XOR cipher is not secure for practical application
- Switch key input manually
- Restricted I/O capability

## ğŸ“Œ Future Work
- Upgrade to AES encryption
- Integrate UART/USB interface for input/output
- Incorporate key management module

**Contributors**:   
- R Yaswanth Reddy (myself)
- A Saket
- Rithika
- Devika
- Abhijith
**Institution**: Amrita Vishwa Vidhyapeetham, Amritapuri
