verilog xil_defaultlib  \
"../../../../PipelineCPU.gen/sources_1/ip/DRAM/sim/DRAM.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
