Return-Path: <devicetree+bounces-290533-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id ECjTA+JV72nJAQEAu9opvQ
	(envelope-from <devicetree+bounces-290533-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 27 Apr 2026 14:26:10 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sin.lore.kernel.org (sin.lore.kernel.org [IPv6:2600:3c15:e001:75::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 02447472740
	for <lists+devicetree@lfdr.de>; Mon, 27 Apr 2026 14:26:08 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sin.lore.kernel.org (Postfix) with ESMTP id D42F53002B53
	for <lists+devicetree@lfdr.de>; Mon, 27 Apr 2026 12:25:58 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 644793B8D58;
	Mon, 27 Apr 2026 12:25:53 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GgcwLEae";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ThRwSYxU"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 90D243B8945
	for <devicetree@vger.kernel.org>; Mon, 27 Apr 2026 12:25:51 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=205.220.168.131
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1777292753; cv=pass; b=VtRI+06mSiaLSsHcarsUqAUZwQ14LukuOpykZ37L4LonU594ttSR4uN3oI8+pq6t5d4hyXtHwmbvHqo1wPQDwCcUBp5ww1VFtt7Wv025qXtiTDSLvBU148JKotStD10Ya15v7A2T7b/VBC4gJ8FmlGBWW2cqQkPLiyBWyerEBf8=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1777292753; c=relaxed/simple;
	bh=BZUxDFgUf2ZSQ3JGVWH95aVtLPLoOAfG9q+Jis0r0JY=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=KT6MmvlKKjS8VN8saYTsvg2e6e/r/EencApVyEeqa0z573zFWVqpO+p2sd+r5nNFYHAeiG1M/gx5qn4vZauwrn9VWMtSw+/PYBcXEi6yCfiiQl1Bex6QGPycJlAtXsJUELQaH90ESiKerqboS+oKv8ulrh/pAM6Bcwe/bLSvBo0=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GgcwLEae; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ThRwSYxU; arc=pass smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279865.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63R8kMgg3962028
	for <devicetree@vger.kernel.org>; Mon, 27 Apr 2026 12:25:51 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	w/mJ6p0Bzxnh1yxkcWFcAhXgjwGPyG1rTMiupnb1Q1M=; b=GgcwLEaescybRClz
	rrX/P2M+rK2aWPn00LMTd/Mrz8G7eP7LHVVtSVEzKkrKP2jaGy1WFNO+PGpivdf4
	o49AasznZT+f3Dz+1v/V36qYIPDrDyl3XZzCuaSrFMFmPRKeqU3AoWsgoVuzeWKu
	NmuPrRpAs5bKgIb1WfliEZ9ZQ8stKaBv1K/9pzRu74cxMv35FC+Rdjuesbgee6Og
	4IC0ZXrQZYYez7Hgn3wtKnAxcFCNqJy8zz/m1mDyMrAqlznDEtRxXNo7d2r0qz0b
	JRdYRdZyJRAboeGpfZuAScIi/AF7RhNvfnYiGbE4ufTY5S7zcLfD+sMVcFn5INYr
	DG0SVQ==
Received: from mail-qv1-f69.google.com (mail-qv1-f69.google.com [209.85.219.69])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dt4k311fd-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Mon, 27 Apr 2026 12:25:50 +0000 (GMT)
Received: by mail-qv1-f69.google.com with SMTP id 6a1803df08f44-8acadca1ac4so279608806d6.0
        for <devicetree@vger.kernel.org>; Mon, 27 Apr 2026 05:25:50 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1777292750; cv=none;
        d=google.com; s=arc-20240605;
        b=IG3SBSRN/Z4yOVhJLNyIvjvqX2pdIFQyI6NdqXu+fJyv6K1+Xkeau65LH2ePaWu39M
         BSU7H0USgb+1+c+8hptQCKfB2paZfHzhaseBfNDlne1pLbqifn8pyxziwSljS4ednHET
         yKYtXeqmWyXw8GwfYm5HdUl7pVjCjImveOKublkVQAj2XZxPHw9X6633694QlrP7wzon
         DX30JEF3fLcP87r3tww7tuJVOdZ9SwDjnQSloESRqmTpiHRZMvsTtQ5wZpAjleoSZcYM
         MlTjt6mg4v4YKuv8/Any6fxgAuEAUShHACcd2lnYuDIinQC8EmvTpgWshIHy0zIBj/Dn
         +gyw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=w/mJ6p0Bzxnh1yxkcWFcAhXgjwGPyG1rTMiupnb1Q1M=;
        fh=lU9EY28D/rXRMRZeXJ0KN1A4oRWJAAbn90Svk/XUZhA=;
        b=QY7trXRze5Kj9oHTVGz13AHtEwH1dxh8rm6SKBHgPN4eDmU4g6iM9sZ2CZGlUkpebi
         +XxruqAmooCmPNiGM8Pvu2YPF3dpQBeF2c2fuaeh9iZpGM6F46GnS75GELWTjnUeZjvG
         wuPfH+C3oI3UIoXScbUjkjn1An++juuVFL4kMyBO6Rz1TYhA6E38PU4xTe6uVDEB3ief
         hMPHi+baN9fm+CxNeSFVih8kA9GM88TRNXf72fTaKaJ/cm4Vm5nkXZaHWeFAUtGxc+b9
         JgC2tzvxANF6ih1ijkczoaRLrZiRXkL7v8Cm5aHoSPZXHm7XCSfd3iHggWME9ZBLth0i
         s02g==;
        darn=vger.kernel.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1777292750; x=1777897550; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=w/mJ6p0Bzxnh1yxkcWFcAhXgjwGPyG1rTMiupnb1Q1M=;
        b=ThRwSYxUbXIQVymCkamkjbkp75PGcWHGI/Ef9FFeqPcO/RY4Bv284qhV7U5ui42hA9
         c2rRAdI5XkrHih5DgpWp9OP11RN4iKSenwgLF7yEV5ayz6o35FH2qRhot+w1vrXCUmXA
         N5l602iMJFcblPlO1/0OjRo/9b4VHL38d5+rf7cxrPmGljaF3aAvktDonMUc8BqlR6H1
         RBpupOso+dbhFH9gLrTeA248c0Hzjy/pADmm125o6wqb3tlUu4pKfVAvl8aGk9l38LIn
         +2dXBFx1CE7tMwtIC1awKnIKX0X2UrwzkZEh1R9jen5gxwygaZX+fiEw5pSPtUI5o1Kq
         qMVw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1777292750; x=1777897550;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=w/mJ6p0Bzxnh1yxkcWFcAhXgjwGPyG1rTMiupnb1Q1M=;
        b=k/MNsuXPnbtzYXV/Fj8aQrLSCGSNX34J9GrCtP3UZA0PkO0BBdqUoHB9HgQFGUjfIE
         j/6IV1kRAe2FuP8MsGEY4ZWqZtQvd3LnGhzeoH16swSbvut+xi15mIae5LLKRjjEX5+F
         saR+KTOF5PBRj7tklkynqXjJlgMuztE7oHl+S1kSAbZV8rqAbZJXOQ263iT1urRFcoH3
         XOuuXsOhdU9k7QWo6QCz9uHPa+nE/JLjODK/ySamIbuO60a390+gzLf8xrxDBqd4voLB
         LMksGmFnm9rFO/AdM4UIsnO84Utw7TvCfjowzJxyQGW1zTa1rVvnO6kyN9tQYNngZROD
         sT7w==
X-Forwarded-Encrypted: i=1; AFNElJ8kctz5HgiqOr2iGuidoQ1JXCPZAodieuew7grg8qMD/vx32CCC56AnD8Z6TTbyeAgLxsI16RjKbzbE@vger.kernel.org
X-Gm-Message-State: AOJu0Yy5/9ue0SEh7ftYtVHJPGvrx+CTNPa1FcnQsQ4Z6M0A7X5E8/F3
	xxtw61yElurRD5k+nB0jd2rQ1pR89Soz0sHBv1eGa2wkD15zXpXctmfXvkJFOdPNZyMM1Sm8zit
	hce0gx6QmX6/5EfO8ZfkM1Iv6MfDWT/GZc6PEeK1tId0U1wF5xreM7lsdZ3/gG1gnkFSuJbckem
	0KzHkir5q+zi6Ah99w1L47iqhXETLUjgGbNu4cpFw=
X-Gm-Gg: AeBDievjjivKK4KdZvqq3jdwJM8DVHpNqHu0dMTQhN52OkxdqB8aOl4QG1pEBByR6qS
	hATZ/WAiiWo4d2pxmM7hlZxde3FGBUO83t8+osfPgDaJwC0vUfCb3SIshfuZ2Zuql03hLdkdSNp
	fLNjWsCWwKxPrZm4Bg3MxpBFXJAP+Iybofw8mK6oTaRryBlvS2eZsYYxx9xt807k/Nm9wA0so+C
	JORpl123OjvQIvWrw==
X-Received: by 2002:a05:6214:20a8:b0:89c:5f6e:451a with SMTP id 6a1803df08f44-8b028080052mr684137546d6.21.1777292749672;
        Mon, 27 Apr 2026 05:25:49 -0700 (PDT)
X-Received: by 2002:a05:6214:20a8:b0:89c:5f6e:451a with SMTP id
 6a1803df08f44-8b028080052mr684136686d6.21.1777292749009; Mon, 27 Apr 2026
 05:25:49 -0700 (PDT)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20260225062448.4027948-1-anup.patel@oss.qualcomm.com>
 <20260225062448.4027948-8-anup.patel@oss.qualcomm.com> <aeC2gUsXGy3mr8Zo@EricL-ThinkPadX1-TW>
In-Reply-To: <aeC2gUsXGy3mr8Zo@EricL-ThinkPadX1-TW>
From: Mayuresh Chitale <mayuresh.chitale@oss.qualcomm.com>
Date: Mon, 27 Apr 2026 17:55:37 +0530
X-Gm-Features: AVHnY4LckIdxsTNPVc5gBq5Y8TPskFaV3vAfy5nb9yhSRS6Hzukvs8ol-ZDlnzc
Message-ID: <CAHuiULD3JSXJakxjd5SK-048_yuOf0_htf3tFmjpU-eDDWWP_Q@mail.gmail.com>
Subject: Re: [PATCH v3 07/12] rvtrace: Add trace ramsink driver
To: Eric Lin <eric.lin@sifive.com>
Cc: Anup Patel <anup.patel@oss.qualcomm.com>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Palmer Dabbelt <palmer@dabbelt.com>, Paul Walmsley <pjw@kernel.org>,
        Greg KH <gregkh@linuxfoundation.org>,
        Alexander Shishkin <alexander.shishkin@linux.intel.com>,
        Ian Rogers <irogers@google.com>, Alexandre Ghiti <alex@ghiti.fr>,
        Peter Zijlstra <peterz@infradead.org>, Ingo Molnar <mingo@redhat.com>,
        Namhyung Kim <namhyung@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>, Jiri Olsa <jolsa@kernel.org>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Liang Kan <kan.liang@linux.intel.com>,
        Mayuresh Chitale <mchitale@gmail.com>,
        Anup Patel <anup@brainfault.org>, Atish Patra <atish.patra@linux.dev>,
        Andrew Jones <andrew.jones@oss.qualcomm.com>,
        Sunil V L <sunilvl@oss.qualcomm.com>, linux-riscv@lists.infradead.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Nick Hu <nick.hu@sifive.com>, Vincent Chen <vincent.chen@sifive.com>,
        Greentime Hu <greentime.hu@sifive.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI3MDEzMiBTYWx0ZWRfX56DE38beWVQI
 O3pFAPVI4nGhu/g/f0/5eiEJpazQR3NmUJMthpFI3cWLFrNDNej62ZVOowRR/y0NNxECkb9cCIy
 opfwBXHVYyw4I/dESeCklu8S9cWMsEEeog5LGwqVBRun6XGc2U3RFxsf2l8jmlaTwqByilL7294
 Rgcztt1MsSR/QMDxfLOGXVeBrp21NTC98Qru74kRJQKYEwkdqQ1UL5Q87G8E7Pc2WpNf0j9tFtx
 fauz9OSYiKr1/q5hEz/ZifZrpA8RIWI7pBei4ui59AUCA9/SOd9z5tLOYnjk//mjzolQKJO1a1w
 8GWUlgD+Aru8XxVYDvwiMciL9hYQ/teFxLla9+h4z6chSLCkdGAaiMC9VGaJHZOoyqy/uSACEX3
 kRqBOLS/0qCS3qkwFy/o1eVmePKmgEgOM71WTzGFo40cez7IWtCSFPMCxc+EbwYi5IpG5iayC0o
 DvNw7mQNR6Aa5XsY5VA==
X-Authority-Analysis: v=2.4 cv=a7QAM0SF c=1 sm=1 tr=0 ts=69ef55ce cx=c_pps
 a=wEM5vcRIz55oU/E2lInRtA==:117 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10
 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22
 a=Um2Pa8k9VHT-vaBCBUpS:22 a=JfrnYn6hAAAA:8 a=pFyQfRViAAAA:8 a=EUspDBNiAAAA:8
 a=t8-Lfm66UKvC4ahEoX4A:9 a=QEXdDO2ut3YA:10 a=OIgjcC2v60KrkQgK7BGD:22
 a=1CNFftbPRP8L7MoqJWF3:22 a=oJz5jJLG1JtSoe7EL652:22
X-Proofpoint-GUID: 5EaaJSsElsCHbPFR5q_a6BwWFhhTnAbU
X-Proofpoint-ORIG-GUID: 5EaaJSsElsCHbPFR5q_a6BwWFhhTnAbU
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-04-27_03,2026-04-21_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 clxscore=1015 malwarescore=0 spamscore=0 phishscore=0 impostorscore=0
 lowpriorityscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604270132
X-Rspamd-Queue-Id: 02447472740
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=2];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c15:e001:75::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-290533-lists,devicetree=lfdr.de];
	RCPT_COUNT_TWELVE(0.00)[29];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_CC(0.00)[oss.qualcomm.com,kernel.org,dabbelt.com,linuxfoundation.org,linux.intel.com,google.com,ghiti.fr,infradead.org,redhat.com,arm.com,intel.com,gmail.com,brainfault.org,linux.dev,lists.infradead.org,vger.kernel.org,sifive.com];
	RCVD_TLS_LAST(0.00)[];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCVD_COUNT_FIVE(0.00)[6];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[mayuresh.chitale@oss.qualcomm.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	NEURAL_HAM(-0.00)[-1.000];
	ASN(0.00)[asn:63949, ipnet:2600:3c15::/32, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	TO_DN_SOME(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[mail.gmail.com:mid,qualcomm.com:dkim,qualcomm.com:email,sin.lore.kernel.org:helo,sin.lore.kernel.org:rdns,sifive.com:email,infradead.org:url,infradead.org:email,oss.qualcomm.com:dkim]

Hi Eric,

On Thu, Apr 16, 2026 at 3:44=E2=80=AFPM Eric Lin <eric.lin@sifive.com> wrot=
e:
>
> On Wed, Feb 25, 2026 at 11:54:43AM +0530, Anup Patel wrote:
>
> Hi Anup,
>
> > From: Mayuresh Chitale <mayuresh.chitale@oss.qualcomm.com>
> >
> > Add initial implementation of RISC-V trace ramsink driver. The ramsink
> > is defined in the RISC-V Trace Control Interface specification.
> >
> > Co-developed-by: Anup Patel <anup.patel@oss.qualcomm.com>
> > Signed-off-by: Anup Patel <anup.patel@oss.qualcomm.com>
> > Signed-off-by: Mayuresh Chitale <mayuresh.chitale@oss.qualcomm.com>
> > ---
> >  drivers/hwtracing/rvtrace/Kconfig           |   9 +
> >  drivers/hwtracing/rvtrace/Makefile          |   1 +
> >  drivers/hwtracing/rvtrace/rvtrace-ramsink.c | 322 ++++++++++++++++++++
> >  3 files changed, 332 insertions(+)
> >  create mode 100644 drivers/hwtracing/rvtrace/rvtrace-ramsink.c
> >
> > diff --git a/drivers/hwtracing/rvtrace/Kconfig b/drivers/hwtracing/rvtr=
ace/Kconfig
> > index ba35c05f3f54..0577f9acb858 100644
> > --- a/drivers/hwtracing/rvtrace/Kconfig
> > +++ b/drivers/hwtracing/rvtrace/Kconfig
> > @@ -21,3 +21,12 @@ config RVTRACE_ENCODER
> >       default y
> >       help
> >         This driver provides support for RISC-V Trace Encoder component=
.
> > +
> > +config RVTRACE_RAMSINK
> > +     tristate "RISC-V Trace Ramsink driver"
> > +     depends on RVTRACE
> > +     select DMA_SHARED_BUFFER
> > +     default y
> > +     help
> > +       This driver provides support for Risc-V E-Trace Ramsink
> > +       component.
> > diff --git a/drivers/hwtracing/rvtrace/Makefile b/drivers/hwtracing/rvt=
race/Makefile
> > index f320693a1fc5..122e575da9fb 100644
> > --- a/drivers/hwtracing/rvtrace/Makefile
> > +++ b/drivers/hwtracing/rvtrace/Makefile
> > @@ -3,3 +3,4 @@
> >  obj-$(CONFIG_RVTRACE) +=3D rvtrace.o
> >  rvtrace-y :=3D rvtrace-core.o rvtrace-platform.o
> >  obj-$(CONFIG_RVTRACE_ENCODER) +=3D rvtrace-encoder.o
> > +obj-$(CONFIG_RVTRACE_RAMSINK) +=3D rvtrace-ramsink.o
> > diff --git a/drivers/hwtracing/rvtrace/rvtrace-ramsink.c b/drivers/hwtr=
acing/rvtrace/rvtrace-ramsink.c
> > new file mode 100644
> > index 000000000000..5393423c8f28
> > --- /dev/null
> > +++ b/drivers/hwtracing/rvtrace/rvtrace-ramsink.c
> > @@ -0,0 +1,322 @@
> > +// SPDX-License-Identifier: GPL-2.0
> > +/*
> > + * Copyright (c) 2026 Qualcomm Technologies, Inc.
> > + */
> > +
> > +#include <linux/device.h>
> > +#include <linux/platform_device.h>
> > +#include <linux/property.h>
> > +#include <linux/dma-mapping.h>
> > +#include <linux/rvtrace.h>
> > +#include <linux/types.h>
> > +#include <linux/sizes.h>
> > +
> > +#define RVTRACE_RAMSINK_STARTLOW_OFF         0x010
> > +#define RVTRACE_RAMSINK_STARTHIGH_OFF                0x014
> > +#define RVTRACE_RAMSINK_LIMITLOW_OFF         0x018
> > +#define RVTRACE_RAMSINK_LIMITHIGH_OFF                0x01c
> > +#define RVTRACE_RAMSINK_WPLOW_OFF            0x020
> > +#define RVTRACE_RAMSINK_WPHIGH_OFF           0x024
> > +#define RVTRACE_RAMSINK_WPLOW_WRAP           0x1
> > +#define RVTRACE_RAMSINK_CTRL_MODE_SHIFT              0x4
> > +#define RVTRACE_RAMSINK_CTRL_STP_WRAP_SHIFT  0x8
> > +
> > +enum rvtrace_ramsink_mode {
> > +     MODE_SRAM,
> > +     MODE_SMEM
> > +};
> > +
> > +struct rvtrace_ramsink_priv {
> > +     size_t size;
> > +     void *va;
> > +     dma_addr_t start;
> > +     dma_addr_t end;
> > +     enum rvtrace_ramsink_mode mode;
> > +     bool stop_on_wrap;
> > +     int mem_acc_width;
> > +};
> > +
> > +struct trace_buf {
> > +     void *base;
> > +     long cur;
> > +     size_t len;
> > +};
> > +
> > +static int rvtrace_ramsink_start(struct rvtrace_component *comp)
> > +{
> > +     int ret;
> > +     u32 val;
> > +
> > +     val =3D rvtrace_read32(comp->pdata, RVTRACE_COMPONENT_CTRL_OFFSET=
);
> > +     val |=3D BIT(RVTRACE_COMPONENT_CTRL_ENABLE_SHIFT);
> > +     rvtrace_write32(comp->pdata, val, RVTRACE_COMPONENT_CTRL_OFFSET);
> > +     ret =3D rvtrace_poll_bit(comp->pdata, RVTRACE_COMPONENT_CTRL_OFFS=
ET,
> > +                            RVTRACE_COMPONENT_CTRL_ENABLE_SHIFT, 1,
> > +                            comp->pdata->control_poll_timeout_usecs);
> > +     if (ret)
> > +             dev_err(&comp->dev, "failed to start ramsink.\n");
> > +
> > +     return ret;
> > +}
> > +
> > +static int rvtrace_ramsink_stop(struct rvtrace_component *comp)
> > +{
> > +     int ret;
> > +     u32 val;
> > +
> > +     val =3D rvtrace_read32(comp->pdata, RVTRACE_COMPONENT_CTRL_OFFSET=
);
> > +     val &=3D ~BIT(RVTRACE_COMPONENT_CTRL_ENABLE_SHIFT);
> > +     rvtrace_write32(comp->pdata, val, RVTRACE_COMPONENT_CTRL_OFFSET);
> > +     ret =3D rvtrace_poll_bit(comp->pdata, RVTRACE_COMPONENT_CTRL_OFFS=
ET,
> > +                            RVTRACE_COMPONENT_CTRL_ENABLE_SHIFT, 0,
> > +                            comp->pdata->control_poll_timeout_usecs);
> > +     if (ret) {
> > +             dev_err(&comp->dev, "failed to stop ramsink.\n");
> > +             return ret;
> > +     }
> > +
> > +     return rvtrace_comp_poll_empty(comp);
> > +}
> > +
> > +static void tbuf_to_pbuf_copy(struct trace_buf *src, struct trace_buf =
*dst, size_t size)
> > +{
> > +     int bytes_dst, bytes_src, bytes;
> > +     void *dst_addr, *src_addr;
> > +
> > +     while (size) {
> > +             src_addr =3D src->base + src->cur;
> > +             dst_addr =3D dst->base + dst->cur;
> > +
> > +             /* Ensure that there are no OOB memory accesses */
> > +             if (dst->len - dst->cur < size)
> > +                     bytes_dst =3D dst->len - dst->cur;
> > +             else
> > +                     bytes_dst =3D size;
> > +
> > +             if (src->len - src->cur < size)
> > +                     bytes_src =3D src->len - src->cur;
> > +             else
> > +                     bytes_src =3D size;
> > +             bytes =3D bytes_dst < bytes_src ? bytes_dst : bytes_src;
> > +             memcpy(dst_addr, src_addr, bytes);
> > +             dst->cur =3D (dst->cur + bytes) % dst->len;
> > +             src->cur =3D (src->cur + bytes) % src->len;
> > +             size -=3D bytes;
> > +     }
> > +}
> > +
> > +static size_t rvtrace_ramsink_copyto_auxbuf(struct rvtrace_component *=
comp,
> > +                                         struct rvtrace_perf_auxbuf *b=
uf)
> > +{
> > +     struct rvtrace_ramsink_priv *priv =3D dev_get_drvdata(&comp->dev)=
;
> > +     size_t size_wp_end =3D 0, size_start_wp =3D 0;
> > +     struct trace_buf src, dst;
> > +     u32 wp_low, wp_high, trram_ctrl;
> > +     u64 buf_cur_head;
> > +
> > +     dst.base =3D buf->base;
> > +     dst.len =3D buf->length;
> > +     dst.cur =3D buf->pos;
> > +     src.base =3D priv->va;
> > +     src.len =3D priv->size;
> > +     wp_low =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_WPLOW_OFF)=
;
> > +     wp_high =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_WPHIGH_OF=
F);
> > +     buf_cur_head =3D (u64)(wp_high) << 32 | wp_low;
> > +     trram_ctrl =3D rvtrace_read32(comp->pdata, RVTRACE_COMPONENT_CTRL=
_OFFSET);
>
> The trram_ctrl is not used. I think we should remove it.
>
> > +     if (buf_cur_head & 0x1) {
> > +             buf_cur_head &=3D ~RVTRACE_RAMSINK_WPLOW_WRAP;
> > +             rvtrace_write32(comp->pdata, lower_32_bits(priv->start),
> > +                             RVTRACE_RAMSINK_WPLOW_OFF);
> > +             rvtrace_write32(comp->pdata, upper_32_bits(priv->start),
> > +                             RVTRACE_RAMSINK_WPHIGH_OFF);
> > +             src.cur =3D buf_cur_head - priv->start;
> > +             size_wp_end =3D priv->end - buf_cur_head;
> > +             tbuf_to_pbuf_copy(&src, &dst, size_wp_end);
> > +     }
> > +
> > +     src.cur =3D 0;
> > +     size_start_wp =3D buf_cur_head - priv->start;
> > +     tbuf_to_pbuf_copy(&src, &dst, size_start_wp);
> > +     dev_dbg(&comp->dev, "Copied %zu bytes\n", size_wp_end + size_star=
t_wp);
>
> Currently, rvtrace_ramsink_copyto_auxbuf() only resets the RAM sink
> Write Pointer (WP) if a trace buffer wrap has occurred. If no wrap
> occurs, it copies the trace data from the buffer's start address to
> the current WP, but the WP is not reset to buffer's start address.
>
> This causes an issue during process context switches. When a traced
> program is context-switched out, the trace data is copied to the
> perf AUX buffer. If the WP is not reset at this point, the next
> time the program is scheduled and subsequently switched out, the
> function will once again copy from the start of the buffer up to the
> new WP. This unintentionally re-copies the old trace data from the
> previous scheduled slice.
I have implemented a change to save the previous wp value but I think
the duplicate trace data can't be avoided in the wrap around case. We
can't know if it wrapped around more than once and so in wrap around
case the previous wp value becomes unreliable.
>
> Regards,
> Eric Lin
>
> > +     return (size_wp_end + size_start_wp);
> > +}
> > +
> > +static int rvtrace_ramsink_setup_buf(struct rvtrace_component *comp,
> > +                                  struct rvtrace_ramsink_priv *priv)
> > +{
> > +     struct device *pdev =3D comp->pdata->dev;
> > +     u64 start_min, limit_max, end;
> > +     u32 low, high;
> > +     int ret;
> > +
> > +     /* Probe min and max values for start and limit registers */
> > +     rvtrace_write32(comp->pdata, 0, RVTRACE_RAMSINK_STARTLOW_OFF);
> > +     rvtrace_write32(comp->pdata, 0, RVTRACE_RAMSINK_STARTHIGH_OFF);
> > +     low =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_STARTLOW_OFF)=
;
> > +     high =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_STARTHIGH_OF=
F);
> > +     start_min =3D (u64)(high) << 32 | low;
> > +
> > +     rvtrace_write32(comp->pdata, 0xffffffff, RVTRACE_RAMSINK_LIMITLOW=
_OFF);
> > +     rvtrace_write32(comp->pdata, 0xffffffff, RVTRACE_RAMSINK_LIMITHIG=
H_OFF);
> > +     low =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITLOW_OFF)=
;
> > +     high =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITHIGH_OF=
F);
> > +     limit_max =3D (u64)(high) << 32 | low;
> > +
> > +     /* Set DMA mask based on the maximum allowed limit address */
> > +     ret =3D dma_set_mask_and_coherent(pdev, DMA_BIT_MASK(fls64(limit_=
max)));
> > +     if (ret)
> > +             return ret;
> > +
> > +     priv->va =3D dma_alloc_coherent(pdev, priv->size, &priv->start, G=
FP_KERNEL);
> > +     if (!priv->va)
> > +             return -ENOMEM;
> > +
> > +     priv->end =3D priv->start + priv->size;
> > +     if (priv->end <=3D start_min || priv->start >=3D limit_max) {
> > +             dma_free_coherent(pdev, priv->size, priv->va, priv->start=
);
> > +             dev_err(&comp->dev, "DMA memory not addressable by device=
\n");
> > +             return -EINVAL;
> > +     }
> > +
> > +     /* Setup ram sink start addresses */
> > +     if (priv->start < start_min) {
> > +             dev_warn(&comp->dev, "Ramsink start address updated from =
%pad to %pad\n",
> > +                      &priv->start, &start_min);
> > +             priv->va +=3D start_min - priv->start;
> > +             priv->start =3D start_min;
> > +     }
> > +
> > +     rvtrace_write32(comp->pdata, lower_32_bits(priv->start), RVTRACE_=
RAMSINK_STARTLOW_OFF);
> > +     rvtrace_write32(comp->pdata, upper_32_bits(priv->start), RVTRACE_=
RAMSINK_STARTHIGH_OFF);
> > +     rvtrace_write32(comp->pdata, lower_32_bits(priv->start), RVTRACE_=
RAMSINK_WPLOW_OFF);
> > +     rvtrace_write32(comp->pdata, upper_32_bits(priv->start), RVTRACE_=
RAMSINK_WPHIGH_OFF);
> > +     /* Setup ram sink limit addresses */
> > +     if (priv->end > limit_max) {
> > +             dev_warn(&comp->dev, "Ramsink limit address updated from =
%pad to %pad\n",
> > +                      &priv->end, &limit_max);
> > +             priv->end =3D limit_max;
> > +             priv->size =3D priv->end - priv->start;
> > +     }
> > +
> > +     /* Limit address needs to be set to end - mem_access_width to avo=
id overflow */
> > +     end =3D priv->end - priv->mem_acc_width;
> > +     rvtrace_write32(comp->pdata, lower_32_bits(end), RVTRACE_RAMSINK_=
LIMITLOW_OFF);
> > +     rvtrace_write32(comp->pdata, upper_32_bits(end), RVTRACE_RAMSINK_=
LIMITHIGH_OFF);
> > +     low =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITLOW_OFF)=
;
> > +     high =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITHIGH_OF=
F);
> > +     end =3D (u64)(high) << 32 | low;
> > +     if (end !=3D (priv->end - 4)) {
> > +             dev_warn(&comp->dev, "Ramsink limit address updated from =
%pad to %pad\n",
> > +                      &priv->end, &end);
> > +             priv->end =3D end;
> > +             priv->size =3D priv->end - priv->start;
> > +     }
> > +
> > +     return 0;
> > +}
> > +
> > +static int rvtrace_ramsink_setup(struct rvtrace_component *comp)
> > +{
> > +     struct rvtrace_ramsink_priv *priv;
> > +     u32 trram_ctrl;
> > +     int ret;
> > +
> > +     priv =3D devm_kzalloc(&comp->dev, sizeof(*priv), GFP_KERNEL);
> > +     if (!priv)
> > +             return -ENOMEM;
> > +
> > +     /* Derive RAM sink memory size based on component implementation =
ID */
> > +     switch (comp->pdata->impid) {
> > +     default:
> > +             priv->size =3D SZ_1M;
> > +             priv->mode =3D MODE_SMEM;
> > +             priv->stop_on_wrap =3D false;
> > +             priv->mem_acc_width =3D 4;
> > +             break;
> > +     }
> > +
> > +     trram_ctrl =3D rvtrace_read32(comp->pdata, RVTRACE_COMPONENT_CTRL=
_OFFSET);
> > +     trram_ctrl |=3D priv->mode << RVTRACE_RAMSINK_CTRL_MODE_SHIFT;
> > +     rvtrace_write32(comp->pdata, trram_ctrl, RVTRACE_COMPONENT_CTRL_O=
FFSET);
> > +     trram_ctrl =3D rvtrace_read32(comp->pdata, RVTRACE_COMPONENT_CTRL=
_OFFSET);
> > +     dev_dbg(&comp->dev, "mode: %s\n", (trram_ctrl >> RVTRACE_RAMSINK_=
CTRL_MODE_SHIFT) & 0x1 ?
> > +              "SMEM" : "SRAM");
> > +
> > +     trram_ctrl |=3D priv->stop_on_wrap << RVTRACE_RAMSINK_CTRL_STP_WR=
AP_SHIFT;
> > +     rvtrace_write32(comp->pdata, trram_ctrl, RVTRACE_COMPONENT_CTRL_O=
FFSET);
> > +
> > +     ret =3D rvtrace_ramsink_setup_buf(comp, priv);
> > +     if (!ret)
> > +             dev_set_drvdata(&comp->dev, priv);
> > +
> > +     return ret;
> > +}
> > +
> > +static void rvtrace_ramsink_cleanup(struct rvtrace_component *comp)
> > +{
> > +     struct rvtrace_ramsink_priv *priv =3D dev_get_drvdata(&comp->dev)=
;
> > +
> > +     dma_free_coherent(comp->pdata->dev, priv->size, priv->va, priv->s=
tart);
> > +}
> > +
> > +static int rvtrace_ramsink_probe(struct rvtrace_component *comp)
> > +{
> > +     int ret;
> > +
> > +     ret =3D rvtrace_ramsink_setup(comp);
> > +     if (ret)
> > +             return dev_err_probe(&comp->dev, ret, "failed to setup ra=
msink.\n");
> > +
> > +     ret =3D rvtrace_enable_component(comp->pdata);
> > +     if (ret)
> > +             return dev_err_probe(&comp->dev, ret, "failed to enable r=
amsink.\n");
> > +
> > +     return ret;
> > +}
> > +
> > +static void rvtrace_ramsink_remove(struct rvtrace_component *comp)
> > +{
> > +     int ret;
> > +
> > +     ret =3D rvtrace_disable_component(comp->pdata);
> > +     if (ret)
> > +             dev_err(&comp->dev, "failed to disable ramsink.\n");
> > +
> > +     rvtrace_ramsink_cleanup(comp);
> > +}
> > +
> > +static struct rvtrace_component_id rvtrace_ramsink_ids[] =3D {
> > +     { .type =3D RVTRACE_COMPONENT_TYPE_RAMSINK,
> > +       .version =3D rvtrace_component_mkversion(1, 0), },
> > +     {},
> > +};
> > +
> > +static struct rvtrace_driver rvtrace_ramsink_driver =3D {
> > +     .id_table =3D rvtrace_ramsink_ids,
> > +     .copyto_auxbuf =3D rvtrace_ramsink_copyto_auxbuf,
> > +     .stop =3D rvtrace_ramsink_stop,
> > +     .start =3D rvtrace_ramsink_start,
> > +     .probe =3D rvtrace_ramsink_probe,
> > +     .remove =3D rvtrace_ramsink_remove,
> > +     .driver =3D {
> > +             .name =3D "rvtrace-ramsink",
> > +     },
> > +};
> > +
> > +static int __init rvtrace_ramsink_init(void)
> > +{
> > +     return rvtrace_register_driver(&rvtrace_ramsink_driver);
> > +}
> > +
> > +static void __exit rvtrace_ramsink_exit(void)
> > +{
> > +     rvtrace_unregister_driver(&rvtrace_ramsink_driver);
> > +}
> > +
> > +module_init(rvtrace_ramsink_init);
> > +module_exit(rvtrace_ramsink_exit);
> > +
> > +/* Module information */
> > +MODULE_AUTHOR("Mayuresh Chitale");
> > +MODULE_DESCRIPTION("RISC-V Trace Ramsink Driver");
> > +MODULE_LICENSE("GPL");
> > --
> > 2.43.0
> >
> >
> > _______________________________________________
> > linux-riscv mailing list
> > linux-riscv@lists.infradead.org
> > http://lists.infradead.org/mailman/listinfo/linux-riscv

