Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:43:15 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row2_reg[9]/CK (DFF_X2)                               0.0000     0.0000 r
  row2_reg[9]/Q (DFF_X2)                                0.6237     0.6237 f
  U1043/ZN (XNOR2_X2)                                   0.2726     0.8962 f
  U710/ZN (XNOR2_X2)                                    0.2965     1.1927 f
  U709/ZN (XNOR2_X2)                                    0.2678     1.4605 f
  U708/ZN (NOR2_X2)                                     0.2151     1.6756 r
  U502/ZN (NAND2_X1)                                    0.0890     1.7647 f
  U729/ZN (NAND2_X2)                                    0.1234     1.8881 r
  U726/ZN (NAND2_X2)                                    0.0591     1.9472 f
  U1057/ZN (NAND2_X2)                                   0.0829     2.0301 r
  U1059/ZN (NAND2_X2)                                   0.0586     2.0887 f
  dut_sram_write_data_reg[7]/D (DFF_X2)                 0.0000     2.0887 f
  data arrival time                                                2.0887

  clock clk (rise edge)                                 2.4380     2.4380
  clock network delay (ideal)                           0.0000     2.4380
  clock uncertainty                                    -0.0500     2.3880
  dut_sram_write_data_reg[7]/CK (DFF_X2)                0.0000     2.3880 r
  library setup time                                   -0.2977     2.0903
  data required time                                               2.0903
  --------------------------------------------------------------------------
  data required time                                               2.0903
  data arrival time                                               -2.0887
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0016


1
