Record=TopLevelDocument|FileName=FPGA_Digilant_Spartan2E_D2E_top.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U2|BaseComponentDesignator=U2|DocumentName=FPGA_Digilant_Spartan2E_D2E_top.SchDoc|LibraryReference=LAX_1K16|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=EGOLNSJT|Description=Logic Analyser 1K16|ChildModel1=RAM1KX16_LA16_1K|Comment=LAX_1K16|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=LAX_1K16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Protel Footprint= |Published=24/11/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2|DocumentName=FPGA_Digilant_Spartan2E_D2E_top.SchDoc|LibraryReference=LAX_1K16|SubProjectPath= |Configuration= |Description=Logic Analyser 1K16|SubPartUniqueId1=EGOLNSJT|SubPartDocPath1=FPGA_Digilant_Spartan2E_D2E_top.SchDoc|ChildModel1=RAM1KX16_LA16_1K|Comment=LAX_1K16|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=LAX_1K16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Protel Footprint= |Published=24/11/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=XC2S200E-6PQ208C|DeviceName=XC2S200E-6PQ208C
