INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/EXMEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Harzard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IDEX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IFID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/MEMWB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2458] undeclared symbol IFID_IFID_flush, assumed default net type wire [E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Main.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/OR1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Write_Back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Back
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/alu1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
