Search.setIndex({"docnames": ["design_ref/clocks_resets", "design_ref/core_overview", "design_ref/ddr3_memory", "design_ref/directory_structure", "design_ref/flow_reference", "design_ref/fpga_board", "design_ref/index", "design_ref/memory_map", "design_ref/reggen", "exercises/ex1", "exercises/ex2", "exercises/ex3", "exercises/ex4", "exercises/ex5", "exercises/index", "index", "project/high_level", "project/index", "project/results", "project/specification", "project/tasks", "resources/index", "tutorials/flow", "tutorials/fpga_upload", "tutorials/index", "tutorials/questasim_guide", "tutorials/setup/index", "tutorials/software", "tutorials/systemverilog_hdl"], "filenames": ["design_ref/clocks_resets.rst", "design_ref/core_overview.rst", "design_ref/ddr3_memory.rst", "design_ref/directory_structure.rst", "design_ref/flow_reference.rst", "design_ref/fpga_board.rst", "design_ref/index.rst", "design_ref/memory_map.rst", "design_ref/reggen.rst", "exercises/ex1.rst", "exercises/ex2.rst", "exercises/ex3.rst", "exercises/ex4.rst", "exercises/ex5.rst", "exercises/index.rst", "index.rst", "project/high_level.rst", "project/index.rst", "project/results.rst", "project/specification.rst", "project/tasks.rst", "resources/index.rst", "tutorials/flow.rst", "tutorials/fpga_upload.rst", "tutorials/index.rst", "tutorials/questasim_guide.rst", "tutorials/setup/index.rst", "tutorials/software.rst", "tutorials/systemverilog_hdl.rst"], "titles": ["Clocks and Resets", "Core Overview", "DDR3 Memory", "Directory Structure", "Design Flow Reference", "FPGA Board", "Design Reference", "Memory Map", "Generated Registers", "Ex. 1: HDL entry and simulation", "Ex. 2: Logic synthesis, P&amp;R and netlist simulation", "Ex. 3: Software development and system simulation", "Ex. 4: DMA / TL-UL host implementation", "Ex.5: Hierarchical buses and cascaded interrupts", "Exercise Sheets &amp; Slides", "RISC-V Lab Docs", "High Level Design", "Project", "Results", "Requirements &amp; Functional Specification", "Tasks", "Resources", "Design Flow Recipes", "FPGA Upload", "Tutorials", "QuestaSim Guide", "Setup", "Software", "SystemVerilog HDL"], "terms": {"The": [0, 1, 2, 4, 5, 9, 10, 11, 12, 13, 14, 20, 21, 22, 23, 25, 26, 27], "follow": [0, 1, 4, 5, 9, 10, 11, 12, 13, 20, 21, 22, 23, 26, 27], "diagram": [0, 1, 13, 17], "give": [0, 1], "an": [0, 1, 9, 10, 11, 13, 16, 19, 22, 23, 26], "overview": [0, 6, 9, 10, 15], "over": [0, 13, 23], "ar": [0, 1, 2, 5, 9, 10, 11, 12, 13, 14, 16, 19, 20, 21, 22, 25, 26, 27], "present": [0, 2, 8, 13, 17, 18, 26], "system": [0, 1, 4, 9, 10, 13, 14, 15, 17, 18, 23, 24, 27, 28], "rvlab_fpga_top": [0, 4, 10, 22, 23, 26], "": [0, 2, 3, 4, 11, 13, 16, 19, 20, 21, 22, 27], "main": [0, 1, 3, 4, 7, 10, 11, 12, 13, 26, 27], "logic": [0, 11, 12, 14, 15, 23], "cpu": [0, 1, 3, 4, 9, 11, 12, 13, 16, 27], "tl": [0, 1, 3, 5, 9, 10, 13, 14, 15, 16, 20, 22, 25], "ul": [0, 1, 3, 5, 9, 10, 13, 14, 15, 16, 20, 22, 25], "bu": [0, 1, 3, 5, 9, 10, 11, 12, 13, 27], "student": [0, 3, 5, 6, 9, 10, 12, 13, 16, 21, 22, 23, 25, 27], "modul": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 17, 18, 24, 25, 26, 27], "sys_clk": 0, "connect": [0, 1, 3, 5, 9, 10, 12, 13, 16, 22, 23, 27], "clk_i": [0, 1], "asynchron": 0, "sys_rst_n": 0, "rst_ni": [0, 1], "i": [0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26], "gener": [0, 1, 2, 3, 4, 6, 10, 11, 12, 13, 15, 16, 20, 21, 22, 26], "chip": 0, "mode": [0, 4, 9, 10, 11, 13, 19], "manag": [0, 24], "mmcm": [0, 5], "ha": [0, 9, 10, 13, 16, 20, 25, 26], "frequenc": [0, 13], "50": 0, "mhz": [0, 5, 9], "driven": [0, 13], "extern": [0, 1, 6, 7, 13, 15, 16, 20], "100": [0, 5, 13, 26, 27], "crystal": [0, 5], "oscil": [0, 5], "risc": [0, 1, 3, 4, 5, 6, 7, 9, 11, 13, 22, 26, 27], "v": [0, 1, 3, 4, 5, 6, 7, 9, 11, 13, 18, 22, 26, 27], "debug": [0, 1, 3, 5, 7, 10, 11, 22, 24, 26, 27], "can": [0, 1, 5, 9, 10, 11, 13, 16, 18, 20, 22, 23, 25, 26, 27], "domain": 0, "us": [0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 16, 19, 20, 21, 22, 23, 25, 26, 27], "its": [0, 11, 13, 26], "ndmreset": 0, "signal": [0, 1, 5, 10, 11, 12, 13, 16, 24], "non": [0, 1, 10, 20], "itself": [0, 13, 20], "separ": [0, 11, 14, 16, 22], "dbg_rst_n": 0, "exclud": [0, 12, 13, 20, 22], "from": [0, 3, 4, 5, 9, 10, 11, 12, 13, 14, 16, 19, 20, 21, 22, 25, 26, 27], "bitstream": [0, 3, 4, 5, 10, 22, 24], "load": [0, 4, 5, 9, 13, 22, 24], "initi": [0, 8, 9, 10, 11, 13, 24], "flip": [0, 13, 25], "flop": [0, 13, 25], "assert": [0, 13], "deassert": 0, "when": [0, 9, 10, 11, 13, 20, 22, 25, 26, 27], "jtag_srst_ni": 0, "readi": 0, "lock": 0, "strictli": [0, 22], "speak": 0, "jtag": [0, 1, 3, 5, 10, 27], "ft2232h": 0, "also": [0, 11, 13, 20, 22, 23, 26], "drive": [0, 5], "mechan": [0, 6, 19, 23], "button": [0, 5, 23, 25], "ani": [0, 9, 10, 11, 12, 13, 16, 22, 23, 25], "cross": [0, 5], "should": [0, 5, 9, 10, 11, 12, 13, 16, 20, 22, 23, 26], "mark": 0, "async_reg": 0, "true": [0, 22, 26], "verilog": [0, 9, 11, 12, 13, 20, 21, 25, 28], "thi": [0, 2, 9, 10, 11, 12, 13, 16, 18, 20, 22, 23, 26, 27], "caus": 0, "them": [0, 13, 20, 25, 27], "treat": 0, "differ": [0, 10, 21, 26], "dure": [0, 9, 13, 22, 25, 26, 27], "synthesi": [0, 2, 4, 11, 14, 15, 20, 21, 24, 26, 27], "simul": [0, 2, 3, 4, 12, 13, 14, 15, 18, 20, 21, 24, 26, 27], "most": [0, 10, 16, 18, 19, 21], "importantli": 0, "time": [0, 4, 9, 10, 11, 13, 16, 19, 20, 22, 23, 25, 26, 27], "violat": [0, 22], "do": [0, 1, 10, 12, 13, 16, 19, 21, 23, 25], "lead": [0, 13], "x": 0, "valu": [0, 8, 9, 11, 12, 13, 26], "vivado": [0, 4, 10, 21, 22, 24], "doe": [0, 11, 13, 22, 26], "set": [0, 1, 11, 12, 13, 21, 23, 25, 26], "xon": 0, "paramet": [0, 10, 13, 19], "e": [0, 9, 10, 11, 12, 13, 16, 18, 19, 20, 21, 23, 25], "g": [0, 12, 13, 16, 18, 19, 21, 23, 25], "fdce": 0, "fals": 0, "No": [0, 26], "addit": [0, 5, 13, 18, 22, 27], "xdc": [0, 3], "constat": 0, "need": [0, 10, 11, 13, 16, 22, 23, 26, 27], "detail": [0, 1, 10, 11, 19, 21, 22], "describ": [0, 10, 11, 20, 22, 26], "ug912": [0, 21], "see": [0, 1, 3, 5, 10, 13, 20, 22, 25, 28], "resourc": [0, 5, 9, 10, 11, 12, 13, 15, 22, 27, 28], "setup": [0, 15, 22, 24, 25], "hold": [0, 22], "still": 0, "print": [0, 5, 27], "even": [0, 10, 13, 23], "though": 0, "thei": [0, 12, 13, 22, 26], "result": [0, 4, 5, 10, 12, 13, 15, 17, 20, 22, 24], "prim_flop_2sync": 0, "async_tru": 0, "properti": [0, 21], "block": [1, 4, 7, 17, 19, 21, 22, 27], "rvlab_cor": 1, "h": [1, 11, 12, 13, 27], "indic": 1, "host": [1, 5, 13, 14, 15, 16, 20, 22, 23, 24], "port": [1, 13, 16, 19, 22, 23], "d": 1, "devic": [1, 7, 12, 13, 22, 23], "clock": [1, 5, 6, 9, 10, 11, 15, 22], "reset": [1, 6, 8, 9, 12, 15, 23, 27], "provid": [1, 4, 10, 11, 12, 13, 16, 22, 23, 27], "pleas": [1, 4, 13, 20, 22], "altern": [1, 20, 21], "rst_dbg_ni": 1, "outsid": [1, 18], "rvlab_debug": 1, "consult": [1, 21], "compon": [1, 3, 6, 11, 12, 13, 16, 20, 24, 27], "rvlab_cpu": 1, "contain": [1, 9, 10, 12, 13, 16, 21, 22, 25, 27], "ibex": [1, 3, 13, 21, 27], "implement": [1, 3, 9, 10, 11, 13, 14, 15, 19, 20, 21, 24, 26, 27], "rv32imc": 1, "instruct": [1, 11, 13, 21], "xbar_main": [1, 13, 22], "crossbar": [1, 3, 4, 12, 21, 24], "switch": [1, 3, 4, 5, 13, 23, 24, 26], "fast": [1, 4], "access": [1, 2, 9, 10, 11, 12, 13, 16, 20, 22, 23, 26, 27], "xbar_peri": [1, 13, 22], "peripheri": [1, 22], "slower": 1, "exercis": [1, 3, 10, 11, 12, 13, 15, 20, 27], "project": [1, 3, 5, 9, 11, 13, 14, 15, 16, 18, 19, 21, 27], "bram_main": [1, 22], "ram": [1, 7, 19, 21], "data": [1, 5, 7, 10, 11, 12, 16, 20, 27], "storag": 1, "transport": 1, "interrupt": [1, 14, 15, 20, 23, 27], "maskabl": 1, "debug_req": 1, "direct": [1, 9, 13, 16], "sba": 1, "rvlab_tim": 1, "simpl": [1, 9, 12, 13, 20, 22, 23, 27], "timer": [1, 3, 6], "rais": 1, "request": [1, 13, 22], "irq_tim": 1, "regdemo": [1, 7, 8], "regist": [1, 3, 4, 6, 9, 10, 11, 12, 13, 15, 16, 22, 26], "demo": [1, 6, 9], "tl_ddr_i": 1, "tl_ddr_o": 1, "tl_ddr_ctrl_i": 1, "tl_ddr_ctrl_o": 1, "ddr3": [1, 3, 4, 5, 6, 7, 10, 12, 15, 22, 24], "memori": [1, 4, 5, 6, 11, 12, 13, 15, 16, 22, 23, 24], "control": [1, 6, 9, 12, 13, 20, 22, 27], "instanti": [1, 4, 9, 10, 11, 12, 20, 21, 22], "euqip": 1, "input": [1, 3, 5, 13, 16, 18, 19, 21, 26, 27], "output": [1, 5, 13, 16, 18, 21, 23, 26, 27], "tl_device_peri_i": 1, "tl_device_peri_o": 1, "tl_device_fast_i": 1, "tl_device_fast_o": 1, "tl_host_i": 1, "tl_host_o": 1, "irq_o": 1, "level": [1, 3, 4, 10, 11, 13, 15, 17, 18, 19, 23, 24], "sensit": [1, 16], "irq_extern": 1, "userio_i": 1, "userio_o": 1, "type": [1, 19, 22], "userio_board2fpga_t": [1, 5], "userio_fpga2board_t": [1, 5], "hardwar": [1, 3, 4, 11, 12, 13, 15, 17, 20, 22, 23], "fpga": [1, 3, 4, 6, 9, 10, 15, 16, 17, 21, 24, 26, 27], "board": [1, 2, 6, 10, 15, 20, 21, 23, 27], "nexi": [2, 5, 21], "video": [2, 5, 16, 18, 19, 20, 21], "come": [2, 27], "512": [2, 5], "mb": [2, 5], "xilinx": [2, 3, 4, 5, 10, 15, 22, 24], "interfac": [2, 4, 10, 12, 13, 16, 19, 20, 22, 23, 27], "mig": [2, 4, 8, 22], "7": [2, 5, 9, 12, 14, 17, 21], "doc": [2, 3, 20], "http": 2, "support": [2, 11, 13, 24], "com": 2, "articl": 2, "46226": 2, "languag": [2, 21], "en_u": 2, "To": [2, 9, 12, 22, 23, 26, 27], "speed": [2, 9, 10, 11, 12, 22], "up": [2, 9, 11, 13, 16, 22, 25], "rtl": [2, 3, 4, 5, 9, 10, 11, 12, 13, 22, 25, 26, 27], "default": [2, 8, 12, 22, 23], "includ": [2, 3, 4, 11, 13, 20, 22, 23, 26, 27], "alwai": [2, 12], "therefor": [2, 13], "netlist": [2, 4, 11, 14, 15, 20, 24, 25, 26], "0x80000000": [2, 7, 27], "0x90000000": 2, "strang": 2, "mirror": [2, 23], "seem": [2, 26], "like": [2, 12, 13, 27], "problem": [2, 9, 12, 13, 22, 26], "mean": 2, "current": [2, 9, 11, 12, 22, 26], "onli": [2, 10, 11, 12, 13, 16, 19, 20, 21, 22, 23, 25, 26, 27], "256": 2, "ddr": [2, 22], "document": [3, 10, 13, 16, 17, 21, 22, 23], "sourc": [3, 4, 5, 10, 11, 12, 13, 21, 22, 24, 25, 27], "sphinx": [3, 22, 26], "flow": [3, 6, 9, 10, 11, 12, 13, 15, 20, 23, 24, 25, 26, 27], "design": [3, 9, 10, 11, 12, 13, 15, 17, 19, 23, 24, 25], "recip": [3, 4, 9, 15, 24], "src": [3, 4, 5, 9, 10, 11, 12, 13, 20, 22, 25, 27], "softwar": [3, 10, 12, 13, 14, 15, 17, 20, 22, 24], "fv": [3, 9, 20, 22, 25, 27], "testbench": [3, 4, 24, 25, 27], "code": [3, 4, 9, 11, 12, 13, 16, 18, 20, 22, 27], "function": [3, 4, 7, 9, 10, 12, 13, 15, 16, 17, 18, 20, 22, 23, 26, 27], "verif": [3, 4, 16, 18], "systemverilog": [3, 4, 15, 22, 24, 26], "transfer": [3, 5, 12, 25], "rvlab_fpga": [3, 5, 22, 25], "rvlab": [3, 5, 9, 10, 11, 12, 13, 16, 20, 21, 22, 26, 27], "inc": [3, 25], "global": [3, 7], "avail": [3, 5, 10, 12, 22, 27], "prim": [3, 12], "synthesiz": [3, 10, 11, 20, 22], "primit": [3, 21], "rv_dm": 3, "deriv": 3, "pulp": 3, "riscv": [3, 23, 26], "dbg": 3, "rv_timer": [3, 7, 8], "opentitan": [3, 4, 11, 21, 22], "tlul": [3, 13, 25], "miscellan": 3, "file": [3, 4, 5, 10, 11, 12, 13, 16, 20, 22, 25, 26, 27], "ip": [3, 4, 5, 15, 22], "config": 3, "mig_a": 3, "prj": 3, "txt": [3, 10, 22], "openocd": [3, 4, 7, 22, 23, 27], "pincheck": [3, 22], "csv": 3, "check": [3, 4, 9, 10, 16, 22], "o": [3, 5, 22, 24], "befor": [3, 9, 10, 11, 13, 16, 20, 22, 25, 26, 27], "reggen": [3, 4, 11, 12, 21, 22], "hjson": [3, 11, 13, 26], "c": [3, 4, 10, 11, 12, 13, 16, 20, 22, 23, 27], "header": [3, 4, 13, 16], "tlgen": [3, 4, 13, 22], "xbar": [3, 4, 13, 22], "wave": [3, 10, 11, 12, 13, 25], "questasim": [3, 4, 9, 10, 15, 22, 24, 26], "window": [3, 25], "configur": [3, 10, 13, 20, 22], "constraint": [3, 19, 22], "sw": [3, 11, 12, 13, 22, 23, 27], "list": [4, 5, 10, 12, 19, 22, 27], "defin": [4, 5, 7, 11, 12, 13, 22, 27], "target": [4, 22, 23, 27], "automat": [4, 22, 25], "__init__": [4, 22, 27], "py": [4, 22, 27], "how": [4, 5, 9, 11, 13, 16, 21, 22], "libc": [4, 7, 22, 27], "A": [4, 9, 10, 13, 22, 23, 26], "small": [4, 11, 12, 13, 20], "basic": [4, 9, 13, 21, 27], "printf": [4, 27], "memcpi": [4, 12, 13], "etc": [4, 23], "baselibc": [4, 13, 27], "build": [4, 10, 11, 16, 19, 20, 22, 23], "requir": [4, 5, 10, 11, 13, 15, 16, 17, 20, 26, 27], "librari": [4, 16, 21, 22, 25, 26], "static": [4, 22], "link": [4, 11, 12, 13, 18, 21, 25, 27], "sw_monitor": [4, 23], "program": [4, 5, 7, 9, 11, 13, 22, 23, 24], "always_rebuild": 4, "later": [4, 11, 13, 20, 22], "delta": [4, 22], "sw_test_rvlab": [4, 22], "differenti": [4, 22], "imag": [4, 11, 22], "run": [4, 9, 10, 11, 12, 13, 20, 22, 24, 26, 27], "via": [4, 5, 9, 16, 22, 24, 27], "sw_minim": 4, "sw_test_sim_ddr": 4, "sw_test_irq": 4, "sw_rlight": 4, "sw_dma": 4, "sw_project": 4, "simlibs_questa": [4, 22], "cell": 4, "secureip": 4, "encrypt": 4, "model": [4, 20], "simprim": 4, "annot": [4, 26], "unisim": 4, "lint": [4, 22], "srcs_noddr": 4, "qualiti": [4, 22], "assess": 4, "rvlab_mig": [4, 22], "without": [4, 11, 22, 27], "top": [4, 10, 13, 17], "pnr": [4, 10, 22], "syn": [4, 10, 22], "place": [4, 10, 13, 23, 24, 25, 26, 27], "rout": [4, 10, 24, 26], "rtl_elabor": 4, "elabor": 4, "synthes": [4, 20, 22], "student_rlight_tb": [4, 9, 25], "sim_rtl_questa": [4, 9, 10, 11, 12, 13, 22, 25], "sim_rtl_questa_batch": 4, "batch": 4, "sim_rtl_xsim": [4, 22], "xsim": [4, 22, 26], "student_tlul_mux_tb": [4, 13], "systb_monitor": 4, "sim_pnrtime_questa": [4, 10, 22], "post": [4, 22, 26, 27], "sim_pnrtime_xsim": 4, "sim_rtl_questa_ddr": [4, 22, 27], "sim_rtl_xsim_ddr": [4, 27], "sim_synfunc_questa": 4, "sim_synfunc_xsim": 4, "systb_minim": 4, "systb_test_sim_ddr": 4, "systb_test_rvlab": [4, 22], "systb_test_irq": 4, "systb_rlight": [4, 10, 11], "systb_dma": [4, 12], "systb_project": 4, "mount": 5, "acryl": 5, "glass": 5, "lab": [5, 26], "digil": [5, 21], "artix": 5, "xc7a200t": 5, "upload": [5, 10, 11, 15, 17, 22, 24], "alreadi": [5, 10, 12, 16], "predefin": [5, 11, 22, 27], "codebas": [5, 27], "usb": [5, 23], "prog": [5, 23], "ft2232": 5, "dram": 5, "volatil": 5, "attach": [5, 23, 27], "tabl": [5, 13, 21], "connector": [5, 16, 23], "struct": [5, 13], "pkg": [5, 13, 25], "top_pkg": [5, 25], "sv": [5, 9, 11, 12, 13, 20, 22, 25, 27], "name": [5, 10, 12, 13, 16, 22, 25], "note": [5, 9, 12, 13, 18, 20], "8x": 5, "led": [5, 9, 10, 11, 13, 23], "user": [5, 7, 19, 21, 22, 25], "ol": 5, "mini": [5, 11, 12, 20], "displai": [5, 9, 11, 16, 19, 25], "oled_": 5, "audio": 5, "codec": 5, "ac_": 5, "uart": 5, "ft232r": 5, "uart_": 5, "2": [5, 9, 11, 12, 13, 14, 15, 17, 21, 25, 26, 27], "hdmi": [5, 19, 21], "sink": 5, "hdmi_rx_": 5, "hdmi_tx_": 5, "hid": 5, "p": [5, 11, 14, 15, 20], "ps2_": 5, "ethernet": [5, 20, 21], "phy": [5, 20], "rgmii": [5, 20], "mdio": 5, "eth_": 5, "micro": [5, 23], "sd": 5, "card": [5, 11, 21], "sd_": 5, "pmod": [5, 16, 23], "ja": 5, "200": 5, "ohm": 5, "protect": 5, "pmod_a_": 5, "jb": 5, "unprotect": 5, "pmod_d_": 5, "caution": 5, "1": [5, 8, 10, 11, 12, 13, 14, 15, 17, 19, 22, 25], "jc": 5, "pmod_c_": 5, "must": [5, 9, 12, 13, 20, 23, 25, 27], "There": [5, 9], "seri": [5, 21], "so": [5, 10, 12, 13, 25], "both": [5, 13, 27], "perman": 5, "damag": 5, "possibl": [5, 10, 11, 12, 13, 19, 20, 26], "jxadc": 5, "reason": [5, 9, 11, 23], "vadj": 5, "voltag": [5, 16], "rail": 5, "5x": 5, "shape": 5, "prevent": 5, "fmc": [5, 16], "lpc": 5, "ad": [5, 13, 24, 25, 26], "futur": [5, 16, 26], "qspi": 5, "flash": [5, 23], "instead": [5, 10, 26], "displayport": 5, "easier": [5, 22], "work": [5, 7, 12, 13, 20, 21, 23, 25, 26, 27], "draw": [5, 19], "stl": 5, "3d": 5, "part": [5, 9, 14, 16, 21], "cabl": 5, "strain": 5, "relief": 5, "clamp": 5, "core": [6, 10, 15, 22], "directori": [6, 9, 11, 15, 22, 25, 26], "structur": [6, 9, 10, 11, 13, 15, 16, 20], "map": [6, 11, 13, 15, 16], "multi": [6, 19], "ff": 6, "synchron": [6, 11], "start": [7, 9, 10, 11, 12, 13, 20, 22, 23, 25, 26], "size": [7, 12, 13, 19, 20], "0x00000000": 7, "0x00040000": 7, "bram": [7, 27], "0x10000000": [7, 22], "0x01000000": 7, "student_device_peri": 7, "0x1e000000": 7, "0x00001000": 7, "dbgmem": 7, "0x1f000000": 7, "0x1f001000": 7, "ddr_ctrl": [7, 8], "0x1f002000": 7, "0x20000000": [7, 22, 27], "student_device_fast": [7, 22], "layout": [7, 10, 16], "addr": 7, "begin": 7, "0x00000100": 7, "lib": 7, "section": [7, 9, 10, 11, 12, 13, 14, 19, 20, 28], "text": [7, 11, 12, 13, 25], "bss": 7, "free": [7, 12, 19, 26, 27], "space": [7, 9, 26], "stack": [7, 11, 12], "grow": 7, "downward": 7, "0x0003f000": 7, "hostio": [7, 27], "3072": 7, "byte": [7, 12], "0x0003fc00": 7, "area": [7, 12, 19], "1024": 7, "end": 7, "shiftout": 8, "0x0shifter": 8, "outputreset": 8, "0x0": [8, 9, 12], "mask": [8, 12, 13], "0xffffffff": [8, 12], "31302928272625242322212019181716val": [8, 12], "1514131211109876543210": [8, 12], "val": [8, 12], "bitstyperesetnamedescription31": [8, 12], "0ro0x0valvalu": 8, "shiftin": 8, "0x4shifter": 8, "inputreset": 8, "0rw0x0valvalu": 8, "shiftcfg": 8, "0x8shifter": 8, "configreset": 8, "0x3f": 8, "31302928272625242322212019181716": [8, 12], "nbsp": [8, 12], "amt": 8, "dir": 8, "bitstyperesetnamedescription0rw0x0dirdirect": 8, "0": [8, 9, 10, 12, 13, 22], "left": [8, 9, 11, 13], "right": [8, 9, 10, 11], "5": [8, 10, 12, 14, 15, 17, 27], "1rw0x0amtshift": 8, "amount": 8, "temp": 8, "0x0adc": 8, "temperaturereset": 8, "0xfff": 8, "rdata": 8, "bitstyperesetnamedescription11": 8, "0ro0x0rdatavalu": 8, "statu": [8, 9, 11, 12, 13, 22, 24], "0x4ddr": 8, "statusreset": 8, "0x3": [8, 12], "calib_complet": 8, "bitstyperesetnamedescription0ro0x0presentddr": 8, "1ro0x0calib_completeddr": 8, "calibr": [8, 27], "complet": [8, 10, 11, 12, 20], "ctrl": [8, 23], "0x8controlreset": 8, "0x1": 8, "mig_rst_n": 8, "bitstyperesetnamedescription0rw0x0mig_rst_nmig": 8, "activ": [8, 13], "low": [8, 23], "0x0control": 8, "registerreset": 8, "active0": 8, "bitstyperesetnamedescription0rw0x0active0if": 8, "oper": [8, 9, 10, 11, 12, 13, 16, 19], "timer0": 8, "cfg0": 8, "0x100configur": 8, "hart": 8, "0reset": 8, "0x10000": 8, "0xff0fff": 8, "step": [8, 11, 13, 23, 25, 26], "prescal": 8, "0rw0x0prescaleprescal": 8, "tick": 8, "15": 8, "12reserved23": 8, "16rw0x1stepincrement": 8, "each": [8, 10, 11, 13, 16, 20, 27], "timer_v_lower0": 8, "0x104timer": 8, "lowerreset": 8, "31302928272625242322212019181716v": 8, "0rw0x0vtimer": 8, "31": [8, 13], "timer_v_upper0": 8, "0x108timer": 8, "upperreset": 8, "63": 8, "32": [8, 12, 13], "compare_lower0_0": 8, "0x10ctimer": 8, "0rw0xffffffffvtimer": 8, "compar": [8, 11, 12], "compare_upper0_0": 8, "0x110timer": 8, "intr_enable0": 8, "0x114interrupt": 8, "enablereset": 8, "ie0": 8, "bitstyperesetnamedescription0rw0x0ie0interrupt": 8, "enabl": [8, 13, 27], "intr_state0": 8, "0x118interrupt": 8, "is0": 8, "bitstyperesetnamedescription0rw1c0x0is0interrupt": 8, "intr_test0": 8, "0x11cinterrupt": 8, "test": [8, 9, 10, 12, 13, 16, 17, 26, 27], "t0": 8, "bitstyperesetnamedescription0woxt0interrupt": 8, "solv": [9, 13], "read": [9, 10, 11, 12, 13, 20, 23, 27], "write": [9, 10, 11, 12, 13, 20, 27], "state": [9, 10, 11, 23, 26], "machin": [9, 13, 27], "get": [9, 10, 26], "repositori": 9, "first": [9, 23], "all": [9, 10, 11, 12, 13, 16, 18, 20, 21, 22, 25, 26, 27], "necessari": [9, 20], "know": [9, 16], "overal": [9, 22], "laboratori": 9, "make": [9, 10, 11, 12, 20, 22, 23, 26], "yourself": [9, 10, 11], "familiar": [9, 10, 11], "If": [9, 12, 13, 16, 22, 23, 27], "you": [9, 10, 11, 12, 13, 20, 22, 23, 25, 26, 27], "haven": 9, "t": [9, 22], "guid": [9, 13, 15, 21, 24], "tutori": [9, 10, 11, 15, 20, 22, 23], "new": [9, 11, 13, 22, 25, 26, 27], "take": [9, 13], "crash": [9, 28], "cours": [9, 13, 28], "studi": [9, 11, 12, 28], "page": [9, 10, 11, 12, 13, 15, 21, 26, 28], "blinkenlichten": 9, "As": [9, 19, 20, 26], "introductori": 9, "light": [9, 10, 11, 13, 25, 27], "which": [9, 10, 11, 12, 13, 16, 20, 22, 23, 25, 26, 27], "eight": 9, "develop": [9, 10, 12, 13, 14, 15, 17], "pattern": [9, 10, 11, 13], "four": 9, "rotat": 9, "shift": [9, 11, 25], "msb": 9, "bit": [9, 12, 13], "everi": [9, 10, 16, 20, 23, 26], "n": [9, 11, 13, 27], "cycl": [9, 10, 11, 12, 13, 19, 20], "lsb": 9, "ping": [9, 10, 11], "pong": [9, 10, 11], "until": [9, 11, 12, 13, 20, 27], "reach": 9, "beyond": 9, "copi": [9, 12, 16, 18, 21, 22, 27], "preserv": 9, "intern": [9, 23], "after": [9, 10, 11, 13, 20, 22, 23], "6": [9, 13, 14, 17], "revers": [9, 27], "previous": 9, "out": [9, 10, 18, 20], "appear": 9, "success": [9, 20], "origin": [9, 10], "restor": 9, "Then": [9, 11], "further": [9, 11, 23, 26, 28], "upon": [9, 10], "again": [9, 12], "stop": [9, 12, 23], "kept": 9, "programm": [9, 16], "60": 9, "reflect": [9, 20], "readabl": [9, 12], "maximum": [9, 10, 12], "32bit": [9, 12], "address": [9, 11, 12, 13, 22, 26], "rel": 9, "0x4": [9, 12], "0x8": [9, 12], "0xc": [9, 12], "mai": [9, 13, 20, 23], "your": [9, 10, 11, 12, 13, 16, 18, 19, 20, 22, 23, 26, 27], "In": [9, 12, 13, 19, 26, 27], "final": [9, 18, 20], "distinguish": 9, "other": [9, 10, 16, 22, 24], "templat": [9, 10, 20, 21, 27], "student_rlight": [9, 10, 11, 25], "It": [9, 11, 13, 20, 22, 23, 26], "tul_adapter_reg": [9, 11], "convert": [9, 16, 22], "tilelink": [9, 12, 21], "uncach": [9, 12], "lightweight": [9, 12], "replac": [9, 11, 22], "modifi": [9, 10, 11, 12, 13], "fsm": 9, "process": [9, 11, 12, 13, 18, 27], "bench": [9, 10, 13, 20], "extend": [9, 12, 23, 24], "cover": [9, 18, 20], "written": 9, "least": [9, 10, 11, 12, 13, 16, 18, 20], "onc": [9, 10, 13], "behav": 9, "delai": [9, 10, 11, 26], "chang": [9, 10, 11, 13, 22, 26], "10": 9, "20": 9, "8": [9, 14, 17, 26], "At": [9, 10, 11], "been": [9, 10, 20, 25, 26], "compil": [9, 13, 22, 24], "invok": [9, 12, 22], "hdl": [10, 11, 14, 15, 16, 20, 21, 22, 24, 25], "log": 10, "identifi": 10, "fix": [10, 23], "interpret": 10, "report": [10, 20, 22], "locat": [10, 11, 22], "path": [10, 25, 26, 27], "element": [10, 21], "evalu": [10, 13], "error": [10, 13, 20, 22], "messag": [10, 20], "explor": [10, 12], "travers": 10, "hierarchi": [10, 25], "system_tb": [10, 22], "through": [10, 25, 27], "leach": 10, "instanc": [10, 21, 25, 26], "major": [10, 16], "navig": 10, "hint": [10, 11], "3": [10, 12, 13, 14, 15, 17, 19, 25, 26, 27], "proce": 10, "next": [10, 25], "previou": [10, 22], "successfulli": 10, "try": 10, "below": [10, 11, 12, 13, 22, 23], "suppli": [10, 16, 23], "own": [10, 12, 13, 20], "especi": [10, 23], "refer": [10, 11, 13, 15, 16, 21], "warn": [10, 20, 22], "ignor": [10, 12], "soc": [10, 11, 18, 19, 21], "rlight": [10, 27], "command": [10, 11, 21, 22, 23, 26], "execut": [10, 11, 13, 16, 19, 23, 26], "perform": [10, 13, 16, 19, 20, 23, 27], "rvlab_fpta_top": 10, "examin": 10, "timing_summari": [10, 22], "associ": [10, 13], "rvlab_student_rlight": 10, "schemat": [10, 16, 21], "tool": [10, 11, 15, 22, 26, 27], "dcp": 10, "bitfil": 10, "io_report": 10, "unplac": 10, "io": [10, 16, 21, 23], "issu": [10, 11], "might": [10, 20], "kill": [10, 23], "sign": [10, 20], "tutor": [10, 16, 20, 23], "regard": [10, 20, 26], "howev": [10, 13, 18], "allow": [10, 11, 13, 16], "judgment": 10, "whatsoev": 10, "about": 10, "behavior": [10, 26], "circuit": [10, 13], "verifi": [10, 11, 20], "sdf": [10, 26], "save": [10, 16, 25], "one": [10, 11, 12, 13, 20, 27], "hopeless": 10, "endless": [10, 13], "session": 10, "real": [10, 18], "submit": [10, 11, 12, 13, 20, 26], "singl": [10, 11, 12, 13, 19, 20, 22, 23], "pdf": [10, 11, 12, 13, 18, 20, 21], "question": [10, 11, 13, 21], "definit": [10, 11, 12, 13, 16], "what": [10, 11, 19, 26], "megahertz": 10, "clk": [10, 11, 12, 13], "three": 10, "import": [10, 11, 16, 18, 21], "between": [10, 11, 12, 13, 16, 26], "view": [10, 11, 12, 13, 24], "zoom": [10, 11, 12, 13, 25], "much": [10, 11, 12, 13, 22], "show": [10, 11, 12, 13, 16, 20, 22, 26], "specifi": [10, 11, 12, 13, 19, 22], "shown": [10, 11, 13, 25, 26], "counter": [10, 11], "tlul_adapter_reg": [10, 11, 25], "while": [10, 11, 12, 13], "paus": [10, 11], "0x42": 10, "two": [10, 11, 13, 20, 22], "11111110": 10, "10000000": 10, "clearli": 10, "arriv": 10, "rise": [10, 26], "edg": [10, 25, 26], "regtool": 11, "option": [11, 16, 19, 20, 26], "integr": [11, 13, 17, 21], "bare": 11, "metal": 11, "understand": 11, "trace": [11, 24], "disassembli": 11, "togeth": [11, 20], "transcript": [11, 20], "skip": [11, 12], "rv32a": 11, "rv32f": 11, "rv32c": 11, "central": 11, "hard": 11, "co": 11, "manual": [11, 13, 21, 25], "have": [11, 13, 20, 25, 26], "r": [11, 13, 14, 15, 20, 22], "thu": [11, 18, 22], "add": [11, 12, 13, 16, 19, 20, 22, 26, 27], "html": [11, 13, 16], "student_rlight_reg_top": 11, "base": [11, 12, 13, 26, 27], "respect": [11, 16, 26], "now": [11, 13, 14], "redgef": 11, "more": [11, 12, 13, 16, 20, 22, 25, 26], "same": [11, 12, 13, 23], "wai": 11, "abstract": [11, 16], "layer": [11, 20, 23], "driver": [11, 19, 20], "adher": 11, "principl": [11, 13], "discuss": 11, "encapsul": [11, 22], "hide": 11, "applic": [11, 12, 13, 16, 17, 19], "With": [11, 22, 26], "help": 11, "directli": 11, "shall": [11, 16], "arbitrari": 11, "inner": 11, "six": 11, "grei": [11, 13], "outermost": [11, 13], "white": 11, "ever": 11, "0110": 11, "exampl": [11, 12, 13, 18, 19, 20, 22, 25, 26, 27], "would": [11, 12, 13, 18, 27], "1001": 11, "just": [11, 16], "simpli": [11, 13], "brute": 11, "forc": 11, "approach": [11, 13], "continu": [11, 20, 22, 23], "rather": 11, "poll": [11, 13], "moment": [11, 26], "durat": 11, "long": [11, 13], "determin": 11, "influenc": 11, "For": [11, 13, 18, 20, 22, 23, 26, 27, 28], "500": 11, "per": [11, 18, 20], "exactli": [11, 13], "regardless": [11, 22], "4": [11, 13, 14, 15, 17, 23, 26, 27], "depict": 11, "abov": [11, 13, 20], "remain": [11, 12, 13], "increas": 11, "optim": 11, "handl": [11, 20, 27], "high": [11, 13, 15, 17, 18], "outer": 11, "sequenc": [11, 13, 16, 27], "assembl": 11, "crt0": [11, 13, 27], "disassembl": 11, "disasm": 11, "skill": 11, "becom": [11, 12], "veri": [11, 20, 23], "highest": 11, "mani": [11, 13], "pass": [11, 13], "loop": [11, 13, 19], "1st": [11, 12], "ctrt0": 11, "pointer": [11, 13], "irq": [11, 13, 20], "creat": [11, 13, 20, 23, 25, 26, 27], "lighten": 11, "past": 12, "form": [12, 13, 16], "specif": [12, 15, 17], "master": [12, 13], "knowledg": 12, "architectur": [12, 13, 16], "descriptor": [12, 16], "chapter": [12, 13, 18, 20], "topic": 12, "relat": 12, "deal": 12, "burst": 12, "student_dma": 12, "memset": [12, 27], "fill": [12, 20], "given": 12, "constant": 12, "Its": [12, 26], "json": 12, "0x0statusreset": 12, "bitstyperesetnamedescription1": 12, "0ro0x0val0": 12, "idl": 12, "progress": 12, "memcp": 12, "now_dadr": 12, "0x4pointer": 12, "align": 12, "0rw0x0val": 12, "cmd": 12, "0x8command": 12, "bitstyperesetnamedescription0woxstop1": 12, "abort": 12, "length": 12, "0xcnumber": 12, "copiedreset": 12, "0ro0x0val": 12, "src_adr": 12, "0x10memset": 12, "addressreset": 12, "dst_adr": 12, "0x14current": 12, "simplifi": [12, 21], "boundari": 12, "smaller": 12, "involv": 12, "complex": [12, 16, 20], "offset": 12, "descript": [12, 13, 16, 19], "number": [12, 13, 18, 20, 26], "multipl": [12, 27], "buffer": [12, 19, 27], "word": 12, "destin": 12, "call": [12, 13, 18, 27], "anoth": [12, 20], "unchang": 12, "bandwidth": 12, "simultan": 12, "pend": [12, 13, 27], "transact": 12, "short": [12, 18, 19, 20], "fifo": [12, 27], "prim_fifo_sync": 12, "achiev": [12, 18, 19], "sampl": [12, 19], "memset_soft": 12, "memset_dma": 12, "stub": 12, "memcpy_soft": 12, "memcpy_dma": 12, "mem": [12, 22], "case": [12, 13, 16, 19, 22, 26], "encount": 12, "feel": [12, 27], "sure": [12, 22, 23, 26], "overwrit": 12, "substanti": 12, "inform": 12, "benchmark": [12, 18], "scenario": 12, "measur": [12, 16, 18, 23], "memcpy_hard": 12, "memcyp_hard": 12, "memcyp_soft": 12, "ratio": 12, "1kb": 12, "sram": 12, "realiz": 13, "therebi": 13, "dramat": 13, "reduc": 13, "secondari": 13, "multiplex": 13, "These": [13, 25], "flexibl": 13, "reus": [13, 16], "extens": [13, 16, 22], "toplevel": [13, 25], "interconnect": 13, "appli": 13, "peripher": 13, "team": [13, 20], "except": [13, 16, 22], "look": [13, 22], "csr": 13, "regaccess": 13, "vol": [13, 21], "ii": [13, 21, 25], "privileg": [13, 21], "isa": [13, 21], "down": 13, "member": [13, 20], "parallel": 13, "group": [13, 20], "agre": 13, "guidelin": 13, "student_tlul_mux": 13, "packag": [13, 25, 26], "tlul_pkg": [13, 25], "16": 13, "pure": 13, "combin": [13, 25], "decod": 13, "rang": [13, 22], "tl_device_peri": 13, "conjunct": 13, "divid": 13, "equal": 13, "adress": 13, "adapt": [13, 26], "aggreg": 13, "incom": 13, "line": [13, 27], "imagin": 13, "outgo": 13, "made": [13, 22], "irq_max": 13, "0x00": 13, "w": 13, "all_en": 13, "suppress": 13, "0x04": 13, "0x08": 13, "mask_set": 13, "0x0c": 13, "mask_clr": 13, "clear": [13, 23], "0x10": 13, "0x14": 13, "irq_no": 13, "m": 13, "unmask": 13, "0x18": 13, "regular": 13, "wire": 13, "test_irq": 13, "0x1c": 13, "finish": 13, "temporarili": 13, "hal": [13, 16, 20], "student_irq_ctrl": 13, "isol": [13, 16], "critic": 13, "often": 13, "insid": [13, 25], "handler": 13, "either": [13, 22], "declar": 13, "__inline__": 13, "better": 13, "macro": 13, "student_irq_ctrl_top_handl": 13, "empti": 13, "weak": 13, "avoid": 13, "break": [13, 23], "exisit": 13, "branch": 13, "appropri": 13, "depend": [13, 22, 26], "jump": 13, "ansi": 13, "arrai": 13, "student_irq_ctrl_get": 13, "student_irq_ctrl_set": 13, "those": 13, "dummi": 13, "thoroughli": 13, "incongru": 13, "almost": 13, "imposs": 13, "find": [13, 20, 25, 26], "some": [13, 22, 26, 27], "sensibl": [13, 20], "priorit": 13, "correctli": 13, "110": 13, "111": 13, "11": 13, "similar": 13, "best": 13, "stimul": 13, "obvious": 13, "disabl": [13, 22], "comput": [13, 23, 26, 27], "someth": 13, "els": [13, 16], "stai": 13, "side": 13, "irq_left": 13, "big": 13, "kb": 13, "did": 13, "grai": 13, "occur": [13, 22], "too": [13, 20], "robust": 13, "mayb": 13, "eleg": 13, "solut": 13, "Of": 13, "well": [13, 20], "modif": 13, "subsequ": 13, "explain": 14, "task": [14, 15, 17, 18, 19, 22, 27], "ex": [14, 15, 25], "entri": [14, 15, 25], "object": [14, 19, 25], "prepar": 14, "deliver": [14, 17], "dma": [14, 15, 16, 27], "hierarch": [14, 15, 25], "buse": [14, 15], "cascad": [14, 15], "9": 14, "sheet": [15, 20], "slide": [15, 18, 20], "tub": [15, 19], "recommend": [15, 20, 22, 26], "index": 15, "search": [15, 26], "partit": 16, "environ": [16, 19, 26], "focu": 16, "rest": 16, "drawn": 16, "manner": 16, "pictur": [16, 18], "entir": [16, 20, 25, 27], "relationship": 16, "share": [16, 27], "ident": 16, "mandatori": [16, 19, 23], "brief": [16, 25], "bullet": [16, 19], "point": [16, 19, 20, 26], "comment": 16, "visibl": 16, "minor": 16, "plan": 16, "everyth": 16, "pseudo": 16, "algorithm": 16, "pcb": [16, 20, 23], "label": 16, "checklist": [16, 20], "power": [16, 23], "b": [16, 22], "dcdc": 16, "galvan": 16, "adum": 16, "due": [16, 20, 26], "than": [16, 22, 26], "review": [16, 20], "pin": [16, 23], "10k": 16, "resistor": [16, 23], "vdd": 16, "vss": 16, "signatur": 16, "cost": 16, "anywai": 16, "hw": 17, "creation": 17, "live": 17, "demonstr": 17, "interest": 18, "photo": 18, "pacman": [18, 19], "plot": 18, "frame": [18, 19], "second": [18, 23], "anim": 18, "charact": [18, 19], "screenshot": 18, "game": [18, 19], "sound": [18, 19, 21], "effect": 18, "local": [18, 21, 26], "within": 18, "git": [18, 20], "mid": [18, 20], "format": [18, 24], "tape": 18, "full": [18, 22, 23, 26, 27], "coverag": 18, "autom": 18, "doubl": [18, 19], "effort": 18, "summari": [19, 22], "custom": [19, 22], "lastenheft": 19, "pflichtenheft": 19, "done": 19, "busi": 19, "overarch": 19, "sentenc": 19, "suffici": [19, 26], "aim": 19, "exhibit": 19, "pupil": 19, "dai": [19, 20], "advoc": 19, "answer": 19, "basi": 19, "contract": 19, "precis": 19, "perspect": 19, "artifact": 19, "updat": 19, "rate": 19, "50hz": 19, "dual": 19, "player": 19, "oppon": 19, "pixel": 19, "lcd": 19, "resolut": 19, "color": 19, "refresh": 19, "pcm": 19, "channel": 19, "joystick": 19, "maxim": 19, "minim": [19, 20, 26, 27], "viabl": 19, "stretch": 19, "goal": 19, "rst": 20, "minimum": 20, "coordin": 20, "correspond": [20, 22, 27], "high_level": 20, "wherev": 20, "higher": 20, "accompani": 20, "abl": 20, "rvlab_board": 20, "emul": 20, "send": [20, 26], "dump": 20, "receiv": [20, 26], "earli": [20, 22], "individu": [20, 25], "prerequisit": [20, 25], "bitgen": 20, "esp": 20, "featur": [20, 24], "promis": 20, "2nd": 20, "bore": 20, "schedul": 20, "term": [20, 27], "date": [20, 22], "hand": 20, "afterward": 20, "strict": 20, "limit": [20, 26], "week": 20, "deadlin": 20, "off": 20, "guard": 20, "against": 20, "accident": 20, "proceed": 20, "conceptu": 20, "manifest": 20, "late": 20, "unlik": 20, "hi": 20, "her": 20, "person": 20, "auto": 20, "plu": 20, "zip": 20, "tar": [20, 23], "gz": 20, "archiv": [20, 26], "clean": [20, 22], "remov": [20, 22], "vscode": 20, "directotri": 20, "product": 21, "select": [21, 25], "xmp101": 21, "last": 21, "clb": 21, "dsp": 21, "suit": 21, "ug901": 21, "infer": 21, "simpler": 21, "zynq": 21, "7000": 21, "ug953": 21, "v2021": 21, "octob": 21, "22": [21, 26], "2021": 21, "tcl": [21, 26], "ug835": 21, "unprivileg": 21, "spec": 21, "version": [21, 26], "lrm": 21, "authorit": 21, "depth": 21, "certain": 21, "handel": 21, "modulbeschreibung": 21, "msc": 21, "websit": 21, "could": [21, 26], "guarante": 21, "explan": 21, "overli": 21, "fpga4fun": 21, "dvi": 21, "display_control": 21, "litevideo": 21, "litex": 21, "python": [21, 22, 26, 27], "render": 21, "pydesignflow": [22, 26], "folder": [22, 27], "rvlab_tb_minim": 22, "miss": 22, "built": [22, 27], "exist": 22, "re": 22, "whether": 22, "unless": 22, "flag": 22, "argument": 22, "subdirectori": 22, "delet": 22, "rlight_tb": [22, 25], "sw_student": [22, 23], "systb_stud": 22, "desir": 22, "test_rvlab": [22, 27], "By": 22, "pre": [22, 27], "rare": 22, "furthermor": [22, 26], "detect": 22, "common": 22, "mistak": 22, "stage": 22, "go": 22, "ahead": 22, "commond": 22, "qor_assess": 22, "ok": 22, "util": 22, "congest": 22, "somewhat": 22, "zero": 22, "tn": 22, "fail": [22, 23, 27], "endpoint": 22, "under": 22, "few": 22, "expect": 22, "th": 22, "resolv": 22, "met": 22, "methodologi": 22, "potenti": 22, "methodolog": 22, "found": [22, 27], "drc": 22, "rule": 22, "usag": [22, 26], "good": 22, "module_tb": 22, "mynewmodule_tb": 22, "myhost": 22, "node": 22, "pipelin": 22, "dictionari": 22, "peri": 22, "mydevic": 22, "addr_rang": 22, "base_addr": 22, "0x40000000": 22, "size_byt": 22, "overlap": 22, "li": 22, "region": 22, "corei": 22, "dbgsba": 22, "student_host": 22, "regener": 22, "outlin": 22, "notcl": [22, 26], "build_sw": 22, "elf": [22, 23, 26], "binari": [22, 25, 26], "gcc": [22, 26], "elf2mem": 22, "stdout": [22, 27], "stdin": [22, 27], "pinout": 22, "ship": 22, "reggen_wrapp": 22, "wrapper": 22, "reggen_sphinx_ext": 22, "tlgen_wrapp": 22, "registergener": 22, "xbargener": 22, "moduletb": 22, "systemtb": 22, "rvlabmig": 22, "simlibsquesta": 22, "absolut": 23, "probe": 23, "oscilloscop": 23, "voltmet": 23, "analyz": 23, "equip": 23, "never": 23, "ground": 23, "7k": 23, "self": 23, "pressur": 23, "solder": 23, "pad": 23, "want": [23, 25, 27], "push": 23, "ohmic": 23, "wrong": 23, "briefli": 23, "turn": 23, "red": 23, "alight": 23, "sometim": 23, "attempt": 23, "monitor": [23, 27], "stuck": 23, "termin": 23, "restart": [23, 25], "physic": 23, "cannot": 23, "gnu": 23, "debugg": [23, 27], "none": [23, 26], "emb": 23, "establish": 23, "remot": 23, "3333": 23, "abbrevi": 23, "ext": 23, "cmd_sw": 23, "breakpoint": 23, "resum": 23, "instal": [24, 25], "open": 24, "proprietari": 24, "questa": 24, "intel": 24, "behind": 24, "scene": 24, "dynam": 24, "gdb": 24, "ultra": 25, "introduct": 25, "environment": 25, "variabl": [25, 26], "vlib": 25, "complil": 25, "vlog": 25, "mfcu": 25, "prim_assert": 25, "tlul_err": 25, "tlul_test_host": 25, "vsim": 25, "order": [25, 26], "happen": 25, "click": 25, "enlarg": 25, "record": 25, "sim": 25, "drag": 25, "drop": 25, "vector": 25, "split": 25, "radix": 25, "hexadecim": 25, "analog": 25, "fit": 25, "middl": 25, "mous": 25, "cursor": 25, "move": 25, "menu": 25, "dataflow": 25, "profil": 25, "univers": 26, "xubuntu": 26, "04": 26, "mismatch": 26, "icaru": 26, "sv2v": 26, "properli": 26, "observ": 26, "tck": 26, "fall": 26, "tdo": 26, "tdo_flop_i": 26, "cq": 26, "xelab": 26, "overridden": 26, "fact": 26, "sdf_anno": 26, "write_verilog": 26, "recent": 26, "mako": 26, "pip": 26, "debian": 26, "ubuntu": 26, "sudo": 26, "apt": 26, "python3": 26, "libtinfo6": 26, "libtinfo5": 26, "libtinfo": 26, "dev": 26, "sphinx_rtd_them": 26, "elftool": 26, "pyelftool": 26, "mistleto": 26, "shell": [26, 27], "export": 26, "bin": 26, "chain": 26, "we": 26, "precompil": 26, "xpack": 26, "unpack": 26, "somewher": 26, "sub": 26, "ml": 26, "edit": 26, "2022": 26, "standard": [26, 27], "download": 26, "center": 26, "account": 26, "licens": 26, "metadata": 26, "web": 26, "80": 26, "gb": 26, "footprint": 26, "around": 26, "26": 26, "disk": 26, "contrari": 26, "probabl": 26, "script": [26, 27], "settings64": 26, "sh": 26, "xilinx_vivado": 26, "offer": 26, "starter": 26, "prefer": 26, "linux": 26, "mac": 26, "lm_license_fil": 26, "intelfpga_pro": 26, "lr": 26, "113703_licens": 26, "dat": 26, "questa_fs": 26, "5000": 26, "195": 26, "supposedli": 26, "count": 26, "llength": 26, "recurs": 26, "possibli": 27, "interact": 27, "variou": 27, "intens": 27, "infeas": 27, "test_sim_ddr": 27, "intend": 27, "subfold": 27, "assembli": 27, "boot": 27, "ld": 27, "linker": 27, "noteforthi": 27, "besid": 27, "sprintf": 27, "strlen": 27, "servic": 27, "routin": 27, "myprog": 27, "progarm": 27, "sw_dir": 27, "stream": 27, "commun": 27, "ring": 27, "alloc": 27, "indefinit": 27, "kei": 27, "rvlab_test_util": 27, "wait_prog": 27, "newlin": 27, "rpc": 27, "init": 27, "ddr_init": 27, "feasibl": 27, "special": 27, "shorten": 27, "malloc": 27, "add_malloc_block": 27, "pool": 27, "stdlib": 27, "stdio": 27, "char": 27, "myalloc": 27, "08x": 27}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"clock": 0, "reset": 0, "multi": 0, "ff": 0, "synchron": 0, "core": 1, "overview": 1, "student": 1, "modul": [1, 16, 20, 22], "ddr3": [2, 8, 27], "memori": [2, 7, 27], "directori": 3, "structur": 3, "design": [4, 5, 6, 16, 20, 21, 22], "flow": [4, 22], "refer": [4, 6], "fpga": [5, 20, 22, 23], "board": 5, "extern": [5, 21], "compon": [5, 26], "mechan": 5, "content": [6, 15, 17, 24], "map": 7, "gener": 8, "regist": 8, "demo": 8, "control": 8, "risc": [8, 15, 21], "v": [8, 15, 21], "timer": 8, "ex": [9, 10, 11, 12, 13], "1": [9, 20], "hdl": [9, 28], "entri": 9, "simul": [9, 10, 11, 22, 25], "object": [9, 10, 11, 12, 13], "prepar": [9, 10, 11, 12, 13], "task": [9, 10, 11, 12, 13, 20], "2": [10, 20], "logic": 10, "synthesi": [10, 22], "p": 10, "r": 10, "netlist": [10, 22], "deliver": [10, 11, 12, 13, 20], "3": [11, 20], "softwar": [11, 16, 23, 27], "develop": [11, 20], "system": [11, 20, 21, 22], "4": [12, 20], "dma": 12, "tl": 12, "ul": 12, "host": [12, 27], "implement": [12, 22], "5": [13, 20], "hierarch": 13, "buse": 13, "cascad": 13, "interrupt": 13, "exercis": 14, "sheet": 14, "slide": 14, "lab": 15, "doc": 15, "indic": 15, "tabl": 15, "high": [16, 20], "level": [16, 20, 22], "hardwar": [16, 21], "top": 16, "block": 16, "diagram": 16, "specif": [16, 19, 20], "verilog": 16, "x": 16, "hw": [16, 20], "y": 16, "sw": 16, "z": 16, "project": [17, 20], "result": [18, 25], "requir": 19, "function": 19, "creation": 20, "integr": 20, "test": 20, "upload": [20, 23], "applic": 20, "6": 20, "live": 20, "demonstr": 20, "7": 20, "present": 20, "8": 20, "document": 20, "resourc": 21, "xilinx": [21, 26], "tool": 21, "systemverilog": [21, 28], "tub": 21, "recommend": 21, "ip": 21, "recip": 22, "place": 22, "rout": 22, "ad": [22, 27], "testbench": 22, "extend": 22, "crossbar": 22, "switch": 22, "behind": 22, "scene": 22, "load": [23, 25], "bitstream": 23, "run": [23, 25], "debug": 23, "via": 23, "gdb": 23, "tutori": 24, "questasim": 25, "guid": 25, "compil": 25, "trace": 25, "format": 25, "signal": 25, "view": 25, "other": 25, "featur": 25, "setup": 26, "support": 26, "statu": 26, "instal": 26, "open": 26, "sourc": 26, "vivado": 26, "proprietari": 26, "questa": 26, "intel": 26, "program": 27, "i": 27, "o": 27, "initi": 27, "dynam": 27, "manag": 27}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Clocks and Resets": [[0, "clocks-and-resets"]], "Multi-FF Synchronizers": [[0, "multi-ff-synchronizers"]], "Core Overview": [[1, "core-overview"]], "Student module": [[1, "student-module"]], "DDR3 Memory": [[2, "ddr3-memory"]], "Directory Structure": [[3, "directory-structure"]], "Design Flow Reference": [[4, "design-flow-reference"]], "FPGA Board": [[5, "fpga-board"]], "External Components": [[5, "external-components"]], "Mechanical Design": [[5, "mechanical-design"]], "Design Reference": [[6, "design-reference"]], "Contents:": [[6, null], [15, null], [17, null], [24, null]], "Memory Map": [[7, "memory-map"]], "Generated Registers": [[8, "generated-registers"]], "Register demo": [[8, "register-demo"]], "DDR3 control": [[8, "ddr3-control"]], "RISC-V timer": [[8, "risc-v-timer"]], "Ex. 1: HDL entry and simulation": [[9, "ex-1-hdl-entry-and-simulation"]], "Objectives": [[9, "objectives"], [10, "objectives"], [11, "objectives"], [12, "objectives"], [13, "objectives"]], "Preparation": [[9, "preparation"], [10, "preparation"], [11, "preparation"], [12, "preparation"], [13, "preparation"]], "Tasks": [[9, "tasks"], [10, "tasks"], [11, "tasks"], [12, "tasks"], [13, "tasks"], [20, "tasks"]], "Ex. 2: Logic synthesis, P&R and netlist simulation": [[10, "ex-2-logic-synthesis-p-r-and-netlist-simulation"]], "Deliverables": [[10, "deliverables"], [11, "deliverables"], [12, "deliverables"], [13, "deliverables"], [20, "deliverables"]], "Ex. 3: Software development and system simulation": [[11, "ex-3-software-development-and-system-simulation"]], "Ex. 4: DMA / TL-UL host implementation": [[12, "ex-4-dma-tl-ul-host-implementation"]], "Ex.5: Hierarchical buses and cascaded interrupts": [[13, "ex-5-hierarchical-buses-and-cascaded-interrupts"]], "Exercise Sheets & Slides": [[14, "exercise-sheets-slides"]], "Sheets": [[14, null]], "Slides": [[14, "slides"]], "RISC-V Lab Docs": [[15, "risc-v-lab-docs"]], "Indices and tables": [[15, "indices-and-tables"]], "High Level Design": [[16, "high-level-design"]], "Hardware top level block diagram": [[16, "hardware-top-level-block-diagram"]], "Software top level block diagram": [[16, "software-top-level-block-diagram"]], "Module specification": [[16, "module-specification"]], "Verilog module X": [[16, "verilog-module-x"]], "HW module Y": [[16, "hw-module-y"]], "SW module Z": [[16, "sw-module-z"]], "Project": [[17, "project"]], "Results": [[18, "results"]], "Requirements & Functional Specification": [[19, "requirements-functional-specification"]], "Requirements Specification": [[19, "requirements-specification"]], "Functional Specification": [[19, "functional-specification"]], "1. Specification": [[20, "specification"]], "2. High level design": [[20, "high-level-design"]], "3. HW module creation": [[20, "hw-module-creation"]], "4. System integration & tests": [[20, "system-integration-tests"]], "5. FPGA upload & application development": [[20, "fpga-upload-application-development"]], "6. Live demonstration": [[20, "live-demonstration"]], "7. Presentations": [[20, "presentations"]], "8. Project documentation": [[20, "project-documentation"]], "Resources": [[21, "resources"]], "Xilinx Hardware & Design Tools": [[21, "xilinx-hardware-design-tools"]], "RISC-V System": [[21, "risc-v-system"]], "SystemVerilog": [[21, "systemverilog"]], "TUB": [[21, "tub"]], "Recommended External IP": [[21, "recommended-external-ip"]], "Design Flow Recipes": [[22, "design-flow-recipes"]], "Module Simulation": [[22, "module-simulation"]], "System Simulation": [[22, "system-simulation"]], "FPGA Implementation (Synthesis, Place and Route)": [[22, "fpga-implementation-synthesis-place-and-route"]], "Netlist Simulation": [[22, "netlist-simulation"]], "Adding module-level testbenches": [[22, "adding-module-level-testbenches"]], "Extending the crossbar switches": [[22, "extending-the-crossbar-switches"]], "Behind the scenes": [[22, "behind-the-scenes"]], "FPGA Upload": [[23, "fpga-upload"]], "Load bitstream": [[23, "load-bitstream"]], "Run software": [[23, "run-software"]], "Debug via GDB": [[23, "debug-via-gdb"]], "Tutorials": [[24, "tutorials"]], "QuestaSim Guide": [[25, "questasim-guide"]], "Compiling & loading": [[25, "compiling-loading"]], "Tracing  & formatting signals": [[25, "tracing-formatting-signals"]], "Run the simulation": [[25, "run-the-simulation"]], "View the results": [[25, "view-the-results"]], "Other features": [[25, "other-features"]], "Setup": [[26, "setup"]], "Support status": [[26, "support-status"]], "Install open-source components": [[26, "install-open-source-components"]], "Install Xilinx Vivado (proprietary)": [[26, "install-xilinx-vivado-proprietary"]], "Install Questa-Intel (proprietary)": [[26, "install-questa-intel-proprietary"]], "Software": [[27, "software"]], "Adding programs": [[27, "adding-programs"]], "Host I/O": [[27, "host-i-o"]], "Initializing DDR3": [[27, "initializing-ddr3"]], "Dynamic memory management": [[27, "id2"]], "SystemVerilog HDL": [[28, "systemverilog-hdl"]]}, "indexentries": {}})