Source Block: verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@345:355@HdlStmAssign
    .prescale(800),
    .stop_on_idle(1)
);

// XGMII 10G PHY
assign qsfp_modesell = 1'b1;
assign qsfp_resetl = 1'b1;
assign qsfp_lpmode = 1'b0;

wire [63:0] qsfp_txd_1_int;
wire [7:0]  qsfp_txc_1_int;

Diff Content:
- 350 assign qsfp_modesell = 1'b1;
+ 350 assign qsfp_modsell = 1'b0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@346:356
    .stop_on_idle(1)
);

// XGMII 10G PHY
assign qsfp_modesell = 1'b1;
assign qsfp_resetl = 1'b1;
assign qsfp_lpmode = 1'b0;

wire [63:0] qsfp_txd_1_int;
wire [7:0]  qsfp_txc_1_int;
wire [63:0] qsfp_rxd_1_int;

