Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 16:23:01 2018
| Host         : JD1612-00 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file servos_control_sets_placed.rpt
| Design       : servos
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             152 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |            8 |
| Yes          | Yes                   | No                     |              66 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------+------------------+------------------+----------------+
|        Clock Signal       |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG            |                          |                  |                1 |              2 |
|  clk_IBUF_BUFG            | pwm_mid4_out             | pwm_mid_i_1_n_0  |                1 |              2 |
|  count_mid_reg[0]_i_3_n_0 |                          | rst_IBUF         |                1 |              4 |
|  uut1/CLK                 |                          | rst_IBUF         |                4 |             16 |
|  clk_IBUF_BUFG            | count_mid_var[0]_i_2_n_0 | clear            |                8 |             64 |
|  count_mid_reg[0]_i_3_n_0 | sel                      | rst_IBUF         |                8 |             64 |
|  clk_IBUF_BUFG            |                          | rst_IBUF         |               26 |            132 |
+---------------------------+--------------------------+------------------+------------------+----------------+


