<stg><name>delete_patch</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="12" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %n_patches_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %index_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln381 = icmp_slt  i32 %index_read, i32 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="icmp_ln381"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %xor_ln381 = xor i1 %icmp_ln381, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln381"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %or_ln381 = or i1 %tmp, i1 %xor_ln381

]]></Node>
<StgValue><ssdm name="or_ln381"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln381 = br i1 %or_ln381, void %.lr.ph, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln381"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:0 %sub = add i32 %n_patches_read_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="32">
<![CDATA[
.lr.ph:3 %empty = trunc i32 %sub

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph:4 %empty_104 = mul i15 %empty, i15 720

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32">
<![CDATA[
.lr.ph:5 %empty_105 = trunc i32 %sub

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.lr.ph:6 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_105, i7 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph:7 %empty_106 = trunc i32 %sub

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.lr.ph:8 %tmp_164_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %empty_106, i3 0

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph:9 %empty_107 = sub i12 %tmp_cast, i12 %tmp_164_cast

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph:4 %empty_104 = mul i15 %empty, i15 720

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph:4 %empty_104 = mul i15 %empty, i15 720

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:1 %zext_ln388 = zext i32 %index_read

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:2 %sext_ln388 = sext i32 %sub

]]></Node>
<StgValue><ssdm name="sext_ln388"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph:4 %empty_104 = mul i15 %empty, i15 720

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:10 %br_ln388 = br void

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i = phi i64 %indvars_iv_next47, void, i64 %zext_ln388, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="64">
<![CDATA[
:1 %trunc_ln398 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln398"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="60" op_0_bw="64">
<![CDATA[
:2 %trunc_ln398_1 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln398_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="59" op_0_bw="64">
<![CDATA[
:3 %trunc_ln388 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
:4 %p_shl3_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln398_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %icmp_ln388 = icmp_slt  i64 %i, i64 %sext_ln388

]]></Node>
<StgValue><ssdm name="icmp_ln388"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln388 = br i1 %icmp_ln388, void %memset.loop25.preheader, void %.split36

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln388"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:1 %indvars_iv_next47 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next47"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="64">
<![CDATA[
.split36:2 %trunc_ln398_2 = trunc i64 %indvars_iv_next47

]]></Node>
<StgValue><ssdm name="trunc_ln398_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="60" op_0_bw="64">
<![CDATA[
.split36:3 %trunc_ln398_3 = trunc i64 %indvars_iv_next47

]]></Node>
<StgValue><ssdm name="trunc_ln398_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
.split36:4 %p_shl4_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln398_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split36:5 %add_ln398 = add i62 %p_shl4_cast, i62 %trunc_ln398_2

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split36:6 %br_ln390 = br void

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
memset.loop25.preheader:0 %br_ln0 = br void %memset.loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten37 = phi i10 0, void %.split36, i10 %add_ln390_1, void %.split28

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void %.split36, i3 %select_ln390_1, void %.split28

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten13 = phi i8 0, void %.split36, i8 %select_ln392_2, void %.split28

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %b = phi i2 0, void %.split36, i2 %select_ln392_1, void %.split28

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i7 0, void %.split36, i7 %select_ln394_2, void %.split28

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %c = phi i5 0, void %.split36, i5 %select_ln394_1, void %.split28

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %d = phi i2 0, void %.split36, i2 %add_ln396, void %.split28

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln390_1 = add i10 %indvar_flatten37, i10 1

]]></Node>
<StgValue><ssdm name="add_ln390_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %icmp_ln390 = icmp_eq  i10 %indvar_flatten37, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln390 = br i1 %icmp_ln390, void %.split28, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split28:0 %add_ln390 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln390"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split28:3 %icmp_ln392 = icmp_eq  i8 %indvar_flatten13, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split28:4 %select_ln390 = select i1 %icmp_ln392, i2 0, i2 %b

]]></Node>
<StgValue><ssdm name="select_ln390"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split28:5 %select_ln390_1 = select i1 %icmp_ln392, i3 %add_ln390, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln390_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:17 %xor_ln390 = xor i1 %icmp_ln392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln390"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split28:18 %icmp_ln396 = icmp_eq  i2 %d, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln396"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:19 %and_ln390 = and i1 %icmp_ln396, i1 %xor_ln390

]]></Node>
<StgValue><ssdm name="and_ln390"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split28:20 %icmp_ln394 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:21 %and_ln390_1 = and i1 %icmp_ln394, i1 %xor_ln390

]]></Node>
<StgValue><ssdm name="and_ln390_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split28:22 %add_ln392 = add i2 %select_ln390, i2 1

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:24 %or_ln392 = or i1 %and_ln390_1, i1 %icmp_ln392

]]></Node>
<StgValue><ssdm name="or_ln392"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split28:25 %select_ln392 = select i1 %or_ln392, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln392"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split28:26 %select_ln392_1 = select i1 %and_ln390_1, i2 %add_ln392, i2 %select_ln390

]]></Node>
<StgValue><ssdm name="select_ln392_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:36 %xor_ln392 = xor i1 %icmp_ln394, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln392"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:37 %or_ln392_1 = or i1 %icmp_ln392, i1 %xor_ln392

]]></Node>
<StgValue><ssdm name="or_ln392_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:38 %and_ln392 = and i1 %and_ln390, i1 %or_ln392_1

]]></Node>
<StgValue><ssdm name="and_ln392"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split28:39 %add_ln394 = add i5 %select_ln392, i5 1

]]></Node>
<StgValue><ssdm name="add_ln394"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:41 %or_ln394 = or i1 %and_ln392, i1 %and_ln390_1

]]></Node>
<StgValue><ssdm name="or_ln394"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:42 %or_ln394_1 = or i1 %or_ln394, i1 %icmp_ln392

]]></Node>
<StgValue><ssdm name="or_ln394_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split28:43 %select_ln394 = select i1 %or_ln394_1, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln394"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split28:44 %select_ln394_1 = select i1 %and_ln392, i5 %add_ln394, i5 %select_ln392

]]></Node>
<StgValue><ssdm name="select_ln394_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split28:67 %add_ln396 = add i2 %select_ln394, i2 1

]]></Node>
<StgValue><ssdm name="add_ln396"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split28:68 %add_ln394_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln394_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split28:69 %select_ln394_2 = select i1 %or_ln392, i7 1, i7 %add_ln394_1

]]></Node>
<StgValue><ssdm name="select_ln394_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split28:70 %add_ln392_1 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln392_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split28:71 %select_ln392_2 = select i1 %icmp_ln392, i8 1, i8 %add_ln392_1

]]></Node>
<StgValue><ssdm name="select_ln392_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="62" op_0_bw="3">
<![CDATA[
.split28:6 %zext_ln398 = zext i3 %select_ln390_1

]]></Node>
<StgValue><ssdm name="zext_ln398"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split28:7 %add_ln398_1 = add i62 %add_ln398, i62 %zext_ln398

]]></Node>
<StgValue><ssdm name="add_ln398_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="56" op_0_bw="62">
<![CDATA[
.split28:8 %trunc_ln398_4 = trunc i62 %add_ln398_1

]]></Node>
<StgValue><ssdm name="trunc_ln398_4"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="58" op_0_bw="58" op_1_bw="56" op_2_bw="2">
<![CDATA[
.split28:9 %tmp_89 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln398_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="58" op_0_bw="62">
<![CDATA[
.split28:10 %trunc_ln398_5 = trunc i62 %add_ln398_1

]]></Node>
<StgValue><ssdm name="trunc_ln398_5"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split28:11 %add_ln398_2 = add i62 %p_shl3_cast, i62 %trunc_ln398

]]></Node>
<StgValue><ssdm name="add_ln398_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split28:12 %add_ln398_3 = add i62 %add_ln398_2, i62 %zext_ln398

]]></Node>
<StgValue><ssdm name="add_ln398_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="56" op_0_bw="62">
<![CDATA[
.split28:13 %trunc_ln398_6 = trunc i62 %add_ln398_3

]]></Node>
<StgValue><ssdm name="trunc_ln398_6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="58" op_0_bw="58" op_1_bw="56" op_2_bw="2">
<![CDATA[
.split28:14 %tmp_90 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln398_6, i2 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="58" op_0_bw="62">
<![CDATA[
.split28:15 %trunc_ln398_7 = trunc i62 %add_ln398_3

]]></Node>
<StgValue><ssdm name="trunc_ln398_7"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split28:27 %sub_ln398 = sub i58 %tmp_89, i58 %trunc_ln398_5

]]></Node>
<StgValue><ssdm name="sub_ln398"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="58" op_0_bw="2">
<![CDATA[
.split28:28 %zext_ln398_1 = zext i2 %select_ln392_1

]]></Node>
<StgValue><ssdm name="zext_ln398_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split28:29 %add_ln398_4 = add i58 %sub_ln398, i58 %zext_ln398_1

]]></Node>
<StgValue><ssdm name="add_ln398_4"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="58" op_2_bw="4">
<![CDATA[
.split28:30 %tmp_170_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln398_4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split28:31 %sub_ln398_1 = sub i58 %tmp_90, i58 %trunc_ln398_7

]]></Node>
<StgValue><ssdm name="sub_ln398_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="58" op_0_bw="2">
<![CDATA[
.split28:32 %zext_ln398_2 = zext i2 %select_ln392_1

]]></Node>
<StgValue><ssdm name="zext_ln398_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split28:33 %add_ln398_5 = add i58 %sub_ln398_1, i58 %zext_ln398_2

]]></Node>
<StgValue><ssdm name="add_ln398_5"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="62" op_1_bw="58" op_2_bw="4">
<![CDATA[
.split28:34 %tmp_172_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln398_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="62" op_0_bw="5">
<![CDATA[
.split28:45 %zext_ln398_3 = zext i5 %select_ln394_1

]]></Node>
<StgValue><ssdm name="zext_ln398_3"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split28:46 %add_ln398_6 = add i62 %tmp_170_cast, i62 %zext_ln398_3

]]></Node>
<StgValue><ssdm name="add_ln398_6"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="62">
<![CDATA[
.split28:47 %trunc_ln398_8 = trunc i62 %add_ln398_6

]]></Node>
<StgValue><ssdm name="trunc_ln398_8"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="62">
<![CDATA[
.split28:48 %trunc_ln398_9 = trunc i62 %add_ln398_6

]]></Node>
<StgValue><ssdm name="trunc_ln398_9"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
.split28:49 %p_shl6_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln398_9, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split28:50 %sub_ln398_2 = sub i15 %p_shl6_cast, i15 %trunc_ln398_8

]]></Node>
<StgValue><ssdm name="sub_ln398_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split28:51 %add_ln398_7 = add i62 %tmp_172_cast, i62 %zext_ln398_3

]]></Node>
<StgValue><ssdm name="add_ln398_7"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="62">
<![CDATA[
.split28:52 %trunc_ln398_10 = trunc i62 %add_ln398_7

]]></Node>
<StgValue><ssdm name="trunc_ln398_10"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="62">
<![CDATA[
.split28:53 %trunc_ln398_11 = trunc i62 %add_ln398_7

]]></Node>
<StgValue><ssdm name="trunc_ln398_11"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
.split28:54 %p_shl5_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln398_11, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split28:55 %sub_ln398_3 = sub i15 %p_shl5_cast, i15 %trunc_ln398_10

]]></Node>
<StgValue><ssdm name="sub_ln398_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="2">
<![CDATA[
.split28:57 %zext_ln398_4 = zext i2 %select_ln394

]]></Node>
<StgValue><ssdm name="zext_ln398_4"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split28:58 %add_ln398_8 = add i15 %sub_ln398_2, i15 %zext_ln398_4

]]></Node>
<StgValue><ssdm name="add_ln398_8"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="15">
<![CDATA[
.split28:59 %zext_ln398_5 = zext i15 %add_ln398_8

]]></Node>
<StgValue><ssdm name="zext_ln398_5"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:60 %patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln398_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split28:61 %add_ln398_9 = add i15 %sub_ln398_3, i15 %zext_ln398_4

]]></Node>
<StgValue><ssdm name="add_ln398_9"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="15">
<![CDATA[
.split28:65 %patches_superpoints_load = load i15 %patches_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split28:2 %empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split28:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:23 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_392_3_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split28:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:40 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_394_4_VITIS_LOOP_396_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split28:56 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="15">
<![CDATA[
.split28:62 %zext_ln398_6 = zext i15 %add_ln398_9

]]></Node>
<StgValue><ssdm name="zext_ln398_6"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:63 %patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln398_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:64 %specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln396"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="15">
<![CDATA[
.split28:65 %patches_superpoints_load = load i15 %patches_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
.split28:66 %store_ln398 = store i64 %patches_superpoints_load, i15 %patches_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.split28:72 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln404 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten59 = phi i7 %add_ln404_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_3 = phi i3 %select_ln404_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten45 = phi i6 %select_ln406_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_5 = phi i3 %select_ln406_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_5 = phi i3 %add_ln408, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln404_1 = add i7 %indvar_flatten59, i7 1

]]></Node>
<StgValue><ssdm name="add_ln404_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln404 = icmp_eq  i7 %indvar_flatten59, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln404"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln404 = br i1 %icmp_ln404, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln404 = add i3 %a_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln406 = icmp_eq  i6 %indvar_flatten45, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln406"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln404 = select i1 %icmp_ln406, i3 0, i3 %b_5

]]></Node>
<StgValue><ssdm name="select_ln404"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln404_1 = select i1 %icmp_ln406, i3 %add_ln404, i3 %a_3

]]></Node>
<StgValue><ssdm name="select_ln404_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="61" op_0_bw="62">
<![CDATA[
.preheader:6 %trunc_ln410 = trunc i62 %add_ln398

]]></Node>
<StgValue><ssdm name="trunc_ln410"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="61" op_0_bw="3">
<![CDATA[
.preheader:7 %zext_ln410 = zext i3 %select_ln404_1

]]></Node>
<StgValue><ssdm name="zext_ln410"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader:8 %add_ln410 = add i61 %trunc_ln410, i61 %zext_ln410

]]></Node>
<StgValue><ssdm name="add_ln410"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="63" op_0_bw="63" op_1_bw="61" op_2_bw="2">
<![CDATA[
.preheader:9 %tmp_176_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln410, i2 0

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="61" op_0_bw="61" op_1_bw="59" op_2_bw="2">
<![CDATA[
.preheader:10 %tmp_91 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i59.i2, i59 %trunc_ln388, i2 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="61" op_0_bw="64">
<![CDATA[
.preheader:11 %trunc_ln398_12 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln398_12"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader:12 %add_ln410_1 = add i61 %tmp_91, i61 %trunc_ln398_12

]]></Node>
<StgValue><ssdm name="add_ln410_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="61" op_0_bw="3">
<![CDATA[
.preheader:13 %zext_ln410_1 = zext i3 %select_ln404_1

]]></Node>
<StgValue><ssdm name="zext_ln410_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader:14 %add_ln410_6 = add i61 %add_ln410_1, i61 %zext_ln410_1

]]></Node>
<StgValue><ssdm name="add_ln410_6"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="63" op_1_bw="61" op_2_bw="2">
<![CDATA[
.preheader:15 %tmp_178_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln410_6, i2 0

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:17 %xor_ln404 = xor i1 %icmp_ln406, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln404"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:18 %icmp_ln408 = icmp_eq  i3 %c_5, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln408"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %and_ln404 = and i1 %icmp_ln408, i1 %xor_ln404

]]></Node>
<StgValue><ssdm name="and_ln404"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:20 %add_ln406 = add i3 %select_ln404, i3 1

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %or_ln406 = or i1 %and_ln404, i1 %icmp_ln406

]]></Node>
<StgValue><ssdm name="or_ln406"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:23 %select_ln406 = select i1 %or_ln406, i3 0, i3 %c_5

]]></Node>
<StgValue><ssdm name="select_ln406"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:24 %select_ln406_1 = select i1 %and_ln404, i3 %add_ln406, i3 %select_ln404

]]></Node>
<StgValue><ssdm name="select_ln406_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="63" op_0_bw="3">
<![CDATA[
.preheader:25 %zext_ln410_2 = zext i3 %select_ln406_1

]]></Node>
<StgValue><ssdm name="zext_ln410_2"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:26 %add_ln410_2 = add i63 %tmp_176_cast, i63 %zext_ln410_2

]]></Node>
<StgValue><ssdm name="add_ln410_2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="63">
<![CDATA[
.preheader:27 %trunc_ln410_1 = trunc i63 %add_ln410_2

]]></Node>
<StgValue><ssdm name="trunc_ln410_1"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader:28 %p_shl11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln410_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="63">
<![CDATA[
.preheader:29 %trunc_ln410_2 = trunc i63 %add_ln410_2

]]></Node>
<StgValue><ssdm name="trunc_ln410_2"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader:30 %p_shl12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln410_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:31 %sub_ln410 = sub i12 %p_shl11_cast, i12 %p_shl12_cast

]]></Node>
<StgValue><ssdm name="sub_ln410"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:32 %add_ln410_3 = add i63 %tmp_178_cast, i63 %zext_ln410_2

]]></Node>
<StgValue><ssdm name="add_ln410_3"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="63">
<![CDATA[
.preheader:33 %trunc_ln410_3 = trunc i63 %add_ln410_3

]]></Node>
<StgValue><ssdm name="trunc_ln410_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader:34 %p_shl9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln410_3, i3 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="63">
<![CDATA[
.preheader:35 %trunc_ln410_4 = trunc i63 %add_ln410_3

]]></Node>
<StgValue><ssdm name="trunc_ln410_4"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader:36 %p_shl10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln410_4, i1 0

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:37 %sub_ln410_1 = sub i12 %p_shl9_cast, i12 %p_shl10_cast

]]></Node>
<StgValue><ssdm name="sub_ln410_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="3">
<![CDATA[
.preheader:39 %zext_ln410_3 = zext i3 %select_ln406

]]></Node>
<StgValue><ssdm name="zext_ln410_3"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:40 %add_ln410_4 = add i12 %sub_ln410, i12 %zext_ln410_3

]]></Node>
<StgValue><ssdm name="add_ln410_4"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
.preheader:41 %zext_ln410_4 = zext i12 %add_ln410_4

]]></Node>
<StgValue><ssdm name="zext_ln410_4"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %patches_parameters_addr_24 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln410_4

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_24"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:43 %add_ln410_5 = add i12 %sub_ln410_1, i12 %zext_ln410_3

]]></Node>
<StgValue><ssdm name="add_ln410_5"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
.preheader:47 %patches_parameters_load = load i12 %patches_parameters_addr_24

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:49 %add_ln408 = add i3 %select_ln406, i3 1

]]></Node>
<StgValue><ssdm name="add_ln408"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:50 %add_ln406_1 = add i6 %indvar_flatten45, i6 1

]]></Node>
<StgValue><ssdm name="add_ln406_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:51 %select_ln406_2 = select i1 %icmp_ln406, i6 1, i6 %add_ln406_1

]]></Node>
<StgValue><ssdm name="select_ln406_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_406_7_VITIS_LOOP_408_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:38 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
.preheader:44 %zext_ln410_5 = zext i12 %add_ln410_5

]]></Node>
<StgValue><ssdm name="zext_ln410_5"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %patches_parameters_addr_25 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln410_5

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_25"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:46 %specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln408"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
.preheader:47 %patches_parameters_load = load i12 %patches_parameters_addr_24

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.preheader:48 %store_ln410 = store i64 %patches_parameters_load, i12 %patches_parameters_addr_25

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
.preheader:52 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
memset.loop25:0 %empty_110 = phi i10 %empty_111, void %memset.loop25.split, i10 0, void %memset.loop25.preheader

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop25:1 %empty_111 = add i10 %empty_110, i10 1

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop25:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop25:3 %exitcond2622 = icmp_eq  i10 %empty_110, i10 720

]]></Node>
<StgValue><ssdm name="exitcond2622"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop25:4 %empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop25:5 %br_ln0 = br i1 %exitcond2622, void %memset.loop25.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="10">
<![CDATA[
memset.loop25.split:0 %p_cast71 = zext i10 %empty_110

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop25.split:1 %empty_113 = add i15 %empty_104, i15 %p_cast71

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="15">
<![CDATA[
memset.loop25.split:2 %p_cast = zext i15 %empty_113

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25.split:3 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
memset.loop25.split:4 %store_ln379 = store i64 0, i15 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
memset.loop25.split:5 %br_ln0 = br void %memset.loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_114 = phi i7 %empty_115, void %memset.loop.split, i7 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:1 %empty_115 = add i7 %empty_114, i7 1

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:3 %exitcond21 = icmp_eq  i7 %empty_114, i7 120

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond21, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="7">
<![CDATA[
memset.loop.split:0 %p_cast72 = zext i7 %empty_114

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop.split:1 %empty_117 = add i12 %empty_107, i12 %p_cast72

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
memset.loop.split:2 %p_cast78 = zext i12 %empty_117

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:3 %patches_parameters_addr = getelementptr i64 %patches_parameters, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
memset.loop.split:4 %store_ln379 = store i64 0, i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:5 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:0 %write_ln427 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln427"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
split:1 %br_ln428 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln428 = ret

]]></Node>
<StgValue><ssdm name="ret_ln428"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
