#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jul 22 12:11:34 2023
# Process ID: 10916
# Current directory: C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13180 C:\Users\rudra\Downloads\Traffic-Light-Controller-using-Verilog-master\pwm\pwm.xpr
# Log file: C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/vivado.log
# Journal file: C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 864.637 ; gain = 114.594
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_generator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pwm_generator_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 13fe62a69fef4c10b20850e8d194046f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pwm_generator_tb_behav xil_defaultlib.pwm_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_generator_tb_behav -key {Behavioral:sim_1:Functional:pwm_generator_tb} -tclbatch {pwm_generator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pwm_generator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_generator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 903.246 ; gain = 10.719
run all
$finish called at time : 7400 ns : File "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/pwm/pwm.srcs/sim_1/new/pwm_generator_tb.v" Line 140
