FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
==================
Driver i2c-mlxcpld
==================

Author: Michael Shych <michaelsh@mellanox.com>

This is the Mellanox I2C controller logic, implemented in Lattice CPLD
device.

Device supports:
 - Master mode.
 - One physical bus.
 - Polling mode.

This controller is equipped within the next Mellanox systems:
"msx6710", "msx6720", "msb7700", "msn2700", "msx1410", "msn2410", "msb7800",
"msn2740", "msn2100".

The next transaction types are supported:
 - Receive Byte/Block.
 - Send Byte/Block.
 - Read Byte/Block.
 - Write Byte/Block.
/* bench 850.0.0 92dabbc00e0f */
/* bench 850.0.1 d9677ca9525e */
/* bench 850.0.2 ee95d60b5de9 */
/* bench 850.0.3 576bdb766412 */
/* bench 850.0.4 d7f842dec93c */
/* bench 850.0.5 155f8f6262b2 */
/* bench 850.0.6 0585be031008 */
/* bench 850.0.7 735c307109ed */
/* bench 850.0.8 dedc90361227 */
/* bench 14184.1.0 e9017218bc76 */
/* bench 14184.1.1 34dc1a075eed */
/* bench 14184.1.2 9fa714d6276c */
/* bench 14184.1.3 6e9098e58b56 */
/* bench 14184.1.4 930660c7a007 */
/* bench 14184.1.5 fbd21ddefdb4 */
/* bench 14184.1.6 ccb1f8b03865 */
/* bench 14184.1.7 94444d0a500d */
/* bench 14184.1.8 3b3b373fe055 */
/* bench 14184.1.9 c38966f81d06 */
/* bench 14184.1.10 a82a63668bcb */
/* bench 850.0.9 4f8efe9d1bdd */
/* bench 850.0.10 84dbd188346a */
Registers:

=============== === =======================================================================
CPBLTY		0x0 - capability reg.
			Bits [6:5] - transaction length. b01 - 72B is supported,
			36B in other case.
			Bit 7 - SMBus block read support.
CTRL		0x1 - control reg.
			Resets all the registers.
HALF_CYC	0x4 - cycle reg.
			Configure the width of I2C SCL half clock cycle (in 4 LPC_CLK
			units).
I2C_HOLD	0x5 - hold reg.
			OE (output enable) is delayed by value set to this register
			(in LPC_CLK units)
CMD			0x6 - command reg.
			Bit 0, 0 = write, 1 = read.
/* bench 1574.0.0 55c7ba14a0be */
/* bench 1574.0.1 72d20abbfd05 */
/* bench 1574.0.2 22380959c714 */
/* bench 1574.0.3 35b41b3f4aad */
/* bench 1574.0.4 8880ec8c871d */
			It should be written last as it triggers an I2C transaction.
NUM_DATA	0x7 - data size reg.
			Number of data bytes to write in read transaction
NUM_ADDR	0x8 - address reg.
			Number of address bytes to write in read transaction.
STATUS		0x9 - status reg.
			Bit 0 - transaction is completed.
			Bit 4 - ACK/NACK.
DATAx		0xa - 0x54  - 68 bytes data buffer regs.
			For write transaction address is specified in four first bytes
			(DATA1 - DATA4), data starting from DATA4.
			For read transactions address is sent in a separate transaction and
			specified in the four first bytes (DATA0 - DATA3). Data is read
			starting from DATA0.
=============== === =======================================================================
