// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="axi_broadcast_axi_broadcast,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=2.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=27,HLS_SYN_LUT=48,HLS_VERSION=2020_2}" *)

module axi_broadcast (
        ap_clk,
        ap_rst_n,
        in_V_TDATA,
        in_V_TVALID,
        in_V_TREADY,
        out1_V_TDATA,
        out1_V_TVALID,
        out1_V_TREADY,
        out2_V_TDATA,
        out2_V_TVALID,
        out2_V_TREADY,
        out3_V_TDATA,
        out3_V_TVALID,
        out3_V_TREADY,
        out4_V_TDATA,
        out4_V_TVALID,
        out4_V_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [23:0] in_V_TDATA;
input   in_V_TVALID;
output   in_V_TREADY;
output  [23:0] out1_V_TDATA;
output   out1_V_TVALID;
input   out1_V_TREADY;
output  [23:0] out2_V_TDATA;
output   out2_V_TVALID;
input   out2_V_TREADY;
output  [23:0] out3_V_TDATA;
output   out3_V_TVALID;
input   out3_V_TREADY;
output  [23:0] out4_V_TDATA;
output   out4_V_TVALID;
input   out4_V_TREADY;

 reg    ap_rst_n_inv;
reg   [23:0] currentPSN_V;
reg    out1_V_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
reg    out2_V_TDATA_blk_n;
reg    out3_V_TDATA_blk_n;
reg    out4_V_TDATA_blk_n;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
wire    regslice_both_out1_V_U_apdone_blk;
wire    regslice_both_out2_V_U_apdone_blk;
wire    regslice_both_out3_V_U_apdone_blk;
wire    regslice_both_out4_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] p_vld_fu_78_p1;
wire   [0:0] in_V_read_nbread_fu_44_p2_0;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_in_V_U_apdone_blk;
wire   [23:0] in_V_TDATA_int_regslice;
wire    in_V_TVALID_int_regslice;
reg    in_V_TREADY_int_regslice;
wire    regslice_both_in_V_U_ack_in;
reg    out1_V_TVALID_int_regslice;
wire    out1_V_TREADY_int_regslice;
wire    regslice_both_out1_V_U_vld_out;
reg    out2_V_TVALID_int_regslice;
wire    out2_V_TREADY_int_regslice;
wire    regslice_both_out2_V_U_vld_out;
reg    out3_V_TVALID_int_regslice;
wire    out3_V_TREADY_int_regslice;
wire    regslice_both_out3_V_U_vld_out;
reg    out4_V_TVALID_int_regslice;
wire    out4_V_TREADY_int_regslice;
wire    regslice_both_out4_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 currentPSN_V = 24'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

axi_broadcast_regslice_both #(
    .DataWidth( 24 ))
regslice_both_in_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_V_TDATA),
    .vld_in(in_V_TVALID),
    .ack_in(regslice_both_in_V_U_ack_in),
    .data_out(in_V_TDATA_int_regslice),
    .vld_out(in_V_TVALID_int_regslice),
    .ack_out(in_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_U_apdone_blk)
);

axi_broadcast_regslice_both #(
    .DataWidth( 24 ))
regslice_both_out1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(currentPSN_V),
    .vld_in(out1_V_TVALID_int_regslice),
    .ack_in(out1_V_TREADY_int_regslice),
    .data_out(out1_V_TDATA),
    .vld_out(regslice_both_out1_V_U_vld_out),
    .ack_out(out1_V_TREADY),
    .apdone_blk(regslice_both_out1_V_U_apdone_blk)
);

axi_broadcast_regslice_both #(
    .DataWidth( 24 ))
regslice_both_out2_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(currentPSN_V),
    .vld_in(out2_V_TVALID_int_regslice),
    .ack_in(out2_V_TREADY_int_regslice),
    .data_out(out2_V_TDATA),
    .vld_out(regslice_both_out2_V_U_vld_out),
    .ack_out(out2_V_TREADY),
    .apdone_blk(regslice_both_out2_V_U_apdone_blk)
);

axi_broadcast_regslice_both #(
    .DataWidth( 24 ))
regslice_both_out3_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(currentPSN_V),
    .vld_in(out3_V_TVALID_int_regslice),
    .ack_in(out3_V_TREADY_int_regslice),
    .data_out(out3_V_TDATA),
    .vld_out(regslice_both_out3_V_U_vld_out),
    .ack_out(out3_V_TREADY),
    .apdone_blk(regslice_both_out3_V_U_apdone_blk)
);

axi_broadcast_regslice_both #(
    .DataWidth( 24 ))
regslice_both_out4_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(currentPSN_V),
    .vld_in(out4_V_TVALID_int_regslice),
    .ack_in(out4_V_TREADY_int_regslice),
    .data_out(out4_V_TDATA),
    .vld_out(regslice_both_out4_V_U_vld_out),
    .ack_out(out4_V_TREADY),
    .apdone_blk(regslice_both_out4_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        currentPSN_V <= 24'd0;
    end else begin
        if (((p_vld_fu_78_p1 == 1'd1) & (1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            currentPSN_V <= in_V_TDATA_int_regslice;
        end
    end
end

always @ (*) begin
    if (((1'b1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (in_V_TVALID_int_regslice == 1'b1))) begin
        in_V_TREADY_int_regslice = 1'b1;
    end else begin
        in_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out1_V_TDATA_blk_n = out1_V_TREADY_int_regslice;
    end else begin
        out1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out1_V_TVALID_int_regslice = 1'b1;
    end else begin
        out1_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out2_V_TDATA_blk_n = out2_V_TREADY_int_regslice;
    end else begin
        out2_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out2_V_TVALID_int_regslice = 1'b1;
    end else begin
        out2_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out3_V_TDATA_blk_n = out3_V_TREADY_int_regslice;
    end else begin
        out3_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out3_V_TVALID_int_regslice = 1'b1;
    end else begin
        out3_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out4_V_TDATA_blk_n = out4_V_TREADY_int_regslice;
    end else begin
        out4_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out4_V_TVALID_int_regslice = 1'b1;
    end else begin
        out4_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_out4_V_U_apdone_blk == 1'b1) | (regslice_both_out3_V_U_apdone_blk == 1'b1) | (regslice_both_out2_V_U_apdone_blk == 1'b1) | (regslice_both_out1_V_U_apdone_blk == 1'b1) | (out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_out4_V_U_apdone_blk == 1'b1) | (regslice_both_out3_V_U_apdone_blk == 1'b1) | (regslice_both_out2_V_U_apdone_blk == 1'b1) | (regslice_both_out1_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | (out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_out4_V_U_apdone_blk == 1'b1) | (regslice_both_out3_V_U_apdone_blk == 1'b1) | (regslice_both_out2_V_U_apdone_blk == 1'b1) | (regslice_both_out1_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | (out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_out4_V_U_apdone_blk == 1'b1) | (regslice_both_out3_V_U_apdone_blk == 1'b1) | (regslice_both_out2_V_U_apdone_blk == 1'b1) | (regslice_both_out1_V_U_apdone_blk == 1'b1) | (out4_V_TREADY_int_regslice == 1'b0) | (out3_V_TREADY_int_regslice == 1'b0) | (out2_V_TREADY_int_regslice == 1'b0) | (out1_V_TREADY_int_regslice == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign in_V_TREADY = regslice_both_in_V_U_ack_in;

assign in_V_read_nbread_fu_44_p2_0 = in_V_TVALID_int_regslice;

assign out1_V_TVALID = regslice_both_out1_V_U_vld_out;

assign out2_V_TVALID = regslice_both_out2_V_U_vld_out;

assign out3_V_TVALID = regslice_both_out3_V_U_vld_out;

assign out4_V_TVALID = regslice_both_out4_V_U_vld_out;

assign p_vld_fu_78_p1 = in_V_read_nbread_fu_44_p2_0;

endmodule //axi_broadcast
