19:11:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
19:11:33 INFO  : Registering command handlers for Vitis TCF services
19:11:33 INFO  : Platform repository initialization has completed.
19:11:43 INFO  : XSCT server has started successfully.
19:11:50 INFO  : plnx-install-location is set to ''
19:11:50 INFO  : Successfully done setting XSCT server connection channel  
19:11:50 INFO  : Successfully done query RDI_DATADIR 
19:11:50 INFO  : Successfully done setting workspace for the tool. 
19:13:07 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
19:13:07 INFO  : Result from executing command 'getPlatforms': 
19:13:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:13:07 INFO  : Platform 'Pmod_TC1_wrapper' is added to custom repositories.
19:13:20 INFO  : Platform 'Pmod_TC1_wrapper' is added to custom repositories.
19:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:14:37 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:14:43 INFO  : 'jtag frequency' command is executed.
19:14:43 INFO  : Context for 'APU' is selected.
19:14:43 INFO  : System reset is completed.
19:14:46 INFO  : 'after 3000' command is executed.
19:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:14:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
19:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
19:14:49 INFO  : 'ps7_init' command is executed.
19:14:49 INFO  : 'ps7_post_config' command is executed.
19:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:14:50 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
19:15:06 INFO  : Disconnected from the channel tcfchan#1.
19:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:15:33 INFO  : 'jtag frequency' command is executed.
19:15:33 INFO  : Context for 'APU' is selected.
19:15:33 INFO  : System reset is completed.
19:15:36 INFO  : 'after 3000' command is executed.
19:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:15:38 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:15:38 INFO  : Context for 'APU' is selected.
19:15:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
19:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:38 INFO  : Context for 'APU' is selected.
19:15:38 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
19:15:39 INFO  : 'ps7_init' command is executed.
19:15:39 INFO  : 'ps7_post_config' command is executed.
19:15:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:15:39 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
19:16:12 INFO  : Disconnected from the channel tcfchan#2.
19:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:16:13 INFO  : 'jtag frequency' command is executed.
19:16:15 INFO  : Context for 'APU' is selected.
19:16:15 INFO  : System reset is completed.
19:16:18 INFO  : 'after 3000' command is executed.
19:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:16:21 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:16:21 INFO  : Context for 'APU' is selected.
19:16:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
19:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:21 INFO  : Context for 'APU' is selected.
19:16:21 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
19:16:22 INFO  : 'ps7_init' command is executed.
19:16:22 INFO  : 'ps7_post_config' command is executed.
19:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:16:22 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
19:17:23 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
19:17:23 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
19:17:23 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
19:17:44 INFO  : Disconnected from the channel tcfchan#3.
19:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:17:46 INFO  : 'jtag frequency' command is executed.
19:17:48 INFO  : Context for 'APU' is selected.
19:17:48 INFO  : System reset is completed.
19:17:51 INFO  : 'after 3000' command is executed.
19:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:17:53 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:17:53 INFO  : Context for 'APU' is selected.
19:17:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
19:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:53 INFO  : Context for 'APU' is selected.
19:17:53 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
19:17:54 INFO  : 'ps7_init' command is executed.
19:17:54 INFO  : 'ps7_post_config' command is executed.
19:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:54 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:54 INFO  : 'con' command is executed.
19:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:54 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
19:18:06 INFO  : Disconnected from the channel tcfchan#6.
19:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:18:07 INFO  : 'jtag frequency' command is executed.
19:18:08 INFO  : Context for 'APU' is selected.
19:18:08 INFO  : System reset is completed.
19:18:11 INFO  : 'after 3000' command is executed.
19:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:18:13 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:18:13 INFO  : Context for 'APU' is selected.
19:18:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
19:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:13 INFO  : Context for 'APU' is selected.
19:18:13 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
19:18:13 INFO  : 'ps7_init' command is executed.
19:18:13 INFO  : 'ps7_post_config' command is executed.
19:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:14 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:14 INFO  : 'con' command is executed.
19:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:14 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
19:27:15 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
19:29:04 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
19:30:01 INFO  : Disconnected from the channel tcfchan#7.
19:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:30:02 INFO  : 'jtag frequency' command is executed.
19:30:02 INFO  : Context for 'APU' is selected.
19:30:02 INFO  : System reset is completed.
19:30:05 INFO  : 'after 3000' command is executed.
19:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:30:08 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
19:30:08 INFO  : Context for 'APU' is selected.
19:30:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
19:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:08 INFO  : Context for 'APU' is selected.
19:30:08 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
19:30:08 INFO  : 'ps7_init' command is executed.
19:30:08 INFO  : 'ps7_post_config' command is executed.
19:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:08 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:09 INFO  : 'con' command is executed.
19:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:09 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
19:30:51 INFO  : Disconnected from the channel tcfchan#9.
16:22:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
16:22:33 INFO  : Registering command handlers for Vitis TCF services
16:22:33 INFO  : Platform repository initialization has completed.
16:22:37 INFO  : XSCT server has started successfully.
16:22:37 INFO  : plnx-install-location is set to ''
16:22:37 INFO  : Successfully done setting XSCT server connection channel  
16:22:44 INFO  : Successfully done setting workspace for the tool. 
16:22:44 INFO  : Successfully done query RDI_DATADIR 
11:40:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
11:40:35 INFO  : XSCT server has started successfully.
11:40:35 INFO  : Successfully done setting XSCT server connection channel  
11:40:35 INFO  : plnx-install-location is set to ''
11:40:35 INFO  : Successfully done setting workspace for the tool. 
11:40:55 INFO  : Registering command handlers for Vitis TCF services
11:40:55 INFO  : Platform repository initialization has completed.
11:41:00 INFO  : Successfully done query RDI_DATADIR 
11:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:41:57 INFO  : 'jtag frequency' command is executed.
11:41:57 INFO  : Context for 'APU' is selected.
11:41:57 INFO  : System reset is completed.
11:42:00 INFO  : 'after 3000' command is executed.
11:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:42:03 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
11:42:03 INFO  : Context for 'APU' is selected.
11:42:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
11:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:03 INFO  : Context for 'APU' is selected.
11:42:03 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
11:42:04 INFO  : 'ps7_init' command is executed.
11:42:04 INFO  : 'ps7_post_config' command is executed.
11:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:04 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:05 INFO  : 'con' command is executed.
11:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:05 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
11:46:05 INFO  : Disconnected from the channel tcfchan#1.
11:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:46:06 INFO  : 'jtag frequency' command is executed.
11:46:08 INFO  : Context for 'APU' is selected.
11:46:08 INFO  : System reset is completed.
11:46:11 INFO  : 'after 3000' command is executed.
11:46:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:46:14 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
11:46:14 INFO  : Context for 'APU' is selected.
11:46:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
11:46:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:17 INFO  : Context for 'APU' is selected.
11:46:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
11:46:17 INFO  : 'ps7_init' command is executed.
11:46:18 INFO  : 'ps7_post_config' command is executed.
11:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:18 INFO  : 'con' command is executed.
11:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
11:47:27 INFO  : Disconnected from the channel tcfchan#2.
11:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:47:28 INFO  : 'jtag frequency' command is executed.
11:47:28 INFO  : Context for 'APU' is selected.
11:47:28 INFO  : System reset is completed.
11:47:31 INFO  : 'after 3000' command is executed.
11:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:47:34 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
11:47:34 INFO  : Context for 'APU' is selected.
11:47:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
11:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:37 INFO  : Context for 'APU' is selected.
11:47:37 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
11:47:38 INFO  : 'ps7_init' command is executed.
11:47:38 INFO  : 'ps7_post_config' command is executed.
11:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:38 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:39 INFO  : 'con' command is executed.
11:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:39 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
11:52:00 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
11:52:00 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
11:52:00 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
11:52:20 INFO  : Disconnected from the channel tcfchan#3.
11:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:52:21 INFO  : 'jtag frequency' command is executed.
11:52:23 INFO  : Context for 'APU' is selected.
11:52:23 INFO  : System reset is completed.
11:52:26 INFO  : 'after 3000' command is executed.
11:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:52:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
11:52:29 INFO  : Context for 'APU' is selected.
11:52:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
11:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:32 INFO  : Context for 'APU' is selected.
11:52:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
11:52:33 INFO  : 'ps7_init' command is executed.
11:52:33 INFO  : 'ps7_post_config' command is executed.
11:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:33 INFO  : 'con' command is executed.
11:52:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:33 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
13:15:28 INFO  : Hardware specification for platform project 'Pmod_TC1_wrapper' is updated.
13:15:38 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
13:15:38 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
13:15:39 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
13:15:44 INFO  : The hardware specification used by project 'Pmod_TC1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:15:44 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream\Pmod_TC1_EX1_wrapper.bit' stored in project is removed.
13:15:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream' in project 'Pmod_TC1'.
13:15:44 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:15:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit' in project 'Pmod_TC1'.
13:16:13 INFO  : Disconnected from the channel tcfchan#6.
13:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:16:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:16:29 INFO  : 'jtag frequency' command is executed.
13:16:29 INFO  : Context for 'APU' is selected.
13:16:29 INFO  : System reset is completed.
13:16:32 INFO  : 'after 3000' command is executed.
13:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:16:32 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit": no such file or directory
13:16:32 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit": no such file or directory
13:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:16:32 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit": no such file or directory
13:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:17:17 INFO  : 'jtag frequency' command is executed.
13:17:17 INFO  : Context for 'APU' is selected.
13:17:17 INFO  : System reset is completed.
13:17:20 INFO  : 'after 3000' command is executed.
13:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:17:20 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit": no such file or directory
13:17:20 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit": no such file or directory
13:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:17:20 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit": no such file or directory
13:18:32 INFO  : Hardware specification for platform project 'Pmod_TC1_wrapper' is updated.
13:18:43 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
13:18:43 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
13:18:44 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
13:18:48 INFO  : The hardware specification used by project 'Pmod_TC1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:18:48 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream\Pmod_TC1_wrapper.bit' stored in project is removed.
13:18:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream' in project 'Pmod_TC1'.
13:18:48 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:18:59 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit' in project 'Pmod_TC1'.
13:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:19:13 INFO  : 'jtag frequency' command is executed.
13:19:13 INFO  : Context for 'APU' is selected.
13:19:13 INFO  : System reset is completed.
13:19:16 INFO  : 'after 3000' command is executed.
13:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:19:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit"
13:19:19 INFO  : Context for 'APU' is selected.
13:19:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa'.
13:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:19 INFO  : Context for 'APU' is selected.
13:19:19 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
13:19:20 INFO  : 'ps7_init' command is executed.
13:19:20 INFO  : 'ps7_post_config' command is executed.
13:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:20 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_EX1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_EX1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:20 INFO  : 'con' command is executed.
13:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
13:21:41 INFO  : Result from executing command 'getProjects': Pmod_TC1_example_wrapper_;Pmod_TC1_wrapper
13:21:41 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
13:21:42 INFO  : Platform 'Pmod_TC1_example_wrapper_' is added to custom repositories.
13:22:01 INFO  : Platform 'Pmod_TC1_example_wrapper_' is added to custom repositories.
13:22:13 INFO  : Disconnected from the channel tcfchan#9.
13:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:22:19 INFO  : 'jtag frequency' command is executed.
13:22:19 INFO  : Context for 'APU' is selected.
13:22:19 INFO  : System reset is completed.
13:22:22 INFO  : 'after 3000' command is executed.
13:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:22:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit"
13:22:24 INFO  : Context for 'APU' is selected.
13:22:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa'.
13:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:25 INFO  : Context for 'APU' is selected.
13:22:25 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl' is done.
13:22:25 INFO  : 'ps7_init' command is executed.
13:22:25 INFO  : 'ps7_post_config' command is executed.
13:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:22:26 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_example_system\_ide\scripts\debugger_pmod_tc1_example-default.tcl'
13:22:39 INFO  : Disconnected from the channel tcfchan#12.
13:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:22:40 INFO  : 'jtag frequency' command is executed.
13:22:40 INFO  : Context for 'APU' is selected.
13:22:40 INFO  : System reset is completed.
13:22:43 INFO  : 'after 3000' command is executed.
13:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:22:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit"
13:22:46 INFO  : Context for 'APU' is selected.
13:22:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa'.
13:22:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:46 INFO  : Context for 'APU' is selected.
13:22:46 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl' is done.
13:22:47 INFO  : 'ps7_init' command is executed.
13:22:47 INFO  : 'ps7_post_config' command is executed.
13:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:22:47 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_example_system\_ide\scripts\debugger_pmod_tc1_example-default.tcl'
13:23:41 INFO  : Result from executing command 'getProjects': Pmod_TC1_example_wrapper_;Pmod_TC1_wrapper
13:23:41 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_example_wrapper_|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/Pmod_TC1_example_wrapper_.xpfm;Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
13:23:42 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1_example'...
13:24:01 INFO  : Disconnected from the channel tcfchan#13.
13:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:24:03 INFO  : 'jtag frequency' command is executed.
13:24:03 INFO  : Context for 'APU' is selected.
13:24:03 INFO  : System reset is completed.
13:24:06 INFO  : 'after 3000' command is executed.
13:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:24:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit"
13:24:09 INFO  : Context for 'APU' is selected.
13:24:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa'.
13:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:09 INFO  : Context for 'APU' is selected.
13:24:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl' is done.
13:24:10 INFO  : 'ps7_init' command is executed.
13:24:10 INFO  : 'ps7_post_config' command is executed.
13:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:10 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/Debug/Pmod_TC1_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/Debug/Pmod_TC1_example.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:10 INFO  : 'con' command is executed.
13:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_example_system\_ide\scripts\debugger_pmod_tc1_example-default.tcl'
13:24:46 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1_example'...
13:25:09 INFO  : Disconnected from the channel tcfchan#16.
13:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:25:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:25:29 INFO  : 'jtag frequency' command is executed.
13:25:29 INFO  : Context for 'APU' is selected.
13:25:30 INFO  : System reset is completed.
13:25:33 INFO  : 'after 3000' command is executed.
13:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:25:35 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit"
13:25:35 INFO  : Context for 'APU' is selected.
13:25:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa'.
13:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:35 INFO  : Context for 'APU' is selected.
13:25:35 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl' is done.
13:25:36 INFO  : 'ps7_init' command is executed.
13:25:36 INFO  : 'ps7_post_config' command is executed.
13:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:36 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/Debug/Pmod_TC1_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example/Debug/Pmod_TC1_example.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:36 INFO  : 'con' command is executed.
13:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:36 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_example_system\_ide\scripts\debugger_pmod_tc1_example-default.tcl'
14:04:16 INFO  : Result from executing command 'getProjects': Pmod_TC1_example_wrapper_;Pmod_TC1_wrapper
14:04:16 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_example_wrapper_|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/Pmod_TC1_example_wrapper_.xpfm
14:04:16 INFO  : Platform 'Pmod_TC1_wrapper' is added to custom repositories.
14:04:34 INFO  : Platform 'Pmod_TC1_wrapper' is added to custom repositories.
14:05:56 INFO  : Result from executing command 'getProjects': Pmod_TC1_example_wrapper_;Pmod_TC1_wrapper
14:05:56 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_example_wrapper_|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_example_wrapper_/export/Pmod_TC1_example_wrapper_/Pmod_TC1_example_wrapper_.xpfm;Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
14:05:56 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
14:06:59 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
14:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:07:18 INFO  : 'jtag frequency' command is executed.
14:07:18 INFO  : Context for 'APU' is selected.
14:07:18 INFO  : System reset is completed.
14:07:21 INFO  : 'after 3000' command is executed.
14:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:07:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
14:07:24 INFO  : Context for 'APU' is selected.
14:07:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
14:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:24 INFO  : Context for 'APU' is selected.
14:07:24 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
14:07:26 INFO  : 'ps7_init' command is executed.
14:07:26 INFO  : 'ps7_post_config' command is executed.
14:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:27 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:27 INFO  : 'con' command is executed.
14:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:27 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
14:39:39 INFO  : Hardware specification for platform project 'Pmod_TC1_wrapper' is updated.
14:39:49 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
14:39:49 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
14:39:49 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
14:39:55 INFO  : The hardware specification used by project 'Pmod_TC1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:39:55 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream\Pmod_TC1_wrapper.bit' stored in project is removed.
14:39:55 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream' in project 'Pmod_TC1'.
14:39:55 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:40:08 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit' in project 'Pmod_TC1'.
14:40:33 INFO  : Disconnected from the channel tcfchan#18.
14:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:40:34 INFO  : 'jtag frequency' command is executed.
14:40:34 INFO  : Context for 'APU' is selected.
14:40:34 INFO  : System reset is completed.
14:40:37 INFO  : 'after 3000' command is executed.
14:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:40:40 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
14:40:40 INFO  : Context for 'APU' is selected.
14:40:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
14:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:40 INFO  : Context for 'APU' is selected.
14:40:40 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
14:40:41 INFO  : 'ps7_init' command is executed.
14:40:41 INFO  : 'ps7_post_config' command is executed.
14:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:42 INFO  : 'con' command is executed.
14:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:42 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
14:41:23 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
14:41:42 INFO  : Disconnected from the channel tcfchan#24.
14:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:41:43 INFO  : 'jtag frequency' command is executed.
14:41:43 INFO  : Context for 'APU' is selected.
14:41:43 INFO  : System reset is completed.
14:41:46 INFO  : 'after 3000' command is executed.
14:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:41:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
14:41:49 INFO  : Context for 'APU' is selected.
14:41:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
14:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:49 INFO  : Context for 'APU' is selected.
14:41:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
14:41:50 INFO  : 'ps7_init' command is executed.
14:41:50 INFO  : 'ps7_post_config' command is executed.
14:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:51 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:51 INFO  : 'con' command is executed.
14:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:51 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
14:42:20 INFO  : Result from executing command 'removePlatformRepo': 
15:06:27 INFO  : Hardware specification for platform project 'Pmod_TC1_wrapper' is updated.
15:07:29 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
15:07:29 INFO  : Result from executing command 'getPlatforms': 
15:07:30 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
15:07:38 INFO  : The hardware specification used by project 'Pmod_TC1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:07:38 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream\Pmod_TC1_wrapper.bit' stored in project is removed.
15:07:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\bitstream' in project 'Pmod_TC1'.
15:07:38 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:07:50 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1\_ide\psinit' in project 'Pmod_TC1'.
15:08:10 INFO  : Disconnected from the channel tcfchan#26.
15:08:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:08:11 INFO  : 'jtag frequency' command is executed.
15:08:11 INFO  : Context for 'APU' is selected.
15:08:12 INFO  : System reset is completed.
15:08:15 INFO  : 'after 3000' command is executed.
15:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:08:17 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
15:08:17 INFO  : Context for 'APU' is selected.
15:08:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
15:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:17 INFO  : Context for 'APU' is selected.
15:08:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
15:08:18 INFO  : 'ps7_init' command is executed.
15:08:18 INFO  : 'ps7_post_config' command is executed.
15:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:19 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:19 INFO  : 'con' command is executed.
15:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:19 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
15:10:03 WARN  : channel "tcfchan#18" closed
15:10:03 INFO  : Disconnected from the channel tcfchan#30.
17:14:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
17:15:00 INFO  : XSCT server has started successfully.
17:15:00 INFO  : plnx-install-location is set to ''
17:15:00 INFO  : Successfully done setting XSCT server connection channel  
17:15:00 INFO  : Successfully done setting workspace for the tool. 
17:15:23 INFO  : Registering command handlers for Vitis TCF services
17:15:23 INFO  : Platform repository initialization has completed.
17:15:23 INFO  : Successfully done query RDI_DATADIR 
17:07:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
17:07:39 INFO  : XSCT server has started successfully.
17:07:39 INFO  : plnx-install-location is set to ''
17:07:39 INFO  : Successfully done setting XSCT server connection channel  
17:07:39 INFO  : Successfully done setting workspace for the tool. 
17:07:59 INFO  : Registering command handlers for Vitis TCF services
17:07:59 INFO  : Platform repository initialization has completed.
17:08:05 INFO  : Successfully done query RDI_DATADIR 
19:08:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
19:08:06 INFO  : XSCT server has started successfully.
19:08:06 INFO  : Successfully done setting XSCT server connection channel  
19:08:06 INFO  : plnx-install-location is set to ''
19:08:06 INFO  : Successfully done setting workspace for the tool. 
19:08:28 INFO  : Platform repository initialization has completed.
19:08:28 INFO  : Registering command handlers for Vitis TCF services
19:08:28 INFO  : Successfully done query RDI_DATADIR 
22:04:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
22:04:07 INFO  : XSCT server has started successfully.
22:04:07 INFO  : plnx-install-location is set to ''
22:04:07 INFO  : Successfully done setting XSCT server connection channel  
22:04:07 INFO  : Successfully done setting workspace for the tool. 
22:04:27 INFO  : Registering command handlers for Vitis TCF services
22:04:27 INFO  : Platform repository initialization has completed.
22:04:30 INFO  : Successfully done query RDI_DATADIR 
00:13:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
00:13:52 INFO  : XSCT server has started successfully.
00:13:52 INFO  : plnx-install-location is set to ''
00:13:52 INFO  : Successfully done setting XSCT server connection channel  
00:13:52 INFO  : Successfully done setting workspace for the tool. 
00:14:10 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_Pmod_TC1-Default'. 
Make sure that the application 'Pmod_TC1' is built properly for configuration 'Debug' before launching.
00:14:14 INFO  : Registering command handlers for Vitis TCF services
00:14:14 INFO  : Platform repository initialization has completed.
00:14:18 INFO  : Successfully done query RDI_DATADIR 
00:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:14:24 INFO  : 'jtag frequency' command is executed.
00:14:24 INFO  : Context for 'APU' is selected.
00:14:24 INFO  : System reset is completed.
00:14:27 INFO  : 'after 3000' command is executed.
00:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:14:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
00:14:29 INFO  : Context for 'APU' is selected.
00:14:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
00:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:29 INFO  : Context for 'APU' is selected.
00:14:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
00:14:30 INFO  : 'ps7_init' command is executed.
00:14:30 INFO  : 'ps7_post_config' command is executed.
00:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:31 INFO  : 'con' command is executed.
00:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:31 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
00:41:46 INFO  : Disconnected from the channel tcfchan#1.
00:45:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\temp_xsdb_launch_script.tcl
00:45:36 INFO  : XSCT server has started successfully.
00:45:36 INFO  : plnx-install-location is set to ''
00:45:36 INFO  : Successfully done setting XSCT server connection channel  
00:45:36 INFO  : Successfully done setting workspace for the tool. 
00:45:52 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_Pmod_TC1-Default'. 
Make sure that the application 'Pmod_TC1' is built properly for configuration 'Debug' before launching.
00:45:58 INFO  : Registering command handlers for Vitis TCF services
00:45:58 INFO  : Platform repository initialization has completed.
00:45:58 INFO  : Successfully done query RDI_DATADIR 
00:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:46:04 INFO  : 'jtag frequency' command is executed.
00:46:04 INFO  : Context for 'APU' is selected.
00:46:04 INFO  : System reset is completed.
00:46:07 INFO  : 'after 3000' command is executed.
00:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:46:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
00:46:10 INFO  : Context for 'APU' is selected.
00:46:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
00:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:10 INFO  : Context for 'APU' is selected.
00:46:10 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
00:46:10 INFO  : 'ps7_init' command is executed.
00:46:10 INFO  : 'ps7_post_config' command is executed.
00:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:11 INFO  : 'con' command is executed.
00:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:46:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
00:56:18 INFO  : Disconnected from the channel tcfchan#1.
