<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from riot-os.org/api/structprcm__regs__t.html by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 23 May 2019 16:48:57 GMT -->
<head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>prcm_regs_t Struct Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org/"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right hidden-sm hidden-xs">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event)">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.html','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structprcm__regs__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">prcm_regs_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PRCM registers.  
 <a href="structprcm__regs__t.html#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PRCM registers. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__prcm_8h_source.html#l00209">209</a> of file <a class="el" href="cc26x0__prcm_8h_source.html">cc26x0_prcm.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="cc26x0__prcm_8h_source.html">cc26x0_prcm.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a791b8f66ee913ee26e46ad8685bf6fad"><td class="memItemLeft" align="right" valign="top"><a id="a791b8f66ee913ee26e46ad8685bf6fad"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a791b8f66ee913ee26e46ad8685bf6fad">INFRCLKDIVR</a></td></tr>
<tr class="memdesc:a791b8f66ee913ee26e46ad8685bf6fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">infrastructure clock division factor for run mode <br /></td></tr>
<tr class="separator:a791b8f66ee913ee26e46ad8685bf6fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3770e6f245f27249ff2cf3618fb5ffcb"><td class="memItemLeft" align="right" valign="top"><a id="a3770e6f245f27249ff2cf3618fb5ffcb"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a3770e6f245f27249ff2cf3618fb5ffcb">INFRCLKDIVS</a></td></tr>
<tr class="memdesc:a3770e6f245f27249ff2cf3618fb5ffcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">infrastructure clock division factor for sleep mode <br /></td></tr>
<tr class="separator:a3770e6f245f27249ff2cf3618fb5ffcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb67725210b3203522249bb70e0d066f"><td class="memItemLeft" align="right" valign="top"><a id="adb67725210b3203522249bb70e0d066f"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#adb67725210b3203522249bb70e0d066f">INFRCLKDIVDS</a></td></tr>
<tr class="memdesc:adb67725210b3203522249bb70e0d066f"><td class="mdescLeft">&#160;</td><td class="mdescRight">infrastructure clock division factor for deep sleep mode <br /></td></tr>
<tr class="separator:adb67725210b3203522249bb70e0d066f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21fb44bb70f192bb09a50c1929601369"><td class="memItemLeft" align="right" valign="top"><a id="a21fb44bb70f192bb09a50c1929601369"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a21fb44bb70f192bb09a50c1929601369">VDCTL</a></td></tr>
<tr class="memdesc:a21fb44bb70f192bb09a50c1929601369"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU voltage domain control. <br /></td></tr>
<tr class="separator:a21fb44bb70f192bb09a50c1929601369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cb89e466e516291fba4941e48a92e9"><td class="memItemLeft" align="right" valign="top"><a id="a03cb89e466e516291fba4941e48a92e9"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a03cb89e466e516291fba4941e48a92e9">__reserved1</a> [6]</td></tr>
<tr class="memdesc:a03cb89e466e516291fba4941e48a92e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a03cb89e466e516291fba4941e48a92e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1486ab448bb67791403d9a70357536f"><td class="memItemLeft" align="right" valign="top"><a id="af1486ab448bb67791403d9a70357536f"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#af1486ab448bb67791403d9a70357536f">CLKLOADCTL</a></td></tr>
<tr class="memdesc:af1486ab448bb67791403d9a70357536f"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock load control <br /></td></tr>
<tr class="separator:af1486ab448bb67791403d9a70357536f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9d938d1e02c940fe3caac305037adf"><td class="memItemLeft" align="right" valign="top"><a id="a6d9d938d1e02c940fe3caac305037adf"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a6d9d938d1e02c940fe3caac305037adf">RFCCLKG</a></td></tr>
<tr class="memdesc:a6d9d938d1e02c940fe3caac305037adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC clock gate. <br /></td></tr>
<tr class="separator:a6d9d938d1e02c940fe3caac305037adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2158d0dfd5ab5b46b8383c97b91bb635"><td class="memItemLeft" align="right" valign="top"><a id="a2158d0dfd5ab5b46b8383c97b91bb635"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a2158d0dfd5ab5b46b8383c97b91bb635">VIMSCLKG</a></td></tr>
<tr class="memdesc:a2158d0dfd5ab5b46b8383c97b91bb635"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS clock gate. <br /></td></tr>
<tr class="separator:a2158d0dfd5ab5b46b8383c97b91bb635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c85621082efc886a0d73ee9b7850ed2"><td class="memItemLeft" align="right" valign="top"><a id="a4c85621082efc886a0d73ee9b7850ed2"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a4c85621082efc886a0d73ee9b7850ed2">__reserved2</a> [2]</td></tr>
<tr class="memdesc:a4c85621082efc886a0d73ee9b7850ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a4c85621082efc886a0d73ee9b7850ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc186ed9433a262db330cf335bde49c"><td class="memItemLeft" align="right" valign="top"><a id="a5cc186ed9433a262db330cf335bde49c"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a5cc186ed9433a262db330cf335bde49c">SECDMACLKGR</a></td></tr>
<tr class="memdesc:a5cc186ed9433a262db330cf335bde49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG, CRYPTO, and UDMA clock gate for run mode. <br /></td></tr>
<tr class="separator:a5cc186ed9433a262db330cf335bde49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c3297fc73fd5714ef4f5b797f53b37"><td class="memItemLeft" align="right" valign="top"><a id="af2c3297fc73fd5714ef4f5b797f53b37"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#af2c3297fc73fd5714ef4f5b797f53b37">SECDMACLKGS</a></td></tr>
<tr class="memdesc:af2c3297fc73fd5714ef4f5b797f53b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG, CRYPTO, and UDMA clock gate for sleep mode. <br /></td></tr>
<tr class="separator:af2c3297fc73fd5714ef4f5b797f53b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca386259feb737c9a3e6c5d610649efe"><td class="memItemLeft" align="right" valign="top"><a id="aca386259feb737c9a3e6c5d610649efe"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#aca386259feb737c9a3e6c5d610649efe">SECDMACLKGDS</a></td></tr>
<tr class="memdesc:aca386259feb737c9a3e6c5d610649efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG, CRYPTO, and UDMA clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:aca386259feb737c9a3e6c5d610649efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e5e31aa4f14e0b77cb0f45555c7698"><td class="memItemLeft" align="right" valign="top"><a id="ab1e5e31aa4f14e0b77cb0f45555c7698"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ab1e5e31aa4f14e0b77cb0f45555c7698">GPIOCLKGR</a></td></tr>
<tr class="memdesc:ab1e5e31aa4f14e0b77cb0f45555c7698"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO clock gate for run mode. <br /></td></tr>
<tr class="separator:ab1e5e31aa4f14e0b77cb0f45555c7698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec684a4aa6d63488127a71fda6e0a99d"><td class="memItemLeft" align="right" valign="top"><a id="aec684a4aa6d63488127a71fda6e0a99d"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#aec684a4aa6d63488127a71fda6e0a99d">GPIOCLKGS</a></td></tr>
<tr class="memdesc:aec684a4aa6d63488127a71fda6e0a99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO clock gate for sleep mode. <br /></td></tr>
<tr class="separator:aec684a4aa6d63488127a71fda6e0a99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a565e4e431e3cb4f88006d678dfd21e"><td class="memItemLeft" align="right" valign="top"><a id="a5a565e4e431e3cb4f88006d678dfd21e"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a5a565e4e431e3cb4f88006d678dfd21e">GPIOCLKGDS</a></td></tr>
<tr class="memdesc:a5a565e4e431e3cb4f88006d678dfd21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a5a565e4e431e3cb4f88006d678dfd21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529b44980b3a561911b917c2b8520818"><td class="memItemLeft" align="right" valign="top"><a id="a529b44980b3a561911b917c2b8520818"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a529b44980b3a561911b917c2b8520818">GPTCLKGR</a></td></tr>
<tr class="memdesc:a529b44980b3a561911b917c2b8520818"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT clock gate for run mode. <br /></td></tr>
<tr class="separator:a529b44980b3a561911b917c2b8520818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93280415f871c8fafe60f0fc303c194c"><td class="memItemLeft" align="right" valign="top"><a id="a93280415f871c8fafe60f0fc303c194c"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a93280415f871c8fafe60f0fc303c194c">GPTCLKGS</a></td></tr>
<tr class="memdesc:a93280415f871c8fafe60f0fc303c194c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a93280415f871c8fafe60f0fc303c194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177193f14e3f31189629aa92a1c86ad4"><td class="memItemLeft" align="right" valign="top"><a id="a177193f14e3f31189629aa92a1c86ad4"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a177193f14e3f31189629aa92a1c86ad4">GPTCLKGDS</a></td></tr>
<tr class="memdesc:a177193f14e3f31189629aa92a1c86ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a177193f14e3f31189629aa92a1c86ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661363423c9ecd5d3e1286b000e5a570"><td class="memItemLeft" align="right" valign="top"><a id="a661363423c9ecd5d3e1286b000e5a570"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a661363423c9ecd5d3e1286b000e5a570">I2CCLKGR</a></td></tr>
<tr class="memdesc:a661363423c9ecd5d3e1286b000e5a570"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock gate for run mode. <br /></td></tr>
<tr class="separator:a661363423c9ecd5d3e1286b000e5a570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3ed9260dc37bf570b208a5aa8333d5"><td class="memItemLeft" align="right" valign="top"><a id="aaa3ed9260dc37bf570b208a5aa8333d5"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#aaa3ed9260dc37bf570b208a5aa8333d5">I2CCLKGS</a></td></tr>
<tr class="memdesc:aaa3ed9260dc37bf570b208a5aa8333d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock gate for sleep mode. <br /></td></tr>
<tr class="separator:aaa3ed9260dc37bf570b208a5aa8333d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0fe24b7547fa3bedf86437573657d8"><td class="memItemLeft" align="right" valign="top"><a id="afe0fe24b7547fa3bedf86437573657d8"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#afe0fe24b7547fa3bedf86437573657d8">I2CCLKGDS</a></td></tr>
<tr class="memdesc:afe0fe24b7547fa3bedf86437573657d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:afe0fe24b7547fa3bedf86437573657d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94156999a374dd0f4bdc4a7e1afe8fc"><td class="memItemLeft" align="right" valign="top"><a id="ae94156999a374dd0f4bdc4a7e1afe8fc"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ae94156999a374dd0f4bdc4a7e1afe8fc">UARTCLKGR</a></td></tr>
<tr class="memdesc:ae94156999a374dd0f4bdc4a7e1afe8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock gate for run mode. <br /></td></tr>
<tr class="separator:ae94156999a374dd0f4bdc4a7e1afe8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c99018ce00d89e7f5ef64eb466c3da7"><td class="memItemLeft" align="right" valign="top"><a id="a5c99018ce00d89e7f5ef64eb466c3da7"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a5c99018ce00d89e7f5ef64eb466c3da7">UARTCLKGS</a></td></tr>
<tr class="memdesc:a5c99018ce00d89e7f5ef64eb466c3da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a5c99018ce00d89e7f5ef64eb466c3da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a65e6ba81eb7d85c833529d4e5d07b"><td class="memItemLeft" align="right" valign="top"><a id="a27a65e6ba81eb7d85c833529d4e5d07b"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a27a65e6ba81eb7d85c833529d4e5d07b">UARTCLKGDS</a></td></tr>
<tr class="memdesc:a27a65e6ba81eb7d85c833529d4e5d07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a27a65e6ba81eb7d85c833529d4e5d07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c57becb44ac289b01a9f575e66f5bbe"><td class="memItemLeft" align="right" valign="top"><a id="a9c57becb44ac289b01a9f575e66f5bbe"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a9c57becb44ac289b01a9f575e66f5bbe">SSICLKGR</a></td></tr>
<tr class="memdesc:a9c57becb44ac289b01a9f575e66f5bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI clock gate for run mode. <br /></td></tr>
<tr class="separator:a9c57becb44ac289b01a9f575e66f5bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621e2410afe7c2350f968b658497ec59"><td class="memItemLeft" align="right" valign="top"><a id="a621e2410afe7c2350f968b658497ec59"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a621e2410afe7c2350f968b658497ec59">SSICLKGS</a></td></tr>
<tr class="memdesc:a621e2410afe7c2350f968b658497ec59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a621e2410afe7c2350f968b658497ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51ec8578167ff8059b4bb67ef2bf1d3"><td class="memItemLeft" align="right" valign="top"><a id="af51ec8578167ff8059b4bb67ef2bf1d3"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#af51ec8578167ff8059b4bb67ef2bf1d3">SSICLKGDS</a></td></tr>
<tr class="memdesc:af51ec8578167ff8059b4bb67ef2bf1d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:af51ec8578167ff8059b4bb67ef2bf1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369df875ec1d10da9d8fa20e065cb64b"><td class="memItemLeft" align="right" valign="top"><a id="a369df875ec1d10da9d8fa20e065cb64b"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a369df875ec1d10da9d8fa20e065cb64b">I2SCLKGR</a></td></tr>
<tr class="memdesc:a369df875ec1d10da9d8fa20e065cb64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock gate for run mode. <br /></td></tr>
<tr class="separator:a369df875ec1d10da9d8fa20e065cb64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8316acdbe407c6c2dec593fd01366971"><td class="memItemLeft" align="right" valign="top"><a id="a8316acdbe407c6c2dec593fd01366971"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a8316acdbe407c6c2dec593fd01366971">I2SCLKGS</a></td></tr>
<tr class="memdesc:a8316acdbe407c6c2dec593fd01366971"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a8316acdbe407c6c2dec593fd01366971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e72cc8f7f035d137d166b801f1302c"><td class="memItemLeft" align="right" valign="top"><a id="a87e72cc8f7f035d137d166b801f1302c"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a87e72cc8f7f035d137d166b801f1302c">I2SCLKGDS</a></td></tr>
<tr class="memdesc:a87e72cc8f7f035d137d166b801f1302c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a87e72cc8f7f035d137d166b801f1302c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939ff9ba7501c273347d3d8f94f94ef7"><td class="memItemLeft" align="right" valign="top"><a id="a939ff9ba7501c273347d3d8f94f94ef7"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a939ff9ba7501c273347d3d8f94f94ef7">__reserved3</a> [10]</td></tr>
<tr class="memdesc:a939ff9ba7501c273347d3d8f94f94ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a939ff9ba7501c273347d3d8f94f94ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b1023c724991d47aa456f4f7ae5522"><td class="memItemLeft" align="right" valign="top"><a id="a36b1023c724991d47aa456f4f7ae5522"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a36b1023c724991d47aa456f4f7ae5522">CPUCLKDIV</a></td></tr>
<tr class="memdesc:a36b1023c724991d47aa456f4f7ae5522"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock division factor. <br /></td></tr>
<tr class="separator:a36b1023c724991d47aa456f4f7ae5522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7ba7ab9f97035f9fc96af43cca075d"><td class="memItemLeft" align="right" valign="top"><a id="a4b7ba7ab9f97035f9fc96af43cca075d"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a4b7ba7ab9f97035f9fc96af43cca075d">__reserved4</a> [3]</td></tr>
<tr class="memdesc:a4b7ba7ab9f97035f9fc96af43cca075d"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a4b7ba7ab9f97035f9fc96af43cca075d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3662384fc3e08c6d9ec732b2d45a05e6"><td class="memItemLeft" align="right" valign="top"><a id="a3662384fc3e08c6d9ec732b2d45a05e6"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a3662384fc3e08c6d9ec732b2d45a05e6">I2SBCLKSEL</a></td></tr>
<tr class="memdesc:a3662384fc3e08c6d9ec732b2d45a05e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock select. <br /></td></tr>
<tr class="separator:a3662384fc3e08c6d9ec732b2d45a05e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af627b503ead1ae5678335c51569cd944"><td class="memItemLeft" align="right" valign="top"><a id="af627b503ead1ae5678335c51569cd944"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#af627b503ead1ae5678335c51569cd944">GPTCLKDIV</a></td></tr>
<tr class="memdesc:af627b503ead1ae5678335c51569cd944"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT scalar. <br /></td></tr>
<tr class="separator:af627b503ead1ae5678335c51569cd944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2959d4b11826a557f05eb86265b233"><td class="memItemLeft" align="right" valign="top"><a id="a6e2959d4b11826a557f05eb86265b233"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a6e2959d4b11826a557f05eb86265b233">I2SCLKCTL</a></td></tr>
<tr class="memdesc:a6e2959d4b11826a557f05eb86265b233"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock control. <br /></td></tr>
<tr class="separator:a6e2959d4b11826a557f05eb86265b233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af58cca190d299893c92a689f78b0f8"><td class="memItemLeft" align="right" valign="top"><a id="a7af58cca190d299893c92a689f78b0f8"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a7af58cca190d299893c92a689f78b0f8">I2SMCLKDIV</a></td></tr>
<tr class="memdesc:a7af58cca190d299893c92a689f78b0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCLK division ratio. <br /></td></tr>
<tr class="separator:a7af58cca190d299893c92a689f78b0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0283d96bd04f98132670ee2297780239"><td class="memItemLeft" align="right" valign="top"><a id="a0283d96bd04f98132670ee2297780239"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a0283d96bd04f98132670ee2297780239">I2SBCLKDIV</a></td></tr>
<tr class="memdesc:a0283d96bd04f98132670ee2297780239"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCLK division ratio. <br /></td></tr>
<tr class="separator:a0283d96bd04f98132670ee2297780239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37a72fe311925014bff7a73a7265b8c"><td class="memItemLeft" align="right" valign="top"><a id="ad37a72fe311925014bff7a73a7265b8c"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ad37a72fe311925014bff7a73a7265b8c">I2SWCLKDIV</a></td></tr>
<tr class="memdesc:ad37a72fe311925014bff7a73a7265b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">WCLK division ratio. <br /></td></tr>
<tr class="separator:ad37a72fe311925014bff7a73a7265b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9668fd1a6fae722789165a3377d72a"><td class="memItemLeft" align="right" valign="top"><a id="ace9668fd1a6fae722789165a3377d72a"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ace9668fd1a6fae722789165a3377d72a">__reserved5</a> [11]</td></tr>
<tr class="memdesc:ace9668fd1a6fae722789165a3377d72a"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:ace9668fd1a6fae722789165a3377d72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b12bc3060c0741f5f9fbf28af730c1"><td class="memItemLeft" align="right" valign="top"><a id="a28b12bc3060c0741f5f9fbf28af730c1"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a28b12bc3060c0741f5f9fbf28af730c1">SWRESET</a></td></tr>
<tr class="memdesc:a28b12bc3060c0741f5f9fbf28af730c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SW initiated resets. <br /></td></tr>
<tr class="separator:a28b12bc3060c0741f5f9fbf28af730c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89edde7c14da1d0973d02c919fc6d00"><td class="memItemLeft" align="right" valign="top"><a id="ab89edde7c14da1d0973d02c919fc6d00"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ab89edde7c14da1d0973d02c919fc6d00">WARMRESET</a></td></tr>
<tr class="memdesc:ab89edde7c14da1d0973d02c919fc6d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">WARM reset control and status. <br /></td></tr>
<tr class="separator:ab89edde7c14da1d0973d02c919fc6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c75652d36ef909b775f2c5df4f4def3"><td class="memItemLeft" align="right" valign="top"><a id="a3c75652d36ef909b775f2c5df4f4def3"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a3c75652d36ef909b775f2c5df4f4def3">__reserved6</a> [6]</td></tr>
<tr class="memdesc:a3c75652d36ef909b775f2c5df4f4def3"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a3c75652d36ef909b775f2c5df4f4def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6d13e7a881c0d425a789a217e9b17"><td class="memItemLeft" align="right" valign="top"><a id="abfc6d13e7a881c0d425a789a217e9b17"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#abfc6d13e7a881c0d425a789a217e9b17">PDCTL0</a></td></tr>
<tr class="memdesc:abfc6d13e7a881c0d425a789a217e9b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain control <br /></td></tr>
<tr class="separator:abfc6d13e7a881c0d425a789a217e9b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a6caba8511d17e8eccbee1b4b19d29"><td class="memItemLeft" align="right" valign="top"><a id="a89a6caba8511d17e8eccbee1b4b19d29"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a89a6caba8511d17e8eccbee1b4b19d29">PDCTL0RFC</a></td></tr>
<tr class="memdesc:a89a6caba8511d17e8eccbee1b4b19d29"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain control. <br /></td></tr>
<tr class="separator:a89a6caba8511d17e8eccbee1b4b19d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916c25f3eaedf55286a93610e0d3979c"><td class="memItemLeft" align="right" valign="top"><a id="a916c25f3eaedf55286a93610e0d3979c"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a916c25f3eaedf55286a93610e0d3979c">PDCTL0SERIAL</a></td></tr>
<tr class="memdesc:a916c25f3eaedf55286a93610e0d3979c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIAL power domain control. <br /></td></tr>
<tr class="separator:a916c25f3eaedf55286a93610e0d3979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e80f5f9caf31ec6d6359c0a15add52"><td class="memItemLeft" align="right" valign="top"><a id="ab3e80f5f9caf31ec6d6359c0a15add52"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ab3e80f5f9caf31ec6d6359c0a15add52">PDCTL0PERIPH</a></td></tr>
<tr class="memdesc:ab3e80f5f9caf31ec6d6359c0a15add52"><td class="mdescLeft">&#160;</td><td class="mdescRight">PERIPH power domain control. <br /></td></tr>
<tr class="separator:ab3e80f5f9caf31ec6d6359c0a15add52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b0e04783fa55affb2768dec7b31559"><td class="memItemLeft" align="right" valign="top"><a id="a71b0e04783fa55affb2768dec7b31559"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a71b0e04783fa55affb2768dec7b31559">__reserved7</a></td></tr>
<tr class="memdesc:a71b0e04783fa55affb2768dec7b31559"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a71b0e04783fa55affb2768dec7b31559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d314b089f07bb46e971f111ed358bb7"><td class="memItemLeft" align="right" valign="top"><a id="a5d314b089f07bb46e971f111ed358bb7"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a5d314b089f07bb46e971f111ed358bb7">PDSTAT0</a></td></tr>
<tr class="memdesc:a5d314b089f07bb46e971f111ed358bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain status <br /></td></tr>
<tr class="separator:a5d314b089f07bb46e971f111ed358bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452bcd721f733db1bd17144d226acb36"><td class="memItemLeft" align="right" valign="top"><a id="a452bcd721f733db1bd17144d226acb36"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a452bcd721f733db1bd17144d226acb36">PDSTAT0RFC</a></td></tr>
<tr class="memdesc:a452bcd721f733db1bd17144d226acb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain status. <br /></td></tr>
<tr class="separator:a452bcd721f733db1bd17144d226acb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e242c84912de210f09d60eb658e2a8"><td class="memItemLeft" align="right" valign="top"><a id="a55e242c84912de210f09d60eb658e2a8"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a55e242c84912de210f09d60eb658e2a8">PDSTAT0SERIAL</a></td></tr>
<tr class="memdesc:a55e242c84912de210f09d60eb658e2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIAL power domain status. <br /></td></tr>
<tr class="separator:a55e242c84912de210f09d60eb658e2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02e40b3907dcb5b5f6687ecfcdab9be"><td class="memItemLeft" align="right" valign="top"><a id="ac02e40b3907dcb5b5f6687ecfcdab9be"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ac02e40b3907dcb5b5f6687ecfcdab9be">PDSTAT0PERIPH</a></td></tr>
<tr class="memdesc:ac02e40b3907dcb5b5f6687ecfcdab9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">PERIPH power domain status. <br /></td></tr>
<tr class="separator:ac02e40b3907dcb5b5f6687ecfcdab9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bc8a44de068f07b05253f31934e2cb"><td class="memItemLeft" align="right" valign="top"><a id="a85bc8a44de068f07b05253f31934e2cb"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a85bc8a44de068f07b05253f31934e2cb">__reserved8</a> [11]</td></tr>
<tr class="memdesc:a85bc8a44de068f07b05253f31934e2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a85bc8a44de068f07b05253f31934e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175ab1a770de9397a8da6a255ee42455"><td class="memItemLeft" align="right" valign="top"><a id="a175ab1a770de9397a8da6a255ee42455"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a175ab1a770de9397a8da6a255ee42455">PDCTL1</a></td></tr>
<tr class="memdesc:a175ab1a770de9397a8da6a255ee42455"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain control <br /></td></tr>
<tr class="separator:a175ab1a770de9397a8da6a255ee42455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6520c9c6288c847d523e10acccd6f5b4"><td class="memItemLeft" align="right" valign="top"><a id="a6520c9c6288c847d523e10acccd6f5b4"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a6520c9c6288c847d523e10acccd6f5b4">__reserved9</a></td></tr>
<tr class="memdesc:a6520c9c6288c847d523e10acccd6f5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain control <br /></td></tr>
<tr class="separator:a6520c9c6288c847d523e10acccd6f5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aff6fc1c10aba537d27de8a9b7febf8"><td class="memItemLeft" align="right" valign="top"><a id="a6aff6fc1c10aba537d27de8a9b7febf8"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a6aff6fc1c10aba537d27de8a9b7febf8">PDCTL1CPU</a></td></tr>
<tr class="memdesc:a6aff6fc1c10aba537d27de8a9b7febf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU power domain control. <br /></td></tr>
<tr class="separator:a6aff6fc1c10aba537d27de8a9b7febf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb9d4f1bfbd06bd34f28297991f0791"><td class="memItemLeft" align="right" valign="top"><a id="afdb9d4f1bfbd06bd34f28297991f0791"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#afdb9d4f1bfbd06bd34f28297991f0791">PDCTL1RFC</a></td></tr>
<tr class="memdesc:afdb9d4f1bfbd06bd34f28297991f0791"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain control. <br /></td></tr>
<tr class="separator:afdb9d4f1bfbd06bd34f28297991f0791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924b1cb221ee35f72666701c6c45b20"><td class="memItemLeft" align="right" valign="top"><a id="a0924b1cb221ee35f72666701c6c45b20"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a0924b1cb221ee35f72666701c6c45b20">PDCTL1VIMS</a></td></tr>
<tr class="memdesc:a0924b1cb221ee35f72666701c6c45b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS power domain control. <br /></td></tr>
<tr class="separator:a0924b1cb221ee35f72666701c6c45b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9be7ddfac984b4eeec2c810584481e7"><td class="memItemLeft" align="right" valign="top"><a id="ad9be7ddfac984b4eeec2c810584481e7"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ad9be7ddfac984b4eeec2c810584481e7">__reserved10</a></td></tr>
<tr class="memdesc:ad9be7ddfac984b4eeec2c810584481e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:ad9be7ddfac984b4eeec2c810584481e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad450395710538928ca7b241d8ff17192"><td class="memItemLeft" align="right" valign="top"><a id="ad450395710538928ca7b241d8ff17192"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ad450395710538928ca7b241d8ff17192">PDSTAT1</a></td></tr>
<tr class="memdesc:ad450395710538928ca7b241d8ff17192"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain status <br /></td></tr>
<tr class="separator:ad450395710538928ca7b241d8ff17192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df6c6eaefd4c15d5a34de49622c7e2e"><td class="memItemLeft" align="right" valign="top"><a id="a9df6c6eaefd4c15d5a34de49622c7e2e"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a9df6c6eaefd4c15d5a34de49622c7e2e">PDSTAT1BUS</a></td></tr>
<tr class="memdesc:a9df6c6eaefd4c15d5a34de49622c7e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS power domain status. <br /></td></tr>
<tr class="separator:a9df6c6eaefd4c15d5a34de49622c7e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99b638d551b14037658f94287591ab3"><td class="memItemLeft" align="right" valign="top"><a id="ae99b638d551b14037658f94287591ab3"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ae99b638d551b14037658f94287591ab3">PDSTAT1RFC</a></td></tr>
<tr class="memdesc:ae99b638d551b14037658f94287591ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain status. <br /></td></tr>
<tr class="separator:ae99b638d551b14037658f94287591ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a2b90559f3b9378ac8bb7219c6c8c2"><td class="memItemLeft" align="right" valign="top"><a id="ab7a2b90559f3b9378ac8bb7219c6c8c2"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ab7a2b90559f3b9378ac8bb7219c6c8c2">PDSTAT1CPU</a></td></tr>
<tr class="memdesc:ab7a2b90559f3b9378ac8bb7219c6c8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU power domain status. <br /></td></tr>
<tr class="separator:ab7a2b90559f3b9378ac8bb7219c6c8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc0fe8a8b40cef38a1547de3cc7cf7b"><td class="memItemLeft" align="right" valign="top"><a id="aafc0fe8a8b40cef38a1547de3cc7cf7b"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#aafc0fe8a8b40cef38a1547de3cc7cf7b">PDSTAT1VIMS</a></td></tr>
<tr class="memdesc:aafc0fe8a8b40cef38a1547de3cc7cf7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS power domain status. <br /></td></tr>
<tr class="separator:aafc0fe8a8b40cef38a1547de3cc7cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166d671884429e85e78eafd4544141dc"><td class="memItemLeft" align="right" valign="top"><a id="a166d671884429e85e78eafd4544141dc"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a166d671884429e85e78eafd4544141dc">__reserved11</a> [10]</td></tr>
<tr class="memdesc:a166d671884429e85e78eafd4544141dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a166d671884429e85e78eafd4544141dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bc97a3d934897b22e9f64f045d5adc"><td class="memItemLeft" align="right" valign="top"><a id="af9bc97a3d934897b22e9f64f045d5adc"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#af9bc97a3d934897b22e9f64f045d5adc">RFCMODESEL</a></td></tr>
<tr class="memdesc:af9bc97a3d934897b22e9f64f045d5adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">selected RFC mode <br /></td></tr>
<tr class="separator:af9bc97a3d934897b22e9f64f045d5adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82155ebeacd06aacd40b50c73c775bc9"><td class="memItemLeft" align="right" valign="top"><a id="a82155ebeacd06aacd40b50c73c775bc9"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a82155ebeacd06aacd40b50c73c775bc9">__reserved12</a> [20]</td></tr>
<tr class="memdesc:a82155ebeacd06aacd40b50c73c775bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a82155ebeacd06aacd40b50c73c775bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95e382a99e60b86988a498a970cdd4a"><td class="memItemLeft" align="right" valign="top"><a id="ad95e382a99e60b86988a498a970cdd4a"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ad95e382a99e60b86988a498a970cdd4a">RAMRETEN</a></td></tr>
<tr class="memdesc:ad95e382a99e60b86988a498a970cdd4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">memory retention control <br /></td></tr>
<tr class="separator:ad95e382a99e60b86988a498a970cdd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aed40484f3f64ced30e4248a6742025"><td class="memItemLeft" align="right" valign="top"><a id="a6aed40484f3f64ced30e4248a6742025"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a6aed40484f3f64ced30e4248a6742025">__reserved13</a></td></tr>
<tr class="memdesc:a6aed40484f3f64ced30e4248a6742025"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a6aed40484f3f64ced30e4248a6742025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07d6c14c209158e4730460d7e99397a"><td class="memItemLeft" align="right" valign="top"><a id="ab07d6c14c209158e4730460d7e99397a"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ab07d6c14c209158e4730460d7e99397a">PDRETEN</a></td></tr>
<tr class="memdesc:ab07d6c14c209158e4730460d7e99397a"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain retention (undocumented) <br /></td></tr>
<tr class="separator:ab07d6c14c209158e4730460d7e99397a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fbbd00459d2984ecc7a6d69760df12"><td class="memItemLeft" align="right" valign="top"><a id="a81fbbd00459d2984ecc7a6d69760df12"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#a81fbbd00459d2984ecc7a6d69760df12">__reserved14</a> [8]</td></tr>
<tr class="memdesc:a81fbbd00459d2984ecc7a6d69760df12"><td class="mdescLeft">&#160;</td><td class="mdescRight">meh <br /></td></tr>
<tr class="separator:a81fbbd00459d2984ecc7a6d69760df12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3890c820de885c911dab9ce8b10ee1a"><td class="memItemLeft" align="right" valign="top"><a id="ab3890c820de885c911dab9ce8b10ee1a"></a>
reg32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html#ab3890c820de885c911dab9ce8b10ee1a">RAMHWOPT</a></td></tr>
<tr class="memdesc:ab3890c820de885c911dab9ce8b10ee1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">undocumented <br /></td></tr>
<tr class="separator:ab3890c820de885c911dab9ce8b10ee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/cc26x0/include/<a class="el" href="cc26x0__prcm_8h_source.html">cc26x0_prcm.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu May 23 2019 18:00:23 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>

<!-- Mirrored from riot-os.org/api/structprcm__regs__t.html by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 23 May 2019 16:48:57 GMT -->
</html>
