Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: DEC_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEC_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEC_TOP"
Output Format                      : NGC
Target Device                      : xc6vlx75t-1-ff484

---- Source Options
Top Module Name                    : DEC_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\fifo_32_64k.v\" into library work
Parsing module <fifo_32_64k>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_bram_v6.v\" into library work
Parsing module <pcie_bram_v6>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_tx_sync_rate_v6.v\" into library work
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v\" into library work
Parsing module <GTX_RX_VALID_FILTER_V6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 85: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 87: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 88: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 89: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 90: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 91: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 93: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 94: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 95: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 96: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 107: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 108: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 109: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_rx_valid_filter_v6.v" Line 110: Parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v\" into library work
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 90: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 91: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 92: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 93: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 94: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 95: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 96: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 97: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 98: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 99: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 100: Parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_INTR_CTRL.v\" into library work
Parsing module <BMD_INTR_CTRL>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP_MEM.v\" into library work
Parsing module <BMD_EP_MEM>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_misc_v6.v\" into library work
Parsing module <pcie_pipe_misc_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_misc_v6.v" Line 90: Parameter declaration becomes local in pcie_pipe_misc_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_lane_v6.v\" into library work
Parsing module <pcie_pipe_lane_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_lane_v6.v" Line 103: Parameter declaration becomes local in pcie_pipe_lane_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_brams_v6.v\" into library work
Parsing module <pcie_brams_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_brams_v6.v" Line 120: Parameter declaration becomes local in pcie_brams_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v\" into library work
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP_MEM_ACCESS.v\" into library work
Parsing module <BMD_EP_MEM_ACCESS>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_64_TX_ENGINE.v\" into library work
Parsing module <BMD_TX_ENGINE>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_64_RX_ENGINE.v\" into library work
Parsing module <BMD_RX_ENGINE>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_upconfig_fix_3451_v6.v\" into library work
Parsing module <pcie_upconfig_fix_3451_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_upconfig_fix_3451_v6.v" Line 85: Parameter declaration becomes local in pcie_upconfig_fix_3451_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v\" into library work
Parsing module <pcie_pipe_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 325: Parameter declaration becomes local in pcie_pipe_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_gtx_v6.v\" into library work
Parsing module <pcie_gtx_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_gtx_v6.v" Line 216: Parameter declaration becomes local in pcie_gtx_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_bram_top_v6.v\" into library work
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\nouse\BMD_TO_CTRL.v\" into library work
Parsing module <BMD_TO_CTRL>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\nouse\BMD_CFG_CTRL.v\" into library work
Parsing module <BMD_CFG_CTRL>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP.v\" into library work
Parsing module <BMD_EP>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_reset_delay_v6.v\" into library work
Parsing module <pcie_reset_delay_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_reset_delay_v6.v" Line 76: Parameter declaration becomes local in pcie_reset_delay_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_clocking_v6.v\" into library work
Parsing module <pcie_clocking_v6>.
WARNING:HDLCompiler:693 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_clocking_v6.v" Line 86: Parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v\" into library work
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD.v\" into library work
Parsing module <BMD>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_v6_0.v\" into library work
Parsing module <pcie_v6_0>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\v6_pci_exp_64b_app.v\" into library work
Parsing module <pcie_app_v6>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\fifo_32_2k.v\" into library work
Parsing module <fifo_32_2k>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\xilinx_pci_exp_ep.v\" into library work
Parsing module <xilinx_pci_exp_ep>.
Analyzing Verilog file \"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\DEC_TOP.v\" into library work
Parsing module <DEC_TOP>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_aurora_pkg.vhd" into library work
Parsing package <AURORA_PKG>.
Parsing package body <AURORA_PKG>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_gen_4byte.vhd" into library work
Parsing entity <Aurora_V10_SYM_GEN_4BYTE>.
Parsing architecture <RTL> of entity <aurora_v10_sym_gen_4byte>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" into library work
Parsing entity <Aurora_V10_SYM_DEC_4BYTE>.
Parsing architecture <RTL> of entity <aurora_v10_sym_dec_4byte>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_lane_init_sm_4byte.vhd" into library work
Parsing entity <Aurora_V10_LANE_INIT_SM_4BYTE>.
Parsing architecture <RTL> of entity <aurora_v10_lane_init_sm_4byte>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_idle_and_ver_gen.vhd" into library work
Parsing entity <Aurora_V10_IDLE_AND_VER_GEN>.
Parsing architecture <RTL> of entity <aurora_v10_idle_and_ver_gen>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_err_detect_4byte.vhd" into library work
Parsing entity <Aurora_V10_ERR_DETECT_4BYTE>.
Parsing architecture <RTL> of entity <aurora_v10_err_detect_4byte>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_chbond_count_dec_4byte.vhd" into library work
Parsing entity <Aurora_V10_CHBOND_COUNT_DEC_4BYTE>.
Parsing architecture <RTL> of entity <aurora_v10_chbond_count_dec_4byte>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_channel_init_sm.vhd" into library work
Parsing entity <Aurora_V10_CHANNEL_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_v10_channel_init_sm>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_channel_err_detect.vhd" into library work
Parsing entity <Aurora_V10_CHANNEL_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_v10_channel_err_detect>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\Aurora_V10\example_design\gt\Aurora_V10_gtx.vhd" into library work
Parsing entity <AURORA_V10_GTX>.
Parsing architecture <RTL> of entity <aurora_v10_gtx>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_tx_stream.vhd" into library work
Parsing entity <Aurora_V10_TX_STREAM>.
Parsing architecture <RTL> of entity <aurora_v10_tx_stream>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_rx_stream.vhd" into library work
Parsing entity <Aurora_V10_RX_STREAM>.
Parsing architecture <RTL> of entity <aurora_v10_rx_stream>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\Aurora_V10\src\Aurora_V10_ll_to_axi.vhd" into library work
Parsing entity <Aurora_V10_LL_TO_AXI>.
Parsing architecture <BEHAVIORAL> of entity <aurora_v10_ll_to_axi>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_global_logic.vhd" into library work
Parsing entity <Aurora_V10_GLOBAL_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_v10_global_logic>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\Aurora_V10\src\Aurora_V10_axi_to_ll.vhd" into library work
Parsing entity <Aurora_V10_AXI_TO_LL>.
Parsing architecture <BEHAVIORAL> of entity <aurora_v10_axi_to_ll>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_aurora_lane_4byte.vhd" into library work
Parsing entity <Aurora_V10_AURORA_LANE_4BYTE>.
Parsing architecture <RTL> of entity <aurora_v10_aurora_lane_4byte>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\gt\aurora_v10_transceiver_wrapper.vhd" into library work
Parsing entity <Aurora_V10_GTX_WRAPPER>.
Parsing architecture <BEHAVIORAL> of entity <aurora_v10_gtx_wrapper>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\aurora_v10.vhd" into library work
Parsing entity <Aurora_V10>.
Parsing architecture <MAPPED> of entity <aurora_v10>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\Aurora_V10_standard_cc_module.vhd" into library work
Parsing entity <Aurora_V10_STANDARD_CC_MODULE>.
Parsing architecture <RTL> of entity <aurora_v10_standard_cc_module>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\Aurora_V10_reset_logic.vhd" into library work
Parsing entity <Aurora_V10_RESET_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_v10_reset_logic>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\Aurora_V10_clock_module.vhd" into library work
Parsing entity <Aurora_V10_CLOCK_MODULE>.
Parsing architecture <MAPPED> of entity <aurora_v10_clock_module>.
Parsing VHDL file "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\aurora_module.vhd" into library work
Parsing entity <aurora_module>.
Parsing architecture <Behavioral> of entity <aurora_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\DEC_TOP.v" Line 67: Port refclkout is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\DEC_TOP.v" Line 138: Port rd_data_count is not connected to this instance

Elaborating module <DEC_TOP>.

Elaborating module <IBUF>.
WARNING:HDLCompiler:1016 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\xilinx_pci_exp_ep.v" Line 401: Port cfg_pmcsr_pme_en is not connected to this instance

Elaborating module <xilinx_pci_exp_ep>.

Elaborating module <IBUFDS_GTXE1>.
WARNING:HDLCompiler:1016 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\v6_pci_exp_64b_app.v" Line 237: Port trn_rcpl_streaming_n is not connected to this instance

Elaborating module <pcie_app_v6>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\v6_pci_exp_64b_app.v" Line 199: Assignment to trn_tecrc_gen_n ignored, since the identifier is never used

Elaborating module <BMD(INTERFACE_WIDTH=64,INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b010100)>.

Elaborating module <BMD_EP(INTERFACE_WIDTH=64,INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b010100)>.
WARNING:HDLCompiler:1016 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP_MEM_ACCESS.v" Line 413: Port mrd_64b_en_o is not connected to this instance

Elaborating module <BMD_EP_MEM_ACCESS(INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b010100)>.

Elaborating module <BMD_EP_MEM(INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b010100)>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP_MEM.v" Line 415: Assignment to mrd_count_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP_MEM.v" Line 972: Assignment to mrd_perf_post ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP.v" Line 436: Assignment to mrd_phant_func_dis1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_EP.v" Line 449: Assignment to mwr_phant_func_dis1 ignored, since the identifier is never used

Elaborating module <BMD_RX_ENGINE>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_64_RX_ENGINE.v" Line 265: Assignment to fifo_busy ignored, since the identifier is never used

Elaborating module <BMD_TX_ENGINE>.

Elaborating module <BMD_INTR_CTRL>.
WARNING:HDLCompiler:1308 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_INTR_CTRL.v" Line 113: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD_64_TX_ENGINE.v" Line 523: Assignment to listdata_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\BMD.v" Line 264: Assignment to trn_rnp_ok_n ignored, since the identifier is never used

Elaborating module <BMD_TO_CTRL>.

Elaborating module <BMD_CFG_CTRL>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\nouse\BMD_CFG_CTRL.v" Line 84: Assignment to cfg_msi_control ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\bmd1052\v6_pci_exp_64b_app.v" Line 243: Input port cfg_phant_func_en is not connected on this instance

Elaborating module <pcie_v6_0>.

Elaborating module <FDCP(INIT=1'b1)>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=0)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=6'b01,CAP_LINK_SPEED=4'b01,REF_CLK_FREQ=0,USER_CLK_FREQ=2)>.

Elaborating module <BUFG>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=10,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=10,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0)>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_v6_0.v" Line 718: Assignment to block_clk ignored, since the identifier is never used

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=0,PIPE_PIPELINE_STAGES=0,AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01011000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV
_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0110000000010001,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LIN
K_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b01,LINK_CAP_MAX_LINK_WIDTH=6'b01,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255
,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM
_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_T
X_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01011000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DE
V_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0110000000010001,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_
CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b01,LINK_CAP_MAX_LINK_WIDTH=6'b01,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_F
TS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,REC
RC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_
LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1166: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1167: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1168: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1169: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1170: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1171: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1172: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1173: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1252: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1253: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1254: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1255: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1256: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1259: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1260: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1261: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1273: Assignment to TRNRDLLPSRCRDYN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=6'b01,LINK_CAP_MAX_LINK_SPEED=4'b01,PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=0)>.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 330: Net <pipe_rx1_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 331: Net <pipe_rx1_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 332: Net <pipe_rx2_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 333: Net <pipe_rx2_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 334: Net <pipe_rx3_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 335: Net <pipe_rx3_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 336: Net <pipe_rx4_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 337: Net <pipe_rx4_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 338: Net <pipe_rx5_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 339: Net <pipe_rx5_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 340: Net <pipe_rx6_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 341: Net <pipe_rx6_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 342: Net <pipe_rx7_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_pipe_v6.v" Line 343: Net <pipe_rx7_data_q[15]> does not have a driver.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=6'b01,LINK_CAP_MAX_LINK_SPEED=4'b01,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=6'b01,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.
WARNING:HDLCompiler:413 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 180: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_drp_chanalign_fix_3752_v6.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=4,TX_CLK25_DIVIDER=4,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=10
'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000000001000,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,VC0_TX_LASTPACKET=29,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,VC0_RX_LIMIT=13'b011111111111,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0)>.
"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 4
"E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 4

Elaborating module <pcie_brams_v6(NUM_BRAMS=4,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)>.
WARNING:HDLCompiler:1016 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b010010)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b010010,WRITE_WIDTH_A=7'b010010,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1886: Size mismatch in connection of port <mim_tx_rdata>. Formal port size is 72-bit while actual signal size is 69-bit.
WARNING:HDLCompiler:189 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_2_0_v6.v" Line 1894: Size mismatch in connection of port <mim_rx_rdata>. Formal port size is 72-bit while actual signal size is 68-bit.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=6'b01)>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\pcie_v6_0\source\pcie_v6_0.v" Line 985: Assignment to rx_func_level_reset_n ignored, since the identifier is never used

Elaborating module <fifo_32_2k>.
WARNING:HDLCompiler:1499 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\fifo_32_2k.v" Line 40: Empty module <fifo_32_2k> remains a black box.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\DEC_TOP.v" Line 103: Assignment to rx_full ignored, since the identifier is never used

Elaborating module <fifo_32_64k>.
WARNING:HDLCompiler:1499 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\fifo_32_64k.v" Line 40: Empty module <fifo_32_64k> remains a black box.
Going to vhdl side to elaborate module aurora_module

Elaborating entity <aurora_module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\aurora_module.vhd" Line 63: <ibufds_gtxe1> remains a black-box since it has no binding entity.

Elaborating entity <Aurora_V10_CLOCK_MODULE> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\Aurora_V10_clock_module.vhd" Line 124: <mmcm_adv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\Aurora_V10_clock_module.vhd" Line 113: <bufg> remains a black-box since it has no binding entity.

Elaborating entity <Aurora_V10> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\aurora_v10.vhd" Line 492: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\aurora_v10.vhd" Line 494: Assignment to all_soft_err_i ignored, since the identifier is never used

Elaborating entity <Aurora_V10_AURORA_LANE_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_LANE_INIT_SM_4BYTE> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_lane_init_sm_4byte.vhd" Line 180: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_lane_init_sm_4byte.vhd" Line 424: Assignment to prev_char_was_comma_r ignored, since the identifier is never used

Elaborating entity <Aurora_V10_CHBOND_COUNT_DEC_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_SYM_GEN_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_SYM_DEC_4BYTE> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 269. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 292. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 315. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 338. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 361. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 384. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 407. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_sym_dec_4byte.vhd" Line 430. Case statement is complete. others clause is never selected

Elaborating entity <Aurora_V10_ERR_DETECT_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_GTX_WRAPPER> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\gt\aurora_v10_transceiver_wrapper.vhd" Line 258: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\gt\aurora_v10_transceiver_wrapper.vhd" Line 267: Assignment to chbondi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\example_design\gt\aurora_v10_transceiver_wrapper.vhd" Line 362: Assignment to open_txbufstatus ignored, since the identifier is never used

Elaborating entity <AURORA_V10_GTX> (architecture <RTL>) with generics from library <work>.

Elaborating entity <Aurora_V10_GLOBAL_LOGIC> (architecture <MAPPED>) from library <work>.

Elaborating entity <Aurora_V10_CHANNEL_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_channel_init_sm.vhd" Line 205: Assignment to tied_to_vcc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_channel_init_sm.vhd" Line 206: Assignment to tied_to_gnd ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_channel_init_sm.vhd" Line 179: <fd> remains a black-box since it has no binding entity.

Elaborating entity <Aurora_V10_IDLE_AND_VER_GEN> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_idle_and_ver_gen.vhd" Line 244. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_idle_and_ver_gen.vhd" Line 171: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "E:\DAS\DEC_V10\DEC_V10.ise\DEC_V10_1120\ipcore_dir\aurora_v10\src\aurora_v10_idle_and_ver_gen.vhd" Line 138: <fd> remains a black-box since it has no binding entity.

Elaborating entity <Aurora_V10_CHANNEL_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_AXI_TO_LL> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <Aurora_V10_TX_STREAM> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_LL_TO_AXI> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <Aurora_V10_RX_STREAM> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_STANDARD_CC_MODULE> (architecture <RTL>) from library <work>.

Elaborating entity <Aurora_V10_RESET_LOGIC> (architecture <MAPPED>) from library <work>.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DEC_TOP>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/dec_top.v".
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/dec_top.v" line 67: Output port <refclkout> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/dec_top.v" line 97: Output port <full> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/dec_top.v" line 138: Output port <rd_data_count> of the instance <TX_FIFO_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DEC_TOP> synthesized.

Synthesizing Unit <xilinx_pci_exp_ep>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/xilinx_pci_exp_ep.v".
WARNING:Xst:3136 - Property "syn_noclockbuf" (value "1") has not been applied on proper HDL object.
WARNING:Xst:3136 - Property "syn_noclockbuf" (value "1") has not been applied on proper HDL object.
    Set property "MAX_FANOUT = 100000" for signal <trn_clk_c>.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/xilinx_pci_exp_ep.v" line 401: Output port <cfg_pmcsr_powerstate> of the instance <ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/xilinx_pci_exp_ep.v" line 401: Output port <cfg_pmcsr_pme_en> of the instance <ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/xilinx_pci_exp_ep.v" line 401: Output port <cfg_pmcsr_pme_status> of the instance <ep> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xilinx_pci_exp_ep> synthesized.

Synthesizing Unit <pcie_app_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/v6_pci_exp_64b_app.v".
        INTERFACE_WIDTH = 64
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:2898 - Port 'cfg_phant_func_supported', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'cfg_phant_func_en', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:647 - Input <trn_fc_cpld<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cplh<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_npd<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_nph<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_pd<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_ph<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand2<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state_n<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_width<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_initial_link_width<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_lane_reversal_mode<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_tcfg_req_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_terr_drop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rerrfwd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixfm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_gen2_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_partner_gen2_supported> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_upcfg_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_received_hot_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/v6_pci_exp_64b_app.v" line 243: Output port <trn_rcpl_streaming_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/v6_pci_exp_64b_app.v" line 243: Output port <trn_tstr_n> of the instance <BMD> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pl_directed_link_change> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pl_directed_link_width> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pl_directed_link_speed> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pl_directed_link_auton> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pl_upstream_prefer_deemph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_app_v6> synthesized.

Synthesizing Unit <BMD>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd.v".
        INTERFACE_WIDTH = 64
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00010100
    Set property "syn_hier = hard".
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd.v" line 238: Output port <trn_rnp_ok_n> of the instance <BMD_EP> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BMD> synthesized.

Synthesizing Unit <BMD_EP>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep.v".
        INTERFACE_WIDTH = 64
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:647 - Input <cfg_rd_comp_bound> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep.v" line 401: Output port <mrd_phant_func_dis1_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep.v" line 401: Output port <mwr_phant_func_dis1_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BMD_EP> synthesized.

Synthesizing Unit <BMD_EP_MEM_ACCESS>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v".
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:647 - Input <wr_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v" line 417: Output port <mrd_up_addr_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v" line 417: Output port <mwr_up_addr_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v" line 417: Output port <cfg_interrupt_di> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v" line 417: Output port <mrd_64b_en_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v" line 417: Output port <mwr_64b_en_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem_access.v" line 417: Output port <rd_metering_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mem_write_en>.
    Found 32-bit register for signal <mem_wr_data>.
    Found 4-bit register for signal <wr_mem_state>.
    Found 32-bit register for signal <pre_wr_data>.
    Found finite state machine <FSM_0> for signal <wr_mem_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_4_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_EP_MEM_ACCESS> synthesized.

Synthesizing Unit <BMD_EP_MEM>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_ep_mem.v".
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <wr_d_i<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_d_i<8:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_d_i<17:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_d_i<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpl_ur_found_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpl_ur_tag_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_do<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_mmenable<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <listdata_cnt_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_speed_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpld_malformed_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msienable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mrd_done_flag>.
    Found 1-bit register for signal <mwr_done_flag>.
    Found 1-bit register for signal <mrd_start_o>.
    Found 1-bit register for signal <mrd_int_dis_o>.
    Found 32-bit register for signal <mrd_addr_o>.
    Found 32-bit register for signal <mrd_len_o>.
    Found 3-bit register for signal <mrd_tlp_tc_o>.
    Found 1-bit register for signal <mrd_64b_en_o>.
    Found 8-bit register for signal <mrd_up_addr_o>.
    Found 1-bit register for signal <mrd_relaxed_order_o>.
    Found 1-bit register for signal <mrd_nosnoop_o>.
    Found 1-bit register for signal <mrd_phant_func_dis1_o>.
    Found 1-bit register for signal <mwr_phant_func_dis1_o>.
    Found 1-bit register for signal <mwr_start_o>.
    Found 1-bit register for signal <mwr_int_dis_o>.
    Found 32-bit register for signal <mwr_addr_o>.
    Found 32-bit register for signal <mwr_count_o>.
    Found 32-bit register for signal <mwr_data_o>.
    Found 3-bit register for signal <mwr_tlp_tc_o>.
    Found 1-bit register for signal <mwr_64b_en_o>.
    Found 8-bit register for signal <mwr_up_addr_o>.
    Found 1-bit register for signal <mwr_relaxed_order_o>.
    Found 1-bit register for signal <mwr_nosnoop_o>.
    Found 1-bit register for signal <cpl_streaming_o>.
    Found 1-bit register for signal <rd_metering_o>.
    Found 1-bit register for signal <trn_rnp_ok_n_o>.
    Found 1-bit register for signal <trn_tstr_n_o>.
    Found 8-bit register for signal <mwr_wrr_cnt_o>.
    Found 8-bit register for signal <mrd_wrr_cnt_o>.
    Found 1-bit register for signal <mrd_done_o>.
    Found 32-bit register for signal <acq_time_o>.
    Found 32-bit register for signal <acq_count_o>.
    Found 2-bit register for signal <stop_mode_o>.
    Found 32-bit register for signal <acq_param_dw0_o>.
    Found 32-bit register for signal <acq_param_dw1_o>.
    Found 1-bit register for signal <acq_stop_o>.
    Found 1-bit register for signal <acq_init_o>.
    Found 1-bit register for signal <acq_start_o>.
    Found 1-bit register for signal <acq_start_flag>.
    Found 1-bit register for signal <acq_stop_flag>.
    Found 1-bit register for signal <acq_init_flag>.
    Found 1-bit register for signal <acq_dma_wr_en_flag>.
    Found 8-bit register for signal <cfg_interrupt_di>.
    Found 1-bit register for signal <cfg_interrupt_legacyclr>.
    Found 1-bit register for signal <init_rst_o>.
    Found 32-bit register for signal <rd_d_o>.
    Found 16-bit register for signal <int_cnt>.
    Found 16-bit register for signal <intclr_cnt>.
    Found 1-bit register for signal <init_rst>.
    Found 16-bit adder for signal <int_cnt[15]_GND_9_o_add_127_OUT> created at line 907.
    Found 16-bit adder for signal <intclr_cnt[15]_GND_9_o_add_133_OUT> created at line 922.
    Found 32-bit 22-to-1 multiplexer for signal <_n0392> created at line 550.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 429 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <BMD_EP_MEM> synthesized.

Synthesizing Unit <BMD_RX_ENGINE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_64_rx_engine.v".
WARNING:Xst:647 - Input <trn_rd<51:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rbar_hit_n<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rsrc_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <acq_stop_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_start_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <trn_rdst_rdy_n>.
    Found 1-bit register for signal <req_compl_o>.
    Found 3-bit register for signal <req_tc_o>.
    Found 1-bit register for signal <req_td_o>.
    Found 1-bit register for signal <req_ep_o>.
    Found 2-bit register for signal <req_attr_o>.
    Found 10-bit register for signal <req_len_o>.
    Found 16-bit register for signal <req_rid_o>.
    Found 8-bit register for signal <req_tag_o>.
    Found 8-bit register for signal <req_be_o>.
    Found 11-bit register for signal <addr_o>.
    Found 8-bit register for signal <wr_be_o>.
    Found 32-bit register for signal <wr_data_o>.
    Found 1-bit register for signal <wr_en_o>.
    Found 8-bit register for signal <cpl_ur_found_o>.
    Found 8-bit register for signal <cpl_ur_tag_o>.
    Found 1-bit register for signal <cpld_malformed_o>.
    Found 1-bit register for signal <cpld_done_o>.
    Found 7-bit register for signal <cpld_real_size>.
    Found 7-bit register for signal <cpld_tlp_size>.
    Found 1-bit register for signal <fifo_wr_en_o>.
    Found 32-bit register for signal <fifo_wr_data_o>.
    Found 32-bit register for signal <fifo_wr_data_low>.
    Found 1-bit register for signal <mrd_start>.
    Found 1-bit register for signal <acq_stop_to_rst_txfifo_o>.
    Found 1-bit register for signal <list_sync>.
    Found 8-bit register for signal <rst_txfifo_delay_cnt>.
    Found 32-bit register for signal <acq_param_dw0>.
    Found 32-bit register for signal <acq_param_dw1>.
    Found 1-bit register for signal <acq_start>.
    Found 1-bit register for signal <acq_stop>.
    Found 1-bit register for signal <acq_init>.
    Found 32-bit register for signal <cmd_length>.
    Found 15-bit register for signal <bmd_64_rx_state>.
    Found finite state machine <FSM_1> for signal <bmd_64_rx_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 74                                             |
    | Inputs             | 24                                             |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000001                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <rst_txfifo_delay_cnt[7]_GND_10_o_add_12_OUT> created at line 344.
    Found 8-bit adder for signal <cpl_ur_found_o[7]_GND_10_o_add_28_OUT> created at line 418.
    Found 7-bit adder for signal <cpld_real_size[6]_GND_10_o_add_95_OUT> created at line 586.
    Found 7-bit adder for signal <cpld_real_size[6]_GND_10_o_add_100_OUT> created at line 598.
    Found 7-bit comparator equal for signal <cpld_tlp_size[6]_INV_50_o> created at line 586
    Found 7-bit comparator equal for signal <cpld_tlp_size[6]_INV_51_o> created at line 598
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 310 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  87 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_RX_ENGINE> synthesized.

Synthesizing Unit <BMD_TX_ENGINE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_64_tx_engine.v".
WARNING:Xst:647 - Input <trn_tbuf_av<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_addr_i<10:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_tag_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_data_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_count_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_wrr_cnt_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_tag_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_phant_func_supported_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <acq_time_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_count_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_phant_func_dis1_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_phant_func_dis1_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_phant_func_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <trn_tsof_n>.
    Found 1-bit register for signal <trn_teof_n>.
    Found 1-bit register for signal <trn_tsrc_rdy_n>.
    Found 1-bit register for signal <trn_tsrc_dsc_n>.
    Found 64-bit register for signal <trn_td>.
    Found 8-bit register for signal <trn_trem_n>.
    Found 32-bit register for signal <user_length_DW>.
    Found 32-bit register for signal <list_length_DW>.
    Found 32-bit register for signal <t_mwr_addr>.
    Found 12-bit register for signal <t_mwr_addr_offset>.
    Found 1-bit register for signal <last_list_data>.
    Found 1-bit register for signal <one_pack_done>.
    Found 32-bit register for signal <listdata_cnt_o>.
    Found 1-bit register for signal <compl_done_o>.
    Found 1-bit register for signal <mwr_done_o>.
    Found 1-bit register for signal <mwr_done>.
    Found 1-bit register for signal <mwr_speed_o>.
    Found 1-bit register for signal <mrd_done>.
    Found 16-bit register for signal <list_cnt>.
    Found 10-bit register for signal <TX_LENGTH>.
    Found 1-bit register for signal <fifo_rd_en_o>.
    Found 1-bit register for signal <time_over_cnt_clr>.
    Found 1-bit register for signal <time_over_cnt_en>.
    Found 1-bit register for signal <time_over>.
    Found 1-bit register for signal <mwr_start>.
    Found 32-bit register for signal <acq_count>.
    Found 1-bit register for signal <acq_count_out>.
    Found 1-bit register for signal <acq_stop>.
    Found 1-bit register for signal <acq_start>.
    Found 2-bit register for signal <stop_mode>.
    Found 1-bit register for signal <acq_stop_out>.
    Found 1-bit register for signal <acq_stop_wait>.
    Found 1-bit register for signal <link_on>.
    Found 1-bit register for signal <gc_op_o>.
    Found 1-bit register for signal <list_sync_o>.
    Found 4-bit register for signal <list_sync_cnt>.
    Found 1-bit register for signal <mrd_start>.
    Found 1-bit register for signal <mrd_int_i>.
    Found 1-bit register for signal <mrd_int_en>.
    Found 32-bit register for signal <t_mrd_addr>.
    Found 32-bit register for signal <mrd_tlp_len>.
    Found 32-bit register for signal <mrd_len>.
    Found 16-bit register for signal <mrd_tlp_cnt>.
    Found 12-bit register for signal <t_mrd_addr_offset>.
    Found 8-bit register for signal <pet_cmd>.
    Found 32-bit register for signal <immediate_coin_cnt>.
    Found 32-bit register for signal <delay_coin_cnt>.
    Found 1-bit register for signal <link_offline>.
    Found 16-bit register for signal <user_pack_cnt>.
    Found 16-bit register for signal <user_pack_error>.
    Found 19-bit register for signal <bmd_64_tx_state>.
    Found 32-bit register for signal <time_over_cnt_value>.
    Found 1-bit register for signal <mwr_len_o_tmp<31>>.
    Found 1-bit register for signal <mwr_len_o_tmp<30>>.
    Found 1-bit register for signal <mwr_len_o_tmp<29>>.
    Found 1-bit register for signal <mwr_len_o_tmp<28>>.
    Found 1-bit register for signal <mwr_len_o_tmp<27>>.
    Found 1-bit register for signal <mwr_len_o_tmp<26>>.
    Found 1-bit register for signal <mwr_len_o_tmp<25>>.
    Found 1-bit register for signal <mwr_len_o_tmp<24>>.
    Found 1-bit register for signal <mwr_len_o_tmp<23>>.
    Found 1-bit register for signal <mwr_len_o_tmp<22>>.
    Found 1-bit register for signal <mwr_len_o_tmp<21>>.
    Found 1-bit register for signal <mwr_len_o_tmp<20>>.
    Found 1-bit register for signal <mwr_len_o_tmp<19>>.
    Found 1-bit register for signal <mwr_len_o_tmp<18>>.
    Found 1-bit register for signal <mwr_len_o_tmp<17>>.
    Found 1-bit register for signal <mwr_len_o_tmp<16>>.
    Found 1-bit register for signal <mwr_len_o_tmp<15>>.
    Found 1-bit register for signal <mwr_len_o_tmp<14>>.
    Found 1-bit register for signal <mwr_len_o_tmp<13>>.
    Found 1-bit register for signal <mwr_len_o_tmp<12>>.
    Found 1-bit register for signal <mwr_len_o_tmp<11>>.
    Found 1-bit register for signal <mwr_len_o_tmp<10>>.
    Found 1-bit register for signal <mwr_len_o_tmp<9>>.
    Found 1-bit register for signal <mwr_len_o_tmp<8>>.
    Found 1-bit register for signal <mwr_len_o_tmp<7>>.
    Found 1-bit register for signal <mwr_len_o_tmp<6>>.
    Found 1-bit register for signal <mwr_len_o_tmp<5>>.
    Found 1-bit register for signal <mwr_len_o_tmp<4>>.
    Found 1-bit register for signal <mwr_len_o_tmp<3>>.
    Found 1-bit register for signal <mwr_len_o_tmp<2>>.
    Found 1-bit register for signal <mwr_len_o_tmp<1>>.
    Found 1-bit register for signal <mwr_len_o_tmp<0>>.
    Found 32-bit register for signal <header_7e7e7e>.
    Found 32-bit register for signal <user_data_h_DW>.
    Found 32-bit register for signal <user_data_l_DW>.
    Found 32-bit register for signal <time_over_cnt>.
    Found 1-bit register for signal <time_over_cnt_end>.
    Found 32-bit register for signal <time_over_1ms_cnt>.
    Found 1-bit register for signal <req_compl_q>.
    Found finite state machine <FSM_2> for signal <bmd_64_tx_state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 179                                            |
    | Inputs             | 29                                             |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000001                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <mrd_len[31]_GND_11_o_sub_59_OUT> created at line 812.
    Found 32-bit subtractor for signal <list_length_DW[31]_GND_11_o_sub_166_OUT> created at line 1045.
    Found 32-bit subtractor for signal <list_length_DW[31]_GND_11_o_sub_202_OUT> created at line 1082.
    Found 32-bit subtractor for signal <acq_count[31]_list_length_DW[31]_sub_256_OUT> created at line 1155.
    Found 32-bit subtractor for signal <user_length_DW[31]_GND_11_o_sub_364_OUT> created at line 1498.
    Found 32-bit subtractor for signal <user_length_DW[31]_GND_11_o_sub_365_OUT> created at line 1504.
    Found 32-bit adder for signal <t_mrd_addr[31]_GND_11_o_add_56_OUT> created at line 804.
    Found 16-bit adder for signal <mrd_tlp_cnt[15]_GND_11_o_add_59_OUT> created at line 813.
    Found 32-bit adder for signal <t_mwr_addr[31]_GND_11_o_add_72_OUT> created at line 923.
    Found 32-bit adder for signal <immediate_coin_cnt[31]_GND_11_o_add_151_OUT> created at line 1026.
    Found 32-bit adder for signal <delay_coin_cnt[31]_GND_11_o_add_155_OUT> created at line 1028.
    Found 4-bit adder for signal <list_sync_cnt[3]_GND_11_o_add_160_OUT> created at line 1036.
    Found 10-bit adder for signal <list_length_DW[9]_GND_11_o_add_193_OUT> created at line 1068.
    Found 16-bit adder for signal <list_cnt[15]_GND_11_o_add_202_OUT> created at line 1083.
    Found 16-bit adder for signal <user_pack_error[15]_GND_11_o_add_235_OUT> created at line 1119.
    Found 16-bit adder for signal <user_pack_cnt[15]_GND_11_o_add_239_OUT> created at line 1124.
    Found 32-bit adder for signal <time_over_1ms_cnt[31]_GND_11_o_add_592_OUT> created at line 1639.
    Found 32-bit adder for signal <time_over_cnt[31]_GND_11_o_add_597_OUT> created at line 1643.
    Found 32-bit comparator greater for signal <n0126> created at line 805
    Found 4-bit comparator greater for signal <list_sync_cnt[3]_PWR_11_o_LessThan_159_o> created at line 1035
    Found 32-bit comparator lessequal for signal <n0369> created at line 1066
    Found 16-bit comparator equal for signal <n0406> created at line 1118
    Found 32-bit comparator lessequal for signal <n0422> created at line 1134
    Found 32-bit comparator greater for signal <time_over_1ms_cnt[31]_GND_11_o_LessThan_592_o> created at line 1638
    Found 32-bit comparator equal for signal <time_over_cnt[31]_time_over_cnt_value[31]_equal_601_o> created at line 1645
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 758 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 422 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_TX_ENGINE> synthesized.

Synthesizing Unit <BMD_INTR_CTRL>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/bmd_intr_ctrl.v".
        Tcq = 1
    Found 10-bit register for signal <intr_state>.
    Found finite state machine <FSM_3> for signal <intr_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_66_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000001                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <debug>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intr_n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intr_assert_n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intr_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_INTR_CTRL> synthesized.

Synthesizing Unit <BMD_TO_CTRL>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/nouse/bmd_to_ctrl.v".
    Found 1-bit register for signal <cfg_turnoff_ok_n>.
    Found 1-bit register for signal <trn_pending>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <BMD_TO_CTRL> synthesized.

Synthesizing Unit <BMD_CFG_CTRL>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/bmd1052/nouse/bmd_cfg_ctrl.v".
WARNING:Xst:647 - Input <cfg_do<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_do<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cfg_rd_en_n>.
    Found 6-bit register for signal <cfg_cap_max_lnk_width>.
    Found 3-bit register for signal <cfg_cap_max_payload_size>.
    Found 5-bit register for signal <cfg_intf_state>.
    Found 1-bit register for signal <cfg_bme_state>.
    Found 10-bit register for signal <cfg_dwaddr>.
    Found finite state machine <FSM_4> for signal <cfg_intf_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_196_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit comparator equal for signal <n0015> created at line 146
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_CFG_CTRL> synthesized.

Synthesizing Unit <pcie_v6_0>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001011000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0010
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEVICE_ID = 16'b0110000000010001
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_NEXTPTR = 12'b000000000000
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INTERRUPT_PIN = 8'b00000001
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        LINK_CAP_MAX_LINK_WIDTH = 6'b000001
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0000
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b000001
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        REF_CLK_FREQ = 0
        REVISION_ID = 8'b00000000
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 16'b0000000000000111
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 12'b000000000000
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0011111111111
        VC0_TOTAL_CREDITS_CD = 308
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 308
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        CAPABILITIES_PTR = 8'b01000000
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_VERSION = 4'b0001
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 5'b01100
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_NEXTPTR = 8'b01100000
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 8'b00000001
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_VERSION = 4'b0001
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 708: Output port <block_clk> of the instance <pcie_clocking_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <TRNRECRCERRN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_v6_0.v" line 969: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pcie_v6_0> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_reset_delay_v6.v".
        PL_FAST_TRAIN = "FALSE"
        REF_CLK_FREQ = 0
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_22_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_22_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_22_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_clocking_v6.v".
        IS_ENDPOINT = "TRUE"
        CAP_LINK_WIDTH = 6'b000001
        CAP_LINK_SPEED = 4'b0001
        REF_CLK_FREQ = 0
        USER_CLK_FREQ = 2
WARNING:Xst:647 - Input <sel_lnk_width<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <block_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_2_0_v6.v".
        TCQ = 1
        REF_CLK_FREQ = 0
        PIPE_PIPELINE_STAGES = 0
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CAPABILITIES_PTR = 8'b01000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001011000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0010
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEVICE_ID = 16'b0110000000010001
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_NEXTPTR = 12'b000000000000
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = 4'b0001
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INFER_EI = 5'b01100
        INTERRUPT_PIN = 8'b00000001
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        LINK_CAP_MAX_LINK_WIDTH = 6'b000001
        LINK_CAP_RSVD_23_22 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0000
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b000001
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = 8'b01100000
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_ID = 8'b00000001
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REVISION_ID = 8'b00000000
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        SUBSYSTEM_ID = 16'b0000000000000111
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UR_INV_REQ = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 12'b000000000000
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = 4'b0001
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0011111111111
        VC0_TOTAL_CREDITS_CD = 308
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 308
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_pipe_v6.v".
        NO_OF_LANES = 6'b000001
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_tx1_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pipe_rx1_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx1_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx2_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx2_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx3_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx3_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx4_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx4_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_pipe_misc_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_pipe_lane_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_gtx_v6.v".
        NO_OF_LANES = 6'b000001
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_gtx_v6.v" line 254: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_32_o_sub_48_OUT> created at line 484.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_32_o_add_40_OUT> created at line 464.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/gtx_wrapper_v6.v".
        NO_OF_LANES = 6'b000001
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <TXRESETDONE_q>.
    Found 1-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/gtx_drp_chanalign_fix_3752_v6.v".
        C_SIMULATION = 0
WARNING:Xst:647 - Input <dout<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_5> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n_INV_217_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_34_o_add_14_OUT> created at line 180.
    Found 16x32-bit Read Only RAM for signal <_n0098>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/gtx_rx_valid_filter_v6.v".
        CLK_COR_MIN_LAT = 28
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_6> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_35_o_add_55_OUT> created at line 308.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_35_o_add_62_OUT> created at line 328.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 360.
    Found 5-bit comparator greater for signal <PWR_35_o_rxvld_count[4]_LessThan_43_o> created at line 283
    Found 4-bit comparator lessequal for signal <n0093> created at line 356
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/gtx_tx_sync_rate_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 40                                             |
    | Inputs             | 10                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_37_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_37_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_bram_top_v6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        VC0_TX_LASTPACKET = 29
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        VC0_RX_LIMIT = 13'b0011111111111
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_brams_v6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_brams_v6> synthesized.

Synthesizing Unit <pcie_bram_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b0010010
WARNING:Xst:647 - Input <waddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/pcie_v6_0/source/pcie_upconfig_fix_3451_v6.v".
        UPSTREAM_FACING = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        LINK_CAP_MAX_LINK_WIDTH = 6'b000001
WARNING:Xst:647 - Input <pl_ltssm_state<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

Synthesizing Unit <aurora_module>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_module.vhd".
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_module.vhd" line 188: Output port <ODIV2> of the instance <IBUFDS_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora_module> synthesized.

Synthesizing Unit <Aurora_V10_CLOCK_MODULE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd".
        MULT = 16.0
        DIVIDE = 1
        CLK_PERIOD = 16.0
        OUT0_DIVIDE = 32.0
        OUT1_DIVIDE = 16
        OUT2_DIVIDE = 32
        OUT3_DIVIDE = 16
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <DO> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKFBOUTB> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKFBSTOPPED> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKINSTOPPED> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT0B> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT1B> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT2> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT2B> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT3> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT3B> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT4> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT5> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <CLKOUT6> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <DRDY> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_clock_module.vhd" line 221: Output port <PSDONE> of the instance <mmcm_adv_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Aurora_V10_CLOCK_MODULE> synthesized.

Synthesizing Unit <Aurora_V10>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd".
        SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 528: Output port <CHANNEL_BOND_LOAD> of the instance <Aurora_V10_aurora_lane_4byte_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 585: Output port <RXRECCLK1_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 585: Output port <RXRECCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 585: Output port <TXOUTCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 677: Output port <LL_OP_REM> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 677: Output port <LL_OP_SOF_N> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 677: Output port <LL_OP_EOF_N> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 746: Output port <AXI4_S_OP_TKEEP> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 746: Output port <AXI4_S_OP_TLAST> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/aurora_v10.vhd" line 746: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Aurora_V10> synthesized.

Synthesizing Unit <Aurora_V10_AURORA_LANE_4BYTE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_aurora_lane_4byte.vhd".
    Summary:
	no macro.
Unit <Aurora_V10_AURORA_LANE_4BYTE> synthesized.

Synthesizing Unit <Aurora_V10_LANE_INIT_SM_4BYTE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_lane_init_sm_4byte.vhd".
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT_Buffer>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 4-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <consecutive_commas_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <begin_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_58_o_add_0_OUT> created at line 355.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
Unit <Aurora_V10_LANE_INIT_SM_4BYTE> synthesized.

Synthesizing Unit <Aurora_V10_CHBOND_COUNT_DEC_4BYTE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_chbond_count_dec_4byte.vhd".
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD_Buffer<0:0>> (without init value) have a constant value of 0 in block <Aurora_V10_CHBOND_COUNT_DEC_4BYTE>.
    Summary:
	no macro.
Unit <Aurora_V10_CHBOND_COUNT_DEC_4BYTE> synthesized.

Synthesizing Unit <Aurora_V10_SYM_GEN_4BYTE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_sym_gen_4byte.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <gen_ecp_r>.
    Found 2-bit register for signal <gen_pad_r>.
    Found 32-bit register for signal <tx_pe_data_r>.
    Found 2-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 4-bit register for signal <gen_k_r>.
    Found 4-bit register for signal <gen_r_r>.
    Found 4-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_sp_r>.
    Found 1-bit register for signal <gen_spa_r>.
    Found 1-bit register for signal <TX_DATA_Buffer<31>>.
    Found 1-bit register for signal <TX_DATA_Buffer<30>>.
    Found 1-bit register for signal <TX_DATA_Buffer<29>>.
    Found 1-bit register for signal <TX_DATA_Buffer<28>>.
    Found 1-bit register for signal <TX_DATA_Buffer<27>>.
    Found 1-bit register for signal <TX_DATA_Buffer<26>>.
    Found 1-bit register for signal <TX_DATA_Buffer<25>>.
    Found 1-bit register for signal <TX_DATA_Buffer<24>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<23>>.
    Found 1-bit register for signal <TX_DATA_Buffer<22>>.
    Found 1-bit register for signal <TX_DATA_Buffer<21>>.
    Found 1-bit register for signal <TX_DATA_Buffer<20>>.
    Found 1-bit register for signal <TX_DATA_Buffer<19>>.
    Found 1-bit register for signal <TX_DATA_Buffer<18>>.
    Found 1-bit register for signal <TX_DATA_Buffer<17>>.
    Found 1-bit register for signal <TX_DATA_Buffer<16>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<15>>.
    Found 1-bit register for signal <TX_DATA_Buffer<14>>.
    Found 1-bit register for signal <TX_DATA_Buffer<13>>.
    Found 1-bit register for signal <TX_DATA_Buffer<12>>.
    Found 1-bit register for signal <TX_DATA_Buffer<11>>.
    Found 1-bit register for signal <TX_DATA_Buffer<10>>.
    Found 1-bit register for signal <TX_DATA_Buffer<9>>.
    Found 1-bit register for signal <TX_DATA_Buffer<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<7>>.
    Found 1-bit register for signal <TX_DATA_Buffer<6>>.
    Found 1-bit register for signal <TX_DATA_Buffer<5>>.
    Found 1-bit register for signal <TX_DATA_Buffer<4>>.
    Found 1-bit register for signal <TX_DATA_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<0>>.
    Found 2-bit register for signal <gen_scp_r>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred 172 Multiplexer(s).
Unit <Aurora_V10_SYM_GEN_4BYTE> synthesized.

Synthesizing Unit <Aurora_V10_SYM_DEC_4BYTE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_sym_dec_4byte.vhd".
WARNING:Xst:647 - Input <RX_CHAR_IS_COMMA<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <previous_cycle_data_r>.
    Found 3-bit register for signal <previous_cycle_control_r>.
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_data_r<16>>.
    Found 1-bit register for signal <word_aligned_data_r<17>>.
    Found 1-bit register for signal <word_aligned_data_r<18>>.
    Found 1-bit register for signal <word_aligned_data_r<19>>.
    Found 1-bit register for signal <word_aligned_data_r<20>>.
    Found 1-bit register for signal <word_aligned_data_r<21>>.
    Found 1-bit register for signal <word_aligned_data_r<22>>.
    Found 1-bit register for signal <word_aligned_data_r<23>>.
    Found 1-bit register for signal <word_aligned_data_r<24>>.
    Found 1-bit register for signal <word_aligned_data_r<25>>.
    Found 1-bit register for signal <word_aligned_data_r<26>>.
    Found 1-bit register for signal <word_aligned_data_r<27>>.
    Found 1-bit register for signal <word_aligned_data_r<28>>.
    Found 1-bit register for signal <word_aligned_data_r<29>>.
    Found 1-bit register for signal <word_aligned_data_r<30>>.
    Found 1-bit register for signal <word_aligned_data_r<31>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<2>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<3>>.
    Found 32-bit register for signal <rx_pe_data_r>.
    Found 32-bit register for signal <RX_PE_DATA_Buffer>.
    Found 4-bit register for signal <rx_pe_control_r>.
    Found 4-bit register for signal <rx_pad_d_r>.
    Found 2-bit register for signal <RX_PAD_Buffer>.
    Found 2-bit register for signal <RX_PE_DATA_V_Buffer>.
    Found 8-bit register for signal <rx_scp_d_r>.
    Found 2-bit register for signal <RX_SCP_Buffer>.
    Found 8-bit register for signal <rx_ecp_d_r>.
    Found 2-bit register for signal <RX_ECP_Buffer>.
    Found 8-bit register for signal <rx_sp_r>.
    Found 1-bit register for signal <RX_SP_Buffer>.
    Found 8-bit register for signal <rx_spa_r>.
    Found 1-bit register for signal <RX_SPA_Buffer>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG_Buffer>.
    Found 8-bit register for signal <got_a_d_r>.
    Found 4-bit register for signal <GOT_A_Buffer>.
    Found 8-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V_Buffer>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 2-bit register for signal <left_align_select_r>.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[7]_Mux_11_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[6]_Mux_12_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[5]_Mux_13_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[4]_Mux_14_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[3]_Mux_15_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[2]_Mux_16_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[1]_Mux_17_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[0]_Mux_18_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[31]_Mux_19_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[30]_Mux_20_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[29]_Mux_21_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[28]_Mux_22_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[27]_Mux_23_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[26]_Mux_24_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[25]_Mux_25_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[24]_Mux_26_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[23]_Mux_27_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[22]_Mux_28_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[21]_Mux_29_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[20]_Mux_30_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[19]_Mux_31_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[18]_Mux_32_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[17]_Mux_33_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[16]_Mux_34_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[15]_Mux_35_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[14]_Mux_36_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[13]_Mux_37_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[12]_Mux_38_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[11]_Mux_39_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[10]_Mux_40_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[9]_Mux_41_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[8]_Mux_42_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_control_r[0]_Mux_43_o> created at line 355.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[3]_Mux_44_o> created at line 378.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[2]_Mux_45_o> created at line 401.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[1]_Mux_46_o> created at line 424.
    Summary:
	inferred 206 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
Unit <Aurora_V10_SYM_DEC_4BYTE> synthesized.

Synthesizing Unit <Aurora_V10_ERR_DETECT_4BYTE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_err_detect_4byte.vhd".
    Found 2-bit register for signal <SOFT_ERR_Buffer>.
    Found 1-bit register for signal <HARD_ERR_Buffer>.
    Found 2-bit register for signal <good_count_0_r>.
    Found 2-bit register for signal <count_0_r>.
    Found 1-bit register for signal <bucket_full_0_r>.
    Found 2-bit register for signal <good_count_1_r>.
    Found 2-bit register for signal <count_1_r>.
    Found 1-bit register for signal <bucket_full_1_r>.
    Found 4-bit register for signal <soft_err_r>.
    Found finite state machine <FSM_9> for signal <good_count_0_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_302_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <count_0_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_302_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <good_count_1_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_302_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <count_1_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_302_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <Aurora_V10_ERR_DETECT_4BYTE> synthesized.

Synthesizing Unit <Aurora_V10_GTX_WRAPPER>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/gt/aurora_v10_transceiver_wrapper.vhd".
        SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/gt/aurora_v10_transceiver_wrapper.vhd" line 294: Output port <RXCLKCORCNT_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/gt/aurora_v10_transceiver_wrapper.vhd" line 294: Output port <RXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/gt/aurora_v10_transceiver_wrapper.vhd" line 294: Output port <TXPLLLKDET_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/gt/aurora_v10_transceiver_wrapper.vhd" line 294: Output port <TXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CHBONDDONE_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK1_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TXOUTCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit register for signal <count_for_reset>.
    Found 11-bit adder for signal <count_for_reset[10]_GND_66_o_add_3_OUT> created at line 276.
    Found 11-bit comparator greater for signal <PWR_65_o_count_for_reset[10]_LessThan_9_o> created at line 286
    Found 11-bit comparator greater for signal <count_for_reset[10]_PWR_65_o_LessThan_10_o> created at line 286
    Found 11-bit comparator greater for signal <PWR_65_o_count_for_reset[10]_LessThan_11_o> created at line 287
    Found 11-bit comparator greater for signal <count_for_reset[10]_PWR_65_o_LessThan_12_o> created at line 287
    Found 11-bit comparator greater for signal <PWR_65_o_count_for_reset[10]_LessThan_13_o> created at line 288
    Found 11-bit comparator greater for signal <count_for_reset[10]_PWR_65_o_LessThan_14_o> created at line 288
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Aurora_V10_GTX_WRAPPER> synthesized.

Synthesizing Unit <AURORA_V10_GTX>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/example_design/gt/aurora_v10_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <AURORA_V10_GTX> synthesized.

Synthesizing Unit <Aurora_V10_GLOBAL_LOGIC>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_global_logic.vhd".
    Summary:
	no macro.
Unit <Aurora_V10_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <Aurora_V10_CHANNEL_INIT_SM>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_channel_init_sm.vhd".
WARNING:Xst:647 - Input <GOT_A<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <CHANNEL_UP_Buffer>.
    Found 1-bit register for signal <START_RX_Buffer>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 16-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_90_o_add_0_OUT> created at line 330.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
Unit <Aurora_V10_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <Aurora_V10_IDLE_AND_VER_GEN>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_idle_and_ver_gen.vhd".
    Found 3-bit register for signal <down_count_r>.
    Found 3-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <DID_VER_Buffer>.
    Found 4-bit register for signal <lfsr_reg>.
    Found 3-bit subtractor for signal <GND_91_o_GND_91_o_sub_7_OUT<2:0>> created at line 274.
    Found 8x3-bit Read Only RAM for signal <lfsr_reg[1]_PWR_94_o_wide_mux_4_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Aurora_V10_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <Aurora_V10_CHANNEL_ERR_DETECT>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_channel_err_detect.vhd".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR_Buffer>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR_Buffer>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL_Buffer>.
    Found 2-bit register for signal <soft_err_r>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Aurora_V10_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <Aurora_V10_AXI_TO_LL>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_axi_to_ll.vhd".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        REM_WIDTH = 2
        USE_UFC_REM = 0
    Found 1-bit register for signal <new_pkt_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Aurora_V10_AXI_TO_LL> synthesized.

Synthesizing Unit <Aurora_V10_TX_STREAM>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_tx_stream.vhd".
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <GEN_CC>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <start_r>.
    Found 1-bit register for signal <run_r>.
    Found 1-bit register for signal <tx_dst_rdy_n_r>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Aurora_V10_TX_STREAM> synthesized.

Synthesizing Unit <Aurora_V10_LL_TO_AXI>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_ll_to_axi.vhd".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        USE_UFC_REM = 0
        REM_WIDTH = 2
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit shifter logical right for signal <ll_ip_rem_inc_shift> created at line 103
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <Aurora_V10_LL_TO_AXI> synthesized.

Synthesizing Unit <Aurora_V10_RX_STREAM>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/ipcore_dir/aurora_v10/src/aurora_v10_rx_stream.vhd".
WARNING:Xst:647 - Input <RX_PAD<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_PE_DATA_V<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ECP<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <infinite_frame_started_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Aurora_V10_RX_STREAM> synthesized.

Synthesizing Unit <Aurora_V10_STANDARD_CC_MODULE>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_standard_cc_module.vhd".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 11-bit register for signal <count_12d_srl_r>.
    Found 1-bit register for signal <count_12d_flop_r>.
    Found 6-bit register for signal <prepare_count_r<4:9>>.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <reset_r>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <DO_CC>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <Aurora_V10_STANDARD_CC_MODULE> synthesized.

Synthesizing Unit <Aurora_V10_RESET_LOGIC>.
    Related source file is "e:/das/dec_v10/dec_v10.ise/dec_v10_1120/aurora_v10_reset_logic.vhd".
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Found 4-bit register for signal <reset_debounce_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <Aurora_V10_RESET_LOGIC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port Read Only RAM                   : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 39
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 16-bit adder                                          : 6
 3-bit subtractor                                      : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 6
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 10
# Registers                                            : 373
 1-bit register                                        : 226
 10-bit register                                       : 3
 11-bit register                                       : 3
 12-bit register                                       : 3
 15-bit register                                       : 1
 16-bit register                                       : 13
 2-bit register                                        : 18
 24-bit register                                       : 1
 3-bit register                                        : 10
 32-bit register                                       : 38
 4-bit register                                        : 18
 5-bit register                                        : 3
 6-bit register                                        : 4
 64-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 29
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 19
 1-bit comparator equal                                : 2
 11-bit comparator greater                             : 6
 16-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
# Multiplexers                                         : 801
 1-bit 2-to-1 multiplexer                              : 481
 1-bit 4-to-1 multiplexer                              : 36
 10-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 35
 2-bit 2-to-1 multiplexer                              : 19
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 103
 32-bit 22-to-1 multiplexer                            : 1
 4-bit 2-to-1 multiplexer                              : 14
 64-bit 2-to-1 multiplexer                             : 25
 7-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 59
# Logic shifters                                       : 1
 4-bit shifter logical right                           : 1
# FSMs                                                 : 13
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_32_2k.ngc>.
Reading core <ipcore_dir/fifo_32_64k.ngc>.
Loading core <fifo_32_2k> for timing and area information for instance <RX_FIFO>.
Loading core <fifo_32_64k> for timing and area information for instance <TX_FIFO_1>.
Loading core <fifo_32_64k> for timing and area information for instance <TX_FIFO_0>.
WARNING:Xst:1290 - Hierarchical block <Aurora_V10_chbond_count_dec_4byte_i> is unconnected in block <Aurora_V10_aurora_lane_4byte_0_i>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <time_over_cnt_value_2> in Unit <EP_TX> is equivalent to the following 2 FFs/Latches, which will be removed : <time_over_cnt_value_3> <time_over_cnt_value_5> 
INFO:Xst:2261 - The FF/Latch <time_over_cnt_value_4> in Unit <EP_TX> is equivalent to the following 3 FFs/Latches, which will be removed : <time_over_cnt_value_9> <time_over_cnt_value_10> <time_over_cnt_value_13> 
INFO:Xst:2261 - The FF/Latch <t_mwr_addr_offset_0> in Unit <EP_TX> is equivalent to the following 21 FFs/Latches, which will be removed : <t_mwr_addr_offset_1> <t_mwr_addr_offset_2> <t_mwr_addr_offset_3> <t_mwr_addr_offset_4> <t_mwr_addr_offset_5> <t_mwr_addr_offset_6> <t_mwr_addr_offset_8> <t_mwr_addr_offset_9> <t_mwr_addr_offset_10> <t_mwr_addr_offset_11> <t_mrd_addr_offset_0> <t_mrd_addr_offset_1> <t_mrd_addr_offset_2> <t_mrd_addr_offset_3> <t_mrd_addr_offset_4> <t_mrd_addr_offset_5> <t_mrd_addr_offset_6> <t_mrd_addr_offset_8> <t_mrd_addr_offset_9> <t_mrd_addr_offset_10> <t_mrd_addr_offset_11> 
INFO:Xst:2261 - The FF/Latch <t_mwr_addr_offset_7> in Unit <EP_TX> is equivalent to the following FF/Latch, which will be removed : <t_mrd_addr_offset_7> 
INFO:Xst:2261 - The FF/Latch <time_over_cnt_value_0> in Unit <EP_TX> is equivalent to the following 23 FFs/Latches, which will be removed : <time_over_cnt_value_1> <time_over_cnt_value_6> <time_over_cnt_value_7> <time_over_cnt_value_11> <time_over_cnt_value_12> <time_over_cnt_value_14> <time_over_cnt_value_15> <time_over_cnt_value_16> <time_over_cnt_value_17> <time_over_cnt_value_18> <time_over_cnt_value_19> <time_over_cnt_value_20> <time_over_cnt_value_21> <time_over_cnt_value_22> <time_over_cnt_value_23> <time_over_cnt_value_24> <time_over_cnt_value_25> <time_over_cnt_value_26> <time_over_cnt_value_27> <time_over_cnt_value_28> <time_over_cnt_value_29> <time_over_cnt_value_30> <time_over_cnt_value_31> 
INFO:Xst:2261 - The FF/Latch <mrd_len_o_16> in Unit <EP_MEM> is equivalent to the following 15 FFs/Latches, which will be removed : <mrd_len_o_17> <mrd_len_o_18> <mrd_len_o_19> <mrd_len_o_20> <mrd_len_o_21> <mrd_len_o_22> <mrd_len_o_23> <mrd_len_o_24> <mrd_len_o_25> <mrd_len_o_26> <mrd_len_o_27> <mrd_len_o_28> <mrd_len_o_29> <mrd_len_o_30> <mrd_len_o_31> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <Aurora_V10_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <Aurora_V10_sym_dec_4byte_i> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <Aurora_V10_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <cc_count_r_2> in Unit <standard_cc_module_i> is equivalent to the following 2 FFs/Latches, which will be removed : <cc_count_r_1> <cc_count_r_0> 
WARNING:Xst:1710 - FF/Latch <t_mwr_addr_offset_0> (without init value) has a constant value of 0 in block <EP_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <t_mwr_addr_offset_7> (without init value) has a constant value of 1 in block <EP_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <time_over_cnt_value_0> (without init value) has a constant value of 0 in block <EP_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <time_over_cnt_value_8> (without init value) has a constant value of 1 in block <EP_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mrd_len_o_16> (without init value) has a constant value of 0 in block <EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <Aurora_V10_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_1> (without init value) has a constant value of 0 in block <Aurora_V10_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <Aurora_V10_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_1> (without init value) has a constant value of 0 in block <Aurora_V10_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_0> (without init value) has a constant value of 0 in block <Aurora_V10_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <Aurora_V10_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <standard_cc_module_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mrd_tlp_len_10> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_11> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_12> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_13> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_14> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_15> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_16> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_17> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_18> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_19> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_20> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_21> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_22> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_23> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_24> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_25> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_26> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_27> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_28> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_29> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_30> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <mrd_tlp_len_31> of sequential type is unconnected in block <EP_TX>.
WARNING:Xst:2677 - Node <wr_be_o_4> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <wr_be_o_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <wr_be_o_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <wr_be_o_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_4> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <addr_o_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <addr_o_8> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <addr_o_9> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <addr_o_10> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <RX_PE_DATA_V_Buffer_1> of sequential type is unconnected in block <Aurora_V10_sym_dec_4byte_i>.
WARNING:Xst:2404 -  FFs/Latches <time_over_cnt_value<31:14>> (without init value) have a constant value of 0 in block <BMD_TX_ENGINE>.
WARNING:Xst:2404 -  FFs/Latches <t_mwr_addr_offset<11:8>> (without init value) have a constant value of 0 in block <BMD_TX_ENGINE>.
WARNING:Xst:2404 -  FFs/Latches <t_mrd_addr_offset<11:8>> (without init value) have a constant value of 0 in block <BMD_TX_ENGINE>.
WARNING:Xst:2404 -  FFs/Latches <mrd_len_o<31:16>> (without init value) have a constant value of 0 in block <BMD_EP_MEM>.

Synthesizing (advanced) Unit <Aurora_V10_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <Aurora_V10_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_V10_GTX_WRAPPER>.
The following registers are absorbed into counter <count_for_reset>: 1 register on signal <count_for_reset>.
Unit <Aurora_V10_GTX_WRAPPER> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_V10_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
INFO:Xst:3231 - The small RAM <Mram_lfsr_reg[1]_PWR_94_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lfsr_reg<1:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Aurora_V10_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_V10_LANE_INIT_SM_4BYTE>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <Aurora_V10_LANE_INIT_SM_4BYTE> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_EP_MEM>.
The following registers are absorbed into counter <int_cnt>: 1 register on signal <int_cnt>.
The following registers are absorbed into counter <intclr_cnt>: 1 register on signal <intclr_cnt>.
Unit <BMD_EP_MEM> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_TX_ENGINE>.
The following registers are absorbed into counter <time_over_cnt>: 1 register on signal <time_over_cnt>.
The following registers are absorbed into counter <time_over_1ms_cnt>: 1 register on signal <time_over_1ms_cnt>.
Unit <BMD_TX_ENGINE> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0098> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <daddr<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
The following registers are absorbed into counter <awake_com_count_q>: 1 register on signal <awake_com_count_q>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).
WARNING:Xst:2677 - Node <mrd_tlp_len_10> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_11> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_12> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_13> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_14> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_15> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_16> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_17> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_18> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_19> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_20> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_21> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_22> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_23> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_24> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_25> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_26> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_27> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_28> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_29> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_30> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_tlp_len_31> of sequential type is unconnected in block <BMD_TX_ENGINE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port distributed Read Only RAM       : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 1
 16-bit adder                                          : 4
 32-bit adder                                          : 4
 32-bit subtractor                                     : 6
 4-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 5
# Counters                                             : 16
 11-bit up counter                                     : 1
 16-bit up counter                                     : 2
 3-bit down counter                                    : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 2
 8-bit up counter                                      : 5
# Registers                                            : 2057
 Flip-Flops                                            : 2057
# Comparators                                          : 19
 1-bit comparator equal                                : 2
 11-bit comparator greater                             : 6
 16-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
# Multiplexers                                         : 802
 1-bit 2-to-1 multiplexer                              : 488
 1-bit 4-to-1 multiplexer                              : 36
 10-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 33
 2-bit 2-to-1 multiplexer                              : 19
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 102
 32-bit 22-to-1 multiplexer                            : 1
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 25
 7-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 58
# Logic shifters                                       : 1
 4-bit shifter logical right                           : 1
# FSMs                                                 : 13
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <listdata_cnt_o_28> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_29> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_30> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_31> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_2> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_3> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_4> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_5> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_6> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mwr_addr_offset_7> (without init value) has a constant value of 1 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_2> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_3> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_4> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_5> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_6> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t_mrd_addr_offset_7> (without init value) has a constant value of 1 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_6> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_7> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_8> (without init value) has a constant value of 1 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_11> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_over_cnt_value_12> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_2> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_3> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_4> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_5> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_6> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_7> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_8> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_9> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_10> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_11> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_12> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_13> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_14> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_15> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_16> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_17> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_18> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_19> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_20> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_21> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_22> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_23> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_24> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_25> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_26> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <listdata_cnt_o_27> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mwr_data_o_0> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_1> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_2> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_3> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_4> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_5> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_6> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_7> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_8> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_9> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_10> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_11> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_12> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_13> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_14> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_15> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_16> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_17> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_18> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_19> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_20> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_21> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_22> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_23> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_24> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_25> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_26> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_27> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_28> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_29> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_30> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_data_o_31> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_0> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_1> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_2> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_3> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_4> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_5> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_6> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_7> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_8> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_9> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_10> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_11> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_12> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_13> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_14> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_15> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_16> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_17> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_18> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_19> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_20> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_21> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_22> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_23> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_24> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_25> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_26> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_27> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_28> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_29> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_30> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_count_o_31> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <Aurora_V10_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_1> has a constant value of 0 in block <Aurora_V10_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_0> has a constant value of 0 in block <Aurora_V10_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <time_over_cnt_value_2> in Unit <BMD_TX_ENGINE> is equivalent to the following 2 FFs/Latches, which will be removed : <time_over_cnt_value_3> <time_over_cnt_value_5> 
INFO:Xst:2261 - The FF/Latch <time_over_cnt_value_4> in Unit <BMD_TX_ENGINE> is equivalent to the following 3 FFs/Latches, which will be removed : <time_over_cnt_value_9> <time_over_cnt_value_10> <time_over_cnt_value_13> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_6> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_ecp_d_r_6> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_3> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_7> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <Aurora_V10_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_ecp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <gen_scp_r_1> in Unit <Aurora_V10_SYM_GEN_4BYTE> is equivalent to the following FF/Latch, which will be removed : <gen_ecp_r_0> 
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <Aurora_V10_SYM_GEN_4BYTE>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_6> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_7> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_5> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/FSM_8> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/app/BMD/BMD_EP/EP_TX/FSM_2> on signal <bmd_64_tx_state[1:21]> with one-hot encoding.
----------------------------------------------
 State               | Encoding
----------------------------------------------
 0000000000000000001 | 000000000000000000001
 0001000000000000001 | 000000000000000000010
 0001000000000000000 | 000000000000000000100
 0010000000000000000 | 000000000000000001000
 0100000000000000000 | 000000000000000010000
 1000000000000000000 | 000000000000000100000
 0000000000000010000 | 000000000000001000000
 0000000000100000000 | 000000000000010000000
 1000000000000000001 | 000000000000100000000
 0000100000000000000 | 000000000001000000000
 0000000000000000010 | 000000000010000000000
 0000000000000000100 | 000000000100000000000
 0000000000001000001 | 000000001000000000000
 0000000000001000000 | 000000010000000000000
 0000000000000001000 | 000000100000000000000
 0000000100000000000 | 000001000000000000000
 0000000010000000000 | 000010000000000000000
 0000001000000000000 | 000100000000000000000
 0000000001000000000 | 001000000000000000000
 0000000000000100000 | 010000000000000000000
 0000010000000000000 | 100000000000000000000
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_3> on signal <intr_state[1:10]> with user encoding.
--------------------------
 State      | Encoding
--------------------------
 0000000001 | 0000000001
 0000000100 | 0000000100
 0000000010 | 0000000010
 0000010000 | 0000010000
 0000001000 | 0000001000
 0001000000 | 0001000000
 0000100000 | 0000100000
 0010000000 | 0010000000
 0100000000 | 0100000000
 1000000000 | 1000000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/app/BMD/BMD_EP/EP_RX/FSM_1> on signal <bmd_64_rx_state[1:15]> with user encoding.
------------------------------------
 State           | Encoding
------------------------------------
 000000000000001 | 000000000000001
 000010000000000 | 000010000000000
 000100000000000 | 000100000000000
 001000000000000 | 001000000000000
 010000000000000 | 010000000000000
 100000000000000 | 100000000000000
 000000000000010 | 000000000000010
 000000000000100 | 000000000000100
 000000000100000 | 000000000100000
 000000000001000 | 000000000001000
 000000000010000 | 000000000010000
 000000001000000 | 000000001000000
 000000010000000 | 000000010000000
 000000100000000 | 000000100000000
 000001000000000 | 000001000000000
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/app/BMD/BMD_EP/EP_MEM/FSM_0> on signal <wr_mem_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0100  | 01
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie/app/BMD/BMD_CF/FSM_4> on signal <cfg_intf_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_err_detect_4byte_i/FSM_11> on signal <good_count_1_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_err_detect_4byte_i/FSM_9> on signal <good_count_0_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_err_detect_4byte_i/FSM_10> on signal <count_0_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_err_detect_4byte_i/FSM_12> on signal <count_1_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <reg_count_23_16_5> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_6> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_7> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <t_mwr_addr_0> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <t_mwr_addr_1> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <t_mrd_addr_0> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <t_mrd_addr_1> of sequential type is unconnected in block <BMD_TX_ENGINE>.
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:2677 - Node <aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> of sequential type is unconnected in block <aurora_module>.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'intr_state__n0067:_n0067_0'
Last warning will be issued only once.

Optimizing unit <pcie_2_0_v6> ...

Optimizing unit <DEC_TOP> ...

Optimizing unit <pcie_v6_0> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...
INFO:Xst:2261 - The FF/Latch <reg_eios_detected> in Unit <GTX_RX_VALID_FILTER_V6> is equivalent to the following FF/Latch, which will be removed : <reg_state_eios_det_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <reg_eios_detected> in Unit <GTX_RX_VALID_FILTER_V6> is equivalent to the following FF/Latch, which will be removed : <reg_state_eios_det_FSM_FFd3> 

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <BMD> ...

Optimizing unit <BMD_EP> ...

Optimizing unit <BMD_TX_ENGINE> ...

Optimizing unit <BMD_INTR_CTRL> ...

Optimizing unit <BMD_RX_ENGINE> ...
WARNING:Xst:1710 - FF/Latch <cmd_length_31> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_30> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_29> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_28> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_27> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_26> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_25> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_24> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_23> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_22> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_21> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_20> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_19> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_18> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_17> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_16> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_15> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_14> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_13> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_12> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_11> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_10> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_9> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_8> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_7> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_6> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_5> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_4> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_3> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_2> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_1> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_0> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_length_31> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_30> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_29> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_28> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_27> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_26> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_25> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_24> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_23> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_22> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_21> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_20> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_19> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_18> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_17> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_16> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_15> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_14> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_13> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_12> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_11> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_10> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_9> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_8> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_7> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_6> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_5> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_4> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_3> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_2> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_1> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_length_0> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BMD_EP_MEM_ACCESS> ...

Optimizing unit <BMD_EP_MEM> ...

Optimizing unit <BMD_CFG_CTRL> ...
WARNING:Xst:1710 - FF/Latch <cfg_dwaddr_5> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_6> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_7> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_8> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_9> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfg_dwaddr_5> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_6> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_7> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_8> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_9> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BMD_TO_CTRL> ...

Optimizing unit <aurora_module> ...

Optimizing unit <Aurora_V10_TX_STREAM> ...

Optimizing unit <Aurora_V10_GTX_WRAPPER> ...

Optimizing unit <Aurora_V10_LANE_INIT_SM_4BYTE> ...

Optimizing unit <Aurora_V10_SYM_GEN_4BYTE> ...

Optimizing unit <Aurora_V10_ERR_DETECT_4BYTE> ...

Optimizing unit <Aurora_V10_SYM_DEC_4BYTE> ...

Optimizing unit <Aurora_V10_CHANNEL_ERR_DETECT> ...

Optimizing unit <Aurora_V10_CHANNEL_INIT_SM> ...

Optimizing unit <Aurora_V10_IDLE_AND_VER_GEN> ...

Optimizing unit <Aurora_V10_RESET_LOGIC> ...

Optimizing unit <Aurora_V10_STANDARD_CC_MODULE> ...
WARNING:Xst:1303 - From in and out of unit pcie/ep/pcie_2_0_i, both signals USERCLK and pcie/trn_clk_c have a KEEP attribute, signal USERCLK will be lost.
WARNING:Xst:1710 - FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_v_r_0> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_pad_r_0> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_pad_r_1> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_ecp_r_1> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/mwr_speed_o> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_6> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_5> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_4> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_3> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_2> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_1> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_tag_o_0> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_6> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_5> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_4> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_3> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_2> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_1> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpl_ur_found_o_0> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_6> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_5> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_4> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_10> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_9> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_8> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_6> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_5> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_4> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpld_malformed_o> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_6> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_5> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_4> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_3> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_2> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_1> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cfg_interrupt_di_0> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_7> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_6> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_5> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_4> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_3> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_2> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_1> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_0> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_64b_en_o> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/mwr_phant_func_dis1_o> of sequential type is unconnected in block <pcie/app/BMD>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/GOT_A_Buffer_0> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/GOT_A_Buffer_1> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/GOT_A_Buffer_2> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/GOT_A_Buffer_3> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_0> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_1> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_2> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_3> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_4> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_5> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_6> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/got_a_d_r_7> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_ECP_Buffer_0> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_ECP_Buffer_1> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_ecp_d_r_0> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_ecp_d_r_1> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_ecp_d_r_3> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_ecp_d_r_4> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_ecp_d_r_5> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_ecp_d_r_7> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_1> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PAD_Buffer_0> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PAD_Buffer_1> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_pad_d_r_0> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/rx_pad_d_r_2> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:2677 - Node <aurora/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <DEC_TOP>.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_26> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_25> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_24> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_23> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_22> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_21> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_20> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_19> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_18> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_17> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_16> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/TX_LENGTH_9> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/TX_LENGTH_8> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/TX_LENGTH_7> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/TX_LENGTH_6> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_9> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_8> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_7> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_6> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_5> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_4> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_3> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_2> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_1> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_31> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_30> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_29> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_28> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_27> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_26> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_25> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_24> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_23> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_22> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_21> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_20> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_19> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_18> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/time_over_1ms_cnt_17> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_tlp_len_9> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_tlp_len_8> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_tlp_len_7> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_tlp_len_6> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_31> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_30> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_29> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_28> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_TX/mrd_len_27> (without init value) has a constant value of 0 in block <pcie/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <DEC_TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/tx_pe_data_v_r_0> in Unit <DEC_TOP> is equivalent to the following FF/Latch, which will be removed : <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/tx_pe_data_v_r_1> 
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_v_r_1> in Unit <DEC_TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_v_r_2> <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_v_r_3> 
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_lane_init_sm_4byte_i/counter2_r_0> in Unit <DEC_TOP> is equivalent to the following FF/Latch, which will be removed : <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_spa_r> 
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i> in Unit <DEC_TOP> is equivalent to the following FF/Latch, which will be removed : <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2> 
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_2> in Unit <DEC_TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_1> <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_0> 
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i> in Unit <DEC_TOP> is equivalent to the following FF/Latch, which will be removed : <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/down_count_r_2> 
INFO:Xst:2261 - The FF/Latch <BMD_EP/EP_TX/trn_trem_n_3> in Unit <pcie/app/BMD> is equivalent to the following 3 FFs/Latches, which will be removed : <BMD_EP/EP_TX/trn_trem_n_2> <BMD_EP/EP_TX/trn_trem_n_1> <BMD_EP/EP_TX/trn_trem_n_0> 
INFO:Xst:2261 - The FF/Latch <BMD_EP/EP_TX/trn_trem_n_7> in Unit <pcie/app/BMD> is equivalent to the following 3 FFs/Latches, which will be removed : <BMD_EP/EP_TX/trn_trem_n_6> <BMD_EP/EP_TX/trn_trem_n_5> <BMD_EP/EP_TX/trn_trem_n_4> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1> in Unit <DEC_TOP> is equivalent to the following FF/Latch, which will be removed : <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_r_r_3> 
Found area constraint ratio of 100 (+ 5) on block DEC_TOP, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0> in Unit <DEC_TOP> is equivalent to the following FF/Latch : <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1> in Unit <DEC_TOP> is equivalent to the following FF/Latch : <aurora/aurora_module_i/Aurora_V10_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <RX_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TX_FIFO_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TX_FIFO_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TX_FIFO_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TX_FIFO_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TX_FIFO_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TX_FIFO_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TX_FIFO_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TX_FIFO_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <RX_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TX_FIFO_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TX_FIFO_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TX_FIFO_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TX_FIFO_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TX_FIFO_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TX_FIFO_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TX_FIFO_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TX_FIFO_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 

Final Macro Processing ...

Processing Unit <DEC_TOP> :
	Found 16-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_lane_init_sm_4byte_i/counter5_r_15>.
	Found 16-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_lane_init_sm_4byte_i/counter4_r_15>.
	Found 4-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_lane_init_sm_4byte_i/counter3_r_3>.
	Found 15-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_lane_init_sm_4byte_i/counter2_r_15>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_gen_4byte_i/gen_cc_r>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_0>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_1>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_2>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_3>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_4>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_5>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_6>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_7>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_8>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_9>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_10>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_11>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_12>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_13>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_14>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_15>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_16>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_17>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_18>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_19>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_20>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_21>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_22>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_23>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_24>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_25>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_26>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_27>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_28>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_29>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_30>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_Buffer_31>.
	Found 2-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer>.
	Found 8-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 15-bit shift register for signal <aurora/aurora_module_i/Aurora_V10_global_logic_i/channel_init_sm_i/v_count_r_15>.
	Found 12-bit shift register for signal <aurora/standard_cc_module_i/count_13d_srl_r_11>.
	Found 5-bit shift register for signal <aurora/standard_cc_module_i/prepare_count_r_9>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <aurora/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <aurora/standard_cc_module_i/count_12d_srl_r_10> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <DEC_TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1807
 Flip-Flops                                            : 1807
# Shift Registers                                      : 44
 12-bit shift register                                 : 1
 15-bit shift register                                 : 2
 16-bit shift register                                 : 3
 2-bit shift register                                  : 34
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DEC_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4907
#      GND                         : 13
#      INV                         : 179
#      LUT1                        : 315
#      LUT2                        : 336
#      LUT3                        : 326
#      LUT4                        : 486
#      LUT5                        : 450
#      LUT6                        : 1368
#      MUXCY                       : 686
#      MUXF7                       : 120
#      MUXF8                       : 54
#      VCC                         : 13
#      XORCY                       : 561
# FlipFlops/Latches                : 2611
#      FD                          : 236
#      FDC                         : 389
#      FDCE                        : 218
#      FDE                         : 249
#      FDP                         : 49
#      FDPE                        : 18
#      FDR                         : 532
#      FDRE                        : 899
#      FDS                         : 13
#      FDSE                        : 4
#      LD                          : 4
# RAMS                             : 126
#      RAMB36E1                    : 126
# Shift Registers                  : 46
#      SRL16                       : 1
#      SRL16E                      : 1
#      SRLC16E                     : 44
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 9
#      IBUFDS_GTXE1                : 2
#      OBUF                        : 16
# GigabitIOs                       : 2
#      GTXE1                       : 2
# Others                           : 3
#      MMCM_ADV                    : 2
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2611  out of  93120     2%  
 Number of Slice LUTs:                 3506  out of  46560     7%  
    Number used as Logic:              3460  out of  46560     7%  
    Number used as Memory:               46  out of  16720     0%  
       Number used as SRL:               46

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4605
   Number with an unused Flip Flop:    1994  out of   4605    43%  
   Number with an unused LUT:          1099  out of   4605    23%  
   Number of fully used LUT-FF pairs:  1512  out of   4605    32%  
   Number of unique control sets:       134

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    240    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              126  out of    156    80%  
    Number using Block RAM only:        126
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Clock Signal                                                                                                | Clock buffer(FF name)                                     | Load  |
------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
pcie/ep/TxOutClk                                                                                            | pcie/ep/pcie_clocking_i/mmcm_adv_i:CLKOUT1                | 2093  |
SFP_iic_scl_OBUF                                                                                            | NONE(pcie/ep/pcie_2_0_i/pcie_block_i)                     | 1     |
pcie/ep/TxOutClk                                                                                            | BUFG                                                      | 21    |
pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0069(pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/intr_state__n00691:O)| NONE(*)(pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/intr_done)| 1     |
pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0068(pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n00681:O)           | NONE(*)(pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/intr_n)   | 2     |
pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0067(pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/intr_state__n00671:O)| NONE(*)(pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/debug)    | 1     |
aurora/tx_out_clk_i                                                                                         | aurora/clock_module_i/mmcm_adv_i:CLKOUT0                  | 711   |
clkin                                                                                                       | BUFGP                                                     | 15    |
------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
TX_FIFO_0/N1(TX_FIFO_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                     | NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)    | 212   |
TX_FIFO_1/N1(TX_FIFO_1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                     | NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B)| 106   |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N1(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)                                                     | 62    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)                                                     | 36    |
pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N0(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                 | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)                                                     | 36    |
SFP_iic_scl_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                           | NONE(pcie/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)                                                     | 16    |
RX_FIFO/N1(RX_FIFO/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                         | NONE(RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)       | 8     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 2     |
pcie/ep/phy_rdy_n_INV_257_o(pcie/ep/phy_rdy_n_INV_257_o1_INV_0:O)                                                                                                                                                                                                                                                                                                                     | NONE(pcie/ep/pcie_2_0_i/pcie_block_i)                                                                                                                                                          | 2     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/cascadelata_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/cascadelatb_tmp(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(TX_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T)| 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.444ns (Maximum Frequency: 183.697MHz)
   Minimum input arrival time before clock: 1.475ns
   Maximum output required time after clock: 1.484ns
   Maximum combinational path delay: 1.018ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie/ep/TxOutClk'
  Clock period: 5.444ns (frequency: 183.697MHz)
  Total number of paths / destination ports: 92197 / 8681
-------------------------------------------------------------------------
Delay:               4.355ns (Levels of Logic = 6)
  Source:            pcie/app/BMD/BMD_EP/EP_TX/list_length_DW_25 (FF)
  Destination:       pcie/app/BMD/BMD_EP/EP_TX/list_sync_cnt_0 (FF)
  Source Clock:      pcie/ep/TxOutClk rising 1.3X
  Destination Clock: pcie/ep/TxOutClk rising 1.3X

  Data Path: pcie/app/BMD/BMD_EP/EP_TX/list_length_DW_25 to pcie/app/BMD/BMD_EP/EP_TX/list_sync_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.375   0.831  BMD_EP/EP_TX/list_length_DW_25 (BMD_EP/EP_TX/list_length_DW_25)
     LUT6:I0->O            1   0.068   0.775  BMD_EP/EP_TX/list_length_DW[31]_GND_11_o_equal_158_o<31>5 (BMD_EP/EP_TX/list_length_DW[31]_GND_11_o_equal_158_o<31>4)
     LUT6:I1->O           12   0.068   0.489  BMD_EP/EP_TX/list_length_DW[31]_GND_11_o_equal_158_o<31>7 (BMD_EP/EP_TX/list_length_DW[31]_GND_11_o_equal_158_o)
     LUT6:I5->O            3   0.068   0.431  BMD_EP/EP_TX/bmd_64_tx_state_bmd_64_tx_state[18]_fifo_rd_en_o_Select_492_o111 (BMD_EP/EP_TX/bmd_64_tx_state_bmd_64_tx_state[18]_fifo_rd_en_o_Select_492_o11)
     LUT6:I5->O            4   0.068   0.419  BMD_EP/EP_TX/bmd_64_tx_state[18]_list_sync_cnt[3]_select_490_OUT<0>111 (BMD_EP/EP_TX/bmd_64_tx_state[18]_list_sync_cnt[3]_select_490_OUT<0>11)
     MUXF7:S->O            1   0.267   0.417  BMD_EP/EP_TX/bmd_64_tx_state[18]_list_sync_cnt[3]_select_490_OUT<0>3_SW2 (N220)
     LUT6:I5->O            1   0.068   0.000  BMD_EP/EP_TX/bmd_64_tx_state[18]_list_sync_cnt[3]_select_490_OUT<0>5 (BMD_EP/EP_TX/bmd_64_tx_state[18]_list_sync_cnt[3]_select_490_OUT<0>)
     FDR:D                     0.011          BMD_EP/EP_TX/list_sync_cnt_0
    ----------------------------------------
    Total                      4.355ns (0.993ns logic, 3.362ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aurora/tx_out_clk_i'
  Clock period: 1.367ns (frequency: 731.432MHz)
  Total number of paths / destination ports: 5284 / 2564
-------------------------------------------------------------------------
Delay:               2.734ns (Levels of Logic = 3)
  Source:            aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0 (FF)
  Destination:       TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Source Clock:      aurora/tx_out_clk_i rising 0.5X
  Destination Clock: aurora/tx_out_clk_i rising 0.5X

  Data Path: aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0 to TX_FIFO_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.491  aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0 (aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0)
     LUT2:I0->O           19   0.068   0.610  aurora/aurora_module_i/Aurora_V10_rx_stream_i/RX_PE_DATA_V[0]_infinite_frame_started_r_AND_527_o1 (leds_6_OBUF)
     begin scope: 'TX_FIFO_0:wr_en'
     LUT2:I0->O          287   0.068   0.607  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAMB36E1:WEA3             0.515          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------
    Total                      2.734ns (1.026ns logic, 1.708ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 2.809ns (frequency: 355.999MHz)
  Total number of paths / destination ports: 190 / 25
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_2 (FF)
  Destination:       aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_10 (FF)
  Source Clock:      clkin rising
  Destination Clock: clkin rising

  Data Path: aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_2 to aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.375   0.792  aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_2 (aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_2)
     LUT6:I0->O            1   0.068   0.778  aurora/aurora_module_i/gtx_wrapper_i/count_for_reset[10]_PWR_65_o_equal_5_o_inv_SW0 (N34)
     LUT6:I0->O           11   0.068   0.465  aurora/aurora_module_i/gtx_wrapper_i/count_for_reset[10]_PWR_65_o_equal_5_o_inv (aurora/aurora_module_i/gtx_wrapper_i/count_for_reset[10]_PWR_65_o_equal_5_o_inv)
     FDRE:CE                   0.263          aurora/aurora_module_i/gtx_wrapper_i/count_for_reset_0
    ----------------------------------------
    Total                      2.809ns (0.774ns logic, 2.035ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie/ep/TxOutClk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       pcie/ep/pcie_reset_delay_i/reg_count_15_8_7 (FF)
  Destination Clock: pcie/ep/TxOutClk rising

  Data Path: reset_n to pcie/ep/pcie_reset_delay_i/reg_count_15_8_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.413  sys_reset_n_ibuf (aurora/reset_1)
     INV:I->O             23   0.086   0.539  aurora_reset1_INV_0 (aurora_reset)
     FDCE:CLR                  0.434          pcie/ep/pcie_reset_delay_i/reg_count_23_16_0
    ----------------------------------------
    Total                      1.475ns (0.523ns logic, 0.952ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.052ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       aurora/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination Clock: clkin rising

  Data Path: reset_n to aurora/reset_logic_i/debounce_gt_rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.413  sys_reset_n_ibuf (aurora/reset_1)
     INV:I->O             23   0.086   0.539  aurora_reset1_INV_0 (aurora_reset)
     FD:D                      0.011          aurora/reset_logic_i/debounce_gt_rst_r_0
    ----------------------------------------
    Total                      1.052ns (0.100ns logic, 0.952ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aurora/tx_out_clk_i'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.449ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: aurora/tx_out_clk_i rising 0.5X

  Data Path: reset_n to RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.505  sys_reset_n_ibuf (aurora/reset_1)
     LUT2:I0->O            7   0.068   0.439  inreset1 (leds_4_OBUF)
     begin scope: 'RX_FIFO:rst'
     FDPE:PRE                  0.434          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    ----------------------------------------
    Total                      1.449ns (0.505ns logic, 0.944ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aurora/tx_out_clk_i'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              1.455ns (Levels of Logic = 2)
  Source:            aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0 (FF)
  Destination:       leds<6> (PAD)
  Source Clock:      aurora/tx_out_clk_i rising 0.5X

  Data Path: aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0 to leds<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.491  aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0 (aurora/aurora_module_i/Aurora_V10_aurora_lane_4byte_0_i/Aurora_V10_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0)
     LUT2:I0->O           19   0.068   0.518  aurora/aurora_module_i/Aurora_V10_rx_stream_i/RX_PE_DATA_V[0]_infinite_frame_started_r_AND_527_o1 (leds_6_OBUF)
     OBUF:I->O                 0.003          leds_6_OBUF (leds<6>)
    ----------------------------------------
    Total                      1.455ns (0.446ns logic, 1.009ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pcie/ep/TxOutClk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.484ns (Levels of Logic = 3)
  Source:            pcie/app/BMD/BMD_EP/EP_MEM/EP_MEM/init_rst_o (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      pcie/ep/TxOutClk rising 1.3X

  Data Path: pcie/app/BMD/BMD_EP/EP_MEM/EP_MEM/init_rst_o to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            168   0.375   0.599  BMD_EP/EP_MEM/EP_MEM/init_rst_o (BMD_EP/EP_MEM/EP_MEM/init_rst_o)
     end scope: 'pcie/app/BMD:rst_o'
     LUT2:I1->O            7   0.068   0.439  inreset1 (leds_4_OBUF)
     OBUF:I->O                 0.003          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      1.484ns (0.446ns logic, 1.038ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.018ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       leds<4> (PAD)

  Data Path: reset_n to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.505  sys_reset_n_ibuf (aurora/reset_1)
     LUT2:I0->O            7   0.068   0.439  inreset1 (leds_4_OBUF)
     OBUF:I->O                 0.003          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      1.018ns (0.074ns logic, 0.944ns route)
                                       (7.3% logic, 92.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aurora/tx_out_clk_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
aurora/tx_out_clk_i|    2.734|         |         |         |
clkin              |    1.940|         |         |         |
pcie/ep/TxOutClk   |    2.021|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    2.809|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0067
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
pcie/ep/TxOutClk|         |         |    1.064|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0068
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
pcie/ep/TxOutClk|         |         |    1.533|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0069
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
pcie/ep/TxOutClk|         |         |    0.801|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/ep/TxOutClk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
aurora/tx_out_clk_i                           |    5.040|         |         |         |
pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0067|         |    1.998|         |         |
pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0068|         |    0.811|         |         |
pcie/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/_n0069|         |    2.799|         |         |
pcie/ep/TxOutClk                              |    4.355|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 58.00 secs
Total CPU time to Xst completion: 58.23 secs
 
--> 

Total memory usage is 183492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  781 (   0 filtered)
Number of infos    :  174 (   0 filtered)

