Analysis & Synthesis report for tiny_npu
Mon Feb 24 13:50:32 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Feb 24 13:50:32 2025              ;
; Quartus Prime Version       ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name               ; tiny_npu                                       ;
; Top-level Entity Name       ; tiny_npu                                       ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; tiny_npu           ; tiny_npu           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Feb 24 13:49:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2025.02.24.13:49:54 Progress: Loading quartus_proj/soc_system.qsys
Info (12250): 2025.02.24.13:49:54 Progress: Reading input file
Info (12250): 2025.02.24.13:49:54 Progress: Adding clk_50m [clock_source 23.1]
Info (12250): 2025.02.24.13:49:55 Progress: Parameterizing module clk_50m
Info (12250): 2025.02.24.13:49:55 Progress: Adding clock_bridge_0 [altera_clock_bridge 23.1]
Info (12250): 2025.02.24.13:49:55 Progress: Parameterizing module clock_bridge_0
Info (12250): 2025.02.24.13:49:55 Progress: Adding hps_0 [altera_hps 23.1]
Info (12250): 2025.02.24.13:49:55 Progress: Parameterizing module hps_0
Info (12250): 2025.02.24.13:49:55 Progress: Adding pio32_f2h_0 [pio32_f2h 1.0]
Info (12250): 2025.02.24.13:49:55 Progress: Parameterizing module pio32_f2h_0
Info (12250): 2025.02.24.13:49:55 Progress: Adding pio32_h2f_0 [pio32_h2f 1.0]
Info (12250): 2025.02.24.13:49:55 Progress: Parameterizing module pio32_h2f_0
Info (12250): 2025.02.24.13:49:55 Progress: Adding pll_50_to_400 [altera_pll 23.1]
Info (12250): 2025.02.24.13:49:56 Progress: Parameterizing module pll_50_to_400
Info (12250): 2025.02.24.13:49:56 Progress: Adding reset_bridge_0 [altera_reset_bridge 23.1]
Info (12250): 2025.02.24.13:49:56 Progress: Parameterizing module reset_bridge_0
Info (12250): 2025.02.24.13:49:56 Progress: Building connections
Info (12250): 2025.02.24.13:49:56 Progress: Parameterizing connections
Info (12250): 2025.02.24.13:49:56 Progress: Validating
Info (12250): 2025.02.24.13:50:01 Progress: Done reading input file
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Soc_system.pll_50_to_400: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info (12250): Soc_system.pll_50_to_400: Able to implement PLL with user settings
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Hps_0: "soc_system" instantiated altera_hps "hps_0"
Info (12250): Pio32_f2h_0: "soc_system" instantiated pio32_f2h "pio32_f2h_0"
Info (12250): Pio32_h2f_0: "soc_system" instantiated pio32_h2f "pio32_h2f_0"
Info (12250): Pll_50_to_400: "soc_system" instantiated altera_pll "pll_50_to_400"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Pio32_h2f_0_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio32_h2f_0_slave_0_translator"
Info (12250): Hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info (12250): Pio32_h2f_0_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio32_h2f_0_slave_0_agent"
Info (12250): Pio32_h2f_0_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio32_h2f_0_slave_0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info (12250): Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Pio32_h2f_0_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio32_h2f_0_slave_0_burst_adapter"
Info (12250): Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_system: Done "soc_system" with 24 modules, 82 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 2 design units, including 2 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/sdram_intf.sv
    Info (12023): Found entity 1: sdram_read_wrapper_intf File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/sdram_intf.sv Line: 3
    Info (12023): Found entity 2: sdram_read_intf File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/sdram_intf.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_50_to_400.v
    Info (12023): Found entity 1: soc_system_pll_50_to_400 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_pll_50_to_400.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pio32_h2f.sv
    Info (12023): Found entity 1: pio32_h2f File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_h2f.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pio32_f2h.sv
    Info (12023): Found entity 1: pio32_f2h File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_f2h.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/sdram_read.sv
    Info (12023): Found entity 1: sdram_read File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/sdram_read.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_h2f.sv
    Info (12023): Found entity 1: pio32_h2f File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_h2f.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_f2h.sv
    Info (12023): Found entity 1: pio32_f2h File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_f2h.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tiny_npu.sv
    Info (12023): Found entity 1: tiny_npu File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_32x256.v
    Info (12023): Found entity 1: ram_32x256 File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_32x256.v Line: 40
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/soc_system.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_default_burst_converter.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_default_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_pll.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_f2h.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/pio32_f2h.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_h2f.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_h2f.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/pio32_h2f.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
Info (15248): File "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_pll_50_to_400.v" is a duplicate of already analyzed file "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_pll_50_to_400.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_pll_50_to_400.v
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "tiny_npu" for the top level hierarchy
Error (10703): SystemVerilog error at tiny_npu.sv(164): can't resolve aggregate expression in connection to port 2 on instance "i_design_top" because the instance has no module binding File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 164
Error (10052): Verilog HDL error at tiny_npu.sv(164): can't find port "mem_read_intf" File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 164
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings
    Error: Peak virtual memory: 464 megabytes
    Error: Processing ended: Mon Feb 24 13:50:32 2025
    Error: Elapsed time: 00:00:47
    Error: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.map.smsg.


