read_uhdm -debug top.uhdm
write_json
prep -top \dut
write_verilog
write_verilog yosys.sv
sim -clock a0 -rstlen 10 -vcd dump.vcd
