<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_8a2b680b0cbcef91ba0fe67d87b3d9dc.html">stm8tl5x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">STM8TL5x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_t_m8_t_l5x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** \addtogroup STM8TL5X</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  @{</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  STM8TL5x.h - Register Declarations for STM8TL52x and STM8TL53x families</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Copyright (C) 2019, Georg Icking-Konert</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  (at your option) any later version.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  GNU General Public License for more details.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  along with this program. If not, see &lt;https://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  As a special exception, if you link this library with other files</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  to produce an executable, this library does not by itself cause the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  resulting executable to be covered by the GNU General Public License.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  This exception does not however invalidate any other reasons why the</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  executable file might be covered by the GNU General Public License.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    MODULE DEFINITION FOR MULTIPLE INCLUSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef STM8TL5X_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define STM8TL5X_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Check the used compiler */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(__CSMC__)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define _COSMIC_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#elif defined(__RCST7__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define _RAISONANCE_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#elif defined(__ICCSTM8__)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define _IAR_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(__SDCC)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define _SDCC_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_MINOR * 100 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_PATCH)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #error in &#39;STM8L10x.h&#39;: compiler not supported</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    MEMORY WIDTH</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// if memory sizes [B] are not given, assume smallest available in family</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !defined(STM8_PFLASH_SIZE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #warning undefined STM8_PFLASH_SIZE, assume minimum</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">   60</a></span>&#160;<span class="preprocessor">  #define STM8_PFLASH_SIZE      2048          </span><span class="comment">///&lt; size of program flash [B]</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(STM8_RAM_SIZE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #warning undefined STM8_RAM_SIZE, assume minimum</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">   64</a></span>&#160;<span class="preprocessor">  #define STM8_RAM_SIZE         1536          </span><span class="comment">///&lt; size of RAM [B]</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(STM8_EEPROM_SIZE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #warning undefined STM8_EEPROM_SIZE, assume minimum</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">   68</a></span>&#160;<span class="preprocessor">  #define STM8_EEPROM_SIZE      0             </span><span class="comment">///&lt; size of data EEPROM [B]</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// memory start / end addresses</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">   72</a></span>&#160;<span class="preprocessor">#define STM8_PFLASH_START       0x8000        </span><span class="comment">///&lt; first address in program flash</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">   73</a></span>&#160;<span class="comment"></span>#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  <span class="comment">///&lt; last address in program flash</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">   74</a></span>&#160;<span class="comment"></span>#define STM8_RAM_START          0x0000        <span class="comment">///&lt; first address in RAM</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">   75</a></span>&#160;<span class="comment"></span>#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        <span class="comment">///&lt; last address in RAM</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">   76</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_START       9800          <span class="comment">///&lt; first address in EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">   77</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_END         (STM8_EEPROM_START + STM8_EEPROM_SIZE - 1)  <span class="comment">///&lt; last address in EEPROM</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// address space width (&gt;32kB flash exceeds 16bit, as flash starts at 0x8000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if (STM8_PFLASH_END &lt;= 0xFFFF)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">   81</a></span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       16            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">   82</a></span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint16_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>#else</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       32            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint32_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    COMPILER SPECIFIC SETTINGS</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Cosmic compiler</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(_COSMIC_)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define NOP()                  _asm(&quot;nop&quot;)                          </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _asm(&quot;sim&quot;)                          <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _asm(&quot;rim&quot;)                          <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _asm(&quot;trap&quot;)                         <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _asm(&quot;wfi&quot;)                          <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _asm(&quot;halt&quot;)                         <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Raisonance Compiler</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#elif defined(_RAISONANCE_)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #include &lt;intrins.h&gt;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define NOP()                  _nop_()                              </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _sim_()                              <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _rim_()                              <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _trap_()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _wfi_()                              <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _halt_()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// IAR Compiler</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#elif defined(_IAR_)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define NOP()                  __no_operation()                     </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __disable_interrupt()                <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __trap()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __halt()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned char                        </span><span class="comment">///&lt; data type in bit structs (deviating from C90 standard)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SDCC compiler</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">  160</a></span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  #if SDCC_VERSION &gt;= 30403  // traps require &gt;=v3.4.3</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">  162</a></span>&#160;<span class="preprocessor">    #define ISR_HANDLER_TRAP(func)  void func() __trap                </span><span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #error traps require SDCC &gt;=3.4.3. Please update!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">  168</a></span>&#160;<span class="preprocessor">  #define NOP()                  __asm__(&quot;nop&quot;)                       </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">  169</a></span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __asm__(&quot;sim&quot;)                       <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">  170</a></span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __asm__(&quot;rim&quot;)                       <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">  171</a></span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __asm__(&quot;trap&quot;)                      <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">  172</a></span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __asm__(&quot;wfi&quot;)                       <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">  173</a></span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __asm__(&quot;halt&quot;)                      <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">  174</a></span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">  177</a></span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    DEFINITION OF GLOBAL MACROS/#DEFINES</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// general macros</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">  187</a></span>&#160;<span class="preprocessor">#define _SFR(type, addr)       (*((volatile type*) (addr)))           </span><span class="comment">///&lt; peripheral register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">    STANDARD DATA TYPES</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// skip if already defined</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  #ifndef INT8_MAX</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// compiler specific --&gt; If possible, use &lt;stdint.h&gt; from compiler</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     int32_t;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    int16_t;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     int8_t;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   uint32_t;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  uint16_t;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>   uint8_t;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// define min/max values</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">    #define   INT8_MAX      0x7f</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    #define   INT8_MIN      (-INT8_MAX - 1)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    #define   UINT8_MAX     0xFF</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    #define   UINT8_MIN     0</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define   INT16_MAX     0x7fff</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define   INT16_MIN     (-INT16_MAX - 1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define   UINT16_MAX    0xFFFF</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define   UINT16_MIN    0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define   INT32_MAX     0x7fffffffL</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define   INT32_MIN     (-INT32_MAX - 1L)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define   UINT32_MAX    0xFFFFFFFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define   UINT32_MIN    0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">  #endif // INT8_MAX</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// use compiler header</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">    ISR Vector Table (SDCC, Raisonance, IAR)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// reserved                       0</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">  243</a></span>&#160;<span class="preprocessor">#define __FLASH_VECTOR__          1       </span><span class="comment">///&lt; irq1 - flash interrupt</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">  244</a></span>&#160;<span class="comment"></span>#define __PXS_VECTOR__            2       <span class="comment">///&lt; irq2 - proximity sense interrupt</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span>// reserved                       3</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">  246</a></span>&#160;<span class="preprocessor">#define __AWU_VECTOR__            4       </span><span class="comment">///&lt; irq4 - Auto Wake Up from Halt interrupt (AWU)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>// reserved                       5</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">  248</a></span>&#160;<span class="preprocessor">#define __PORTB_VECTOR__          6       </span><span class="comment">///&lt; irq6 - External interrupt port B</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">  249</a></span>&#160;<span class="comment"></span>#define __PORTD_VECTOR__          7       <span class="comment">///&lt; irq7 - External interrupt port D</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">  250</a></span>&#160;<span class="comment"></span>#define __EXTI0_VECTOR__          8       <span class="comment">///&lt; irq8 - External interrupt 0</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">  251</a></span>&#160;<span class="comment"></span>#define __EXTI1_VECTOR__          9       <span class="comment">///&lt; irq9 - External interrupt 1</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">  252</a></span>&#160;<span class="comment"></span>#define __EXTI2_VECTOR__          10      <span class="comment">///&lt; irq10 - External interrupt 2</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">  253</a></span>&#160;<span class="comment"></span>#define __EXTI3_VECTOR__          11      <span class="comment">///&lt; irq11 - External interrupt 3</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">  254</a></span>&#160;<span class="comment"></span>#define __EXTI4_VECTOR__          12      <span class="comment">///&lt; irq12 - External interrupt 4</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">  255</a></span>&#160;<span class="comment"></span>#define __EXTI5_VECTOR__          13      <span class="comment">///&lt; irq13 - External interrupt 5</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">  256</a></span>&#160;<span class="comment"></span>#define __EXTI6_VECTOR__          14      <span class="comment">///&lt; irq14 - External interrupt 6</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">  257</a></span>&#160;<span class="comment"></span>#define __EXTI7_VECTOR__          15      <span class="comment">///&lt; irq15 - External interrupt 7</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>// reserved                       16</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// reserved                       17</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// reserved                       18</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">  261</a></span>&#160;<span class="preprocessor">#define __TIM2_UPD_OVF_VECTOR__   19      </span><span class="comment">///&lt; irq19 - TIM2 Update/overflow/trigger/break interrupt</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">  262</a></span>&#160;<span class="comment"></span>#define __TIM2_CAPCOM_VECTOR__    20      <span class="comment">///&lt; irq20 - TIM2 Capture/Compare interrupt</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">  263</a></span>&#160;<span class="comment"></span>#define __TIM3_UPD_OVF_VECTOR__   21      <span class="comment">///&lt; irq21 - TIM3 Update/overflow/break interrupt</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">  264</a></span>&#160;<span class="comment"></span>#define __TIM3_CAPCOM_VECTOR__    22      <span class="comment">///&lt; irq22 - TIM3 Capture/Compare interrupt</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>// reserved                       23</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// reserved                       24</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">  267</a></span>&#160;<span class="preprocessor">#define __TIM4_UPD_VECTOR__       25      </span><span class="comment">///&lt; irq25 - TIM4 Update/trigger interrupt</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">  268</a></span>&#160;<span class="comment"></span>#define __SPI_VECTOR__            26      <span class="comment">///&lt; irq26 - SPI End of transfer interrupt</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">  269</a></span>&#160;<span class="comment"></span>#define __USART_TXE_VECTOR__      27      <span class="comment">///&lt; irq27 - USART send (TX empty) interrupt</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">  270</a></span>&#160;<span class="comment"></span>#define __USART_RXF_VECTOR__      28      <span class="comment">///&lt; irq28 - USART receive (RX full) interrupt</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">  271</a></span>&#160;<span class="comment"></span>#define __I2C_VECTOR__            29      <span class="comment">///&lt; irq29 - I2C interrupt</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">    DEFINITION OF STM8 PERIPHERAL REGISTERS</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// General purpose input/output pins (PORT)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if defined(PORTA_AddressBase) || defined(PORTB_AddressBase) || defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /** @brief structure for controlling pins in PORT mode (PORTx, x=A..I) */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">    /** @brief Port x output data register (Px_ODR) */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 output control</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 output control</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 output control</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 output control</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 output control</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 output control</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 output control</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 output control</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>    } ODR;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">    /** @brief Port x input data register (Px_IDR) */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 input control</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 input control</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 input control</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 input control</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 input control</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 input control</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 input control</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 input control</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>    } IDR;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">    /** @brief Port x data direction data register (Px_DDR) */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 direction control</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 direction control</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 direction control</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 direction control</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 direction control</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 direction control</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 direction control</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 direction control</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>    } DDR;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">    /** @brief Port x control register 1 (Px_CR1) */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 1</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 1</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 1</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 1</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 1</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 1</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 1</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 1</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">    /** @brief Port x control register 1 (Px_CR2) */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 2</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 2</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 2</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 2</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 2</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 2</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 2</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 2</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  } <a class="code" href="struct_p_o_r_t__t.html">PORT_t</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Pointer to port A registers */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">  #if defined(PORTA_AddressBase)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga785b75aab26a91112fb8eaabb5d8d053">  351</a></span>&#160;<span class="preprocessor">    #define _GPIOA      _SFR(PORT_t,  PORTA_AddressBase)       </span><span class="comment">///&lt; port A struct/bit access</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6d1bd9351c66fbc48bdec1f518136930">  352</a></span>&#160;<span class="comment"></span>    #define _GPIOA_ODR  _SFR(uint8_t, PORTA_AddressBase+0x00)  <span class="comment">///&lt; port A output register</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3f237052c83509d4b07ccb9b036d5c6a">  353</a></span>&#160;<span class="comment"></span>    #define _GPIOA_IDR  _SFR(uint8_t, PORTA_AddressBase+0x01)  <span class="comment">///&lt; port A input register</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab78802331260681388130f02b213311a">  354</a></span>&#160;<span class="comment"></span>    #define _GPIOA_DDR  _SFR(uint8_t, PORTA_AddressBase+0x02)  <span class="comment">///&lt; port A direction register</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0f386357df5be3e0946c9792706ed7a2">  355</a></span>&#160;<span class="comment"></span>    #define _GPIOA_CR1  _SFR(uint8_t, PORTA_AddressBase+0x03)  <span class="comment">///&lt; port A control register 1</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga48f1e38a562526aac191155db068d254">  356</a></span>&#160;<span class="comment"></span>    #define _GPIOA_CR2  _SFR(uint8_t, PORTA_AddressBase+0x04)  <span class="comment">///&lt; port A control register 2</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">/* Pointer to port B registers */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">  #if defined(PORTB_AddressBase)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">  361</a></span>&#160;<span class="preprocessor">    #define _GPIOB      _SFR(PORT_t,  PORTB_AddressBase)       </span><span class="comment">///&lt; port B struct/bit access</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9d837a006960989967c50aa6b8d9b3bc">  362</a></span>&#160;<span class="comment"></span>    #define _GPIOB_ODR  _SFR(uint8_t, PORTB_AddressBase+0x00)  <span class="comment">///&lt; port B output register</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa77daf520f43ed33805b178acf87a8f2">  363</a></span>&#160;<span class="comment"></span>    #define _GPIOB_IDR  _SFR(uint8_t, PORTB_AddressBase+0x01)  <span class="comment">///&lt; port B input register</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3c6fc190e49262bd7df3b546e651be45">  364</a></span>&#160;<span class="comment"></span>    #define _GPIOB_DDR  _SFR(uint8_t, PORTB_AddressBase+0x02)  <span class="comment">///&lt; port B direction register</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga78c53e6b18e4693f999d3efa55728ee4">  365</a></span>&#160;<span class="comment"></span>    #define _GPIOB_CR1  _SFR(uint8_t, PORTB_AddressBase+0x03)  <span class="comment">///&lt; port B control register 1</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1d2945822b14b4c44733b6cf722c147e">  366</a></span>&#160;<span class="comment"></span>    #define _GPIOB_CR2  _SFR(uint8_t, PORTB_AddressBase+0x04)  <span class="comment">///&lt; port B control register 2</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">/* Pointer to port D registers */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">  #if defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga87e504590c788fbfb6169c92e6cf6a40">  371</a></span>&#160;<span class="preprocessor">    #define _GPIOD      _SFR(PORT_t,  PORTD_AddressBase)       </span><span class="comment">///&lt; port D struct/bit access</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">  372</a></span>&#160;<span class="comment"></span>    #define _GPIOD_ODR  _SFR(uint8_t, PORTD_AddressBase+0x00)  <span class="comment">///&lt; port D output register</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3d3198e89b1aebd7271aa7927dbf22ff">  373</a></span>&#160;<span class="comment"></span>    #define _GPIOD_IDR  _SFR(uint8_t, PORTD_AddressBase+0x01)  <span class="comment">///&lt; port D input register</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga10549d3834b7736a4b65bec2265b60ce">  374</a></span>&#160;<span class="comment"></span>    #define _GPIOD_DDR  _SFR(uint8_t, PORTD_AddressBase+0x02)  <span class="comment">///&lt; port D direction register</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaef4f8b72d25eee7d01a82a449938f0da">  375</a></span>&#160;<span class="comment"></span>    #define _GPIOD_CR1  _SFR(uint8_t, PORTD_AddressBase+0x03)  <span class="comment">///&lt; port D control register 1</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7119c97096f63eec1704bb3b345a95d7">  376</a></span>&#160;<span class="comment"></span>    #define _GPIOD_CR2  _SFR(uint8_t, PORTD_AddressBase+0x04)  <span class="comment">///&lt; port D control register 2</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">/* PORT Module Reset Values (all ports) */</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ffd2835c865d8a383e42fa378acc267">  380</a></span>&#160;<span class="preprocessor">  #define _GPIO_ODR_RESET_VALUE     ((uint8_t) 0x00)           </span><span class="comment">///&lt; port output register reset value</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7dfeb98709566aa719794cf38215b0d4">  381</a></span>&#160;<span class="comment"></span>  #define _GPIO_DDR_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port direction register reset value</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac43eda343aa18e298b8a9725f746918c">  382</a></span>&#160;<span class="comment"></span>  #define _GPIO_CR1_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port control register 1 reset value</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7c124e5b513b59f4aff7ae9ea7236738">  383</a></span>&#160;<span class="comment"></span>  #define _GPIO_CR2_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port control register 2 reset value</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* macro for accessing pin registers (all ports) */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga98ba3918a353a62d05f76fba0ca59988">  386</a></span>&#160;<span class="preprocessor">  #define _GPIO_PIN0   ((uint8_t) (0x01 &lt;&lt; 0))                 </span><span class="comment">///&lt; port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac71d4433555c89f48ee1d17700cc4236">  387</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN1   ((uint8_t) (0x01 &lt;&lt; 1))                 <span class="comment">///&lt; port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaccc926f0ade898751e63107c03baa809">  388</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN2   ((uint8_t) (0x01 &lt;&lt; 2))                 <span class="comment">///&lt; port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga983728272997e0b3b038bcfe02b08c82">  389</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN3   ((uint8_t) (0x01 &lt;&lt; 3))                 <span class="comment">///&lt; port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac50e2e26470e425a3e70c368444e07d3">  390</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN4   ((uint8_t) (0x01 &lt;&lt; 4))                 <span class="comment">///&lt; port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga016c05a6d96603c65c3d92d052dd8b49">  391</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN5   ((uint8_t) (0x01 &lt;&lt; 5))                 <span class="comment">///&lt; port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabc72948ee63af8c3a5e2ba69eb89f12c">  392</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN6   ((uint8_t) (0x01 &lt;&lt; 6))                 <span class="comment">///&lt; port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8e166a803b1fc4217c6f52dcff0d1dec">  393</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN7   ((uint8_t) (0x01 &lt;&lt; 7))                 <span class="comment">///&lt; port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif // PORTx_AddressBase</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// Non-volative memory (FLASH)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#if defined(FLASH_AddressBase)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /** @brief struct to control write/erase of flash memory (FLASH) */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">    /** @brief Flash control register 1 (FLASH_CR1) */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIX   : 1;    <span class="comment">///&lt; Fixed Byte programming time</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IE    : 1;    <span class="comment">///&lt; Flash Interrupt enable</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    } CR1;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">    /** @brief Flash control register 2 (FLASH_CR2) */</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRG   : 1;    <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FPRG  : 1;    <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERASE : 1;    <span class="comment">///&lt; Block erasingprox</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPRG  : 1;    <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPT   : 1;    <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">    /** @brief Flash program memory unprotecting key register (FLASH_PUKR) */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUK    : 8;   <span class="comment">///&lt; Program memory write unlock key</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"></span>    } PUKR;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">    /** @brief Data EEPROM unprotection key register (FLASH_DUKR) */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUK    : 8;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"></span>    } DUKR;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">    /** @brief Flash status register (FLASH_IAPSR) */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WR_PG_DIS : 1;  <span class="comment">///&lt; Write attempted to protected page flag</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUL       : 1;  <span class="comment">///&lt; Flash Program memory unlocked flag</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOP       : 1;  <span class="comment">///&lt; End of programming (write or erase operation) flag</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUL       : 1;  <span class="comment">///&lt; Data EEPROM area unlocked flag</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;  <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    } IAPSR;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  } <a class="code" href="struct_f_l_a_s_h__t.html">FLASH_t</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">  450</a></span>&#160;<span class="preprocessor">  #define _FLASH        _SFR(FLASH_t,  FLASH_AddressBase)        </span><span class="comment">///&lt; Flash struct/bit access</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">  451</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   <span class="comment">///&lt; Flash control register 1 (FLASH_CR1)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">  452</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   <span class="comment">///&lt; Flash control register 2 (FLASH_CR2)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">  453</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x02)   <span class="comment">///&lt; Flash program memory unprotecting key register (FLASH_PUKR)</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">  454</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x03)   <span class="comment">///&lt; Data EEPROM unprotection key register (FLASH_DUKR)</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">  455</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x04)   <span class="comment">///&lt; Flash status register (FLASH_IAPSR)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">/* FLASH Module Reset Values */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">  458</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; Flash control register 1 reset value</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">  459</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash control register 2 reset value</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">  460</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash program memory unprotecting key reset value</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">  461</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Data EEPROM unprotection key reset value</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">  462</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          <span class="comment">///&lt; Flash status register reset value</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">/* Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab94a36c2356efaef55c8e86314dfd371">  465</a></span>&#160;<span class="preprocessor">  #define _FLASH_FIX              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Fixed Byte programming time [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">  466</a></span>&#160;<span class="comment"></span>  #define _FLASH_IE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Flash Interrupt enable [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="comment">/* Flash control register 2 and complement (FLASH_CR2 and FLASH_NCR2) */</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga362b78ce85624b301b06edc2a573c5ea">  470</a></span>&#160;<span class="preprocessor">  #define _FLASH_PRG              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeaa8832df456044d3d2c3d7f73597ab8">  472</a></span>&#160;<span class="preprocessor">  #define _FLASH_FPRG             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6381b7c7abc1c610f90123f13e32f982">  473</a></span>&#160;<span class="comment"></span>  #define _FLASH_ERASE            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7d51efc2e3b32545543542ea48fc7bce">  474</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPRG             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac70a5effce6b416b01b33e52ef7b7f56">  475</a></span>&#160;<span class="comment"></span>  #define _FLASH_OPT              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="comment">/* Flash status register (FLASH_IAPSR) */</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaddba52a9fc0000cbcd16a1a523d076b5">  478</a></span>&#160;<span class="preprocessor">  #define _FLASH_WR_PG_DIS        ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Write attempted to protected page flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">  479</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUL              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Flash Program memory unlocked flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeb7c96f29ca4a33f963344972e160b80">  480</a></span>&#160;<span class="comment"></span>  #define _FLASH_EOP              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacbdffb1a75eb35dc47e785216b62ab65">  481</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUL              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#endif // FLASH_AddressBase</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// System configuration controller (SYSCFG)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#if defined(SYSCFG_AddressBase)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  /** @brief struct for System configuration control (SYSCFG) */</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g__t.html">  494</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">    /** @brief SYSCFG remap control register (SYSCFG_RMPCR) */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g__t.html#a6eee014176c0152c7a8c6bfd4920c77b">  498</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g__t.html#ad261a6f98744e2ab790d0440f04b3b2e">  499</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_s_y_s_c_f_g__t.html#ad261a6f98744e2ab790d0440f04b3b2e">TIM3_CH1</a> : 1;    <span class="comment">///&lt; Timer3 channel 1 mapping</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g__t.html#a358f4e22ebd7f85b8a81c3777ec63d7e">  500</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_s_y_s_c_f_g__t.html#a358f4e22ebd7f85b8a81c3777ec63d7e">TIM3_CH2</a> : 1;    <span class="comment">///&lt; Timer3 channel 2 mapping</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g__t.html#aadd889df1eefe254a8a6288898cf36c5">  501</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    } RMPCR;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  } <a class="code" href="struct_s_y_s_c_f_g__t.html">SYSCFG_t</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="comment">/* Pointer to SYSCFG registers */</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">  507</a></span>&#160;<span class="preprocessor">  #define _SYSCFG       _SFR(RMPCR_t,  RMPCR_AddressBase)        </span><span class="comment">///&lt; System configuration controller struct/bit access</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">  508</a></span>&#160;<span class="comment"></span>  #define _SYSCFG_RMPCR _SFR(uint8_t,  RMPCR_AddressBase+0x00)   <span class="comment">///&lt; System configuration control register (SYSCFG_RMPCR)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="comment">/* SYSCFG Module Reset Values */</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">  511</a></span>&#160;<span class="preprocessor">  #define _SYSCFG_RMPCR_RESET_VALUE    ((uint8_t) 0x1F)          </span><span class="comment">///&lt; System configuration control register reset value</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">/* SYSCFG remap control register (SYSCFG_RMPCR) */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabca0eae9d0ffcb3b4cbea1e9da54c554">  515</a></span>&#160;<span class="preprocessor">  #define _SYSCFG_TIM3_CH1        ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; Timer3 channel 1 mapping [0] (in _SYSCFG_RMPCR)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gace97f6338f086fe89e3e2ddf9d25d081">  516</a></span>&#160;<span class="comment"></span>  #define _SYSCFG_TIM3_CH2        ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Timer3 channel 2 mapping [0] (in _SYSCFG_RMPCR)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#endif // SYSCFG_AddressBase</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// External interrupt control (EXTI)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#if defined(EXTI_AddressBase)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /** @brief struct for configuring external port interrupts (EXTI) */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">    /** @brief External interrupt control register 1 (EXTI_CR1) */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P0IS    : 2;    <span class="comment">///&lt; Portx bit 0 external interrupt sensitivity bits</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P1IS    : 2;    <span class="comment">///&lt; Portx bit 1 external interrupt sensitivity bits</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P2IS    : 2;    <span class="comment">///&lt; Portx bit 2 external interrupt sensitivity bits</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P3IS    : 2;    <span class="comment">///&lt; Portx bit 3 external interrupt sensitivity bits</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">    /** @brief External interrupt control register 2 (EXTI_CR2) */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P4IS    : 2;    <span class="comment">///&lt; Portx bit 4 external interrupt sensitivity bits</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P5IS    : 2;    <span class="comment">///&lt; Portx bit 5 external interrupt sensitivity bits</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P6IS    : 2;    <span class="comment">///&lt; Portx bit 6 external interrupt sensitivity bits</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P7IS    : 2;    <span class="comment">///&lt; Portx bit 7 external interrupt sensitivity bits</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">    /** @brief External interrupt control register 3 (EXTI_CR3) */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBIS    : 2;    <span class="comment">///&lt; Port B external interrupt sensitivity bits</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDIS    : 2;    <span class="comment">///&lt; Port D external interrupt sensitivity bits</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    } CR3;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">    /** @brief External interrupt status register 1 (EXTI_SR1) */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P0F     : 1;    <span class="comment">///&lt; Portx bit 0 external interrupt flag</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P1F     : 1;    <span class="comment">///&lt; Portx bit 1 external interrupt flag</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P2F     : 1;    <span class="comment">///&lt; Portx bit 2 external interrupt flag</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P3F     : 1;    <span class="comment">///&lt; Portx bit 3 external interrupt flag</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P4F     : 1;    <span class="comment">///&lt; Portx bit 4 external interrupt flag</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P5F     : 1;    <span class="comment">///&lt; Portx bit 5 external interrupt flag</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P6F     : 1;    <span class="comment">///&lt; Portx bit 6 external interrupt flag</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P7F     : 1;    <span class="comment">///&lt; Portx bit 7 external interrupt flag</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">    /** @brief External interrupt status register 2 (EXTI_SR2) */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBF     : 1;    <span class="comment">///&lt; Port B external interrupt flag</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDF     : 1;    <span class="comment">///&lt; Port D external interrupt flag</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    } SR2;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">    /** @brief External interrupt port selector (EXTI_CONF) */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBLIS   : 1;    <span class="comment">///&lt; Port B, pins 0..3 external interrupt select</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBHIS   : 1;    <span class="comment">///&lt; Port B, pins 4..7 external interrupt select</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDLIS   : 1;    <span class="comment">///&lt; Port D, pins 0..3 external interrupt select</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDHIS   : 1;    <span class="comment">///&lt; Port D, pins 4..7 external interrupt select</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    } CONF;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  } <a class="code" href="struct_e_x_t_i__t.html">EXTI_t</a>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="comment">/* Pointer to EXTI registers */</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">  590</a></span>&#160;<span class="preprocessor">  #define _EXTI         _SFR(EXTI_t,   EXTI_AddressBase)         </span><span class="comment">///&lt; External interrupt struct/bit access</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">  591</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1     _SFR(uint8_t,  EXTI_AddressBase+0x00)    <span class="comment">///&lt; External interrupt control register 1 (EXTI_CR1)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">  592</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2     _SFR(uint8_t,  EXTI_AddressBase+0x01)    <span class="comment">///&lt; External interrupt control register 2 (EXTI_CR2)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">  593</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3     _SFR(uint8_t,  EXTI_AddressBase+0x02)    <span class="comment">///&lt; External interrupt control register 3 (EXTI_CR2)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">  594</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1     _SFR(uint8_t,  EXTI_AddressBase+0x03)    <span class="comment">///&lt; External interrupt status register 1 (EXTI_SR1)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">  595</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2     _SFR(uint8_t,  EXTI_AddressBase+0x04)    <span class="comment">///&lt; External interrupt status register 2 (EXTI_SR2)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">  596</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF    _SFR(uint8_t,  EXTI_AddressBase+0x05)    <span class="comment">///&lt; External interrupt port selector (EXTI_CONF)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">/* EXTI Module Reset Values */</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">  599</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; External interrupt control register 1 reset value</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">  600</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 2 reset value</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">  601</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 3 reset value</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">  602</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt status register 1 reset value</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">  603</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt status register 2 reset value</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">  604</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt port selector reset value</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="comment">/* External interrupt control register 1 (EXTI_CR1) */</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga82d8bb7fc4ea4abd4f15105e81a3c23d">  607</a></span>&#160;<span class="preprocessor">  #define _EXTI_P0IS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; External interrupt sensitivity for Portx bit 0 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf897d409b5ad5d137503633dc497ab58">  608</a></span>&#160;<span class="comment"></span>  #define _EXTI_P0IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 0 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab0f76a53d5c0201c44efb8eb1aec0d5d">  609</a></span>&#160;<span class="comment"></span>  #define _EXTI_P0IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 0 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadc0067f27733945a8a807b4289495e4e">  610</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 1 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6d5023f8b1a9c4107f001e86e45c50db">  611</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 1 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab71febcc38df8d00f01fab445962d794">  612</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 1 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaad24b67b40a6c882b471486e3e579bd0">  613</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 2 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6556bbc9b1507d928c91191f34743329">  614</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 2 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3de7752fb4e0352acff0d160c44a1be6">  615</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 2 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1145a607ef243d2fc0e4e551844b5eff">  616</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 3 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga79bc1161c4ce15e6f4c26198f6943747">  617</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 3 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">  618</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 3 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="comment">/* External interrupt control register 2 (EXTI_CR2) */</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga26d4969050999223f545b3a682120dcc">  621</a></span>&#160;<span class="preprocessor">  #define _EXTI_P4IS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; External interrupt sensitivity for Portx bit 4 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga382c1daa264b30cb9b8c52bc7f2fadb8">  622</a></span>&#160;<span class="comment"></span>  #define _EXTI_P4IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 4 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa5aacb5dc30b22d4b8307f108098a4ae">  623</a></span>&#160;<span class="comment"></span>  #define _EXTI_P4IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 4 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac8103e335741c7109ddd37c1c0725115">  624</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 5 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga580b572366ef09de7dfb05a428ddbf39">  625</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 5 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga86520d8581045ce05e18b7d21da0a918">  626</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 5 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga322de6ac0eb53afdf20ac2c184859577">  627</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 6 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga03af486019b87d83bc0df3b081048112">  628</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 6 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafa3b9a025502df4abcce7ffce7d1bd5a">  629</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 6 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaae63012abf1bc80cdfe163213af1c79a">  630</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 7 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5c1c27de490323aa52b60f68acfbca37">  631</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 7 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga56fa6e78c55e83f917bcc2f479a87a77">  632</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 7 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="comment">/* External interrupt control register 3 (EXTI_CR3) */</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2d6fe958134427e891bb69a143a38cb9">  635</a></span>&#160;<span class="preprocessor">  #define _EXTI_PBIS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; Port B external interrupt sensitivity bits [1:0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9f3fe62c68228d2bc26154d51b6c855b">  636</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port B external interrupt sensitivity bits [0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga934433b6a84084d6a5355f68b5d0390e">  637</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Port B external interrupt sensitivity bits [1] (in _EXTI_CR3)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6dadaa91c701943b872a1a04f3be74a6">  638</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; Port D external interrupt sensitivity bits [1:0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">  639</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port D external interrupt sensitivity bits [0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">  640</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Port D external interrupt sensitivity bits [1] (in _EXTI_CR3)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">/* External interrupt status register 1 (EXTI_SR1) */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga255a7565533a75fa826c1214dd71d417">  644</a></span>&#160;<span class="preprocessor">  #define _EXTI_P0F               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Portx bit 0 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacb3a75974cbb45dcacb6bf95cc940608">  645</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1F               ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 1 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae608318f14952117f512a7ac35fbea80">  646</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2F               ((uint8_t) (0x04 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 2 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga30c5fa89c3129bef3f538d52a982e03e">  647</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3F               ((uint8_t) (0x08 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 3 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9702f662a13d3db1d50545003f78e5db">  648</a></span>&#160;<span class="comment"></span>  #define _EXTI_P4F               ((uint8_t) (0x10 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 4 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga59f4a90e5df23779729bc7cb848534f3">  649</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5F               ((uint8_t) (0x20 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 5 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga31eeafd939f41a132f86a66ff99eaf6b">  650</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6F               ((uint8_t) (0x40 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 6 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2e6c9936280809a72bebdec12bb34836">  651</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7F               ((uint8_t) (0x80 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 7 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">/* External interrupt status register 2 (EXTI_SR2) */</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga85498bce3828604c43772e1bc0da8e04">  654</a></span>&#160;<span class="preprocessor">  #define _EXTI_PBF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Port B external interrupt flag (in _EXTI_SR2)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga50f47919cc143d7f261bb4526788283c">  655</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDF               ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Port D external interrupt flag (in _EXTI_SR2)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="comment">/* External interrupt port selector (EXTI_CONF) */</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga14ba393ad55461177b1837ad3f35cb29">  659</a></span>&#160;<span class="preprocessor">  #define _EXTI_PBLIS             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Port B, pins 0..3 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1b5284d3a7e648d8b797e6c53b71f87a">  660</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBHIS             ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Port B, pins 4..7 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga04b50fef35b44a8341290904ad69dafd">  661</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDLIS             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port D, pins 0..3 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga33f184c5385b1e5eb623ef51e52a535b">  662</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDHIS             ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Port D, pins 4..7 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#endif // EXTI_AddressBase</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">// Reset status (RST)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#if defined(RST_AddressBase)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">  /** @brief struct for determining reset source (RST) */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">    /** @brief Reset pin configuration register (RST_CR) */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN_KEY : 8;    <span class="comment">///&lt; Reset pin configuration key</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">    /** @brief Reset status register (RST_SR) */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PORF    : 1;    <span class="comment">///&lt; Power-on reset (POR) flag</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IWDGF   : 1;    <span class="comment">///&lt; Independent Watchdog reset flag</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILLOPF  : 1;    <span class="comment">///&lt; Illegal opcode reset flag</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMF   : 1;    <span class="comment">///&lt; SWIM reset flag</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WWDGF   : 1;    <span class="comment">///&lt; Window Watchdog reset flag</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    } SR;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  } <a class="code" href="struct_r_s_t__t.html">RST_t</a>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">/* Pointer to reset status register */</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">  695</a></span>&#160;<span class="preprocessor">  #define _RST     _SFR(RST_t,         RST_AddressBase)          </span><span class="comment">///&lt; Reset module struct/bit access</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">  696</a></span>&#160;<span class="comment"></span>  #define _RST_CR  _SFR(uint8_t,       RST_AddressBase+0x00)     <span class="comment">///&lt; Reset pin configuration register (RST_CR)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">  697</a></span>&#160;<span class="comment"></span>  #define _RST_SR  _SFR(uint8_t,       RST_AddressBase+0x01)     <span class="comment">///&lt; Reset module status register (RST_SR)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">/*  Reset pin configuration register (RST_CR) */</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa9248050d9175193287b365b4d292dc4">  700</a></span>&#160;<span class="preprocessor">  #define _RST_PIN_KEY            ((uint8_t) 0xD0)               </span><span class="comment">///&lt; Configure PA1 as GPIO, else NRST (in _RST_CR)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/*  Reset module status register (RST_SR) */</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga66ea8a5c58afcdec7d8c925ec2b41b58">  703</a></span>&#160;<span class="preprocessor">  #define _RST_PORF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Power-on reset (POR) flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">  704</a></span>&#160;<span class="comment"></span>  #define _RST_IWDGF              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Independent Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa03eb50922437bf4c4489c2de95481f5">  705</a></span>&#160;<span class="comment"></span>  #define _RST_ILLOPF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Illegal opcode reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab1b088d2e32d15e9eabd60ae59d6613d">  706</a></span>&#160;<span class="comment"></span>  #define _RST_SWIMF              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; SWIM reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7c25a0b37711af86fe69dfd0008ff578">  707</a></span>&#160;<span class="comment"></span>  #define _RST_WWDGF              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Window Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#endif // RST_AddressBase</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">// Clock control (CLK)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#if defined(CLK_AddressBase)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  /** @brief struct for configuring/monitoring clock module (CLK) */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">    /** @brief Internal clock register (CLK_ICKR) */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIDIV  : 2;    <span class="comment">///&lt; High speed internal clock prescaler</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    } CKDIVR;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">    /** @brief Reserved register (2B) */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    uint8_t res     [2];</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 1 (CLK_PCKENR1) */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM2      : 1;    <span class="comment">///&lt; clock enable TIM2</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM3      : 1;    <span class="comment">///&lt; clock enable TIM3</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM4      : 1;    <span class="comment">///&lt; clock enable TIM4</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_I2C       : 1;    <span class="comment">///&lt; clock enable I2C</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SPI       : 1;    <span class="comment">///&lt; clock enable SPI</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_USART     : 1;    <span class="comment">///&lt; clock enable USART</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_AWU       : 1;    <span class="comment">///&lt; clock enable AWU</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#ae060c813f3752283bc6cacb6018c8b3e">  740</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#ae060c813f3752283bc6cacb6018c8b3e">PCKEN_PXS</a>       : 1;    <span class="comment">///&lt; clock enable PXS</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"></span>    } PCKENR1;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 2 (CLK_PCKENR2) */</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#af3001d2a8d1b85510da3a117589d8640">  745</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#af3001d2a8d1b85510da3a117589d8640">PCKEN_WWDG</a>      : 1;    <span class="comment">///&lt; clock enable WWDG</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                   : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    } PCKENR2;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">    /** @brief Configurable clock output register (CLK_CCOR) */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOEN   : 1;    <span class="comment">///&lt; Configurable clock output enable</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOSEL  : 3;    <span class="comment">///&lt; Configurable clock output selection</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#ac8cadfc380426eb5f2ef9ee9741827ca">  753</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#ac8cadfc380426eb5f2ef9ee9741827ca">CCOSLP</a>  : 2;    <span class="comment">///&lt; Configurable clock output buffer slope</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    } CCOR;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  } <a class="code" href="struct_c_l_k__t.html">CLK_t</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">/* Pointer to CLK registers */</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">  760</a></span>&#160;<span class="preprocessor">  #define _CLK          _SFR(CLK_t,    CLK_AddressBase)          </span><span class="comment">///&lt; Clock module struct/bit access</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">  761</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x00)     <span class="comment">///&lt; Clock Divider Register</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">  763</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR1  _SFR(uint8_t,  CLK_AddressBase+0x03)     </span><span class="comment">///&lt; Peripheral clock gating register 1</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">  764</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2  _SFR(uint8_t,  CLK_AddressBase+0x04)     <span class="comment">///&lt; Peripheral clock gating register 2</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">  765</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x05)     <span class="comment">///&lt; Configurable clock output register</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">/* CLK Module Reset Values */</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">  768</a></span>&#160;<span class="preprocessor">  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x03)          </span><span class="comment">///&lt; Clock divider register reset value</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">  769</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; Peripheral clock gating register 1 reset value</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">  770</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_RESET_VALUE     ((uint8_t) 0x01)          <span class="comment">///&lt; Peripheral clock gating register 2 reset value</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">  771</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x10)          <span class="comment">///&lt; Configurable clock output register reset value</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">/* Clock divider register (CLK_CKDIVR) */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1514a54368c2612b3ee2d96a7fe42af5">  774</a></span>&#160;<span class="preprocessor">  #define _CLK_HSIDIV             ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; High speed internal clock prescaler [1:0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">  775</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV0            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; High speed internal clock prescaler [0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga10c96b162cf6bb3e0a9b97019db16ea0">  776</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV1            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; High speed internal clock prescaler [1] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="comment">/* pre-defined constants for _CLK_CKDIVR */</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6fefc7f3943e583a9f30c88c7d9422e6">  779</a></span>&#160;<span class="preprocessor">  #define _CLK_HSIDIV_DIV1        ((uint8_t) (0x00 &lt;&lt; 0))        </span><span class="comment">///&lt; set HSI prescaler to 1 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabc3ecea331e8024ee20db374799be849">  780</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV_DIV2        ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; set HSI prescaler to 1/2 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga582740990f0abe4d4a5ab7b01e9f6682">  781</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV_DIV4        ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; set HSI prescaler to 1/4 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5cc23b8e12492d16dd45ac36bf267a86">  782</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV_DIV8        ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; set HSI prescaler to 1/8 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">/* Peripheral clock gating register 1 (CLK_PCKENR1) */</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa6fa9285c27aca48d1d9f90ce38bf289">  785</a></span>&#160;<span class="preprocessor">  #define _CLK_TIM2               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; clock enable TIM2 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga28ae15c207187473dd209a226f50c9d4">  786</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM3               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; clock enable TIM3 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaca25d007f6c72b338b31bbba1a22d401">  787</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM4               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; clock enable TIM4 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">  788</a></span>&#160;<span class="comment"></span>  #define _CLK_I2C                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; clock enable I2C [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">  789</a></span>&#160;<span class="comment"></span>  #define _CLK_SPI                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; clock enable SPI [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae6007d7f6f900432463a84dceb057014">  790</a></span>&#160;<span class="comment"></span>  #define _CLK_USART              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; clock enable USART [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2105df11a961b15c898f55ba1a2aef3c">  791</a></span>&#160;<span class="comment"></span>  #define _CLK_AWU                ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; clock enable AWU [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3a73e680b6cb1a4105ee68d6a23c7120">  792</a></span>&#160;<span class="comment"></span>  #define _CLK_PXS                ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; clock enable PXS [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">/* Peripheral clock gating register 2 (CLK_PCKENR2) */</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3beba1e4ec518f87a77c5b75f8fa5d83">  795</a></span>&#160;<span class="preprocessor">  #define _CLK_WWDG               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; clock enable WWDG [0] (in _CLK_PCKENR2)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">/* Configurable clock output register (CLK_CCOR) */</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga97ae1bf52095a02372e71c1eef0fec6f">  799</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOEN              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Configurable clock output enable [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacf344645f0104960ecace2498382e31b">  800</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL             ((uint8_t) (0x07 &lt;&lt; 1))        <span class="comment">///&lt; Configurable clock output selection [2:0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga934d4bbea666ddbf5670abc81f6ccf52">  801</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL0            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Configurable clock output selection [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3495f3087f36f974b88e03d07399e9c6">  802</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL1            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Configurable clock output selection [1] (in _CLK_CCOR)</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf30510e5f580a770b4f78627a6e297fa">  803</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL2            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Configurable clock output selection [2] (in _CLK_CCOR)</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4">  804</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSLP             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; Configurable clock output buffer slope [1:0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3d137e3bcb993e70ce098302ab4ac98d">  805</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSLP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Configurable clock output buffer slope  [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga52bbddb2335e4ede92dbda099fe0f064">  806</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSLP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Configurable clock output buffer slope  [1] (in _CLK_CCOR)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#endif // CLK_AddressBase</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">// Window Watchdog (WWDG)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#if defined(WWDG_AddressBase)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">  /** @brief struct for access to Window Watchdog registers (WWDG) */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">    /** @brief WWDG Control register (WWDG_CR) */</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T       : 7;    <span class="comment">///&lt; 7-bit WWDG counter</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDGA    : 1;    <span class="comment">///&lt; WWDG activation bit (n/a if WWDG enabled by option byte)</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">    /** @brief WWDR Window register (WWDG_WR) */</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   W       : 7;    <span class="comment">///&lt; 7-bit window value</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    } WR;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  } <a class="code" href="struct_w_w_d_g__t.html">WWDG_t</a>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="comment">/* Pointer to Window Watchdog registers */</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">  837</a></span>&#160;<span class="preprocessor">  #define _WWDG         _SFR(WWDG_t,   WWDG_AddressBase)         </span><span class="comment">///&lt; Window Watchdog struct/bit access</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">  838</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR      _SFR(uint8_t,  WWDG_AddressBase+0x00)    <span class="comment">///&lt; Window Watchdog Control register (WWDG_CR)</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">  839</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR      _SFR(uint8_t,  WWDG_AddressBase+0x01)    <span class="comment">///&lt; Window Watchdog Window register (WWDG_WR)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="comment">/* WWDG Module Reset Values */</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">  842</a></span>&#160;<span class="preprocessor">  #define _WWDG_CR_RESET_VALUE         ((uint8_t) 0x7F)          </span><span class="comment">///&lt; Window Watchdog Control register reset value</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">  843</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_RESET_VALUE         ((uint8_t) 0x7F)          <span class="comment">///&lt; Window Watchdog Window register reset value</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">/* WWDG Control register (WWDG_CR) */</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0e5fd24fce6c537bfd466d4a78b065a4">  846</a></span>&#160;<span class="preprocessor">  #define _WWDG_T                 ((uint8_t) (0x7F &lt;&lt; 0))        </span><span class="comment">///&lt; Window Watchdog 7-bit counter [6:0] (in _WWDG_CR)</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac95a428e9233d6d6d09c8c5886eacdfc">  847</a></span>&#160;<span class="comment"></span>  #define _WWDG_T0                ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Window Watchdog 7-bit counter [0] (in _WWDG_CR)</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga678cc37bedb816ddf6a184e62e2cebdc">  848</a></span>&#160;<span class="comment"></span>  #define _WWDG_T1                ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Window Watchdog 7-bit counter [1] (in _WWDG_CR)</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaac28215401fef7f85cdba203b42ee83b">  849</a></span>&#160;<span class="comment"></span>  #define _WWDG_T2                ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Window Watchdog 7-bit counter [2] (in _WWDG_CR)</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3ef8892312292cc532f3e603862836e1">  850</a></span>&#160;<span class="comment"></span>  #define _WWDG_T3                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Window Watchdog 7-bit counter [3] (in _WWDG_CR)</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga34bec6328953fae0cd8d2bf47fb87b14">  851</a></span>&#160;<span class="comment"></span>  #define _WWDG_T4                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Window Watchdog 7-bit counter [4] (in _WWDG_CR)</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga587f5a29eddb09818e137fafc85c8274">  852</a></span>&#160;<span class="comment"></span>  #define _WWDG_T5                ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Window Watchdog 7-bit counter [5] (in _WWDG_CR)</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga43958d4042816f293c256a7bae81e472">  853</a></span>&#160;<span class="comment"></span>  #define _WWDG_T6                ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Window Watchdog 7-bit counter [6] (in _WWDG_CR)</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac621aa60d1302d4afb92a8bce8d0766f">  854</a></span>&#160;<span class="comment"></span>  #define _WWDG_WDGA              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Window Watchdog activation bit (n/a if WWDG enabled by option byte) [0] (in _WWDG_CR)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">/* WWDR Window register (WWDG_WR) */</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga08d459e1b93d6d9cddbfa9723a1cf4db">  857</a></span>&#160;<span class="preprocessor">  #define _WWDG_W                 ((uint8_t) (0x7F &lt;&lt; 0))        </span><span class="comment">///&lt; Window Watchdog 7-bit window value [6:0] (in _WWDG_WR)</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0357a5c7bf624f3a0a666f08c94d4b7d">  858</a></span>&#160;<span class="comment"></span>  #define _WWDG_W0                ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Window Watchdog 7-bit window value [0] (in _WWDG_WR)</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">  859</a></span>&#160;<span class="comment"></span>  #define _WWDG_W1                ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Window Watchdog 7-bit window value [1] (in _WWDG_WR)</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf89b35348edff78c75dbd2773b0b5d12">  860</a></span>&#160;<span class="comment"></span>  #define _WWDG_W2                ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Window Watchdog 7-bit window value [2] (in _WWDG_WR)</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga89a480bee4362b18cac9681b24433c18">  861</a></span>&#160;<span class="comment"></span>  #define _WWDG_W3                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Window Watchdog 7-bit window value [3] (in _WWDG_WR)</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ff9b0ed30555c7869ff53ce385e3b32">  862</a></span>&#160;<span class="comment"></span>  #define _WWDG_W4                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Window Watchdog 7-bit window value [4] (in _WWDG_WR)</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf07e1b7a4479b77cc9d3774e8d1858c3">  863</a></span>&#160;<span class="comment"></span>  #define _WWDG_W5                ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Window Watchdog 7-bit window value [5] (in _WWDG_WR)</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9ce288ba632a50c7dfd91f764f32c8de">  864</a></span>&#160;<span class="comment"></span>  #define _WWDG_W6                ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Window Watchdog 7-bit window value [6] (in _WWDG_WR)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#endif // WWDG_AddressBase</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">// Independent Timeout Watchdog (IWDG)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#if defined(IWDG_AddressBase)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">  /** @brief struct for access to Independent Timeout Watchdog registers (IWDG) */</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">    /** @brief IWDG Key register (IWDG_KR) */</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> KEY       : 8;  <span class="comment">///&lt; IWDG Key</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span>    } KR;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">    /** @brief IWDG Prescaler register (IWDG_PR) */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRE     : 3;  <span class="comment">///&lt; Prescaler divider</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    } PR;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">    /** @brief IWDG Reload register (IWDG_RLR) */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RL        : 8;  <span class="comment">///&lt; IWDG Reload value</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"></span>    } RLR;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  } <a class="code" href="struct_i_w_d_g__t.html">IWDG_t</a>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="comment">/* Pointer to Independent Timeout Watchdog registers */</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">  900</a></span>&#160;<span class="preprocessor">  #define _IWDG         _SFR(IWDG_t,   IWDG_AddressBase)         </span><span class="comment">///&lt; Independent Timeout Watchdog struct/bit access</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">  901</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    <span class="comment">///&lt; Independent Timeout Watchdog Key register (IWDG_KR)</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">  902</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    <span class="comment">///&lt; Independent Timeout Watchdog Prescaler register (IWDG_PR)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">  903</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    <span class="comment">///&lt; Independent Timeout Watchdog Reload register (IWDG_RLR)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">/* IWDG Module Reset Values */</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">  906</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler register reset value</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">  907</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; Independent Timeout Watchdog Reload register reset value</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">/* pre-defined Key constants for _IWDG_KR keys */</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">  910</a></span>&#160;<span class="preprocessor">  #define _IWDG_KEY_ENABLE        ((uint8_t) 0xCC)               </span><span class="comment">///&lt; Independent Timeout Watchdog enable (in _IWDG_KR)</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7737c837d02afdd8969ed28f184d33f1">  911</a></span>&#160;<span class="comment"></span>  #define _IWDG_KEY_REFRESH       ((uint8_t) 0xAA)               <span class="comment">///&lt; Independent Timeout Watchdog refresh (in _IWDG_KR)</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadf5fc0653294cfee938d2aab9981396d">  912</a></span>&#160;<span class="comment"></span>  #define _IWDG_KEY_ACCESS        ((uint8_t) 0x55)               <span class="comment">///&lt; Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="comment">/* IWDG Prescaler register (IWDG_PR) bits */</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad79fa3811d084e0d167e7d550b5ec94c">  915</a></span>&#160;<span class="preprocessor">  #define _IWDG_PRE               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR)</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaec49e207974a6ecb999e2b5e73d1c372">  916</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR)</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad2e5c614224ad956a2d61aa835f5c430">  917</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR)</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf42130218ba2ec781b14db4e1321ad02">  918</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#endif // IWDG_AddressBase</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">// Auto Wake-Up Module (AWU)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#if defined(AWU_AddressBase)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">  /** @brief struct for cofiguring the Auto Wake-Up Module (AWU) */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">    /** @brief AWU Control/status register (AWU_CSR) */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSR     : 1;    <span class="comment">///&lt; LSI measurement enable</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUEN   : 1;    <span class="comment">///&lt; Auto-wakeup enable</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUF    : 1;    <span class="comment">///&lt; Auto-wakeup flag</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    } CSR;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">    /** @brief AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   APRE    : 6;    <span class="comment">///&lt; Asynchronous prescaler divider</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    } APR;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">    /** @brief AWU Timebase selection register (AWU_TBR) */</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUTB   : 4;    <span class="comment">///&lt; Auto-wakeup timebase selection</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    } TBR;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  } <a class="code" href="struct_a_w_u__t.html">AWU_t</a>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="comment">/* Pointer to AWU registers */</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">  959</a></span>&#160;<span class="preprocessor">  #define _AWU          _SFR(AWU_t,    AWU_AddressBase)          </span><span class="comment">///&lt; Auto Wake-Up struct/bit access</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">  960</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     <span class="comment">///&lt; Auto Wake-Up Control/status register (AWU_CSR)</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">  961</a></span>&#160;<span class="comment"></span>  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register (AWU_APR)</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">  962</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     <span class="comment">///&lt; Auto Wake-Up Timebase selection register (AWU_TBR)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="comment">/* AWU Module Reset Values */</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">  965</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Auto Wake-Up Control/status register reset value</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">  966</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register reset value</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">  967</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; Auto Wake-Up Timebase selection register reset value</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="comment">/* AWU Control/status register (AWU_CSR) */</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae77b389e1670fbe74ec86ba81cb6cbeb">  970</a></span>&#160;<span class="preprocessor">  #define _AWU_MSR                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga496f1ce02fa339788ccdc3c991f23de6">  972</a></span>&#160;<span class="preprocessor">  #define _AWU_AWUEN              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Auto-wakeup enable [0] (in _AWU_CSR)</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">  973</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUF               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Auto-wakeup status flag [0] (in _AWU_CSR)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf4890142f9aa08581bcd35de6eec1865">  977</a></span>&#160;<span class="preprocessor">  #define _AWU_APRE               ((uint8_t) (0x3F &lt;&lt; 0))        </span><span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR)</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab570599ae343e26a26b8b66c6b142447">  978</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR)</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad9a1d55df678f679280df6ecebf2882c">  979</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR)</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga978e26933f21eded9b37d35c85ae9fb7">  980</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR)</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad82ccb5fa00935eddf1fb798c61f5a89">  981</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR)</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga99af5f230510ae93363cd82fd4e0e316">  982</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE4              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR)</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaee7d2d18ac56a07d3c0136ab6943db07">  983</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE5              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">  987</a></span>&#160;<span class="preprocessor">  #define _AWU_AWUTB              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; Auto-wakeup timebase selection [3:0] (in _AWU_APR)</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0722500310e87b5083164cddf259e05d">  988</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Auto-wakeup timebase selection [0] (in _AWU_APR)</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaa7add1244d37308f1714077acc5a8dd">  989</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auto-wakeup timebase selection [1] (in _AWU_APR)</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga29e1864ad2304a5998ab8f34e2a3cddd">  990</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Auto-wakeup timebase selection [2] (in _AWU_APR)</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6bb540368c275f65a8f8804adf890c6f">  991</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Auto-wakeup timebase selection [3] (in _AWU_APR)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#endif // AWU_AddressBase</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// Beeper module BEEP (all devices, may require option byte change)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#if defined(BEEP_AddressBase)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">  /** @brief struct for beeper control (BEEP) */</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">    /** @brief Beeper control/status register (BEEP_CSR) */</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPDIV : 5;    <span class="comment">///&lt; Beep clock prescaler divider</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPEN  : 1;    <span class="comment">///&lt; Beep enable</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPSEL : 2;    <span class="comment">///&lt; Beeper frequency selection</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  } <a class="code" href="struct_b_e_e_p__t.html">BEEP_t</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="comment">/* Pointer to BEEP registers */</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25"> 1016</a></span>&#160;<span class="preprocessor">  #define _BEEP         _SFR(BEEP_t,   BEEP_AddressBase)         </span><span class="comment">///&lt; Beeper struct/bit access</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618"> 1017</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR     _SFR(uint8_t,  BEEP_AddressBase+0x00)    <span class="comment">///&lt; Beeper control/status register (BEEP_CSR)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="comment">/* BEEP Module Reset Values */</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00"> 1020</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_RESET_VALUE        ((uint8_t) 0x1F)          </span><span class="comment">///&lt; Beeper control/status register reset value</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="comment">/* Beeper control/status register (BEEP_CSR) */</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1f5d4f192a09dabe0df309b578f9fbac"> 1023</a></span>&#160;<span class="preprocessor">  #define _BEEP_BEEPDIV           ((uint8_t) (0x1F &lt;&lt; 0))        </span><span class="comment">///&lt; Beeper clock prescaler divider [4:0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacd56ee7d42ee7675038dc18c59c7d20f"> 1024</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV0          ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Beeper clock prescaler divider [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabbf8b12d8d980bcf73abfe16a11fc509"> 1025</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Beeper clock prescaler divider [1] (in _BEEP_CSR)</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4c30d9550287a6168beeedaaf6f1da57"> 1026</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Beeper clock prescaler divider [2] (in _BEEP_CSR)</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9d42936f89310cf765f1d7e6d22ce3f9"> 1027</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Beeper clock prescaler divider [3] (in _BEEP_CSR)</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga275be3d9b8d8a9b1385b063c1caceb31"> 1028</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Beeper clock prescaler divider [4] (in _BEEP_CSR)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa12dae4e4d7cbddfd25e510ca17c6af9"> 1029</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPEN            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Beeper enable [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae"> 1030</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL           ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; Beeper frequency selection [1:0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga108fa0bdd9d214295ef17cbca1f66c79"> 1031</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL0          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Beeper frequency selection [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2fef4d5f57efee65556946d4cc0bd0a4"> 1032</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL1          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Beeper frequency selection [1] (in _BEEP_CSR)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#endif // BEEP_AddressBase</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">// Serial Peripheral Interface SPI</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#if defined(SPI_AddressBase)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">  /** @brief struct for controlling SPI module (SPI) */</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">    /** @brief SPI control register 1 (SPI_CR1) */</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA     : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL     : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSTR     : 1;    <span class="comment">///&lt; Master/slave selection</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BR       : 3;    <span class="comment">///&lt; Baudrate control</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPE      : 1;    <span class="comment">///&lt; SPI enable</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSBFIRST : 1;    <span class="comment">///&lt; Frame format</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">    /** @brief SPI control register 2 (SPI_CR2) */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSI     : 1;    <span class="comment">///&lt; Internal slave select</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSM     : 1;    <span class="comment">///&lt; Software slave management</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXONLY  : 1;    <span class="comment">///&lt; Receive only</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDOE    : 1;    <span class="comment">///&lt; Input/Output enable in bidirectional mode</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDM     : 1;    <span class="comment">///&lt; Bidirectional data mode enable</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">    /** @brief SPI interrupt control register (SPI_ICR) */</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKIE    : 1;    <span class="comment">///&lt; Wakeup interrupt enable</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXIE    : 1;    <span class="comment">///&lt; Rx buffer not empty interrupt enable</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXIE    : 1;    <span class="comment">///&lt; Tx buffer empty interrupt enable</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span>    } ICR;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">    /** @brief SPI status register (SPI_SR) */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Receive buffer not empty</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit buffer empty</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUP    : 1;    <span class="comment">///&lt; Wakeup flag</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MODF    : 1;    <span class="comment">///&lt; Mode fault</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR     : 1;    <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BSY     : 1;    <span class="comment">///&lt; Busy flag</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">    /** @brief SPI data register (SPI_DR) */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; SPI data</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  } <a class="code" href="struct_s_p_i__t.html">SPI_t</a>;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d"> 1099</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _SPI        _SFR(SPI_t,      SPI_AddressBase)          </span><span class="comment">///&lt; SPI struct/bit access</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4"> 1100</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1    _SFR(uint8_t,    SPI_AddressBase+0x00)     <span class="comment">///&lt; SPI control register 1</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc"> 1101</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2    _SFR(uint8_t,    SPI_AddressBase+0x01)     <span class="comment">///&lt; SPI control register 2</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102"> 1102</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR    _SFR(uint8_t,    SPI_AddressBase+0x02)     <span class="comment">///&lt; SPI interrupt control register</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268"> 1103</a></span>&#160;<span class="comment"></span>  #define _SPI_SR     _SFR(uint8_t,    SPI_AddressBase+0x03)     <span class="comment">///&lt; SPI status register</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2"> 1104</a></span>&#160;<span class="comment"></span>  #define _SPI_DR     _SFR(uint8_t,    SPI_AddressBase+0x04)     <span class="comment">///&lt; SPI data register</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="comment">/* SPI Module Reset Values */</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696"> 1107</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; SPI Control Register 1 reset value</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a"> 1108</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Control Register 2 reset value</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940"> 1109</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Interrupt Control Register reset value</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c"> 1110</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_RESET_VALUE          ((uint8_t) 0x02)          <span class="comment">///&lt; SPI Status Register reset value</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566"> 1111</a></span>&#160;<span class="comment"></span>  #define _SPI_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Data Register reset value</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="comment">/* SPI control register 1 (SPI_CR1) */</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafdae03f63038888e54414d18e6dc4a71"> 1114</a></span>&#160;<span class="preprocessor">  #define _SPI_CPHA             ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Clock phase [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabafac7212013220a7560517068269dc7"> 1115</a></span>&#160;<span class="comment"></span>  #define _SPI_CPOL             ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Clock polarity [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga590cdc011d5af04357b200ee5d072853"> 1116</a></span>&#160;<span class="comment"></span>  #define _SPI_MSTR             ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; SPI Master/slave selection [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga29d1387ef9ecb5df0efe9f638b2c7e53"> 1117</a></span>&#160;<span class="comment"></span>  #define _SPI_BR               ((uint8_t) (0x07 &lt;&lt; 3))          <span class="comment">///&lt; SPI Baudrate control [2:0] (in _SPI_CR1)</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaced8e9217d55d1508f3f77828066abc8"> 1118</a></span>&#160;<span class="comment"></span>  #define _SPI_BR0              ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; SPI Baudrate control [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5eb90fb7e168dd2ba355813654514062"> 1119</a></span>&#160;<span class="comment"></span>  #define _SPI_BR1              ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; SPI Baudrate control [1] (in _SPI_CR1)</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf8555e95e4d72041d5e1d97d829a69ee"> 1120</a></span>&#160;<span class="comment"></span>  #define _SPI_BR2              ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Baudrate control [2] (in _SPI_CR1)</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga11650dff427722ee5c08bcdcf16adca8"> 1121</a></span>&#160;<span class="comment"></span>  #define _SPI_SPE              ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI enable [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa3eef494f9f03378a89e462c960a9e66"> 1122</a></span>&#160;<span class="comment"></span>  #define _SPI_LSBFIRST         ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Frame format [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="comment">/* SPI control register 2 (SPI_CR2) */</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6720afafc956dd8595b6309ae42dba59"> 1125</a></span>&#160;<span class="preprocessor">  #define _SPI_SSI              ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Internal slave select [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9f7f721c038b8e20043da9d9f110e8ae"> 1126</a></span>&#160;<span class="comment"></span>  #define _SPI_SSM              ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Software slave management [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga115054d5fa9902d1dba1885c35c61ae5"> 1127</a></span>&#160;<span class="comment"></span>  #define _SPI_RXONLY           ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; SPI Receive only [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab83cc9c5e72e85943a314a1f6a2a39f3"> 1129</a></span>&#160;<span class="preprocessor">  #define _SPI_BDOE             ((uint8_t) (0x01 &lt;&lt; 6))          </span><span class="comment">///&lt; SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad9bf354ded8e43dcdb8f7f3c072d706d"> 1130</a></span>&#160;<span class="comment"></span>  #define _SPI_BDM              ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Bidirectional data mode enable [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="comment">/* SPI interrupt control register (SPI_ICR) */</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b"> 1134</a></span>&#160;<span class="preprocessor">  #define _SPI_WKIE             ((uint8_t) (0x01 &lt;&lt; 4))          </span><span class="comment">///&lt; SPI Wakeup interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaee02648305bc1b324462606db8f5939b"> 1135</a></span>&#160;<span class="comment"></span>  #define _SPI_ERRIE            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Error interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad46be9708567520aa187ddb8129dc244"> 1136</a></span>&#160;<span class="comment"></span>  #define _SPI_RXIE             ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7749a7ff47588ab56507e4a96d1e6af0"> 1137</a></span>&#160;<span class="comment"></span>  #define _SPI_TXIE             ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">/* SPI status register (SPI_SR) */</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga990f024eb5fe894ef70ab923cb3674a0"> 1140</a></span>&#160;<span class="preprocessor">  #define _SPI_RXNE             ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Receive buffer not empty [0] (in _SPI_SR)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga72fb8783a598211f7c3ce97cdfe26522"> 1141</a></span>&#160;<span class="comment"></span>  #define _SPI_TXE              ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Transmit buffer empty [0] (in _SPI_SR)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac9beb5a02fed03b6e733adba54c4410e"> 1143</a></span>&#160;<span class="preprocessor">  #define _SPI_WKUP             ((uint8_t) (0x01 &lt;&lt; 3))          </span><span class="comment">///&lt; SPI Wakeup flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga16718c7cefad6ea5aae7872183d1d11c"> 1145</a></span>&#160;<span class="preprocessor">  #define _SPI_MODF             ((uint8_t) (0x01 &lt;&lt; 5))          </span><span class="comment">///&lt; SPI Mode fault [0] (in _SPI_SR)</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacb1a438d449f1c27dfc5106a1b984a30"> 1146</a></span>&#160;<span class="comment"></span>  #define _SPI_OVR              ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Overrun flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaee1a571af4d823f1372acde769c8e368"> 1147</a></span>&#160;<span class="comment"></span>  #define _SPI_BSY              ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Busy flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#endif // SPI_AddressBase</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">// I2C Bus Interface</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#if defined(I2C_AddressBase)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">  /** @brief struct for controlling I2C module (I2C) */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">    /** @brief I2C Control register 1 (I2C_CR1) */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE        : 1;    <span class="comment">///&lt; Peripheral enable</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ENGC      : 1;    <span class="comment">///&lt; General call enable</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOSTRETCH : 1;    <span class="comment">///&lt; Clock stretching disable (Slave mode)</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">    /** @brief I2C Control register 2 (I2C_CR2) */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START     : 1;    <span class="comment">///&lt; Start generation</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP      : 1;    <span class="comment">///&lt; Stop generation</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ACK       : 1;    <span class="comment">///&lt; Acknowledge enable</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POS       : 1;    <span class="comment">///&lt; Acknowledge position (for data reception)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWRST     : 1;    <span class="comment">///&lt; Software reset</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">    /** @brief I2C Frequency register (I2C_FREQR) */</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FREQ      : 6;    <span class="comment">///&lt; Peripheral clock frequency</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    } FREQR;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">    /** @brief I2C own address register 1 low byte (I2C_OAR1L) */</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD0      : 1;    <span class="comment">///&lt; Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address [7:1]</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment"></span>    } OAR1L;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">    /** @brief I2C own address register 1 high byte (I2C_OAR1H) */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 2;    <span class="comment">///&lt; Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDCONF   : 1;    <span class="comment">///&lt; Address mode configuration (must always be written as â€˜1â€™)</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDMODE   : 1;    <span class="comment">///&lt; 7-/10-bit addressing mode (Slave mode)</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"></span>    } OAR1H;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">    /** @brief I2C own address register 2 (I2C_OAR2) */</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="struct_i2_c__t.html#ac278e37241e67f0b9afaf03f1c14bc0e"> 1207</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_i2_c__t.html#ac278e37241e67f0b9afaf03f1c14bc0e">ENDUAL</a>    : 1;    <span class="comment">///&lt; Dual addressing mode enable</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address in Dual addressing mode [7:1]</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"></span>    } OAR2;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">    /** @brief I2C data register (I2C_DR) */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; I2C data</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">    /** @brief I2C Status register 1 (I2C_SR1) */</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SB        : 1;    <span class="comment">///&lt; Start bit (Master mode)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR      : 1;    <span class="comment">///&lt; Address sent (Master mode) / matched (Slave mode)</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BTF       : 1;    <span class="comment">///&lt; Byte transfer finished</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD10     : 1;    <span class="comment">///&lt; 10-bit header sent (Master mode)</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOPF     : 1;    <span class="comment">///&lt; Stop detection (Slave mode)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE      : 1;    <span class="comment">///&lt; Data register not empty (receivers)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE       : 1;    <span class="comment">///&lt; Data register empty (transmitters)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">    /** @brief I2C Status register 2 (I2C_SR2) */</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BERR      : 1;    <span class="comment">///&lt; Bus error</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARLO      : 1;    <span class="comment">///&lt; Arbitration lost (Master mode)</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AF        : 1;    <span class="comment">///&lt; Acknowledge failure</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR       : 1;    <span class="comment">///&lt; Overrun/underrun</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WUFH      : 1;    <span class="comment">///&lt; Wakeup from Halt</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    } SR2;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">    /** @brief I2C Status register 3 (I2C_SR3) */</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSL       : 1;    <span class="comment">///&lt; Master/Slave</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BUSY      : 1;    <span class="comment">///&lt; Bus busy</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRA       : 1;    <span class="comment">///&lt; Transmitter/Receiver</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   GENCALL   : 1;    <span class="comment">///&lt; General call header (Slave mode)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUALF     : 1;    <span class="comment">///&lt; Dual flag (Slave mode)</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment"></span>    } SR3;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">    /** @brief I2C Interrupt register (I2C_ITR) */</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITERREN   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEVTEN   : 1;    <span class="comment">///&lt; Event interrupt enable</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITBUFEN   : 1;    <span class="comment">///&lt; Buffer interrupt enable</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    } ITR;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">    /** @brief I2C Clock control register low byte (I2C_CCRL) */</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 8;    <span class="comment">///&lt; Clock control register (Master mode)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"></span>    } CCRL;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">    /** @brief I2C Clock control register high byte (I2C_CCRH) */</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 4;    <span class="comment">///&lt; Clock control register in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUTY      : 1;    <span class="comment">///&lt; Fast mode duty cycle</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FS        : 1;    <span class="comment">///&lt; I2C Master mode selection</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment"></span>    } CCRH;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">    /** @brief I2C rise time register (I2C_TRISER) */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRISE     : 6;    <span class="comment">///&lt; Maximum rise time in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    } TRISER;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  } <a class="code" href="struct_i2_c__t.html">I2C_t</a>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1"> 1288</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _I2C        _SFR(I2C_t,      I2C_AddressBase)          </span><span class="comment">///&lt; I2C struct/bit access</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9"> 1289</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     <span class="comment">///&lt; I2C Control register 1</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6"> 1290</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     <span class="comment">///&lt; I2C Control register 2</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6"> 1291</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     <span class="comment">///&lt; I2C Frequency register</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb"> 1292</a></span>&#160;<span class="comment"></span>  #define _I2C_OAR1L  _SFR(uint8_t,    I2C_AddressBase+0x03)     <span class="comment">///&lt; I2C own address register 1 low byte</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214"> 1293</a></span>&#160;<span class="comment"></span>  #define _I2C_OAR1H  _SFR(uint8_t,    I2C_AddressBase+0x04)     <span class="comment">///&lt; I2C own address register 1 high byte</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200"> 1294</a></span>&#160;<span class="comment"></span>  #define _I2C_OAR2   _SFR(uint8_t,    I2C_AddressBase+0x05)     <span class="comment">///&lt; I2C own address register 2</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f"> 1295</a></span>&#160;<span class="comment"></span>  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     <span class="comment">///&lt; I2C data register</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2"> 1296</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     <span class="comment">///&lt; I2C Status register 1</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29"> 1297</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     <span class="comment">///&lt; I2C Status register 2</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027"> 1298</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     <span class="comment">///&lt; I2C Status register 3</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0"> 1299</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     <span class="comment">///&lt; I2C Interrupt register</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a"> 1300</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     <span class="comment">///&lt; I2C Clock control register low byte</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae"> 1301</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     <span class="comment">///&lt; I2C Clock control register high byte</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f"> 1302</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     <span class="comment">///&lt; I2C rise time register</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="comment">/* I2C Module Reset Values */</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48"> 1305</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; I2C Control register 1 reset value</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc"> 1306</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Control register 2 reset value</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7"> 1307</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Frequency register reset value</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2"> 1308</a></span>&#160;<span class="comment"></span>  #define _I2C_OAR1L_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register 1 low byte reset value</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32"> 1309</a></span>&#160;<span class="comment"></span>  #define _I2C_OAR1H_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register 1 high byte reset value</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b"> 1310</a></span>&#160;<span class="comment"></span>  #define _I2C_OAR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register 2 reset value</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4"> 1311</a></span>&#160;<span class="comment"></span>  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; I2C data register reset value</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6"> 1312</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 1 reset value</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed"> 1313</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 2 reset value</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977"> 1314</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 3 reset value</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3"> 1315</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Interrupt register reset value</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5"> 1316</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register low byte reset value</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb"> 1317</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register high byte reset value</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5"> 1318</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          <span class="comment">///&lt; I2C rise time register reset value</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="comment">/* I2C Control register 1 (I2C_CR1) */</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga95a7a84abec743aa32095c0df072f20b"> 1321</a></span>&#160;<span class="preprocessor">  #define _I2C_PE               ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Peripheral enable [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8cb9aad2dd24552d98c70f04f67029ff"> 1323</a></span>&#160;<span class="preprocessor">  #define _I2C_ENGC             ((uint8_t) (0x01 &lt;&lt; 6))          </span><span class="comment">///&lt; I2C General call enable [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae48725c10fe5a409e73f4884c05c86c4"> 1324</a></span>&#160;<span class="comment"></span>  #define _I2C_NOSTRETCH        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="comment">/* I2C Control register 2 (I2C_CR2) */</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5974cda6843dd1976707f906685ae280"> 1327</a></span>&#160;<span class="preprocessor">  #define _I2C_START            ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Start generation [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaad00fcd831057083b2bdcaa421851b3f"> 1328</a></span>&#160;<span class="comment"></span>  #define _I2C_STOP             ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; I2C Stop generation [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5f10fd666beebf60ad4238342168f7d3"> 1329</a></span>&#160;<span class="comment"></span>  #define _I2C_ACK              ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; I2C Acknowledge enable [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3a0cd16b0715782ebafbad9fb6004367"> 1330</a></span>&#160;<span class="comment"></span>  #define _I2C_POS              ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; I2C Acknowledge position (for data reception) [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0af662d9b8b4be95c17333d505609841"> 1332</a></span>&#160;<span class="preprocessor">  #define _I2C_SWRST            ((uint8_t) (0x01 &lt;&lt; 7))          </span><span class="comment">///&lt; I2C Software reset [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">/* I2C Frequency register (I2C_FREQR) */</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc"> 1335</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQ             ((uint8_t) (0x3F &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Peripheral clock frequency [5:0] (in _I2C_FREQR)</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga95f6ae1e4190881a6cbb440f330eea14"> 1336</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ0            ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; I2C Peripheral clock frequency [0] (in _I2C_FREQR)</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1ad671f118c7b9064f9acf0696a7f617"> 1337</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ1            ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; I2C Peripheral clock frequency [1] (in _I2C_FREQR)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga736a1a842a3cb7bd919b60d48563981a"> 1338</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ2            ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; I2C Peripheral clock frequency [2] (in _I2C_FREQR)</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac167bf5aa087cb5acd504f4faff98058"> 1339</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ3            ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; I2C Peripheral clock frequency [3] (in _I2C_FREQR)</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaebd48190bdd6f6565b61e3ebe9c635eb"> 1340</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ4            ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; I2C Peripheral clock frequency [4] (in _I2C_FREQR)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaced88d1049953f40f92df6a0f48c596c"> 1341</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ5            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; I2C Peripheral clock frequency [5] (in _I2C_FREQR)</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="comment">/* I2C own address register 1 low byte (I2C_OAR1L) */</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad74079923773482929982cf773558b54"> 1345</a></span>&#160;<span class="preprocessor">  #define _I2C_ADD1_0          ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Interface address 1 [0] (in 10-bit address mode) (in _I2C_OAR1L)</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab8d7fdcc799e0145c70e9750b22e1855"> 1346</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_1          ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address 1 [1] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8d8763c05c6ffa3a1eff1cf0e65685bd"> 1347</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_2          ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address 1 [2] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga85917da3a971b4e748122dcb62f5b8d1"> 1348</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_3          ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Interface address 1 [3] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab0cf8080e36e6988903339c8c86a203c"> 1349</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_4          ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Interface address 1 [4] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga388102c27d3535c31920000a17af1237"> 1350</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_5          ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Interface address 1 [5] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga056b1cd46407f531fd12e1b8a8f4f000"> 1351</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_6          ((uint8_t) (0x01 &lt;&lt; 6))           <span class="comment">///&lt; I2C Interface address 1 [6] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac8123b483ce49791b2a52bef5eeb45ce"> 1352</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_7          ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Interface address 1 [7] (in _I2C_OAR1L)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="comment">/* I2C own address register 1 high byte (I2C_OAR1H) */</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3b5f7d9eb11720bae7a78d298cb0ffb1"> 1356</a></span>&#160;<span class="preprocessor">  #define _I2C_ADD1_8_9        ((uint8_t) (0x03 &lt;&lt; 1))           </span><span class="comment">///&lt; I2C Interface address 1 [9:8] (in 10-bit address mode) (in _I2C_OAR1H)</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf6bc4096625ebdf639474fd1044694d2"> 1357</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_8          ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address 1 [8] (in _I2C_OAR1H)</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadf0c68a992d4cbdbbe1add5ad4212b4a"> 1358</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1_9          ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address 1 [9] (in _I2C_OAR1H)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2e54c0bbaa290c21c460a327e57bc17f"> 1360</a></span>&#160;<span class="preprocessor">  #define _I2C_ADDCONF         ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Address mode configuration [0] (in _I2C_OAR1H)</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5382660fab56b52d48f63bf7e79a3bbd"> 1361</a></span>&#160;<span class="comment"></span>  #define _I2C_ADDMODE         ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OAR1H)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">/* I2C own address register 2 (I2C_OAR2) */</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7c4e3d82048998b1402ab62d838727f9"> 1364</a></span>&#160;<span class="preprocessor">  #define _I2C_ENDUAL          ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Dual addressing mode enable (in _I2C_OAR2)</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9bd8174c06d2758e63ec6a39be081dc6"> 1365</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_1          ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address 2 [1] (in _I2C_OAR2)</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4114eea6d4a039409c90f1987515d6cc"> 1366</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_2          ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address 2 [2] (in _I2C_OAR2)</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaf7e499f7202627702d1538e5b3b28e9"> 1367</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_3          ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Interface address 2 [3] (in _I2C_OAR2)</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga90a9fc3c780a3b6e0325d9107cfd5d4c"> 1368</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_4          ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Interface address 2 [4] (in _I2C_OAR2)</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga29a7bc06d8ab5352480bf835a2b16beb"> 1369</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_5          ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Interface address 2 [5] (in _I2C_OAR2)</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9ffd94fbcf8c7983666d2fd9717ee48e"> 1370</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_6          ((uint8_t) (0x01 &lt;&lt; 6))           <span class="comment">///&lt; I2C Interface address 2 [6] (in _I2C_OAR2)</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6dc9e97f11e78cd7d8a053afc9b7ac77"> 1371</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2_7          ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Interface address 2 [7] (in _I2C_OAR2)</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="comment">/* I2C Status register 1 (I2C_SR1) */</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga933f1e6be59e9a0e3d8270b01403b15f"> 1374</a></span>&#160;<span class="preprocessor">  #define _I2C_SB              ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Start bit (Master mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafec2ed9ce57bef72fc74c146a46d9b3c"> 1375</a></span>&#160;<span class="comment"></span>  #define _I2C_ADDR            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Address sent (Master mode) / matched (Slave mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga53543c795e564534bcd9d78522481f35"> 1376</a></span>&#160;<span class="comment"></span>  #define _I2C_BTF             ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Byte transfer finished [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2db55dc7a535ebcb9014135db25c374d"> 1377</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD10           ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad1cd8af28eb094b6db82ecdbdd7ceacb"> 1378</a></span>&#160;<span class="comment"></span>  #define _I2C_STOPF           ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Stop detection (Slave mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment"></span>  // reserved [5]</div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c"> 1380</a></span>&#160;<span class="preprocessor">  #define _I2C_RXNE            ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Data register not empty (receivers) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga03291e5b89e0c7bbf2da92b27026ce03"> 1381</a></span>&#160;<span class="comment"></span>  #define _I2C_TXE             ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Data register empty (transmitters) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="comment">/* I2C Status register 2 (I2C_SR2) */</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0cf440dc86ef78b04eda812ee77a4db8"> 1384</a></span>&#160;<span class="preprocessor">  #define _I2C_BERR            ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Bus error [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac7d08dcc18604b3da2397d4d2a69ed32"> 1385</a></span>&#160;<span class="comment"></span>  #define _I2C_ARLO            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Arbitration lost (Master mode) [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaad92ddb67ea08324cc0e55eb41d5f332"> 1386</a></span>&#160;<span class="comment"></span>  #define _I2C_AF              ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Acknowledge failure [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3e36035f1f50835aed5f41268b75effa"> 1387</a></span>&#160;<span class="comment"></span>  #define _I2C_OVR             ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Overrun/underrun [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa8b03bacfb7491227a40b3a03e805d5c"> 1389</a></span>&#160;<span class="preprocessor">  #define _I2C_WUFH            ((uint8_t) (0x01 &lt;&lt; 5))           </span><span class="comment">///&lt; I2C Wakeup from Halt [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="comment">/* I2C Status register 3 (I2C_SR3) */</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga42d84bccdcacaae798b5e1ec3f41295c"> 1393</a></span>&#160;<span class="preprocessor">  #define _I2C_MSL             ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Master/Slave [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga100568139d23d25edeebcd8276c268b5"> 1394</a></span>&#160;<span class="comment"></span>  #define _I2C_BUSY            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Bus busy [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga69886fb2d17dc0999773012d6fc1d7ba"> 1395</a></span>&#160;<span class="comment"></span>  #define _I2C_TRA             ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Transmitter/Receiver [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga46d13882fca723a94bb57fbd340a5052"> 1397</a></span>&#160;<span class="preprocessor">  #define _I2C_GENCALL         ((uint8_t) (0x01 &lt;&lt; 4))           </span><span class="comment">///&lt; I2C General call header (Slave mode) [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"></span>  // reserved [6:5]</div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga22e9af49d78b99c63f1547ea6f915ee0"> 1399</a></span>&#160;<span class="preprocessor">  #define _I2C_DUALF           ((uint8_t) (0x01 &lt;&lt; 7))           </span><span class="comment">///&lt; Dual flag (Slave mode) [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="comment">/* I2C Interrupt register (I2C_ITR) */</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaa724111e3530219a0f83506cb6bf53f"> 1402</a></span>&#160;<span class="preprocessor">  #define _I2C_ITERREN         ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Error interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7c6232f19cef14f036bdfc469015753e"> 1403</a></span>&#160;<span class="comment"></span>  #define _I2C_ITEVTEN         ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Event interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1aba63c6484519eae12c65ab88a1e34c"> 1404</a></span>&#160;<span class="comment"></span>  #define _I2C_ITBUFEN         ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Buffer interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="comment">/* I2C Clock control register high byte (I2C_CCRH) */</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga647863aae58e7ca9f44386c7c546ce36"> 1408</a></span>&#160;<span class="preprocessor">  #define _I2C_CCR             ((uint8_t) (0x0F &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabbe41cedfd3e4c0dba2a7f255e2589e1"> 1409</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR0            ((uint8_t) (0x01 &lt;&lt; 0))           <span class="comment">///&lt; I2C Clock control register (Master mode) [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacdbe561594eaf8b55e86f14690d079d9"> 1410</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR1            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Clock control register (Master mode) [1] (in _I2C_CCRH)</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga414c94f1f0220d3cd0a3868708a5002a"> 1411</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR2            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Clock control register (Master mode) [2] (in _I2C_CCRH)</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga25b449292ae8f0abd8495c31e6692458"> 1412</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR3            ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Clock control register (Master mode) [3] (in _I2C_CCRH)</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac4d3b33a09349eb7c6749e84e36c684d"> 1414</a></span>&#160;<span class="preprocessor">  #define _I2C_DUTY            ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Fast mode duty cycle [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga90726473129b9bcc6b1f2f48dee0aa94"> 1415</a></span>&#160;<span class="comment"></span>  #define _I2C_FS              ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Master mode selection [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="comment">/* I2C rise time register (I2C_TRISER) */</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3b1445c3e4baf23dfc61b272a2941d0a"> 1418</a></span>&#160;<span class="preprocessor">  #define _I2C_TRISE           ((uint8_t) (0x3F &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER)</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6c212b53720d8222ef3f7a86c1770aeb"> 1419</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE0          ((uint8_t) (0x01 &lt;&lt; 0))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER)</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaafbfa1873f8bc86f4cfffc59da359a44"> 1420</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE1          ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER)</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac1fd56182768a892581622a1815532c2"> 1421</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE2          ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER)</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacead072c459febecb1e58c9c2b7cc89c"> 1422</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE3          ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER)</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga04a0b430f2e98bb38aebcf3a65d8a98a"> 1423</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE4          ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER)</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab9b75503d00953908984970f06476131"> 1424</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE5          ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER)</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#endif // I2C_AddressBase</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter (USART)</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#if defined(USART_AddressBase)</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter (USART) */</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">    /** @brief USART Status register (USART_SR) */</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN Slave mode) / Overrun error</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">    /** @brief USART data register (USART_DR) */</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; USART data</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">    /** @brief USART Baud rate register 1 (USART_BRR1) */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV bits [11:4]</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">    /** @brief USART Baud rate register 2 (USART_BRR2) */</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV bits [3:0]</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV bits [15:12]</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">    /** @brief USART Control register 1 (USART_CR1) */</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">    /** @brief USART Control register 2 (USART_CR2) */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">    /** @brief USART Control register 3 (USART_CR3) */</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    } CR3;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">    /** @brief USART Control register 4 (USART_CR4) */</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    } CR4;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  } <a class="code" href="struct_u_s_a_r_t__t.html">USART_t</a>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">/* Pointer to USART registers */</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f"> 1517</a></span>&#160;<span class="preprocessor">  #define _USART      _SFR(USART_t,    USART_AddressBase)        </span><span class="comment">///&lt; USART struct/bit access</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1"> 1518</a></span>&#160;<span class="comment"></span>  #define _USART_SR   _SFR(uint8_t,    USART_AddressBase+0x00)   <span class="comment">///&lt; USART Status register</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7"> 1519</a></span>&#160;<span class="comment"></span>  #define _USART_DR   _SFR(uint8_t,    USART_AddressBase+0x01)   <span class="comment">///&lt; USART data register</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b"> 1520</a></span>&#160;<span class="comment"></span>  #define _USART_BRR1 _SFR(uint8_t,    USART_AddressBase+0x02)   <span class="comment">///&lt; USART Baud rate register 1</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41"> 1521</a></span>&#160;<span class="comment"></span>  #define _USART_BRR2 _SFR(uint8_t,    USART_AddressBase+0x03)   <span class="comment">///&lt; USART Baud rate register 2</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b"> 1522</a></span>&#160;<span class="comment"></span>  #define _USART_CR1  _SFR(uint8_t,    USART_AddressBase+0x04)   <span class="comment">///&lt; USART Control register 1</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80"> 1523</a></span>&#160;<span class="comment"></span>  #define _USART_CR2  _SFR(uint8_t,    USART_AddressBase+0x05)   <span class="comment">///&lt; USART Control register 2</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739"> 1524</a></span>&#160;<span class="comment"></span>  #define _USART_CR3  _SFR(uint8_t,    USART_AddressBase+0x06)   <span class="comment">///&lt; USART Control register 3</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519"> 1525</a></span>&#160;<span class="comment"></span>  #define _USART_CR4  _SFR(uint8_t,    USART_AddressBase+0x07)   <span class="comment">///&lt; USART Control register 4</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="comment">/* USART Module Reset Values */</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0"> 1528</a></span>&#160;<span class="preprocessor">  #define _USART_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; USART Status register reset value</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec"> 1529</a></span>&#160;<span class="comment"></span>  #define _USART_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; USART Baud rate register 1 reset value</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0"> 1530</a></span>&#160;<span class="comment"></span>  #define _USART_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; USART Baud rate register 2 reset value</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9"> 1531</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 1 reset value</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652"> 1532</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 2 reset value</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602"> 1533</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 3 reset value</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790"> 1534</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 4 reset value</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="comment">/* USART Status register (USART_SR) bits */</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaff0ae6fd6a65072f3506682eb7f0aba4"> 1537</a></span>&#160;<span class="preprocessor">  #define _USART_PE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Parity error [0] (in _USART_SR)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad012ff2329ef944546ddffd194e186c5"> 1538</a></span>&#160;<span class="comment"></span>  #define _USART_FE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Framing error [0] (in _USART_SR)</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga754b0729f44d6e9b68b6d81de47ba7e1"> 1539</a></span>&#160;<span class="comment"></span>  #define _USART_NF               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Noise flag [0] (in _USART_SR)</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad14223b07b31b2c2cc46bb54a19d5445"> 1540</a></span>&#160;<span class="comment"></span>  #define _USART_OR_LHE           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART LIN Header Error (LIN Slave mode) / Overrun error [0] (in _USART_SR)</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafabec4bff2fe644415c02e14af0e0cc9"> 1541</a></span>&#160;<span class="comment"></span>  #define _USART_IDLE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART IDLE line detected [0] (in _USART_SR)</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa21178399854408c020874f91e8ce31c"> 1542</a></span>&#160;<span class="comment"></span>  #define _USART_RXNE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART Read data register not empty [0] (in _USART_SR)</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1d45a0efd9877be2db4e2f7f581c9c50"> 1543</a></span>&#160;<span class="comment"></span>  #define _USART_TC               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; USART Transmission complete [0] (in _USART_SR)</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6bc4716628b1a17852ecfdd2d9f296aa"> 1544</a></span>&#160;<span class="comment"></span>  #define _USART_TXE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; USART Transmit data register empty [0] (in _USART_SR)</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="comment">/* USART Control register 1 (USART_CR1) bits */</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadfe2ba19df782d2f5949ff6a9c42f63b"> 1547</a></span>&#160;<span class="preprocessor">  #define _USART_PIEN             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Parity interrupt enable [0] (in _USART_CR1)</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3c0cc91f75bf38c6ba637354005cf2a6"> 1548</a></span>&#160;<span class="comment"></span>  #define _USART_PS               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Parity selection [0] (in _USART_CR1)</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga736bd8a5fba39d0f656a0e0fc77ab54e"> 1549</a></span>&#160;<span class="comment"></span>  #define _USART_PCEN             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Parity control enable [0] (in _USART_CR1)</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacd1d5e78d0a1c47cc70fd154e6375d0a"> 1550</a></span>&#160;<span class="comment"></span>  #define _USART_WAKE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Wakeup method [0] (in _USART_CR1)</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0cfc43ba32e3316f616f368060dcd2d3"> 1551</a></span>&#160;<span class="comment"></span>  #define _USART_M                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART word length [0] (in _USART_CR1)</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9f3a2e717d6cf6b5b3f2f09e718ce9be"> 1552</a></span>&#160;<span class="comment"></span>  #define _USART_UARTD            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART Disable (for low power consumption) [0] (in _USART_CR1)</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga12400b9302870d3a8adfa2ba5395a124"> 1553</a></span>&#160;<span class="comment"></span>  #define _USART_T8               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; USART Transmit Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4dc302409d1618f73ddf568346a31dd6"> 1554</a></span>&#160;<span class="comment"></span>  #define _USART_R8               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; USART Receive Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="comment">/* USART Control register 2 (USART_CR2) bits */</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacef3d05bc520d3c2107395c73eb1256f"> 1557</a></span>&#160;<span class="preprocessor">  #define _USART_SBK              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Send break [0] (in _USART_CR2)</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad318abf8cd5fca5dc72a9fb993646ccc"> 1558</a></span>&#160;<span class="comment"></span>  #define _USART_RWU              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Receiver wakeup [0] (in _USART_CR2)</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7111108dfd5269bbb990c32a6080fc2d"> 1559</a></span>&#160;<span class="comment"></span>  #define _USART_REN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Receiver enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa79933d53cc94335c688e49e0bc03c65"> 1560</a></span>&#160;<span class="comment"></span>  #define _USART_TEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Transmitter enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0f6c18b18fff948910d19d3d391b79c3"> 1561</a></span>&#160;<span class="comment"></span>  #define _USART_ILIEN            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART IDLE Line interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacff0318379ad17338f61947e3f7689b9"> 1562</a></span>&#160;<span class="comment"></span>  #define _USART_RIEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART Receiver interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaed2c814143d42c18b626a3fc7b162956"> 1563</a></span>&#160;<span class="comment"></span>  #define _USART_TCIEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; USART Transmission complete interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga035f01a9e0e63458b61fe89f4c6bc683"> 1564</a></span>&#160;<span class="comment"></span>  #define _USART_TIEN             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; USART Transmitter interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="comment">/* USART Control register 3 (USART_CR3) bits */</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafea061ba7011c55fba9e5093fd22429b"> 1567</a></span>&#160;<span class="preprocessor">  #define _USART_LBCL             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Last bit clock pulse [0] (in _USART_CR3)</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae4334bbf5d58f6fe5adaee70101793b3"> 1568</a></span>&#160;<span class="comment"></span>  #define _USART_CPHA             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Clock phase [0] (in _USART_CR3)</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4d4aa33c78c02c60f9dbe7cfbde21292"> 1569</a></span>&#160;<span class="comment"></span>  #define _USART_CPOL             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Clock polarity [0] (in _USART_CR3)</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga51d4a6ca92e12e035f98e9979024745b"> 1570</a></span>&#160;<span class="comment"></span>  #define _USART_CKEN             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Clock enable [0] (in _USART_CR3)</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga08e06a86b60c1c51cea9ed806eb947e2"> 1571</a></span>&#160;<span class="comment"></span>  #define _USART_STOP             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; USART STOP bits [1:0] (in _USART_CR3)</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4ab9bffb692a40d648baa6a8cf133016"> 1572</a></span>&#160;<span class="comment"></span>  #define _USART_STOP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART STOP bits [0] (in _USART_CR3)</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga89961e44beacc500d789157792f98bb9"> 1573</a></span>&#160;<span class="comment"></span>  #define _USART_STOP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART STOP bits [1] (in _USART_CR3)</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <span class="comment">/* USART Control register 4 (USART_CR4) bits */</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5bdd28118c47424574a3e22650f5519c"> 1577</a></span>&#160;<span class="preprocessor">  #define _USART_ADD              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; USART Address of the UART node [3:0] (in _USART_CR4)</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad2fd3fc1e49d1c1e7c15a78bb6b9415c"> 1578</a></span>&#160;<span class="comment"></span>  #define _USART_ADD0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; USART Address of the UART node [0] (in _USART_CR4)</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3bc7a30ead748ce3f37d75f8edf903b3"> 1579</a></span>&#160;<span class="comment"></span>  #define _USART_ADD1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Address of the UART node [1] (in _USART_CR4)</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga45ed9aad2e463b6c0993b9300495d0c8"> 1580</a></span>&#160;<span class="comment"></span>  #define _USART_ADD2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Address of the UART node [2] (in _USART_CR4)</span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaffa21773bf6f02bb9e2695ba3e80bc6a"> 1581</a></span>&#160;<span class="comment"></span>  #define _USART_ADD3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Address of the UART node [3] (in _USART_CR4)</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#endif // USART_AddressBase</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">// Wait for Event Configuration (WFE)</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#if defined(WFE_AddressBase)</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">  /** @brief struct to configure interrupt sources as external interrupts or wake events (WFE) */</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">    /** @brief WFE control register 1 (WFE_CR1) */</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIM2_EV0 : 1;    <span class="comment">///&lt; TIM2 update, trigger or break event</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIM2_EV1 : 1;    <span class="comment">///&lt; TIM2 capture or compare event</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a15c7aa391766b0bdff52adb34cdd2615"> 1601</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a15c7aa391766b0bdff52adb34cdd2615">PXS_EV</a>   : 1;    <span class="comment">///&lt; Interrupt on proximity sense event</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV0 : 1;    <span class="comment">///&lt; Interrupt on pin 0 of all ports event</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV1 : 1;    <span class="comment">///&lt; Interrupt on pin 1 of all ports event</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV2 : 1;    <span class="comment">///&lt; Interrupt on pin 2 of all ports event</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV3 : 1;    <span class="comment">///&lt; Interrupt on pin 3 of all ports event</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">    /** @brief WFE control register 2 (WFE_CR2) */</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV4 : 1;    <span class="comment">///&lt; Interrupt on pin 4 of all ports event</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV5 : 1;    <span class="comment">///&lt; Interrupt on pin 5 of all ports event</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV6 : 1;    <span class="comment">///&lt; Interrupt on pin 6 of all ports event</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV7 : 1;    <span class="comment">///&lt; Interrupt on pin 7 of all ports event</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EVB : 1;    <span class="comment">///&lt; Interrupt on port B event</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EVD : 1;    <span class="comment">///&lt; Interrupt on port D event</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    } CR2;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  } <a class="code" href="struct_w_f_e__t.html">WFE_t</a>;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="comment">/* Pointer to WFE registers */</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093"> 1623</a></span>&#160;<span class="preprocessor">  #define _WFE        _SFR(WFE_t,      WFE_AddressBase)          </span><span class="comment">///&lt; WFE struct/bit access</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2"> 1624</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1    _SFR(uint8_t,    WFE_AddressBase+0x00)     <span class="comment">///&lt; WFE Control register 1</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e"> 1625</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2    _SFR(uint8_t,    WFE_AddressBase+0x01)     <span class="comment">///&lt; WFE Control register 2</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="comment">/* WFE Module Reset Values */</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93"> 1628</a></span>&#160;<span class="preprocessor">  #define _WFE_CR1_RESET_VALUE         ((uint8_t) 0x03)          </span><span class="comment">///&lt; WFE Control register 1 reset value</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e"> 1629</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; WFE Control register 2 reset value</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="comment">/* WFE Control register 1 (WFE_CR1) bits */</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga325760643ac2ed582f77e3295681570c"> 1632</a></span>&#160;<span class="preprocessor">  #define _WFE_TIM2_EV0           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 update, trigger or break event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga336f5e6196f2342f8d83435a0533361f"> 1633</a></span>&#160;<span class="comment"></span>  #define _WFE_TIM2_EV1           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 capture or compare event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf1859da0c6d21d5ac460af6248821934"> 1635</a></span>&#160;<span class="preprocessor">  #define _WFE_PXS_EV             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; Interrupt on proximity sense event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaab40d3e975f136c822af97fba0e17383"> 1636</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV0           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Interrupt on pin 0 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga68292b99688b092221770af19e70e0d7"> 1637</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV1           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Interrupt on pin 1 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad64a04320ac7e46fa1aa37b4e7fbd985"> 1638</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV2           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Interrupt on pin 2 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaff6e4073a4a3a48a3b32865bf155b8e0"> 1639</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV3           ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Interrupt on pin 3 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="comment">/* WFE Control register 2 (WFE_CR2) bits */</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"> 1642</a></span>&#160;<span class="preprocessor">  #define _WFE_EXTI_EV4           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Interrupt on pin 4 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab0aeee55e4ae607319a903476ebeb2c8"> 1643</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV5           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Interrupt on pin 5 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga17cbd6f4ef2086a9a5593382f86ea3e5"> 1644</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV6           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Interrupt on pin 6 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae0bcd704acdb827aae365ec27a582c22"> 1645</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV7           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Interrupt on pin 7 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae8c5e42802c4d39c722d27f7eb03c0fd"> 1646</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EVB           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Interrupt on port B event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga330c2647fda1281d65ccd295a4730590"> 1647</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EVD           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Interrupt on port D event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#endif // WFE_AddressBase</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">// 16-Bit Timer 2+3 (TIM2, TIM3)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#if defined(TIM2_AddressBase) || defined(TIM3_AddressBase)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3) */</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">    /** @brief TIM2/3 Control register 1 (TIM2/3_CR1) */</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIR     : 1;    <span class="comment">///&lt; Direction</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a5f9ce850fe6d117464ea13e4daf4b781"> 1669</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a5f9ce850fe6d117464ea13e4daf4b781">CMS</a>     : 2;    <span class="comment">///&lt; Center-aligned Mode Selection</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">    /** @brief TIM2/3 Control register 2 (TIM2/3_CR2) */</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    } CR2;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">    /** @brief TIM2/3 Slave mode control register (TIM2/3_SMCR) */</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">    /** @brief TIM2/3 External trigger register (TIM2/3_ETR) */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETF     : 4;    <span class="comment">///&lt; External trigger filter</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETPS    : 2;    <span class="comment">///&lt; External trigger prescaler</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ECE     : 1;    <span class="comment">///&lt; External clock enable</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETP     : 1;    <span class="comment">///&lt; External trigger polarity</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment"></span>    } ETR;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">    /** @brief TIM2/3 Interrupt enable register (TIM2/3_IER) */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIE     : 1;    <span class="comment">///&lt; Break interrupt enable</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">    /** @brief TIM2/3 Status register 1 (TIM2/3_SR1) */</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIF     : 1;    <span class="comment">///&lt; Break interrupt flag</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">    /** @brief TIM2/3 Status register 2 (TIM2/3_SR2) */</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    } SR2;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">    /** @brief TIM2/3 Event generation register (TIM2/3_EGR) */</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BG      : 1;    <span class="comment">///&lt; Break generation</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare mode register 1 (TIM2/3_CCMR1) */</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1FE   : 1;    <span class="comment">///&lt; Output compare 1 fast enable</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;      } OUT;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    } CCMR1;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare mode register 2 (TIM2/3_CCMR2) */</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Compare 2 selection</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2FE   : 1;    <span class="comment">///&lt; Output compare 2 fast enable</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;      } OUT;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    } CCMR2;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare enable register 1 (TIM2/3_CCER1) */</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    } CCER1;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit counter high byte (TIM2/3_CNTRH) */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit counter low byte (TIM2/3_CNTRL) */</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit prescaler (TIM2/3_PSCR) */</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; prescaler [2:0]</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    } PSCR;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit auto-reload value high byte (TIM2/3_ARRH) */</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit auto-reload value low byte (TIM2/3_ARRL) */</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 1 high byte (TIM2/3_CCR1H) */</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 1 low byte (TIM2/3_CCR1L) */</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 2 high byte (TIM2/3_CCR2H) */</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 2 low byte (TIM2/3_CCR2L) */</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">    /** @brief TIM2/3 Break register (TIM2/3_BKR) */</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOCK    : 2;    <span class="comment">///&lt; Lock configuration</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OSSI    : 1;    <span class="comment">///&lt; Off state selection for idle mode</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKE     : 1;    <span class="comment">///&lt; Break enable</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKP     : 1;    <span class="comment">///&lt; Break polarity</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AOE     : 1;    <span class="comment">///&lt; Automatic output enable</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MOE     : 1;    <span class="comment">///&lt; Main output enable</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment"></span>    } BKR;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">    /** @brief TIM2/3 Output idle state register (TIM2/3_OISR) */</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS1    : 1;    <span class="comment">///&lt; Output idle state 1 (OC1 output)</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS2    : 1;    <span class="comment">///&lt; Output idle state 2 (OC2 output)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    } OISR;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  } <a class="code" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="comment">/* Pointer to TIM2 registers */</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">  #if defined(TIM2_AddressBase)</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6a0a6ebdd503a9d2a226b262ea8e063b"> 1876</a></span>&#160;<span class="preprocessor">    #define _TIM2        _SFR(TIM2_3_t,  TIM2_AddressBase)         </span><span class="comment">///&lt; TIM2 struct/bit access</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga259ff2028d576b62fb2f65de582dd10f"> 1877</a></span>&#160;<span class="comment"></span>    #define _TIM2_CR1    _SFR(uint8_t,   TIM2_AddressBase+0x00)    <span class="comment">///&lt; TIM2 control register 1</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga92755f0f3aff3ddde2623d89f5565989"> 1878</a></span>&#160;<span class="comment"></span>    #define _TIM2_CR2    _SFR(uint8_t,   TIM2_AddressBase+0x01)    <span class="comment">///&lt; TIM2 control register 2</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5c702b8975dd4bb057218cb4e207ac48"> 1879</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMCR   _SFR(uint8_t,   TIM2_AddressBase+0x02)    <span class="comment">///&lt; TIM2 Slave mode control register</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga295aa37fcaf14be3b0bcbf86cef394ec"> 1880</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETR    _SFR(uint8_t,   TIM2_AddressBase+0x03)    <span class="comment">///&lt; TIM2 External trigger register</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5db0bff36d08f4d61ac8908896310fc2"> 1881</a></span>&#160;<span class="comment"></span>    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga086ab0027ced0aecf235f8b3ff687240"> 1882</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab98846caaf5051f3c41f004e3d3a2765"> 1883</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae84afe2e3ed990fbbd3e46aff3102085"> 1884</a></span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga286474ac74d8c46a6a1e24f457e7ea69"> 1885</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga163e32eacbda611a1cd4bbd25d6b3ed4"> 1886</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf4f076ff80f1cefa4ebe006805475a1b"> 1887</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad088902b227c5e0ea66b534917900c58"> 1888</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8de76a27d9f851cdef1874e594dc0729"> 1889</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga43ac311914213e0346adb82d72e66cd9"> 1890</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad6557578ddcf9a7d6b3336fd11ce68b7"> 1891</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6b366186cfa83bf1b39eecca607e1092"> 1892</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaca425c741ad29ec4228bc7f15fb203cc"> 1893</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad59c0e55382db47c8c958688036a50a7"> 1894</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2d67a0d3d61549e2bf55f6bff441eab5"> 1895</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac8fb42f2cc04ceb0e43c57a0eb678222"> 1896</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga119594770aaaeb938f2933edd26d1a2d"> 1897</a></span>&#160;<span class="comment"></span>    #define _TIM2_BKR    _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 Break register</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaea5b1f3bf2ed80fcb1699133d506a95e"> 1898</a></span>&#160;<span class="comment"></span>    #define _TIM2_OISR   _SFR(uint8_t,   TIM2_AddressBase+0x15)    <span class="comment">///&lt; TIM2 Output idle state register</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="comment">/* TIM2 Module Reset Values */</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3fd257efd4630bea294ceb69be8a9c95"> 1901</a></span>&#160;<span class="preprocessor">    #define _TIM2_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM2 control register 1 reset value</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2bdf4062e8e955c88b15773c48ff198b"> 1902</a></span>&#160;<span class="comment"></span>    #define _TIM2_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 control register 2 reset value</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad3dd020a9019cde352e01e16de2e5637"> 1903</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Slave mode control register reset value</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafe26749012691cc3333286acc420ae3d"> 1904</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 External trigger register reset value</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0a610d5292dd04abed7de2f6fc5c804a"> 1905</a></span>&#160;<span class="comment"></span>    #define _TIM2_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 interrupt enable register reset value</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga48d9a5ad8c582f401afd6712277714dd"> 1906</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 1 reset value</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacd56e7836e5986613b08c311209aa048"> 1907</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 2 reset value</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1f55252472e1149bc1556b879a530db0"> 1908</a></span>&#160;<span class="comment"></span>    #define _TIM2_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Event generation register reset value</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaae562fb9eb8d258557dbc398ac196728"> 1909</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga09798015a68ecbc5b5f057cfa9268d62"> 1910</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4da3ff9d87075fd1b11d4c43e182a110"> 1911</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf80aaf76548b5b529c76de7ce93b0a03"> 1912</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register high byte reset value</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1c2bfe06586787c41fe1596fbf4aeaf0"> 1913</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register low byte reset value</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac8d4fe296823929c8e0d8e42f79f8337"> 1914</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 clock prescaler register reset value</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga23a77d688b906af5fca8e2db58df5ea1"> 1915</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register high byte reset value</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga48df2e2a993a1d74dfdbb302c4b816ee"> 1916</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register low byte reset value</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf96818889d661a0a3df9359f3873f2e9"> 1917</a></span>&#160;<span class="comment"></span>    #define _TIM2_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Repetition counter reset value</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad3ee81caa1bf6619048160b0a72e9ab7"> 1918</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8d7d0ca72818b15dead92db1969b2338"> 1919</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa1d007d28375d64296ecd236e7eb429f"> 1920</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaad1b934ed7abb6ca2e71a409b6edb94d"> 1921</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga96c9437ec23a4507d8f3605ddcadf4d6"> 1922</a></span>&#160;<span class="comment"></span>    #define _TIM2_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Break register reset value</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga59c54a2c75a4b05b0427e3b31e7e6cb3"> 1923</a></span>&#160;<span class="comment"></span>    #define _TIM2_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Output idle state register reset value</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">/* TIM2 Control register (TIM2_CR1) */</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4d0d54d3db419428ce9487555ec39a86"> 1926</a></span>&#160;<span class="preprocessor">    #define _TIM2_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Counter enable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga488ad93313916680e3367217c8a76146"> 1927</a></span>&#160;<span class="comment"></span>    #define _TIM2_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Update disable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2c6acc91ac1d081ce0729457f87c48ea"> 1928</a></span>&#160;<span class="comment"></span>    #define _TIM2_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Update request source [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabdb0fbb1fc52a314d983cf9f3ae2def9"> 1929</a></span>&#160;<span class="comment"></span>    #define _TIM2_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 One-pulse mode [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0fe35859bed4a0c883367628fdf61c9e"> 1930</a></span>&#160;<span class="comment"></span>    #define _TIM2_DIR               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Direction [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga65974f8c815ad46930cc9715d206995e"> 1931</a></span>&#160;<span class="comment"></span>    #define _TIM2_CMS               ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Center-aligned Mode Selection [0:1] (in _TIM2_CR1)</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"> 1932</a></span>&#160;<span class="comment"></span>    #define _TIM2_CMS0              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Center-aligned Mode Selection [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaac7ed1fe5ba65af01cf7331eea95e952"> 1933</a></span>&#160;<span class="comment"></span>    #define _TIM2_CMS1              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Center-aligned Mode Selection [1] (in _TIM2_CR1)</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2044541cbe466002090107ec9ab24ccb"> 1934</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Auto-reload preload enable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <span class="comment">/* TIM2 Control register (TIM2_CR2) */</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2744f261f016a13bd9acb3589bd24427"> 1938</a></span>&#160;<span class="preprocessor">    #define _TIM2_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Master mode selection [2:0] (in _TIM2_CR2)</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga476db6a7b3805e6f46926c8d77c3ab5e"> 1939</a></span>&#160;<span class="comment"></span>    #define _TIM2_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Master mode selection [0] (in _TIM2_CR2)</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga50ff2744f7fb2288e4bd42b8c65d4596"> 1940</a></span>&#160;<span class="comment"></span>    #define _TIM2_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Master mode selection [1] (in _TIM2_CR2)</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae719a3858fff0109589ae112ffeb7636"> 1941</a></span>&#160;<span class="comment"></span>    #define _TIM2_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Master mode selection [2] (in _TIM2_CR2)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="comment">/* TIM2 Slave mode control register (TIM2_SMCR) */</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga94284f8b4658986c2f43848934f82283"> 1945</a></span>&#160;<span class="preprocessor">    #define _TIM2_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [2:0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafd3814b890ad42f2fd86d1672fb580a6"> 1946</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaab02d3cb283c51255e8820c237438084"> 1947</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [1] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga40d8fc1163da4912b07243457ad67fc6"> 1948</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [2] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6ef29604f9904b05ca9421dd3f88696a"> 1950</a></span>&#160;<span class="preprocessor">    #define _TIM2_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Trigger selection [2:0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf18f4d5ab6db763ddd5f2d08f7477fd4"> 1951</a></span>&#160;<span class="comment"></span>    #define _TIM2_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Trigger selection [0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabb2a71b392e22b6a62c739a0be270cbd"> 1952</a></span>&#160;<span class="comment"></span>    #define _TIM2_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Trigger selection [1] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4993874591bb56ddf2910d713cc6adc9"> 1953</a></span>&#160;<span class="comment"></span>    #define _TIM2_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Trigger selection [2] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0b82ebd67e672d8dbc939d7150786cf9"> 1954</a></span>&#160;<span class="comment"></span>    #define _TIM2_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Master/slave mode [0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <span class="comment">/* TIM2 External trigger register (TIM2_ETR) */</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga37046fa16df23621cc0f582ce2609715"> 1957</a></span>&#160;<span class="preprocessor">    #define _TIM2_ETF               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 External trigger filter [3:0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7f654695220985a81e48a5291b5274c2"> 1958</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 External trigger filter [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7e1a9f1cc93a4de0c6505851a8692705"> 1959</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 External trigger filter [1] (in _TIM2_ETR)</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1489acc6efb3b21452a74a56648ca9d2"> 1960</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 External trigger filter [2] (in _TIM2_ETR)</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga270ed56019b12d376aab2012ee113c3c"> 1961</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 External trigger filter [3] (in _TIM2_ETR)</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gade0818e00ed4aeac4c205bbd9c66148e"> 1962</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETPS              ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 External trigger prescaler [1:0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac363f35d1349a127e30eeada9f9e3770"> 1963</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETPS0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 External trigger prescaler [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1958d6a3ffcfe9967d0a8059a4f00b2f"> 1964</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETPS1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 External trigger prescaler [1] (in _TIM2_ETR)</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga335122e8d88ea1f875603da9f764a64e"> 1965</a></span>&#160;<span class="comment"></span>    #define _TIM2_ECE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 External clock enable [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafa42cb92a5868024b52371ab113b4b68"> 1966</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETP               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 External trigger polarity [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="comment">/* TIM2 Interrupt enable (TIM2_IER) */</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5382e3368a17c164079e4a991aa2a679"> 1969</a></span>&#160;<span class="preprocessor">    #define _TIM2_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga92a0d687d3894ea6b2cd0c032e76806e"> 1970</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeb0c07b080b18f9c3d80a9e7a79ad716"> 1971</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga35c7f0afb8794f05255ee7d9c46ce913"> 1973</a></span>&#160;<span class="preprocessor">    #define _TIM2_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM2 Trigger interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac423a5ba524193cd8af985fa2d778931"> 1974</a></span>&#160;<span class="comment"></span>    #define _TIM2_BIE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Break interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="comment">/*  TIM2 Status register 1 (TIM2_SR1) */</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5ab335b7c6e170360ccb59f24c06c0be"> 1977</a></span>&#160;<span class="preprocessor">    #define _TIM2_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga96fd20f65491c46ec6a314a1fbaf2e12"> 1978</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga50fba008438299b220706d51b4fa4cad"> 1979</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga20652081ecbc76c40df7cdc98e7bb4bd"> 1981</a></span>&#160;<span class="preprocessor">    #define _TIM2_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM2 Trigger interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1c42242a61352813ccd9fc45671c62ca"> 1982</a></span>&#160;<span class="comment"></span>    #define _TIM2_BIF               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Break interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <span class="comment">/*  TIM2 Status register 2 (TIM2_SR2) */</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0f9481bbd7ca5da5eeb5e21f342957c6"> 1986</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga02879cf72726a4b9e6f6c0b262dbbec5"> 1987</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="comment">/*  TIM2 Event generation register (TIM2_EGR) */</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5266adba8da88800d10a98c05a1bbf84"> 1991</a></span>&#160;<span class="preprocessor">    #define _TIM2_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5e34e1bf126f5661c201715cf6097136"> 1992</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3d2682ba3b1b677695f51397e17b3946"> 1993</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf6373eb083403ae5d64b0cff9c354654"> 1995</a></span>&#160;<span class="preprocessor">    #define _TIM2_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM2 Trigger generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3944920fa65e7962e60f422fa561475b"> 1996</a></span>&#160;<span class="comment"></span>    #define _TIM2_BG                ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Break generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 1 (TIM2_CCMR1). Output mode */</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6e517956ceb92633eaf3be3ddb27039a"> 1999</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1b4919d1d2610955b18cffc74e8717c8"> 2000</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 1 selection [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0084685f417ff1c3658edbc2be572dff"> 2001</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 1 selection [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga022c48a5c03a7b5c8c4cb967ad8f2971"> 2002</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Output compare 1 fast enable [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga456e651c5a48a00e8832616a4e89094f"> 2003</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad5341aec01be144d3ef04ecaa05fe010"> 2004</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5"> 2005</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0e4a5f6e4ee6e938c8703debf90387b4"> 2006</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab2fca2ac40cfffc059112877322e26bb"> 2007</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 1 (TIM2_CCMR1). Input mode */</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <span class="comment">// _TIM2_CC1S [1:0] defined above</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7b59da9c390a86970f742766d8f33f8c"> 2012</a></span>&#160;<span class="preprocessor">    #define _TIM2_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga97c4c0cabc38009f19af2147a9f848e3"> 2013</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga500ae9648ad0d75fb2f4b84019cb178d"> 2014</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0debc2aa30160bf7dce9c290eb8e3db0"> 2015</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab58593b26c52ab830701c34fc9d50caa"> 2016</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Input capture 1 filter [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae1ef1f1146bfb15e1221363a345e9855"> 2017</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Input capture 1 filter [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf21d7d9149960e25f574d43517e8b17e"> 2018</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Input capture 1 filter [2] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa5fafe163fa624296c6c86e4365f0dca"> 2019</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Input capture 1 filter [3] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 2 (TIM2_CCMR2). Output mode */</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga913b74bc4a812b082c40e0581053c805"> 2022</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga570e9c1366cdeeedae3a3319175edad3"> 2023</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 2 selection [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0e558aaed3a44682dfee40271bcc1945"> 2024</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 2 selection [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7f5e444b5cd00da5f3175b472ea1164d"> 2025</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Output compare 2 fast enable [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd"> 2026</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga847971ea717ff933285397c7bb000afa"> 2027</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa224e2148ffefd81fbaf64a57692293c"> 2028</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8c83bdae5c141c781e4e5a53a5a991e4"> 2029</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga612781df9c577e0cdbb1b7651e144937"> 2030</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 2 (TIM2_CCMR2). Input mode */</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    <span class="comment">// _TIM2_CC2S [1:0] defined above</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaffa27f32a861b6f013414fa4c52cebca"> 2035</a></span>&#160;<span class="preprocessor">    #define _TIM2_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga38e4b4fc13b8ef669afcbf208e34435f"> 2036</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga456380e16c62e3c7e4e843320d7545b1"> 2037</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga613d6d1532814927c546c8facf4174c6"> 2038</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabc27cec3aeb0c7576642a2e89bebd699"> 2039</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Input capture 2 filter [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga38915038f33a0040b3182604c023143d"> 2040</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Input capture 2 filter [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1cb6267a07239bfa0582a016e0a6edc7"> 2041</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Input capture 2 filter [2] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1114956c2e25e5e14adc053e3c5bbaf2"> 2042</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Input capture 2 filter [3] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    <span class="comment">/*  TIM2 Capture/compare enable register 1 (TIM2_CCER1) */</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4dc3bf0bd0bdf589310aa79f1adf1912"> 2045</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb"> 2046</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment"></span>    // reserved [3:4]</div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadaa562baa4127b917bf6cc4e4ff4d7cc"> 2048</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga25a13347d8f9899461e694032adb6429"> 2049</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment"></span>    // reserved [7:6]</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="comment">/*  TIM2 prescaler (TIM2_PSCR) */</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga004c5856d2f9b5652f4d9d063b7c8243"> 2053</a></span>&#160;<span class="preprocessor">    #define _TIM2_PSC               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 prescaler [2:0] (in _TIM2_PSCR)</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga502225b7737a5bd7b3567db621f6ddbb"> 2054</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 prescaler [0] (in _TIM2_PSCR)</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafd1d908f45a1de13e4b4c3d85a6d7640"> 2055</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 prescaler [1] (in _TIM2_PSCR)</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6000823df049fc87092f4f897df5031b"> 2056</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 prescaler [2] (in _TIM2_PSCR)</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    <span class="comment">/*  TIM2 Break register (TIM2_BKR) */</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacb97f670344f8e095804ff0c220674a1"> 2060</a></span>&#160;<span class="preprocessor">    #define _TIM2_LOCK              ((int8_t) (0x03 &lt;&lt; 0))         </span><span class="comment">///&lt; TIM2 Lock configuration [1:0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac047b66162f239031988672fc2fd138a"> 2061</a></span>&#160;<span class="comment"></span>    #define _TIM2_LOCK0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Lock configuration [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga10b9fd00f5040918e8065b3db37bfdc9"> 2062</a></span>&#160;<span class="comment"></span>    #define _TIM2_LOCK1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Lock configuration [1] (in _TIM2_BKR)</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4d62cf52938312c025ec8a2946e82f79"> 2063</a></span>&#160;<span class="comment"></span>    #define _TIM2_OSSI              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Off state selection for idle mode [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga61a4203db25a56a8f7d45ce5683183cf"> 2065</a></span>&#160;<span class="preprocessor">    #define _TIM2_BKE               ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Break enable [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1d6fcc98d48c855c628da30b3a7c8533"> 2066</a></span>&#160;<span class="comment"></span>    #define _TIM2_BKP               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Break polarity [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaffca7642703cc9f7fa7413a0dce527cd"> 2067</a></span>&#160;<span class="comment"></span>    #define _TIM2_AOE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Automatic output enable [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5b4b39df45979e9edd6297248f7a5ec0"> 2068</a></span>&#160;<span class="comment"></span>    #define _TIM2_MOE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Main output enable [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="comment">/*  TIM2 Output idle state register (TIM2_OISR) */</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad4594b635dca19e22dea59fa84f3a5c4"> 2071</a></span>&#160;<span class="preprocessor">    #define _TIM2_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Output idle state 1 (OC1 output) [0] (in _TIM2_OISR)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment"></span>    // reserved [1]</div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga203a1322e4361e445ee6cf650ad4eda2"> 2073</a></span>&#160;<span class="preprocessor">    #define _TIM2_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Output idle state 2 (OC2 output) [0] (in _TIM2_OISR)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment"></span>    // reserved [7:3</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">  #endif // TIM2_AddressBase</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  <span class="comment">/* Pointer to TIM3 registers */</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">  #if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga01c74d48b0c680b04c101f30fa93f62e"> 2081</a></span>&#160;<span class="preprocessor">    #define _TIM3        _SFR(TIM2_3_t,  TIM3_AddressBase)         </span><span class="comment">///&lt; TIM3 struct/bit access</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gace1bb3982e34724777baddc824fec35c"> 2082</a></span>&#160;<span class="comment"></span>    #define _TIM3_CR1    _SFR(uint8_t,   TIM3_AddressBase+0x00)    <span class="comment">///&lt; TIM3 control register 1</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf02260462fd2ce0313ca26be5df3b3eb"> 2083</a></span>&#160;<span class="comment"></span>    #define _TIM3_CR2    _SFR(uint8_t,   TIM3_AddressBase+0x01)    <span class="comment">///&lt; TIM3 control register 2</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga751ea83f2eb3f310f6626f9d8b7eb160"> 2084</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMCR   _SFR(uint8_t,   TIM3_AddressBase+0x02)    <span class="comment">///&lt; TIM3 Slave mode control register</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga91d6846550813498fe455e040e8f95c6"> 2085</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETR    _SFR(uint8_t,   TIM3_AddressBase+0x03)    <span class="comment">///&lt; TIM3 External trigger register</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf2da84a5310643b83dc6d34d52a0f8ff"> 2086</a></span>&#160;<span class="comment"></span>    #define _TIM3_IER    _SFR(uint8_t,   TIM3_AddressBase+0x04)    <span class="comment">///&lt; TIM3 interrupt enable register</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga548194718109b478d0d8f4197994a7e4"> 2087</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR1    _SFR(uint8_t,   TIM3_AddressBase+0x05)    <span class="comment">///&lt; TIM3 status register 1</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2273dc4deb160209c6de4f39b3b2491c"> 2088</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR2    _SFR(uint8_t,   TIM3_AddressBase+0x06)    <span class="comment">///&lt; TIM3 status register 2</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa3c07b9aba5c0ced387c7a94d8a9357b"> 2089</a></span>&#160;<span class="comment"></span>    #define _TIM3_EGR    _SFR(uint8_t,   TIM3_AddressBase+0x07)    <span class="comment">///&lt; TIM3 Event generation register</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga920a0f8eb2829ec7e06e91a776f812c2"> 2090</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1  _SFR(uint8_t,   TIM3_AddressBase+0x08)    <span class="comment">///&lt; TIM3 Capture/compare mode register 1</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga155b6c97c2a7d3942c41d0b6ba7055a5"> 2091</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2  _SFR(uint8_t,   TIM3_AddressBase+0x09)    <span class="comment">///&lt; TIM3 Capture/compare mode register 2</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafb9655e7b0efa6e9bbcc48edfc774d95"> 2092</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCER1  _SFR(uint8_t,   TIM3_AddressBase+0x0A)    <span class="comment">///&lt; TIM3 Capture/compare enable register 1</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab24436a8ff308cf3a813579763c9c4a7"> 2093</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRH  _SFR(uint8_t,   TIM3_AddressBase+0x0B)    <span class="comment">///&lt; TIM3 counter register high byte</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga119c92744b8385f712eab90fecca868f"> 2094</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRL  _SFR(uint8_t,   TIM3_AddressBase+0x0C)    <span class="comment">///&lt; TIM3 counter register low byte</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga61f68c94e67e99cb7df7c246bbd445fa"> 2095</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSCR   _SFR(uint8_t,   TIM3_AddressBase+0x0D)    <span class="comment">///&lt; TIM3 clock prescaler register</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa400ce95c4c0b46d489ca0af0b808a27"> 2096</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRH   _SFR(uint8_t,   TIM3_AddressBase+0x0E)    <span class="comment">///&lt; TIM3 auto-reload register high byte</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0491aeea1a17862de2b628bb07b4a9db"> 2097</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRL   _SFR(uint8_t,   TIM3_AddressBase+0x0F)    <span class="comment">///&lt; TIM3 auto-reload register low byte</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga64f6a8c45c1f65b9c91f6effab297488"> 2098</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1H  _SFR(uint8_t,   TIM3_AddressBase+0x10)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga77bffec9a6830f10118258fa75bf0c0d"> 2099</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1L  _SFR(uint8_t,   TIM3_AddressBase+0x11)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga033e6c1e0bf90f6aee6cb805939f76ad"> 2100</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2H  _SFR(uint8_t,   TIM3_AddressBase+0x12)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga05f4662b7f205e5c1bbbda8c9050be8d"> 2101</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2L  _SFR(uint8_t,   TIM3_AddressBase+0x13)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2ce825eecd5709bd6e1668951b2cd759"> 2102</a></span>&#160;<span class="comment"></span>    #define _TIM3_BKR    _SFR(uint8_t,   TIM3_AddressBase+0x14)    <span class="comment">///&lt; TIM3 Break register</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga03f4468c5cdd3cde79f3ac126193b644"> 2103</a></span>&#160;<span class="comment"></span>    #define _TIM3_OISR   _SFR(uint8_t,   TIM3_AddressBase+0x15)    <span class="comment">///&lt; TIM3 Output idle state register</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="comment">/* TIM3 Module Reset Values */</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga72b6c244e6a2c82adebe6d8178885f3f"> 2106</a></span>&#160;<span class="preprocessor">    #define _TIM3_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM3 control register 1 reset value</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga01a1f6551d0b917ed9fb742936485d4f"> 2107</a></span>&#160;<span class="comment"></span>    #define _TIM3_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 control register 2 reset value</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8db8b7222594fda1720547e86f1492f7"> 2108</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Slave mode control register reset value</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga175f2a224b5b2297ed245831cfc71526"> 2109</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 External trigger register reset value</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab219639b718fabdeee8ec3c5207fa46c"> 2110</a></span>&#160;<span class="comment"></span>    #define _TIM3_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 interrupt enable register reset value</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab0b4272cce1f61af5a52885cabc1aeb5"> 2111</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 1 reset value</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9df00e4bfedbb3d038e679b7e622e686"> 2112</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 2 reset value</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86"> 2113</a></span>&#160;<span class="comment"></span>    #define _TIM3_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Event generation register reset value</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaea6a605ca631f74d274aeb575102ea43"> 2114</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae7726330e7db3ad7249b2b70bbd6b334"> 2115</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4d8d594f72a3c88e629424c4d7ece6f8"> 2116</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9bb9ee75391745193adbd0493f3a70f7"> 2117</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register high byte reset value</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e"> 2118</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register low byte reset value</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8ff4543d4904b3141108b1eda0f6f079"> 2119</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 clock prescaler register reset value</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaeb6c08e667789eb5c3e3b8eec36a411"> 2120</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register high byte reset value</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga639a4e035e2a78c68eb947228629e7a9"> 2121</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register low byte reset value</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa89a7aca267f018f08c7817c00ec3bd6"> 2122</a></span>&#160;<span class="comment"></span>    #define _TIM3_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Repetition counter reset value</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa4bda9f0d4c799132969818deb668f7a"> 2123</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaae42ea3cab2a39b5318089dab93f558d"> 2124</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga215c2b4ddd1588fa06569da54a32e9c4"> 2125</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga135adc82caf6a880274f3034954803df"> 2126</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga17020676dbb5becb8572f1a32e26bab4"> 2127</a></span>&#160;<span class="comment"></span>    #define _TIM3_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Break register reset value</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadf9996cf9871c678d3b7217402f5b9b4"> 2128</a></span>&#160;<span class="comment"></span>    #define _TIM3_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Output idle state register reset value</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <span class="comment">/* TIM3 Control register (TIM3_CR1) */</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa3c9c1799aff12dba3968a7a8a03b824"> 2131</a></span>&#160;<span class="preprocessor">    #define _TIM3_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Counter enable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2a2bcd1d4e21f90c50fa10eb62b88662"> 2132</a></span>&#160;<span class="comment"></span>    #define _TIM3_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Update disable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga21807594982efb47487032b43ffd154f"> 2133</a></span>&#160;<span class="comment"></span>    #define _TIM3_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Update request source [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga31097501e62bcc400ea8e5afb48c13b2"> 2134</a></span>&#160;<span class="comment"></span>    #define _TIM3_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 One-pulse mode [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga50c5d4034e78a73850bdce3c6fededc6"> 2135</a></span>&#160;<span class="comment"></span>    #define _TIM3_DIR               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Direction [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1148ca89658f894a59204547574a4ae0"> 2136</a></span>&#160;<span class="comment"></span>    #define _TIM3_CMS               ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Center-aligned Mode Selection [0:1] (in _TIM2_CR1)</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga86ca54356674ac999e7dcfbf6b91411c"> 2137</a></span>&#160;<span class="comment"></span>    #define _TIM3_CMS0              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Center-aligned Mode Selection [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga87c0b63d78aae13f970f12d952bae81a"> 2138</a></span>&#160;<span class="comment"></span>    #define _TIM3_CMS1              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Center-aligned Mode Selection [1] (in _TIM2_CR1)</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf138a4c05709cfc340750915b8266c4b"> 2139</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Auto-reload preload enable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="comment">/* TIM3 Control register (TIM3_CR2) */</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga128ad2fb1ed00c268674d3a58be97365"> 2143</a></span>&#160;<span class="preprocessor">    #define _TIM3_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Master mode selection [2:0] (in _TIM3_CR2)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga70728d7e445ec678549b5f1a75dfa76f"> 2144</a></span>&#160;<span class="comment"></span>    #define _TIM3_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Master mode selection [0] (in _TIM3_CR2)</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3c9499ee0fafdeeb985c515b520df761"> 2145</a></span>&#160;<span class="comment"></span>    #define _TIM3_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Master mode selection [1] (in _TIM3_CR2)</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1b522e3be9ad5c4c2702a6abdfcde19f"> 2146</a></span>&#160;<span class="comment"></span>    #define _TIM3_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Master mode selection [2] (in _TIM3_CR2)</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <span class="comment">/* TIM3 Slave mode control register (TIM3_SMCR) */</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae528599b6f3caeaa6cf972514137d9fa"> 2150</a></span>&#160;<span class="preprocessor">    #define _TIM3_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [2:0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga905d97830f3b0cefcdcec94a3ae393b8"> 2151</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1115d0566206fec48eac4064fc5ba164"> 2152</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [1] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4121291fcf24b1ec0e5437be4b9f49ee"> 2153</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [2] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga864f7acc6c3829a26946d120e981986f"> 2155</a></span>&#160;<span class="preprocessor">    #define _TIM3_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Trigger selection [2:0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadcb3c8886aa148b3cf58e1e6d894cdf8"> 2156</a></span>&#160;<span class="comment"></span>    #define _TIM3_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Trigger selection [0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7a721e0ec575636ddb7bc88366d8cf31"> 2157</a></span>&#160;<span class="comment"></span>    #define _TIM3_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Trigger selection [1] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6aa2a68d19610db6a8a95f1834da724b"> 2158</a></span>&#160;<span class="comment"></span>    #define _TIM3_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Trigger selection [2] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2632a1a38849f8d4c06d7f6a607b1dbc"> 2159</a></span>&#160;<span class="comment"></span>    #define _TIM3_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Master/slave mode [0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <span class="comment">/* TIM3 External trigger register (TIM3_ETR) */</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0f91276500b93073f24dcf822c60ead2"> 2162</a></span>&#160;<span class="preprocessor">    #define _TIM3_ETF               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 External trigger filter [3:0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga33ff848db2a64bd1073c6c8007f2504b"> 2163</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 External trigger filter [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga727ad3b197c59fdcdb3d2885fde7cbcc"> 2164</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 External trigger filter [1] (in _TIM3_ETR)</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad4c0970f056d84b2777bb99c2acffd1e"> 2165</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 External trigger filter [2] (in _TIM3_ETR)</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad6a6c4a1161d7bd115378fe4258ce088"> 2166</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 External trigger filter [3] (in _TIM3_ETR)</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacb048828653cd5957df8a52e2bdfbee4"> 2167</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETPS              ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 External trigger prescaler [1:0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa4bf6a177b7635bb23dcac47c0e1ba68"> 2168</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETPS0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 External trigger prescaler [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaacb0165b397b45d2a9eb2d2edf152fa2"> 2169</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETPS1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 External trigger prescaler [1] (in _TIM3_ETR)</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3081a48e86d2a73e91e4db9962bae9fa"> 2170</a></span>&#160;<span class="comment"></span>    #define _TIM3_ECE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 External clock enable [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1331426c017ff4bd757bc0f78e4366b7"> 2171</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETP               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 External trigger polarity [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <span class="comment">/* TIM3 Interrupt enable (TIM3_IER) */</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga43d3e436024a1760efdefe5c5c5af7a6"> 2174</a></span>&#160;<span class="preprocessor">    #define _TIM3_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf374a2ec15b7e0ff005998a77c3a2e92"> 2175</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf86395fbf46e48c9938e7dedfc18206f"> 2176</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga82d2699e6b460f1efd0f025a06a26149"> 2178</a></span>&#160;<span class="preprocessor">    #define _TIM3_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM3 Trigger interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4bf731d8d8ce9dadf5f8530b9b66ff86"> 2179</a></span>&#160;<span class="comment"></span>    #define _TIM3_BIE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Break interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <span class="comment">/*  TIM3 Status register 1 (TIM3_SR1) */</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0"> 2182</a></span>&#160;<span class="preprocessor">    #define _TIM3_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga210f7095973dda57a902a6988928b713"> 2183</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8e21341d7029fb0423f4b11650c346a3"> 2184</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5300689ffb5e4ab73316a8c093cc20c8"> 2186</a></span>&#160;<span class="preprocessor">    #define _TIM3_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM3 Trigger interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga57dfa22f5ec11bb984cd2216e1963635"> 2187</a></span>&#160;<span class="comment"></span>    #define _TIM3_BIF               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Break interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="comment">/*  TIM3 Status register 2 (TIM3_SR2) */</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaba6cbd4376a5ebdc729f016bc04e0a13"> 2191</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2)</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4"> 2192</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="comment">/*  TIM3 Event generation register (TIM3_EGR) */</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga44e9d595263b076ad7df524edbbb722e"> 2196</a></span>&#160;<span class="preprocessor">    #define _TIM3_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6b968fe10f2d05cebd492b8c0b223f7d"> 2197</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac7194c6790b7b75acb255c318af8063e"> 2198</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7f27ab3e1d4e56ef5dd008c45bdf8d11"> 2200</a></span>&#160;<span class="preprocessor">    #define _TIM3_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM3 Trigger generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafd88fd5e44a287e253627490ab36082e"> 2201</a></span>&#160;<span class="comment"></span>    #define _TIM3_BG                ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Break generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 1 (TIM3_CCMR1). Output mode */</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga83cd522477cf3e80783c80dcb77cd7f6"> 2204</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga18fee13d89b4fe37a830513509fa9cbc"> 2205</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Compare 1 selection [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga76149dfbc4a8c04729aec8021e5c4218"> 2206</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Compare 1 selection [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7634be914310cfcb4010075d7eaadc35"> 2207</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Output compare 1 fast enable [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga03dd1bcd282e3424a5cd29582e377b28"> 2208</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad0d059b6f9a90b25f784781a30820e30"> 2209</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0301709d7c7326d472470e82c0da4ff6"> 2210</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga44e4be5cfb64926ff97811ff01cab5f1"> 2211</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ef222e534d80de3f36eea8796f27797"> 2212</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 1 (TIM3_CCMR1). Input mode */</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="comment">// _TIM3_CC1S [1:0] defined above</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f"> 2217</a></span>&#160;<span class="preprocessor">    #define _TIM3_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafb75f24a8c0ab65a5458729bcf501818"> 2218</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2e945916e0cc91a182d01cbe15072a21"> 2219</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga24b081528c041fcfbd63a814a769df11"> 2220</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b"> 2221</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Input capture 1 filter [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga04541b4b636f069a6729fb8b10a5ecce"> 2222</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Input capture 1 filter [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac22db08041da65a733eb5072b204dec0"> 2223</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Input capture 1 filter [2] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga599f764ec05f89e695944ac36c52d40b"> 2224</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Input capture 1 filter [3] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 2 (TIM3_CCMR2). Output mode */</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8995ab8850b5004afeb10bd4a1006d5e"> 2227</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1d81b9eacdc6396a3adefff730c9cc01"> 2228</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Compare 2 selection [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacfd35656d0cae6a1611ac41dded29c43"> 2229</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Compare 2 selection [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa973077a9028a45d5957a510293b7e86"> 2230</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Output compare 2 fast enable [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3bfc82cf40618dfef217d8f0c9876adb"> 2231</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga90021ab05f63eb77f1041275b181aee6"> 2232</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ad1762c81397871d2ee59ec91877c80"> 2233</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gace85d18b4653a91205143bebe08d6fdf"> 2234</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6f6f377190b7bf62339265600d55b97c"> 2235</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 2 (TIM3_CCMR2). Input mode */</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    <span class="comment">// _TIM3_CC2S [1:0] defined above</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadfded4492c57a2684adea253a73846b9"> 2240</a></span>&#160;<span class="preprocessor">    #define _TIM3_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga26240a8de78272c9bcb6292bae32fa47"> 2241</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae894ad05fedd461074b19f9051596c23"> 2242</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga72928486108cdd7b5e62da0568d29c43"> 2243</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5dc00f1d91a42e602d6dcdd7c5277937"> 2244</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Input capture 2 filter [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga497858969bcc31bcd50ebbe991991120"> 2245</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Input capture 2 filter [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6c776e6b479c88d669feaeb291fd95d8"> 2246</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Input capture 2 filter [2] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4bc1797b9f34a4fca7acaf46969f1473"> 2247</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Input capture 2 filter [3] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    <span class="comment">/*  TIM3 Capture/compare enable register 1 (TIM3_CCER1) */</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab270aec1ac58ae82f6fc4628d0042319"> 2250</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5c6499c72801d86cf630db9bc376cced"> 2251</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment"></span>    // reserved [3:4]</div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6fb70970917ebbe50ec03e1e159850bc"> 2253</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab91b66f0b9907bffba8fc4ef8b93461f"> 2254</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"></span>    // reserved [7:6]</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    <span class="comment">/*  TIM3 prescaler (TIM3_PSCR) */</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa97ab9cf948e0b0b8e015598ca57974a"> 2258</a></span>&#160;<span class="preprocessor">    #define _TIM3_PSC               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 prescaler [2:0] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa89edf2e6c7e98fc2d683cafb35978a1"> 2259</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 prescaler [0] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae4588b5f8e7025064da46159dc38db34"> 2260</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 prescaler [1] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaabb62254e89445c959603f20ed163e5b"> 2261</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 prescaler [2] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <span class="comment">/*  TIM3 Break register (TIM3_BKR) */</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6b544aca4b61ac8ca6aa79cb42fbc366"> 2265</a></span>&#160;<span class="preprocessor">    #define _TIM3_LOCK              ((int8_t) (0x03 &lt;&lt; 0))         </span><span class="comment">///&lt; TIM3 Lock configuration [1:0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga063a06b313a1772c61fcad1e9aa257f3"> 2266</a></span>&#160;<span class="comment"></span>    #define _TIM3_LOCK0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Lock configuration [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacd50a43ad0ac10a0f6e120a3c1ed55f3"> 2267</a></span>&#160;<span class="comment"></span>    #define _TIM3_LOCK1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Lock configuration [1] (in _TIM3_BKR)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadd2fbbf1037193aec4b72be7973432f6"> 2268</a></span>&#160;<span class="comment"></span>    #define _TIM3_OSSI              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Off state selection for idle mode [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga346699680e81cdd7434c329d5668da52"> 2270</a></span>&#160;<span class="preprocessor">    #define _TIM3_BKE               ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Break enable [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4e69e739bcbfb9984988066765226994"> 2271</a></span>&#160;<span class="comment"></span>    #define _TIM3_BKP               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Break polarity [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac87144880cde2bd6f7296d43c6e3f048"> 2272</a></span>&#160;<span class="comment"></span>    #define _TIM3_AOE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Automatic output enable [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9e4a1b3e32d4bc840a059aa6720ec9d2"> 2273</a></span>&#160;<span class="comment"></span>    #define _TIM3_MOE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Main output enable [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;    <span class="comment">/*  TIM3 Output idle state register (TIM3_OISR) */</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad497e0b80548491d2ab6d1953266453e"> 2276</a></span>&#160;<span class="preprocessor">    #define _TIM3_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Output idle state 1 (OC1 output) [0] (in _TIM3_OISR)</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment"></span>    // reserved [1]</div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7774186e07b2919223b7d7643a3c4847"> 2278</a></span>&#160;<span class="preprocessor">    #define _TIM3_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Output idle state 2 (OC2 output) [0] (in _TIM3_OISR)</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment"></span>    // reserved [7:3</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">  #endif // TIM3_AddressBase</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#endif // TIM2_AddressBase || TIM3_AddressBase</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">// 8-Bit Timer 4 (TIM4)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#if defined(TIM4_AddressBase)</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 4 (TIM4) */</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">    /** @brief TIM4 Control register 1 (TIM4_CR1) */</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment">    /** @brief TIM4 Control register 2 (TIM4_CR2) */</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    } CR2;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">    /** @brief TIM4 Slave mode control register (TIM4_SMCR) */</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">    /** @brief TIM4 Interrupt enable (TIM4_IER) */</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    } IER;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">    /** @brief TIM4 Status register (TIM4_SR1) */</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    } SR1;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">    /** @brief TIM4 Event Generation (TIM4_EGR) */</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    } EGR;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">    /** @brief TIM4 8-bit counter register (TIM4_CNTR) */</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">    /** @brief TIM4 clock prescaler (TIM4_PSCR) */</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    } PSCR;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">    /** @brief TIM4 8-bit auto-reload register (TIM4_ARR) */</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  } <a class="code" href="struct_t_i_m4__t.html">TIM4_t</a>;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77"> 2370</a></span>&#160;<span class="preprocessor">  #define _TIM4       _SFR(TIM4_t,   TIM4_AddressBase)         </span><span class="comment">///&lt; TIM4 struct/bit access</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870"> 2371</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR1   _SFR(uint8_t,  TIM4_AddressBase+0x00)    <span class="comment">///&lt; TIM4 control register 1</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d"> 2372</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2   _SFR(uint8_t,  TIM4_AddressBase+0x01)    <span class="comment">///&lt; TIM4 control register 2</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad"> 2373</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR  _SFR(uint8_t,  TIM4_AddressBase+0x02)    <span class="comment">///&lt; TIM4 Slave mode control register</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b"> 2374</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x03)    <span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3"> 2375</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR1   _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903"> 2376</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33"> 2377</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067"> 2378</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x07)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4"> 2379</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x08)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  <span class="comment">/* TIM4 Module Reset Values */</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b"> 2382</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM4 control register 1 reset value</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427"> 2383</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 control register 2 reset value</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae"> 2384</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 Slave mode control register reset value</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0"> 2385</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 interrupt enable register reset value</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34"> 2386</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 status register reset value</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb"> 2387</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 event generation register reset value</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686"> 2388</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 counter register reset value</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92"> 2389</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 clock prescaler register reset value</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c"> 2390</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM4 auto-reload register reset value</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  <span class="comment">/* TIM4 Control register 1 (TIM4_CR1) */</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae53f71800dd0a70d932fd3f506ed2e06"> 2393</a></span>&#160;<span class="preprocessor">  #define _TIM4_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Counter enable [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga82972c5cab6ff03f3a77f382835f6079"> 2394</a></span>&#160;<span class="comment"></span>  #define _TIM4_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 Update disable [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaf3eb20dc283dc4002b23c363610e8a4"> 2395</a></span>&#160;<span class="comment"></span>  #define _TIM4_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 Update request source [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6803a4f1da7a910b57a15fb74b0d90a6"> 2396</a></span>&#160;<span class="comment"></span>  #define _TIM4_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM4 One-pulse mode [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga61530bb772a055a30616ecc04d44e957"> 2398</a></span>&#160;<span class="preprocessor">  #define _TIM4_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM4 Auto-reload preload enable [0] (in _TIM4_CR)</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">/* TIM4 Control register (TIM4_CR2) */</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4e824a903d5eb228fc56f4c75f86c3ae"> 2402</a></span>&#160;<span class="preprocessor">  #define _TIM4_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM4 Master mode selection [2:0] (in _TIM4_CR2)</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga93cc3885afa9a950ee654352d8bce7cb"> 2403</a></span>&#160;<span class="comment"></span>  #define _TIM4_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM4 Master mode selection [0] (in _TIM4_CR2)</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac0627013b613393ba83ca2422acc60fd"> 2404</a></span>&#160;<span class="comment"></span>  #define _TIM4_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM4 Master mode selection [1] (in _TIM4_CR2)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab0b4d961ec238cc1585bc5cb5eecf65b"> 2405</a></span>&#160;<span class="comment"></span>  #define _TIM4_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM4 Master mode selection [2] (in _TIM4_CR2)</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="comment">/* TIM4 Slave mode control register (TIM4_SMCR) */</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaa52ade46be8f05f9137eff4d01dd6d6"> 2409</a></span>&#160;<span class="preprocessor">  #define _TIM4_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [2:0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab3512bd47b4422e3cb6c1c82ed4ca6d2"> 2410</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3f21168b7bf290f48fde53c800fd669a"> 2411</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [1] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1564aa0ad29a02a73a151f0f591a1163"> 2412</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [2] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacb82fefecad5c3c92d48ac7e43666a0d"> 2414</a></span>&#160;<span class="preprocessor">  #define _TIM4_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM4 Trigger selection [2:0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae77d7cf6f2beb0360cc1cf3f2d98a572"> 2415</a></span>&#160;<span class="comment"></span>  #define _TIM4_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM4 Trigger selection [0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga365f83e5be4b62346d9862789d8b8b0c"> 2416</a></span>&#160;<span class="comment"></span>  #define _TIM4_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM4 Trigger selection [1] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga72944a0e1e60933792955ecd0f80de18"> 2417</a></span>&#160;<span class="comment"></span>  #define _TIM4_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM4 Trigger selection [2] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabffe1f39fb13ba76cadf94769dbce29e"> 2418</a></span>&#160;<span class="comment"></span>  #define _TIM4_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM4 Master/slave mode [0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="comment">/*  TIM4 Interrupt enable (TIM4_IER) */</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa869677aa4ac5a8a54bd22e2364fc4ea"> 2421</a></span>&#160;<span class="preprocessor">  #define _TIM4_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update interrupt enable [0] (in _TIM4_IER)</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa8c001a2289175a84c8f89e9eb9904bc"> 2423</a></span>&#160;<span class="preprocessor">  #define _TIM4_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM4 Trigger interrupt enable [0] (in _TIM4_IER)</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="comment">/*  TIM4 Status register (TIM4_SR1) */</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0f03722638a27be9f2729b75c992a770"> 2427</a></span>&#160;<span class="preprocessor">  #define _TIM4_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update interrupt flag [0] (in _TIM4_SR1)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga788c682ac8dcfaa231962c9fe91ad2e0"> 2429</a></span>&#160;<span class="preprocessor">  #define _TIM4_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM4 Trigger interrupt flag [0] (in _TIM4_SR1)</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="comment">/*  TIM4 Event generation register (TIM4_EGR) */</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5338a0297786119afefb930beba9dade"> 2433</a></span>&#160;<span class="preprocessor">  #define _TIM4_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update generation [0] (in _TIM4_EGR)</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga31443ff6c68378fa132003d7a3314a86"> 2435</a></span>&#160;<span class="preprocessor">  #define _TIM4_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM4 Trigger generation [0] (in _TIM4_EGR)</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="comment">/* TIM4 Prescaler register (TIM4_PSCR) */</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4be020ae3c1c3487c2b799debe51c1fd"> 2439</a></span>&#160;<span class="preprocessor">  #define _TIM4_PSC               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 clock prescaler [3:0] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e"> 2440</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM4 clock prescaler [0] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac6909611e163377a8a002258c8eaa765"> 2441</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 clock prescaler [1] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga36391becc858eb5eb68ca9d70fb65370"> 2442</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 clock prescaler [2] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8479425682d17463b1542eaea1365de6"> 2443</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM4 clock prescaler [3] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#endif // TIM4_AddressBase</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">// Proximity Sense registers (PXS)</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#if defined(PXS_AddressBase)</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">  /** @brief struct for Proximity Sense registers (PXS) */</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html"> 2456</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">    /** @brief ProxSense Control Register 1 (PXS_CR1) */</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b"> 2460</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aa553d7f9ef482b7b5926f7e83fe4dccc"> 2461</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aa553d7f9ef482b7b5926f7e83fe4dccc">LOW_POWER</a> : 1;    <span class="comment">///&lt; Low power mode</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a35bd4dba2e476c5d477448b8eb9fcabd"> 2462</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a35bd4dba2e476c5d477448b8eb9fcabd">START</a>     : 1;    <span class="comment">///&lt; Start conversion</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a5740ce42d9b76634fb4af8d99fd2c609"> 2463</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a5740ce42d9b76634fb4af8d99fd2c609">PXSEN</a>     : 1;    <span class="comment">///&lt; ProxSense enable</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">    /** @brief ProxSense Control Register 2 (PXS_CR2) */</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a7c68317dbebe3375469e20bca290f998"> 2468</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a7c68317dbebe3375469e20bca290f998">SYNCEDGE</a>   : 1;    <span class="comment">///&lt; Synchronization edge selection</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a5f788c3e92be9f4048da47fdf1a370a6"> 2469</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a5f788c3e92be9f4048da47fdf1a370a6">SYNCEN</a>     : 1;    <span class="comment">///&lt; Enable synchronization (SYNC) feature</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ab7dcfdf501fe4aa24143edc59433a887"> 2470</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ab7dcfdf501fe4aa24143edc59433a887">RXCOUPLING</a> : 1;    <span class="comment">///&lt; Reduce coupling between receiver lines</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a724ad6dfca96b9c7044ac439f4f49279"> 2471</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a724ad6dfca96b9c7044ac439f4f49279">RXGROUP</a>    : 1;    <span class="comment">///&lt; Rx group selection</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a066ac0bfca5cee120b5c56d1a81b9050"> 2473</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a066ac0bfca5cee120b5c56d1a81b9050">NOISEDETEN</a> : 1;    <span class="comment">///&lt; Noise detection enable</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afd8ac58cd3ecf873b10892e700d7dd3e"> 2474</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afd8ac58cd3ecf873b10892e700d7dd3e">FCCITEN</a>    : 1;    <span class="comment">///&lt; First conversion completion interrupt enable</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a3ac364185315909ce4c367486b653b57"> 2475</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a3ac364185315909ce4c367486b653b57">EOCITEN</a>    : 1;    <span class="comment">///&lt; End of conversion interrupt enable</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">    /** @brief ProxSense Control Register 3 (PXS_CR3) */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a2aaea776fd7c252c79d88ff8d725a94b"> 2480</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a2aaea776fd7c252c79d88ff8d725a94b">VTHR</a>       : 4;    <span class="comment">///&lt; Threshold voltage (Vthr) selection</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a643d50aab914aeb7131069c19ce3ee74"> 2481</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a643d50aab914aeb7131069c19ce3ee74">BIAS</a>       : 2;    <span class="comment">///&lt; Sample and hold strength selection</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a9f59c67f77b8f1ad85d09b15b027c1b4"> 2482</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a9f59c67f77b8f1ad85d09b15b027c1b4">STAB</a>       : 2;    <span class="comment">///&lt; Selection for stabilization time after ProxSense power-on</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a5a6d4f4123a113fbe2d966831810a93f"> 2486</a></span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">    /** @brief ProxSense Interrupt and Status Register (PXS_ISR) */</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a8d46a243c12e96c7e5d291f434488ed2"> 2491</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a8d46a243c12e96c7e5d291f434488ed2">SYNC_OVRF</a>  : 1;    <span class="comment">///&lt; Synchronization (SYNC) overflow flag</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aca5baa093f8fc99682e735275fb84638"> 2492</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aca5baa093f8fc99682e735275fb84638">SYNCPF</a>     : 1;    <span class="comment">///&lt; Synchronization (SYNC) pending flag</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a9866e78a6322d46f24272766407b49b6"> 2493</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a9866e78a6322d46f24272766407b49b6">CIPF</a>       : 1;    <span class="comment">///&lt; Conversion in progress flag</span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a17336d9728c4ddc95e90af5929261a84"> 2494</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a17336d9728c4ddc95e90af5929261a84">NOISEDETF</a>  : 1;    <span class="comment">///&lt; Noise detection flag</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a778fea50fb612c0341a78dbe5dc33c96"> 2495</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a778fea50fb612c0341a78dbe5dc33c96">FCCF</a>       : 1;    <span class="comment">///&lt; First conversion completion flag</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a55f813c3678048cc05ef806a0087b9a3"> 2496</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a55f813c3678048cc05ef806a0087b9a3">EOCF</a>       : 1;    <span class="comment">///&lt; End of conversion flag</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment"></span>    } ISR;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad26a47e55f2b44c0cac2e87d01a14509"> 2500</a></span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">    /** @brief ProxSense Clock Control Register 1 (PXS_CKCR1) */</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ae5c554260223b8c1febf91e8a151e748"> 2504</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ae5c554260223b8c1febf91e8a151e748">INCPHASE</a>   : 1;    <span class="comment">///&lt; Increase length of UP and PASS by 1/2 clock cycle</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#acc7263aa97980bf2123c6943b9cc605c"> 2505</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#acc7263aa97980bf2123c6943b9cc605c">ANADEAD</a>    : 1;    <span class="comment">///&lt; ensure UP-PASS deadtime using analog delay</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a534c23221405af11e0e865af972c4ce5"> 2507</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a534c23221405af11e0e865af972c4ce5">PRESC</a>      : 3;    <span class="comment">///&lt; Frequency selection for ProxSense clock</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aadd889df1eefe254a8a6288898cf36c5"> 2508</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    } CKCR1;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">    /** @brief ProxSense Clock Control Register 2 (PXS_CKCR2) */</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aeeafa47067663c4cd2601d1220d9048d"> 2513</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aeeafa47067663c4cd2601d1220d9048d">PASSLEN</a>    : 3;    <span class="comment">///&lt; Length of PASS phase</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ab491c0c0d9d32a30b652abe07944e08f"> 2515</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ab491c0c0d9d32a30b652abe07944e08f">UPLEN</a>      : 3;    <span class="comment">///&lt; Length of UP phase</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    } CKCR2;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Enable Register high byte (PXS_RXENRH) */</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ae9f3fbd9bd85bd4da92dc32ae79970c5"> 2521</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ae9f3fbd9bd85bd4da92dc32ae79970c5">RXEN8</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 8</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac04de6a3533b1a7cc069a2f4963c320b"> 2522</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac04de6a3533b1a7cc069a2f4963c320b">RXEN9</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 9</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    } RXENRH;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Enable Register low byte (PXS_RXENRL) */</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aa660da894ae60ad621044374273d6333"> 2528</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aa660da894ae60ad621044374273d6333">RXEN0</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 0</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a83f6f72ae47967acb71be0de2792e6d7"> 2529</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a83f6f72ae47967acb71be0de2792e6d7">RXEN1</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 1</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a512fc80741ce5c0d643b44aac6957375"> 2530</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a512fc80741ce5c0d643b44aac6957375">RXEN2</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 2</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a90649635ecf7b0b2758cbba1a7683f8d"> 2531</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a90649635ecf7b0b2758cbba1a7683f8d">RXEN3</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 3</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a8ab562e6b34790803e18fdb1363732b6"> 2532</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a8ab562e6b34790803e18fdb1363732b6">RXEN4</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 4</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#af16c0d2ed8d8238e45d92f476eb61e51"> 2533</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#af16c0d2ed8d8238e45d92f476eb61e51">RXEN5</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 5</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a54b1884ef05044bd8914690e437dffd6"> 2534</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a54b1884ef05044bd8914690e437dffd6">RXEN6</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 6</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aa7dba0cfcd02d0f4d173f7d696401ee3"> 2535</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aa7dba0cfcd02d0f4d173f7d696401ee3">RXEN7</a>      : 1;    <span class="comment">///&lt; Enable receiver channel 7</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment"></span>    } RXENRL;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Control Register 1 high byte (PXS_RXCR1H) */</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#adc7d63c4c718744b24b7bbb4f514e069"> 2540</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#adc7d63c4c718744b24b7bbb4f514e069">RXCR1_8</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 8</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac2509717df03f2c5f68b815d82438057"> 2541</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac2509717df03f2c5f68b815d82438057">RXCR1_9</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 9</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    } RXCR1H;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Control Register 1 low byte (PXS_RXCR1L) */</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a639c0c57df6f961bacfab9bd3c064c84"> 2547</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a639c0c57df6f961bacfab9bd3c064c84">RXCR1_0</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 0</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a35d0ec7f467cf52b0e71a7a105f26e3d"> 2548</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a35d0ec7f467cf52b0e71a7a105f26e3d">RXCR1_1</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 1</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#acf870ff7a8759dd56f0d63d17f7a0cb1"> 2549</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#acf870ff7a8759dd56f0d63d17f7a0cb1">RXCR1_2</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 2</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ace5f2f674443ca159eb1e72ee9184f26"> 2550</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ace5f2f674443ca159eb1e72ee9184f26">RXCR1_3</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 3</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a088c200aa6c299d7b199b4638889e536"> 2551</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a088c200aa6c299d7b199b4638889e536">RXCR1_4</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 4</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a662036057a65328ecc84d0fe8fb67b88"> 2552</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a662036057a65328ecc84d0fe8fb67b88">RXCR1_5</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 5</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a58b1c7c3aa6d2c254d83520e8408667b"> 2553</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a58b1c7c3aa6d2c254d83520e8408667b">RXCR1_6</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 6</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a63b5df68223b36322c15c823f2865e5e"> 2554</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a63b5df68223b36322c15c823f2865e5e">RXCR1_7</a>    : 1;    <span class="comment">///&lt; Receiver channel 1 Conversion mode 7</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment"></span>    } RXCR1L;</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Control Register 2 high byte (PXS_RXCR2H) */</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#add81764bd7c04bdb8046781527a5f23a"> 2559</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#add81764bd7c04bdb8046781527a5f23a">RXCR2_8</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 8</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a3c57844d8f8037eb0c756d9f033a4593"> 2560</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a3c57844d8f8037eb0c756d9f033a4593">RXCR2_9</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 9</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    } RXCR2H;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Control Register 2 low byte (PXS_RXCR2L) */</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a5cc0777e4327900c1481dd0edeb48e74"> 2566</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a5cc0777e4327900c1481dd0edeb48e74">RXCR2_0</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 0</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a4a5268049e9086b2a633d7cda87a6d50"> 2567</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a4a5268049e9086b2a633d7cda87a6d50">RXCR2_1</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 1</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#adc718eef52573921a2c01f37bb59a8fd"> 2568</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#adc718eef52573921a2c01f37bb59a8fd">RXCR2_2</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 2</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a154ba146caaabc83f00ad378ef87eb67"> 2569</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a154ba146caaabc83f00ad378ef87eb67">RXCR2_3</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 3</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac3b7f33f7013ac6850c02b8eadf1f028"> 2570</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac3b7f33f7013ac6850c02b8eadf1f028">RXCR2_4</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 4</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad95773b0947c95e5e0dc9baa9dbc92b8"> 2571</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad95773b0947c95e5e0dc9baa9dbc92b8">RXCR2_5</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 5</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a6000827d0aef14ec6cfb819695c41a29"> 2572</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a6000827d0aef14ec6cfb819695c41a29">RXCR2_6</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 6</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a6b73f62cd4fbccfec5cd204455d9d3db"> 2573</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a6b73f62cd4fbccfec5cd204455d9d3db">RXCR2_7</a>    : 1;    <span class="comment">///&lt; Receiver channel 2 Conversion mode 7</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment"></span>    } RXCR2L;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Control Register 3 high byte (PXS_RXCR3H) */</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a3507000ae953ba7c6dc82d6dbf1b85e6"> 2578</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a3507000ae953ba7c6dc82d6dbf1b85e6">RXCR3_8</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 8</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a75cc71fd6ac92f9f363f081f6cc5d6c4"> 2579</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a75cc71fd6ac92f9f363f081f6cc5d6c4">RXCR3_9</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 9</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    } RXCR3H;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Control Register 3 low byte (PXS_RXCR3L) */</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a98aa731981cc5bd9733e37038ddf6ea6"> 2585</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a98aa731981cc5bd9733e37038ddf6ea6">RXCR3_0</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 0</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a29ec2133c568393823cfd1a3776d9acd"> 2586</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a29ec2133c568393823cfd1a3776d9acd">RXCR3_1</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 1</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a4e869d1115645c234361e942bf2046de"> 2587</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a4e869d1115645c234361e942bf2046de">RXCR3_2</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 2</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a476322b3f028ad87d7d3fc816e85ce32"> 2588</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a476322b3f028ad87d7d3fc816e85ce32">RXCR3_3</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 3</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac671375b8cc0637d2471918e45a8552e"> 2589</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac671375b8cc0637d2471918e45a8552e">RXCR3_4</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 4</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a92a2fa9239f3bfff49e756c53af340d0"> 2590</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a92a2fa9239f3bfff49e756c53af340d0">RXCR3_5</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 5</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a903f9af76b491d7a34000d0ff55adbdc"> 2591</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a903f9af76b491d7a34000d0ff55adbdc">RXCR3_6</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 6</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ae81f63204d918a1ee39b2db68f9f5670"> 2592</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ae81f63204d918a1ee39b2db68f9f5670">RXCR3_7</a>    : 1;    <span class="comment">///&lt; Receiver channel 3 Conversion mode 7</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment"></span>    } RXCR3L;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">    /** @brief Reserved register (2B) */</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a85e0211829e3dabd78feb5a44b754634"> 2596</a></span>&#160;    uint8_t res3    [2];</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Inactive State Register high byte (PXS_RXINSRH) */</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a63cbf54303380544cdd0666e86d78d80"> 2600</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a63cbf54303380544cdd0666e86d78d80">RXINS8</a>     : 1;    <span class="comment">///&lt; Receiver channel 8 inactive state selection</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a17317af4f5113acc72b3a9e87aea4eeb"> 2601</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a17317af4f5113acc72b3a9e87aea4eeb">RXINS9</a>     : 1;    <span class="comment">///&lt; Receiver channel 9 inactive state selection</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    } RXINSRH;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Inactive State Register low byte (PXS_RXINSRL) */</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a637d94e30a9cf850bee17076e8ddadf8"> 2607</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a637d94e30a9cf850bee17076e8ddadf8">RXINS0</a>     : 1;    <span class="comment">///&lt; Receiver channel 0 inactive state selection</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afc6cc6fe2c29ebd92a9216671b168bc6"> 2608</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afc6cc6fe2c29ebd92a9216671b168bc6">RXINS1</a>     : 1;    <span class="comment">///&lt; Receiver channel 1 inactive state selection</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a151bdb787577182d07a6935b141154c8"> 2609</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a151bdb787577182d07a6935b141154c8">RXINS2</a>     : 1;    <span class="comment">///&lt; Receiver channel 2 inactive state selection</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a7e29e75946999dbd6ef8b37b88231a2b"> 2610</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a7e29e75946999dbd6ef8b37b88231a2b">RXINS3</a>     : 1;    <span class="comment">///&lt; Receiver channel 3 inactive state selection</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a37b147e61518c36bbac43c406354337f"> 2611</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a37b147e61518c36bbac43c406354337f">RXINS4</a>     : 1;    <span class="comment">///&lt; Receiver channel 4 inactive state selection</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a22dcf69db3213739301db3e052681ab1"> 2612</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a22dcf69db3213739301db3e052681ab1">RXINS5</a>     : 1;    <span class="comment">///&lt; Receiver channel 5 inactive state selection</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a90fddb34094e31ccf105b465bc17c2d4"> 2613</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a90fddb34094e31ccf105b465bc17c2d4">RXINS6</a>     : 1;    <span class="comment">///&lt; Receiver channel 6 inactive state selection</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a18f5683553ff27358bc05354781a7a5c"> 2614</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a18f5683553ff27358bc05354781a7a5c">RXINS7</a>     : 1;    <span class="comment">///&lt; Receiver channel 7 inactive state selection</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment"></span>    } RXINSRL;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">    /** @brief Reserved register (2B) */</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a72962cc1f25b97041931b80d6c7def47"> 2618</a></span>&#160;    uint8_t res4    [2];</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">    /** @brief ProxSense Transmit Enable Register high byte (PXS_TXENRH) */</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a18280bf4a216530b9f77eaf8afc4e5bb"> 2622</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a18280bf4a216530b9f77eaf8afc4e5bb">TXEN8</a>      : 1;    <span class="comment">///&lt; Transmit output 8 function enable</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a0e660a9e8314eaabcad60a7cb893dad7"> 2623</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a0e660a9e8314eaabcad60a7cb893dad7">TXEN9</a>      : 1;    <span class="comment">///&lt; Transmit output 9 function enable</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a123e3e4050b49753a6a08b036a9a8483"> 2624</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a123e3e4050b49753a6a08b036a9a8483">TXEN10</a>     : 1;    <span class="comment">///&lt; Transmit output 10 function enable</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a2d9acdc00eed33bf00433a9cd1c2df56"> 2625</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a2d9acdc00eed33bf00433a9cd1c2df56">TXEN11</a>     : 1;    <span class="comment">///&lt; Transmit output 11 function enable</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a16ef2de26b97719be919541b28be401f"> 2626</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a16ef2de26b97719be919541b28be401f">TXEN12</a>     : 1;    <span class="comment">///&lt; Transmit output 12 function enable</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afe1eb716a5cf80843c7464eaf910630e"> 2627</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afe1eb716a5cf80843c7464eaf910630e">TXEN13</a>     : 1;    <span class="comment">///&lt; Transmit output 13 function enable</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aea0a6b3da9a687fab8f1dd950dff898c"> 2628</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aea0a6b3da9a687fab8f1dd950dff898c">TXEN14</a>     : 1;    <span class="comment">///&lt; Transmit output 14 function enable</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a79bdd791781b94343dd352849399493f"> 2629</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a79bdd791781b94343dd352849399493f">TXEN15</a>     : 1;    <span class="comment">///&lt; Transmit output 15 function enable</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment"></span>    } TXENRH;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">    /** @brief ProxSense Transmit Enable Register low byte (PXS_TXENRL) */</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#abe98f6cf08f277ed643eecfdbe032432"> 2634</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#abe98f6cf08f277ed643eecfdbe032432">TXEN0</a>      : 1;    <span class="comment">///&lt; Transmit output 0 function enable</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a62a290484ee5e71b65a7e4fc0f044180"> 2635</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a62a290484ee5e71b65a7e4fc0f044180">TXEN1</a>      : 1;    <span class="comment">///&lt; Transmit output 1 function enable</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a137c518b0562ef61a1af36a62b827d08"> 2636</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a137c518b0562ef61a1af36a62b827d08">TXEN2</a>      : 1;    <span class="comment">///&lt; Transmit output 2 function enable</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a08d852c3fd5795e280280d5376497cc4"> 2637</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a08d852c3fd5795e280280d5376497cc4">TXEN3</a>      : 1;    <span class="comment">///&lt; Transmit output 3 function enable</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a9e54d3151c436fc0abc0fbc9d08d7c24"> 2638</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a9e54d3151c436fc0abc0fbc9d08d7c24">TXEN4</a>      : 1;    <span class="comment">///&lt; Transmit output 4 function enable</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#acabec23e93b52d71e0e56b8b5f4d1e4b"> 2639</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#acabec23e93b52d71e0e56b8b5f4d1e4b">TXEN5</a>      : 1;    <span class="comment">///&lt; Transmit output 5 function enable</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#affd8e3109f8d23d51560849dcac606ac"> 2640</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#affd8e3109f8d23d51560849dcac606ac">TXEN6</a>      : 1;    <span class="comment">///&lt; Transmit output 6 function enable</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a5edbffe6a7c3052600f38a6ff592d0be"> 2641</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a5edbffe6a7c3052600f38a6ff592d0be">TXEN7</a>      : 1;    <span class="comment">///&lt; Transmit output 7 function enable</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment"></span>    } TXENRL;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">    /** @brief Reserved register (2B) */</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a129cb95617ac5cc3232f0fa2a8ff4898"> 2645</a></span>&#160;    uint8_t res5    [2];</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">    /** @brief ProxSense Maximum Counter Value Register high byte (PXS_MAXRH) */</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#af2414f9cd2e50caf915f298f92f85242"> 2649</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#af2414f9cd2e50caf915f298f92f85242">MAX</a>        : 8;    <span class="comment">///&lt; maximum allowed value for conversion data [15:8]</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment"></span>    } MAXRH;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">    /** @brief ProxSense Maximum Counter Value Register low byte (PXS_MAXRL) */</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MAX        : 8;    <span class="comment">///&lt; maximum allowed value for conversion data [7:0]</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment"></span>    } MAXRL;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">    /** @brief ProxSense Maximum Counter Enable Register high byte (PXS_MAXENRH) */</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a743943c453458b2ea9fba4ef6c069c1f"> 2659</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a743943c453458b2ea9fba4ef6c069c1f">MAXEN8</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 8</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac734b820f078f6a8ae86a93fb0a2072b"> 2660</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac734b820f078f6a8ae86a93fb0a2072b">MAXEN9</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 9</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    } MAXENRH;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">    /** @brief ProxSense Maximum Counter Enable Register low byte (PXS_MAXENRL) */</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aba748854febf156becb0672b77a6a7d2"> 2666</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aba748854febf156becb0672b77a6a7d2">MAXEN0</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 0</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afcfa2111886797e38edbb3ef4ca43b1b"> 2667</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afcfa2111886797e38edbb3ef4ca43b1b">MAXEN1</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 1</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#af826817b4d9335e1e5945f26703640a6"> 2668</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#af826817b4d9335e1e5945f26703640a6">MAXEN2</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 2</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#acec24e646e1f69806de0f2c890bfb6fd"> 2669</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#acec24e646e1f69806de0f2c890bfb6fd">MAXEN3</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 3</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a03cbaf2b56ef537b92426ca359a52956"> 2670</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a03cbaf2b56ef537b92426ca359a52956">MAXEN4</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 4</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac62ec08b00671b0b034a94679a48ee10"> 2671</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac62ec08b00671b0b034a94679a48ee10">MAXEN5</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 5</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a67ddb41c87d490eeb325282bdfe58d53"> 2672</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a67ddb41c87d490eeb325282bdfe58d53">MAXEN6</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 6</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a5f1d8dd85e89ea42bee9675809c46c24"> 2673</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a5f1d8dd85e89ea42bee9675809c46c24">MAXEN7</a>     : 1;    <span class="comment">///&lt; enabled counter limit for Receive channel 7</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment"></span>    } MAXENRL;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Status Register high byte (PXS_RXSRH) */</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#acef9ae4e2152a48b50410a7cc7cacc01"> 2678</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#acef9ae4e2152a48b50410a7cc7cacc01">VALID8</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 8 is valid</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aec7f0387854439b4396f0d5b035ca090"> 2679</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aec7f0387854439b4396f0d5b035ca090">VALID9</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 9 is valid</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    } RXSRH;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Status Register low byte (PXS_RXSRL) */</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afa25e6c40be1e23cbbc0e111a84ef826"> 2685</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afa25e6c40be1e23cbbc0e111a84ef826">VALID0</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 0 is valid</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad68069766c2f11907fec3176be3d01e1"> 2686</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad68069766c2f11907fec3176be3d01e1">VALID1</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 1 is valid</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad75d9911eb4459b4f49ce10ee79a059a"> 2687</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad75d9911eb4459b4f49ce10ee79a059a">VALID2</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 2 is valid</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a33f936802e7156ec00c48397ab77529a"> 2688</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a33f936802e7156ec00c48397ab77529a">VALID3</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 3 is valid</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a4e8ae4fa168a15ee3c5280d18300ca0b"> 2689</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a4e8ae4fa168a15ee3c5280d18300ca0b">VALID4</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 4 is valid</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad81f8f571ac9c9dcf3cead86ff3d7815"> 2690</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad81f8f571ac9c9dcf3cead86ff3d7815">VALID5</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 5 is valid</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afb3cad71ced40623e6c651c6ecdb71dd"> 2691</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afb3cad71ced40623e6c651c6ecdb71dd">VALID6</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 6 is valid</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a409745f78fc8c4ad8305998652ccaa58"> 2692</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a409745f78fc8c4ad8305998652ccaa58">VALID7</a>     : 1;    <span class="comment">///&lt; Valid bit for conversion data for receiver channel 7 is valid</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment"></span>    } RXSRL;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 0 high byte (PXS_RX0CNTRH) */</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad5e943965a7e8f28806b9933e18f1dc5"> 2697</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad5e943965a7e8f28806b9933e18f1dc5">RX0CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 0 [15:8]</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment"></span>    } RX0CNTRH;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 0 low byte (PXS_RX0CNTRL) */</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX0CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 0 [7:0]</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment"></span>    } RX0CNTRL;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 1 high byte (PXS_RX1CNTRH) */</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a2119389d7e08aa22ac391ecb2a77e206"> 2707</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a2119389d7e08aa22ac391ecb2a77e206">RX1CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 1 [15:8]</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment"></span>    } RX1CNTRH;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 1 low byte (PXS_RX1CNTRL) */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX1CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 1 [7:0]</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"></span>    } RX1CNTRL;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 2 high byte (PXS_RX2CNTRH) */</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#af6e63ead0b1b3ce714576195c582a69a"> 2717</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#af6e63ead0b1b3ce714576195c582a69a">RX2CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 2 [15:8]</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment"></span>    } RX2CNTRH;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 2 low byte (PXS_RX2CNTRL) */</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX2CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 2 [7:0]</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment"></span>    } RX2CNTRL;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 3 high byte (PXS_RX3CNTRH) */</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a8063a6eb969f92f9712b95ce7d9b0391"> 2727</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a8063a6eb969f92f9712b95ce7d9b0391">RX3CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 3 [15:8]</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment"></span>    } RX3CNTRH;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 3 low byte (PXS_RX3CNTRL) */</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX3CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 3 [7:0]</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"></span>    } RX3CNTRL;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 4 high byte (PXS_RX4CNTRH) */</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a8f6c25fe118a26ee4ab5c0aac690af43"> 2737</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a8f6c25fe118a26ee4ab5c0aac690af43">RX4CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 4 [15:8]</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment"></span>    } RX4CNTRH;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 4 low byte (PXS_RX4CNTRL) */</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX4CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 4 [7:0]</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment"></span>    } RX4CNTRL;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 5 high byte (PXS_RX5CNTRH) */</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a6c067e7206567d808dacaca7efe5ec0f"> 2747</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a6c067e7206567d808dacaca7efe5ec0f">RX5CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 5 [15:8]</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment"></span>    } RX5CNTRH;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 5 low byte (PXS_RX5CNTRL) */</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX5CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 5 [7:0]</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment"></span>    } RX5CNTRL;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 6 high byte (PXS_RX6CNTRH) */</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#addabf2027dc67adffdee6ef3dd362849"> 2757</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#addabf2027dc67adffdee6ef3dd362849">RX6CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 6 [15:8]</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"></span>    } RX6CNTRH;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 6 low byte (PXS_RX6CNTRL) */</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX6CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 6 [7:0]</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment"></span>    } RX6CNTRL;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 7 high byte (PXS_RX7CNTRH) */</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a08dbe903e2b9665830dbdc676b9f73ad"> 2767</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a08dbe903e2b9665830dbdc676b9f73ad">RX7CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 7 [15:8]</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment"></span>    } RX7CNTRH;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 7 low byte (PXS_RX7CNTRL) */</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX7CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 7 [7:0]</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment"></span>    } RX7CNTRL;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 8 high byte (PXS_RX8CNTRH) */</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ac4891d2b1ffb696f8863f4a21cc005a5"> 2777</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ac4891d2b1ffb696f8863f4a21cc005a5">RX8CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 8 [15:8]</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"></span>    } RX8CNTRH;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 8 low byte (PXS_RX8CNTRL) */</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX8CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 8 [7:0]</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment"></span>    } RX8CNTRL;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 9 high byte (PXS_RX9CNTRH) */</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afeee1f2fd877f465307a64dd5c017902"> 2787</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afeee1f2fd877f465307a64dd5c017902">RX9CNT</a>     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 9 [15:8]</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment"></span>    } RX9CNTRH;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">    /** @brief ProxSense Counter Register of Receiver Channel 9 low byte (PXS_RX9CNTRL) */</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX9CNT     : 8;    <span class="comment">///&lt; measurement value Receiver Channel 9 [7:0]</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment"></span>    } RX9CNTRL;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">    /** @brief Reserved register (12B) */</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a233fc6452040f455afad96c09c2470a3"> 2796</a></span>&#160;    uint8_t res6    [12];</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 0 (PXS_RX0CSSELR) */</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad94d9fe8449064f3fc565de1b0762783"> 2800</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad94d9fe8449064f3fc565de1b0762783">RX0CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 0 [4:0]</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    } RX0CSSELR;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 1 (PXS_RX1CSSELR) */</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a3ee066345c219f11a24fc746e9091fb1"> 2806</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a3ee066345c219f11a24fc746e9091fb1">RX1CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 1 [4:0]</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    } RX1CSSELR;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 2 (PXS_RX2CSSELR) */</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#af1be7fc27d336e3762731a1efb05a387"> 2812</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#af1be7fc27d336e3762731a1efb05a387">RX2CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 2 [4:0]</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    } RX2CSSELR;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 3 (PXS_RX3CSSELR) */</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a4f38cd7ba14d47ee83bce3ffbe5e4c28"> 2818</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a4f38cd7ba14d47ee83bce3ffbe5e4c28">RX3CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 3 [4:0]</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    } RX3CSSELR;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 4 (PXS_RX4CSSELR) */</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a222685076b27d890193694ad508ed567"> 2824</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a222685076b27d890193694ad508ed567">RX4CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 4 [4:0]</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    } RX4CSSELR;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 5 (PXS_RX5CSSELR) */</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a0be791eca6d02c292c9a95d62bf224d6"> 2830</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a0be791eca6d02c292c9a95d62bf224d6">RX5CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 5 [4:0]</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;    } RX5CSSELR;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 6 (PXS_RX6CSSELR) */</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a4d308bb4345b8fbe8e9a38ecca1c82c6"> 2836</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a4d308bb4345b8fbe8e9a38ecca1c82c6">RX6CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 6 [4:0]</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;    } RX6CSSELR;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 7 (PXS_RX7CSSELR) */</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a417e9cc7d8955f073c84fdb1da3a45e1"> 2842</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a417e9cc7d8955f073c84fdb1da3a45e1">RX7CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 7 [4:0]</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;    } RX7CSSELR;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 8 (PXS_RX8CSSELR) */</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a7e6d8250f79ef0d82417d7c3692d7c22"> 2848</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a7e6d8250f79ef0d82417d7c3692d7c22">RX8CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 8 [4:0]</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;    } RX8CSSELR;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 9 (PXS_RX9CSSELR) */</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#ad9cdaa3d3d6ad05682694ae810099824"> 2854</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#ad9cdaa3d3d6ad05682694ae810099824">RX9CSSEL</a>   : 5;    <span class="comment">///&lt; Sampling capacitor size of Receiver Channel 9 [4:0]</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    } RX9CSSELR;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">    /** @brief Reserved register (6B) */</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a461347717c4b666b8963a9353666425d"> 2859</a></span>&#160;    uint8_t res7    [6];</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 0 (PXS_RX0EPCCSELR) */</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a523393b92c9a0b0d91e599f9b05f9c47"> 2863</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a523393b92c9a0b0d91e599f9b05f9c47">RX0EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 0</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment"></span>    } RX0EPCCSELR;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 1 (PXS_RX1EPCCSELR) */</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a7a4c6baa8d6a8f043f2a8dd8c1fb1c17"> 2868</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a7a4c6baa8d6a8f043f2a8dd8c1fb1c17">RX1EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 1</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment"></span>    } RX1EPCCSELR;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 2 (PXS_RX2EPCCSELR) */</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a391cfcc63690437ad9c63d0673e0026c"> 2873</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a391cfcc63690437ad9c63d0673e0026c">RX2EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 2</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment"></span>    } RX2EPCCSELR;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 3 (PXS_RX3EPCCSELR) */</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a120aa4384ed62ffe37bfede59acb8067"> 2878</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a120aa4384ed62ffe37bfede59acb8067">RX3EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 3</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment"></span>    } RX3EPCCSELR;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 4 (PXS_RX4EPCCSELR) */</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#aa82f0bb284b46e43d4ce97b80b495654"> 2883</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#aa82f0bb284b46e43d4ce97b80b495654">RX4EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 4</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment"></span>    } RX4EPCCSELR;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 5 (PXS_RX5EPCCSELR) */</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a53640030808e5547afd41d230892d2c8"> 2888</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a53640030808e5547afd41d230892d2c8">RX5EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 5</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment"></span>    } RX5EPCCSELR;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 6 (PXS_RX6EPCCSELR) */</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a917f676aeea4fa6f28c3e8c6b9066388"> 2893</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a917f676aeea4fa6f28c3e8c6b9066388">RX6EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 6</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment"></span>    } RX6EPCCSELR;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 7 (PXS_RX7EPCCSELR) */</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a3c10235417112af65a347780550bbd6c"> 2898</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a3c10235417112af65a347780550bbd6c">RX7EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 7</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment"></span>    } RX7EPCCSELR;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 8 (PXS_RX8EPCCSELR) */</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#a918e4adfecaf8a306e19b3a08128f7cc"> 2903</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#a918e4adfecaf8a306e19b3a08128f7cc">RX8EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 8</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment"></span>    } RX8EPCCSELR;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">    /** @brief ProxSense Compensation Capacitor Selection for Channel 9 (PXS_RX9EPCCSELR) */</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="struct_p_x_s__t.html#afbeb259b994734ab5608610a94c99083"> 2908</a></span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_p_x_s__t.html#afbeb259b994734ab5608610a94c99083">RX9EPCC</a>    : 8;    <span class="comment">///&lt; Parasitic compensation capacitor of Receiver Channel 9</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment"></span>    } RX9EPCCSELR;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  } <a class="code" href="struct_p_x_s__t.html">PXS_t</a>;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  <span class="comment">/* Pointer to PXS registers */</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00"> 2914</a></span>&#160;<span class="preprocessor">  #define _PXS          _SFR(PXS_t,    PXS_AddressBase)          </span><span class="comment">///&lt; ProxSense struct/bit access</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735"> 2915</a></span>&#160;<span class="comment"></span>  #define _PXS_CR1      _SFR(uint8_t,  PXS_AddressBase+0x00)     <span class="comment">///&lt; ProxSense Control Register 1</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd"> 2916</a></span>&#160;<span class="comment"></span>  #define _PXS_CR2      _SFR(uint8_t,  PXS_AddressBase+0x01)     <span class="comment">///&lt; ProxSense Control Register 2</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80"> 2917</a></span>&#160;<span class="comment"></span>  #define _PXS_CR3      _SFR(uint8_t,  PXS_AddressBase+0x02)     <span class="comment">///&lt; ProxSense Control Register 3</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d"> 2919</a></span>&#160;<span class="preprocessor">  #define _PXS_ISR      _SFR(uint8_t,  PXS_AddressBase+0x04)     </span><span class="comment">///&lt; ProxSense Interrupt and Status Register</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c"> 2921</a></span>&#160;<span class="preprocessor">  #define _PXS_CKCR1    _SFR(uint8_t,  PXS_AddressBase+0x06)     </span><span class="comment">///&lt; ProxSense Clock Control Register 1</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036"> 2922</a></span>&#160;<span class="comment"></span>  #define _PXS_CKCR2    _SFR(uint8_t,  PXS_AddressBase+0x07)     <span class="comment">///&lt; ProxSense Clock Control Register 2</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077"> 2923</a></span>&#160;<span class="comment"></span>  #define _PXS_RXENRH   _SFR(uint8_t,  PXS_AddressBase+0x08)     <span class="comment">///&lt; ProxSense Receiver Enable Register high byte</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f"> 2924</a></span>&#160;<span class="comment"></span>  #define _PXS_RXENRL   _SFR(uint8_t,  PXS_AddressBase+0x09)     <span class="comment">///&lt; ProxSense Receiver Enable Register low byte</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0"> 2925</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1H   _SFR(uint8_t,  PXS_AddressBase+0x0A)     <span class="comment">///&lt; ProxSense Receiver Control Register 1 high byte</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8"> 2926</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1L   _SFR(uint8_t,  PXS_AddressBase+0x0B)     <span class="comment">///&lt; ProxSense Receiver Control Register 1 low byte</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7"> 2927</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2H   _SFR(uint8_t,  PXS_AddressBase+0x0C)     <span class="comment">///&lt; ProxSense Receiver Control Register 2 high byte</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da"> 2928</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2L   _SFR(uint8_t,  PXS_AddressBase+0x0D)     <span class="comment">///&lt; ProxSense Receiver Control Register 2 low byte</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8"> 2929</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3H   _SFR(uint8_t,  PXS_AddressBase+0x0E)     <span class="comment">///&lt; ProxSense Receiver Control Register 3 high byte</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f"> 2930</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3L   _SFR(uint8_t,  PXS_AddressBase+0x0F)     <span class="comment">///&lt; ProxSense Receiver Control Register 3 low byte</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651"> 2932</a></span>&#160;<span class="preprocessor">  #define _PXS_RXINSRH  _SFR(uint8_t,  PXS_AddressBase+0x12)     </span><span class="comment">///&lt; ProxSense Receiver Inactive State Register high byte</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b"> 2933</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINSRL  _SFR(uint8_t,  PXS_AddressBase+0x13)     <span class="comment">///&lt; ProxSense Receiver Inactive State Register low byte</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6"> 2935</a></span>&#160;<span class="preprocessor">  #define _PXS_TXENRH   _SFR(uint8_t,  PXS_AddressBase+0x16)     </span><span class="comment">///&lt; ProxSense Transmit Enable Register high byte</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3"> 2936</a></span>&#160;<span class="comment"></span>  #define _PXS_TXENRL   _SFR(uint8_t,  PXS_AddressBase+0x17)     <span class="comment">///&lt; ProxSense Transmit Enable Register low byte</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde"> 2938</a></span>&#160;<span class="preprocessor">  #define _PXS_MAXRH    _SFR(uint8_t,  PXS_AddressBase+0x1A)     </span><span class="comment">///&lt; ProxSense Maximum Counter Value Register high byte</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0"> 2939</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXRL    _SFR(uint8_t,  PXS_AddressBase+0x1B)     <span class="comment">///&lt; ProxSense Maximum Counter Value Register low byte</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75"> 2940</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXENRH  _SFR(uint8_t,  PXS_AddressBase+0x1C)     <span class="comment">///&lt; ProxSense Maximum Counter Enable Register high byte</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f"> 2941</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXENRL  _SFR(uint8_t,  PXS_AddressBase+0x1D)     <span class="comment">///&lt; ProxSense Maximum Counter Enable Register low byte</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f"> 2942</a></span>&#160;<span class="comment"></span>  #define _PXS_RXSRH    _SFR(uint8_t,  PXS_AddressBase+0x1E)     <span class="comment">///&lt; ProxSense Receiver Status Register high byte</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152"> 2943</a></span>&#160;<span class="comment"></span>  #define _PXS_RXSRL    _SFR(uint8_t,  PXS_AddressBase+0x1F)     <span class="comment">///&lt; ProxSense Receiver Status Register low byte</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729"> 2944</a></span>&#160;<span class="comment"></span>  #define _PXS_RX0CNTRH _SFR(uint8_t,  PXS_AddressBase+0x20)     <span class="comment">///&lt; Counter Register of Receiver Channel 0 high byte</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03"> 2945</a></span>&#160;<span class="comment"></span>  #define _PXS_RX0CNTRL _SFR(uint8_t,  PXS_AddressBase+0x21)     <span class="comment">///&lt; Counter Register of Receiver Channel 0 low byte</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd"> 2946</a></span>&#160;<span class="comment"></span>  #define _PXS_RX1CNTRH _SFR(uint8_t,  PXS_AddressBase+0x22)     <span class="comment">///&lt; Counter Register of Receiver Channel 1 high byte</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a"> 2947</a></span>&#160;<span class="comment"></span>  #define _PXS_RX1CNTRL _SFR(uint8_t,  PXS_AddressBase+0x23)     <span class="comment">///&lt; Counter Register of Receiver Channel 1 low byte</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf"> 2948</a></span>&#160;<span class="comment"></span>  #define _PXS_RX2CNTRH _SFR(uint8_t,  PXS_AddressBase+0x24)     <span class="comment">///&lt; Counter Register of Receiver Channel 2 high byte</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728"> 2949</a></span>&#160;<span class="comment"></span>  #define _PXS_RX2CNTRL _SFR(uint8_t,  PXS_AddressBase+0x25)     <span class="comment">///&lt; Counter Register of Receiver Channel 2 low byte</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c"> 2950</a></span>&#160;<span class="comment"></span>  #define _PXS_RX3CNTRH _SFR(uint8_t,  PXS_AddressBase+0x26)     <span class="comment">///&lt; Counter Register of Receiver Channel 3 high byte</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548"> 2951</a></span>&#160;<span class="comment"></span>  #define _PXS_RX3CNTRL _SFR(uint8_t,  PXS_AddressBase+0x27)     <span class="comment">///&lt; Counter Register of Receiver Channel 3 low byte</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0"> 2952</a></span>&#160;<span class="comment"></span>  #define _PXS_RX4CNTRH _SFR(uint8_t,  PXS_AddressBase+0x28)     <span class="comment">///&lt; Counter Register of Receiver Channel 4 high byte</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a"> 2953</a></span>&#160;<span class="comment"></span>  #define _PXS_RX4CNTRL _SFR(uint8_t,  PXS_AddressBase+0x29)     <span class="comment">///&lt; Counter Register of Receiver Channel 4 low byte</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e"> 2954</a></span>&#160;<span class="comment"></span>  #define _PXS_RX5CNTRH _SFR(uint8_t,  PXS_AddressBase+0x2A)     <span class="comment">///&lt; Counter Register of Receiver Channel 5 high byte</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf"> 2955</a></span>&#160;<span class="comment"></span>  #define _PXS_RX5CNTRL _SFR(uint8_t,  PXS_AddressBase+0x2B)     <span class="comment">///&lt; Counter Register of Receiver Channel 5 low byte</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2"> 2956</a></span>&#160;<span class="comment"></span>  #define _PXS_RX6CNTRH _SFR(uint8_t,  PXS_AddressBase+0x2C)     <span class="comment">///&lt; Counter Register of Receiver Channel 6 high byte</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68"> 2957</a></span>&#160;<span class="comment"></span>  #define _PXS_RX6CNTRL _SFR(uint8_t,  PXS_AddressBase+0x2D)     <span class="comment">///&lt; Counter Register of Receiver Channel 6 low byte</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d"> 2958</a></span>&#160;<span class="comment"></span>  #define _PXS_RX7CNTRH _SFR(uint8_t,  PXS_AddressBase+0x2E)     <span class="comment">///&lt; Counter Register of Receiver Channel 7 high byte</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7"> 2959</a></span>&#160;<span class="comment"></span>  #define _PXS_RX7CNTRL _SFR(uint8_t,  PXS_AddressBase+0x2F)     <span class="comment">///&lt; Counter Register of Receiver Channel 7 low byte</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb"> 2960</a></span>&#160;<span class="comment"></span>  #define _PXS_RX8CNTRH _SFR(uint8_t,  PXS_AddressBase+0x30)     <span class="comment">///&lt; Counter Register of Receiver Channel 8 high byte</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e"> 2961</a></span>&#160;<span class="comment"></span>  #define _PXS_RX8CNTRL _SFR(uint8_t,  PXS_AddressBase+0x31)     <span class="comment">///&lt; Counter Register of Receiver Channel 8 low byte</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11"> 2962</a></span>&#160;<span class="comment"></span>  #define _PXS_RX9CNTRH _SFR(uint8_t,  PXS_AddressBase+0x32)     <span class="comment">///&lt; Counter Register of Receiver Channel 9 high byte</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad"> 2963</a></span>&#160;<span class="comment"></span>  #define _PXS_RX9CNTRL _SFR(uint8_t,  PXS_AddressBase+0x33)     <span class="comment">///&lt; Counter Register of Receiver Channel 9 low byte</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment"></span>  // reserved (12B)</div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f"> 2965</a></span>&#160;<span class="preprocessor">  #define _PXS_RX0CSSELR _SFR(uint8_t,  PXS_AddressBase+0x40)     </span><span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 0</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65"> 2966</a></span>&#160;<span class="comment"></span>  #define _PXS_RX1CSSELR _SFR(uint8_t,  PXS_AddressBase+0x41)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 1</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c"> 2967</a></span>&#160;<span class="comment"></span>  #define _PXS_RX2CSSELR _SFR(uint8_t,  PXS_AddressBase+0x42)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 2</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9"> 2968</a></span>&#160;<span class="comment"></span>  #define _PXS_RX3CSSELR _SFR(uint8_t,  PXS_AddressBase+0x43)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 3</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0"> 2969</a></span>&#160;<span class="comment"></span>  #define _PXS_RX4CSSELR _SFR(uint8_t,  PXS_AddressBase+0x44)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 4</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d"> 2970</a></span>&#160;<span class="comment"></span>  #define _PXS_RX5CSSELR _SFR(uint8_t,  PXS_AddressBase+0x45)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 5</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6"> 2971</a></span>&#160;<span class="comment"></span>  #define _PXS_RX6CSSELR _SFR(uint8_t,  PXS_AddressBase+0x46)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 6</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58"> 2972</a></span>&#160;<span class="comment"></span>  #define _PXS_RX7CSSELR _SFR(uint8_t,  PXS_AddressBase+0x47)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 7</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10"> 2973</a></span>&#160;<span class="comment"></span>  #define _PXS_RX8CSSELR _SFR(uint8_t,  PXS_AddressBase+0x48)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 8</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9"> 2974</a></span>&#160;<span class="comment"></span>  #define _PXS_RX9CSSELR _SFR(uint8_t,  PXS_AddressBase+0x49)     <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel 9</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"></span>  // reserved (6B)</div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148"> 2976</a></span>&#160;<span class="preprocessor">  #define _PXS_RX0EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x50)     </span><span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 0</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44"> 2977</a></span>&#160;<span class="comment"></span>  #define _PXS_RX1EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x51)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 1</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5"> 2978</a></span>&#160;<span class="comment"></span>  #define _PXS_RX2EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x52)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 2</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47"> 2979</a></span>&#160;<span class="comment"></span>  #define _PXS_RX3EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x53)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 3</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410"> 2980</a></span>&#160;<span class="comment"></span>  #define _PXS_RX4EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x54)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 4</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939"> 2981</a></span>&#160;<span class="comment"></span>  #define _PXS_RX5EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x55)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 5</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5"> 2982</a></span>&#160;<span class="comment"></span>  #define _PXS_RX6EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x56)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 6</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673"> 2983</a></span>&#160;<span class="comment"></span>  #define _PXS_RX7EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x57)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 7</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53"> 2984</a></span>&#160;<span class="comment"></span>  #define _PXS_RX8EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x58)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 8</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7"> 2985</a></span>&#160;<span class="comment"></span>  #define _PXS_RX9EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x59)     <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel 9</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;  <span class="comment">/* PXS Module Reset Values */</span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6"> 2988</a></span>&#160;<span class="preprocessor">  #define _PXS_CR1_RESET_VALUE         ((uint8_t)0x00)           </span><span class="comment">///&lt; ProxSense Control Register 1 reset value</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50"> 2989</a></span>&#160;<span class="comment"></span>  #define _PXS_CR2_RESET_VALUE         ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Control Register 2 reset value</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d"> 2990</a></span>&#160;<span class="comment"></span>  #define _PXS_CR3_RESET_VALUE         ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Control Register 3 reset value</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a"> 2991</a></span>&#160;<span class="comment"></span>  #define _PXS_ISR_RESET_VALUE         ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Interrupt and Status Register reset value</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790"> 2992</a></span>&#160;<span class="comment"></span>  #define _PXS_CKCR1_RESET_VALUE       ((uint8_t)0x30)           <span class="comment">///&lt; ProxSense Clock Control Register 1 reset value</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db"> 2993</a></span>&#160;<span class="comment"></span>  #define _PXS_CKCR2_RESET_VALUE       ((uint8_t)0x11)           <span class="comment">///&lt; ProxSense Clock Control Register 2 reset value</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473"> 2994</a></span>&#160;<span class="comment"></span>  #define _PXS_RXENRH_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Enable Register high byte reset value</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796"> 2995</a></span>&#160;<span class="comment"></span>  #define _PXS_RXENRL_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Enable Register low byte reset value</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f"> 2996</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1H_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Control Register 1 high byte reset value</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9"> 2997</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1L_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Control Register 1 low byte reset value</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d"> 2998</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2H_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Control Register 2 high byte reset value</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b"> 2999</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2L_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Control Register 2 low byte reset value</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"> 3000</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3H_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Control Register 3 high byte reset value</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d"> 3001</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3L_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Control Register 3 low byte reset value</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4"> 3002</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINSRH_RESET_VALUE     ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Inactive State Register high byte reset value</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c"> 3003</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINSRL_RESET_VALUE     ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Inactive State Register low byte reset value</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f"> 3004</a></span>&#160;<span class="comment"></span>  #define _PXS_TXENRH_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Transmit Enable Register high byte reset value</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d"> 3005</a></span>&#160;<span class="comment"></span>  #define _PXS_TXENRL_RESET_VALUE      ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Transmit Enable Register low byte reset value</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289"> 3006</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXRH_RESET_VALUE       ((uint8_t)0xFF)           <span class="comment">///&lt; ProxSense Maximum Counter Value Register high byte reset value</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051"> 3007</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXRL_RESET_VALUE       ((uint8_t)0xFF)           <span class="comment">///&lt; ProxSense Maximum Counter Value Register low byte reset value</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f"> 3008</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXENRH_RESET_VALUE     ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Maximum Counter Enable Register high byte reset value</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a"> 3009</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXENRL_RESET_VALUE     ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Maximum Counter Enable Register low byte reset value</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c"> 3010</a></span>&#160;<span class="comment"></span>  #define _PXS_RXSRH_RESET_VALUE       ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Status Register high byte reset value</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac"> 3011</a></span>&#160;<span class="comment"></span>  #define _PXS_RXSRL_RESET_VALUE       ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Status Register low byte reset value</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e"> 3012</a></span>&#160;<span class="comment"></span>  #define _PXS_RXNCNTRH_RESET_VALUE    ((uint8_t)0x00)           <span class="comment">///&lt; Counter Register of Receiver Channel n (0..9) high byte reset value</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2"> 3013</a></span>&#160;<span class="comment"></span>  #define _PXS_RXNCNTRL_RESET_VALUE    ((uint8_t)0x00)           <span class="comment">///&lt; Counter Register of Receiver Channel n (0..9) low byte reset value</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff"> 3014</a></span>&#160;<span class="comment"></span>  #define _PXS_RXNCSSELR_RESET_VALUE   ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e"> 3015</a></span>&#160;<span class="comment"></span>  #define _PXS_RXNEPCCSELR_RESET_VALUE ((uint8_t)0x00)           <span class="comment">///&lt; ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="comment">/* ProxSense Control Register 1 (PXS_CR1) */</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="comment">// reserved [4:0]</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaca7928b9855d5eae7ee15f0397c33321"> 3019</a></span>&#160;<span class="preprocessor">  #define _PXS_LOW_POWER        ((uint8_t) (0x01 &lt;&lt; 5))        </span><span class="comment">///&lt; ProxSense Low power mode [0] (in _PXS_CR1)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"> 3020</a></span>&#160;<span class="comment"></span>  #define _PXS_START            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Start conversion [0] (in _PXS_CR1)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1b6dc47ba4008c3182f30e8d3bee4582"> 3021</a></span>&#160;<span class="comment"></span>  #define _PXS_PXSEN            ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense enable [0] (in _PXS_CR1)</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  <span class="comment">/* ProxSense Control Register 2 (PXS_CR2) */</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4dbc42761b0df16cb114b27009709643"> 3024</a></span>&#160;<span class="preprocessor">  #define _PXS_SYNCEDGE         ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Synchronization edge selection [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad7593da3dbbf7c8289270565dc4442bc"> 3025</a></span>&#160;<span class="comment"></span>  #define _PXS_SYNCEN           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Enable synchronization (SYNC) feature [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga63dcecd74b7ace0398287086a71634c2"> 3026</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCOUPLING       ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Reduce coupling between receiver lines [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5fdefba645c650d3682da81c374752b0"> 3027</a></span>&#160;<span class="comment"></span>  #define _PXS_RXGROUP          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Rx group selection [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacd0feff7b3b320116949cb2492186101"> 3029</a></span>&#160;<span class="preprocessor">  #define _PXS_NOISEDETEN       ((uint8_t) (0x01 &lt;&lt; 5))        </span><span class="comment">///&lt; ProxSense Noise detection enable [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga580ba3820db29350eae3eefb657482d3"> 3030</a></span>&#160;<span class="comment"></span>  #define _PXS_FCCITEN          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense First conversion completion interrupt enable [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga656b95801a7fd45dbe4baf1f04ff3075"> 3031</a></span>&#160;<span class="comment"></span>  #define _PXS_EOCITEN          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense End of conversion interrupt enable [0] (in_PXS_CR2)</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;  <span class="comment">/* ProxSense Control Register 3 (PXS_CR3) */</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9a119aacd8dcf42bb223a88f1d052c73"> 3034</a></span>&#160;<span class="preprocessor">  #define _PXS_VTHR             ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Threshold voltage (Vthr) selection [3:0] (in_PXS_CR3)</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae254218c3733383c285a57e3da023340"> 3035</a></span>&#160;<span class="comment"></span>  #define _PXS_VTHR0            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ProxSense Threshold voltage (Vthr) selection [0] (in_PXS_CR3)</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga099f21092a3740b9f17ea40a7bfba502"> 3036</a></span>&#160;<span class="comment"></span>  #define _PXS_VTHR1            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ProxSense Threshold voltage (Vthr) selection [1] (in_PXS_CR3)</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga83b2e35c302039b146b97d359ee9b76e"> 3037</a></span>&#160;<span class="comment"></span>  #define _PXS_VTHR2            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ProxSense Threshold voltage (Vthr) selection [2] (in_PXS_CR3)</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga09fec3731d8a129392ec13efba21c330"> 3038</a></span>&#160;<span class="comment"></span>  #define _PXS_VTHR3            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ProxSense Threshold voltage (Vthr) selection [3] (in_PXS_CR3)</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab733c68941a1e6c22532db1e7ea360af"> 3039</a></span>&#160;<span class="comment"></span>  #define _PXS_BIAS             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Sample and hold strength selection [1:0] (in_PXS_CR3)</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga12fc37e14b2cad182d796ffbd8c7403c"> 3040</a></span>&#160;<span class="comment"></span>  #define _PXS_BIAS0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Sample and hold strength selection [0] (in_PXS_CR3)</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9ace14cd7254b009eaa03a2399e29427"> 3041</a></span>&#160;<span class="comment"></span>  #define _PXS_BIAS1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Sample and hold strength selection [1] (in_PXS_CR3)</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga639727805849920c3219dd98b9428239"> 3042</a></span>&#160;<span class="comment"></span>  #define _PXS_STAB             ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Selection for stabilization time after ProxSense power-on [1:0] (in_PXS_CR3)</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae36876f6997b7d53088f506037a05e68"> 3043</a></span>&#160;<span class="comment"></span>  #define _PXS_STAB0            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Selection for stabilization time after ProxSense power-on [0] (in_PXS_CR3)</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7ee6032d2fc67dfa49da023484214d14"> 3044</a></span>&#160;<span class="comment"></span>  #define _PXS_STAB1            ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Selection for stabilization time after ProxSense power-on [1] (in_PXS_CR3)</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;  <span class="comment">/* ProxSense Interrupt and Status Register (PXS_ISR) */</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga83f2c54b89b5b949d28e20a8d7f0ae19"> 3048</a></span>&#160;<span class="preprocessor">  #define _PXS_SYNC_OVRF        ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; ProxSense Synchronization (SYNC) overflow flag [0] (in _PXS_ISR)</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3a79f425e03cc249f3238e66076ae07c"> 3049</a></span>&#160;<span class="comment"></span>  #define _PXS_SYNCPF           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Synchronization (SYNC) pending flag [0] (in _PXS_ISR)</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1989989038a6d2cf612ba5d229f417fd"> 3050</a></span>&#160;<span class="comment"></span>  #define _PXS_CIPF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Conversion in progress flag [0] (in _PXS_ISR)</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaab708783e5f5d003ff9ee77a33a84bac"> 3051</a></span>&#160;<span class="comment"></span>  #define _PXS_NOISEDETF        ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Noise detection flag [0] (in _PXS_ISR)</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad9e6f201d13d8b390b73cfc5e110b448"> 3052</a></span>&#160;<span class="comment"></span>  #define _PXS_FCCF             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense First conversion completion flag [0] (in _PXS_ISR)</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac10e4c05e26f3e8a48dd24ab5b440da7"> 3053</a></span>&#160;<span class="comment"></span>  #define _PXS_EOCF             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense End of conversion flag [0] (in _PXS_ISR)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  <span class="comment">/* ProxSense Clock Control Register 1 (PXS_CKCR1) */</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga667294cc7e1f8be80a2a7bd8cefb9b00"> 3056</a></span>&#160;<span class="preprocessor">  #define _PXS_INCPHASE         ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Increase length of UP and PASS by 1/2 clock cycle [0] (in _PXS_CKCR1)</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6e1c13cb93b20ed957ca8d3a9f03ba7b"> 3057</a></span>&#160;<span class="comment"></span>  #define _PXS_ANADEAD          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense ensure UP-PASS deadtime using analog delay [0] (in _PXS_CKCR1)</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac47efabc9cdf58f5abcdc54d0ea59b56"> 3059</a></span>&#160;<span class="preprocessor">  #define _PXS_PRESC            ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; ProxSense Conversion in progress flag [2:0] (in _PXS_CKCR1)</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaee16b63d4630c51b1e6b1ac458acb20b"> 3060</a></span>&#160;<span class="comment"></span>  #define _PXS_PRESC0           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Conversion in progress flag [0] (in _PXS_CKCR1)</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga301f56806cad14b774ee9ff4aae0e42b"> 3061</a></span>&#160;<span class="comment"></span>  #define _PXS_PRESC1           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Conversion in progress flag [1] (in _PXS_CKCR1)</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga306a460a297e2c53b99a1152ec8c4e5d"> 3062</a></span>&#160;<span class="comment"></span>  #define _PXS_PRESC2           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Conversion in progress flag [2] (in _PXS_CKCR1)</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  <span class="comment">/* ProxSense Clock Control Register 2 (PXS_CKCR2) */</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacf6adfc26f8124b3500fd5564aa3074e"> 3066</a></span>&#160;<span class="preprocessor">  #define _PXS_PASSLEN          ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Length of PASS phase [2:0] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacce1ebe42fd9079815f41d9e5fe390ef"> 3067</a></span>&#160;<span class="comment"></span>  #define _PXS_PASSLEN0         ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ProxSense Length of PASS phase [0] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad1296cfd7f873fd5ddde80d25442a649"> 3068</a></span>&#160;<span class="comment"></span>  #define _PXS_PASSLEN1         ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Length of PASS phase [1] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga519b90cea3a50a69b569888898540eba"> 3069</a></span>&#160;<span class="comment"></span>  #define _PXS_PASSLEN2         ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Length of PASS phase [2] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4082e33a3e185188e66fff6619eda989"> 3071</a></span>&#160;<span class="preprocessor">  #define _PXS_UPLEN            ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; ProxSense Length of UP phase [2:0] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga801e1cd972ab22852ad6a794c725f800"> 3072</a></span>&#160;<span class="comment"></span>  #define _PXS_UPLEN0           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Length of UP phase [0] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7e0a958968db0d68e4c5c9a093db84a2"> 3073</a></span>&#160;<span class="comment"></span>  #define _PXS_UPLEN1           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Length of UP phase [1] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae7958ae08d1004919c4f5ae777a04079"> 3074</a></span>&#160;<span class="comment"></span>  #define _PXS_UPLEN2           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Length of UP phase [2] (in _PXS_CKCR2)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment"></span>  // reserved [7)</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="comment">/* ProxSense Receiver Enable Register high byte (PXS_RXENRH) */</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5b38f1efe5d5be6639131476f6344c88"> 3078</a></span>&#160;<span class="preprocessor">  #define _PXS_RXEN8            ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Enable receiver channel 8 [0] (in _PXS_RXENRH)</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1f1377525f786778869e4990f0e74077"> 3079</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN9            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Enable receiver channel 9 [0] (in _PXS_RXENRH)</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;  <span class="comment">/* ProxSense Receiver Enable Register low byte (PXS_RXENRL) */</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"> 3083</a></span>&#160;<span class="preprocessor">  #define _PXS_RXEN0            ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Enable receiver channel 0 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7265e1414111ec05c6c28cf828b26d06"> 3084</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN1            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Enable receiver channel 1 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae163b0f85df88e0307f8f733aa79a86f"> 3085</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN2            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Enable receiver channel 2 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae4339edb1b0f6e69f884ec232a05a122"> 3086</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN3            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Enable receiver channel 3 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8ad1f9b7f8d7060d2393bb0b27e91d99"> 3087</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN4            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Enable receiver channel 4 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga05a4ecac0ab9e2c0b6bf238e05058fad"> 3088</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN5            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Enable receiver channel 5 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga738e0102683c74276156c1fb74e19d62"> 3089</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN6            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Enable receiver channel 6 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga647deaa9fc58bf1b6d296233d9c6ba76"> 3090</a></span>&#160;<span class="comment"></span>  #define _PXS_RXEN7            ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Enable receiver channel 7 [0] (in _PXS_RXENRL)</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  <span class="comment">/* ProxSense Receiver Control Register 1 high byte (PXS_RXCR1H) */</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab9667c4a8ba09577e825aec679877327"> 3093</a></span>&#160;<span class="preprocessor">  #define _PXS_RXCR1_8          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 8 [0] (in _PXS_RXCR1H)</span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga03aa04b6d5fe007f431837ad0b7206da"> 3094</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_9          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 9 [0] (in _PXS_RXCR1H)</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  <span class="comment">/* ProxSense Receiver Control Register 1 low byte (PXS_RXCR1L) */</span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8e380c3afcf0aba137626cdcd341d3ab"> 3098</a></span>&#160;<span class="preprocessor">  #define _PXS_RXCR1_0          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 0 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga287436a7fcbe16cfbe443eb961376d93"> 3099</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 1 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga37abf3f1e6a6b8bbe4339814d2faf841"> 3100</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 2 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga55482408b54d19b615273aa64765c096"> 3101</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 3 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6a3a12b0498fe2912a5ddb07e7fce88c"> 3102</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 4 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga04ebaaf1b40ee21dfe2737b019d55569"> 3103</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_5          ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 5 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga220ad6d6c19fd1f1b9486d41b92168bf"> 3104</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_6          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 6 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacea59d1eaf70867229a2514a9596ff6c"> 3105</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR1_7          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Receiver channel 1 Conversion mode 7 [0] (in _PXS_RXCR1L)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  <span class="comment">/* ProxSense Receiver Control Register 2 high byte (PXS_RXCR2H) */</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2b51663b34ef6d72214f3cfc358aefe6"> 3108</a></span>&#160;<span class="preprocessor">  #define _PXS_RXCR2_8          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 8 [0] (in _PXS_RXCR2H)</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0617357d60e5490cb50bd3fa53ac6cde"> 3109</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_9          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 9 [0] (in _PXS_RXCR2H)</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <span class="comment">/* ProxSense Receiver Control Register 2 low byte (PXS_RXCR2L) */</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9092a1d06768e3f54d9d7938f6a75fe6"> 3113</a></span>&#160;<span class="preprocessor">  #define _PXS_RXCR2_0          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 0 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad3263ec000259d58464261b61b5ac8a4"> 3114</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 1 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga68bf2474b749390a084681f4fb058763"> 3115</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 2 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf2ef3d8bf2afa4db3312b8fe8a0546a4"> 3116</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 3 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga251068b57c6d76f696def5a7ea40936d"> 3117</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 4 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab9cc5fa3d245ad79108c1b0ba9f8fa67"> 3118</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_5          ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 5 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0d130b0b8d2ec082ff00e373e9549da9"> 3119</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_6          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 6 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa7c8b420e4578861854bbd1c0f8d8468"> 3120</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR2_7          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Receiver channel 2 Conversion mode 7 [0] (in _PXS_RXCR2L)</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;  <span class="comment">/* ProxSense Receiver Control Register 3 high byte (PXS_RXCR3H) */</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac56ca93a431b3155e50cc962fd7e7e7a"> 3123</a></span>&#160;<span class="preprocessor">  #define _PXS_RXCR3_8          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 8 [0] (in _PXS_RXCR3H)</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga027571c3f84c4609d780d0bbbd908553"> 3124</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_9          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 9 [0] (in _PXS_RXCR3H)</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;  <span class="comment">/* ProxSense Receiver Control Register 3 low byte (PXS_RXCR3L) */</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8cf22d4798ed0721825668c0a84371b7"> 3128</a></span>&#160;<span class="preprocessor">  #define _PXS_RXCR3_0          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 0 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga16d50f7310a0eee9bdf099b32e7985c1"> 3129</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 1 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac6d68318ea2a165a993badaff7078eb1"> 3130</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 2 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3825d1134374551cf5ee62593676f011"> 3131</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 3 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1ddf1c2a265e7d431241283ef116dcf2"> 3132</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 4 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6f306edf7869f77aec9ccda1b7a1515c"> 3133</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_5          ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 5 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7e1e17a549c28511fb4e16cc1c4aae65"> 3134</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_6          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 6 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadcecf2625a995d3a60d266e7bca39dc4"> 3135</a></span>&#160;<span class="comment"></span>  #define _PXS_RXCR3_7          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Receiver channel 3 Conversion mode 7 [0] (in _PXS_RXCR3L)</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;  <span class="comment">/* ProxSense Receiver Inactive State Register high byte (PXS_RXINSRH) */</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaab402e534272d4f7f4dc26e4d01388e5"> 3138</a></span>&#160;<span class="preprocessor">  #define _PXS_RXINS_8          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 8 inactive state selection [0] (in _PXS_RXINSRH)</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0dc905ca9173b123ab85c85f51aa259e"> 3139</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_9          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 9 inactive state selection [0] (in _PXS_RXINSRH)</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="comment">/* ProxSense Receiver Inactive State Register low byte (PXS_RXINSRL) */</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac583e6082d1db32b0c9c0036dcb38e59"> 3143</a></span>&#160;<span class="preprocessor">  #define _PXS_RXINS_0          ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Receiver channel 0 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga975e7dd971cacabe0e9b40bc8a3dbde9"> 3144</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Receiver channel 1 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga497e6038677c68b4be0fe4713b6535ab"> 3145</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Receiver channel 2 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga18859ef00ef05bf282b1db7de3f44881"> 3146</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Receiver channel 3 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab191ebe3e8238cc75657e5f2a138f7de"> 3147</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Receiver channel 4 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae4125f36835e652e78eed6aa18efd07d"> 3148</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_5          ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Receiver channel 5 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga337141b3e271e602e3a9c5460bb8217f"> 3149</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_6          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Receiver channel 6 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga2e3663a170585be3c2164f6902c54157"> 3150</a></span>&#160;<span class="comment"></span>  #define _PXS_RXINS_7          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Receiver channel 7 inactive state selection [0] (in _PXS_RXINSRL)</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="comment">/* ProxSense Transmit Enable Register high byte (PXS_TXENRH) */</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaca18aa14a00a9d673b1880ab62b12ad8"> 3153</a></span>&#160;<span class="preprocessor">  #define _PXS_TXEN8            ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Transmit output 8 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad1acb0d76b1a142f320af267a612c140"> 3154</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN9            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Transmit output 9 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga16a3162f4e74925cbd873322351c1bf2"> 3155</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN10           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Transmit output 10 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5a50133b6a5b62211e98b0cf5c04c332"> 3156</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN11           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Transmit output 11 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga63847480008bf6a619e3464fd3fa227b"> 3157</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN12           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Transmit output 12 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1476742dc5b2f8e0201ef48b6efd148a"> 3158</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN13           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Transmit output 13 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga026d99c66f796395a03f1d78619f5c51"> 3159</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN14           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Transmit output 14 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9085f64e3cdcd27ffe9556385a870015"> 3160</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN15           ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Transmit output 15 function enable [0] (in _PXS_PXS_TXENRH)</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <span class="comment">/* ProxSense Transmit Enable Register low byte (PXS_TXENRL) */</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8d39fcbef7cfdf4bc97dfb9239821969"> 3163</a></span>&#160;<span class="preprocessor">  #define _PXS_TXEN0            ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Transmit output 0 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga101cda216c7c219f32580189ea667d2f"> 3164</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN1            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Transmit output 1 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga87c5a49d7a626644cb030b381ad5ab58"> 3165</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN2            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Transmit output 2 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga25412eec483f4c7204f7c9affb644860"> 3166</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN3            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Transmit output 3 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga96a9a78ff49813f741661ea17b0d3b83"> 3167</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN4            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Transmit output 4 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad807ddec36e31fc586244e41321843d1"> 3168</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN5            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Transmit output 5 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga018b2c2c957d55f939e1a81db5662ab6"> 3169</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN6            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Transmit output 6 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga282f1f267eb955f656e9c3d32e263c80"> 3170</a></span>&#160;<span class="comment"></span>  #define _PXS_TXEN7            ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Transmit output 7 function enable [0] (in _PXS_TXENRL)</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;  <span class="comment">/* ProxSense Maximum Counter Enable Register high byte (PXS_MAXENRH) */</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6bbd44eb6b6fc83f899af41b7e8c2695"> 3173</a></span>&#160;<span class="preprocessor">  #define _PXS_MAXEN8           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 8 [0] (in _PXS_MAXENRH)</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab122d655078802e97d4c146386749f2b"> 3174</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN9           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 9 [0] (in _PXS_MAXENRH)</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;  <span class="comment">/* ProxSense Maximum Counter Enable Register low byte (PXS_MAXENRL) */</span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1daa4b33f397019d5973d3d11a4c2da8"> 3178</a></span>&#160;<span class="preprocessor">  #define _PXS_MAXEN0           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 0 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac9c60fd35fae30d821d48929fe575717"> 3179</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN1           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 1 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad2fcc13f372105e96e28d68d9ecb4196"> 3180</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN2           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 2 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaebcfdfa9127512199ec5d72626cb9f6f"> 3181</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN3           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 3 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6bc8ff202c1116235e4c8892f92de360"> 3182</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN4           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 4 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga741c6052339f56214b33b8aaa78ab322"> 3183</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN5           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 5 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga75fb80d681253b0161ceeff203a9f49c"> 3184</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN6           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 6 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga62e705b16759d0751e0dd0d04c75e8b9"> 3185</a></span>&#160;<span class="comment"></span>  #define _PXS_MAXEN7           ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense enabled counter limit for Receive channel 7 [0] (in _PXS_MAXENRL)</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  <span class="comment">/* ProxSense Receiver Status Register high byte (PXS_RXSRH) */</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab776c746838df846e6e42e0e80cc7dc2"> 3188</a></span>&#160;<span class="preprocessor">  #define _PXS_VALID8           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 8 is valid [0] (in _PXS_RXSRH)</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gace1dddcd6068a95b75d4427ecaf4f261"> 3189</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID9           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 9 is valid [0] (in _PXS_RXSRH)</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;  <span class="comment">/* ProxSense Receiver Status Register low byte (PXS_RXSRL) */</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga34f6286ce0629b4caf92601657562f17"> 3193</a></span>&#160;<span class="preprocessor">  #define _PXS_VALID0           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 0 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga16bb0b2ebf9bda6d4d72691fe37b73e0"> 3194</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID1           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 1 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gafc84bd0445f2eec002aca56b4b1ccd09"> 3195</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID2           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 2 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae91b66a6ea535e133a414a4da2f2c75a"> 3196</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID3           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 3 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga034b8cd24c9771e530591201af1cb396"> 3197</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID4           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 4 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac8f39b684ba874d061f78e6c64f3847e"> 3198</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID5           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 5 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5c7bc92d758824a17f4d5574f5f26862"> 3199</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID6           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 6 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1bf930c9d057200810758956a704e5c3"> 3200</a></span>&#160;<span class="comment"></span>  #define _PXS_VALID7           ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ProxSense Valid bit for conversion data for receiver channel 7 is valid [0] (in _PXS_RXSRL)</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <span class="comment">/* ProxSense Receiver Sampling Capacitor Selection for Channel N (0..9) (PXS_RXnCSSELR) */</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga52138677195173a66c66c252963d77a8"> 3203</a></span>&#160;<span class="preprocessor">  #define _PXS_RXnCSSEL         ((uint8_t) (0x1F &lt;&lt; 0))        </span><span class="comment">///&lt; ProxSense Sampling capacitor size of Receiver Channel 0 [4:0] (in _PXS_RXnCSSELR)</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga82f93958622ca72c6347eab75e5118d5"> 3204</a></span>&#160;<span class="comment"></span>  #define _PXS_RXnCSSEL0        ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ProxSense Sampling capacitor size of Receiver Channel 0 [0] (in _PXS_RXnCSSELR)</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga34707cca77a37ef78496cf7bc6461af9"> 3205</a></span>&#160;<span class="comment"></span>  #define _PXS_RXnCSSEL1        ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ProxSense Sampling capacitor size of Receiver Channel 0 [1] (in _PXS_RXnCSSELR)</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga172bab184c1963ae232011b286e99461"> 3206</a></span>&#160;<span class="comment"></span>  #define _PXS_RXnCSSEL2        ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ProxSense Sampling capacitor size of Receiver Channel 0 [2] (in _PXS_RXnCSSELR)</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9138c8322d0f540b32a59cd014c9581d"> 3207</a></span>&#160;<span class="comment"></span>  #define _PXS_RXnCSSEL3        ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ProxSense Sampling capacitor size of Receiver Channel 0 [3] (in _PXS_RXnCSSELR)</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga016cdd52f39a0132882d3948932d3f43"> 3208</a></span>&#160;<span class="comment"></span>  #define _PXS_RXnCSSEL4        ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ProxSense Sampling capacitor size of Receiver Channel 0 [4] (in _PXS_RXnCSSELR)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#endif // PXS_AddressBase</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">// Global Configuration (CFG)</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#if defined(CFG_AddressBase)</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">  /** @brief struct for Global Configuration registers (CFG) */</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">    /** @brief Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWD     : 1;    <span class="comment">///&lt; SWIM disable</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AL      : 1;    <span class="comment">///&lt; Activation level</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    } GCR;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;  } <a class="code" href="struct_c_f_g__t.html">CFG_t</a>;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;  <span class="comment">/* Pointer to CFG registers */</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331"> 3233</a></span>&#160;<span class="preprocessor">  #define _CFG          _SFR(CFG_t,    CFG_AddressBase)          </span><span class="comment">///&lt; CFG struct/bit access</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1"> 3234</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)     <span class="comment">///&lt; Global configuration register (CFG_GCR)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <span class="comment">/* CFG Module Reset Values */</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1ac998e464bee8246900227f404dd76a"> 3237</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  <span class="comment">/* Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabb23fec33a6eadc2e746aabd944b810b"> 3240</a></span>&#160;<span class="preprocessor">  #define _CFG_SWD              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; SWIM disable [0]</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga62193af9c12c16ba237be191868255b8"> 3241</a></span>&#160;<span class="comment"></span>  #define _CFG_AL               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Activation level [0]</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#endif // CFG_AddressBase</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">// Interrupt Priority Module (ITC)</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#if defined(ITC_AddressBase)</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">  /** @brief struct for setting interrupt Priority (ITC) */</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">    /** @brief interrupt priority register 1 (ITC_SPR1) */</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved (TLI always highest prio)</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT1SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 1</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT2SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 2</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;    } SPR1;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">    /** @brief interrupt priority register 2 (ITC_SPR2) */</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT4SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 4</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT6SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 6</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT7SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 7</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment"></span>    } SPR2;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">    /** @brief interrupt priority register 3 (ITC_SPR3) */</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT8SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 8</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT9SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 9</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT10SPR : 2;    <span class="comment">///&lt; interrupt priority vector 10</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT11SPR : 2;    <span class="comment">///&lt; interrupt priority vector 11</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment"></span>    } SPR3;</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">    /** @brief interrupt priority register 4 (ITC_SPR4) */</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT12SPR : 2;    <span class="comment">///&lt; interrupt priority vector 12</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT13SPR : 2;    <span class="comment">///&lt; interrupt priority vector 13</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT14SPR : 2;    <span class="comment">///&lt; interrupt priority vector 14</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT15SPR : 2;    <span class="comment">///&lt; interrupt priority vector 15</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment"></span>    } SPR4;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">    /** @brief interrupt priority register 5 (ITC_SPR5) */</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT19SPR : 2;    <span class="comment">///&lt; interrupt priority vector 19</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment"></span>    } SPR5;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">    /** @brief interrupt priority register 6 (ITC_SPR6) */</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT20SPR : 2;    <span class="comment">///&lt; interrupt priority vector 20</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT21SPR : 2;    <span class="comment">///&lt; interrupt priority vector 21</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT22SPR : 2;    <span class="comment">///&lt; interrupt priority vector 22</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;    } SPR6;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">    /** @brief interrupt priority register 7 (ITC_SPR7) */</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT25SPR : 2;    <span class="comment">///&lt; interrupt priority vector 25</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT26SPR : 2;    <span class="comment">///&lt; interrupt priority vector 26</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT27SPR : 2;    <span class="comment">///&lt; interrupt priority vector 27</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment"></span>    } SPR7;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">    /** @brief interrupt priority register 8 (ITC_SPR8) */</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT28SPR : 2;    <span class="comment">///&lt; interrupt priority vector 28</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT29SPR : 2;    <span class="comment">///&lt; interrupt priority vector 29</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;    } SPR8;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;  } <a class="code" href="struct_i_t_c__t.html">ITC_t</a>;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="comment">/* Pointer to ITC registers */</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c"> 3327</a></span>&#160;<span class="preprocessor">  #define _ITC          _SFR(ITC_t,    ITC_AddressBase)          </span><span class="comment">///&lt; ITC struct/bit access</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5"> 3328</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     <span class="comment">///&lt; Interrupt priority register 1/8</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23"> 3329</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     <span class="comment">///&lt; Interrupt priority register 2/8</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02"> 3330</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     <span class="comment">///&lt; Interrupt priority register 3/8</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8"> 3331</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     <span class="comment">///&lt; Interrupt priority register 4/8</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9"> 3332</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     <span class="comment">///&lt; Interrupt priority register 5/8</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b"> 3333</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     <span class="comment">///&lt; Interrupt priority register 6/8</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456"> 3334</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     <span class="comment">///&lt; Interrupt priority register 7/8</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32"> 3335</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     <span class="comment">///&lt; Interrupt priority register 8/8</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;  <span class="comment">/* ITC Module Reset Values */</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a"> 3338</a></span>&#160;<span class="preprocessor">  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          </span><span class="comment">///&lt; Interrupt priority register 1/8 reset value</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d"> 3339</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 2/8 reset value</span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114"> 3340</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 3/8 reset value</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13"> 3341</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 4/8 reset value</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4"> 3342</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 5/8 reset value</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad"> 3343</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 6/8 reset value</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64"> 3344</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 7/8 reset value</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6"> 3345</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          <span class="comment">///&lt; Interrupt priority register 8/8 reset value</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;  <span class="comment">/* Software priority register 1 (ITC_SPR1) */</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae6c58e876bfbcc3ed96cd8215e9853c8"> 3349</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT1SPR         ((uint8_t) (0x03 &lt;&lt; 2))          </span><span class="comment">///&lt; ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1)</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaeff5c50b05a695bb8dc4a2467212710f"> 3350</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT1SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 1 [0] (in _ITC_SPR1)</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa42404a90f88ae294834a18feb98a935"> 3351</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT1SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 1 [1] (in _ITC_SPR1)</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga08f230b833ab939fac0d0674f711c239"> 3352</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT2SPR         ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 2 [1:0] (in _ITC_SPR1)</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga3fe32bee0137eb5e59e2a5f52799326e"> 3353</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT2SPR0        ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 2 [0] (in _ITC_SPR1)</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga35cf40b27d595b72b7a4ab028d1408b2"> 3354</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT2SPR1        ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 2 [1] (in _ITC_SPR1)</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;  <span class="comment">/* Software priority register 2 (ITC_SPR2) */</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga18af64c2e5e16ef5bd5ecae415a49fb2"> 3358</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT4SPR         ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8d87f5b6936a31506192c245aa7fca31"> 3359</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT4SPR0        ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 4 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac372440818d9cc28897677e7c5388352"> 3360</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT4SPR1        ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 4 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gacc92c7a72258f2a838e2a975aa8086cb"> 3362</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT6SPR         ((uint8_t) (0x03 &lt;&lt; 4))          </span><span class="comment">///&lt; ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga0a9008e6a60e61119e39e9f8d1499482"> 3363</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR0        ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 6 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf0a1058ccb4fa4c0c61e66f7e324b034"> 3364</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR1        ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 6 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaced8dc0e419b84ae117dc986766caf1c"> 3365</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR         ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gac5599159ee318c97fd0b60279c07f5bc"> 3366</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR0        ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 7 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gad4b3ad81e82424159b7a22ed05815d1e"> 3367</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR1        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 7 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;  <span class="comment">/* Software priority register 3 (ITC_SPR3) */</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4b0c7961f25c54c6f1b720e1aa572bcc"> 3370</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT8SPR         ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"> 3371</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT8SPR0        ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 8 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga55d97d2088e4d9021d1764c1e8dde6ff"> 3372</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT8SPR1        ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 8 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga674bfd561ddaf18bbc8e0509a4476fb9"> 3373</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR         ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8d832bd669992706c227f2e512199520"> 3374</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 9 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaed6d4d89ed84063725d5fe587b3ea2ca"> 3375</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 9 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa51915df0e2d51e958825184a2401e73"> 3376</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaedb453ea7804b9ae6a6e5ef376606937"> 3377</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 10 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga98b0e161e4f066f07fab5add18927a97"> 3378</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 10 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga08b94bfda28ea2d9e762b9bda3f799cd"> 3379</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga02fadab7de5e9fcec623d8f31909c3c4"> 3380</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 11 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaaf625dae85c76f325b2d2452f279939d"> 3381</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 11 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;  <span class="comment">/* Software priority register 4 (ITC_SPR4) */</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaa57f56bddc857e9d4288aa030ae0c573"> 3384</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT12SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae389a1bf07b186b625482e321b5d8b09"> 3385</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT12SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 12 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae1388aaadd3a01aae93d2a28d980ce1c"> 3386</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT12SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 12 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga86b4b2fcb8e1844b37e52489980f5ad3"> 3387</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga94af0f2fcaf29d1cad079c3fc6c585dc"> 3388</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 13 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf3b4ea8d80b196c06315241da9be1738"> 3389</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 13 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf45eeb5a221ec0432417e65eccb5e000"> 3390</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gace6b80240a8b591d32fcbbc059707287"> 3391</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 14 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga16a858d5f1bd35703e9ccd7c67a65f9d"> 3392</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 14 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab92cf9de0eb050b291a5aa4f186b8ef1"> 3393</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga56e276351c7da71b52bdae618b996a6f"> 3394</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 15 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga628415f64793a85b1cc1e1c493b33b9d"> 3395</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 15 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  <span class="comment">/* Software priority register 5 (ITC_SPR5) */</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  <span class="comment">// reserved [5:0]</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga565b6ad012b443718f3486781e98fb9b"> 3399</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT19SPR        ((uint8_t) (0x03 &lt;&lt; 6))          </span><span class="comment">///&lt; ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5)</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga85a587fdab046f9e5f22ef38a0f5ac3d"> 3400</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 19 [0] (in _ITC_SPR5)</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga7dc1334402d2a009a1ea058aa617d903"> 3401</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 19 [1] (in _ITC_SPR5)</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <span class="comment">/* Software priority register 6 (ITC_SPR6) */</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8c9da736d510318f2c75cd73fc1a0e5a"> 3404</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT20SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5af497078d404a8c84911184a5da3dbf"> 3405</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT20SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 20 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gadb88094a3ebbfb623b1f2b98607fc5c9"> 3406</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT20SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 20 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1d67b7b645c4c9979a8305e270460917"> 3407</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4bd3a55a309ff73fa80efe0dc2aedae7"> 3408</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 21 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gab1c523ff340e23d85fb83e1f824ecb0d"> 3409</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 21 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c"> 3410</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaad422661da3f0c4c27ebd1ce98f2caef"> 3411</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 22 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gabec72fa81395ffc372b5dd675b02467e"> 3412</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 22 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;  <span class="comment">/* Software priority register 7 (ITC_SPR7) */</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga6921fbcc08513a86e88a4f728f70bc79"> 3417</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT25SPR        ((uint8_t) (0x03 &lt;&lt; 2))          </span><span class="comment">///&lt; ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1711d38fc49c6c7263d14f04bbb7a060"> 3418</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 25 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga8b00e34f06e206e460f0dcf29e5aa2ca"> 3419</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 25 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5789d0ceb1750bc199247fd2fc798bd4"> 3420</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gae0d98115b8cc679190a9eba3e32ce72d"> 3421</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 26 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga40c7e2e8bf1c452f18606a3088ebcc93"> 3422</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 26 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga21b4f882899adfb351a0068225b511f6"> 3423</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga52ef401805f32d216125269ae32022c7"> 3424</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 27 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#gaf703a1c3b14a0744eba2e4c3098e970d"> 3425</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 27 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;  <span class="comment">/* Software priority register 8 (ITC_SPR8) */</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga090e09af0c01b327ff876ea5d926d4e0"> 3428</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT28SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8)</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga450e8fed1918c7958275ba8d35ed267d"> 3429</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT28SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 28 [0] (in _ITC_SPR8)</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga19e93d43b2647bde77745922794952b0"> 3430</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT28SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 28 [1] (in _ITC_SPR8)</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga1aa8c0fe60eda7bb1345a666c46dbb11"> 3431</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8)</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga9dd56a0460e5787d201b67747a561a18"> 3432</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 29 [0] (in _ITC_SPR8)</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___s_t_m8_t_l5_x.html#ga5b1a5cf512f9089ef80dca778d022f22"> 3433</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 29 [1] (in _ITC_SPR8)</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#endif // ITC_AddressBase</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">// undefine local macros</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#undef _BITS</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">    END OF MODULE DEFINITION FOR MULTIPLE INLUSION</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#endif // STM8TL5X_H</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="struct_p_o_r_t__t_html"><div class="ttname"><a href="struct_p_o_r_t__t.html">PORT_t</a></div><div class="ttdoc">structure for controlling pins in PORT mode (PORTx, x=A..I) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00324">STM8AF_STM8S.h:324</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad75d9911eb4459b4f49ce10ee79a059a"><div class="ttname"><a href="struct_p_x_s__t.html#ad75d9911eb4459b4f49ce10ee79a059a">PXS_t::VALID2</a></div><div class="ttdeci">_BITS VALID2</div><div class="ttdoc">Valid bit for conversion data for receiver channel 2 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02687">STM8TL5x.h:2687</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a17317af4f5113acc72b3a9e87aea4eeb"><div class="ttname"><a href="struct_p_x_s__t.html#a17317af4f5113acc72b3a9e87aea4eeb">PXS_t::RXINS9</a></div><div class="ttdeci">_BITS RXINS9</div><div class="ttdoc">Receiver channel 9 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02601">STM8TL5x.h:2601</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a643d50aab914aeb7131069c19ce3ee74"><div class="ttname"><a href="struct_p_x_s__t.html#a643d50aab914aeb7131069c19ce3ee74">PXS_t::BIAS</a></div><div class="ttdeci">_BITS BIAS</div><div class="ttdoc">Sample and hold strength selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02481">STM8TL5x.h:2481</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a8f6c25fe118a26ee4ab5c0aac690af43"><div class="ttname"><a href="struct_p_x_s__t.html#a8f6c25fe118a26ee4ab5c0aac690af43">PXS_t::RX4CNT</a></div><div class="ttdeci">_BITS RX4CNT</div><div class="ttdoc">measurement value Receiver Channel 4 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02737">STM8TL5x.h:2737</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_af826817b4d9335e1e5945f26703640a6"><div class="ttname"><a href="struct_p_x_s__t.html#af826817b4d9335e1e5945f26703640a6">PXS_t::MAXEN2</a></div><div class="ttdeci">_BITS MAXEN2</div><div class="ttdoc">enabled counter limit for Receive channel 2 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02668">STM8TL5x.h:2668</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afd8ac58cd3ecf873b10892e700d7dd3e"><div class="ttname"><a href="struct_p_x_s__t.html#afd8ac58cd3ecf873b10892e700d7dd3e">PXS_t::FCCITEN</a></div><div class="ttdeci">_BITS FCCITEN</div><div class="ttdoc">First conversion completion interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02474">STM8TL5x.h:2474</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad5e943965a7e8f28806b9933e18f1dc5"><div class="ttname"><a href="struct_p_x_s__t.html#ad5e943965a7e8f28806b9933e18f1dc5">PXS_t::RX0CNT</a></div><div class="ttdeci">_BITS RX0CNT</div><div class="ttdoc">measurement value Receiver Channel 0 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02697">STM8TL5x.h:2697</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a7c68317dbebe3375469e20bca290f998"><div class="ttname"><a href="struct_p_x_s__t.html#a7c68317dbebe3375469e20bca290f998">PXS_t::SYNCEDGE</a></div><div class="ttdeci">_BITS SYNCEDGE</div><div class="ttdoc">Synchronization edge selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02468">STM8TL5x.h:2468</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad95773b0947c95e5e0dc9baa9dbc92b8"><div class="ttname"><a href="struct_p_x_s__t.html#ad95773b0947c95e5e0dc9baa9dbc92b8">PXS_t::RXCR2_5</a></div><div class="ttdeci">_BITS RXCR2_5</div><div class="ttdoc">Receiver channel 2 Conversion mode 5. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02571">STM8TL5x.h:2571</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_ac8cadfc380426eb5f2ef9ee9741827ca"><div class="ttname"><a href="struct_c_l_k__t.html#ac8cadfc380426eb5f2ef9ee9741827ca">CLK_t::CCOSLP</a></div><div class="ttdeci">_BITS CCOSLP</div><div class="ttdoc">Configurable clock output buffer slope. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00753">STM8TL5x.h:753</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_af16c0d2ed8d8238e45d92f476eb61e51"><div class="ttname"><a href="struct_p_x_s__t.html#af16c0d2ed8d8238e45d92f476eb61e51">PXS_t::RXEN5</a></div><div class="ttdeci">_BITS RXEN5</div><div class="ttdoc">Enable receiver channel 5. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02533">STM8TL5x.h:2533</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afbeb259b994734ab5608610a94c99083"><div class="ttname"><a href="struct_p_x_s__t.html#afbeb259b994734ab5608610a94c99083">PXS_t::RX9EPCC</a></div><div class="ttdeci">_BITS RX9EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 9. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02908">STM8TL5x.h:2908</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html"><div class="ttname"><a href="struct_t_i_m2__3__t.html">TIM2_3_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01553">STM8L10x.h:1553</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a16ef2de26b97719be919541b28be401f"><div class="ttname"><a href="struct_p_x_s__t.html#a16ef2de26b97719be919541b28be401f">PXS_t::TXEN12</a></div><div class="ttdeci">_BITS TXEN12</div><div class="ttdoc">Transmit output 12 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02626">STM8TL5x.h:2626</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_addabf2027dc67adffdee6ef3dd362849"><div class="ttname"><a href="struct_p_x_s__t.html#addabf2027dc67adffdee6ef3dd362849">PXS_t::RX6CNT</a></div><div class="ttdeci">_BITS RX6CNT</div><div class="ttdoc">measurement value Receiver Channel 6 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02757">STM8TL5x.h:2757</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a088c200aa6c299d7b199b4638889e536"><div class="ttname"><a href="struct_p_x_s__t.html#a088c200aa6c299d7b199b4638889e536">PXS_t::RXCR1_4</a></div><div class="ttdeci">_BITS RXCR1_4</div><div class="ttdoc">Receiver channel 1 Conversion mode 4. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02551">STM8TL5x.h:2551</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a35bd4dba2e476c5d477448b8eb9fcabd"><div class="ttname"><a href="struct_p_x_s__t.html#a35bd4dba2e476c5d477448b8eb9fcabd">PXS_t::START</a></div><div class="ttdeci">_BITS START</div><div class="ttdoc">Start conversion. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02462">STM8TL5x.h:2462</a></div></div>
<div class="ttc" id="struct_s_y_s_c_f_g__t_html"><div class="ttname"><a href="struct_s_y_s_c_f_g__t.html">SYSCFG_t</a></div><div class="ttdoc">struct for System configuration control (SYSCFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00494">STM8TL5x.h:494</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a8ab562e6b34790803e18fdb1363732b6"><div class="ttname"><a href="struct_p_x_s__t.html#a8ab562e6b34790803e18fdb1363732b6">PXS_t::RXEN4</a></div><div class="ttdeci">_BITS RXEN4</div><div class="ttdoc">Enable receiver channel 4. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02532">STM8TL5x.h:2532</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a3507000ae953ba7c6dc82d6dbf1b85e6"><div class="ttname"><a href="struct_p_x_s__t.html#a3507000ae953ba7c6dc82d6dbf1b85e6">PXS_t::RXCR3_8</a></div><div class="ttdeci">_BITS RXCR3_8</div><div class="ttdoc">Receiver channel 3 Conversion mode 8. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02578">STM8TL5x.h:2578</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aba748854febf156becb0672b77a6a7d2"><div class="ttname"><a href="struct_p_x_s__t.html#aba748854febf156becb0672b77a6a7d2">PXS_t::MAXEN0</a></div><div class="ttdeci">_BITS MAXEN0</div><div class="ttdoc">enabled counter limit for Receive channel 0 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02666">STM8TL5x.h:2666</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a3c10235417112af65a347780550bbd6c"><div class="ttname"><a href="struct_p_x_s__t.html#a3c10235417112af65a347780550bbd6c">PXS_t::RX7EPCC</a></div><div class="ttdeci">_BITS RX7EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 7. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02898">STM8TL5x.h:2898</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afe1eb716a5cf80843c7464eaf910630e"><div class="ttname"><a href="struct_p_x_s__t.html#afe1eb716a5cf80843c7464eaf910630e">PXS_t::TXEN13</a></div><div class="ttdeci">_BITS TXEN13</div><div class="ttdoc">Transmit output 13 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02627">STM8TL5x.h:2627</a></div></div>
<div class="ttc" id="group___s_t_m8_t_l5_x_html_ga71c13b591e31e775a43f76d75390ad66"><div class="ttname"><a href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></div><div class="ttdeci">#define _BITS</div><div class="ttdoc">data type in bit structs (follow C90 standard) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00177">STM8TL5x.h:177</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a4e869d1115645c234361e942bf2046de"><div class="ttname"><a href="struct_p_x_s__t.html#a4e869d1115645c234361e942bf2046de">PXS_t::RXCR3_2</a></div><div class="ttdeci">_BITS RXCR3_2</div><div class="ttdoc">Receiver channel 3 Conversion mode 2. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02587">STM8TL5x.h:2587</a></div></div>
<div class="ttc" id="struct_w_w_d_g__t_html"><div class="ttname"><a href="struct_w_w_d_g__t.html">WWDG_t</a></div><div class="ttdoc">struct for access to Window Watchdog registers (WWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00988">STM8AF_STM8S.h:988</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_acec24e646e1f69806de0f2c890bfb6fd"><div class="ttname"><a href="struct_p_x_s__t.html#acec24e646e1f69806de0f2c890bfb6fd">PXS_t::MAXEN3</a></div><div class="ttdeci">_BITS MAXEN3</div><div class="ttdoc">enabled counter limit for Receive channel 3 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02669">STM8TL5x.h:2669</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac734b820f078f6a8ae86a93fb0a2072b"><div class="ttname"><a href="struct_p_x_s__t.html#ac734b820f078f6a8ae86a93fb0a2072b">PXS_t::MAXEN9</a></div><div class="ttdeci">_BITS MAXEN9</div><div class="ttdoc">enabled counter limit for Receive channel 9 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02660">STM8TL5x.h:2660</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a662036057a65328ecc84d0fe8fb67b88"><div class="ttname"><a href="struct_p_x_s__t.html#a662036057a65328ecc84d0fe8fb67b88">PXS_t::RXCR1_5</a></div><div class="ttdeci">_BITS RXCR1_5</div><div class="ttdoc">Receiver channel 1 Conversion mode 5. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02552">STM8TL5x.h:2552</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a151bdb787577182d07a6935b141154c8"><div class="ttname"><a href="struct_p_x_s__t.html#a151bdb787577182d07a6935b141154c8">PXS_t::RXINS2</a></div><div class="ttdeci">_BITS RXINS2</div><div class="ttdoc">Receiver channel 2 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02609">STM8TL5x.h:2609</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a98aa731981cc5bd9733e37038ddf6ea6"><div class="ttname"><a href="struct_p_x_s__t.html#a98aa731981cc5bd9733e37038ddf6ea6">PXS_t::RXCR3_0</a></div><div class="ttdeci">_BITS RXCR3_0</div><div class="ttdoc">Receiver channel 3 Conversion mode 0. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02585">STM8TL5x.h:2585</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a918e4adfecaf8a306e19b3a08128f7cc"><div class="ttname"><a href="struct_p_x_s__t.html#a918e4adfecaf8a306e19b3a08128f7cc">PXS_t::RX8EPCC</a></div><div class="ttdeci">_BITS RX8EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 8. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02903">STM8TL5x.h:2903</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aa660da894ae60ad621044374273d6333"><div class="ttname"><a href="struct_p_x_s__t.html#aa660da894ae60ad621044374273d6333">PXS_t::RXEN0</a></div><div class="ttdeci">_BITS RXEN0</div><div class="ttdoc">Enable receiver channel 0. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02528">STM8TL5x.h:2528</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a903f9af76b491d7a34000d0ff55adbdc"><div class="ttname"><a href="struct_p_x_s__t.html#a903f9af76b491d7a34000d0ff55adbdc">PXS_t::RXCR3_6</a></div><div class="ttdeci">_BITS RXCR3_6</div><div class="ttdoc">Receiver channel 3 Conversion mode 6. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02591">STM8TL5x.h:2591</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a3ac364185315909ce4c367486b653b57"><div class="ttname"><a href="struct_p_x_s__t.html#a3ac364185315909ce4c367486b653b57">PXS_t::EOCITEN</a></div><div class="ttdeci">_BITS EOCITEN</div><div class="ttdoc">End of conversion interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02475">STM8TL5x.h:2475</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a92a2fa9239f3bfff49e756c53af340d0"><div class="ttname"><a href="struct_p_x_s__t.html#a92a2fa9239f3bfff49e756c53af340d0">PXS_t::RXCR3_5</a></div><div class="ttdeci">_BITS RXCR3_5</div><div class="ttdoc">Receiver channel 3 Conversion mode 5. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02590">STM8TL5x.h:2590</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_affd8e3109f8d23d51560849dcac606ac"><div class="ttname"><a href="struct_p_x_s__t.html#affd8e3109f8d23d51560849dcac606ac">PXS_t::TXEN6</a></div><div class="ttdeci">_BITS TXEN6</div><div class="ttdoc">Transmit output 6 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02640">STM8TL5x.h:2640</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a35d0ec7f467cf52b0e71a7a105f26e3d"><div class="ttname"><a href="struct_p_x_s__t.html#a35d0ec7f467cf52b0e71a7a105f26e3d">PXS_t::RXCR1_1</a></div><div class="ttdeci">_BITS RXCR1_1</div><div class="ttdoc">Receiver channel 1 Conversion mode 1. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02548">STM8TL5x.h:2548</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aa82f0bb284b46e43d4ce97b80b495654"><div class="ttname"><a href="struct_p_x_s__t.html#aa82f0bb284b46e43d4ce97b80b495654">PXS_t::RX4EPCC</a></div><div class="ttdeci">_BITS RX4EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 4. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02883">STM8TL5x.h:2883</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aec7f0387854439b4396f0d5b035ca090"><div class="ttname"><a href="struct_p_x_s__t.html#aec7f0387854439b4396f0d5b035ca090">PXS_t::VALID9</a></div><div class="ttdeci">_BITS VALID9</div><div class="ttdoc">Valid bit for conversion data for receiver channel 9 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02679">STM8TL5x.h:2679</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afeee1f2fd877f465307a64dd5c017902"><div class="ttname"><a href="struct_p_x_s__t.html#afeee1f2fd877f465307a64dd5c017902">PXS_t::RX9CNT</a></div><div class="ttdeci">_BITS RX9CNT</div><div class="ttdoc">measurement value Receiver Channel 9 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02787">STM8TL5x.h:2787</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a2aaea776fd7c252c79d88ff8d725a94b"><div class="ttname"><a href="struct_p_x_s__t.html#a2aaea776fd7c252c79d88ff8d725a94b">PXS_t::VTHR</a></div><div class="ttdeci">_BITS VTHR</div><div class="ttdoc">Threshold voltage (Vthr) selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02480">STM8TL5x.h:2480</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a154ba146caaabc83f00ad378ef87eb67"><div class="ttname"><a href="struct_p_x_s__t.html#a154ba146caaabc83f00ad378ef87eb67">PXS_t::RXCR2_3</a></div><div class="ttdeci">_BITS RXCR2_3</div><div class="ttdoc">Receiver channel 2 Conversion mode 3. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02569">STM8TL5x.h:2569</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aa7dba0cfcd02d0f4d173f7d696401ee3"><div class="ttname"><a href="struct_p_x_s__t.html#aa7dba0cfcd02d0f4d173f7d696401ee3">PXS_t::RXEN7</a></div><div class="ttdeci">_BITS RXEN7</div><div class="ttdoc">Enable receiver channel 7. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02535">STM8TL5x.h:2535</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a5f9ce850fe6d117464ea13e4daf4b781"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a5f9ce850fe6d117464ea13e4daf4b781">TIM2_3_t::CMS</a></div><div class="ttdeci">_BITS CMS</div><div class="ttdoc">Center-aligned Mode Selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l01669">STM8TL5x.h:1669</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_acef9ae4e2152a48b50410a7cc7cacc01"><div class="ttname"><a href="struct_p_x_s__t.html#acef9ae4e2152a48b50410a7cc7cacc01">PXS_t::VALID8</a></div><div class="ttdeci">_BITS VALID8</div><div class="ttdoc">Valid bit for conversion data for receiver channel 8 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02678">STM8TL5x.h:2678</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a79bdd791781b94343dd352849399493f"><div class="ttname"><a href="struct_p_x_s__t.html#a79bdd791781b94343dd352849399493f">PXS_t::TXEN15</a></div><div class="ttdeci">_BITS TXEN15</div><div class="ttdoc">Transmit output 15 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02629">STM8TL5x.h:2629</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a55f813c3678048cc05ef806a0087b9a3"><div class="ttname"><a href="struct_p_x_s__t.html#a55f813c3678048cc05ef806a0087b9a3">PXS_t::EOCF</a></div><div class="ttdeci">_BITS EOCF</div><div class="ttdoc">End of conversion flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02496">STM8TL5x.h:2496</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a4e8ae4fa168a15ee3c5280d18300ca0b"><div class="ttname"><a href="struct_p_x_s__t.html#a4e8ae4fa168a15ee3c5280d18300ca0b">PXS_t::VALID4</a></div><div class="ttdeci">_BITS VALID4</div><div class="ttdoc">Valid bit for conversion data for receiver channel 4 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02689">STM8TL5x.h:2689</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a534c23221405af11e0e865af972c4ce5"><div class="ttname"><a href="struct_p_x_s__t.html#a534c23221405af11e0e865af972c4ce5">PXS_t::PRESC</a></div><div class="ttdeci">_BITS PRESC</div><div class="ttdoc">Frequency selection for ProxSense clock. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02507">STM8TL5x.h:2507</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afc6cc6fe2c29ebd92a9216671b168bc6"><div class="ttname"><a href="struct_p_x_s__t.html#afc6cc6fe2c29ebd92a9216671b168bc6">PXS_t::RXINS1</a></div><div class="ttdeci">_BITS RXINS1</div><div class="ttdoc">Receiver channel 1 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02608">STM8TL5x.h:2608</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a917f676aeea4fa6f28c3e8c6b9066388"><div class="ttname"><a href="struct_p_x_s__t.html#a917f676aeea4fa6f28c3e8c6b9066388">PXS_t::RX6EPCC</a></div><div class="ttdeci">_BITS RX6EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 6. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02893">STM8TL5x.h:2893</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ab7dcfdf501fe4aa24143edc59433a887"><div class="ttname"><a href="struct_p_x_s__t.html#ab7dcfdf501fe4aa24143edc59433a887">PXS_t::RXCOUPLING</a></div><div class="ttdeci">_BITS RXCOUPLING</div><div class="ttdoc">Reduce coupling between receiver lines. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02470">STM8TL5x.h:2470</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a743943c453458b2ea9fba4ef6c069c1f"><div class="ttname"><a href="struct_p_x_s__t.html#a743943c453458b2ea9fba4ef6c069c1f">PXS_t::MAXEN8</a></div><div class="ttdeci">_BITS MAXEN8</div><div class="ttdoc">enabled counter limit for Receive channel 8 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02659">STM8TL5x.h:2659</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a476322b3f028ad87d7d3fc816e85ce32"><div class="ttname"><a href="struct_p_x_s__t.html#a476322b3f028ad87d7d3fc816e85ce32">PXS_t::RXCR3_3</a></div><div class="ttdeci">_BITS RXCR3_3</div><div class="ttdoc">Receiver channel 3 Conversion mode 3. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02588">STM8TL5x.h:2588</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_af2414f9cd2e50caf915f298f92f85242"><div class="ttname"><a href="struct_p_x_s__t.html#af2414f9cd2e50caf915f298f92f85242">PXS_t::MAX</a></div><div class="ttdeci">_BITS MAX</div><div class="ttdoc">maximum allowed value for conversion data [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02649">STM8TL5x.h:2649</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a137c518b0562ef61a1af36a62b827d08"><div class="ttname"><a href="struct_p_x_s__t.html#a137c518b0562ef61a1af36a62b827d08">PXS_t::TXEN2</a></div><div class="ttdeci">_BITS TXEN2</div><div class="ttdoc">Transmit output 2 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02636">STM8TL5x.h:2636</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a75cc71fd6ac92f9f363f081f6cc5d6c4"><div class="ttname"><a href="struct_p_x_s__t.html#a75cc71fd6ac92f9f363f081f6cc5d6c4">PXS_t::RXCR3_9</a></div><div class="ttdeci">_BITS RXCR3_9</div><div class="ttdoc">Receiver channel 3 Conversion mode 9. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02579">STM8TL5x.h:2579</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afb3cad71ced40623e6c651c6ecdb71dd"><div class="ttname"><a href="struct_p_x_s__t.html#afb3cad71ced40623e6c651c6ecdb71dd">PXS_t::VALID6</a></div><div class="ttdeci">_BITS VALID6</div><div class="ttdoc">Valid bit for conversion data for receiver channel 6 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02691">STM8TL5x.h:2691</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a58b1c7c3aa6d2c254d83520e8408667b"><div class="ttname"><a href="struct_p_x_s__t.html#a58b1c7c3aa6d2c254d83520e8408667b">PXS_t::RXCR1_6</a></div><div class="ttdeci">_BITS RXCR1_6</div><div class="ttdoc">Receiver channel 1 Conversion mode 6. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02553">STM8TL5x.h:2553</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ab491c0c0d9d32a30b652abe07944e08f"><div class="ttname"><a href="struct_p_x_s__t.html#ab491c0c0d9d32a30b652abe07944e08f">PXS_t::UPLEN</a></div><div class="ttdeci">_BITS UPLEN</div><div class="ttdoc">Length of UP phase. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02515">STM8TL5x.h:2515</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a8063a6eb969f92f9712b95ce7d9b0391"><div class="ttname"><a href="struct_p_x_s__t.html#a8063a6eb969f92f9712b95ce7d9b0391">PXS_t::RX3CNT</a></div><div class="ttdeci">_BITS RX3CNT</div><div class="ttdoc">measurement value Receiver Channel 3 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02727">STM8TL5x.h:2727</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac4891d2b1ffb696f8863f4a21cc005a5"><div class="ttname"><a href="struct_p_x_s__t.html#ac4891d2b1ffb696f8863f4a21cc005a5">PXS_t::RX8CNT</a></div><div class="ttdeci">_BITS RX8CNT</div><div class="ttdoc">measurement value Receiver Channel 8 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02777">STM8TL5x.h:2777</a></div></div>
<div class="ttc" id="struct_s_p_i__t_html"><div class="ttname"><a href="struct_s_p_i__t.html">SPI_t</a></div><div class="ttdoc">struct for controlling SPI module (SPI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01213">STM8AF_STM8S.h:1213</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad68069766c2f11907fec3176be3d01e1"><div class="ttname"><a href="struct_p_x_s__t.html#ad68069766c2f11907fec3176be3d01e1">PXS_t::VALID1</a></div><div class="ttdeci">_BITS VALID1</div><div class="ttdoc">Valid bit for conversion data for receiver channel 1 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02686">STM8TL5x.h:2686</a></div></div>
<div class="ttc" id="struct_s_y_s_c_f_g__t_html_a358f4e22ebd7f85b8a81c3777ec63d7e"><div class="ttname"><a href="struct_s_y_s_c_f_g__t.html#a358f4e22ebd7f85b8a81c3777ec63d7e">SYSCFG_t::TIM3_CH2</a></div><div class="ttdeci">_BITS TIM3_CH2</div><div class="ttdoc">Timer3 channel 2 mapping. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00500">STM8TL5x.h:500</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a90fddb34094e31ccf105b465bc17c2d4"><div class="ttname"><a href="struct_p_x_s__t.html#a90fddb34094e31ccf105b465bc17c2d4">PXS_t::RXINS6</a></div><div class="ttdeci">_BITS RXINS6</div><div class="ttdoc">Receiver channel 6 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02613">STM8TL5x.h:2613</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aa553d7f9ef482b7b5926f7e83fe4dccc"><div class="ttname"><a href="struct_p_x_s__t.html#aa553d7f9ef482b7b5926f7e83fe4dccc">PXS_t::LOW_POWER</a></div><div class="ttdeci">_BITS LOW_POWER</div><div class="ttdoc">Low power mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02461">STM8TL5x.h:2461</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html"><div class="ttname"><a href="struct_t_i_m4__t.html">TIM4_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 4 (TIM4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03819">STM8AF_STM8S.h:3819</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aca5baa093f8fc99682e735275fb84638"><div class="ttname"><a href="struct_p_x_s__t.html#aca5baa093f8fc99682e735275fb84638">PXS_t::SYNCPF</a></div><div class="ttdeci">_BITS SYNCPF</div><div class="ttdoc">Synchronization (SYNC) pending flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02492">STM8TL5x.h:2492</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a08d852c3fd5795e280280d5376497cc4"><div class="ttname"><a href="struct_p_x_s__t.html#a08d852c3fd5795e280280d5376497cc4">PXS_t::TXEN3</a></div><div class="ttdeci">_BITS TXEN3</div><div class="ttdoc">Transmit output 3 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02637">STM8TL5x.h:2637</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a5f1d8dd85e89ea42bee9675809c46c24"><div class="ttname"><a href="struct_p_x_s__t.html#a5f1d8dd85e89ea42bee9675809c46c24">PXS_t::MAXEN7</a></div><div class="ttdeci">_BITS MAXEN7</div><div class="ttdoc">enabled counter limit for Receive channel 7 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02673">STM8TL5x.h:2673</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a523393b92c9a0b0d91e599f9b05f9c47"><div class="ttname"><a href="struct_p_x_s__t.html#a523393b92c9a0b0d91e599f9b05f9c47">PXS_t::RX0EPCC</a></div><div class="ttdeci">_BITS RX0EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 0. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02863">STM8TL5x.h:2863</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a6b73f62cd4fbccfec5cd204455d9d3db"><div class="ttname"><a href="struct_p_x_s__t.html#a6b73f62cd4fbccfec5cd204455d9d3db">PXS_t::RXCR2_7</a></div><div class="ttdeci">_BITS RXCR2_7</div><div class="ttdoc">Receiver channel 2 Conversion mode 7. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02573">STM8TL5x.h:2573</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a9866e78a6322d46f24272766407b49b6"><div class="ttname"><a href="struct_p_x_s__t.html#a9866e78a6322d46f24272766407b49b6">PXS_t::CIPF</a></div><div class="ttdeci">_BITS CIPF</div><div class="ttdoc">Conversion in progress flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02493">STM8TL5x.h:2493</a></div></div>
<div class="ttc" id="struct_i_w_d_g__t_html"><div class="ttname"><a href="struct_i_w_d_g__t.html">IWDG_t</a></div><div class="ttdoc">struct for access to Independent Timeout Watchdog registers (IWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01046">STM8AF_STM8S.h:1046</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a17336d9728c4ddc95e90af5929261a84"><div class="ttname"><a href="struct_p_x_s__t.html#a17336d9728c4ddc95e90af5929261a84">PXS_t::NOISEDETF</a></div><div class="ttdeci">_BITS NOISEDETF</div><div class="ttdoc">Noise detection flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02494">STM8TL5x.h:2494</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ae9f3fbd9bd85bd4da92dc32ae79970c5"><div class="ttname"><a href="struct_p_x_s__t.html#ae9f3fbd9bd85bd4da92dc32ae79970c5">PXS_t::RXEN8</a></div><div class="ttdeci">_BITS RXEN8</div><div class="ttdoc">Enable receiver channel 8. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02521">STM8TL5x.h:2521</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_add81764bd7c04bdb8046781527a5f23a"><div class="ttname"><a href="struct_p_x_s__t.html#add81764bd7c04bdb8046781527a5f23a">PXS_t::RXCR2_8</a></div><div class="ttdeci">_BITS RXCR2_8</div><div class="ttdoc">Receiver channel 2 Conversion mode 8. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02559">STM8TL5x.h:2559</a></div></div>
<div class="ttc" id="struct_c_f_g__t_html"><div class="ttname"><a href="struct_c_f_g__t.html">CFG_t</a></div><div class="ttdoc">struct for Global Configuration registers (CFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06293">STM8AF_STM8S.h:6293</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac671375b8cc0637d2471918e45a8552e"><div class="ttname"><a href="struct_p_x_s__t.html#ac671375b8cc0637d2471918e45a8552e">PXS_t::RXCR3_4</a></div><div class="ttdeci">_BITS RXCR3_4</div><div class="ttdoc">Receiver channel 3 Conversion mode 4. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02589">STM8TL5x.h:2589</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac2509717df03f2c5f68b815d82438057"><div class="ttname"><a href="struct_p_x_s__t.html#ac2509717df03f2c5f68b815d82438057">PXS_t::RXCR1_9</a></div><div class="ttdeci">_BITS RXCR1_9</div><div class="ttdoc">Receiver channel 1 Conversion mode 9. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02541">STM8TL5x.h:2541</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_af6e63ead0b1b3ce714576195c582a69a"><div class="ttname"><a href="struct_p_x_s__t.html#af6e63ead0b1b3ce714576195c582a69a">PXS_t::RX2CNT</a></div><div class="ttdeci">_BITS RX2CNT</div><div class="ttdoc">measurement value Receiver Channel 2 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02717">STM8TL5x.h:2717</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a0be791eca6d02c292c9a95d62bf224d6"><div class="ttname"><a href="struct_p_x_s__t.html#a0be791eca6d02c292c9a95d62bf224d6">PXS_t::RX5CSSEL</a></div><div class="ttdeci">_BITS RX5CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 5 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02830">STM8TL5x.h:2830</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a5cc0777e4327900c1481dd0edeb48e74"><div class="ttname"><a href="struct_p_x_s__t.html#a5cc0777e4327900c1481dd0edeb48e74">PXS_t::RXCR2_0</a></div><div class="ttdeci">_BITS RXCR2_0</div><div class="ttdoc">Receiver channel 2 Conversion mode 0. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02566">STM8TL5x.h:2566</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ace5f2f674443ca159eb1e72ee9184f26"><div class="ttname"><a href="struct_p_x_s__t.html#ace5f2f674443ca159eb1e72ee9184f26">PXS_t::RXCR1_3</a></div><div class="ttdeci">_BITS RXCR1_3</div><div class="ttdoc">Receiver channel 1 Conversion mode 3. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02550">STM8TL5x.h:2550</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_adc7d63c4c718744b24b7bbb4f514e069"><div class="ttname"><a href="struct_p_x_s__t.html#adc7d63c4c718744b24b7bbb4f514e069">PXS_t::RXCR1_8</a></div><div class="ttdeci">_BITS RXCR1_8</div><div class="ttdoc">Receiver channel 1 Conversion mode 8. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02540">STM8TL5x.h:2540</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ae81f63204d918a1ee39b2db68f9f5670"><div class="ttname"><a href="struct_p_x_s__t.html#ae81f63204d918a1ee39b2db68f9f5670">PXS_t::RXCR3_7</a></div><div class="ttdeci">_BITS RXCR3_7</div><div class="ttdoc">Receiver channel 3 Conversion mode 7. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02592">STM8TL5x.h:2592</a></div></div>
<div class="ttc" id="struct_s_y_s_c_f_g__t_html_ad261a6f98744e2ab790d0440f04b3b2e"><div class="ttname"><a href="struct_s_y_s_c_f_g__t.html#ad261a6f98744e2ab790d0440f04b3b2e">SYSCFG_t::TIM3_CH1</a></div><div class="ttdeci">_BITS TIM3_CH1</div><div class="ttdoc">Timer3 channel 1 mapping. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00499">STM8TL5x.h:499</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afa25e6c40be1e23cbbc0e111a84ef826"><div class="ttname"><a href="struct_p_x_s__t.html#afa25e6c40be1e23cbbc0e111a84ef826">PXS_t::VALID0</a></div><div class="ttdeci">_BITS VALID0</div><div class="ttdoc">Valid bit for conversion data for receiver channel 0 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02685">STM8TL5x.h:2685</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a63cbf54303380544cdd0666e86d78d80"><div class="ttname"><a href="struct_p_x_s__t.html#a63cbf54303380544cdd0666e86d78d80">PXS_t::RXINS8</a></div><div class="ttdeci">_BITS RXINS8</div><div class="ttdoc">Receiver channel 8 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02600">STM8TL5x.h:2600</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a08dbe903e2b9665830dbdc676b9f73ad"><div class="ttname"><a href="struct_p_x_s__t.html#a08dbe903e2b9665830dbdc676b9f73ad">PXS_t::RX7CNT</a></div><div class="ttdeci">_BITS RX7CNT</div><div class="ttdoc">measurement value Receiver Channel 7 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02767">STM8TL5x.h:2767</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a724ad6dfca96b9c7044ac439f4f49279"><div class="ttname"><a href="struct_p_x_s__t.html#a724ad6dfca96b9c7044ac439f4f49279">PXS_t::RXGROUP</a></div><div class="ttdeci">_BITS RXGROUP</div><div class="ttdoc">Rx group selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02471">STM8TL5x.h:2471</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a29ec2133c568393823cfd1a3776d9acd"><div class="ttname"><a href="struct_p_x_s__t.html#a29ec2133c568393823cfd1a3776d9acd">PXS_t::RXCR3_1</a></div><div class="ttdeci">_BITS RXCR3_1</div><div class="ttdoc">Receiver channel 3 Conversion mode 1. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02586">STM8TL5x.h:2586</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ae5c554260223b8c1febf91e8a151e748"><div class="ttname"><a href="struct_p_x_s__t.html#ae5c554260223b8c1febf91e8a151e748">PXS_t::INCPHASE</a></div><div class="ttdeci">_BITS INCPHASE</div><div class="ttdoc">Increase length of UP and PASS by 1/2 clock cycle. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02504">STM8TL5x.h:2504</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a63b5df68223b36322c15c823f2865e5e"><div class="ttname"><a href="struct_p_x_s__t.html#a63b5df68223b36322c15c823f2865e5e">PXS_t::RXCR1_7</a></div><div class="ttdeci">_BITS RXCR1_7</div><div class="ttdoc">Receiver channel 1 Conversion mode 7. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02554">STM8TL5x.h:2554</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a4a5268049e9086b2a633d7cda87a6d50"><div class="ttname"><a href="struct_p_x_s__t.html#a4a5268049e9086b2a633d7cda87a6d50">PXS_t::RXCR2_1</a></div><div class="ttdeci">_BITS RXCR2_1</div><div class="ttdoc">Receiver channel 2 Conversion mode 1. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02567">STM8TL5x.h:2567</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a639c0c57df6f961bacfab9bd3c064c84"><div class="ttname"><a href="struct_p_x_s__t.html#a639c0c57df6f961bacfab9bd3c064c84">PXS_t::RXCR1_0</a></div><div class="ttdeci">_BITS RXCR1_0</div><div class="ttdoc">Receiver channel 1 Conversion mode 0. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02547">STM8TL5x.h:2547</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a33f936802e7156ec00c48397ab77529a"><div class="ttname"><a href="struct_p_x_s__t.html#a33f936802e7156ec00c48397ab77529a">PXS_t::VALID3</a></div><div class="ttdeci">_BITS VALID3</div><div class="ttdoc">Valid bit for conversion data for receiver channel 3 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02688">STM8TL5x.h:2688</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a512fc80741ce5c0d643b44aac6957375"><div class="ttname"><a href="struct_p_x_s__t.html#a512fc80741ce5c0d643b44aac6957375">PXS_t::RXEN2</a></div><div class="ttdeci">_BITS RXEN2</div><div class="ttdoc">Enable receiver channel 2. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02530">STM8TL5x.h:2530</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad9cdaa3d3d6ad05682694ae810099824"><div class="ttname"><a href="struct_p_x_s__t.html#ad9cdaa3d3d6ad05682694ae810099824">PXS_t::RX9CSSEL</a></div><div class="ttdeci">_BITS RX9CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 9 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02854">STM8TL5x.h:2854</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a15c7aa391766b0bdff52adb34cdd2615"><div class="ttname"><a href="struct_w_f_e__t.html#a15c7aa391766b0bdff52adb34cdd2615">WFE_t::PXS_EV</a></div><div class="ttdeci">_BITS PXS_EV</div><div class="ttdoc">Interrupt on proximity sense event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l01601">STM8TL5x.h:1601</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a90649635ecf7b0b2758cbba1a7683f8d"><div class="ttname"><a href="struct_p_x_s__t.html#a90649635ecf7b0b2758cbba1a7683f8d">PXS_t::RXEN3</a></div><div class="ttdeci">_BITS RXEN3</div><div class="ttdoc">Enable receiver channel 3. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02531">STM8TL5x.h:2531</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a3c57844d8f8037eb0c756d9f033a4593"><div class="ttname"><a href="struct_p_x_s__t.html#a3c57844d8f8037eb0c756d9f033a4593">PXS_t::RXCR2_9</a></div><div class="ttdeci">_BITS RXCR2_9</div><div class="ttdoc">Receiver channel 2 Conversion mode 9. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02560">STM8TL5x.h:2560</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a37b147e61518c36bbac43c406354337f"><div class="ttname"><a href="struct_p_x_s__t.html#a37b147e61518c36bbac43c406354337f">PXS_t::RXINS4</a></div><div class="ttdeci">_BITS RXINS4</div><div class="ttdoc">Receiver channel 4 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02611">STM8TL5x.h:2611</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a18f5683553ff27358bc05354781a7a5c"><div class="ttname"><a href="struct_p_x_s__t.html#a18f5683553ff27358bc05354781a7a5c">PXS_t::RXINS7</a></div><div class="ttdeci">_BITS RXINS7</div><div class="ttdoc">Receiver channel 7 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02614">STM8TL5x.h:2614</a></div></div>
<div class="ttc" id="struct_a_w_u__t_html"><div class="ttname"><a href="struct_a_w_u__t.html">AWU_t</a></div><div class="ttdoc">struct for cofiguring the Auto Wake-Up Module (AWU) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01100">STM8AF_STM8S.h:1100</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_acabec23e93b52d71e0e56b8b5f4d1e4b"><div class="ttname"><a href="struct_p_x_s__t.html#acabec23e93b52d71e0e56b8b5f4d1e4b">PXS_t::TXEN5</a></div><div class="ttdeci">_BITS TXEN5</div><div class="ttdoc">Transmit output 5 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02639">STM8TL5x.h:2639</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a7e6d8250f79ef0d82417d7c3692d7c22"><div class="ttname"><a href="struct_p_x_s__t.html#a7e6d8250f79ef0d82417d7c3692d7c22">PXS_t::RX8CSSEL</a></div><div class="ttdeci">_BITS RX8CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 8 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02848">STM8TL5x.h:2848</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a2119389d7e08aa22ac391ecb2a77e206"><div class="ttname"><a href="struct_p_x_s__t.html#a2119389d7e08aa22ac391ecb2a77e206">PXS_t::RX1CNT</a></div><div class="ttdeci">_BITS RX1CNT</div><div class="ttdoc">measurement value Receiver Channel 1 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02707">STM8TL5x.h:2707</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_abe98f6cf08f277ed643eecfdbe032432"><div class="ttname"><a href="struct_p_x_s__t.html#abe98f6cf08f277ed643eecfdbe032432">PXS_t::TXEN0</a></div><div class="ttdeci">_BITS TXEN0</div><div class="ttdoc">Transmit output 0 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02634">STM8TL5x.h:2634</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a409745f78fc8c4ad8305998652ccaa58"><div class="ttname"><a href="struct_p_x_s__t.html#a409745f78fc8c4ad8305998652ccaa58">PXS_t::VALID7</a></div><div class="ttdeci">_BITS VALID7</div><div class="ttdoc">Valid bit for conversion data for receiver channel 7 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02692">STM8TL5x.h:2692</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_acc7263aa97980bf2123c6943b9cc605c"><div class="ttname"><a href="struct_p_x_s__t.html#acc7263aa97980bf2123c6943b9cc605c">PXS_t::ANADEAD</a></div><div class="ttdeci">_BITS ANADEAD</div><div class="ttdoc">ensure UP-PASS deadtime using analog delay </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02505">STM8TL5x.h:2505</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a5edbffe6a7c3052600f38a6ff592d0be"><div class="ttname"><a href="struct_p_x_s__t.html#a5edbffe6a7c3052600f38a6ff592d0be">PXS_t::TXEN7</a></div><div class="ttdeci">_BITS TXEN7</div><div class="ttdoc">Transmit output 7 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02641">STM8TL5x.h:2641</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html"><div class="ttname"><a href="struct_e_x_t_i__t.html">EXTI_t</a></div><div class="ttdoc">struct for configuring external port interrupts (EXTI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00650">STM8AF_STM8S.h:650</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_acf870ff7a8759dd56f0d63d17f7a0cb1"><div class="ttname"><a href="struct_p_x_s__t.html#acf870ff7a8759dd56f0d63d17f7a0cb1">PXS_t::RXCR1_2</a></div><div class="ttdeci">_BITS RXCR1_2</div><div class="ttdoc">Receiver channel 1 Conversion mode 2. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02549">STM8TL5x.h:2549</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a391cfcc63690437ad9c63d0673e0026c"><div class="ttname"><a href="struct_p_x_s__t.html#a391cfcc63690437ad9c63d0673e0026c">PXS_t::RX2EPCC</a></div><div class="ttdeci">_BITS RX2EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 2. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02873">STM8TL5x.h:2873</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a120aa4384ed62ffe37bfede59acb8067"><div class="ttname"><a href="struct_p_x_s__t.html#a120aa4384ed62ffe37bfede59acb8067">PXS_t::RX3EPCC</a></div><div class="ttdeci">_BITS RX3EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 3. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02878">STM8TL5x.h:2878</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_ae060c813f3752283bc6cacb6018c8b3e"><div class="ttname"><a href="struct_c_l_k__t.html#ae060c813f3752283bc6cacb6018c8b3e">CLK_t::PCKEN_PXS</a></div><div class="ttdeci">_BITS PCKEN_PXS</div><div class="ttdoc">clock enable PXS </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00740">STM8TL5x.h:740</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a222685076b27d890193694ad508ed567"><div class="ttname"><a href="struct_p_x_s__t.html#a222685076b27d890193694ad508ed567">PXS_t::RX4CSSEL</a></div><div class="ttdeci">_BITS RX4CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 4 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02824">STM8TL5x.h:2824</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a4d308bb4345b8fbe8e9a38ecca1c82c6"><div class="ttname"><a href="struct_p_x_s__t.html#a4d308bb4345b8fbe8e9a38ecca1c82c6">PXS_t::RX6CSSEL</a></div><div class="ttdeci">_BITS RX6CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 6 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02836">STM8TL5x.h:2836</a></div></div>
<div class="ttc" id="struct_r_s_t__t_html"><div class="ttname"><a href="struct_r_s_t__t.html">RST_t</a></div><div class="ttdoc">struct for determining reset source (RST) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00710">STM8AF_STM8S.h:710</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a7a4c6baa8d6a8f043f2a8dd8c1fb1c17"><div class="ttname"><a href="struct_p_x_s__t.html#a7a4c6baa8d6a8f043f2a8dd8c1fb1c17">PXS_t::RX1EPCC</a></div><div class="ttdeci">_BITS RX1EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 1. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02868">STM8TL5x.h:2868</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a6000827d0aef14ec6cfb819695c41a29"><div class="ttname"><a href="struct_p_x_s__t.html#a6000827d0aef14ec6cfb819695c41a29">PXS_t::RXCR2_6</a></div><div class="ttdeci">_BITS RXCR2_6</div><div class="ttdoc">Receiver channel 2 Conversion mode 6. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02572">STM8TL5x.h:2572</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a417e9cc7d8955f073c84fdb1da3a45e1"><div class="ttname"><a href="struct_p_x_s__t.html#a417e9cc7d8955f073c84fdb1da3a45e1">PXS_t::RX7CSSEL</a></div><div class="ttdeci">_BITS RX7CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 7 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02842">STM8TL5x.h:2842</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a83f6f72ae47967acb71be0de2792e6d7"><div class="ttname"><a href="struct_p_x_s__t.html#a83f6f72ae47967acb71be0de2792e6d7">PXS_t::RXEN1</a></div><div class="ttdeci">_BITS RXEN1</div><div class="ttdoc">Enable receiver channel 1. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02529">STM8TL5x.h:2529</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a53640030808e5547afd41d230892d2c8"><div class="ttname"><a href="struct_p_x_s__t.html#a53640030808e5547afd41d230892d2c8">PXS_t::RX5EPCC</a></div><div class="ttdeci">_BITS RX5EPCC</div><div class="ttdoc">Parasitic compensation capacitor of Receiver Channel 5. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02888">STM8TL5x.h:2888</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a22dcf69db3213739301db3e052681ab1"><div class="ttname"><a href="struct_p_x_s__t.html#a22dcf69db3213739301db3e052681ab1">PXS_t::RXINS5</a></div><div class="ttdeci">_BITS RXINS5</div><div class="ttdoc">Receiver channel 5 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02612">STM8TL5x.h:2612</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aeeafa47067663c4cd2601d1220d9048d"><div class="ttname"><a href="struct_p_x_s__t.html#aeeafa47067663c4cd2601d1220d9048d">PXS_t::PASSLEN</a></div><div class="ttdeci">_BITS PASSLEN</div><div class="ttdoc">Length of PASS phase. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02513">STM8TL5x.h:2513</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a18280bf4a216530b9f77eaf8afc4e5bb"><div class="ttname"><a href="struct_p_x_s__t.html#a18280bf4a216530b9f77eaf8afc4e5bb">PXS_t::TXEN8</a></div><div class="ttdeci">_BITS TXEN8</div><div class="ttdoc">Transmit output 8 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02622">STM8TL5x.h:2622</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac04de6a3533b1a7cc069a2f4963c320b"><div class="ttname"><a href="struct_p_x_s__t.html#ac04de6a3533b1a7cc069a2f4963c320b">PXS_t::RXEN9</a></div><div class="ttdeci">_BITS RXEN9</div><div class="ttdoc">Enable receiver channel 9. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02522">STM8TL5x.h:2522</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_adc718eef52573921a2c01f37bb59a8fd"><div class="ttname"><a href="struct_p_x_s__t.html#adc718eef52573921a2c01f37bb59a8fd">PXS_t::RXCR2_2</a></div><div class="ttdeci">_BITS RXCR2_2</div><div class="ttdoc">Receiver channel 2 Conversion mode 2. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02568">STM8TL5x.h:2568</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac3b7f33f7013ac6850c02b8eadf1f028"><div class="ttname"><a href="struct_p_x_s__t.html#ac3b7f33f7013ac6850c02b8eadf1f028">PXS_t::RXCR2_4</a></div><div class="ttdeci">_BITS RXCR2_4</div><div class="ttdoc">Receiver channel 2 Conversion mode 4. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02570">STM8TL5x.h:2570</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a62a290484ee5e71b65a7e4fc0f044180"><div class="ttname"><a href="struct_p_x_s__t.html#a62a290484ee5e71b65a7e4fc0f044180">PXS_t::TXEN1</a></div><div class="ttdeci">_BITS TXEN1</div><div class="ttdoc">Transmit output 1 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02635">STM8TL5x.h:2635</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a67ddb41c87d490eeb325282bdfe58d53"><div class="ttname"><a href="struct_p_x_s__t.html#a67ddb41c87d490eeb325282bdfe58d53">PXS_t::MAXEN6</a></div><div class="ttdeci">_BITS MAXEN6</div><div class="ttdoc">enabled counter limit for Receive channel 6 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02672">STM8TL5x.h:2672</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a2d9acdc00eed33bf00433a9cd1c2df56"><div class="ttname"><a href="struct_p_x_s__t.html#a2d9acdc00eed33bf00433a9cd1c2df56">PXS_t::TXEN11</a></div><div class="ttdeci">_BITS TXEN11</div><div class="ttdoc">Transmit output 11 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02625">STM8TL5x.h:2625</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a03cbaf2b56ef537b92426ca359a52956"><div class="ttname"><a href="struct_p_x_s__t.html#a03cbaf2b56ef537b92426ca359a52956">PXS_t::MAXEN4</a></div><div class="ttdeci">_BITS MAXEN4</div><div class="ttdoc">enabled counter limit for Receive channel 4 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02670">STM8TL5x.h:2670</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a7e29e75946999dbd6ef8b37b88231a2b"><div class="ttname"><a href="struct_p_x_s__t.html#a7e29e75946999dbd6ef8b37b88231a2b">PXS_t::RXINS3</a></div><div class="ttdeci">_BITS RXINS3</div><div class="ttdoc">Receiver channel 3 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02610">STM8TL5x.h:2610</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_afcfa2111886797e38edbb3ef4ca43b1b"><div class="ttname"><a href="struct_p_x_s__t.html#afcfa2111886797e38edbb3ef4ca43b1b">PXS_t::MAXEN1</a></div><div class="ttdeci">_BITS MAXEN1</div><div class="ttdoc">enabled counter limit for Receive channel 1 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02667">STM8TL5x.h:2667</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a0e660a9e8314eaabcad60a7cb893dad7"><div class="ttname"><a href="struct_p_x_s__t.html#a0e660a9e8314eaabcad60a7cb893dad7">PXS_t::TXEN9</a></div><div class="ttdeci">_BITS TXEN9</div><div class="ttdoc">Transmit output 9 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02623">STM8TL5x.h:2623</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad81f8f571ac9c9dcf3cead86ff3d7815"><div class="ttname"><a href="struct_p_x_s__t.html#ad81f8f571ac9c9dcf3cead86ff3d7815">PXS_t::VALID5</a></div><div class="ttdeci">_BITS VALID5</div><div class="ttdoc">Valid bit for conversion data for receiver channel 5 is valid. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02690">STM8TL5x.h:2690</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html"><div class="ttname"><a href="struct_p_x_s__t.html">PXS_t</a></div><div class="ttdoc">struct for Proximity Sense registers (PXS) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02456">STM8TL5x.h:2456</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h__t_html"><div class="ttname"><a href="struct_f_l_a_s_h__t.html">FLASH_t</a></div><div class="ttdoc">struct to control write/erase of flash memory (FLASH) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00504">STM8AF_STM8S.h:504</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a778fea50fb612c0341a78dbe5dc33c96"><div class="ttname"><a href="struct_p_x_s__t.html#a778fea50fb612c0341a78dbe5dc33c96">PXS_t::FCCF</a></div><div class="ttdeci">_BITS FCCF</div><div class="ttdoc">First conversion completion flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02495">STM8TL5x.h:2495</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ad94d9fe8449064f3fc565de1b0762783"><div class="ttname"><a href="struct_p_x_s__t.html#ad94d9fe8449064f3fc565de1b0762783">PXS_t::RX0CSSEL</a></div><div class="ttdeci">_BITS RX0CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 0 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02800">STM8TL5x.h:2800</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a8d46a243c12e96c7e5d291f434488ed2"><div class="ttname"><a href="struct_p_x_s__t.html#a8d46a243c12e96c7e5d291f434488ed2">PXS_t::SYNC_OVRF</a></div><div class="ttdeci">_BITS SYNC_OVRF</div><div class="ttdoc">Synchronization (SYNC) overflow flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02491">STM8TL5x.h:2491</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_af3001d2a8d1b85510da3a117589d8640"><div class="ttname"><a href="struct_c_l_k__t.html#af3001d2a8d1b85510da3a117589d8640">CLK_t::PCKEN_WWDG</a></div><div class="ttdeci">_BITS PCKEN_WWDG</div><div class="ttdoc">clock enable WWDG </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l00745">STM8TL5x.h:745</a></div></div>
<div class="ttc" id="struct_i2_c__t_html_ac278e37241e67f0b9afaf03f1c14bc0e"><div class="ttname"><a href="struct_i2_c__t.html#ac278e37241e67f0b9afaf03f1c14bc0e">I2C_t::ENDUAL</a></div><div class="ttdeci">_BITS ENDUAL</div><div class="ttdoc">Dual addressing mode enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l01207">STM8TL5x.h:1207</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a5f788c3e92be9f4048da47fdf1a370a6"><div class="ttname"><a href="struct_p_x_s__t.html#a5f788c3e92be9f4048da47fdf1a370a6">PXS_t::SYNCEN</a></div><div class="ttdeci">_BITS SYNCEN</div><div class="ttdoc">Enable synchronization (SYNC) feature. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02469">STM8TL5x.h:2469</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a6c067e7206567d808dacaca7efe5ec0f"><div class="ttname"><a href="struct_p_x_s__t.html#a6c067e7206567d808dacaca7efe5ec0f">PXS_t::RX5CNT</a></div><div class="ttdeci">_BITS RX5CNT</div><div class="ttdoc">measurement value Receiver Channel 5 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02747">STM8TL5x.h:2747</a></div></div>
<div class="ttc" id="struct_i2_c__t_html"><div class="ttname"><a href="struct_i2_c__t.html">I2C_t</a></div><div class="ttdoc">struct for controlling I2C module (I2C) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01356">STM8AF_STM8S.h:1356</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_aea0a6b3da9a687fab8f1dd950dff898c"><div class="ttname"><a href="struct_p_x_s__t.html#aea0a6b3da9a687fab8f1dd950dff898c">PXS_t::TXEN14</a></div><div class="ttdeci">_BITS TXEN14</div><div class="ttdoc">Transmit output 14 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02628">STM8TL5x.h:2628</a></div></div>
<div class="ttc" id="struct_i_t_c__t_html"><div class="ttname"><a href="struct_i_t_c__t.html">ITC_t</a></div><div class="ttdoc">struct for setting interrupt Priority (ITC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06326">STM8AF_STM8S.h:6326</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a066ac0bfca5cee120b5c56d1a81b9050"><div class="ttname"><a href="struct_p_x_s__t.html#a066ac0bfca5cee120b5c56d1a81b9050">PXS_t::NOISEDETEN</a></div><div class="ttdeci">_BITS NOISEDETEN</div><div class="ttdoc">Noise detection enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02473">STM8TL5x.h:2473</a></div></div>
<div class="ttc" id="struct_b_e_e_p__t_html"><div class="ttname"><a href="struct_b_e_e_p__t.html">BEEP_t</a></div><div class="ttdoc">struct for beeper control (BEEP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01173">STM8AF_STM8S.h:1173</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a123e3e4050b49753a6a08b036a9a8483"><div class="ttname"><a href="struct_p_x_s__t.html#a123e3e4050b49753a6a08b036a9a8483">PXS_t::TXEN10</a></div><div class="ttdeci">_BITS TXEN10</div><div class="ttdoc">Transmit output 10 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02624">STM8TL5x.h:2624</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a5740ce42d9b76634fb4af8d99fd2c609"><div class="ttname"><a href="struct_p_x_s__t.html#a5740ce42d9b76634fb4af8d99fd2c609">PXS_t::PXSEN</a></div><div class="ttdeci">_BITS PXSEN</div><div class="ttdoc">ProxSense enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02463">STM8TL5x.h:2463</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html"><div class="ttname"><a href="struct_w_f_e__t.html">WFE_t</a></div><div class="ttdoc">struct to configure interrupt sources as external interrupts or wake events (WFE) ...</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01489">STM8L10x.h:1489</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a3ee066345c219f11a24fc746e9091fb1"><div class="ttname"><a href="struct_p_x_s__t.html#a3ee066345c219f11a24fc746e9091fb1">PXS_t::RX1CSSEL</a></div><div class="ttdeci">_BITS RX1CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 1 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02806">STM8TL5x.h:2806</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_ac62ec08b00671b0b034a94679a48ee10"><div class="ttname"><a href="struct_p_x_s__t.html#ac62ec08b00671b0b034a94679a48ee10">PXS_t::MAXEN5</a></div><div class="ttdeci">_BITS MAXEN5</div><div class="ttdoc">enabled counter limit for Receive channel 5 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02671">STM8TL5x.h:2671</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a54b1884ef05044bd8914690e437dffd6"><div class="ttname"><a href="struct_p_x_s__t.html#a54b1884ef05044bd8914690e437dffd6">PXS_t::RXEN6</a></div><div class="ttdeci">_BITS RXEN6</div><div class="ttdoc">Enable receiver channel 6. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02534">STM8TL5x.h:2534</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a637d94e30a9cf850bee17076e8ddadf8"><div class="ttname"><a href="struct_p_x_s__t.html#a637d94e30a9cf850bee17076e8ddadf8">PXS_t::RXINS0</a></div><div class="ttdeci">_BITS RXINS0</div><div class="ttdoc">Receiver channel 0 inactive state selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02607">STM8TL5x.h:2607</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_af1be7fc27d336e3762731a1efb05a387"><div class="ttname"><a href="struct_p_x_s__t.html#af1be7fc27d336e3762731a1efb05a387">PXS_t::RX2CSSEL</a></div><div class="ttdeci">_BITS RX2CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 2 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02812">STM8TL5x.h:2812</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html"><div class="ttname"><a href="struct_u_s_a_r_t__t.html">USART_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter (USART) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01332">STM8L10x.h:1332</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a9f59c67f77b8f1ad85d09b15b027c1b4"><div class="ttname"><a href="struct_p_x_s__t.html#a9f59c67f77b8f1ad85d09b15b027c1b4">PXS_t::STAB</a></div><div class="ttdeci">_BITS STAB</div><div class="ttdoc">Selection for stabilization time after ProxSense power-on. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02482">STM8TL5x.h:2482</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a9e54d3151c436fc0abc0fbc9d08d7c24"><div class="ttname"><a href="struct_p_x_s__t.html#a9e54d3151c436fc0abc0fbc9d08d7c24">PXS_t::TXEN4</a></div><div class="ttdeci">_BITS TXEN4</div><div class="ttdoc">Transmit output 4 function enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02638">STM8TL5x.h:2638</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html"><div class="ttname"><a href="struct_c_l_k__t.html">CLK_t</a></div><div class="ttdoc">struct for configuring/monitoring clock module (CLK) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00746">STM8AF_STM8S.h:746</a></div></div>
<div class="ttc" id="struct_p_x_s__t_html_a4f38cd7ba14d47ee83bce3ffbe5e4c28"><div class="ttname"><a href="struct_p_x_s__t.html#a4f38cd7ba14d47ee83bce3ffbe5e4c28">PXS_t::RX3CSSEL</a></div><div class="ttdeci">_BITS RX3CSSEL</div><div class="ttdoc">Sampling capacitor size of Receiver Channel 3 [4:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_t_l5x_8h_source.html#l02818">STM8TL5x.h:2818</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
