ENOMEM	,	V_72
DIV_ROUND_UP	,	F_19
spi_master_put	,	F_38
BCM2835_AUX_SPI_IO	,	V_9
cntl	,	V_36
spi_master	,	V_22
dev	,	V_43
len	,	V_63
"spi_alloc_master() failed\n"	,	L_2
bcm2835aux_spi_transfer_one_irq	,	F_13
BCM2835_AUX_SPI_CNTL1_TXEMPTY	,	V_37
BCM2835_AUX_SPI_CNTL1_MSBF_IN	,	V_52
BCM2835_AUX_SPI_CNTL0_MSBF_OUT	,	V_51
SPI_CPHA	,	V_60
"could not get IRQ: %d\n"	,	L_4
bcm2835aux_rd_fifo	,	F_5
BCM2835_AUX_SPI_STAT_TX_FULL	,	V_29
spi_hz	,	V_44
spi_message	,	V_65
devm_spi_register_master	,	F_36
val	,	V_5
BCM2835_AUX_SPI_CNTL0_ENABLE	,	V_49
xfer_completion	,	V_31
clk	,	V_54
byte	,	V_12
"clock returns 0 Hz\n"	,	L_6
BCM2835_AUX_SPI_CNTL0_CPHA_IN	,	V_62
IRQ_HANDLED	,	V_28
do_div	,	F_20
dev_dbg_ratelimited	,	F_16
xfer_time_us	,	V_48
of_node	,	V_79
SPI_CPOL	,	V_58
spi_master_get_devdata	,	F_10
bcm2835aux_spi_transfer_one	,	F_17
bcm2835aux_rd	,	F_1
tfr	,	V_35
ENODEV	,	V_82
IRQ_NONE	,	V_25
"could not get clk: %d\n"	,	L_3
bs	,	V_2
"timeout period reached: jiffies: %lu remaining tx/rx: %d/%d - falling back to interrupt mode\n"	,	L_1
min	,	F_6
transfer_one	,	V_77
mode_bits	,	V_73
BCM2835_AUX_SPI_POLLING_JIFFIES	,	V_42
"could not request IRQ: %d\n"	,	L_7
num_chipselect	,	V_76
out_clk_disable	,	V_83
time_after	,	F_15
bcm2835aux_spi_transfer_one_poll	,	F_14
clk_hz	,	V_45
clk_prepare_enable	,	F_33
bcm2835aux_spi	,	V_1
stat	,	V_40
devm_ioremap_resource	,	F_28
u8	,	T_2
tx_len	,	V_14
err	,	V_71
i	,	V_13
irq	,	V_20
regs	,	V_4
spi_device	,	V_32
BCM2835_AUX_SPI_STAT	,	V_26
jiffies	,	V_41
BCM2835_AUX_SPI_STAT_BUSY	,	V_30
complete	,	F_11
platform_device	,	V_67
msg	,	V_66
tx_buf	,	V_15
data	,	V_6
bcm2835aux_spi_probe	,	F_22
mode	,	V_57
bcm2835aux_spi_interrupt	,	F_9
pdev	,	V_68
u32	,	T_1
reg	,	V_3
BCM2835_AUX_SPI_CNTL0_CLEARFIFO	,	V_19
platform_get_irq	,	F_32
ret	,	V_24
out_master_put	,	V_81
bcm2835aux_spi_remove	,	F_39
res	,	V_70
resource	,	V_69
spi_transfer	,	V_34
count	,	V_7
rx_buf	,	V_10
BCM2835_AUX_SPI_CNTL1_IDLE	,	V_38
spi	,	V_33
PTR_ERR	,	F_30
BCM2835_AUX_SPI_CNTL0_SPEED_SHIFT	,	V_56
BCM2835_AUX_SPI_POLLING_LIMIT_US	,	V_64
clk_get_rate	,	F_18
handle_err	,	V_78
platform_get_resource	,	F_27
BCM2835_AUX_SPI_MODE_BITS	,	V_74
bcm2835aux_spi_handle_err	,	F_21
platform_set_drvdata	,	F_25
platform_get_drvdata	,	F_40
"could not prepare clock: %d\n"	,	L_5
pending	,	V_11
BCM2835_AUX_SPI_CNTL0_CPOL	,	V_59
BCM2835_AUX_SPI_CNTL1	,	V_17
BCM2835_AUX_SPI_CNTL0	,	V_18
rx_len	,	V_8
timeout	,	V_39
speed	,	V_46
SPI_BPW_MASK	,	F_26
dev_err	,	F_24
bcm2835aux_spi_reset_hw	,	F_8
BCM2835_AUX_SPI_CNTL0_CPHA_OUT	,	V_61
IRQF_SHARED	,	V_84
BCM2835_AUX_SPI_STAT_RX_EMPTY	,	V_27
BCM2835_AUX_SPI_TXHOLD	,	V_16
IORESOURCE_MEM	,	V_80
"could not register SPI master: %d\n"	,	L_8
dev_name	,	F_35
BCM2835_AUX_SPI_CNTL0_VAR_WIDTH	,	V_50
readl	,	F_2
devm_clk_get	,	F_31
writel	,	F_4
irqreturn_t	,	T_3
clk_disable_unprepare	,	F_37
bcm2835aux_wr	,	F_3
bits_per_word_mask	,	V_75
dev_id	,	V_21
master	,	V_23
spi_used_hz	,	V_47
speed_hz	,	V_53
BCM2835_AUX_SPI_CNTL0_SPEED_MAX	,	V_55
bcm2835aux_wr_fifo	,	F_7
__bcm2835aux_spi_transfer_one_irq	,	F_12
spi_alloc_master	,	F_23
IS_ERR	,	F_29
devm_request_irq	,	F_34
