# Simple 16-bit CPU in Verilog

This project implements a **16-bit CPU** in Verilog with a **microinstruction-based control unit**, supporting arithmetic operations, memory references, register references, and subroutine calls.

The design separates the **Control Unit** from the **Datapath**, making it ideal for learning CPU architecture and hardware description in Verilog.

---

## üìö Table of Contents

* [Overview](#overview)
* [Modules](#modules)
* [Instruction Set](#instruction-set)
* [Memory Map](#memory-map)
* [Datapath & Control Flow](#datapath--control-flow)
* [Simulation & Testbench](#simulation--testbench)
* [Author & Notes](#author--notes)

---

## üîπ Overview

This CPU is built around:

* **Registers:** PC, AR, DR, AC, IR, TR
* **ALU:** Supports AND, ADD, LOAD, Complement AC (COM), Shift Right (SHR), Shift Left (SHL)
* **Extend bit (E):** Used in shifts and carry operations
* **DataBus:** Multiplexes data between registers and memory
* **Memory Unit:** 4096 √ó 16-bit memory with preloaded subroutines
* **ControlUnit:** FSM with four states: `FETCH`, `DECODE`, `INDIRECT`, `EXECUTE`

All registers (except IR) can **load, increment, or clear**. IR can only **load instructions from the bus**.

The **Control Unit** uses timing signals (`T[0..6]`) to simulate **microinstruction sequencing**, enabling step-by-step execution. The CPU supports **subroutine calls** and halting via the **HLT instruction**.

---

## üîπ Modules

### 1. DataBus

Selects data from registers or memory for the CPU bus.

| Selector (`s`) | Source |
| -------------- | ------ |
| 001            | AR     |
| 010            | PC     |
| 011            | DR     |
| 100            | AC     |
| 101            | IR     |
| 110            | TR     |
| 111            | Memory |

---

### 2. Registers

| Register | Inputs | Control | Behavior                        |
| -------- | ------ | ------- | ------------------------------- |
| PC       | Bus    | 3-bit   | Load, increment, clear          |
| AR       | Bus    | 3-bit   | Load, increment, clear          |
| DR       | Bus    | 3-bit   | Load, increment, clear          |
| AC       | ALU    | 3-bit   | Load from ALU, increment, clear |
| TR       | Bus    | 3-bit   | Load, increment, clear          |
| IR       | Bus    | 1-bit   | Load from bus only              |

---

### 3. ALU

Performs arithmetic and logical operations.

| alu_s | Operation  | Description              |
| ----- | ---------- | ------------------------ |
| 000   | NOP        | No operation             |
| 001   | AND AC, DR | AC bitwise AND with DR   |
| 010   | ADD AC, DR | AC + DR, E holds carry   |
| 011   | LOAD_DR    | Load DR into AC          |
| 100   | COM        | Complement AC            |
| 101   | SHR        | Shift AC right through E |
| 110   | SHL        | Shift AC left through E  |
| 111   | NOP        | No operation             |

**E control (`E_ctrl`)**

| E_ctrl | Effect       |
| ------ | ------------ |
| 01     | Clear E      |
| 10     | Complement E |
| 00     | No change    |

The ALU uses the **extend bit (`E`)** during shifts and arithmetic carries.

---

### 4. Control Unit (FSM)

The **ControlUnit** uses a microinstruction-based FSM with **four states**:

1. **FETCH:**

   * AR ‚Üê PC
   * IR ‚Üê Memory[PC]
   * PC ‚Üê PC + 1

2. **DECODE:**

   * Decode opcode (`IR[14:12]`)
   * Set AR to operand address
   * Check indirect addressing (`IR[15]`)

3. **INDIRECT:**

   * Handle indirect memory references
   * Set `is_register_ref` for register instructions

4. **EXECUTE:**

   * Execute memory-reference instructions (AND, ADD, LDA, STA, BUN, BSA, ISZ)
   * Execute register-reference instructions (CLA, CLE, CMA, CME, CIR, CIL, INC, SPA, SNA, SZA, SZE, HLT)

**Timing signals (T[0..6])** control microoperations step by step. Registers `T`, `D`, and `sc` manage **instruction sequencing and opcode decoding**.

---

### 5. Memory Unit

* 4096 √ó 16-bit memory
* **Control signals:**

  * `01` ‚Üí Read
  * `10` ‚Üí Write

**Special addresses for arithmetic operations:**

| Address    | Purpose    |
| ---------- | ---------- |
| F00 (3840) | input1     |
| F01 (3841) | input2     |
| F02 (3842) | add result |
| F03 (3843) | sub result |
| F04 (3844) | mul result |

Memory includes **preloaded subroutines** (Addition, Subtraction, Multiplication) and the **main program** (BSA calls, HALT). Temporary locations (F05, F06‚Ä¶) support intermediate calculations.

---

### 6. Datapath

Connects registers, ALU, bus, and memory. Ensures **signal propagation** according to control signals from the Control Unit, supporting step-by-step microoperation sequencing.

---

### 7. CPU Top Module

* Integrates `ControlUnit` and `Datapath`
* **Inputs:** `clk`, `input1`, `input2`
* **Outputs:** `add`, `sub`, `mlt` results
* Monitors ALU results and memory outputs in real time

---

## üîπ Instruction Set

### Memory Reference Instructions (`D[0..6]`)

* D[0] ‚Üí AND AC, M
* D[1] ‚Üí ADD M to AC
* D[2] ‚Üí LDA M
* D[3] ‚Üí STA M
* D[4] ‚Üí BUN (Branch Unconditionally)
* D[5] ‚Üí BSA (Branch and Save return address)
* D[6] ‚Üí ISZ (Increment memory and skip if zero)

### Register Reference Instructions (`IR[11:0]`)

* CLA ‚Üí Clear AC
* CLE ‚Üí Clear E
* CMA ‚Üí Complement AC
* CME ‚Üí Complement E
* CIR ‚Üí Circulate right AC through E
* CIL ‚Üí Circulate left AC through E
* INC ‚Üí Increment AC
* SPA ‚Üí Skip on positive AC
* SNA ‚Üí Skip on negative AC
* SZA ‚Üí Skip if AC zero
* SZE ‚Üí Skip if E zero
* HLT ‚Üí Halt execution

---

## üîπ Simulation & Testbench

* Synchronous design (positive-edge clock)
* Inputs: `input1`, `input2`
* Monitors outputs: `add`, `sub`, `mlt`

```verilog
input1 = 50;
input2 = 30;
$monitor("input1: %d, input2: %d | add: %d, sub: %d, mlt: %d", input1, input2, add, sub, mlt);
```

* Clock generation: `always #20 clk = ~clk;`
* Subroutine execution and HALT instruction simulated correctly
* Memory locations updated in real time

---

## üîπ Datapath & Control Flow

1. **Instruction Fetch:** PC ‚Üí AR ‚Üí Memory ‚Üí IR ‚Üí PC incremented
2. **Instruction Decode:** Opcode decoding ‚Üí identify instruction type ‚Üí set AR for memory or register reference
3. **Indirect Access:** Fetch effective address if indirect bit set
4. **Execution:** ALU operation, memory read/write, branch, or subroutine call
5. **Result Storage:** Update AC, memory, or PC
6. **Repeat:** FSM returns to FETCH until HLT

---

## üìù Notes

* Ideal for **learning CPU architecture** and **Verilog hardware description**
* FSM simulates **microinstruction timing**
* Datapath and ALU implement arithmetic/logical operations with **extend bit**
* Memory preloaded with example programs and subroutines
* Step-by-step microoperations observable via testbench
* Registers, bus, and ALU interactions follow **clear control sequencing**

---

