$date
	Thu Jan 25 14:56:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 4 $ ra1 [3:0] $end
$var reg 4 % ra2 [3:0] $end
$var reg 4 & wa3 [3:0] $end
$var reg 32 ' wd3 [31:0] $end
$var reg 1 ( we3 $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 ) ra1 [3:0] $end
$var wire 4 * ra2 [3:0] $end
$var wire 4 + wa3 [3:0] $end
$var wire 32 , wd3 [31:0] $end
$var wire 1 ( we3 $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#10000
1#
#20000
0#
#30000
1#
#40000
0#
#50000
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1#
#100000
0#
1(
b10100101101001011010010110100101 '
b10100101101001011010010110100101 ,
b101 &
b101 +
#110000
1#
#120000
b10100101101001011010010110100101 "
b10100101101001011010010110100101 .
0#
b101 $
b101 )
0(
#130000
1#
#140000
0#
1(
b111100001111000011110000111100 '
b111100001111000011110000111100 ,
b11 &
b11 +
#150000
1#
#160000
b10100101101001011010010110100101 !
b10100101101001011010010110100101 -
b111100001111000011110000111100 "
b111100001111000011110000111100 .
0#
b101 %
b101 *
b11 $
b11 )
0(
#170000
1#
#180000
0#
