// Seed: 3845023063
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  assign id_0 = 1;
  assign id_1 = -1;
  assign module_1.id_1 = 0;
  logic id_6 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd30,
    parameter id_2 = 32'd62
) (
    output supply0 id_0,
    output tri _id_1,
    input tri _id_2,
    input supply1 id_3
    , id_5
);
  parameter id_6 = 1;
  always @(posedge -1'b0) begin : LABEL_0
    $signed(28);
    ;
  end
  wire [1 'b0 : -1] id_7, id_8;
  logic [id_1 : id_2] id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0,
      id_0
  );
endmodule
