[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678309 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678309 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678309 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12743907 heartbeat IPC: 1.103 cumulative IPC: 1.103 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22804624 heartbeat IPC: 0.994 cumulative IPC: 1.046 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 33901432 heartbeat IPC: 0.9012 cumulative IPC: 0.9926 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39144370 cumulative IPC: 1.022 (Simulation time: 00 hr 04 min 02 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39144370 cumulative IPC: 1.022 (Simulation time: 00 hr 04 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.022 instructions: 40000000 cycles: 39144370
CPU 0 Branch Prediction Accuracy: 96.1% MPKI: 10.88 Average ROB Occupancy at Mispredict: 36.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.335
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457628 HIT:     419904 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457628 HIT:     419904 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685269 HIT:     467255 MISS:     218014 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359623 HIT:     291682 MISS:      67941 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96883 HIT:       6413 MISS:      90470 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142894 HIT:     142586 MISS:        308 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85869 HIT:      26574 MISS:      59295 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6380341 HIT:    6295560 MISS:      84781 MSHR_MERGE:      27650
cpu0->cpu0_L1I LOAD         ACCESS:    6380341 HIT:    6295560 MISS:      84781 MSHR_MERGE:      27650
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13158778 HIT:   12146695 MISS:    1012083 MSHR_MERGE:     526832
cpu0->cpu0_L1D LOAD         ACCESS:    8072262 HIT:    7542914 MISS:     529348 MSHR_MERGE:     226851
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992846 HIT:    4597553 MISS:     395293 MSHR_MERGE:     298408
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93670 HIT:       6228 MISS:      87442 MSHR_MERGE:       1573
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5480213 HIT:    5368336 MISS:     111877 MSHR_MERGE:      50704
cpu0->cpu0_ITLB LOAD         ACCESS:    5480213 HIT:    5368336 MISS:     111877 MSHR_MERGE:      50704
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.357 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12461471 HIT:   11741778 MISS:     719693 MSHR_MERGE:     323238
cpu0->cpu0_DTLB LOAD         ACCESS:   12461471 HIT:   11741778 MISS:     719693 MSHR_MERGE:     323238
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.07 cycles
cpu0->LLC TOTAL        ACCESS:     335727 HIT:     194814 MISS:     140913 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67941 HIT:      36856 MISS:      31085 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90470 HIT:      11084 MISS:      79386 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118021 HIT:     117936 MISS:         85 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59295 HIT:      28938 MISS:      30357 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1317
  ROW_BUFFER_MISS:     139505
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:      11393
  ROW_BUFFER_MISS:      73351
  FULL:          0
Channel 0 REFRESHES ISSUED:       3262
