
Starting:    C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
Hostname:    STC159L01
Date:        Fri Mar  6 15:04:03 2020
Version:     O-2018.09M-SP1-1

Arguments:   -product synplify_pro top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "top_syn.tcl"
log file: "C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Fri Mar  6 15:04:19 2020

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Fri Mar  6 15:04:19 2020

Running: compiler (Compile Input) on top_syn|synthesis
# Fri Mar  6 15:04:19 2020
Copied C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synwork\top_comp.srs to C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srs

compiler completed
# Fri Mar  6 15:06:11 2020

Return Code: 0
Run Time:00h:01m:52s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Fri Mar  6 15:06:11 2020

multi_srs_gen completed
# Fri Mar  6 15:06:18 2020

Return Code: 0
Run Time:00h:00m:07s
Copied C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synwork\top_mult.srs to C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Fri Mar  6 15:06:18 2020

premap completed with warnings
# Fri Mar  6 15:06:53 2020

Return Code: 1
Run Time:00h:00m:35s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Fri Mar  6 15:06:53 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Fri Mar  6 15:06:53 2020
The report file: c:/Users/Public/Documents/Libero/Solution/Libero_Project/synthesis/synlog/report/top_fpga_mapper_resourceusage.rpt|Resource Usage does not exist
Copied C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synwork\top_m.srm to C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srm

fpga_mapper completed with warnings
# Fri Mar  6 15:11:15 2020

Return Code: 1
Run Time:00h:04m:22s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
0log file: "C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Fri Mar  6 15:14:05 2020

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Fri Mar  6 15:14:05 2020

Running: compiler (Compile Input) on top_syn|synthesis
# Fri Mar  6 15:14:05 2020

compiler completed
# Fri Mar  6 15:14:16 2020

Return Code: 0
Run Time:00h:00m:11s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Fri Mar  6 15:14:16 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Fri Mar  6 15:14:17 2020

premap completed with warnings
# Fri Mar  6 15:14:53 2020

Return Code: 1
Run Time:00h:00m:36s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Fri Mar  6 15:14:53 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Fri Mar  6 15:14:53 2020
Copied C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synwork\top_m.srm to C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srm

fpga_mapper completed with warnings
# Fri Mar  6 15:21:03 2020

Return Code: 1
Run Time:00h:06m:10s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
0Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=549
@N Implementation 'C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_syn.prj|synthesis' design hierarchy loaded from database
exit status=0
License checkin: synplifypro_actel
