**************************************************
Timing Summary for the benchmarks/histogram example
The clk period constraint applied during synthesis is 4ns
The slack is -2.449ns
The actual clk period (CP) is 6.449ns
The cycles count from simulation is 1016
The total execution time is 6552.184ns
 
**************************************************
Area Summary for the benchmarks/histogram example
The LUTs count is  19437 
The FFs count is  4198 
The DSPs count is  0 
