{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536159848958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536159848958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 05 12:04:08 2018 " "Processing started: Wed Sep 05 12:04:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536159848958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536159848958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum10b -c sum10b " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum10b -c sum10b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536159848959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536159849590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/full_adder_structural/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/full_adder_structural/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arquitetura " "Found design unit 1: full_adder-arquitetura" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/full_adder_structural/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536159850511 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/full_adder_structural/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536159850511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536159850511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/half_adder_structural/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/half_adder_structural/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-estrutura " "Found design unit 1: half_adder-estrutura" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/half_adder_structural/half_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536159850516 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/half_adder_structural/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536159850516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536159850516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" sum10b.vhd(33) " "VHDL syntax error at sum10b.vhd(33) near text \";\";  expecting \")\", or \",\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850522 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" sum10b.vhd(34) " "VHDL syntax error at sum10b.vhd(34) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850522 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" sum10b.vhd(35) " "VHDL syntax error at sum10b.vhd(35) near text \";\";  expecting \")\", or \",\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850522 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" sum10b.vhd(36) " "VHDL syntax error at sum10b.vhd(36) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" sum10b.vhd(37) " "VHDL syntax error at sum10b.vhd(37) near text \";\";  expecting \")\", or \",\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" sum10b.vhd(38) " "VHDL syntax error at sum10b.vhd(38) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" sum10b.vhd(39) " "VHDL syntax error at sum10b.vhd(39) near text \";\";  expecting \")\", or \",\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" sum10b.vhd(40) " "VHDL syntax error at sum10b.vhd(40) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sum10b.vhd" "" { Text "C:/Users/User/Desktop/sum10b/sum10b.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536159850523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum10b.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sum10b.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536159850524 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536159850765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 05 12:04:10 2018 " "Processing ended: Wed Sep 05 12:04:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536159850765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536159850765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536159850765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536159850765 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 0 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536159851499 ""}
