local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/cmsis/inc/best1400.h
remote: https://raw.githubusercontent.com/ARM-software/CMSIS_4/b3abccd71a5669e57492996910d032ce9a2249dc/Device/ARM/ARMCM4/Include/ARMCM4_FP.h
diff -sw local remote
---

2c2
<  * @file     best1400.h
---
>  * @file     ARMCM4_FP.h
39,40c39,40
< #ifndef __BEST1400_H__
< #define __BEST1400_H__
---
> #ifndef ARMCM4_FP_H
> #define ARMCM4_FP_H
46c46
< #ifndef __ASSEMBLER__
---
> 
62,112c62,85
< /* ----------------------  BEST1400 Specific Interrupt Numbers  --------------------- */
<   FPU_IRQn                      =   0,      /*!< FPU Interrupt                      */
<   RESERVED01_IRQn               =   1,      /*!< Reserved Interrupt                 */
<   RESERVED02_IRQn               =   2,      /*!< Reserved Interrupt                 */
<   RESERVED03_IRQn               =   3,      /*!< Reserved Interrupt                 */
<   AUDMA_IRQn                    =   4,      /*!< General Purpose DMA Interrupt      */
<   MCU_TIMER1_IRQ2n              =   5,      /*!< MCU Timer1 Interrupt1              */
<   MCU_TIMER1_IRQ1n              =   6,      /*!< MCU Timer1 Interrupt2              */
<   USB_IRQn                      =   7,      /*!< USB Interrupt                      */
<   WAKEUP_IRQn                   =   8,      /*!< Wakeup Interrupt                   */
<   GPIO_IRQn                     =   9,      /*!< GPIO Interrupt                     */
<   WDT_IRQn                      =  10,      /*!< Watchdog Timer Interrupt           */
<   RTC_IRQn                      =  11,      /*!< RTC Interrupt                      */
<   MCU_TIMER00_IRQn              =  12,      /*!< MCU Timer0 Interrupt               */
<   MCU_TIMER01_IRQn              =  13,      /*!< MCU Timer0 Interrupt               */
<   I2C0_IRQn                     =  14,      /*!< I2C0 Interrupt                     */
<   SPI0_IRQn                     =  15,      /*!< SPI0 Interrupt                     */
<   UART2_IRQn                    =  16,      /*!< Reserved Interrupt                 */
<   UART0_IRQn                    =  17,      /*!< UART0 Interrupt                    */
<   UART1_IRQn                    =  18,      /*!< UART1 Interrupt                    */
<   CODEC_IRQn                    =  19,      /*!< CODEC Interrupt                    */
<   PCM_IRQn                      =  20,      /*!< PCM Interrupt                      */
<   I2S0_IRQn                     =  21,      /*!< I2S0 Interrupt                     */
<   RESERVED22_IRQn               =  22,      /*!< SPDIF0 Interrupt                   */
<   SPI_ITN_IRQn                  =  23,      /*!< Internal SPI Interrupt             */
<   RESERVED24_IRQn               =  24,      /*!< Reserved Interrupt                 */
<   GPADC_IRQn                    =  25,      /*!< GPADC Interrupt                    */
<   RESERVED26_IRQn               =  26,      /*!< Reserved Interrupt                 */
<   USB_PIN_IRQn                  =  27,      /*!< PMU USB Interrupt                  */
<   RESERVED28_IRQn               =  28,      /*!< Reserved Interrupt                 */
<   RESERVED29_IRQn               =  29,      /*!< Reserved Interrupt                 */
<   USB_CALIB_IRQn                =  30,      /*!< USB CALIB Interrupt                */
<   USB_SOF_IRQn                  =  31,      /*!< USB SOF Interrupt                  */
<   CHARGER_IRQn                  =  32,      /*!< Charger Interrupt                  */
<   PWRKEY_IRQn                   =  33,      /*!< POWER KEY Interrupt                */
<   DUMP_IRQn                     =  34,      /*!< DUMP Interrupt                     */
<   BT2MCU_IRQn                   =  35,      /*!< BT2MCU Interrupt                   */
<   ISDONE_IRQn                   =  36,      /*!< MCU2BT Data0 Done Interrupt        */
<   ISDONE1_IRQn                  =  37,      /*!< MCU2BT Data1 Done Interrupt        */
<   ISDATA_IRQn                   =  38,      /*!< BT2MCU Data0 Ind Interrupt         */
<   ISDATA1_IRQn                  =  39,      /*!< BT2MCU Data1 Ind Interrupt         */
<   RESERVED40_IRQn               =  40,      /*!< Reserved Interrupt                 */
<   RESERVED41_IRQn               =  41,      /*!< Reserved Interrupt                 */
<   RESERVED42_IRQn               =  42,      /*!< Reserved Interrupt                 */
<   RESERVED43_IRQn               =  43,      /*!< Reserved Interrupt                 */
<   RESERVED44_IRQn               =  44,      /*!< Reserved Interrupt                 */
<   RESERVED45_IRQn               =  45,      /*!< Reserved Interrupt                 */
<   RESERVED46_IRQn               =  46,      /*!< Reserved Interrupt                 */
<   RESERVED47_IRQn               =  47,      /*!< Reserved Interrupt                 */
<   USER_IRQn_QTY,
<   INVALID_IRQn                  = USER_IRQn_QTY,
---
> /* ----------------------  ARMCM4 Specific Interrupt Numbers  --------------------- */
>   WDT_IRQn                      =   0,      /*!< Watchdog Timer Interrupt           */
>   RTC_IRQn                      =   1,      /*!< Real Time Clock Interrupt          */
>   TIM0_IRQn                     =   2,      /*!< Timer0 / Timer1 Interrupt          */
>   TIM2_IRQn                     =   3,      /*!< Timer2 / Timer3 Interrupt          */
>   MCIA_IRQn                     =   4,      /*!< MCIa Interrupt                     */
>   MCIB_IRQn                     =   5,      /*!< MCIb Interrupt                     */
>   UART0_IRQn                    =   6,      /*!< UART0 Interrupt                    */
>   UART1_IRQn                    =   7,      /*!< UART1 Interrupt                    */
>   UART2_IRQn                    =   8,      /*!< UART2 Interrupt                    */
>   UART4_IRQn                    =   9,      /*!< UART4 Interrupt                    */
>   AACI_IRQn                     =  10,      /*!< AACI / AC97 Interrupt              */
>   CLCD_IRQn                     =  11,      /*!< CLCD Combined Interrupt            */
>   ENET_IRQn                     =  12,      /*!< Ethernet Interrupt                 */
>   USBDC_IRQn                    =  13,      /*!< USB Device Interrupt               */
>   USBHC_IRQn                    =  14,      /*!< USB Host Controller Interrupt      */
>   CHLCD_IRQn                    =  15,      /*!< Character LCD Interrupt            */
>   FLEXRAY_IRQn                  =  16,      /*!< Flexray Interrupt                  */
>   CAN_IRQn                      =  17,      /*!< CAN Interrupt                      */
>   LIN_IRQn                      =  18,      /*!< LIN Interrupt                      */
>   I2C_IRQn                      =  19,      /*!< I2C ADC/DAC Interrupt              */
>   CPU_CLCD_IRQn                 =  28,      /*!< CPU CLCD Combined Interrupt        */
>   UART3_IRQn                    =  30,      /*!< UART3 Interrupt                    */
>   SPI_IRQn                      =  31,      /*!< SPI Touchscreen Interrupt          */
115,118d87
< #define TIMER00_IRQn            MCU_TIMER00_IRQn
< #define TIMER01_IRQn            MCU_TIMER01_IRQn
< 
< #endif
127d95
< #define __VTOR_PRESENT            1U        /* VTOR present */
131,132d98
< #define __NUM_CODE_PATCH          6
< #define __NUM_LIT_PATCH           2
134a101
> #include "system_ARMCM4.h"                  /* System Header                                     */
136,140d102
< #ifndef __ASSEMBLER__
< 
< #include "system_ARMCM.h"                  /* System Header                                     */
< 
< #endif
152,155d113
< #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
<   #pragma clang diagnostic push
<   #pragma clang diagnostic ignored "-Wc11-extensions"
<   #pragma clang diagnostic ignored "-Wreserved-id-macro"
167a126,213
> 
> 
> /* ================================================================================ */
> /* ================            CPU FPGA System (CPU_SYS)           ================ */
> /* ================================================================================ */
> typedef struct
> {
>   __I  uint32_t ID;               /* Offset: 0x000 (R/ )  Board and FPGA Identifier */
>   __IO uint32_t MEMCFG;           /* Offset: 0x004 (R/W)  Remap and Alias Memory Control */
>   __I  uint32_t SW;               /* Offset: 0x008 (R/ )  Switch States */
>   __IO uint32_t LED;              /* Offset: 0x00C (R/W)  LED Output States */
>   __I  uint32_t TS;               /* Offset: 0x010 (R/ )  Touchscreen Register */
>   __IO uint32_t CTRL1;            /* Offset: 0x014 (R/W)  Misc Control Functions */
>        uint32_t RESERVED0[2];
>   __IO uint32_t CLKCFG;           /* Offset: 0x020 (R/W)  System Clock Configuration */
>   __IO uint32_t WSCFG;            /* Offset: 0x024 (R/W)  Flash Waitstate Configuration */
>   __IO uint32_t CPUCFG;           /* Offset: 0x028 (R/W)  Processor Configuration */
>        uint32_t RESERVED1[3];
>   __IO uint32_t BASE;             /* Offset: 0x038 (R/W)  ROM Table base Address */
>   __IO uint32_t ID2;              /* Offset: 0x03C (R/W)  Secondary Identification Register */
> } ARM_CPU_SYS_TypeDef;
> 
> 
> /* ================================================================================ */
> /* ================            DUT FPGA System (DUT_SYS)           ================ */
> /* ================================================================================ */
> typedef struct
> {
>   __I  uint32_t ID;               /* Offset: 0x000 (R/ )  Board and FPGA Identifier */
>   __IO uint32_t PERCFG;           /* Offset: 0x004 (R/W)  Peripheral Control Signals */
>   __I  uint32_t SW;               /* Offset: 0x008 (R/ )  Switch States */
>   __IO uint32_t LED;              /* Offset: 0x00C (R/W)  LED Output States */
>   __IO uint32_t SEG7;             /* Offset: 0x010 (R/W)  7-segment LED Output States */
>   __I  uint32_t CNT25MHz;         /* Offset: 0x014 (R/ )  Freerunning counter incrementing at 25MHz */
>   __I  uint32_t CNT100Hz;         /* Offset: 0x018 (R/ )  Freerunning counter incrementing at 100Hz */
> } ARM_DUT_SYS_TypeDef;
> 
> 
> /* ================================================================================ */
> /* ================                   Timer (TIM)                  ================ */
> /* ================================================================================ */
> typedef struct
> {
>   __IO uint32_t Timer1Load;       /* Offset: 0x000 (R/W)  Timer 1 Load */
>   __I  uint32_t Timer1Value;      /* Offset: 0x004 (R/ )  Timer 1 Counter Current Value */
>   __IO uint32_t Timer1Control;    /* Offset: 0x008 (R/W)  Timer 1 Control */
>   __O  uint32_t Timer1IntClr;     /* Offset: 0x00C ( /W)  Timer 1 Interrupt Clear */
>   __I  uint32_t Timer1RIS;        /* Offset: 0x010 (R/ )  Timer 1 Raw Interrupt Status */
>   __I  uint32_t Timer1MIS;        /* Offset: 0x014 (R/ )  Timer 1 Masked Interrupt Status */
>   __IO uint32_t Timer1BGLoad;     /* Offset: 0x018 (R/W)  Background Load Register */
>        uint32_t RESERVED0[1];
>   __IO uint32_t Timer2Load;       /* Offset: 0x020 (R/W)  Timer 2 Load */
>   __I  uint32_t Timer2Value;      /* Offset: 0x024 (R/ )  Timer 2 Counter Current Value */
>   __IO uint32_t Timer2Control;    /* Offset: 0x028 (R/W)  Timer 2 Control */
>   __O  uint32_t Timer2IntClr;     /* Offset: 0x02C ( /W)  Timer 2 Interrupt Clear */
>   __I  uint32_t Timer2RIS;        /* Offset: 0x030 (R/ )  Timer 2 Raw Interrupt Status */
>   __I  uint32_t Timer2MIS;        /* Offset: 0x034 (R/ )  Timer 2 Masked Interrupt Status */
>   __IO uint32_t Timer2BGLoad;     /* Offset: 0x038 (R/W)  Background Load Register */
> } ARM_TIM_TypeDef;
> 
> 
> /* ================================================================================ */
> /* ============== Universal Asyncronous Receiver / Transmitter (UART) ============= */
> /* ================================================================================ */
> typedef struct
> {
>   __IO uint32_t DR;               /* Offset: 0x000 (R/W)  Data */
>   union {
>   __I  uint32_t RSR;              /* Offset: 0x000 (R/ )  Receive Status */
>   __O  uint32_t ECR;              /* Offset: 0x000 ( /W)  Error Clear */
>   };
>        uint32_t RESERVED0[4];
>   __IO uint32_t FR;               /* Offset: 0x018 (R/W)  Flags */
>        uint32_t RESERVED1[1];
>   __IO uint32_t ILPR;             /* Offset: 0x020 (R/W)  IrDA Low-power Counter */
>   __IO uint32_t IBRD;             /* Offset: 0x024 (R/W)  Interger Baud Rate */
>   __IO uint32_t FBRD;             /* Offset: 0x028 (R/W)  Fractional Baud Rate */
>   __IO uint32_t LCR_H;            /* Offset: 0x02C (R/W)  Line Control */
>   __IO uint32_t CR;               /* Offset: 0x030 (R/W)  Control */
>   __IO uint32_t IFLS;             /* Offset: 0x034 (R/W)  Interrupt FIFO Level Select */
>   __IO uint32_t IMSC;             /* Offset: 0x038 (R/W)  Interrupt Mask Set / Clear */
>   __IO uint32_t RIS;              /* Offset: 0x03C (R/W)  Raw Interrupt Status */
>   __IO uint32_t MIS;              /* Offset: 0x040 (R/W)  Masked Interrupt Status */
>   __O  uint32_t ICR;              /* Offset: 0x044 ( /W)  Interrupt Clear */
>   __IO uint32_t DMACR;            /* Offset: 0x048 (R/W)  DMA Control */
> } ARM_UART_TypeDef;
> 
> 
173,174d218
< #elif (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
<   #pragma clang diagnostic pop
186a231,277
> 
> 
> 
> /* ================================================================================ */
> /* ================              Peripheral memory map             ================ */
> /* ================================================================================ */
> /* --------------------------  CPU FPGA memory map  ------------------------------- */
> #define ARM_FLASH_BASE            (0x00000000UL)
> #define ARM_RAM_BASE              (0x20000000UL)
> #define ARM_RAM_FPGA_BASE         (0x1EFF0000UL)
> #define ARM_CPU_CFG_BASE          (0xDFFF0000UL)
> 
> #define ARM_CPU_SYS_BASE          (ARM_CPU_CFG_BASE  + 0x00000)
> #define ARM_UART3_BASE            (ARM_CPU_CFG_BASE  + 0x05000)
> 
> /* --------------------------  DUT FPGA memory map  ------------------------------- */
> #define ARM_APB_BASE              (0x40000000UL)
> #define ARM_AHB_BASE              (0x4FF00000UL)
> #define ARM_DMC_BASE              (0x60000000UL)
> #define ARM_SMC_BASE              (0xA0000000UL)
> 
> #define ARM_TIM0_BASE             (ARM_APB_BASE      + 0x02000)
> #define ARM_TIM2_BASE             (ARM_APB_BASE      + 0x03000)
> #define ARM_DUT_SYS_BASE          (ARM_APB_BASE      + 0x04000)
> #define ARM_UART0_BASE            (ARM_APB_BASE      + 0x06000)
> #define ARM_UART1_BASE            (ARM_APB_BASE      + 0x07000)
> #define ARM_UART2_BASE            (ARM_APB_BASE      + 0x08000)
> #define ARM_UART4_BASE            (ARM_APB_BASE      + 0x09000)
> 
> 
> /* ================================================================================ */
> /* ================             Peripheral declaration             ================ */
> /* ================================================================================ */
> /* --------------------------  CPU FPGA Peripherals  ------------------------------ */
> #define ARM_CPU_SYS               ((ARM_CPU_SYS_TypeDef *)  ARM_CPU_SYS_BASE)
> #define ARM_UART3                 ((   ARM_UART_TypeDef *)    ARM_UART3_BASE)
> 
> /* --------------------------  DUT FPGA Peripherals  ------------------------------ */
> #define ARM_DUT_SYS               ((ARM_DUT_SYS_TypeDef *)  ARM_DUT_SYS_BASE)
> #define ARM_TIM0                  ((    ARM_TIM_TypeDef *)     ARM_TIM0_BASE)
> #define ARM_TIM2                  ((    ARM_TIM_TypeDef *)     ARM_TIM2_BASE)
> #define ARM_UART0                 ((   ARM_UART_TypeDef *)    ARM_UART0_BASE)
> #define ARM_UART1                 ((   ARM_UART_TypeDef *)    ARM_UART1_BASE)
> #define ARM_UART2                 ((   ARM_UART_TypeDef *)    ARM_UART2_BASE)
> #define ARM_UART4                 ((   ARM_UART_TypeDef *)    ARM_UART4_BASE)
> 
> 
191c282
< #endif
---
> #endif  /* ARMCM4_FP_H */
