<stg><name>Inverse</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0  %N_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %N_read) nounwind

]]></Node>
<StgValue><ssdm name="N_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:1  %M_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %M) nounwind

]]></Node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2  %x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:3  %tmpx = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmpx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:4  %tmpx_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmpx_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="16">
<![CDATA[
._crit_edge:5  %tmpx_2 = trunc i16 %x_read to i4

]]></Node>
<StgValue><ssdm name="tmpx_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:6  %icmp_ln242 = icmp eq i16 %x_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:7  br i1 %icmp_ln242, label %5, label %0

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln246 = icmp eq i4 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln246, label %1, label %.preheader15.0

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader15.0:0  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.0:1  br i1 %tmp_62, label %.loopexit3, label %.preheader15.1

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader15.1:0  %tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.1:1  %icmp_ln253 = icmp eq i2 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.1:2  br i1 %icmp_ln253, label %.preheader15.2, label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader15.2:0  %tmp_68 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.2:1  %icmp_ln253_1 = icmp eq i3 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln253_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader15.2:2  %select_ln253 = select i1 %icmp_ln253_1, i3 -4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln253"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="0"/>
<literal name="tmp_62" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.2:3  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln259 = icmp eq i4 %tmpx, 0

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln259, label %2, label %.preheader12.0

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader12.0:0  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.0:1  br i1 %tmp_63, label %.loopexit3, label %.preheader12.1

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader12.1:0  %tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12.1:1  %icmp_ln266 = icmp eq i2 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.1:2  br i1 %icmp_ln266, label %.preheader12.2, label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader12.2:0  %tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 9, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.2:1  %icmp_ln266_1 = icmp eq i3 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader12.2:2  %select_ln266 = select i1 %icmp_ln266_1, i3 -4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln266"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="0"/>
<literal name="tmp_63" val="0"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.2:3  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln272 = icmp eq i4 %tmpx_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln272, label %.preheader.0, label %.preheader9.0

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader9.0:0  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:1  br i1 %tmp_66, label %.loopexit3, label %.preheader9.1

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.1:0  %tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9.1:1  %icmp_ln279 = icmp eq i2 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln279"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.1:2  br i1 %icmp_ln279, label %.preheader9.2, label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
<literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.2:0  %tmp_73 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
<literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9.2:1  %icmp_ln279_1 = icmp eq i3 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln279_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
<literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader9.2:2  %select_ln279 = select i1 %icmp_ln279_1, i3 -4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln279"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="0"/>
<literal name="tmp_66" val="0"/>
<literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.2:3  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.0:0  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:1  br i1 %tmp_65, label %.loopexit3, label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:0  %tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.1:1  %icmp_ln292 = icmp eq i2 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:2  br i1 %icmp_ln292, label %.preheader.2, label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:0  %tmp_72 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.2:1  %icmp_ln292_1 = icmp eq i3 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln292_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:2  br i1 %icmp_ln292_1, label %.preheader.3, label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
<literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln292_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.3:0  %icmp_ln292_2 = icmp eq i4 %tmpx_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln292_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
<literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln292_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.3:1  %select_ln292 = select i1 %icmp_ln292_2, i3 0, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln292"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln259" val="1"/>
<literal name="icmp_ln272" val="1"/>
<literal name="tmp_65" val="0"/>
<literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln292_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader.3:2  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
.loopexit3:0  %pos_6 = phi i3 [ 1, %.preheader15.0 ], [ 2, %.preheader15.1 ], [ 1, %.preheader12.0 ], [ 2, %.preheader12.1 ], [ 1, %.preheader9.0 ], [ 2, %.preheader9.1 ], [ 1, %.preheader.0 ], [ 2, %.preheader.1 ], [ 3, %.preheader.2 ], [ %select_ln292, %.preheader.3 ], [ %select_ln279, %.preheader9.2 ], [ %select_ln266, %.preheader12.2 ], [ %select_ln253, %.preheader15.2 ]

]]></Node>
<StgValue><ssdm name="pos_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
.loopexit3:1  %block_2 = phi i4 [ 0, %.preheader15.0 ], [ 0, %.preheader15.1 ], [ 4, %.preheader12.0 ], [ 4, %.preheader12.1 ], [ -8, %.preheader9.0 ], [ -8, %.preheader9.1 ], [ -4, %.preheader.0 ], [ -4, %.preheader.1 ], [ -4, %.preheader.2 ], [ -4, %.preheader.3 ], [ -8, %.preheader9.2 ], [ 4, %.preheader12.2 ], [ 0, %.preheader15.2 ]

]]></Node>
<StgValue><ssdm name="block_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="3">
<![CDATA[
.loopexit3:2  %zext_ln299 = zext i3 %pos_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="4">
<![CDATA[
.loopexit3:3  %zext_ln299_1 = zext i4 %block_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit3:4  %B_L = add i5 %zext_ln299_1, %zext_ln299

]]></Node>
<StgValue><ssdm name="B_L"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="5">
<![CDATA[
.loopexit3:5  %zext_ln299_2 = zext i5 %B_L to i6

]]></Node>
<StgValue><ssdm name="zext_ln299_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit3:6  %icmp_ln301 = icmp eq i5 %B_L, 0

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="16">
<![CDATA[
.loopexit3:7  %trunc_ln301 = trunc i16 %x_read to i15

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3:8  br i1 %icmp_ln301, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln302 = add i5 %B_L, -1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="5">
<![CDATA[
:1  %zext_ln302 = zext i5 %add_ln302 to i15

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %shl_ln302 = shl i15 %trunc_ln301, %zext_ln302

]]></Node>
<StgValue><ssdm name="shl_ln302"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %index_0_in_in = phi i15 [ %shl_ln302, %3 ], [ %trunc_ln301, %.loopexit3 ]

]]></Node>
<StgValue><ssdm name="index_0_in_in"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %index = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %index_0_in_in, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln306 = zext i11 %index to i64

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %xf_division_lut_add = getelementptr inbounds [2049 x i16]* @xf_division_lut, i64 0, i64 %zext_ln306

]]></Node>
<StgValue><ssdm name="xf_division_lut_add"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="12">
<![CDATA[
:4  %xf_division_lut_loa = load i16* %xf_division_lut_add, align 2

]]></Node>
<StgValue><ssdm name="xf_division_lut_loa"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln307 = add i6 %M_read, 16

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %sub_ln307 = sub i6 %add_ln307, %zext_ln299_2

]]></Node>
<StgValue><ssdm name="sub_ln307"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="12">
<![CDATA[
:4  %xf_division_lut_loa = load i16* %xf_division_lut_add, align 2

]]></Node>
<StgValue><ssdm name="xf_division_lut_loa"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
:7  %zext_ln307 = zext i6 %sub_ln307 to i8

]]></Node>
<StgValue><ssdm name="zext_ln307"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %5

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %phi_ln311 = phi i8 [ %zext_ln307, %4 ], [ %N_read_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="phi_ln311"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %p_0_in = phi i16 [ %xf_division_lut_loa, %4 ], [ -1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0_in"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="16">
<![CDATA[
:2  %val = zext i16 %p_0_in to i32

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="40" op_0_bw="40" op_1_bw="32">
<![CDATA[
:3  %mrv = insertvalue { i32, i8 } undef, i32 %val, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
:4  %mrv_1 = insertvalue { i32, i8 } %mrv, i8 %phi_ln311, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="40">
<![CDATA[
:5  ret { i32, i8 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln311"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
