INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sources_1/new/fsm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sim_1/new/task2TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
