#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Mar 22 14:13:16 2016
# Process ID: 5528
# Log file: C:/vhdl_stuff/exam1/planAhead_run_2/planAhead.log
# Journal file: C:/vhdl_stuff/exam1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/vhdl_stuff/exam1/pa.fromNetlist.tcl
startgroup
set_property package_pin P143 [get_ports {data[0]}]
set_property package_pin P126 [get_ports {data[2]}]
set_property package_pin P114 [get_ports {data[4]}]
set_property package_pin P112 [get_ports {data[6]}]
set_property package_pin P144 [get_ports {data[7]}]
set_property package_pin P139 [get_ports {data[3]}]
set_property package_pin P133 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin P10 [get_ports g2]
endgroup
set_property compatible_config_modes {{Master Serial}} [current_design]
set_property prohibit 1 [get_sites P144]
report_drc -name drc_1
startgroup
set_property package_pin P142 [get_ports {data[7]}]
endgroup
startgroup
set_property package_pin P141 [get_ports {data[6]}]
endgroup
startgroup
set_property package_pin P138 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin P137 [get_ports {data[4]}]
endgroup
startgroup
set_property package_pin P121 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {data[2]}]
endgroup
startgroup
set_property package_pin P117 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin P116 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin P29 [get_ports b0]
endgroup
set_property package_pin "" [get_ports [list  clk_in]]
set_property package_pin "" [get_ports [list  wdi]]
startgroup
set_property package_pin P83 [get_ports rd_l]
endgroup
startgroup
set_property package_pin P62 [get_ports oe_l]
endgroup
startgroup
set_property package_pin P98 [get_ports rd_l]
endgroup
startgroup
set_property package_pin P83 [get_ports wdi]
endgroup
startgroup
set_property package_pin P80 [get_ports siwua]
endgroup
startgroup
set_property package_pin P99 [get_ports rxf_l]
endgroup
startgroup
set_property package_pin P78 [get_ports reset_l]
endgroup
startgroup
set_property package_pin P6 [get_ports r2]
endgroup
startgroup
set_property package_pin P7 [get_ports r1]
endgroup
startgroup
set_property package_pin P10 [get_ports g2]
endgroup
startgroup
set_property package_pin P33 [get_ports h_sync]
endgroup
startgroup
set_property package_pin P2 [get_ports g2]
endgroup
startgroup
set_property package_pin P10 [get_ports r2]
endgroup
startgroup
set_property package_pin P7 [get_ports r1]
endgroup
startgroup
set_property package_pin P5 [get_ports g1]
endgroup
startgroup
set_property package_pin P10 [get_ports r2]
endgroup
startgroup
set_property package_pin P11 [get_ports r1]
endgroup
startgroup
set_property package_pin P8 [get_ports r0]
endgroup
startgroup
set_property package_pin P32 [get_ports led]
endgroup
startgroup
set_property package_pin P17 [get_ports g0]
endgroup
startgroup
set_property package_pin P12 [get_ports r0]
endgroup
startgroup
set_property package_pin P62 [get_ports oe_l]
endgroup
startgroup
set_property package_pin P11 [get_ports r1]
endgroup
startgroup
set_property package_pin P100 [get_ports oe_l]
endgroup
startgroup
set_property package_pin P32 [get_ports led]
endgroup
set_property package_pin "" [get_ports [list  led]]
startgroup
set_property package_pin P7 [get_ports g2]
endgroup
startgroup
set_property package_pin P8 [get_ports g1]
endgroup
startgroup
set_property package_pin P9 [get_ports g0]
endgroup
set_property package_pin "" [get_ports [list  clk_in]]
startgroup
set_property package_pin P8 [get_ports g1]
endgroup
startgroup
set_property package_pin P84 [get_ports clk_in]
endgroup
startgroup
set_property package_pin P2 [get_ports b2]
endgroup
startgroup
set_property package_pin P5 [get_ports b1]
endgroup
report_drc -name drc_2
startgroup
set_property package_pin P6 [get_ports b0]
endgroup
set_property iostandard LVCMOS33 [get_ports [list wdi]]
report_drc -name drc_3
save_constraints
write_ucf C:/vhdl_stuff/exam1/planAhead_run_2/design_1.ucf -mode port
