<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="224" />
   <inputclock preferredWidth="143" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="213" />
   <clocksource preferredWidth="213" />
   <frequency preferredWidth="204" />
  </columns>
 </clocktable>
 <window width="1080" height="1040" x="0" y="0" />
 <library expandedCategories="Project" />
 <generation synthesis="VHDL" />
</preferences>
