0 0 500000 500000
source 0 0 0 0
num sink 32
1  120000 130000 35
2  400000 120000 35
3  130000 380000 35
4  370000 330000 35
5  120050 130050 35
6  400050 120050 35
7  130050 380050 35
8  370050 330050 35
9  120100 130100 35
10 400100 120100 35
11 130100 380100 35
12 370100 330100 35
13 120150 130150 35
14 400150 120150 35
15 130150 380150 35
16 370150 330150 35
17 120002 131002 35
18 400002 121002 35
19 130002 381002 35
20 370002 331002 35
21 120052 131052 35
22 400052 121052 35
23 130052 381052 35
24 370052 331052 35
25 120102 131102 35
26 400102 121102 35
27 130102 381102 35
28 370102 331102 35
29 120152 131152 35
30 400152 121152 35
31 130152 381152 35
32 370152 331152 35
num wirelib 2
0 0.0001 0.0002
1 0.0003 0.00016
num buflib 1
0 clkinv0.subckt 1 35 80 61.2
simulation vdd 1 1.2
limit slew 100
limit cap 5000
num blockage 4
100 100 100000 280000
100 300000 180000 340000
100 350000 100000 480000
210000 280000 350000 480000
