$date
	Sun Oct 23 03:50:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#390504
b10111 !
1"
#390506
b10111 &
b10111 %
1$
#390507
0"
#390510
b1000110 &
b1000110 %
#390514
b100011 &
b100011 %
#390518
b1101010 &
b1101010 %
#390522
b110101 &
b110101 %
#390526
b10100000 &
b10100000 %
#390530
b1010000 &
b1010000 %
#390534
b101000 &
b101000 %
#390538
b10100 &
b10100 %
#390542
b1010 &
b1010 %
#390546
b101 &
b101 %
#390550
b10000 &
b10000 %
#390554
b1000 &
b1000 %
#390558
b100 &
b100 %
#390562
b10 &
b10 %
#390566
b1 &
1#
b1 %
#390570
b0 &
b0 %
0#
0$
#1398402
b10101 &
b10101 %
1$
b10101 !
1"
#1398403
0"
#1398406
b1000000 &
b1000000 %
#1398410
b100000 &
b100000 %
#1398414
b10000 &
b10000 %
#1398418
b1000 &
b1000 %
#1398422
b100 &
b100 %
#1398426
b10 &
b10 %
#1398430
b1 &
1#
b1 %
#1398434
b0 &
b0 %
0#
0$
#2419614
b100 &
b100 %
1$
b100 !
1"
#2419615
0"
#2419618
b10 &
b10 %
#2419622
b1 &
1#
b1 %
#2419626
b0 &
b0 %
0#
0$
#4500012
