// Seed: 3191996883
module module_0 (
    input  tri0  id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  uwire id_6,
    output wor   id_7
);
  assign id_7 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5
    , id_9,
    output supply0 id_6,
    input wor id_7
);
  assign id_9 = 1'b0;
  tri id_10 = 1;
  module_0(
      id_1, id_0, id_4, id_1, id_4, id_5, id_1, id_0
  );
  always @(id_1 * 1) begin
    id_9 <= 1;
  end
endmodule
