// Seed: 313128015
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    output supply0 id_5
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  wand  id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri id_9
);
  always id_0 = id_7;
  xor primCall (id_0, id_8, id_9, id_1, id_7, id_2, id_4);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5,
      id_0
  );
  assign modCall_1.type_10 = 0;
endmodule
