 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:45:31 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_a[8] (input port clocked by clk)
  Endpoint: mac_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_a[8] (in)                            0.000      0.000 f
  U265/ZN (OR2_X2)                        0.064      0.064 f
  U433/ZN (OAI21_X1)                      0.036      0.101 r
  U465/ZN (OAI211_X1)                     0.049      0.150 f
  U471/ZN (NAND3_X1)                      0.038      0.188 r
  U324/ZN (AND3_X1)                       0.059      0.247 r
  U479/ZN (XNOR2_X1)                      0.078      0.325 r
  U337/ZN (AND2_X2)                       0.071      0.396 r
  U557/ZN (INV_X1)                        0.040      0.436 f
  U422/ZN (NAND2_X1)                      0.045      0.480 r
  U571/ZN (NAND2_X1)                      0.043      0.523 f
  U572/ZN (AOI22_X1)                      0.064      0.587 r
  U573/ZN (AND4_X1)                       0.070      0.657 r
  U633/ZN (NAND4_X1)                      0.044      0.701 f
  U411/ZN (AND3_X1)                       0.049      0.750 f
  U655/Z (MUX2_X1)                        0.067      0.817 f
  U679/ZN (NOR2_X1)                       0.065      0.882 r
  U351/ZN (NOR2_X1)                       0.034      0.916 f
  U350/ZN (XNOR2_X1)                      0.065      0.981 f
  U711/ZN (INV_X1)                        0.061      1.042 r
  U725/Z (MUX2_X1)                        0.096      1.139 f
  U772/ZN (NOR2_X1)                       0.043      1.182 r
  U451/ZN (NAND2_X1)                      0.035      1.217 f
  U402/ZN (OAI21_X1)                      0.052      1.269 r
  U399/ZN (NAND2_X1)                      0.036      1.305 f
  U346/ZN (AND2_X1)                       0.041      1.346 f
  U800/ZN (NOR2_X1)                       0.044      1.391 r
  U803/ZN (AOI211_X4)                     0.064      1.455 f
  U804/Z (BUF_X1)                         0.046      1.500 f
  U805/ZN (OAI22_X1)                      0.050      1.550 r
  mac_out[6] (out)                        0.002      1.552 r
  data arrival time                                  1.552

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.552
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.552


1
