module wideexpr_00670(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (+({({(ctrl[1]?2'sb00:6'sb111110),(ctrl[4]?5'sb00101:5'sb11111),(ctrl[2]?5'sb11100:6'sb101111)})>>>($signed((s6)|(4'sb1110))),&($signed((u3)>>(5'b11100))),~&({-(3'sb011),{s1,s1,4'sb1101,6'sb010110}}),((ctrl[7]?s3:s6))<<<(+((s1)+(4'sb0011)))}))&((3'sb010)>>>((-(((u5)&(2'sb01))>=({s3,s1})))<<(2'b11)));
  assign y1 = (ctrl[4]?$unsigned((ctrl[1]?s0:(($signed(4'sb0001))>(+(4'sb0110)))>>(3'sb111))):{4{(ctrl[6]?$signed(((u3)<<(s7))>>($unsigned(u6))):$signed({4{3'b110}}))}});
  assign y2 = (2'b00)<(((+(~&({2{s7}})))<=(4'sb0010))^(((({4{5'b11011}})>>(s3))>=($unsigned(s1)))!=(({s7,5'sb10100,s4,{s3,4'sb1110,5'b10110,1'sb1}})|($signed(u7)))));
  assign y3 = s4;
  assign y4 = (ctrl[6]?4'sb0000:$signed(+((ctrl[3]?3'sb110:$signed(u1)))));
  assign y5 = +((ctrl[0]?s4:(s6)<<<(~&((~^(+({2{$signed(6'sb001100)}})))<<<(~^((ctrl[1]?(ctrl[7]?(ctrl[1]?2'sb00:4'sb0011):(s5)^(s1)):(ctrl[7]?-(s4):5'sb10100))))))));
  assign y6 = (6'sb011011)!=($signed(2'sb11));
  assign y7 = (($unsigned((s5)!=({4{(ctrl[2]?s0:2'sb01)}})))&(({1{{4{(ctrl[3]?s0:s4)}}}})+($unsigned(3'b100))))-($unsigned(6'sb011110));
endmodule
