Begin Function 'rgb2hsv<9, 550, 598, 1>'

RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_5
local icmp_ln128 <icmp_128> <integer> <Comparator> 'icmp' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:128>
icmp_ln128 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:128
reg: icmp_ln128_reg_864[0:0] lv

local select_ln128 <select_128> <integer> <> 'select' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:128>
select_ln128 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:128
reg: select_ln128_reg_868[9:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage3)
# ST_8
local gmem1_addr <getelementptr_525> <integer> <> 'getelementptr' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/common/xf_structs.hpp:525>
gmem1_addr /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/common/xf_structs.hpp:525
reg: gmem1_addr_reg_883[63:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage74)
# ST_79
local r_V <> <integer> <> 'trunc' <>
r_V /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674
reg: r_V_reg_890[7:0] lv

local g_V <> <integer> <> 'partselect' <>
g_V /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674
reg: g_V_reg_896[7:0] lv

local b_V <> <integer> <> 'partselect' <>
b_V /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674
reg: b_V_reg_903[7:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage76)
# ST_81
local zext_ln123 <zext_123> <integer> <> 'zext' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:123>
zext_ln123 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:123
reg: zext_ln123_reg_916[8:0] lv

local zext_ln1526 <> <integer> <> 'zext' <>
zext_ln1526 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1526
reg: zext_ln1526_reg_923[8:0] lv

local xf_cv_icvSaturate8u_cv1_load <load_151> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:151>
xf_cv_icvSaturate8u_cv1_load /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:151
reg: xf_cv_icvSaturate8u_cv1_load_reg_929[7:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage77)
# ST_82
local zext_ln123_1 <zext_123> <integer> <> 'zext' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:123>
zext_ln123_1 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:123
reg: zext_ln123_1_reg_940[9:0] lv

local zext_ln1526_2 <> <integer> <> 'zext' <>
zext_ln1526_2 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1526
reg: zext_ln1526_2_reg_945[9:0] lv

local xf_cv_icvSaturate8u_cv1_load_2 <load_153> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:153>
xf_cv_icvSaturate8u_cv1_load_2 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:153
reg: xf_cv_icvSaturate8u_cv1_load_2_reg_955[7:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage78)
# ST_83
local v <add_152> <integer> <Arithmetic> 'add' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:152>
v /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:152
reg: v_reg_960[9:0] lv

local vmin_V <> <integer> <Arithmetic> 'sub' <>
vmin_V /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:871
reg: vmin_V_reg_965[7:0] lv

local zext_ln225_1 <> <integer> <> 'zext' <>
zext_ln225_1 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225
reg: zext_ln225_1_reg_970[8:0] lv

local add_ln223_2 <> <integer> <Arithmetic> 'add' <>
add_ln223_2 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:223
reg: add_ln223_2_reg_981[7:0] lv

local vr <> <integer> <Comparator> 'icmp' <>
vr /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1049
reg: vr_reg_987[0:0] lv

local vg <> <integer> <Comparator> 'icmp' <>
vg /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1049
reg: vg_reg_993[0:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage79)
# ST_84
local diff_V <> <integer> <Arithmetic> 'add' <>
diff_V /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:223
reg: diff_V_reg_999[7:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage80)
# ST_85
local ret_9 <> <integer> <Logic> 'and' <>
ret /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1527
reg: ret_9_reg_1022[8:0] lv

local and_ln161_2 <and_161> <integer> <Logic> 'and' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:161>
and_ln161_2 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:161
reg: and_ln161_2_reg_1027[12:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage83)
# ST_88
local op_assign_1 <partselect_166> <integer> <> 'partselect' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:166>
op_assign_1 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:166
reg: op_assign_1_reg_1042[7:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage84)
# ST_89
local add_ln165 <add_165> <integer> <Arithmetic> 'add' </home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:165>
add_ln165 /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_rgb2hsv.hpp:165
reg: add_ln165_reg_1047[7:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state1)
# ST_1
local p_read1_cast17 <> <integer> <> 'zext' <>
reg: p_read1_cast17_reg_843[19:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state4)
# ST_4
local bound <> <integer> <Arithmetic><MultiCycle> 'mul' <>
reg: bound_reg_859[19:0] lv


End Function 'rgb2hsv<9, 550, 598, 1>'

