

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Mar 26 08:54:22 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.965 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_compute_layer_0_0_0_s_fu_77  |compute_layer_0_0_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |call_ret1_relu_fu_83             |relu                   |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |grp_compute_layer_0_0_fu_119     |compute_layer_0_0      |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_sigmoid_fu_155               |sigmoid                |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        1|    305|      864|     9534|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|     1209|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|    305|     2073|     9576|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     13|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      4|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_compute_layer_0_0_fu_119     |compute_layer_0_0      |        0|     30|   97|   720|    0|
    |grp_compute_layer_0_0_0_s_fu_77  |compute_layer_0_0_0_s  |        0|    275|  765|  7785|    0|
    |call_ret1_relu_fu_83             |relu                   |        0|      0|    0|   896|    0|
    |grp_sigmoid_fu_155               |sigmoid                |        1|      0|    2|   133|    0|
    +---------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                            |                       |        1|    305|  864|  9534|    0|
    +---------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |data_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |data_V_ap_vld_preg    |   9|          2|    1|          2|
    |data_V_blk_n          |   9|          2|    1|          2|
    |data_V_in_sig         |   9|          2|  160|        320|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|  163|        326|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |data_V_ap_vld_preg               |    1|   0|    1|          0|
    |data_V_preg                      |  160|   0|  160|          0|
    |grp_sigmoid_fu_155_ap_start_reg  |    1|   0|    1|          0|
    |layer1_out_0_V_reg_583           |   16|   0|   16|          0|
    |layer1_out_10_V_reg_633          |   16|   0|   16|          0|
    |layer1_out_11_V_reg_638          |   16|   0|   16|          0|
    |layer1_out_12_V_reg_643          |   16|   0|   16|          0|
    |layer1_out_13_V_reg_648          |   16|   0|   16|          0|
    |layer1_out_14_V_reg_653          |   16|   0|   16|          0|
    |layer1_out_15_V_reg_658          |   16|   0|   16|          0|
    |layer1_out_16_V_reg_663          |   16|   0|   16|          0|
    |layer1_out_17_V_reg_668          |   16|   0|   16|          0|
    |layer1_out_18_V_reg_673          |   16|   0|   16|          0|
    |layer1_out_19_V_reg_678          |   16|   0|   16|          0|
    |layer1_out_1_V_reg_588           |   16|   0|   16|          0|
    |layer1_out_20_V_reg_683          |   16|   0|   16|          0|
    |layer1_out_21_V_reg_688          |   16|   0|   16|          0|
    |layer1_out_22_V_reg_693          |   16|   0|   16|          0|
    |layer1_out_23_V_reg_698          |   16|   0|   16|          0|
    |layer1_out_24_V_reg_703          |   16|   0|   16|          0|
    |layer1_out_25_V_reg_708          |   16|   0|   16|          0|
    |layer1_out_26_V_reg_713          |   16|   0|   16|          0|
    |layer1_out_27_V_reg_718          |   16|   0|   16|          0|
    |layer1_out_28_V_reg_723          |   16|   0|   16|          0|
    |layer1_out_29_V_reg_728          |   16|   0|   16|          0|
    |layer1_out_2_V_reg_593           |   16|   0|   16|          0|
    |layer1_out_30_V_reg_733          |   16|   0|   16|          0|
    |layer1_out_31_V_reg_738          |   16|   0|   16|          0|
    |layer1_out_3_V_reg_598           |   16|   0|   16|          0|
    |layer1_out_4_V_reg_603           |   16|   0|   16|          0|
    |layer1_out_5_V_reg_608           |   16|   0|   16|          0|
    |layer1_out_6_V_reg_613           |   16|   0|   16|          0|
    |layer1_out_7_V_reg_618           |   16|   0|   16|          0|
    |layer1_out_8_V_reg_623           |   16|   0|   16|          0|
    |layer1_out_9_V_reg_628           |   16|   0|   16|          0|
    |logits1_0_V_reg_423              |   16|   0|   16|          0|
    |logits1_10_V_reg_473             |   16|   0|   16|          0|
    |logits1_11_V_reg_478             |   16|   0|   16|          0|
    |logits1_12_V_reg_483             |   16|   0|   16|          0|
    |logits1_13_V_reg_488             |   16|   0|   16|          0|
    |logits1_14_V_reg_493             |   16|   0|   16|          0|
    |logits1_15_V_reg_498             |   16|   0|   16|          0|
    |logits1_16_V_reg_503             |   16|   0|   16|          0|
    |logits1_17_V_reg_508             |   16|   0|   16|          0|
    |logits1_18_V_reg_513             |   16|   0|   16|          0|
    |logits1_19_V_reg_518             |   16|   0|   16|          0|
    |logits1_1_V_reg_428              |   16|   0|   16|          0|
    |logits1_20_V_reg_523             |   16|   0|   16|          0|
    |logits1_21_V_reg_528             |   16|   0|   16|          0|
    |logits1_22_V_reg_533             |   16|   0|   16|          0|
    |logits1_23_V_reg_538             |   16|   0|   16|          0|
    |logits1_24_V_reg_543             |   16|   0|   16|          0|
    |logits1_25_V_reg_548             |   16|   0|   16|          0|
    |logits1_26_V_reg_553             |   16|   0|   16|          0|
    |logits1_27_V_reg_558             |   16|   0|   16|          0|
    |logits1_28_V_reg_563             |   16|   0|   16|          0|
    |logits1_29_V_reg_568             |   16|   0|   16|          0|
    |logits1_2_V_reg_433              |   16|   0|   16|          0|
    |logits1_30_V_reg_573             |   16|   0|   16|          0|
    |logits1_31_V_reg_578             |   16|   0|   16|          0|
    |logits1_3_V_reg_438              |   16|   0|   16|          0|
    |logits1_4_V_reg_443              |   16|   0|   16|          0|
    |logits1_5_V_reg_448              |   16|   0|   16|          0|
    |logits1_6_V_reg_453              |   16|   0|   16|          0|
    |logits1_7_V_reg_458              |   16|   0|   16|          0|
    |logits1_8_V_reg_463              |   16|   0|   16|          0|
    |logits1_9_V_reg_468              |   16|   0|   16|          0|
    |logits2_0_V_reg_743              |   16|   0|   16|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1209|   0| 1209|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|data_V_ap_vld          |  in |    1|   ap_vld   |     data_V     |    pointer   |
|data_V                 |  in |  160|   ap_vld   |     data_V     |    pointer   |
|res_V                  | out |   16|   ap_vld   |      res_V     |    pointer   |
|res_V_ap_vld           | out |    1|   ap_vld   |      res_V     |    pointer   |
|const_size_in          | out |   16|   ap_vld   |  const_size_in |    pointer   |
|const_size_in_ap_vld   | out |    1|   ap_vld   |  const_size_in |    pointer   |
|const_size_out         | out |   16|   ap_vld   | const_size_out |    pointer   |
|const_size_out_ap_vld  | out |    1|   ap_vld   | const_size_out |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

