/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  reg [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_16z = celloutsig_0_13z ? celloutsig_0_13z : celloutsig_0_8z;
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_0z[3]) & _00_);
  assign celloutsig_0_5z = ~((in_data[64] | celloutsig_0_2z) & celloutsig_0_13z);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_1_1z = celloutsig_1_0z[1] | ~(in_data[127]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_0_13z = celloutsig_0_3z ^ in_data[70];
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= in_data[110:104];
  assign { _01_[6:4], _00_, _01_[2:0] } = _10_;
  assign celloutsig_1_0z = in_data[103:99] / { 1'h1, in_data[163:160] };
  assign celloutsig_0_9z = { in_data[27:7], celloutsig_0_0z, celloutsig_0_5z } >= { in_data[93:86], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } >= { in_data[154:153], celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[36:25], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[27:18], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = ! { celloutsig_0_7z[6:5], celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_12z = ! { celloutsig_0_11z[2:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_21z = ! { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[95] & ~(in_data[63]);
  assign celloutsig_0_1z = in_data[9] & ~(celloutsig_0_0z);
  assign celloutsig_1_4z = in_data[174] & ~(celloutsig_1_2z[1]);
  assign celloutsig_1_18z = { _01_[2:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_14z } * { in_data[136:126], celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } * { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z * in_data[162:158];
  assign celloutsig_0_19z = - { celloutsig_0_11z[2:0], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_14z = celloutsig_1_2z >> { _00_, _01_[2:0], celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[48:39], celloutsig_0_10z, celloutsig_0_13z } <<< { in_data[94:91], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_6z[6:1], celloutsig_0_19z } ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_6z[7:2], celloutsig_0_5z };
  assign celloutsig_0_22z = ~((celloutsig_0_8z & celloutsig_0_20z[8]) | (celloutsig_0_21z & celloutsig_0_0z));
  assign _01_[3] = _00_;
  assign { out_data[144:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
