
08-FreeRTOS-Task-Notify.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c4c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08005dfc  08005dfc  00015dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f6c  08005f6c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005f6c  08005f6c  00015f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f74  08005f74  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f74  08005f74  00015f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f78  08005f78  00015f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000156d8  20000074  08005ff0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001574c  08005ff0  0002574c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016223  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c45  00000000  00000000  000362c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fd8  00000000  00000000  00038f10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e60  00000000  00000000  00039ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022a19  00000000  00000000  0003ad48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012d21  00000000  00000000  0005d761  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cfd5a  00000000  00000000  00070482  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001401dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004384  00000000  00000000  00140258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005de4 	.word	0x08005de4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08005de4 	.word	0x08005de4

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0080 	ldr.w	r0, [pc, #128]	; 8000278 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d32e      	bcc.n	800026a <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d312      	bcc.n	800023c <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000234:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 8000236:	2001      	movs	r0, #1
        POP      {R4-R7}
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023a:	4770      	bx	lr

0800023c <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 800023c:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 800023e:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000240:	d317      	bcc.n	8000272 <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000242:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000244:	1b12      	subs	r2, r2, r4

08000246 <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 8000246:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024a:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 800024e:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000250:	d1f9      	bne.n	8000246 <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000252:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000254:	d005      	beq.n	8000262 <_No2ChunkNeeded>

08000256 <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 8000256:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025a:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 800025e:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000260:	d1f9      	bne.n	8000256 <_LoopCopyAfterWrapAround>

08000262 <_No2ChunkNeeded>:
_No2ChunkNeeded:
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 8000262:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 8000264:	2001      	movs	r0, #1
        POP      {R4-R7}
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000268:	4770      	bx	lr

0800026a <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 800026a:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 800026c:	3801      	subs	r0, #1
        CMP      R0,R2
 800026e:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000270:	d2d1      	bcs.n	8000216 <_Case4>

08000272 <_Case3>:
_Case3:
        MOVS     R0,#+0
 8000272:	2000      	movs	r0, #0
        POP      {R4-R7}
 8000274:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 8000276:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000278:	200156a0 	.word	0x200156a0

0800027c <strlen>:
 800027c:	4603      	mov	r3, r0
 800027e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000282:	2a00      	cmp	r2, #0
 8000284:	d1fb      	bne.n	800027e <strlen+0x2>
 8000286:	1a18      	subs	r0, r3, r0
 8000288:	3801      	subs	r0, #1
 800028a:	4770      	bx	lr
 800028c:	0000      	movs	r0, r0
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b972 	b.w	800062c <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9e08      	ldr	r6, [sp, #32]
 8000366:	4604      	mov	r4, r0
 8000368:	4688      	mov	r8, r1
 800036a:	2b00      	cmp	r3, #0
 800036c:	d14b      	bne.n	8000406 <__udivmoddi4+0xa6>
 800036e:	428a      	cmp	r2, r1
 8000370:	4615      	mov	r5, r2
 8000372:	d967      	bls.n	8000444 <__udivmoddi4+0xe4>
 8000374:	fab2 f282 	clz	r2, r2
 8000378:	b14a      	cbz	r2, 800038e <__udivmoddi4+0x2e>
 800037a:	f1c2 0720 	rsb	r7, r2, #32
 800037e:	fa01 f302 	lsl.w	r3, r1, r2
 8000382:	fa20 f707 	lsr.w	r7, r0, r7
 8000386:	4095      	lsls	r5, r2
 8000388:	ea47 0803 	orr.w	r8, r7, r3
 800038c:	4094      	lsls	r4, r2
 800038e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000392:	0c23      	lsrs	r3, r4, #16
 8000394:	fbb8 f7fe 	udiv	r7, r8, lr
 8000398:	fa1f fc85 	uxth.w	ip, r5
 800039c:	fb0e 8817 	mls	r8, lr, r7, r8
 80003a0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003a4:	fb07 f10c 	mul.w	r1, r7, ip
 80003a8:	4299      	cmp	r1, r3
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x60>
 80003ac:	18eb      	adds	r3, r5, r3
 80003ae:	f107 30ff 	add.w	r0, r7, #4294967295
 80003b2:	f080 811b 	bcs.w	80005ec <__udivmoddi4+0x28c>
 80003b6:	4299      	cmp	r1, r3
 80003b8:	f240 8118 	bls.w	80005ec <__udivmoddi4+0x28c>
 80003bc:	3f02      	subs	r7, #2
 80003be:	442b      	add	r3, r5
 80003c0:	1a5b      	subs	r3, r3, r1
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003d0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d909      	bls.n	80003ec <__udivmoddi4+0x8c>
 80003d8:	192c      	adds	r4, r5, r4
 80003da:	f100 33ff 	add.w	r3, r0, #4294967295
 80003de:	f080 8107 	bcs.w	80005f0 <__udivmoddi4+0x290>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	f240 8104 	bls.w	80005f0 <__udivmoddi4+0x290>
 80003e8:	3802      	subs	r0, #2
 80003ea:	442c      	add	r4, r5
 80003ec:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003f0:	eba4 040c 	sub.w	r4, r4, ip
 80003f4:	2700      	movs	r7, #0
 80003f6:	b11e      	cbz	r6, 8000400 <__udivmoddi4+0xa0>
 80003f8:	40d4      	lsrs	r4, r2
 80003fa:	2300      	movs	r3, #0
 80003fc:	e9c6 4300 	strd	r4, r3, [r6]
 8000400:	4639      	mov	r1, r7
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0xbe>
 800040a:	2e00      	cmp	r6, #0
 800040c:	f000 80eb 	beq.w	80005e6 <__udivmoddi4+0x286>
 8000410:	2700      	movs	r7, #0
 8000412:	e9c6 0100 	strd	r0, r1, [r6]
 8000416:	4638      	mov	r0, r7
 8000418:	4639      	mov	r1, r7
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f783 	clz	r7, r3
 8000422:	2f00      	cmp	r7, #0
 8000424:	d147      	bne.n	80004b6 <__udivmoddi4+0x156>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0xd0>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80fa 	bhi.w	8000624 <__udivmoddi4+0x2c4>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0303 	sbc.w	r3, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	4698      	mov	r8, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d0e0      	beq.n	8000400 <__udivmoddi4+0xa0>
 800043e:	e9c6 4800 	strd	r4, r8, [r6]
 8000442:	e7dd      	b.n	8000400 <__udivmoddi4+0xa0>
 8000444:	b902      	cbnz	r2, 8000448 <__udivmoddi4+0xe8>
 8000446:	deff      	udf	#255	; 0xff
 8000448:	fab2 f282 	clz	r2, r2
 800044c:	2a00      	cmp	r2, #0
 800044e:	f040 808f 	bne.w	8000570 <__udivmoddi4+0x210>
 8000452:	1b49      	subs	r1, r1, r5
 8000454:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000458:	fa1f f885 	uxth.w	r8, r5
 800045c:	2701      	movs	r7, #1
 800045e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000462:	0c23      	lsrs	r3, r4, #16
 8000464:	fb0e 111c 	mls	r1, lr, ip, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb08 f10c 	mul.w	r1, r8, ip
 8000470:	4299      	cmp	r1, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x124>
 8000474:	18eb      	adds	r3, r5, r3
 8000476:	f10c 30ff 	add.w	r0, ip, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x122>
 800047c:	4299      	cmp	r1, r3
 800047e:	f200 80cd 	bhi.w	800061c <__udivmoddi4+0x2bc>
 8000482:	4684      	mov	ip, r0
 8000484:	1a59      	subs	r1, r3, r1
 8000486:	b2a3      	uxth	r3, r4
 8000488:	fbb1 f0fe 	udiv	r0, r1, lr
 800048c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000490:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000494:	fb08 f800 	mul.w	r8, r8, r0
 8000498:	45a0      	cmp	r8, r4
 800049a:	d907      	bls.n	80004ac <__udivmoddi4+0x14c>
 800049c:	192c      	adds	r4, r5, r4
 800049e:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x14a>
 80004a4:	45a0      	cmp	r8, r4
 80004a6:	f200 80b6 	bhi.w	8000616 <__udivmoddi4+0x2b6>
 80004aa:	4618      	mov	r0, r3
 80004ac:	eba4 0408 	sub.w	r4, r4, r8
 80004b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004b4:	e79f      	b.n	80003f6 <__udivmoddi4+0x96>
 80004b6:	f1c7 0c20 	rsb	ip, r7, #32
 80004ba:	40bb      	lsls	r3, r7
 80004bc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004c0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004c4:	fa01 f407 	lsl.w	r4, r1, r7
 80004c8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004cc:	fa21 f30c 	lsr.w	r3, r1, ip
 80004d0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004d4:	4325      	orrs	r5, r4
 80004d6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004da:	0c2c      	lsrs	r4, r5, #16
 80004dc:	fb08 3319 	mls	r3, r8, r9, r3
 80004e0:	fa1f fa8e 	uxth.w	sl, lr
 80004e4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004e8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ec:	429c      	cmp	r4, r3
 80004ee:	fa02 f207 	lsl.w	r2, r2, r7
 80004f2:	fa00 f107 	lsl.w	r1, r0, r7
 80004f6:	d90b      	bls.n	8000510 <__udivmoddi4+0x1b0>
 80004f8:	eb1e 0303 	adds.w	r3, lr, r3
 80004fc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000500:	f080 8087 	bcs.w	8000612 <__udivmoddi4+0x2b2>
 8000504:	429c      	cmp	r4, r3
 8000506:	f240 8084 	bls.w	8000612 <__udivmoddi4+0x2b2>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4473      	add	r3, lr
 8000510:	1b1b      	subs	r3, r3, r4
 8000512:	b2ad      	uxth	r5, r5
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3310 	mls	r3, r8, r0, r3
 800051c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000520:	fb00 fa0a 	mul.w	sl, r0, sl
 8000524:	45a2      	cmp	sl, r4
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x1da>
 8000528:	eb1e 0404 	adds.w	r4, lr, r4
 800052c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000530:	d26b      	bcs.n	800060a <__udivmoddi4+0x2aa>
 8000532:	45a2      	cmp	sl, r4
 8000534:	d969      	bls.n	800060a <__udivmoddi4+0x2aa>
 8000536:	3802      	subs	r0, #2
 8000538:	4474      	add	r4, lr
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	fba0 8902 	umull	r8, r9, r0, r2
 8000542:	eba4 040a 	sub.w	r4, r4, sl
 8000546:	454c      	cmp	r4, r9
 8000548:	46c2      	mov	sl, r8
 800054a:	464b      	mov	r3, r9
 800054c:	d354      	bcc.n	80005f8 <__udivmoddi4+0x298>
 800054e:	d051      	beq.n	80005f4 <__udivmoddi4+0x294>
 8000550:	2e00      	cmp	r6, #0
 8000552:	d069      	beq.n	8000628 <__udivmoddi4+0x2c8>
 8000554:	ebb1 050a 	subs.w	r5, r1, sl
 8000558:	eb64 0403 	sbc.w	r4, r4, r3
 800055c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000560:	40fd      	lsrs	r5, r7
 8000562:	40fc      	lsrs	r4, r7
 8000564:	ea4c 0505 	orr.w	r5, ip, r5
 8000568:	e9c6 5400 	strd	r5, r4, [r6]
 800056c:	2700      	movs	r7, #0
 800056e:	e747      	b.n	8000400 <__udivmoddi4+0xa0>
 8000570:	f1c2 0320 	rsb	r3, r2, #32
 8000574:	fa20 f703 	lsr.w	r7, r0, r3
 8000578:	4095      	lsls	r5, r2
 800057a:	fa01 f002 	lsl.w	r0, r1, r2
 800057e:	fa21 f303 	lsr.w	r3, r1, r3
 8000582:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000586:	4338      	orrs	r0, r7
 8000588:	0c01      	lsrs	r1, r0, #16
 800058a:	fbb3 f7fe 	udiv	r7, r3, lr
 800058e:	fa1f f885 	uxth.w	r8, r5
 8000592:	fb0e 3317 	mls	r3, lr, r7, r3
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb07 f308 	mul.w	r3, r7, r8
 800059e:	428b      	cmp	r3, r1
 80005a0:	fa04 f402 	lsl.w	r4, r4, r2
 80005a4:	d907      	bls.n	80005b6 <__udivmoddi4+0x256>
 80005a6:	1869      	adds	r1, r5, r1
 80005a8:	f107 3cff 	add.w	ip, r7, #4294967295
 80005ac:	d22f      	bcs.n	800060e <__udivmoddi4+0x2ae>
 80005ae:	428b      	cmp	r3, r1
 80005b0:	d92d      	bls.n	800060e <__udivmoddi4+0x2ae>
 80005b2:	3f02      	subs	r7, #2
 80005b4:	4429      	add	r1, r5
 80005b6:	1acb      	subs	r3, r1, r3
 80005b8:	b281      	uxth	r1, r0
 80005ba:	fbb3 f0fe 	udiv	r0, r3, lr
 80005be:	fb0e 3310 	mls	r3, lr, r0, r3
 80005c2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c6:	fb00 f308 	mul.w	r3, r0, r8
 80005ca:	428b      	cmp	r3, r1
 80005cc:	d907      	bls.n	80005de <__udivmoddi4+0x27e>
 80005ce:	1869      	adds	r1, r5, r1
 80005d0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005d4:	d217      	bcs.n	8000606 <__udivmoddi4+0x2a6>
 80005d6:	428b      	cmp	r3, r1
 80005d8:	d915      	bls.n	8000606 <__udivmoddi4+0x2a6>
 80005da:	3802      	subs	r0, #2
 80005dc:	4429      	add	r1, r5
 80005de:	1ac9      	subs	r1, r1, r3
 80005e0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005e4:	e73b      	b.n	800045e <__udivmoddi4+0xfe>
 80005e6:	4637      	mov	r7, r6
 80005e8:	4630      	mov	r0, r6
 80005ea:	e709      	b.n	8000400 <__udivmoddi4+0xa0>
 80005ec:	4607      	mov	r7, r0
 80005ee:	e6e7      	b.n	80003c0 <__udivmoddi4+0x60>
 80005f0:	4618      	mov	r0, r3
 80005f2:	e6fb      	b.n	80003ec <__udivmoddi4+0x8c>
 80005f4:	4541      	cmp	r1, r8
 80005f6:	d2ab      	bcs.n	8000550 <__udivmoddi4+0x1f0>
 80005f8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005fc:	eb69 020e 	sbc.w	r2, r9, lr
 8000600:	3801      	subs	r0, #1
 8000602:	4613      	mov	r3, r2
 8000604:	e7a4      	b.n	8000550 <__udivmoddi4+0x1f0>
 8000606:	4660      	mov	r0, ip
 8000608:	e7e9      	b.n	80005de <__udivmoddi4+0x27e>
 800060a:	4618      	mov	r0, r3
 800060c:	e795      	b.n	800053a <__udivmoddi4+0x1da>
 800060e:	4667      	mov	r7, ip
 8000610:	e7d1      	b.n	80005b6 <__udivmoddi4+0x256>
 8000612:	4681      	mov	r9, r0
 8000614:	e77c      	b.n	8000510 <__udivmoddi4+0x1b0>
 8000616:	3802      	subs	r0, #2
 8000618:	442c      	add	r4, r5
 800061a:	e747      	b.n	80004ac <__udivmoddi4+0x14c>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	442b      	add	r3, r5
 8000622:	e72f      	b.n	8000484 <__udivmoddi4+0x124>
 8000624:	4638      	mov	r0, r7
 8000626:	e708      	b.n	800043a <__udivmoddi4+0xda>
 8000628:	4637      	mov	r7, r6
 800062a:	e6e9      	b.n	8000400 <__udivmoddi4+0xa0>

0800062c <__aeabi_idiv0>:
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop

08000630 <USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void USART2_UART_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000634:	4b11      	ldr	r3, [pc, #68]	; (800067c <USART2_UART_Init+0x4c>)
 8000636:	4a12      	ldr	r2, [pc, #72]	; (8000680 <USART2_UART_Init+0x50>)
 8000638:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800063a:	4b10      	ldr	r3, [pc, #64]	; (800067c <USART2_UART_Init+0x4c>)
 800063c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000640:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <USART2_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000648:	4b0c      	ldr	r3, [pc, #48]	; (800067c <USART2_UART_Init+0x4c>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800064e:	4b0b      	ldr	r3, [pc, #44]	; (800067c <USART2_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000654:	4b09      	ldr	r3, [pc, #36]	; (800067c <USART2_UART_Init+0x4c>)
 8000656:	220c      	movs	r2, #12
 8000658:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065a:	4b08      	ldr	r3, [pc, #32]	; (800067c <USART2_UART_Init+0x4c>)
 800065c:	2200      	movs	r2, #0
 800065e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <USART2_UART_Init+0x4c>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000666:	4805      	ldr	r0, [pc, #20]	; (800067c <USART2_UART_Init+0x4c>)
 8000668:	f001 fab4 	bl	8001bd4 <HAL_UART_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000672:	f000 f973 	bl	800095c <Error_Handler>
  }

}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200155f8 	.word	0x200155f8
 8000680:	40004400 	.word	0x40004400

08000684 <UART2_write>:

void UART2_write(char data[]){
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) data, strlen(data), HAL_MAX_DELAY);
 800068c:	6878      	ldr	r0, [r7, #4]
 800068e:	f7ff fdf5 	bl	800027c <strlen>
 8000692:	4603      	mov	r3, r0
 8000694:	b29a      	uxth	r2, r3
 8000696:	f04f 33ff 	mov.w	r3, #4294967295
 800069a:	6879      	ldr	r1, [r7, #4]
 800069c:	4803      	ldr	r0, [pc, #12]	; (80006ac <UART2_write+0x28>)
 800069e:	f001 fae6 	bl	8001c6e <HAL_UART_Transmit>
}
 80006a2:	bf00      	nop
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	200155f8 	.word	0x200155f8

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af02      	add	r7, sp, #8
	//Habilito el contador de ciclo DWT
	DWT->CTRL |= (1<<0);
 80006b6:	4b17      	ldr	r3, [pc, #92]	; (8000714 <main+0x64>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a16      	ldr	r2, [pc, #88]	; (8000714 <main+0x64>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	6013      	str	r3, [r2, #0]

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80006c2:	f000 fa05 	bl	8000ad0 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80006c6:	f000 f835 	bl	8000734 <SystemClock_Config>

	/* Configure the peripherals */
	GPIO_Init();
 80006ca:	f000 f893 	bl	80007f4 <GPIO_Init>
	USART2_UART_Init();
 80006ce:	f7ff ffaf 	bl	8000630 <USART2_UART_Init>

	/* Configure the system clock */
	SEGGER_SYSVIEW_Conf();
 80006d2:	f003 fb13 	bl	8003cfc <SEGGER_SYSVIEW_Conf>
	SEGGER_SYSVIEW_Start();
 80006d6:	f004 f96b 	bl	80049b0 <SEGGER_SYSVIEW_Start>

	/* Create a taskk */
	//Tarea 1
	xTaskCreate(vled_task_Handler,"LED",500,NULL,2,&xTaskHandler1);
 80006da:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <main+0x68>)
 80006dc:	9301      	str	r3, [sp, #4]
 80006de:	2302      	movs	r3, #2
 80006e0:	9300      	str	r3, [sp, #0]
 80006e2:	2300      	movs	r3, #0
 80006e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006e8:	490c      	ldr	r1, [pc, #48]	; (800071c <main+0x6c>)
 80006ea:	480d      	ldr	r0, [pc, #52]	; (8000720 <main+0x70>)
 80006ec:	f002 f875 	bl	80027da <xTaskCreate>
	//tarea 2
	xTaskCreate(vbutton_task_Handler,"BUTTON",500,NULL,2,&xTaskHandler2);
 80006f0:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <main+0x74>)
 80006f2:	9301      	str	r3, [sp, #4]
 80006f4:	2302      	movs	r3, #2
 80006f6:	9300      	str	r3, [sp, #0]
 80006f8:	2300      	movs	r3, #0
 80006fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006fe:	490a      	ldr	r1, [pc, #40]	; (8000728 <main+0x78>)
 8000700:	480a      	ldr	r0, [pc, #40]	; (800072c <main+0x7c>)
 8000702:	f002 f86a 	bl	80027da <xTaskCreate>

	/* Start Message */
	//HAL_UART_Transmit(&huart2,(uint8_t*) "FreeRTOS Init\n", sizeof("FreeRTOS Init\n"), HAL_MAX_DELAY);
	UART2_write("FreeRTOS Init\n");
 8000706:	480a      	ldr	r0, [pc, #40]	; (8000730 <main+0x80>)
 8000708:	f7ff ffbc 	bl	8000684 <UART2_write>
	/* Init scheduler */
	//osKernelInitialize();

	/* Start scheduler */
	//osKernelStart();
	vTaskStartScheduler();
 800070c:	f002 f9bc 	bl	8002a88 <vTaskStartScheduler>

	while (1);
 8000710:	e7fe      	b.n	8000710 <main+0x60>
 8000712:	bf00      	nop
 8000714:	e0001000 	.word	0xe0001000
 8000718:	20000090 	.word	0x20000090
 800071c:	08005dfc 	.word	0x08005dfc
 8000720:	0800089d 	.word	0x0800089d
 8000724:	20000094 	.word	0x20000094
 8000728:	08005e00 	.word	0x08005e00
 800072c:	080008e9 	.word	0x080008e9
 8000730:	08005e08 	.word	0x08005e08

08000734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b096      	sub	sp, #88	; 0x58
 8000738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800073e:	2230      	movs	r2, #48	; 0x30
 8000740:	2100      	movs	r1, #0
 8000742:	4618      	mov	r0, r3
 8000744:	f004 ff4a 	bl	80055dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000764:	2301      	movs	r3, #1
 8000766:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800076c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076e:	2302      	movs	r3, #2
 8000770:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000772:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000776:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000778:	2308      	movs	r3, #8
 800077a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 336;
 800077c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000780:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000782:	2302      	movs	r3, #2
 8000784:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000786:	2307      	movs	r3, #7
 8000788:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800078e:	4618      	mov	r0, r3
 8000790:	f000 fcdc 	bl	800114c <HAL_RCC_OscConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800079a:	f000 f8df 	bl	800095c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079e:	230f      	movs	r3, #15
 80007a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a2:	2302      	movs	r3, #2
 80007a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	2105      	movs	r1, #5
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 ff35 	bl	800162c <HAL_RCC_ClockConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c8:	f000 f8c8 	bl	800095c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007cc:	2301      	movs	r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80007d0:	23c0      	movs	r3, #192	; 0xc0
 80007d2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80007d4:	2302      	movs	r3, #2
 80007d6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 f918 	bl	8001a10 <HAL_RCCEx_PeriphCLKConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80007e6:	f000 f8b9 	bl	800095c <Error_Handler>
  }
}
 80007ea:	bf00      	nop
 80007ec:	3758      	adds	r7, #88	; 0x58
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <GPIO_Init>:

void GPIO_Init(void){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b088      	sub	sp, #32
 80007f8:	af00      	add	r7, sp, #0

GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 030c 	add.w	r3, r7, #12
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]

/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOD_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	4b20      	ldr	r3, [pc, #128]	; (8000890 <GPIO_Init+0x9c>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a1f      	ldr	r2, [pc, #124]	; (8000890 <GPIO_Init+0x9c>)
 8000814:	f043 0308 	orr.w	r3, r3, #8
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <GPIO_Init+0x9c>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0308 	and.w	r3, r3, #8
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	68bb      	ldr	r3, [r7, #8]
__HAL_RCC_GPIOA_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	4b19      	ldr	r3, [pc, #100]	; (8000890 <GPIO_Init+0x9c>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a18      	ldr	r2, [pc, #96]	; (8000890 <GPIO_Init+0x9c>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b16      	ldr	r3, [pc, #88]	; (8000890 <GPIO_Init+0x9c>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000848:	4812      	ldr	r0, [pc, #72]	; (8000894 <GPIO_Init+0xa0>)
 800084a:	f000 fc4b 	bl	80010e4 <HAL_GPIO_WritePin>

/*Configure GPIO pins LED: LED_GREEN_PIN */
GPIO_InitStruct.Pin = LED_GREEN_PIN;
 800084e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000852:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000854:	2301      	movs	r3, #1
 8000856:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085c:	2300      	movs	r3, #0
 800085e:	61bb      	str	r3, [r7, #24]
HAL_GPIO_Init(LED_GREEN_PORT, &GPIO_InitStruct);
 8000860:	f107 030c 	add.w	r3, r7, #12
 8000864:	4619      	mov	r1, r3
 8000866:	480b      	ldr	r0, [pc, #44]	; (8000894 <GPIO_Init+0xa0>)
 8000868:	f000 fa8a 	bl	8000d80 <HAL_GPIO_Init>

/*Configure GPIO pins LED: LED_GREEN_PIN */
GPIO_InitStruct.Pin = BUTTON_PIN;
 800086c:	2301      	movs	r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	61bb      	str	r3, [r7, #24]
HAL_GPIO_Init(BUTTON_PORT, &GPIO_InitStruct);
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	4619      	mov	r1, r3
 8000882:	4805      	ldr	r0, [pc, #20]	; (8000898 <GPIO_Init+0xa4>)
 8000884:	f000 fa7c 	bl	8000d80 <HAL_GPIO_Init>

}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800
 8000894:	40020c00 	.word	0x40020c00
 8000898:	40020000 	.word	0x40020000

0800089c <vled_task_Handler>:

/**
  * @brief  Function of task1.
  * @retval None
  */
void vled_task_Handler(void *params){
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]

	uint32_t current_notification_value=0; //Para eIncrement
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]

	while(1){

		//if(xTaskNotifyWait(0,0,NULL,portMAX_DELAY) == pdTRUE) //Para eNoAction
		if(xTaskNotifyWait(0,0,&current_notification_value,portMAX_DELAY) == pdTRUE)	//Para eIncrement
 80008a8:	f107 020c 	add.w	r2, r7, #12
 80008ac:	f04f 33ff 	mov.w	r3, #4294967295
 80008b0:	2100      	movs	r1, #0
 80008b2:	2000      	movs	r0, #0
 80008b4:	f002 fc1c 	bl	80030f0 <xTaskNotifyWait>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d1f4      	bne.n	80008a8 <vled_task_Handler+0xc>
		{
			HAL_GPIO_TogglePin(LED_GREEN_PORT, LED_GREEN_PIN);
 80008be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008c2:	4806      	ldr	r0, [pc, #24]	; (80008dc <vled_task_Handler+0x40>)
 80008c4:	f000 fc27 	bl	8001116 <HAL_GPIO_TogglePin>
			//UART2_write("Notificacion Recibida\r\n");	//Para eNoAction
			sprintf(msg,"Notificacion Recibida: Boton presionado: %ld \r\n",current_notification_value); //Para eIncrement
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	461a      	mov	r2, r3
 80008cc:	4904      	ldr	r1, [pc, #16]	; (80008e0 <vled_task_Handler+0x44>)
 80008ce:	4805      	ldr	r0, [pc, #20]	; (80008e4 <vled_task_Handler+0x48>)
 80008d0:	f004 fe8c 	bl	80055ec <siprintf>
			UART2_write(msg); //Para eIncrement
 80008d4:	4803      	ldr	r0, [pc, #12]	; (80008e4 <vled_task_Handler+0x48>)
 80008d6:	f7ff fed5 	bl	8000684 <UART2_write>
		if(xTaskNotifyWait(0,0,&current_notification_value,portMAX_DELAY) == pdTRUE)	//Para eIncrement
 80008da:	e7e5      	b.n	80008a8 <vled_task_Handler+0xc>
 80008dc:	40020c00 	.word	0x40020c00
 80008e0:	08005e18 	.word	0x08005e18
 80008e4:	20015638 	.word	0x20015638

080008e8 <vbutton_task_Handler>:

/**
  * @brief  Function of task2.
  * @retval None
  */
void vbutton_task_Handler(void *params){
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

	while(1){

		if(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN))
 80008f0:	2101      	movs	r1, #1
 80008f2:	4808      	ldr	r0, [pc, #32]	; (8000914 <vbutton_task_Handler+0x2c>)
 80008f4:	f000 fbde 	bl	80010b4 <HAL_GPIO_ReadPin>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d0f8      	beq.n	80008f0 <vbutton_task_Handler+0x8>
		{
			rtos_delay(100);
 80008fe:	2064      	movs	r0, #100	; 0x64
 8000900:	f000 f80c 	bl	800091c <rtos_delay>
			//xTaskNotify(xTaskHandler1,0x0,eNoAction);	//Para eNoAction
			xTaskNotify(xTaskHandler1,0x0,eIncrement);	//Para eIncrement
 8000904:	4b04      	ldr	r3, [pc, #16]	; (8000918 <vbutton_task_Handler+0x30>)
 8000906:	6818      	ldr	r0, [r3, #0]
 8000908:	2300      	movs	r3, #0
 800090a:	2202      	movs	r2, #2
 800090c:	2100      	movs	r1, #0
 800090e:	f002 fc53 	bl	80031b8 <xTaskGenericNotify>
		if(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN))
 8000912:	e7ed      	b.n	80008f0 <vbutton_task_Handler+0x8>
 8000914:	40020000 	.word	0x40020000
 8000918:	20000090 	.word	0x20000090

0800091c <rtos_delay>:

	}

}

void rtos_delay(uint32_t delay_in_ms){
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

	//Current tick
	uint32_t current_tick_count = xTaskGetTickCount();
 8000924:	f002 f9bc 	bl	8002ca0 <xTaskGetTickCount>
 8000928:	60f8      	str	r0, [r7, #12]

	//MiliSeconds to Ticks
	uint32_t delay_in_ticks= (delay_in_ms * configTICK_RATE_HZ) / 1000;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000930:	fb02 f303 	mul.w	r3, r2, r3
 8000934:	4a08      	ldr	r2, [pc, #32]	; (8000958 <rtos_delay+0x3c>)
 8000936:	fba2 2303 	umull	r2, r3, r2, r3
 800093a:	099b      	lsrs	r3, r3, #6
 800093c:	60bb      	str	r3, [r7, #8]

	//delay
	while(xTaskGetTickCount()< (current_tick_count + delay_in_ticks) );
 800093e:	bf00      	nop
 8000940:	f002 f9ae 	bl	8002ca0 <xTaskGetTickCount>
 8000944:	4601      	mov	r1, r0
 8000946:	68fa      	ldr	r2, [r7, #12]
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	4413      	add	r3, r2
 800094c:	4299      	cmp	r1, r3
 800094e:	d3f7      	bcc.n	8000940 <rtos_delay+0x24>

}
 8000950:	bf00      	nop
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	10624dd3 	.word	0x10624dd3

0800095c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* User can add his own implementation to report the HAL error return state */

}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <HAL_MspInit>:
/**
  * Initializes the Global MSP.
  */

void HAL_MspInit(void)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	af00      	add	r7, sp, #0

	/*Group Interrupt*/
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800096e:	2003      	movs	r0, #3
 8000970:	f000 f9d2 	bl	8000d18 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
	HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000974:	2200      	movs	r2, #0
 8000976:	210f      	movs	r1, #15
 8000978:	f06f 0001 	mvn.w	r0, #1
 800097c:	f000 f9d7 	bl	8000d2e <HAL_NVIC_SetPriority>

}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}

08000984 <HAL_UART_MspInit>:

/**
  * Initializes the UART MSP.
  */
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	; 0x28
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a19      	ldr	r2, [pc, #100]	; (8000a08 <HAL_UART_MspInit+0x84>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d12b      	bne.n	80009fe <HAL_UART_MspInit+0x7a>
  {

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	4b18      	ldr	r3, [pc, #96]	; (8000a0c <HAL_UART_MspInit+0x88>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	4a17      	ldr	r2, [pc, #92]	; (8000a0c <HAL_UART_MspInit+0x88>)
 80009b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b4:	6413      	str	r3, [r2, #64]	; 0x40
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <HAL_UART_MspInit+0x88>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <HAL_UART_MspInit+0x88>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a10      	ldr	r2, [pc, #64]	; (8000a0c <HAL_UART_MspInit+0x88>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <HAL_UART_MspInit+0x88>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009de:	230c      	movs	r3, #12
 80009e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	2302      	movs	r3, #2
 80009e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ea:	2303      	movs	r3, #3
 80009ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009ee:	2307      	movs	r3, #7
 80009f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	4619      	mov	r1, r3
 80009f8:	4805      	ldr	r0, [pc, #20]	; (8000a10 <HAL_UART_MspInit+0x8c>)
 80009fa:	f000 f9c1 	bl	8000d80 <HAL_GPIO_Init>

  }
}
 80009fe:	bf00      	nop
 8000a00:	3728      	adds	r7, #40	; 0x28
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40004400 	.word	0x40004400
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40020000 	.word	0x40020000

08000a14 <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0

}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr

08000a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0

  while (1)
 8000a26:	e7fe      	b.n	8000a26 <HardFault_Handler+0x4>

08000a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0

  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <MemManage_Handler+0x4>

08000a2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <BusFault_Handler+0x4>

08000a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0

  while (1)
 8000a38:	e7fe      	b.n	8000a38 <UsageFault_Handler+0x4>

08000a3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a3e:	f000 f899 	bl	8000b74 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000a42:	f002 fe99 	bl	8003778 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
	...

08000a4c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <_sbrk+0x50>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d102      	bne.n	8000a62 <_sbrk+0x16>
		heap_end = &end;
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <_sbrk+0x50>)
 8000a5e:	4a10      	ldr	r2, [pc, #64]	; (8000aa0 <_sbrk+0x54>)
 8000a60:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <_sbrk+0x50>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <_sbrk+0x50>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4413      	add	r3, r2
 8000a70:	466a      	mov	r2, sp
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d907      	bls.n	8000a86 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000a76:	f004 fd6d 	bl	8005554 <__errno>
 8000a7a:	4602      	mov	r2, r0
 8000a7c:	230c      	movs	r3, #12
 8000a7e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000a80:	f04f 33ff 	mov.w	r3, #4294967295
 8000a84:	e006      	b.n	8000a94 <_sbrk+0x48>
	}

	heap_end += incr;
 8000a86:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <_sbrk+0x50>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	4a03      	ldr	r2, [pc, #12]	; (8000a9c <_sbrk+0x50>)
 8000a90:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000a92:	68fb      	ldr	r3, [r7, #12]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000098 	.word	0x20000098
 8000aa0:	20015750 	.word	0x20015750

08000aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <SystemInit+0x28>)
 8000aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aae:	4a07      	ldr	r2, [pc, #28]	; (8000acc <SystemInit+0x28>)
 8000ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ab8:	4b04      	ldr	r3, [pc, #16]	; (8000acc <SystemInit+0x28>)
 8000aba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000abe:	609a      	str	r2, [r3, #8]
#endif
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <HAL_Init+0x40>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a0d      	ldr	r2, [pc, #52]	; (8000b10 <HAL_Init+0x40>)
 8000ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ade:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ae0:	4b0b      	ldr	r3, [pc, #44]	; (8000b10 <HAL_Init+0x40>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a0a      	ldr	r2, [pc, #40]	; (8000b10 <HAL_Init+0x40>)
 8000ae6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000aea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <HAL_Init+0x40>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a07      	ldr	r2, [pc, #28]	; (8000b10 <HAL_Init+0x40>)
 8000af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af8:	2003      	movs	r0, #3
 8000afa:	f000 f90d 	bl	8000d18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000afe:	200f      	movs	r0, #15
 8000b00:	f000 f808 	bl	8000b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b04:	f7ff ff31 	bl	800096a <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40023c00 	.word	0x40023c00

08000b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <HAL_InitTick+0x54>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <HAL_InitTick+0x58>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	4619      	mov	r1, r3
 8000b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 f917 	bl	8000d66 <HAL_SYSTICK_Config>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e00e      	b.n	8000b60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2b0f      	cmp	r3, #15
 8000b46:	d80a      	bhi.n	8000b5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	f000 f8ed 	bl	8000d2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b54:	4a06      	ldr	r2, [pc, #24]	; (8000b70 <HAL_InitTick+0x5c>)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e000      	b.n	8000b60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	20000004 	.word	0x20000004

08000b74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_IncTick+0x20>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <HAL_IncTick+0x24>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4413      	add	r3, r2
 8000b84:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <HAL_IncTick+0x24>)
 8000b86:	6013      	str	r3, [r2, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	20000008 	.word	0x20000008
 8000b98:	2001569c 	.word	0x2001569c

08000b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba0:	4b03      	ldr	r3, [pc, #12]	; (8000bb0 <HAL_GetTick+0x14>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	2001569c 	.word	0x2001569c

08000bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f003 0307 	and.w	r3, r3, #7
 8000bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bca:	68ba      	ldr	r2, [r7, #8]
 8000bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be6:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	60d3      	str	r3, [r2, #12]
}
 8000bec:	bf00      	nop
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c00:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <__NVIC_GetPriorityGrouping+0x18>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	0a1b      	lsrs	r3, r3, #8
 8000c06:	f003 0307 	and.w	r3, r3, #7
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	6039      	str	r1, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	db0a      	blt.n	8000c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	490c      	ldr	r1, [pc, #48]	; (8000c64 <__NVIC_SetPriority+0x4c>)
 8000c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c36:	0112      	lsls	r2, r2, #4
 8000c38:	b2d2      	uxtb	r2, r2
 8000c3a:	440b      	add	r3, r1
 8000c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c40:	e00a      	b.n	8000c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4908      	ldr	r1, [pc, #32]	; (8000c68 <__NVIC_SetPriority+0x50>)
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	3b04      	subs	r3, #4
 8000c50:	0112      	lsls	r2, r2, #4
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	440b      	add	r3, r1
 8000c56:	761a      	strb	r2, [r3, #24]
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000e100 	.word	0xe000e100
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b089      	sub	sp, #36	; 0x24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	f1c3 0307 	rsb	r3, r3, #7
 8000c86:	2b04      	cmp	r3, #4
 8000c88:	bf28      	it	cs
 8000c8a:	2304      	movcs	r3, #4
 8000c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3304      	adds	r3, #4
 8000c92:	2b06      	cmp	r3, #6
 8000c94:	d902      	bls.n	8000c9c <NVIC_EncodePriority+0x30>
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3b03      	subs	r3, #3
 8000c9a:	e000      	b.n	8000c9e <NVIC_EncodePriority+0x32>
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43da      	mvns	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	401a      	ands	r2, r3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbe:	43d9      	mvns	r1, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	4313      	orrs	r3, r2
         );
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3724      	adds	r7, #36	; 0x24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
	...

08000cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ce4:	d301      	bcc.n	8000cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e00f      	b.n	8000d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cea:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <SysTick_Config+0x40>)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cf2:	210f      	movs	r1, #15
 8000cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf8:	f7ff ff8e 	bl	8000c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <SysTick_Config+0x40>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d02:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <SysTick_Config+0x40>)
 8000d04:	2207      	movs	r2, #7
 8000d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	e000e010 	.word	0xe000e010

08000d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff ff47 	bl	8000bb4 <__NVIC_SetPriorityGrouping>
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	4603      	mov	r3, r0
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d40:	f7ff ff5c 	bl	8000bfc <__NVIC_GetPriorityGrouping>
 8000d44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	68b9      	ldr	r1, [r7, #8]
 8000d4a:	6978      	ldr	r0, [r7, #20]
 8000d4c:	f7ff ff8e 	bl	8000c6c <NVIC_EncodePriority>
 8000d50:	4602      	mov	r2, r0
 8000d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d56:	4611      	mov	r1, r2
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff5d 	bl	8000c18 <__NVIC_SetPriority>
}
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffb0 	bl	8000cd4 <SysTick_Config>
 8000d74:	4603      	mov	r3, r0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	; 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	e16b      	b.n	8001074 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	f040 815a 	bne.w	800106e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d00b      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d007      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dce:	2b11      	cmp	r3, #17
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b12      	cmp	r3, #18
 8000dd8:	d130      	bne.n	8000e3c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2203      	movs	r2, #3
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e10:	2201      	movs	r2, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	091b      	lsrs	r3, r3, #4
 8000e26:	f003 0201 	and.w	r2, r3, #1
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d003      	beq.n	8000e7c <HAL_GPIO_Init+0xfc>
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2b12      	cmp	r3, #18
 8000e7a:	d123      	bne.n	8000ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	08da      	lsrs	r2, r3, #3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3208      	adds	r2, #8
 8000e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	691a      	ldr	r2, [r3, #16]
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	08da      	lsrs	r2, r3, #3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3208      	adds	r2, #8
 8000ebe:	69b9      	ldr	r1, [r7, #24]
 8000ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	2203      	movs	r2, #3
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0203 	and.w	r2, r3, #3
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f000 80b4 	beq.w	800106e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b5f      	ldr	r3, [pc, #380]	; (8001088 <HAL_GPIO_Init+0x308>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0e:	4a5e      	ldr	r2, [pc, #376]	; (8001088 <HAL_GPIO_Init+0x308>)
 8000f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f14:	6453      	str	r3, [r2, #68]	; 0x44
 8000f16:	4b5c      	ldr	r3, [pc, #368]	; (8001088 <HAL_GPIO_Init+0x308>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f22:	4a5a      	ldr	r2, [pc, #360]	; (800108c <HAL_GPIO_Init+0x30c>)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	089b      	lsrs	r3, r3, #2
 8000f28:	3302      	adds	r3, #2
 8000f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	220f      	movs	r2, #15
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a51      	ldr	r2, [pc, #324]	; (8001090 <HAL_GPIO_Init+0x310>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d02b      	beq.n	8000fa6 <HAL_GPIO_Init+0x226>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a50      	ldr	r2, [pc, #320]	; (8001094 <HAL_GPIO_Init+0x314>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d025      	beq.n	8000fa2 <HAL_GPIO_Init+0x222>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a4f      	ldr	r2, [pc, #316]	; (8001098 <HAL_GPIO_Init+0x318>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d01f      	beq.n	8000f9e <HAL_GPIO_Init+0x21e>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a4e      	ldr	r2, [pc, #312]	; (800109c <HAL_GPIO_Init+0x31c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d019      	beq.n	8000f9a <HAL_GPIO_Init+0x21a>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a4d      	ldr	r2, [pc, #308]	; (80010a0 <HAL_GPIO_Init+0x320>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d013      	beq.n	8000f96 <HAL_GPIO_Init+0x216>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4c      	ldr	r2, [pc, #304]	; (80010a4 <HAL_GPIO_Init+0x324>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d00d      	beq.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4b      	ldr	r2, [pc, #300]	; (80010a8 <HAL_GPIO_Init+0x328>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d007      	beq.n	8000f8e <HAL_GPIO_Init+0x20e>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a4a      	ldr	r2, [pc, #296]	; (80010ac <HAL_GPIO_Init+0x32c>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d101      	bne.n	8000f8a <HAL_GPIO_Init+0x20a>
 8000f86:	2307      	movs	r3, #7
 8000f88:	e00e      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000f8a:	2308      	movs	r3, #8
 8000f8c:	e00c      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000f8e:	2306      	movs	r3, #6
 8000f90:	e00a      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000f92:	2305      	movs	r3, #5
 8000f94:	e008      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000f96:	2304      	movs	r3, #4
 8000f98:	e006      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	e004      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	e002      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <HAL_GPIO_Init+0x228>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	f002 0203 	and.w	r2, r2, #3
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	4093      	lsls	r3, r2
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fb8:	4934      	ldr	r1, [pc, #208]	; (800108c <HAL_GPIO_Init+0x30c>)
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	089b      	lsrs	r3, r3, #2
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fc6:	4b3a      	ldr	r3, [pc, #232]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fea:	4a31      	ldr	r2, [pc, #196]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ff0:	4b2f      	ldr	r3, [pc, #188]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001014:	4a26      	ldr	r2, [pc, #152]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800101a:	4b25      	ldr	r3, [pc, #148]	; (80010b0 <HAL_GPIO_Init+0x330>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	43db      	mvns	r3, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4013      	ands	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800103e:	4a1c      	ldr	r2, [pc, #112]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001044:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	43db      	mvns	r3, r3
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4013      	ands	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d003      	beq.n	8001068 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001068:	4a11      	ldr	r2, [pc, #68]	; (80010b0 <HAL_GPIO_Init+0x330>)
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3301      	adds	r3, #1
 8001072:	61fb      	str	r3, [r7, #28]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	2b0f      	cmp	r3, #15
 8001078:	f67f ae90 	bls.w	8000d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800107c:	bf00      	nop
 800107e:	3724      	adds	r7, #36	; 0x24
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	40023800 	.word	0x40023800
 800108c:	40013800 	.word	0x40013800
 8001090:	40020000 	.word	0x40020000
 8001094:	40020400 	.word	0x40020400
 8001098:	40020800 	.word	0x40020800
 800109c:	40020c00 	.word	0x40020c00
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40021400 	.word	0x40021400
 80010a8:	40021800 	.word	0x40021800
 80010ac:	40021c00 	.word	0x40021c00
 80010b0:	40013c00 	.word	0x40013c00

080010b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	460b      	mov	r3, r1
 80010be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691a      	ldr	r2, [r3, #16]
 80010c4:	887b      	ldrh	r3, [r7, #2]
 80010c6:	4013      	ands	r3, r2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d002      	beq.n	80010d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010cc:	2301      	movs	r3, #1
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	e001      	b.n	80010d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
 80010f0:	4613      	mov	r3, r2
 80010f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010f4:	787b      	ldrb	r3, [r7, #1]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010fa:	887a      	ldrh	r2, [r7, #2]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001100:	e003      	b.n	800110a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001102:	887b      	ldrh	r3, [r7, #2]
 8001104:	041a      	lsls	r2, r3, #16
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	619a      	str	r2, [r3, #24]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	460b      	mov	r3, r1
 8001120:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	695a      	ldr	r2, [r3, #20]
 8001126:	887b      	ldrh	r3, [r7, #2]
 8001128:	401a      	ands	r2, r3
 800112a:	887b      	ldrh	r3, [r7, #2]
 800112c:	429a      	cmp	r2, r3
 800112e:	d104      	bne.n	800113a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001130:	887b      	ldrh	r3, [r7, #2]
 8001132:	041a      	lsls	r2, r3, #16
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001138:	e002      	b.n	8001140 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800113a:	887a      	ldrh	r2, [r7, #2]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	619a      	str	r2, [r3, #24]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e25b      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	2b00      	cmp	r3, #0
 8001168:	d075      	beq.n	8001256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800116a:	4ba3      	ldr	r3, [pc, #652]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 030c 	and.w	r3, r3, #12
 8001172:	2b04      	cmp	r3, #4
 8001174:	d00c      	beq.n	8001190 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001176:	4ba0      	ldr	r3, [pc, #640]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800117e:	2b08      	cmp	r3, #8
 8001180:	d112      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001182:	4b9d      	ldr	r3, [pc, #628]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800118a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800118e:	d10b      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001190:	4b99      	ldr	r3, [pc, #612]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d05b      	beq.n	8001254 <HAL_RCC_OscConfig+0x108>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d157      	bne.n	8001254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e236      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b0:	d106      	bne.n	80011c0 <HAL_RCC_OscConfig+0x74>
 80011b2:	4b91      	ldr	r3, [pc, #580]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a90      	ldr	r2, [pc, #576]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01d      	b.n	80011fc <HAL_RCC_OscConfig+0xb0>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0x98>
 80011ca:	4b8b      	ldr	r3, [pc, #556]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a8a      	ldr	r2, [pc, #552]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	4b88      	ldr	r3, [pc, #544]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a87      	ldr	r2, [pc, #540]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0xb0>
 80011e4:	4b84      	ldr	r3, [pc, #528]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a83      	ldr	r2, [pc, #524]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b81      	ldr	r3, [pc, #516]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a80      	ldr	r2, [pc, #512]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fcca 	bl	8000b9c <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800120c:	f7ff fcc6 	bl	8000b9c <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b64      	cmp	r3, #100	; 0x64
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e1fb      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	4b76      	ldr	r3, [pc, #472]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0xc0>
 800122a:	e014      	b.n	8001256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fcb6 	bl	8000b9c <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fcb2 	bl	8000b9c <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	; 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e1e7      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	4b6c      	ldr	r3, [pc, #432]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0xe8>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001262:	4b65      	ldr	r3, [pc, #404]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800126e:	4b62      	ldr	r3, [pc, #392]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001276:	2b08      	cmp	r3, #8
 8001278:	d11c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800127a:	4b5f      	ldr	r3, [pc, #380]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d116      	bne.n	80012b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001286:	4b5c      	ldr	r3, [pc, #368]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_RCC_OscConfig+0x152>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e1bb      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b56      	ldr	r3, [pc, #344]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4952      	ldr	r1, [pc, #328]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b2:	e03a      	b.n	800132a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012bc:	4b4f      	ldr	r3, [pc, #316]	; (80013fc <HAL_RCC_OscConfig+0x2b0>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c2:	f7ff fc6b 	bl	8000b9c <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012ca:	f7ff fc67 	bl	8000b9c <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e19c      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	4b46      	ldr	r3, [pc, #280]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0f0      	beq.n	80012ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b43      	ldr	r3, [pc, #268]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4940      	ldr	r1, [pc, #256]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fe:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <HAL_RCC_OscConfig+0x2b0>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001304:	f7ff fc4a 	bl	8000b9c <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800130c:	f7ff fc46 	bl	8000b9c <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e17b      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	4b36      	ldr	r3, [pc, #216]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	2b00      	cmp	r3, #0
 8001334:	d030      	beq.n	8001398 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d016      	beq.n	800136c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800133e:	4b30      	ldr	r3, [pc, #192]	; (8001400 <HAL_RCC_OscConfig+0x2b4>)
 8001340:	2201      	movs	r2, #1
 8001342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001344:	f7ff fc2a 	bl	8000b9c <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fc26 	bl	8000b9c <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e15b      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	4b26      	ldr	r3, [pc, #152]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x200>
 800136a:	e015      	b.n	8001398 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800136c:	4b24      	ldr	r3, [pc, #144]	; (8001400 <HAL_RCC_OscConfig+0x2b4>)
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001372:	f7ff fc13 	bl	8000b9c <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800137a:	f7ff fc0f 	bl	8000b9c <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e144      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800138c:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 800138e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f0      	bne.n	800137a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 80a0 	beq.w	80014e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013aa:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10f      	bne.n	80013d6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	4a0e      	ldr	r2, [pc, #56]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c4:	6413      	str	r3, [r2, #64]	; 0x40
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <HAL_RCC_OscConfig+0x2ac>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013d2:	2301      	movs	r3, #1
 80013d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d6:	4b0b      	ldr	r3, [pc, #44]	; (8001404 <HAL_RCC_OscConfig+0x2b8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d121      	bne.n	8001426 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013e2:	4b08      	ldr	r3, [pc, #32]	; (8001404 <HAL_RCC_OscConfig+0x2b8>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a07      	ldr	r2, [pc, #28]	; (8001404 <HAL_RCC_OscConfig+0x2b8>)
 80013e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ee:	f7ff fbd5 	bl	8000b9c <HAL_GetTick>
 80013f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f4:	e011      	b.n	800141a <HAL_RCC_OscConfig+0x2ce>
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	42470000 	.word	0x42470000
 8001400:	42470e80 	.word	0x42470e80
 8001404:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001408:	f7ff fbc8 	bl	8000b9c <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e0fd      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141a:	4b81      	ldr	r3, [pc, #516]	; (8001620 <HAL_RCC_OscConfig+0x4d4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d106      	bne.n	800143c <HAL_RCC_OscConfig+0x2f0>
 800142e:	4b7d      	ldr	r3, [pc, #500]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001432:	4a7c      	ldr	r2, [pc, #496]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6713      	str	r3, [r2, #112]	; 0x70
 800143a:	e01c      	b.n	8001476 <HAL_RCC_OscConfig+0x32a>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b05      	cmp	r3, #5
 8001442:	d10c      	bne.n	800145e <HAL_RCC_OscConfig+0x312>
 8001444:	4b77      	ldr	r3, [pc, #476]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001448:	4a76      	ldr	r2, [pc, #472]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	6713      	str	r3, [r2, #112]	; 0x70
 8001450:	4b74      	ldr	r3, [pc, #464]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001454:	4a73      	ldr	r2, [pc, #460]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	6713      	str	r3, [r2, #112]	; 0x70
 800145c:	e00b      	b.n	8001476 <HAL_RCC_OscConfig+0x32a>
 800145e:	4b71      	ldr	r3, [pc, #452]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001462:	4a70      	ldr	r2, [pc, #448]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001464:	f023 0301 	bic.w	r3, r3, #1
 8001468:	6713      	str	r3, [r2, #112]	; 0x70
 800146a:	4b6e      	ldr	r3, [pc, #440]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 800146c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146e:	4a6d      	ldr	r2, [pc, #436]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001470:	f023 0304 	bic.w	r3, r3, #4
 8001474:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d015      	beq.n	80014aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147e:	f7ff fb8d 	bl	8000b9c <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001484:	e00a      	b.n	800149c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001486:	f7ff fb89 	bl	8000b9c <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	f241 3288 	movw	r2, #5000	; 0x1388
 8001494:	4293      	cmp	r3, r2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e0bc      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800149c:	4b61      	ldr	r3, [pc, #388]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 800149e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0ee      	beq.n	8001486 <HAL_RCC_OscConfig+0x33a>
 80014a8:	e014      	b.n	80014d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014aa:	f7ff fb77 	bl	8000b9c <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b0:	e00a      	b.n	80014c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014b2:	f7ff fb73 	bl	8000b9c <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e0a6      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014c8:	4b56      	ldr	r3, [pc, #344]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 80014ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ee      	bne.n	80014b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014d4:	7dfb      	ldrb	r3, [r7, #23]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d105      	bne.n	80014e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014da:	4b52      	ldr	r3, [pc, #328]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	4a51      	ldr	r2, [pc, #324]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 80014e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f000 8092 	beq.w	8001614 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014f0:	4b4c      	ldr	r3, [pc, #304]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f003 030c 	and.w	r3, r3, #12
 80014f8:	2b08      	cmp	r3, #8
 80014fa:	d05c      	beq.n	80015b6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	2b02      	cmp	r3, #2
 8001502:	d141      	bne.n	8001588 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001504:	4b48      	ldr	r3, [pc, #288]	; (8001628 <HAL_RCC_OscConfig+0x4dc>)
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150a:	f7ff fb47 	bl	8000b9c <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001512:	f7ff fb43 	bl	8000b9c <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e078      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001524:	4b3f      	ldr	r3, [pc, #252]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1f0      	bne.n	8001512 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	69da      	ldr	r2, [r3, #28]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a1b      	ldr	r3, [r3, #32]
 8001538:	431a      	orrs	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153e:	019b      	lsls	r3, r3, #6
 8001540:	431a      	orrs	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001546:	085b      	lsrs	r3, r3, #1
 8001548:	3b01      	subs	r3, #1
 800154a:	041b      	lsls	r3, r3, #16
 800154c:	431a      	orrs	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001552:	061b      	lsls	r3, r3, #24
 8001554:	4933      	ldr	r1, [pc, #204]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 8001556:	4313      	orrs	r3, r2
 8001558:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800155a:	4b33      	ldr	r3, [pc, #204]	; (8001628 <HAL_RCC_OscConfig+0x4dc>)
 800155c:	2201      	movs	r2, #1
 800155e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001560:	f7ff fb1c 	bl	8000b9c <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001568:	f7ff fb18 	bl	8000b9c <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e04d      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800157a:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0x41c>
 8001586:	e045      	b.n	8001614 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001588:	4b27      	ldr	r3, [pc, #156]	; (8001628 <HAL_RCC_OscConfig+0x4dc>)
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158e:	f7ff fb05 	bl	8000b9c <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001596:	f7ff fb01 	bl	8000b9c <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e036      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a8:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0x44a>
 80015b4:	e02e      	b.n	8001614 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d101      	bne.n	80015c2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e029      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015c2:	4b18      	ldr	r3, [pc, #96]	; (8001624 <HAL_RCC_OscConfig+0x4d8>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d11c      	bne.n	8001610 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d115      	bne.n	8001610 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015ea:	4013      	ands	r3, r2
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d10d      	bne.n	8001610 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80015fe:	429a      	cmp	r2, r3
 8001600:	d106      	bne.n	8001610 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800160c:	429a      	cmp	r2, r3
 800160e:	d001      	beq.n	8001614 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e000      	b.n	8001616 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40007000 	.word	0x40007000
 8001624:	40023800 	.word	0x40023800
 8001628:	42470060 	.word	0x42470060

0800162c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e0cc      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001640:	4b68      	ldr	r3, [pc, #416]	; (80017e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 030f 	and.w	r3, r3, #15
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d90c      	bls.n	8001668 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164e:	4b65      	ldr	r3, [pc, #404]	; (80017e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001656:	4b63      	ldr	r3, [pc, #396]	; (80017e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 030f 	and.w	r3, r3, #15
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d001      	beq.n	8001668 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e0b8      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0302 	and.w	r3, r3, #2
 8001670:	2b00      	cmp	r3, #0
 8001672:	d020      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0304 	and.w	r3, r3, #4
 800167c:	2b00      	cmp	r3, #0
 800167e:	d005      	beq.n	800168c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001680:	4b59      	ldr	r3, [pc, #356]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	4a58      	ldr	r2, [pc, #352]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001686:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800168a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0308 	and.w	r3, r3, #8
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001698:	4b53      	ldr	r3, [pc, #332]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	4a52      	ldr	r2, [pc, #328]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 800169e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a4:	4b50      	ldr	r3, [pc, #320]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	494d      	ldr	r1, [pc, #308]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d044      	beq.n	800174c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d107      	bne.n	80016da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ca:	4b47      	ldr	r3, [pc, #284]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d119      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e07f      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d003      	beq.n	80016ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016e6:	2b03      	cmp	r3, #3
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ea:	4b3f      	ldr	r3, [pc, #252]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d109      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e06f      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fa:	4b3b      	ldr	r3, [pc, #236]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e067      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170a:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f023 0203 	bic.w	r2, r3, #3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4934      	ldr	r1, [pc, #208]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001718:	4313      	orrs	r3, r2
 800171a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800171c:	f7ff fa3e 	bl	8000b9c <HAL_GetTick>
 8001720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001722:	e00a      	b.n	800173a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001724:	f7ff fa3a 	bl	8000b9c <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e04f      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173a:	4b2b      	ldr	r3, [pc, #172]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 020c 	and.w	r2, r3, #12
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	429a      	cmp	r2, r3
 800174a:	d1eb      	bne.n	8001724 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800174c:	4b25      	ldr	r3, [pc, #148]	; (80017e4 <HAL_RCC_ClockConfig+0x1b8>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 030f 	and.w	r3, r3, #15
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d20c      	bcs.n	8001774 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175a:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <HAL_RCC_ClockConfig+0x1b8>)
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001762:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	429a      	cmp	r2, r3
 800176e:	d001      	beq.n	8001774 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e032      	b.n	80017da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d008      	beq.n	8001792 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001780:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	4916      	ldr	r1, [pc, #88]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	4313      	orrs	r3, r2
 8001790:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0308 	and.w	r3, r3, #8
 800179a:	2b00      	cmp	r3, #0
 800179c:	d009      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800179e:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	490e      	ldr	r1, [pc, #56]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017b2:	f000 f821 	bl	80017f8 <HAL_RCC_GetSysClockFreq>
 80017b6:	4601      	mov	r1, r0
 80017b8:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	091b      	lsrs	r3, r3, #4
 80017be:	f003 030f 	and.w	r3, r3, #15
 80017c2:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 80017c4:	5cd3      	ldrb	r3, [r2, r3]
 80017c6:	fa21 f303 	lsr.w	r3, r1, r3
 80017ca:	4a09      	ldr	r2, [pc, #36]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <HAL_RCC_ClockConfig+0x1c8>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff f99e 	bl	8000b14 <HAL_InitTick>

  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40023c00 	.word	0x40023c00
 80017e8:	40023800 	.word	0x40023800
 80017ec:	08005f0c 	.word	0x08005f0c
 80017f0:	20000000 	.word	0x20000000
 80017f4:	20000004 	.word	0x20000004

080017f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80017fe:	2300      	movs	r3, #0
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	2300      	movs	r3, #0
 8001808:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800180e:	4b63      	ldr	r3, [pc, #396]	; (800199c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 030c 	and.w	r3, r3, #12
 8001816:	2b04      	cmp	r3, #4
 8001818:	d007      	beq.n	800182a <HAL_RCC_GetSysClockFreq+0x32>
 800181a:	2b08      	cmp	r3, #8
 800181c:	d008      	beq.n	8001830 <HAL_RCC_GetSysClockFreq+0x38>
 800181e:	2b00      	cmp	r3, #0
 8001820:	f040 80b4 	bne.w	800198c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001824:	4b5e      	ldr	r3, [pc, #376]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001826:	60bb      	str	r3, [r7, #8]
       break;
 8001828:	e0b3      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800182a:	4b5e      	ldr	r3, [pc, #376]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800182c:	60bb      	str	r3, [r7, #8]
      break;
 800182e:	e0b0      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001830:	4b5a      	ldr	r3, [pc, #360]	; (800199c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001838:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183a:	4b58      	ldr	r3, [pc, #352]	; (800199c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d04a      	beq.n	80018dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001846:	4b55      	ldr	r3, [pc, #340]	; (800199c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	099b      	lsrs	r3, r3, #6
 800184c:	f04f 0400 	mov.w	r4, #0
 8001850:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	ea03 0501 	and.w	r5, r3, r1
 800185c:	ea04 0602 	and.w	r6, r4, r2
 8001860:	4629      	mov	r1, r5
 8001862:	4632      	mov	r2, r6
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	f04f 0400 	mov.w	r4, #0
 800186c:	0154      	lsls	r4, r2, #5
 800186e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001872:	014b      	lsls	r3, r1, #5
 8001874:	4619      	mov	r1, r3
 8001876:	4622      	mov	r2, r4
 8001878:	1b49      	subs	r1, r1, r5
 800187a:	eb62 0206 	sbc.w	r2, r2, r6
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	f04f 0400 	mov.w	r4, #0
 8001886:	0194      	lsls	r4, r2, #6
 8001888:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800188c:	018b      	lsls	r3, r1, #6
 800188e:	1a5b      	subs	r3, r3, r1
 8001890:	eb64 0402 	sbc.w	r4, r4, r2
 8001894:	f04f 0100 	mov.w	r1, #0
 8001898:	f04f 0200 	mov.w	r2, #0
 800189c:	00e2      	lsls	r2, r4, #3
 800189e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80018a2:	00d9      	lsls	r1, r3, #3
 80018a4:	460b      	mov	r3, r1
 80018a6:	4614      	mov	r4, r2
 80018a8:	195b      	adds	r3, r3, r5
 80018aa:	eb44 0406 	adc.w	r4, r4, r6
 80018ae:	f04f 0100 	mov.w	r1, #0
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	0262      	lsls	r2, r4, #9
 80018b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80018bc:	0259      	lsls	r1, r3, #9
 80018be:	460b      	mov	r3, r1
 80018c0:	4614      	mov	r4, r2
 80018c2:	4618      	mov	r0, r3
 80018c4:	4621      	mov	r1, r4
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f04f 0400 	mov.w	r4, #0
 80018cc:	461a      	mov	r2, r3
 80018ce:	4623      	mov	r3, r4
 80018d0:	f7fe fd2e 	bl	8000330 <__aeabi_uldivmod>
 80018d4:	4603      	mov	r3, r0
 80018d6:	460c      	mov	r4, r1
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	e049      	b.n	8001970 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018dc:	4b2f      	ldr	r3, [pc, #188]	; (800199c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	099b      	lsrs	r3, r3, #6
 80018e2:	f04f 0400 	mov.w	r4, #0
 80018e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018ea:	f04f 0200 	mov.w	r2, #0
 80018ee:	ea03 0501 	and.w	r5, r3, r1
 80018f2:	ea04 0602 	and.w	r6, r4, r2
 80018f6:	4629      	mov	r1, r5
 80018f8:	4632      	mov	r2, r6
 80018fa:	f04f 0300 	mov.w	r3, #0
 80018fe:	f04f 0400 	mov.w	r4, #0
 8001902:	0154      	lsls	r4, r2, #5
 8001904:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001908:	014b      	lsls	r3, r1, #5
 800190a:	4619      	mov	r1, r3
 800190c:	4622      	mov	r2, r4
 800190e:	1b49      	subs	r1, r1, r5
 8001910:	eb62 0206 	sbc.w	r2, r2, r6
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	f04f 0400 	mov.w	r4, #0
 800191c:	0194      	lsls	r4, r2, #6
 800191e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001922:	018b      	lsls	r3, r1, #6
 8001924:	1a5b      	subs	r3, r3, r1
 8001926:	eb64 0402 	sbc.w	r4, r4, r2
 800192a:	f04f 0100 	mov.w	r1, #0
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	00e2      	lsls	r2, r4, #3
 8001934:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001938:	00d9      	lsls	r1, r3, #3
 800193a:	460b      	mov	r3, r1
 800193c:	4614      	mov	r4, r2
 800193e:	195b      	adds	r3, r3, r5
 8001940:	eb44 0406 	adc.w	r4, r4, r6
 8001944:	f04f 0100 	mov.w	r1, #0
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	02a2      	lsls	r2, r4, #10
 800194e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001952:	0299      	lsls	r1, r3, #10
 8001954:	460b      	mov	r3, r1
 8001956:	4614      	mov	r4, r2
 8001958:	4618      	mov	r0, r3
 800195a:	4621      	mov	r1, r4
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f04f 0400 	mov.w	r4, #0
 8001962:	461a      	mov	r2, r3
 8001964:	4623      	mov	r3, r4
 8001966:	f7fe fce3 	bl	8000330 <__aeabi_uldivmod>
 800196a:	4603      	mov	r3, r0
 800196c:	460c      	mov	r4, r1
 800196e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	0c1b      	lsrs	r3, r3, #16
 8001976:	f003 0303 	and.w	r3, r3, #3
 800197a:	3301      	adds	r3, #1
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	fbb2 f3f3 	udiv	r3, r2, r3
 8001988:	60bb      	str	r3, [r7, #8]
      break;
 800198a:	e002      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800198c:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800198e:	60bb      	str	r3, [r7, #8]
      break;
 8001990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001992:	68bb      	ldr	r3, [r7, #8]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800199c:	40023800 	.word	0x40023800
 80019a0:	00f42400 	.word	0x00f42400
 80019a4:	007a1200 	.word	0x007a1200

080019a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019ac:	4b03      	ldr	r3, [pc, #12]	; (80019bc <HAL_RCC_GetHCLKFreq+0x14>)
 80019ae:	681b      	ldr	r3, [r3, #0]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	20000000 	.word	0x20000000

080019c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019c4:	f7ff fff0 	bl	80019a8 <HAL_RCC_GetHCLKFreq>
 80019c8:	4601      	mov	r1, r0
 80019ca:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	0a9b      	lsrs	r3, r3, #10
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	4a03      	ldr	r2, [pc, #12]	; (80019e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019d6:	5cd3      	ldrb	r3, [r2, r3]
 80019d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80019dc:	4618      	mov	r0, r3
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40023800 	.word	0x40023800
 80019e4:	08005f1c 	.word	0x08005f1c

080019e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019ec:	f7ff ffdc 	bl	80019a8 <HAL_RCC_GetHCLKFreq>
 80019f0:	4601      	mov	r1, r0
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	0b5b      	lsrs	r3, r3, #13
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	4a03      	ldr	r2, [pc, #12]	; (8001a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	08005f1c 	.word	0x08005f1c

08001a10 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d105      	bne.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d035      	beq.n	8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001a38:	4b62      	ldr	r3, [pc, #392]	; (8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a3e:	f7ff f8ad 	bl	8000b9c <HAL_GetTick>
 8001a42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a44:	e008      	b.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a46:	f7ff f8a9 	bl	8000b9c <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e0b0      	b.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a58:	4b5b      	ldr	r3, [pc, #364]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1f0      	bne.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	019a      	lsls	r2, r3, #6
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	071b      	lsls	r3, r3, #28
 8001a70:	4955      	ldr	r1, [pc, #340]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001a78:	4b52      	ldr	r3, [pc, #328]	; (8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a7e:	f7ff f88d 	bl	8000b9c <HAL_GetTick>
 8001a82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a84:	e008      	b.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a86:	f7ff f889 	bl	8000b9c <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e090      	b.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a98:	4b4b      	ldr	r3, [pc, #300]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f000 8083 	beq.w	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	4b44      	ldr	r3, [pc, #272]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	4a43      	ldr	r2, [pc, #268]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac2:	4b41      	ldr	r3, [pc, #260]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001ace:	4b3f      	ldr	r3, [pc, #252]	; (8001bcc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a3e      	ldr	r2, [pc, #248]	; (8001bcc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ad4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ad8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ada:	f7ff f85f 	bl	8000b9c <HAL_GetTick>
 8001ade:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001ae2:	f7ff f85b 	bl	8000b9c <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e062      	b.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001af4:	4b35      	ldr	r3, [pc, #212]	; (8001bcc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b00:	4b31      	ldr	r3, [pc, #196]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b08:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d02f      	beq.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d028      	beq.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b1e:	4b2a      	ldr	r3, [pc, #168]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b26:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b28:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b2e:	4b28      	ldr	r3, [pc, #160]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001b34:	4a24      	ldr	r2, [pc, #144]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001b3a:	4b23      	ldr	r3, [pc, #140]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d114      	bne.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001b46:	f7ff f829 	bl	8000b9c <HAL_GetTick>
 8001b4a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	e00a      	b.n	8001b64 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7ff f825 	bl	8000b9c <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e02a      	b.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b64:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0ee      	beq.n	8001b4e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001b7c:	d10d      	bne.n	8001b9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001b7e:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b92:	490d      	ldr	r1, [pc, #52]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	608b      	str	r3, [r1, #8]
 8001b98:	e005      	b.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ba0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001ba4:	6093      	str	r3, [r2, #8]
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ba8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bb2:	4905      	ldr	r1, [pc, #20]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	42470068 	.word	0x42470068
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	40007000 	.word	0x40007000
 8001bd0:	42470e40 	.word	0x42470e40

08001bd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e03f      	b.n	8001c66 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d106      	bne.n	8001c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7fe fec2 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2224      	movs	r2, #36	; 0x24
 8001c04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 f90b 	bl	8001e34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	691a      	ldr	r2, [r3, #16]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	695a      	ldr	r2, [r3, #20]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68da      	ldr	r2, [r3, #12]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2220      	movs	r2, #32
 8001c58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2220      	movs	r2, #32
 8001c60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b088      	sub	sp, #32
 8001c72:	af02      	add	r7, sp, #8
 8001c74:	60f8      	str	r0, [r7, #12]
 8001c76:	60b9      	str	r1, [r7, #8]
 8001c78:	603b      	str	r3, [r7, #0]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b20      	cmp	r3, #32
 8001c8c:	f040 8083 	bne.w	8001d96 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d002      	beq.n	8001c9c <HAL_UART_Transmit+0x2e>
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d101      	bne.n	8001ca0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e07b      	b.n	8001d98 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d101      	bne.n	8001cae <HAL_UART_Transmit+0x40>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e074      	b.n	8001d98 <HAL_UART_Transmit+0x12a>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2221      	movs	r2, #33	; 0x21
 8001cc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001cc4:	f7fe ff6a 	bl	8000b9c <HAL_GetTick>
 8001cc8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	88fa      	ldrh	r2, [r7, #6]
 8001cce:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	88fa      	ldrh	r2, [r7, #6]
 8001cd4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001cde:	e042      	b.n	8001d66 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf6:	d122      	bne.n	8001d3e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	2180      	movs	r1, #128	; 0x80
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f000 f84c 	bl	8001da0 <UART_WaitOnFlagUntilTimeout>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e042      	b.n	8001d98 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d24:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d103      	bne.n	8001d36 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	3302      	adds	r3, #2
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	e017      	b.n	8001d66 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	e013      	b.n	8001d66 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2200      	movs	r2, #0
 8001d46:	2180      	movs	r1, #128	; 0x80
 8001d48:	68f8      	ldr	r0, [r7, #12]
 8001d4a:	f000 f829 	bl	8001da0 <UART_WaitOnFlagUntilTimeout>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e01f      	b.n	8001d98 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	1c5a      	adds	r2, r3, #1
 8001d5c:	60ba      	str	r2, [r7, #8]
 8001d5e:	781a      	ldrb	r2, [r3, #0]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1b7      	bne.n	8001ce0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	2200      	movs	r2, #0
 8001d78:	2140      	movs	r1, #64	; 0x40
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 f810 	bl	8001da0 <UART_WaitOnFlagUntilTimeout>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e006      	b.n	8001d98 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2220      	movs	r2, #32
 8001d8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e000      	b.n	8001d98 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001d96:	2302      	movs	r3, #2
  }
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3718      	adds	r7, #24
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	603b      	str	r3, [r7, #0]
 8001dac:	4613      	mov	r3, r2
 8001dae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001db0:	e02c      	b.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db8:	d028      	beq.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d007      	beq.n	8001dd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8001dc0:	f7fe feec 	bl	8000b9c <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d21d      	bcs.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68da      	ldr	r2, [r3, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001dde:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	695a      	ldr	r2, [r3, #20]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f022 0201 	bic.w	r2, r2, #1
 8001dee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2220      	movs	r2, #32
 8001df4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e00f      	b.n	8001e2c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	4013      	ands	r3, r2
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	bf0c      	ite	eq
 8001e1c:	2301      	moveq	r3, #1
 8001e1e:	2300      	movne	r3, #0
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d0c3      	beq.n	8001db2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e38:	b085      	sub	sp, #20
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68da      	ldr	r2, [r3, #12]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001e76:	f023 030c 	bic.w	r3, r3, #12
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	68f9      	ldr	r1, [r7, #12]
 8001e80:	430b      	orrs	r3, r1
 8001e82:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699a      	ldr	r2, [r3, #24]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ea2:	f040 818b 	bne.w	80021bc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4ac1      	ldr	r2, [pc, #772]	; (80021b0 <UART_SetConfig+0x37c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d005      	beq.n	8001ebc <UART_SetConfig+0x88>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4abf      	ldr	r2, [pc, #764]	; (80021b4 <UART_SetConfig+0x380>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	f040 80bd 	bne.w	8002036 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ebc:	f7ff fd94 	bl	80019e8 <HAL_RCC_GetPCLK2Freq>
 8001ec0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	461d      	mov	r5, r3
 8001ec6:	f04f 0600 	mov.w	r6, #0
 8001eca:	46a8      	mov	r8, r5
 8001ecc:	46b1      	mov	r9, r6
 8001ece:	eb18 0308 	adds.w	r3, r8, r8
 8001ed2:	eb49 0409 	adc.w	r4, r9, r9
 8001ed6:	4698      	mov	r8, r3
 8001ed8:	46a1      	mov	r9, r4
 8001eda:	eb18 0805 	adds.w	r8, r8, r5
 8001ede:	eb49 0906 	adc.w	r9, r9, r6
 8001ee2:	f04f 0100 	mov.w	r1, #0
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001eee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001ef2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001ef6:	4688      	mov	r8, r1
 8001ef8:	4691      	mov	r9, r2
 8001efa:	eb18 0005 	adds.w	r0, r8, r5
 8001efe:	eb49 0106 	adc.w	r1, r9, r6
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	461d      	mov	r5, r3
 8001f08:	f04f 0600 	mov.w	r6, #0
 8001f0c:	196b      	adds	r3, r5, r5
 8001f0e:	eb46 0406 	adc.w	r4, r6, r6
 8001f12:	461a      	mov	r2, r3
 8001f14:	4623      	mov	r3, r4
 8001f16:	f7fe fa0b 	bl	8000330 <__aeabi_uldivmod>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	460c      	mov	r4, r1
 8001f1e:	461a      	mov	r2, r3
 8001f20:	4ba5      	ldr	r3, [pc, #660]	; (80021b8 <UART_SetConfig+0x384>)
 8001f22:	fba3 2302 	umull	r2, r3, r3, r2
 8001f26:	095b      	lsrs	r3, r3, #5
 8001f28:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	461d      	mov	r5, r3
 8001f30:	f04f 0600 	mov.w	r6, #0
 8001f34:	46a9      	mov	r9, r5
 8001f36:	46b2      	mov	sl, r6
 8001f38:	eb19 0309 	adds.w	r3, r9, r9
 8001f3c:	eb4a 040a 	adc.w	r4, sl, sl
 8001f40:	4699      	mov	r9, r3
 8001f42:	46a2      	mov	sl, r4
 8001f44:	eb19 0905 	adds.w	r9, r9, r5
 8001f48:	eb4a 0a06 	adc.w	sl, sl, r6
 8001f4c:	f04f 0100 	mov.w	r1, #0
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f58:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001f5c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001f60:	4689      	mov	r9, r1
 8001f62:	4692      	mov	sl, r2
 8001f64:	eb19 0005 	adds.w	r0, r9, r5
 8001f68:	eb4a 0106 	adc.w	r1, sl, r6
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	461d      	mov	r5, r3
 8001f72:	f04f 0600 	mov.w	r6, #0
 8001f76:	196b      	adds	r3, r5, r5
 8001f78:	eb46 0406 	adc.w	r4, r6, r6
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4623      	mov	r3, r4
 8001f80:	f7fe f9d6 	bl	8000330 <__aeabi_uldivmod>
 8001f84:	4603      	mov	r3, r0
 8001f86:	460c      	mov	r4, r1
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4b8b      	ldr	r3, [pc, #556]	; (80021b8 <UART_SetConfig+0x384>)
 8001f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f90:	095b      	lsrs	r3, r3, #5
 8001f92:	2164      	movs	r1, #100	; 0x64
 8001f94:	fb01 f303 	mul.w	r3, r1, r3
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	3332      	adds	r3, #50	; 0x32
 8001f9e:	4a86      	ldr	r2, [pc, #536]	; (80021b8 <UART_SetConfig+0x384>)
 8001fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001fac:	4498      	add	r8, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	461d      	mov	r5, r3
 8001fb2:	f04f 0600 	mov.w	r6, #0
 8001fb6:	46a9      	mov	r9, r5
 8001fb8:	46b2      	mov	sl, r6
 8001fba:	eb19 0309 	adds.w	r3, r9, r9
 8001fbe:	eb4a 040a 	adc.w	r4, sl, sl
 8001fc2:	4699      	mov	r9, r3
 8001fc4:	46a2      	mov	sl, r4
 8001fc6:	eb19 0905 	adds.w	r9, r9, r5
 8001fca:	eb4a 0a06 	adc.w	sl, sl, r6
 8001fce:	f04f 0100 	mov.w	r1, #0
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fda:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001fde:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001fe2:	4689      	mov	r9, r1
 8001fe4:	4692      	mov	sl, r2
 8001fe6:	eb19 0005 	adds.w	r0, r9, r5
 8001fea:	eb4a 0106 	adc.w	r1, sl, r6
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	f04f 0600 	mov.w	r6, #0
 8001ff8:	196b      	adds	r3, r5, r5
 8001ffa:	eb46 0406 	adc.w	r4, r6, r6
 8001ffe:	461a      	mov	r2, r3
 8002000:	4623      	mov	r3, r4
 8002002:	f7fe f995 	bl	8000330 <__aeabi_uldivmod>
 8002006:	4603      	mov	r3, r0
 8002008:	460c      	mov	r4, r1
 800200a:	461a      	mov	r2, r3
 800200c:	4b6a      	ldr	r3, [pc, #424]	; (80021b8 <UART_SetConfig+0x384>)
 800200e:	fba3 1302 	umull	r1, r3, r3, r2
 8002012:	095b      	lsrs	r3, r3, #5
 8002014:	2164      	movs	r1, #100	; 0x64
 8002016:	fb01 f303 	mul.w	r3, r1, r3
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	3332      	adds	r3, #50	; 0x32
 8002020:	4a65      	ldr	r2, [pc, #404]	; (80021b8 <UART_SetConfig+0x384>)
 8002022:	fba2 2303 	umull	r2, r3, r2, r3
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	f003 0207 	and.w	r2, r3, #7
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4442      	add	r2, r8
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	e26f      	b.n	8002516 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002036:	f7ff fcc3 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 800203a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	461d      	mov	r5, r3
 8002040:	f04f 0600 	mov.w	r6, #0
 8002044:	46a8      	mov	r8, r5
 8002046:	46b1      	mov	r9, r6
 8002048:	eb18 0308 	adds.w	r3, r8, r8
 800204c:	eb49 0409 	adc.w	r4, r9, r9
 8002050:	4698      	mov	r8, r3
 8002052:	46a1      	mov	r9, r4
 8002054:	eb18 0805 	adds.w	r8, r8, r5
 8002058:	eb49 0906 	adc.w	r9, r9, r6
 800205c:	f04f 0100 	mov.w	r1, #0
 8002060:	f04f 0200 	mov.w	r2, #0
 8002064:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002068:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800206c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002070:	4688      	mov	r8, r1
 8002072:	4691      	mov	r9, r2
 8002074:	eb18 0005 	adds.w	r0, r8, r5
 8002078:	eb49 0106 	adc.w	r1, r9, r6
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	461d      	mov	r5, r3
 8002082:	f04f 0600 	mov.w	r6, #0
 8002086:	196b      	adds	r3, r5, r5
 8002088:	eb46 0406 	adc.w	r4, r6, r6
 800208c:	461a      	mov	r2, r3
 800208e:	4623      	mov	r3, r4
 8002090:	f7fe f94e 	bl	8000330 <__aeabi_uldivmod>
 8002094:	4603      	mov	r3, r0
 8002096:	460c      	mov	r4, r1
 8002098:	461a      	mov	r2, r3
 800209a:	4b47      	ldr	r3, [pc, #284]	; (80021b8 <UART_SetConfig+0x384>)
 800209c:	fba3 2302 	umull	r2, r3, r3, r2
 80020a0:	095b      	lsrs	r3, r3, #5
 80020a2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	461d      	mov	r5, r3
 80020aa:	f04f 0600 	mov.w	r6, #0
 80020ae:	46a9      	mov	r9, r5
 80020b0:	46b2      	mov	sl, r6
 80020b2:	eb19 0309 	adds.w	r3, r9, r9
 80020b6:	eb4a 040a 	adc.w	r4, sl, sl
 80020ba:	4699      	mov	r9, r3
 80020bc:	46a2      	mov	sl, r4
 80020be:	eb19 0905 	adds.w	r9, r9, r5
 80020c2:	eb4a 0a06 	adc.w	sl, sl, r6
 80020c6:	f04f 0100 	mov.w	r1, #0
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80020d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80020da:	4689      	mov	r9, r1
 80020dc:	4692      	mov	sl, r2
 80020de:	eb19 0005 	adds.w	r0, r9, r5
 80020e2:	eb4a 0106 	adc.w	r1, sl, r6
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	461d      	mov	r5, r3
 80020ec:	f04f 0600 	mov.w	r6, #0
 80020f0:	196b      	adds	r3, r5, r5
 80020f2:	eb46 0406 	adc.w	r4, r6, r6
 80020f6:	461a      	mov	r2, r3
 80020f8:	4623      	mov	r3, r4
 80020fa:	f7fe f919 	bl	8000330 <__aeabi_uldivmod>
 80020fe:	4603      	mov	r3, r0
 8002100:	460c      	mov	r4, r1
 8002102:	461a      	mov	r2, r3
 8002104:	4b2c      	ldr	r3, [pc, #176]	; (80021b8 <UART_SetConfig+0x384>)
 8002106:	fba3 1302 	umull	r1, r3, r3, r2
 800210a:	095b      	lsrs	r3, r3, #5
 800210c:	2164      	movs	r1, #100	; 0x64
 800210e:	fb01 f303 	mul.w	r3, r1, r3
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	3332      	adds	r3, #50	; 0x32
 8002118:	4a27      	ldr	r2, [pc, #156]	; (80021b8 <UART_SetConfig+0x384>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	095b      	lsrs	r3, r3, #5
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002126:	4498      	add	r8, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	461d      	mov	r5, r3
 800212c:	f04f 0600 	mov.w	r6, #0
 8002130:	46a9      	mov	r9, r5
 8002132:	46b2      	mov	sl, r6
 8002134:	eb19 0309 	adds.w	r3, r9, r9
 8002138:	eb4a 040a 	adc.w	r4, sl, sl
 800213c:	4699      	mov	r9, r3
 800213e:	46a2      	mov	sl, r4
 8002140:	eb19 0905 	adds.w	r9, r9, r5
 8002144:	eb4a 0a06 	adc.w	sl, sl, r6
 8002148:	f04f 0100 	mov.w	r1, #0
 800214c:	f04f 0200 	mov.w	r2, #0
 8002150:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002154:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002158:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800215c:	4689      	mov	r9, r1
 800215e:	4692      	mov	sl, r2
 8002160:	eb19 0005 	adds.w	r0, r9, r5
 8002164:	eb4a 0106 	adc.w	r1, sl, r6
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	461d      	mov	r5, r3
 800216e:	f04f 0600 	mov.w	r6, #0
 8002172:	196b      	adds	r3, r5, r5
 8002174:	eb46 0406 	adc.w	r4, r6, r6
 8002178:	461a      	mov	r2, r3
 800217a:	4623      	mov	r3, r4
 800217c:	f7fe f8d8 	bl	8000330 <__aeabi_uldivmod>
 8002180:	4603      	mov	r3, r0
 8002182:	460c      	mov	r4, r1
 8002184:	461a      	mov	r2, r3
 8002186:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <UART_SetConfig+0x384>)
 8002188:	fba3 1302 	umull	r1, r3, r3, r2
 800218c:	095b      	lsrs	r3, r3, #5
 800218e:	2164      	movs	r1, #100	; 0x64
 8002190:	fb01 f303 	mul.w	r3, r1, r3
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	3332      	adds	r3, #50	; 0x32
 800219a:	4a07      	ldr	r2, [pc, #28]	; (80021b8 <UART_SetConfig+0x384>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	095b      	lsrs	r3, r3, #5
 80021a2:	f003 0207 	and.w	r2, r3, #7
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4442      	add	r2, r8
 80021ac:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80021ae:	e1b2      	b.n	8002516 <UART_SetConfig+0x6e2>
 80021b0:	40011000 	.word	0x40011000
 80021b4:	40011400 	.word	0x40011400
 80021b8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4ad7      	ldr	r2, [pc, #860]	; (8002520 <UART_SetConfig+0x6ec>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d005      	beq.n	80021d2 <UART_SetConfig+0x39e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4ad6      	ldr	r2, [pc, #856]	; (8002524 <UART_SetConfig+0x6f0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	f040 80d1 	bne.w	8002374 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80021d2:	f7ff fc09 	bl	80019e8 <HAL_RCC_GetPCLK2Freq>
 80021d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	469a      	mov	sl, r3
 80021dc:	f04f 0b00 	mov.w	fp, #0
 80021e0:	46d0      	mov	r8, sl
 80021e2:	46d9      	mov	r9, fp
 80021e4:	eb18 0308 	adds.w	r3, r8, r8
 80021e8:	eb49 0409 	adc.w	r4, r9, r9
 80021ec:	4698      	mov	r8, r3
 80021ee:	46a1      	mov	r9, r4
 80021f0:	eb18 080a 	adds.w	r8, r8, sl
 80021f4:	eb49 090b 	adc.w	r9, r9, fp
 80021f8:	f04f 0100 	mov.w	r1, #0
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002204:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002208:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800220c:	4688      	mov	r8, r1
 800220e:	4691      	mov	r9, r2
 8002210:	eb1a 0508 	adds.w	r5, sl, r8
 8002214:	eb4b 0609 	adc.w	r6, fp, r9
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	4619      	mov	r1, r3
 800221e:	f04f 0200 	mov.w	r2, #0
 8002222:	f04f 0300 	mov.w	r3, #0
 8002226:	f04f 0400 	mov.w	r4, #0
 800222a:	0094      	lsls	r4, r2, #2
 800222c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002230:	008b      	lsls	r3, r1, #2
 8002232:	461a      	mov	r2, r3
 8002234:	4623      	mov	r3, r4
 8002236:	4628      	mov	r0, r5
 8002238:	4631      	mov	r1, r6
 800223a:	f7fe f879 	bl	8000330 <__aeabi_uldivmod>
 800223e:	4603      	mov	r3, r0
 8002240:	460c      	mov	r4, r1
 8002242:	461a      	mov	r2, r3
 8002244:	4bb8      	ldr	r3, [pc, #736]	; (8002528 <UART_SetConfig+0x6f4>)
 8002246:	fba3 2302 	umull	r2, r3, r3, r2
 800224a:	095b      	lsrs	r3, r3, #5
 800224c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	469b      	mov	fp, r3
 8002254:	f04f 0c00 	mov.w	ip, #0
 8002258:	46d9      	mov	r9, fp
 800225a:	46e2      	mov	sl, ip
 800225c:	eb19 0309 	adds.w	r3, r9, r9
 8002260:	eb4a 040a 	adc.w	r4, sl, sl
 8002264:	4699      	mov	r9, r3
 8002266:	46a2      	mov	sl, r4
 8002268:	eb19 090b 	adds.w	r9, r9, fp
 800226c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002270:	f04f 0100 	mov.w	r1, #0
 8002274:	f04f 0200 	mov.w	r2, #0
 8002278:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800227c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002280:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002284:	4689      	mov	r9, r1
 8002286:	4692      	mov	sl, r2
 8002288:	eb1b 0509 	adds.w	r5, fp, r9
 800228c:	eb4c 060a 	adc.w	r6, ip, sl
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4619      	mov	r1, r3
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	f04f 0400 	mov.w	r4, #0
 80022a2:	0094      	lsls	r4, r2, #2
 80022a4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80022a8:	008b      	lsls	r3, r1, #2
 80022aa:	461a      	mov	r2, r3
 80022ac:	4623      	mov	r3, r4
 80022ae:	4628      	mov	r0, r5
 80022b0:	4631      	mov	r1, r6
 80022b2:	f7fe f83d 	bl	8000330 <__aeabi_uldivmod>
 80022b6:	4603      	mov	r3, r0
 80022b8:	460c      	mov	r4, r1
 80022ba:	461a      	mov	r2, r3
 80022bc:	4b9a      	ldr	r3, [pc, #616]	; (8002528 <UART_SetConfig+0x6f4>)
 80022be:	fba3 1302 	umull	r1, r3, r3, r2
 80022c2:	095b      	lsrs	r3, r3, #5
 80022c4:	2164      	movs	r1, #100	; 0x64
 80022c6:	fb01 f303 	mul.w	r3, r1, r3
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	3332      	adds	r3, #50	; 0x32
 80022d0:	4a95      	ldr	r2, [pc, #596]	; (8002528 <UART_SetConfig+0x6f4>)
 80022d2:	fba2 2303 	umull	r2, r3, r2, r3
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022dc:	4498      	add	r8, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	469b      	mov	fp, r3
 80022e2:	f04f 0c00 	mov.w	ip, #0
 80022e6:	46d9      	mov	r9, fp
 80022e8:	46e2      	mov	sl, ip
 80022ea:	eb19 0309 	adds.w	r3, r9, r9
 80022ee:	eb4a 040a 	adc.w	r4, sl, sl
 80022f2:	4699      	mov	r9, r3
 80022f4:	46a2      	mov	sl, r4
 80022f6:	eb19 090b 	adds.w	r9, r9, fp
 80022fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80022fe:	f04f 0100 	mov.w	r1, #0
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800230a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800230e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002312:	4689      	mov	r9, r1
 8002314:	4692      	mov	sl, r2
 8002316:	eb1b 0509 	adds.w	r5, fp, r9
 800231a:	eb4c 060a 	adc.w	r6, ip, sl
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	4619      	mov	r1, r3
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	f04f 0300 	mov.w	r3, #0
 800232c:	f04f 0400 	mov.w	r4, #0
 8002330:	0094      	lsls	r4, r2, #2
 8002332:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002336:	008b      	lsls	r3, r1, #2
 8002338:	461a      	mov	r2, r3
 800233a:	4623      	mov	r3, r4
 800233c:	4628      	mov	r0, r5
 800233e:	4631      	mov	r1, r6
 8002340:	f7fd fff6 	bl	8000330 <__aeabi_uldivmod>
 8002344:	4603      	mov	r3, r0
 8002346:	460c      	mov	r4, r1
 8002348:	461a      	mov	r2, r3
 800234a:	4b77      	ldr	r3, [pc, #476]	; (8002528 <UART_SetConfig+0x6f4>)
 800234c:	fba3 1302 	umull	r1, r3, r3, r2
 8002350:	095b      	lsrs	r3, r3, #5
 8002352:	2164      	movs	r1, #100	; 0x64
 8002354:	fb01 f303 	mul.w	r3, r1, r3
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	011b      	lsls	r3, r3, #4
 800235c:	3332      	adds	r3, #50	; 0x32
 800235e:	4a72      	ldr	r2, [pc, #456]	; (8002528 <UART_SetConfig+0x6f4>)
 8002360:	fba2 2303 	umull	r2, r3, r2, r3
 8002364:	095b      	lsrs	r3, r3, #5
 8002366:	f003 020f 	and.w	r2, r3, #15
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4442      	add	r2, r8
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	e0d0      	b.n	8002516 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002374:	f7ff fb24 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8002378:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	469a      	mov	sl, r3
 800237e:	f04f 0b00 	mov.w	fp, #0
 8002382:	46d0      	mov	r8, sl
 8002384:	46d9      	mov	r9, fp
 8002386:	eb18 0308 	adds.w	r3, r8, r8
 800238a:	eb49 0409 	adc.w	r4, r9, r9
 800238e:	4698      	mov	r8, r3
 8002390:	46a1      	mov	r9, r4
 8002392:	eb18 080a 	adds.w	r8, r8, sl
 8002396:	eb49 090b 	adc.w	r9, r9, fp
 800239a:	f04f 0100 	mov.w	r1, #0
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80023a6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80023aa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80023ae:	4688      	mov	r8, r1
 80023b0:	4691      	mov	r9, r2
 80023b2:	eb1a 0508 	adds.w	r5, sl, r8
 80023b6:	eb4b 0609 	adc.w	r6, fp, r9
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	4619      	mov	r1, r3
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	f04f 0400 	mov.w	r4, #0
 80023cc:	0094      	lsls	r4, r2, #2
 80023ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80023d2:	008b      	lsls	r3, r1, #2
 80023d4:	461a      	mov	r2, r3
 80023d6:	4623      	mov	r3, r4
 80023d8:	4628      	mov	r0, r5
 80023da:	4631      	mov	r1, r6
 80023dc:	f7fd ffa8 	bl	8000330 <__aeabi_uldivmod>
 80023e0:	4603      	mov	r3, r0
 80023e2:	460c      	mov	r4, r1
 80023e4:	461a      	mov	r2, r3
 80023e6:	4b50      	ldr	r3, [pc, #320]	; (8002528 <UART_SetConfig+0x6f4>)
 80023e8:	fba3 2302 	umull	r2, r3, r3, r2
 80023ec:	095b      	lsrs	r3, r3, #5
 80023ee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	469b      	mov	fp, r3
 80023f6:	f04f 0c00 	mov.w	ip, #0
 80023fa:	46d9      	mov	r9, fp
 80023fc:	46e2      	mov	sl, ip
 80023fe:	eb19 0309 	adds.w	r3, r9, r9
 8002402:	eb4a 040a 	adc.w	r4, sl, sl
 8002406:	4699      	mov	r9, r3
 8002408:	46a2      	mov	sl, r4
 800240a:	eb19 090b 	adds.w	r9, r9, fp
 800240e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002412:	f04f 0100 	mov.w	r1, #0
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800241e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002422:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002426:	4689      	mov	r9, r1
 8002428:	4692      	mov	sl, r2
 800242a:	eb1b 0509 	adds.w	r5, fp, r9
 800242e:	eb4c 060a 	adc.w	r6, ip, sl
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	4619      	mov	r1, r3
 8002438:	f04f 0200 	mov.w	r2, #0
 800243c:	f04f 0300 	mov.w	r3, #0
 8002440:	f04f 0400 	mov.w	r4, #0
 8002444:	0094      	lsls	r4, r2, #2
 8002446:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800244a:	008b      	lsls	r3, r1, #2
 800244c:	461a      	mov	r2, r3
 800244e:	4623      	mov	r3, r4
 8002450:	4628      	mov	r0, r5
 8002452:	4631      	mov	r1, r6
 8002454:	f7fd ff6c 	bl	8000330 <__aeabi_uldivmod>
 8002458:	4603      	mov	r3, r0
 800245a:	460c      	mov	r4, r1
 800245c:	461a      	mov	r2, r3
 800245e:	4b32      	ldr	r3, [pc, #200]	; (8002528 <UART_SetConfig+0x6f4>)
 8002460:	fba3 1302 	umull	r1, r3, r3, r2
 8002464:	095b      	lsrs	r3, r3, #5
 8002466:	2164      	movs	r1, #100	; 0x64
 8002468:	fb01 f303 	mul.w	r3, r1, r3
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	011b      	lsls	r3, r3, #4
 8002470:	3332      	adds	r3, #50	; 0x32
 8002472:	4a2d      	ldr	r2, [pc, #180]	; (8002528 <UART_SetConfig+0x6f4>)
 8002474:	fba2 2303 	umull	r2, r3, r2, r3
 8002478:	095b      	lsrs	r3, r3, #5
 800247a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800247e:	4498      	add	r8, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	469b      	mov	fp, r3
 8002484:	f04f 0c00 	mov.w	ip, #0
 8002488:	46d9      	mov	r9, fp
 800248a:	46e2      	mov	sl, ip
 800248c:	eb19 0309 	adds.w	r3, r9, r9
 8002490:	eb4a 040a 	adc.w	r4, sl, sl
 8002494:	4699      	mov	r9, r3
 8002496:	46a2      	mov	sl, r4
 8002498:	eb19 090b 	adds.w	r9, r9, fp
 800249c:	eb4a 0a0c 	adc.w	sl, sl, ip
 80024a0:	f04f 0100 	mov.w	r1, #0
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024b4:	4689      	mov	r9, r1
 80024b6:	4692      	mov	sl, r2
 80024b8:	eb1b 0509 	adds.w	r5, fp, r9
 80024bc:	eb4c 060a 	adc.w	r6, ip, sl
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	4619      	mov	r1, r3
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	f04f 0300 	mov.w	r3, #0
 80024ce:	f04f 0400 	mov.w	r4, #0
 80024d2:	0094      	lsls	r4, r2, #2
 80024d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80024d8:	008b      	lsls	r3, r1, #2
 80024da:	461a      	mov	r2, r3
 80024dc:	4623      	mov	r3, r4
 80024de:	4628      	mov	r0, r5
 80024e0:	4631      	mov	r1, r6
 80024e2:	f7fd ff25 	bl	8000330 <__aeabi_uldivmod>
 80024e6:	4603      	mov	r3, r0
 80024e8:	460c      	mov	r4, r1
 80024ea:	461a      	mov	r2, r3
 80024ec:	4b0e      	ldr	r3, [pc, #56]	; (8002528 <UART_SetConfig+0x6f4>)
 80024ee:	fba3 1302 	umull	r1, r3, r3, r2
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	2164      	movs	r1, #100	; 0x64
 80024f6:	fb01 f303 	mul.w	r3, r1, r3
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	3332      	adds	r3, #50	; 0x32
 8002500:	4a09      	ldr	r2, [pc, #36]	; (8002528 <UART_SetConfig+0x6f4>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	f003 020f 	and.w	r2, r3, #15
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4442      	add	r2, r8
 8002512:	609a      	str	r2, [r3, #8]
}
 8002514:	e7ff      	b.n	8002516 <UART_SetConfig+0x6e2>
 8002516:	bf00      	nop
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002520:	40011000 	.word	0x40011000
 8002524:	40011400 	.word	0x40011400
 8002528:	51eb851f 	.word	0x51eb851f

0800252c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800252c:	480d      	ldr	r0, [pc, #52]	; (8002564 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800252e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002530:	480d      	ldr	r0, [pc, #52]	; (8002568 <LoopForever+0x6>)
  ldr r1, =_edata
 8002532:	490e      	ldr	r1, [pc, #56]	; (800256c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002534:	4a0e      	ldr	r2, [pc, #56]	; (8002570 <LoopForever+0xe>)
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002538:	e002      	b.n	8002540 <LoopCopyDataInit>

0800253a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800253a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800253c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800253e:	3304      	adds	r3, #4

08002540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002544:	d3f9      	bcc.n	800253a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002546:	4a0b      	ldr	r2, [pc, #44]	; (8002574 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002548:	4c0b      	ldr	r4, [pc, #44]	; (8002578 <LoopForever+0x16>)
  movs r3, #0
 800254a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800254c:	e001      	b.n	8002552 <LoopFillZerobss>

0800254e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800254e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002550:	3204      	adds	r2, #4

08002552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002554:	d3fb      	bcc.n	800254e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002556:	f7fe faa5 	bl	8000aa4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800255a:	f003 f801 	bl	8005560 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800255e:	f7fe f8a7 	bl	80006b0 <main>

08002562 <LoopForever>:

LoopForever:
    b LoopForever
 8002562:	e7fe      	b.n	8002562 <LoopForever>
  ldr   r0, =_estack
 8002564:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800256c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002570:	08005f7c 	.word	0x08005f7c
  ldr r2, =_sbss
 8002574:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002578:	2001574c 	.word	0x2001574c

0800257c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800257c:	e7fe      	b.n	800257c <ADC_IRQHandler>

0800257e <vApplicationMallocFailedHook>:

/**
  Dummy implementation of the callback function vApplicationMallocFailedHook().
*/
#if (configUSE_MALLOC_FAILED_HOOK == 1)
__WEAK void vApplicationMallocFailedHook (void){}
 800257e:	b480      	push	{r7}
 8002580:	af00      	add	r7, sp, #0
 8002582:	bf00      	nop
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4a07      	ldr	r2, [pc, #28]	; (80025b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800259c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	4a06      	ldr	r2, [pc, #24]	; (80025bc <vApplicationGetIdleTaskMemory+0x30>)
 80025a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2282      	movs	r2, #130	; 0x82
 80025a8:	601a      	str	r2, [r3, #0]
}
 80025aa:	bf00      	nop
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	2000009c 	.word	0x2000009c
 80025bc:	200000f4 	.word	0x200000f4

080025c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f103 0208 	add.w	r2, r3, #8
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f04f 32ff 	mov.w	r2, #4294967295
 80025d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f103 0208 	add.w	r2, r3, #8
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f103 0208 	add.w	r2, r3, #8
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800261a:	b480      	push	{r7}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
 8002622:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	683a      	ldr	r2, [r7, #0]
 800263e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	601a      	str	r2, [r3, #0]
}
 8002656:	bf00      	nop
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002662:	b480      	push	{r7}
 8002664:	b085      	sub	sp, #20
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d103      	bne.n	8002682 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	e00c      	b.n	800269c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	3308      	adds	r3, #8
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	e002      	b.n	8002690 <vListInsert+0x2e>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	429a      	cmp	r2, r3
 800269a:	d2f6      	bcs.n	800268a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	601a      	str	r2, [r3, #0]
}
 80026c8:	bf00      	nop
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6892      	ldr	r2, [r2, #8]
 80026ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6852      	ldr	r2, [r2, #4]
 80026f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d103      	bne.n	8002708 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	1e5a      	subs	r2, r3, #1
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002728:	b580      	push	{r7, lr}
 800272a:	b08e      	sub	sp, #56	; 0x38
 800272c:	af04      	add	r7, sp, #16
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
 8002734:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002738:	2b00      	cmp	r3, #0
 800273a:	d109      	bne.n	8002750 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800273c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002740:	f383 8811 	msr	BASEPRI, r3
 8002744:	f3bf 8f6f 	isb	sy
 8002748:	f3bf 8f4f 	dsb	sy
 800274c:	623b      	str	r3, [r7, #32]
 800274e:	e7fe      	b.n	800274e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002752:	2b00      	cmp	r3, #0
 8002754:	d109      	bne.n	800276a <xTaskCreateStatic+0x42>
 8002756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800275a:	f383 8811 	msr	BASEPRI, r3
 800275e:	f3bf 8f6f 	isb	sy
 8002762:	f3bf 8f4f 	dsb	sy
 8002766:	61fb      	str	r3, [r7, #28]
 8002768:	e7fe      	b.n	8002768 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800276a:	2358      	movs	r3, #88	; 0x58
 800276c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	2b58      	cmp	r3, #88	; 0x58
 8002772:	d009      	beq.n	8002788 <xTaskCreateStatic+0x60>
 8002774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	61bb      	str	r3, [r7, #24]
 8002786:	e7fe      	b.n	8002786 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800278a:	2b00      	cmp	r3, #0
 800278c:	d01e      	beq.n	80027cc <xTaskCreateStatic+0xa4>
 800278e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002790:	2b00      	cmp	r3, #0
 8002792:	d01b      	beq.n	80027cc <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800279c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	2202      	movs	r2, #2
 80027a2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80027a6:	2300      	movs	r3, #0
 80027a8:	9303      	str	r3, [sp, #12]
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	9302      	str	r3, [sp, #8]
 80027ae:	f107 0314 	add.w	r3, r7, #20
 80027b2:	9301      	str	r3, [sp, #4]
 80027b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 f850 	bl	8002864 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80027c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80027c6:	f000 f8d3 	bl	8002970 <prvAddNewTaskToReadyList>
 80027ca:	e001      	b.n	80027d0 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80027d0:	697b      	ldr	r3, [r7, #20]
	}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3728      	adds	r7, #40	; 0x28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b08c      	sub	sp, #48	; 0x30
 80027de:	af04      	add	r7, sp, #16
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	603b      	str	r3, [r7, #0]
 80027e6:	4613      	mov	r3, r2
 80027e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027ea:	88fb      	ldrh	r3, [r7, #6]
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f001 f89c 	bl	800392c <pvPortMalloc>
 80027f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00e      	beq.n	800281a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80027fc:	2058      	movs	r0, #88	; 0x58
 80027fe:	f001 f895 	bl	800392c <pvPortMalloc>
 8002802:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	631a      	str	r2, [r3, #48]	; 0x30
 8002810:	e005      	b.n	800281e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002812:	6978      	ldr	r0, [r7, #20]
 8002814:	f001 f950 	bl	8003ab8 <vPortFree>
 8002818:	e001      	b.n	800281e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800281a:	2300      	movs	r3, #0
 800281c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d017      	beq.n	8002854 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800282c:	88fa      	ldrh	r2, [r7, #6]
 800282e:	2300      	movs	r3, #0
 8002830:	9303      	str	r3, [sp, #12]
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	9302      	str	r3, [sp, #8]
 8002836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002838:	9301      	str	r3, [sp, #4]
 800283a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 f80e 	bl	8002864 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002848:	69f8      	ldr	r0, [r7, #28]
 800284a:	f000 f891 	bl	8002970 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800284e:	2301      	movs	r3, #1
 8002850:	61bb      	str	r3, [r7, #24]
 8002852:	e002      	b.n	800285a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002854:	f04f 33ff 	mov.w	r3, #4294967295
 8002858:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800285a:	69bb      	ldr	r3, [r7, #24]
	}
 800285c:	4618      	mov	r0, r3
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b088      	sub	sp, #32
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
 8002870:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002874:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	461a      	mov	r2, r3
 800287c:	21a5      	movs	r1, #165	; 0xa5
 800287e:	f002 fead 	bl	80055dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002884:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800288c:	3b01      	subs	r3, #1
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	f023 0307 	bic.w	r3, r3, #7
 800289a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d009      	beq.n	80028ba <prvInitialiseNewTask+0x56>
 80028a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028aa:	f383 8811 	msr	BASEPRI, r3
 80028ae:	f3bf 8f6f 	isb	sy
 80028b2:	f3bf 8f4f 	dsb	sy
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	e7fe      	b.n	80028b8 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
 80028be:	e012      	b.n	80028e6 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	4413      	add	r3, r2
 80028c6:	7819      	ldrb	r1, [r3, #0]
 80028c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	4413      	add	r3, r2
 80028ce:	3334      	adds	r3, #52	; 0x34
 80028d0:	460a      	mov	r2, r1
 80028d2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d006      	beq.n	80028ee <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	3301      	adds	r3, #1
 80028e4:	61fb      	str	r3, [r7, #28]
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	2b09      	cmp	r3, #9
 80028ea:	d9e9      	bls.n	80028c0 <prvInitialiseNewTask+0x5c>
 80028ec:	e000      	b.n	80028f0 <prvInitialiseNewTask+0x8c>
		{
			break;
 80028ee:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80028f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80028f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d901      	bls.n	8002902 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80028fe:	2304      	movs	r3, #4
 8002900:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002904:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002906:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800290a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800290c:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800290e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002910:	2200      	movs	r2, #0
 8002912:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002916:	3304      	adds	r3, #4
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fe71 	bl	8002600 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800291e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002920:	3318      	adds	r3, #24
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fe6c 	bl	8002600 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800292a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800292c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800292e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002930:	f1c3 0205 	rsb	r2, r3, #5
 8002934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002936:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800293a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800293c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800293e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002940:	2200      	movs	r2, #0
 8002942:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	68f9      	ldr	r1, [r7, #12]
 8002950:	69b8      	ldr	r0, [r7, #24]
 8002952:	f000 fd5b 	bl	800340c <pxPortInitialiseStack>
 8002956:	4602      	mov	r2, r0
 8002958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800295a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800295c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295e:	2b00      	cmp	r3, #0
 8002960:	d002      	beq.n	8002968 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002966:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002968:	bf00      	nop
 800296a:	3720      	adds	r7, #32
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002970:	b5b0      	push	{r4, r5, r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af02      	add	r7, sp, #8
 8002976:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002978:	f000 fe70 	bl	800365c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800297c:	4b3b      	ldr	r3, [pc, #236]	; (8002a6c <prvAddNewTaskToReadyList+0xfc>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	3301      	adds	r3, #1
 8002982:	4a3a      	ldr	r2, [pc, #232]	; (8002a6c <prvAddNewTaskToReadyList+0xfc>)
 8002984:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002986:	4b3a      	ldr	r3, [pc, #232]	; (8002a70 <prvAddNewTaskToReadyList+0x100>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d109      	bne.n	80029a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800298e:	4a38      	ldr	r2, [pc, #224]	; (8002a70 <prvAddNewTaskToReadyList+0x100>)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002994:	4b35      	ldr	r3, [pc, #212]	; (8002a6c <prvAddNewTaskToReadyList+0xfc>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d110      	bne.n	80029be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800299c:	f000 fae8 	bl	8002f70 <prvInitialiseTaskLists>
 80029a0:	e00d      	b.n	80029be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80029a2:	4b34      	ldr	r3, [pc, #208]	; (8002a74 <prvAddNewTaskToReadyList+0x104>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d109      	bne.n	80029be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80029aa:	4b31      	ldr	r3, [pc, #196]	; (8002a70 <prvAddNewTaskToReadyList+0x100>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d802      	bhi.n	80029be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80029b8:	4a2d      	ldr	r2, [pc, #180]	; (8002a70 <prvAddNewTaskToReadyList+0x100>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80029be:	4b2e      	ldr	r3, [pc, #184]	; (8002a78 <prvAddNewTaskToReadyList+0x108>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	3301      	adds	r3, #1
 80029c4:	4a2c      	ldr	r2, [pc, #176]	; (8002a78 <prvAddNewTaskToReadyList+0x108>)
 80029c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80029c8:	4b2b      	ldr	r3, [pc, #172]	; (8002a78 <prvAddNewTaskToReadyList+0x108>)
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d016      	beq.n	8002a04 <prvAddNewTaskToReadyList+0x94>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4618      	mov	r0, r3
 80029da:	f002 fb45 	bl	8005068 <SEGGER_SYSVIEW_OnTaskCreate>
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	461d      	mov	r5, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	461c      	mov	r4, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fa:	1ae3      	subs	r3, r4, r3
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	462b      	mov	r3, r5
 8002a00:	f001 fa16 	bl	8003e30 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f002 fbb6 	bl	8005178 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a10:	2201      	movs	r2, #1
 8002a12:	409a      	lsls	r2, r3
 8002a14:	4b19      	ldr	r3, [pc, #100]	; (8002a7c <prvAddNewTaskToReadyList+0x10c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	4a18      	ldr	r2, [pc, #96]	; (8002a7c <prvAddNewTaskToReadyList+0x10c>)
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4a15      	ldr	r2, [pc, #84]	; (8002a80 <prvAddNewTaskToReadyList+0x110>)
 8002a2c:	441a      	add	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	3304      	adds	r3, #4
 8002a32:	4619      	mov	r1, r3
 8002a34:	4610      	mov	r0, r2
 8002a36:	f7ff fdf0 	bl	800261a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002a3a:	f000 fe3d 	bl	80036b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	; (8002a74 <prvAddNewTaskToReadyList+0x104>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00e      	beq.n	8002a64 <prvAddNewTaskToReadyList+0xf4>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002a46:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <prvAddNewTaskToReadyList+0x100>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d207      	bcs.n	8002a64 <prvAddNewTaskToReadyList+0xf4>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002a54:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <prvAddNewTaskToReadyList+0x114>)
 8002a56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002a64:	bf00      	nop
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a6c:	200003d4 	.word	0x200003d4
 8002a70:	200002fc 	.word	0x200002fc
 8002a74:	200003e0 	.word	0x200003e0
 8002a78:	200003f0 	.word	0x200003f0
 8002a7c:	200003dc 	.word	0x200003dc
 8002a80:	20000300 	.word	0x20000300
 8002a84:	e000ed04 	.word	0xe000ed04

08002a88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	; 0x28
 8002a8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a96:	463a      	mov	r2, r7
 8002a98:	1d39      	adds	r1, r7, #4
 8002a9a:	f107 0308 	add.w	r3, r7, #8
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff fd74 	bl	800258c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	9202      	str	r2, [sp, #8]
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	460a      	mov	r2, r1
 8002ab6:	491d      	ldr	r1, [pc, #116]	; (8002b2c <vTaskStartScheduler+0xa4>)
 8002ab8:	481d      	ldr	r0, [pc, #116]	; (8002b30 <vTaskStartScheduler+0xa8>)
 8002aba:	f7ff fe35 	bl	8002728 <xTaskCreateStatic>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	4b1c      	ldr	r3, [pc, #112]	; (8002b34 <vTaskStartScheduler+0xac>)
 8002ac2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002ac4:	4b1b      	ldr	r3, [pc, #108]	; (8002b34 <vTaskStartScheduler+0xac>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002acc:	2301      	movs	r3, #1
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e001      	b.n	8002ad6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d115      	bne.n	8002b08 <vTaskStartScheduler+0x80>
 8002adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae0:	f383 8811 	msr	BASEPRI, r3
 8002ae4:	f3bf 8f6f 	isb	sy
 8002ae8:	f3bf 8f4f 	dsb	sy
 8002aec:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002aee:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <vTaskStartScheduler+0xb0>)
 8002af0:	f04f 32ff 	mov.w	r2, #4294967295
 8002af4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002af6:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <vTaskStartScheduler+0xb4>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002afc:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <vTaskStartScheduler+0xb8>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002b02:	f000 fd0d 	bl	8003520 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002b06:	e00d      	b.n	8002b24 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0e:	d109      	bne.n	8002b24 <vTaskStartScheduler+0x9c>
 8002b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b14:	f383 8811 	msr	BASEPRI, r3
 8002b18:	f3bf 8f6f 	isb	sy
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	e7fe      	b.n	8002b22 <vTaskStartScheduler+0x9a>
}
 8002b24:	bf00      	nop
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	08005e48 	.word	0x08005e48
 8002b30:	08002f41 	.word	0x08002f41
 8002b34:	200003f8 	.word	0x200003f8
 8002b38:	200003f4 	.word	0x200003f4
 8002b3c:	200003e0 	.word	0x200003e0
 8002b40:	200003d8 	.word	0x200003d8

08002b44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002b48:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <vTaskSuspendAll+0x18>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	4a03      	ldr	r2, [pc, #12]	; (8002b5c <vTaskSuspendAll+0x18>)
 8002b50:	6013      	str	r3, [r2, #0]
}
 8002b52:	bf00      	nop
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	200003fc 	.word	0x200003fc

08002b60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002b6e:	4b43      	ldr	r3, [pc, #268]	; (8002c7c <xTaskResumeAll+0x11c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d109      	bne.n	8002b8a <xTaskResumeAll+0x2a>
 8002b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7a:	f383 8811 	msr	BASEPRI, r3
 8002b7e:	f3bf 8f6f 	isb	sy
 8002b82:	f3bf 8f4f 	dsb	sy
 8002b86:	603b      	str	r3, [r7, #0]
 8002b88:	e7fe      	b.n	8002b88 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002b8a:	f000 fd67 	bl	800365c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002b8e:	4b3b      	ldr	r3, [pc, #236]	; (8002c7c <xTaskResumeAll+0x11c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	3b01      	subs	r3, #1
 8002b94:	4a39      	ldr	r2, [pc, #228]	; (8002c7c <xTaskResumeAll+0x11c>)
 8002b96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b98:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <xTaskResumeAll+0x11c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d165      	bne.n	8002c6c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ba0:	4b37      	ldr	r3, [pc, #220]	; (8002c80 <xTaskResumeAll+0x120>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d061      	beq.n	8002c6c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ba8:	e032      	b.n	8002c10 <xTaskResumeAll+0xb0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002baa:	4b36      	ldr	r3, [pc, #216]	; (8002c84 <xTaskResumeAll+0x124>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3318      	adds	r3, #24
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fd8c 	bl	80026d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff fd87 	bl	80026d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f002 fad5 	bl	8005178 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	409a      	lsls	r2, r3
 8002bd6:	4b2c      	ldr	r3, [pc, #176]	; (8002c88 <xTaskResumeAll+0x128>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	4a2a      	ldr	r2, [pc, #168]	; (8002c88 <xTaskResumeAll+0x128>)
 8002bde:	6013      	str	r3, [r2, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002be4:	4613      	mov	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4a27      	ldr	r2, [pc, #156]	; (8002c8c <xTaskResumeAll+0x12c>)
 8002bee:	441a      	add	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4610      	mov	r0, r2
 8002bf8:	f7ff fd0f 	bl	800261a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c00:	4b23      	ldr	r3, [pc, #140]	; (8002c90 <xTaskResumeAll+0x130>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d302      	bcc.n	8002c10 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8002c0a:	4b22      	ldr	r3, [pc, #136]	; (8002c94 <xTaskResumeAll+0x134>)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c10:	4b1c      	ldr	r3, [pc, #112]	; (8002c84 <xTaskResumeAll+0x124>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1c8      	bne.n	8002baa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002c1e:	f000 fa41 	bl	80030a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002c22:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <xTaskResumeAll+0x138>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d010      	beq.n	8002c50 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002c2e:	f000 f859 	bl	8002ce4 <xTaskIncrementTick>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8002c38:	4b16      	ldr	r3, [pc, #88]	; (8002c94 <xTaskResumeAll+0x134>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f1      	bne.n	8002c2e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <xTaskResumeAll+0x138>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002c50:	4b10      	ldr	r3, [pc, #64]	; (8002c94 <xTaskResumeAll+0x134>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d009      	beq.n	8002c6c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <xTaskResumeAll+0x13c>)
 8002c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	f3bf 8f4f 	dsb	sy
 8002c68:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002c6c:	f000 fd24 	bl	80036b8 <vPortExitCritical>

	return xAlreadyYielded;
 8002c70:	68bb      	ldr	r3, [r7, #8]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	200003fc 	.word	0x200003fc
 8002c80:	200003d4 	.word	0x200003d4
 8002c84:	20000394 	.word	0x20000394
 8002c88:	200003dc 	.word	0x200003dc
 8002c8c:	20000300 	.word	0x20000300
 8002c90:	200002fc 	.word	0x200002fc
 8002c94:	200003e8 	.word	0x200003e8
 8002c98:	200003e4 	.word	0x200003e4
 8002c9c:	e000ed04 	.word	0xe000ed04

08002ca0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002ca6:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <xTaskGetTickCount+0x1c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002cac:	687b      	ldr	r3, [r7, #4]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	200003d8 	.word	0x200003d8

08002cc0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cc6:	f000 fdad 	bl	8003824 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8002cce:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <xTaskGetTickCountFromISR+0x20>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002cd4:	683b      	ldr	r3, [r7, #0]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200003d8 	.word	0x200003d8

08002ce4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cee:	4b52      	ldr	r3, [pc, #328]	; (8002e38 <xTaskIncrementTick+0x154>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f040 8090 	bne.w	8002e18 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002cf8:	4b50      	ldr	r3, [pc, #320]	; (8002e3c <xTaskIncrementTick+0x158>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002d00:	4a4e      	ldr	r2, [pc, #312]	; (8002e3c <xTaskIncrementTick+0x158>)
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d11f      	bne.n	8002d4c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002d0c:	4b4c      	ldr	r3, [pc, #304]	; (8002e40 <xTaskIncrementTick+0x15c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d009      	beq.n	8002d2a <xTaskIncrementTick+0x46>
 8002d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d1a:	f383 8811 	msr	BASEPRI, r3
 8002d1e:	f3bf 8f6f 	isb	sy
 8002d22:	f3bf 8f4f 	dsb	sy
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	e7fe      	b.n	8002d28 <xTaskIncrementTick+0x44>
 8002d2a:	4b45      	ldr	r3, [pc, #276]	; (8002e40 <xTaskIncrementTick+0x15c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	60fb      	str	r3, [r7, #12]
 8002d30:	4b44      	ldr	r3, [pc, #272]	; (8002e44 <xTaskIncrementTick+0x160>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a42      	ldr	r2, [pc, #264]	; (8002e40 <xTaskIncrementTick+0x15c>)
 8002d36:	6013      	str	r3, [r2, #0]
 8002d38:	4a42      	ldr	r2, [pc, #264]	; (8002e44 <xTaskIncrementTick+0x160>)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	4b42      	ldr	r3, [pc, #264]	; (8002e48 <xTaskIncrementTick+0x164>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	3301      	adds	r3, #1
 8002d44:	4a40      	ldr	r2, [pc, #256]	; (8002e48 <xTaskIncrementTick+0x164>)
 8002d46:	6013      	str	r3, [r2, #0]
 8002d48:	f000 f9ac 	bl	80030a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002d4c:	4b3f      	ldr	r3, [pc, #252]	; (8002e4c <xTaskIncrementTick+0x168>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d351      	bcc.n	8002dfa <xTaskIncrementTick+0x116>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d56:	4b3a      	ldr	r3, [pc, #232]	; (8002e40 <xTaskIncrementTick+0x15c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <xTaskIncrementTick+0x80>
 8002d60:	2301      	movs	r3, #1
 8002d62:	e000      	b.n	8002d66 <xTaskIncrementTick+0x82>
 8002d64:	2300      	movs	r3, #0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d004      	beq.n	8002d74 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d6a:	4b38      	ldr	r3, [pc, #224]	; (8002e4c <xTaskIncrementTick+0x168>)
 8002d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d70:	601a      	str	r2, [r3, #0]
					break;
 8002d72:	e042      	b.n	8002dfa <xTaskIncrementTick+0x116>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d74:	4b32      	ldr	r3, [pc, #200]	; (8002e40 <xTaskIncrementTick+0x15c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d203      	bcs.n	8002d94 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002d8c:	4a2f      	ldr	r2, [pc, #188]	; (8002e4c <xTaskIncrementTick+0x168>)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6013      	str	r3, [r2, #0]
						break;
 8002d92:	e032      	b.n	8002dfa <xTaskIncrementTick+0x116>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	3304      	adds	r3, #4
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fc9b 	bl	80026d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d004      	beq.n	8002db0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	3318      	adds	r3, #24
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff fc92 	bl	80026d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f002 f9e0 	bl	8005178 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	4b23      	ldr	r3, [pc, #140]	; (8002e50 <xTaskIncrementTick+0x16c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	4a22      	ldr	r2, [pc, #136]	; (8002e50 <xTaskIncrementTick+0x16c>)
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4a1f      	ldr	r2, [pc, #124]	; (8002e54 <xTaskIncrementTick+0x170>)
 8002dd8:	441a      	add	r2, r3
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	3304      	adds	r3, #4
 8002dde:	4619      	mov	r1, r3
 8002de0:	4610      	mov	r0, r2
 8002de2:	f7ff fc1a 	bl	800261a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dea:	4b1b      	ldr	r3, [pc, #108]	; (8002e58 <xTaskIncrementTick+0x174>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d3b0      	bcc.n	8002d56 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002df4:	2301      	movs	r3, #1
 8002df6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002df8:	e7ad      	b.n	8002d56 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002dfa:	4b17      	ldr	r3, [pc, #92]	; (8002e58 <xTaskIncrementTick+0x174>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e00:	4914      	ldr	r1, [pc, #80]	; (8002e54 <xTaskIncrementTick+0x170>)
 8002e02:	4613      	mov	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4413      	add	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d907      	bls.n	8002e22 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002e12:	2301      	movs	r3, #1
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	e004      	b.n	8002e22 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002e18:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <xTaskIncrementTick+0x178>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <xTaskIncrementTick+0x178>)
 8002e20:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002e22:	4b0f      	ldr	r3, [pc, #60]	; (8002e60 <xTaskIncrementTick+0x17c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <xTaskIncrementTick+0x14a>
		{
			xSwitchRequired = pdTRUE;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002e2e:	697b      	ldr	r3, [r7, #20]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	200003fc 	.word	0x200003fc
 8002e3c:	200003d8 	.word	0x200003d8
 8002e40:	2000038c 	.word	0x2000038c
 8002e44:	20000390 	.word	0x20000390
 8002e48:	200003ec 	.word	0x200003ec
 8002e4c:	200003f4 	.word	0x200003f4
 8002e50:	200003dc 	.word	0x200003dc
 8002e54:	20000300 	.word	0x20000300
 8002e58:	200002fc 	.word	0x200002fc
 8002e5c:	200003e4 	.word	0x200003e4
 8002e60:	200003e8 	.word	0x200003e8

08002e64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e6a:	4b2f      	ldr	r3, [pc, #188]	; (8002f28 <vTaskSwitchContext+0xc4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002e72:	4b2e      	ldr	r3, [pc, #184]	; (8002f2c <vTaskSwitchContext+0xc8>)
 8002e74:	2201      	movs	r2, #1
 8002e76:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002e78:	e051      	b.n	8002f1e <vTaskSwitchContext+0xba>
		xYieldPending = pdFALSE;
 8002e7a:	4b2c      	ldr	r3, [pc, #176]	; (8002f2c <vTaskSwitchContext+0xc8>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002e80:	4b2b      	ldr	r3, [pc, #172]	; (8002f30 <vTaskSwitchContext+0xcc>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	fab3 f383 	clz	r3, r3
 8002e8c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002e8e:	7afb      	ldrb	r3, [r7, #11]
 8002e90:	f1c3 031f 	rsb	r3, r3, #31
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	4927      	ldr	r1, [pc, #156]	; (8002f34 <vTaskSwitchContext+0xd0>)
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	440b      	add	r3, r1
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d109      	bne.n	8002ebe <vTaskSwitchContext+0x5a>
	__asm volatile
 8002eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eae:	f383 8811 	msr	BASEPRI, r3
 8002eb2:	f3bf 8f6f 	isb	sy
 8002eb6:	f3bf 8f4f 	dsb	sy
 8002eba:	607b      	str	r3, [r7, #4]
 8002ebc:	e7fe      	b.n	8002ebc <vTaskSwitchContext+0x58>
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4a1a      	ldr	r2, [pc, #104]	; (8002f34 <vTaskSwitchContext+0xd0>)
 8002eca:	4413      	add	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	3308      	adds	r3, #8
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d104      	bne.n	8002eee <vTaskSwitchContext+0x8a>
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	4a10      	ldr	r2, [pc, #64]	; (8002f38 <vTaskSwitchContext+0xd4>)
 8002ef6:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <vTaskSwitchContext+0xd4>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3334      	adds	r3, #52	; 0x34
 8002efe:	2205      	movs	r2, #5
 8002f00:	490e      	ldr	r1, [pc, #56]	; (8002f3c <vTaskSwitchContext+0xd8>)
 8002f02:	4618      	mov	r0, r3
 8002f04:	f002 fb50 	bl	80055a8 <memcmp>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d005      	beq.n	8002f1a <vTaskSwitchContext+0xb6>
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <vTaskSwitchContext+0xd4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f002 f8ec 	bl	80050f0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002f18:	e001      	b.n	8002f1e <vTaskSwitchContext+0xba>
		traceTASK_SWITCHED_IN();
 8002f1a:	f002 f889 	bl	8005030 <SEGGER_SYSVIEW_OnIdle>
}
 8002f1e:	bf00      	nop
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	200003fc 	.word	0x200003fc
 8002f2c:	200003e8 	.word	0x200003e8
 8002f30:	200003dc 	.word	0x200003dc
 8002f34:	20000300 	.word	0x20000300
 8002f38:	200002fc 	.word	0x200002fc
 8002f3c:	08005e48 	.word	0x08005e48

08002f40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f48:	f000 f852 	bl	8002ff0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <prvIdleTask+0x28>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d9f9      	bls.n	8002f48 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f54:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <prvIdleTask+0x2c>)
 8002f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	f3bf 8f4f 	dsb	sy
 8002f60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f64:	e7f0      	b.n	8002f48 <prvIdleTask+0x8>
 8002f66:	bf00      	nop
 8002f68:	20000300 	.word	0x20000300
 8002f6c:	e000ed04 	.word	0xe000ed04

08002f70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f76:	2300      	movs	r3, #0
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	e00c      	b.n	8002f96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4a12      	ldr	r2, [pc, #72]	; (8002fd0 <prvInitialiseTaskLists+0x60>)
 8002f88:	4413      	add	r3, r2
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fb18 	bl	80025c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3301      	adds	r3, #1
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d9ef      	bls.n	8002f7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f9c:	480d      	ldr	r0, [pc, #52]	; (8002fd4 <prvInitialiseTaskLists+0x64>)
 8002f9e:	f7ff fb0f 	bl	80025c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002fa2:	480d      	ldr	r0, [pc, #52]	; (8002fd8 <prvInitialiseTaskLists+0x68>)
 8002fa4:	f7ff fb0c 	bl	80025c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002fa8:	480c      	ldr	r0, [pc, #48]	; (8002fdc <prvInitialiseTaskLists+0x6c>)
 8002faa:	f7ff fb09 	bl	80025c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002fae:	480c      	ldr	r0, [pc, #48]	; (8002fe0 <prvInitialiseTaskLists+0x70>)
 8002fb0:	f7ff fb06 	bl	80025c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002fb4:	480b      	ldr	r0, [pc, #44]	; (8002fe4 <prvInitialiseTaskLists+0x74>)
 8002fb6:	f7ff fb03 	bl	80025c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <prvInitialiseTaskLists+0x78>)
 8002fbc:	4a05      	ldr	r2, [pc, #20]	; (8002fd4 <prvInitialiseTaskLists+0x64>)
 8002fbe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <prvInitialiseTaskLists+0x7c>)
 8002fc2:	4a05      	ldr	r2, [pc, #20]	; (8002fd8 <prvInitialiseTaskLists+0x68>)
 8002fc4:	601a      	str	r2, [r3, #0]
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000300 	.word	0x20000300
 8002fd4:	20000364 	.word	0x20000364
 8002fd8:	20000378 	.word	0x20000378
 8002fdc:	20000394 	.word	0x20000394
 8002fe0:	200003a8 	.word	0x200003a8
 8002fe4:	200003c0 	.word	0x200003c0
 8002fe8:	2000038c 	.word	0x2000038c
 8002fec:	20000390 	.word	0x20000390

08002ff0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ff6:	e019      	b.n	800302c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002ff8:	f000 fb30 	bl	800365c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	; (800303c <prvCheckTasksWaitingTermination+0x4c>)
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3304      	adds	r3, #4
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fb63 	bl	80026d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <prvCheckTasksWaitingTermination+0x50>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3b01      	subs	r3, #1
 8003014:	4a0a      	ldr	r2, [pc, #40]	; (8003040 <prvCheckTasksWaitingTermination+0x50>)
 8003016:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003018:	4b0a      	ldr	r3, [pc, #40]	; (8003044 <prvCheckTasksWaitingTermination+0x54>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3b01      	subs	r3, #1
 800301e:	4a09      	ldr	r2, [pc, #36]	; (8003044 <prvCheckTasksWaitingTermination+0x54>)
 8003020:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003022:	f000 fb49 	bl	80036b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f80e 	bl	8003048 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800302c:	4b05      	ldr	r3, [pc, #20]	; (8003044 <prvCheckTasksWaitingTermination+0x54>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e1      	bne.n	8002ff8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003034:	bf00      	nop
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	200003a8 	.word	0x200003a8
 8003040:	200003d4 	.word	0x200003d4
 8003044:	200003bc 	.word	0x200003bc

08003048 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003056:	2b00      	cmp	r3, #0
 8003058:	d108      	bne.n	800306c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	4618      	mov	r0, r3
 8003060:	f000 fd2a 	bl	8003ab8 <vPortFree>
				vPortFree( pxTCB );
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 fd27 	bl	8003ab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800306a:	e017      	b.n	800309c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003072:	2b01      	cmp	r3, #1
 8003074:	d103      	bne.n	800307e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fd1e 	bl	8003ab8 <vPortFree>
	}
 800307c:	e00e      	b.n	800309c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003084:	2b02      	cmp	r3, #2
 8003086:	d009      	beq.n	800309c <prvDeleteTCB+0x54>
 8003088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800308c:	f383 8811 	msr	BASEPRI, r3
 8003090:	f3bf 8f6f 	isb	sy
 8003094:	f3bf 8f4f 	dsb	sy
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	e7fe      	b.n	800309a <prvDeleteTCB+0x52>
	}
 800309c:	bf00      	nop
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030aa:	4b0f      	ldr	r3, [pc, #60]	; (80030e8 <prvResetNextTaskUnblockTime+0x44>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <prvResetNextTaskUnblockTime+0x14>
 80030b4:	2301      	movs	r3, #1
 80030b6:	e000      	b.n	80030ba <prvResetNextTaskUnblockTime+0x16>
 80030b8:	2300      	movs	r3, #0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d004      	beq.n	80030c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80030be:	4b0b      	ldr	r3, [pc, #44]	; (80030ec <prvResetNextTaskUnblockTime+0x48>)
 80030c0:	f04f 32ff 	mov.w	r2, #4294967295
 80030c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80030c6:	e008      	b.n	80030da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80030c8:	4b07      	ldr	r3, [pc, #28]	; (80030e8 <prvResetNextTaskUnblockTime+0x44>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	4a05      	ldr	r2, [pc, #20]	; (80030ec <prvResetNextTaskUnblockTime+0x48>)
 80030d8:	6013      	str	r3, [r2, #0]
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	2000038c 	.word	0x2000038c
 80030ec:	200003f4 	.word	0x200003f4

080030f0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b088      	sub	sp, #32
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
 80030fc:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80030fe:	f000 faad 	bl	800365c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8003102:	4b2b      	ldr	r3, [pc, #172]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d01a      	beq.n	8003146 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8003110:	4b27      	ldr	r3, [pc, #156]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	43d2      	mvns	r2, r2
 800311a:	400a      	ands	r2, r1
 800311c:	651a      	str	r2, [r3, #80]	; 0x50

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800311e:	4b24      	ldr	r3, [pc, #144]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00b      	beq.n	8003146 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800312e:	2101      	movs	r1, #1
 8003130:	6838      	ldr	r0, [r7, #0]
 8003132:	f000 f8f3 	bl	800331c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8003136:	4b1f      	ldr	r3, [pc, #124]	; (80031b4 <xTaskNotifyWait+0xc4>)
 8003138:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	f3bf 8f4f 	dsb	sy
 8003142:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8003146:	f000 fab7 	bl	80036b8 <vPortExitCritical>

		taskENTER_CRITICAL();
 800314a:	f000 fa87 	bl	800365c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	4613      	mov	r3, r2
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	68f9      	ldr	r1, [r7, #12]
 800315a:	2040      	movs	r0, #64	; 0x40
 800315c:	f001 fb96 	bl	800488c <SEGGER_SYSVIEW_RecordU32x4>

			if( pulNotificationValue != NULL )
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d004      	beq.n	8003170 <xTaskNotifyWait+0x80>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8003166:	4b12      	ldr	r3, [pc, #72]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8003170:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d002      	beq.n	8003184 <xTaskNotifyWait+0x94>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800317e:	2300      	movs	r3, #0
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	e008      	b.n	8003196 <xTaskNotifyWait+0xa6>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8003184:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	43d2      	mvns	r2, r2
 800318e:	400a      	ands	r2, r1
 8003190:	651a      	str	r2, [r3, #80]	; 0x50
				xReturn = pdTRUE;
 8003192:	2301      	movs	r3, #1
 8003194:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003196:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <xTaskNotifyWait+0xc0>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		}
		taskEXIT_CRITICAL();
 80031a0:	f000 fa8a 	bl	80036b8 <vPortExitCritical>

		return xReturn;
 80031a4:	697b      	ldr	r3, [r7, #20]
	}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	200002fc 	.word	0x200002fc
 80031b4:	e000ed04 	.word	0xe000ed04

080031b8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08c      	sub	sp, #48	; 0x30
 80031bc:	af02      	add	r7, sp, #8
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	603b      	str	r3, [r7, #0]
 80031c4:	4613      	mov	r3, r2
 80031c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80031c8:	2301      	movs	r3, #1
 80031ca:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d109      	bne.n	80031e6 <xTaskGenericNotify+0x2e>
 80031d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	61bb      	str	r3, [r7, #24]
 80031e4:	e7fe      	b.n	80031e4 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80031ea:	f000 fa37 	bl	800365c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003202:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			switch( eAction )
 800320c:	79fb      	ldrb	r3, [r7, #7]
 800320e:	2b04      	cmp	r3, #4
 8003210:	d827      	bhi.n	8003262 <xTaskGenericNotify+0xaa>
 8003212:	a201      	add	r2, pc, #4	; (adr r2, 8003218 <xTaskGenericNotify+0x60>)
 8003214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003218:	08003263 	.word	0x08003263
 800321c:	0800322d 	.word	0x0800322d
 8003220:	0800323b 	.word	0x0800323b
 8003224:	08003247 	.word	0x08003247
 8003228:	0800324f 	.word	0x0800324f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	431a      	orrs	r2, r3
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8003238:	e013      	b.n	8003262 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800323a:	6a3b      	ldr	r3, [r7, #32]
 800323c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800323e:	1c5a      	adds	r2, r3, #1
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8003244:	e00d      	b.n	8003262 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 800324c:	e009      	b.n	8003262 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800324e:	7ffb      	ldrb	r3, [r7, #31]
 8003250:	2b02      	cmp	r3, #2
 8003252:	d003      	beq.n	800325c <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	651a      	str	r2, [r3, #80]	; 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800325a:	e001      	b.n	8003260 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 800325c:	2300      	movs	r3, #0
 800325e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8003260:	bf00      	nop
					/* The task is being notified without its notify value being
					updated. */
					break;
			}

			traceTASK_NOTIFY();
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	4618      	mov	r0, r3
 8003266:	f002 f82b 	bl	80052c0 <SEGGER_SYSVIEW_ShrinkId>
 800326a:	4601      	mov	r1, r0
 800326c:	79fa      	ldrb	r2, [r7, #7]
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	4613      	mov	r3, r2
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	203e      	movs	r0, #62	; 0x3e
 8003278:	f001 fb08 	bl	800488c <SEGGER_SYSVIEW_RecordU32x4>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800327c:	7ffb      	ldrb	r3, [r7, #31]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d13c      	bne.n	80032fc <xTaskGenericNotify+0x144>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	3304      	adds	r3, #4
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fa24 	bl	80026d4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	4618      	mov	r0, r3
 8003290:	f001 ff72 	bl	8005178 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003294:	6a3b      	ldr	r3, [r7, #32]
 8003296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003298:	2201      	movs	r2, #1
 800329a:	409a      	lsls	r2, r3
 800329c:	4b1b      	ldr	r3, [pc, #108]	; (800330c <xTaskGenericNotify+0x154>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	4a1a      	ldr	r2, [pc, #104]	; (800330c <xTaskGenericNotify+0x154>)
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032aa:	4613      	mov	r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4a17      	ldr	r2, [pc, #92]	; (8003310 <xTaskGenericNotify+0x158>)
 80032b4:	441a      	add	r2, r3
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	3304      	adds	r3, #4
 80032ba:	4619      	mov	r1, r3
 80032bc:	4610      	mov	r0, r2
 80032be:	f7ff f9ac 	bl	800261a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d009      	beq.n	80032de <xTaskGenericNotify+0x126>
 80032ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ce:	f383 8811 	msr	BASEPRI, r3
 80032d2:	f3bf 8f6f 	isb	sy
 80032d6:	f3bf 8f4f 	dsb	sy
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	e7fe      	b.n	80032dc <xTaskGenericNotify+0x124>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032e2:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <xTaskGenericNotify+0x15c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d907      	bls.n	80032fc <xTaskGenericNotify+0x144>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80032ec:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <xTaskGenericNotify+0x160>)
 80032ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80032fc:	f000 f9dc 	bl	80036b8 <vPortExitCritical>

		return xReturn;
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8003302:	4618      	mov	r0, r3
 8003304:	3728      	adds	r7, #40	; 0x28
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	200003dc 	.word	0x200003dc
 8003310:	20000300 	.word	0x20000300
 8003314:	200002fc 	.word	0x200002fc
 8003318:	e000ed04 	.word	0xe000ed04

0800331c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003326:	4b32      	ldr	r3, [pc, #200]	; (80033f0 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800332c:	4b31      	ldr	r3, [pc, #196]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3304      	adds	r3, #4
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff f9ce 	bl	80026d4 <uxListRemove>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10b      	bne.n	8003356 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800333e:	4b2d      	ldr	r3, [pc, #180]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003344:	2201      	movs	r2, #1
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	43da      	mvns	r2, r3
 800334c:	4b2a      	ldr	r3, [pc, #168]	; (80033f8 <prvAddCurrentTaskToDelayedList+0xdc>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4013      	ands	r3, r2
 8003352:	4a29      	ldr	r2, [pc, #164]	; (80033f8 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003354:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335c:	d110      	bne.n	8003380 <prvAddCurrentTaskToDelayedList+0x64>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00d      	beq.n	8003380 <prvAddCurrentTaskToDelayedList+0x64>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003364:	4b23      	ldr	r3, [pc, #140]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	211b      	movs	r1, #27
 800336a:	4618      	mov	r0, r3
 800336c:	f001 ff48 	bl	8005200 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003370:	4b20      	ldr	r3, [pc, #128]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3304      	adds	r3, #4
 8003376:	4619      	mov	r1, r3
 8003378:	4820      	ldr	r0, [pc, #128]	; (80033fc <prvAddCurrentTaskToDelayedList+0xe0>)
 800337a:	f7ff f94e 	bl	800261a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800337e:	e032      	b.n	80033e6 <prvAddCurrentTaskToDelayedList+0xca>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003388:	4b1a      	ldr	r3, [pc, #104]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	429a      	cmp	r2, r3
 8003396:	d20f      	bcs.n	80033b8 <prvAddCurrentTaskToDelayedList+0x9c>
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003398:	4b16      	ldr	r3, [pc, #88]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2104      	movs	r1, #4
 800339e:	4618      	mov	r0, r3
 80033a0:	f001 ff2e 	bl	8005200 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033a4:	4b16      	ldr	r3, [pc, #88]	; (8003400 <prvAddCurrentTaskToDelayedList+0xe4>)
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	4b12      	ldr	r3, [pc, #72]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	3304      	adds	r3, #4
 80033ae:	4619      	mov	r1, r3
 80033b0:	4610      	mov	r0, r2
 80033b2:	f7ff f956 	bl	8002662 <vListInsert>
}
 80033b6:	e016      	b.n	80033e6 <prvAddCurrentTaskToDelayedList+0xca>
        traceMOVED_TASK_TO_DELAYED_LIST();
 80033b8:	4b0e      	ldr	r3, [pc, #56]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2104      	movs	r1, #4
 80033be:	4618      	mov	r0, r3
 80033c0:	f001 ff1e 	bl	8005200 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033c4:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	4b0a      	ldr	r3, [pc, #40]	; (80033f4 <prvAddCurrentTaskToDelayedList+0xd8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	3304      	adds	r3, #4
 80033ce:	4619      	mov	r1, r3
 80033d0:	4610      	mov	r0, r2
 80033d2:	f7ff f946 	bl	8002662 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80033d6:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <prvAddCurrentTaskToDelayedList+0xec>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d202      	bcs.n	80033e6 <prvAddCurrentTaskToDelayedList+0xca>
					xNextTaskUnblockTime = xTimeToWake;
 80033e0:	4a09      	ldr	r2, [pc, #36]	; (8003408 <prvAddCurrentTaskToDelayedList+0xec>)
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	6013      	str	r3, [r2, #0]
}
 80033e6:	bf00      	nop
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	200003d8 	.word	0x200003d8
 80033f4:	200002fc 	.word	0x200002fc
 80033f8:	200003dc 	.word	0x200003dc
 80033fc:	200003c0 	.word	0x200003c0
 8003400:	20000390 	.word	0x20000390
 8003404:	2000038c 	.word	0x2000038c
 8003408:	200003f4 	.word	0x200003f4

0800340c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	3b04      	subs	r3, #4
 800341c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003424:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	3b04      	subs	r3, #4
 800342a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	f023 0201 	bic.w	r2, r3, #1
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	3b04      	subs	r3, #4
 800343a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800343c:	4a0c      	ldr	r2, [pc, #48]	; (8003470 <pxPortInitialiseStack+0x64>)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3b14      	subs	r3, #20
 8003446:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	3b04      	subs	r3, #4
 8003452:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f06f 0202 	mvn.w	r2, #2
 800345a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	3b20      	subs	r3, #32
 8003460:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003462:	68fb      	ldr	r3, [r7, #12]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	08003475 	.word	0x08003475

08003474 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800347a:	2300      	movs	r3, #0
 800347c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800347e:	4b11      	ldr	r3, [pc, #68]	; (80034c4 <prvTaskExitError+0x50>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003486:	d009      	beq.n	800349c <prvTaskExitError+0x28>
 8003488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348c:	f383 8811 	msr	BASEPRI, r3
 8003490:	f3bf 8f6f 	isb	sy
 8003494:	f3bf 8f4f 	dsb	sy
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	e7fe      	b.n	800349a <prvTaskExitError+0x26>
 800349c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a0:	f383 8811 	msr	BASEPRI, r3
 80034a4:	f3bf 8f6f 	isb	sy
 80034a8:	f3bf 8f4f 	dsb	sy
 80034ac:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80034ae:	bf00      	nop
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0fc      	beq.n	80034b0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80034b6:	bf00      	nop
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	2000000c 	.word	0x2000000c
	...

080034d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80034d0:	4b07      	ldr	r3, [pc, #28]	; (80034f0 <pxCurrentTCBConst2>)
 80034d2:	6819      	ldr	r1, [r3, #0]
 80034d4:	6808      	ldr	r0, [r1, #0]
 80034d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034da:	f380 8809 	msr	PSP, r0
 80034de:	f3bf 8f6f 	isb	sy
 80034e2:	f04f 0000 	mov.w	r0, #0
 80034e6:	f380 8811 	msr	BASEPRI, r0
 80034ea:	4770      	bx	lr
 80034ec:	f3af 8000 	nop.w

080034f0 <pxCurrentTCBConst2>:
 80034f0:	200002fc 	.word	0x200002fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80034f4:	bf00      	nop
 80034f6:	bf00      	nop

080034f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80034f8:	4808      	ldr	r0, [pc, #32]	; (800351c <prvPortStartFirstTask+0x24>)
 80034fa:	6800      	ldr	r0, [r0, #0]
 80034fc:	6800      	ldr	r0, [r0, #0]
 80034fe:	f380 8808 	msr	MSP, r0
 8003502:	f04f 0000 	mov.w	r0, #0
 8003506:	f380 8814 	msr	CONTROL, r0
 800350a:	b662      	cpsie	i
 800350c:	b661      	cpsie	f
 800350e:	f3bf 8f4f 	dsb	sy
 8003512:	f3bf 8f6f 	isb	sy
 8003516:	df00      	svc	0
 8003518:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800351a:	bf00      	nop
 800351c:	e000ed08 	.word	0xe000ed08

08003520 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003526:	4b44      	ldr	r3, [pc, #272]	; (8003638 <xPortStartScheduler+0x118>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a44      	ldr	r2, [pc, #272]	; (800363c <xPortStartScheduler+0x11c>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d109      	bne.n	8003544 <xPortStartScheduler+0x24>
 8003530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003534:	f383 8811 	msr	BASEPRI, r3
 8003538:	f3bf 8f6f 	isb	sy
 800353c:	f3bf 8f4f 	dsb	sy
 8003540:	613b      	str	r3, [r7, #16]
 8003542:	e7fe      	b.n	8003542 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003544:	4b3c      	ldr	r3, [pc, #240]	; (8003638 <xPortStartScheduler+0x118>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a3d      	ldr	r2, [pc, #244]	; (8003640 <xPortStartScheduler+0x120>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d109      	bne.n	8003562 <xPortStartScheduler+0x42>
 800354e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003552:	f383 8811 	msr	BASEPRI, r3
 8003556:	f3bf 8f6f 	isb	sy
 800355a:	f3bf 8f4f 	dsb	sy
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	e7fe      	b.n	8003560 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003562:	4b38      	ldr	r3, [pc, #224]	; (8003644 <xPortStartScheduler+0x124>)
 8003564:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	b2db      	uxtb	r3, r3
 800356c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	22ff      	movs	r2, #255	; 0xff
 8003572:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800357c:	78fb      	ldrb	r3, [r7, #3]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4b30      	ldr	r3, [pc, #192]	; (8003648 <xPortStartScheduler+0x128>)
 8003588:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800358a:	4b30      	ldr	r3, [pc, #192]	; (800364c <xPortStartScheduler+0x12c>)
 800358c:	2207      	movs	r2, #7
 800358e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003590:	e009      	b.n	80035a6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003592:	4b2e      	ldr	r3, [pc, #184]	; (800364c <xPortStartScheduler+0x12c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	3b01      	subs	r3, #1
 8003598:	4a2c      	ldr	r2, [pc, #176]	; (800364c <xPortStartScheduler+0x12c>)
 800359a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800359c:	78fb      	ldrb	r3, [r7, #3]
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035a6:	78fb      	ldrb	r3, [r7, #3]
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ae:	2b80      	cmp	r3, #128	; 0x80
 80035b0:	d0ef      	beq.n	8003592 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <xPortStartScheduler+0x12c>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f1c3 0307 	rsb	r3, r3, #7
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d009      	beq.n	80035d2 <xPortStartScheduler+0xb2>
 80035be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c2:	f383 8811 	msr	BASEPRI, r3
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	e7fe      	b.n	80035d0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035d2:	4b1e      	ldr	r3, [pc, #120]	; (800364c <xPortStartScheduler+0x12c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	021b      	lsls	r3, r3, #8
 80035d8:	4a1c      	ldr	r2, [pc, #112]	; (800364c <xPortStartScheduler+0x12c>)
 80035da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035dc:	4b1b      	ldr	r3, [pc, #108]	; (800364c <xPortStartScheduler+0x12c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80035e4:	4a19      	ldr	r2, [pc, #100]	; (800364c <xPortStartScheduler+0x12c>)
 80035e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80035f0:	4b17      	ldr	r3, [pc, #92]	; (8003650 <xPortStartScheduler+0x130>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a16      	ldr	r2, [pc, #88]	; (8003650 <xPortStartScheduler+0x130>)
 80035f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80035fc:	4b14      	ldr	r3, [pc, #80]	; (8003650 <xPortStartScheduler+0x130>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a13      	ldr	r2, [pc, #76]	; (8003650 <xPortStartScheduler+0x130>)
 8003602:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003606:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003608:	f000 f8de 	bl	80037c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800360c:	4b11      	ldr	r3, [pc, #68]	; (8003654 <xPortStartScheduler+0x134>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003612:	f000 f8fd 	bl	8003810 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003616:	4b10      	ldr	r3, [pc, #64]	; (8003658 <xPortStartScheduler+0x138>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a0f      	ldr	r2, [pc, #60]	; (8003658 <xPortStartScheduler+0x138>)
 800361c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003620:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003622:	f7ff ff69 	bl	80034f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003626:	f7ff fc1d 	bl	8002e64 <vTaskSwitchContext>
	prvTaskExitError();
 800362a:	f7ff ff23 	bl	8003474 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	e000ed00 	.word	0xe000ed00
 800363c:	410fc271 	.word	0x410fc271
 8003640:	410fc270 	.word	0x410fc270
 8003644:	e000e400 	.word	0xe000e400
 8003648:	20000400 	.word	0x20000400
 800364c:	20000404 	.word	0x20000404
 8003650:	e000ed20 	.word	0xe000ed20
 8003654:	2000000c 	.word	0x2000000c
 8003658:	e000ef34 	.word	0xe000ef34

0800365c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003674:	4b0e      	ldr	r3, [pc, #56]	; (80036b0 <vPortEnterCritical+0x54>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	3301      	adds	r3, #1
 800367a:	4a0d      	ldr	r2, [pc, #52]	; (80036b0 <vPortEnterCritical+0x54>)
 800367c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800367e:	4b0c      	ldr	r3, [pc, #48]	; (80036b0 <vPortEnterCritical+0x54>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d10e      	bne.n	80036a4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003686:	4b0b      	ldr	r3, [pc, #44]	; (80036b4 <vPortEnterCritical+0x58>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d009      	beq.n	80036a4 <vPortEnterCritical+0x48>
 8003690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	603b      	str	r3, [r7, #0]
 80036a2:	e7fe      	b.n	80036a2 <vPortEnterCritical+0x46>
	}
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	2000000c 	.word	0x2000000c
 80036b4:	e000ed04 	.word	0xe000ed04

080036b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80036be:	4b11      	ldr	r3, [pc, #68]	; (8003704 <vPortExitCritical+0x4c>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d109      	bne.n	80036da <vPortExitCritical+0x22>
 80036c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	607b      	str	r3, [r7, #4]
 80036d8:	e7fe      	b.n	80036d8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80036da:	4b0a      	ldr	r3, [pc, #40]	; (8003704 <vPortExitCritical+0x4c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	3b01      	subs	r3, #1
 80036e0:	4a08      	ldr	r2, [pc, #32]	; (8003704 <vPortExitCritical+0x4c>)
 80036e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80036e4:	4b07      	ldr	r3, [pc, #28]	; (8003704 <vPortExitCritical+0x4c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d104      	bne.n	80036f6 <vPortExitCritical+0x3e>
 80036ec:	2300      	movs	r3, #0
 80036ee:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	2000000c 	.word	0x2000000c
	...

08003710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003710:	f3ef 8009 	mrs	r0, PSP
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	4b15      	ldr	r3, [pc, #84]	; (8003770 <pxCurrentTCBConst>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	f01e 0f10 	tst.w	lr, #16
 8003720:	bf08      	it	eq
 8003722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800372a:	6010      	str	r0, [r2, #0]
 800372c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003730:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003734:	f380 8811 	msr	BASEPRI, r0
 8003738:	f3bf 8f4f 	dsb	sy
 800373c:	f3bf 8f6f 	isb	sy
 8003740:	f7ff fb90 	bl	8002e64 <vTaskSwitchContext>
 8003744:	f04f 0000 	mov.w	r0, #0
 8003748:	f380 8811 	msr	BASEPRI, r0
 800374c:	bc09      	pop	{r0, r3}
 800374e:	6819      	ldr	r1, [r3, #0]
 8003750:	6808      	ldr	r0, [r1, #0]
 8003752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003756:	f01e 0f10 	tst.w	lr, #16
 800375a:	bf08      	it	eq
 800375c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003760:	f380 8809 	msr	PSP, r0
 8003764:	f3bf 8f6f 	isb	sy
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	f3af 8000 	nop.w

08003770 <pxCurrentTCBConst>:
 8003770:	200002fc 	.word	0x200002fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop

08003778 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
	__asm volatile
 800377e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	607b      	str	r3, [r7, #4]
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
  traceISR_ENTER();
 8003790:	f001 fbd4 	bl	8004f3c <SEGGER_SYSVIEW_RecordEnterISR>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003794:	f7ff faa6 	bl	8002ce4 <xTaskIncrementTick>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d006      	beq.n	80037ac <xPortSysTickHandler+0x34>
		{
			traceISR_EXIT_TO_SCHEDULER();
 800379e:	f001 fc2b 	bl	8004ff8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80037a2:	4b08      	ldr	r3, [pc, #32]	; (80037c4 <xPortSysTickHandler+0x4c>)
 80037a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	e001      	b.n	80037b0 <xPortSysTickHandler+0x38>
		}
		else
		{
			traceISR_EXIT();
 80037ac:	f001 fc08 	bl	8004fc0 <SEGGER_SYSVIEW_RecordExitISR>
 80037b0:	2300      	movs	r3, #0
 80037b2:	603b      	str	r3, [r7, #0]
	__asm volatile
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	e000ed04 	.word	0xe000ed04

080037c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037cc:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <vPortSetupTimerInterrupt+0x34>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037d2:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <vPortSetupTimerInterrupt+0x38>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037d8:	4b0a      	ldr	r3, [pc, #40]	; (8003804 <vPortSetupTimerInterrupt+0x3c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a0a      	ldr	r2, [pc, #40]	; (8003808 <vPortSetupTimerInterrupt+0x40>)
 80037de:	fba2 2303 	umull	r2, r3, r2, r3
 80037e2:	099b      	lsrs	r3, r3, #6
 80037e4:	4a09      	ldr	r2, [pc, #36]	; (800380c <vPortSetupTimerInterrupt+0x44>)
 80037e6:	3b01      	subs	r3, #1
 80037e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037ea:	4b04      	ldr	r3, [pc, #16]	; (80037fc <vPortSetupTimerInterrupt+0x34>)
 80037ec:	2207      	movs	r2, #7
 80037ee:	601a      	str	r2, [r3, #0]
}
 80037f0:	bf00      	nop
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	e000e010 	.word	0xe000e010
 8003800:	e000e018 	.word	0xe000e018
 8003804:	20000000 	.word	0x20000000
 8003808:	10624dd3 	.word	0x10624dd3
 800380c:	e000e014 	.word	0xe000e014

08003810 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003810:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003820 <vPortEnableVFP+0x10>
 8003814:	6801      	ldr	r1, [r0, #0]
 8003816:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800381a:	6001      	str	r1, [r0, #0]
 800381c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800381e:	bf00      	nop
 8003820:	e000ed88 	.word	0xe000ed88

08003824 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;
	vSetVarulMaxPRIGROUPValue();
 800382a:	f000 f839 	bl	80038a0 <vSetVarulMaxPRIGROUPValue>

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800382e:	f3ef 8305 	mrs	r3, IPSR
 8003832:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2b0f      	cmp	r3, #15
 8003838:	d913      	bls.n	8003862 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800383a:	4a15      	ldr	r2, [pc, #84]	; (8003890 <vPortValidateInterruptPriority+0x6c>)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4413      	add	r3, r2
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003844:	4b13      	ldr	r3, [pc, #76]	; (8003894 <vPortValidateInterruptPriority+0x70>)
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	7afa      	ldrb	r2, [r7, #11]
 800384a:	429a      	cmp	r2, r3
 800384c:	d209      	bcs.n	8003862 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800384e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003852:	f383 8811 	msr	BASEPRI, r3
 8003856:	f3bf 8f6f 	isb	sy
 800385a:	f3bf 8f4f 	dsb	sy
 800385e:	607b      	str	r3, [r7, #4]
 8003860:	e7fe      	b.n	8003860 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <vPortValidateInterruptPriority+0x74>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800386a:	4b0c      	ldr	r3, [pc, #48]	; (800389c <vPortValidateInterruptPriority+0x78>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d909      	bls.n	8003886 <vPortValidateInterruptPriority+0x62>
 8003872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003876:	f383 8811 	msr	BASEPRI, r3
 800387a:	f3bf 8f6f 	isb	sy
 800387e:	f3bf 8f4f 	dsb	sy
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	e7fe      	b.n	8003884 <vPortValidateInterruptPriority+0x60>
	}
 8003886:	bf00      	nop
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	e000e3f0 	.word	0xe000e3f0
 8003894:	20000400 	.word	0x20000400
 8003898:	e000ed0c 	.word	0xe000ed0c
 800389c:	20000404 	.word	0x20000404

080038a0 <vSetVarulMaxPRIGROUPValue>:

#endif /* configASSERT_DEFINED */

#if( configASSERT_DEFINED == 1 )
void vSetVarulMaxPRIGROUPValue( void )
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80038a6:	4b1f      	ldr	r3, [pc, #124]	; (8003924 <vSetVarulMaxPRIGROUPValue+0x84>)
 80038a8:	60fb      	str	r3, [r7, #12]
	volatile uint8_t ucMaxPriorityValue;
	/* Determine the number of priority bits available.  First write to all
	possible bits. */
	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	22ff      	movs	r2, #255	; 0xff
 80038ae:	701a      	strb	r2, [r3, #0]
	/* Read the value back to see how many bits stuck. */
	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	71fb      	strb	r3, [r7, #7]
	/* Calculate the maximum acceptable priority group value for the number
	of bits read back. */
	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80038b8:	4b1b      	ldr	r3, [pc, #108]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 80038ba:	2207      	movs	r2, #7
 80038bc:	601a      	str	r2, [r3, #0]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038be:	e009      	b.n	80038d4 <vSetVarulMaxPRIGROUPValue+0x34>
	{
		ulMaxPRIGROUPValue--;
 80038c0:	4b19      	ldr	r3, [pc, #100]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3b01      	subs	r3, #1
 80038c6:	4a18      	ldr	r2, [pc, #96]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 80038c8:	6013      	str	r3, [r2, #0]
		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	71fb      	strb	r3, [r7, #7]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038d4:	79fb      	ldrb	r3, [r7, #7]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038dc:	2b80      	cmp	r3, #128	; 0x80
 80038de:	d0ef      	beq.n	80038c0 <vSetVarulMaxPRIGROUPValue+0x20>
#ifdef configPRIO_BITS
	{
		/* Check the FreeRTOS configuration that defines the number of
		priority bits matches the number of priority bits actually queried
		from the hardware. */
		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80038e0:	4b11      	ldr	r3, [pc, #68]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f1c3 0307 	rsb	r3, r3, #7
 80038e8:	2b04      	cmp	r3, #4
 80038ea:	d009      	beq.n	8003900 <vSetVarulMaxPRIGROUPValue+0x60>
 80038ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f0:	f383 8811 	msr	BASEPRI, r3
 80038f4:	f3bf 8f6f 	isb	sy
 80038f8:	f3bf 8f4f 	dsb	sy
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	e7fe      	b.n	80038fe <vSetVarulMaxPRIGROUPValue+0x5e>
	}
#endif
	/* Shift the priority group value back to its position within the AIRCR
	register. */
	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003900:	4b09      	ldr	r3, [pc, #36]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	021b      	lsls	r3, r3, #8
 8003906:	4a08      	ldr	r2, [pc, #32]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 8003908:	6013      	str	r3, [r2, #0]
	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800390a:	4b07      	ldr	r3, [pc, #28]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003912:	4a05      	ldr	r2, [pc, #20]	; (8003928 <vSetVarulMaxPRIGROUPValue+0x88>)
 8003914:	6013      	str	r3, [r2, #0]
}
 8003916:	bf00      	nop
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	e000e400 	.word	0xe000e400
 8003928:	20000404 	.word	0x20000404

0800392c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b08a      	sub	sp, #40	; 0x28
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003934:	2300      	movs	r3, #0
 8003936:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003938:	f7ff f904 	bl	8002b44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800393c:	4b59      	ldr	r3, [pc, #356]	; (8003aa4 <pvPortMalloc+0x178>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003944:	f000 f910 	bl	8003b68 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003948:	4b57      	ldr	r3, [pc, #348]	; (8003aa8 <pvPortMalloc+0x17c>)
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4013      	ands	r3, r2
 8003950:	2b00      	cmp	r3, #0
 8003952:	f040 808c 	bne.w	8003a6e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d01c      	beq.n	8003996 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800395c:	2208      	movs	r2, #8
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4413      	add	r3, r2
 8003962:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	2b00      	cmp	r3, #0
 800396c:	d013      	beq.n	8003996 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f023 0307 	bic.w	r3, r3, #7
 8003974:	3308      	adds	r3, #8
 8003976:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	2b00      	cmp	r3, #0
 8003980:	d009      	beq.n	8003996 <pvPortMalloc+0x6a>
 8003982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003986:	f383 8811 	msr	BASEPRI, r3
 800398a:	f3bf 8f6f 	isb	sy
 800398e:	f3bf 8f4f 	dsb	sy
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	e7fe      	b.n	8003994 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d068      	beq.n	8003a6e <pvPortMalloc+0x142>
 800399c:	4b43      	ldr	r3, [pc, #268]	; (8003aac <pvPortMalloc+0x180>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d863      	bhi.n	8003a6e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80039a6:	4b42      	ldr	r3, [pc, #264]	; (8003ab0 <pvPortMalloc+0x184>)
 80039a8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80039aa:	4b41      	ldr	r3, [pc, #260]	; (8003ab0 <pvPortMalloc+0x184>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039b0:	e004      	b.n	80039bc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80039b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d903      	bls.n	80039ce <pvPortMalloc+0xa2>
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f1      	bne.n	80039b2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80039ce:	4b35      	ldr	r3, [pc, #212]	; (8003aa4 <pvPortMalloc+0x178>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d04a      	beq.n	8003a6e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2208      	movs	r2, #8
 80039de:	4413      	add	r3, r2
 80039e0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	6a3b      	ldr	r3, [r7, #32]
 80039e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80039ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	1ad2      	subs	r2, r2, r3
 80039f2:	2308      	movs	r3, #8
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d91e      	bls.n	8003a38 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80039fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4413      	add	r3, r2
 8003a00:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d009      	beq.n	8003a20 <pvPortMalloc+0xf4>
 8003a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a10:	f383 8811 	msr	BASEPRI, r3
 8003a14:	f3bf 8f6f 	isb	sy
 8003a18:	f3bf 8f4f 	dsb	sy
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	e7fe      	b.n	8003a1e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	1ad2      	subs	r2, r2, r3
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a32:	69b8      	ldr	r0, [r7, #24]
 8003a34:	f000 f8fa 	bl	8003c2c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a38:	4b1c      	ldr	r3, [pc, #112]	; (8003aac <pvPortMalloc+0x180>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	4a1a      	ldr	r2, [pc, #104]	; (8003aac <pvPortMalloc+0x180>)
 8003a44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a46:	4b19      	ldr	r3, [pc, #100]	; (8003aac <pvPortMalloc+0x180>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	4b1a      	ldr	r3, [pc, #104]	; (8003ab4 <pvPortMalloc+0x188>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d203      	bcs.n	8003a5a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a52:	4b16      	ldr	r3, [pc, #88]	; (8003aac <pvPortMalloc+0x180>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a17      	ldr	r2, [pc, #92]	; (8003ab4 <pvPortMalloc+0x188>)
 8003a58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	4b12      	ldr	r3, [pc, #72]	; (8003aa8 <pvPortMalloc+0x17c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	431a      	orrs	r2, r3
 8003a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003a6e:	f7ff f877 	bl	8002b60 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8003a78:	f7fe fd81 	bl	800257e <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d009      	beq.n	8003a9a <pvPortMalloc+0x16e>
 8003a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a8a:	f383 8811 	msr	BASEPRI, r3
 8003a8e:	f3bf 8f6f 	isb	sy
 8003a92:	f3bf 8f4f 	dsb	sy
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	e7fe      	b.n	8003a98 <pvPortMalloc+0x16c>
	return pvReturn;
 8003a9a:	69fb      	ldr	r3, [r7, #28]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3728      	adds	r7, #40	; 0x28
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	20013010 	.word	0x20013010
 8003aa8:	2001301c 	.word	0x2001301c
 8003aac:	20013014 	.word	0x20013014
 8003ab0:	20013008 	.word	0x20013008
 8003ab4:	20013018 	.word	0x20013018

08003ab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d046      	beq.n	8003b58 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003aca:	2308      	movs	r3, #8
 8003acc:	425b      	negs	r3, r3
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	4b20      	ldr	r3, [pc, #128]	; (8003b60 <vPortFree+0xa8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d109      	bne.n	8003afa <vPortFree+0x42>
 8003ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aea:	f383 8811 	msr	BASEPRI, r3
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	f3bf 8f4f 	dsb	sy
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	e7fe      	b.n	8003af8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d009      	beq.n	8003b16 <vPortFree+0x5e>
 8003b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	60bb      	str	r3, [r7, #8]
 8003b14:	e7fe      	b.n	8003b14 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	4b11      	ldr	r3, [pc, #68]	; (8003b60 <vPortFree+0xa8>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d019      	beq.n	8003b58 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d115      	bne.n	8003b58 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <vPortFree+0xa8>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	401a      	ands	r2, r3
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003b3c:	f7ff f802 	bl	8002b44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	4b07      	ldr	r3, [pc, #28]	; (8003b64 <vPortFree+0xac>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4413      	add	r3, r2
 8003b4a:	4a06      	ldr	r2, [pc, #24]	; (8003b64 <vPortFree+0xac>)
 8003b4c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003b4e:	6938      	ldr	r0, [r7, #16]
 8003b50:	f000 f86c 	bl	8003c2c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003b54:	f7ff f804 	bl	8002b60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003b58:	bf00      	nop
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	2001301c 	.word	0x2001301c
 8003b64:	20013014 	.word	0x20013014

08003b68 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003b6e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8003b72:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003b74:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <prvHeapInit+0xac>)
 8003b76:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00c      	beq.n	8003b9c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	3307      	adds	r3, #7
 8003b86:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f023 0307 	bic.w	r3, r3, #7
 8003b8e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	4a1f      	ldr	r2, [pc, #124]	; (8003c14 <prvHeapInit+0xac>)
 8003b98:	4413      	add	r3, r2
 8003b9a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ba0:	4a1d      	ldr	r2, [pc, #116]	; (8003c18 <prvHeapInit+0xb0>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003ba6:	4b1c      	ldr	r3, [pc, #112]	; (8003c18 <prvHeapInit+0xb0>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003bb4:	2208      	movs	r2, #8
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0307 	bic.w	r3, r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a15      	ldr	r2, [pc, #84]	; (8003c1c <prvHeapInit+0xb4>)
 8003bc8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003bca:	4b14      	ldr	r3, [pc, #80]	; (8003c1c <prvHeapInit+0xb4>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003bd2:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <prvHeapInit+0xb4>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	1ad2      	subs	r2, r2, r3
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003be8:	4b0c      	ldr	r3, [pc, #48]	; (8003c1c <prvHeapInit+0xb4>)
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	4a0a      	ldr	r2, [pc, #40]	; (8003c20 <prvHeapInit+0xb8>)
 8003bf6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	4a09      	ldr	r2, [pc, #36]	; (8003c24 <prvHeapInit+0xbc>)
 8003bfe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003c00:	4b09      	ldr	r3, [pc, #36]	; (8003c28 <prvHeapInit+0xc0>)
 8003c02:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003c06:	601a      	str	r2, [r3, #0]
}
 8003c08:	bf00      	nop
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	20000408 	.word	0x20000408
 8003c18:	20013008 	.word	0x20013008
 8003c1c:	20013010 	.word	0x20013010
 8003c20:	20013018 	.word	0x20013018
 8003c24:	20013014 	.word	0x20013014
 8003c28:	2001301c 	.word	0x2001301c

08003c2c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003c34:	4b28      	ldr	r3, [pc, #160]	; (8003cd8 <prvInsertBlockIntoFreeList+0xac>)
 8003c36:	60fb      	str	r3, [r7, #12]
 8003c38:	e002      	b.n	8003c40 <prvInsertBlockIntoFreeList+0x14>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d8f7      	bhi.n	8003c3a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	68ba      	ldr	r2, [r7, #8]
 8003c54:	4413      	add	r3, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d108      	bne.n	8003c6e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	441a      	add	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	441a      	add	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d118      	bne.n	8003cb4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <prvInsertBlockIntoFreeList+0xb0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d00d      	beq.n	8003caa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	441a      	add	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	e008      	b.n	8003cbc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003caa:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <prvInsertBlockIntoFreeList+0xb0>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	e003      	b.n	8003cbc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d002      	beq.n	8003cca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cca:	bf00      	nop
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	20013008 	.word	0x20013008
 8003cdc:	20013010 	.word	0x20013010

08003ce0 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8003ce4:	4803      	ldr	r0, [pc, #12]	; (8003cf4 <_cbSendSystemDesc+0x14>)
 8003ce6:	f001 f8d5 	bl	8004e94 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003cea:	4803      	ldr	r0, [pc, #12]	; (8003cf8 <_cbSendSystemDesc+0x18>)
 8003cec:	f001 f8d2 	bl	8004e94 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003cf0:	bf00      	nop
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	08005e50 	.word	0x08005e50
 8003cf8:	08005e84 	.word	0x08005e84

08003cfc <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003d00:	4b06      	ldr	r3, [pc, #24]	; (8003d1c <SEGGER_SYSVIEW_Conf+0x20>)
 8003d02:	6818      	ldr	r0, [r3, #0]
 8003d04:	4b05      	ldr	r3, [pc, #20]	; (8003d1c <SEGGER_SYSVIEW_Conf+0x20>)
 8003d06:	6819      	ldr	r1, [r3, #0]
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <SEGGER_SYSVIEW_Conf+0x24>)
 8003d0a:	4a06      	ldr	r2, [pc, #24]	; (8003d24 <SEGGER_SYSVIEW_Conf+0x28>)
 8003d0c:	f000 fcbc 	bl	8004688 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003d10:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003d14:	f000 fcf6 	bl	8004704 <SEGGER_SYSVIEW_SetRAMBase>
}
 8003d18:	bf00      	nop
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	20000000 	.word	0x20000000
 8003d20:	08003ce1 	.word	0x08003ce1
 8003d24:	08005f24 	.word	0x08005f24

08003d28 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003d2e:	2300      	movs	r3, #0
 8003d30:	607b      	str	r3, [r7, #4]
 8003d32:	e034      	b.n	8003d9e <_cbSendTaskList+0x76>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003d34:	491e      	ldr	r1, [pc, #120]	; (8003db0 <_cbSendTaskList+0x88>)
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	4613      	mov	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	4413      	add	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	440b      	add	r3, r1
 8003d42:	6818      	ldr	r0, [r3, #0]
 8003d44:	491a      	ldr	r1, [pc, #104]	; (8003db0 <_cbSendTaskList+0x88>)
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	3304      	adds	r3, #4
 8003d54:	681c      	ldr	r4, [r3, #0]
 8003d56:	4916      	ldr	r1, [pc, #88]	; (8003db0 <_cbSendTaskList+0x88>)
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	3308      	adds	r3, #8
 8003d66:	681d      	ldr	r5, [r3, #0]
 8003d68:	4911      	ldr	r1, [pc, #68]	; (8003db0 <_cbSendTaskList+0x88>)
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	330c      	adds	r3, #12
 8003d78:	681e      	ldr	r6, [r3, #0]
 8003d7a:	490d      	ldr	r1, [pc, #52]	; (8003db0 <_cbSendTaskList+0x88>)
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4413      	add	r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	440b      	add	r3, r1
 8003d88:	3310      	adds	r3, #16
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	4633      	mov	r3, r6
 8003d90:	462a      	mov	r2, r5
 8003d92:	4621      	mov	r1, r4
 8003d94:	f000 f8b4 	bl	8003f00 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	607b      	str	r3, [r7, #4]
 8003d9e:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <_cbSendTaskList+0x8c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d3c5      	bcc.n	8003d34 <_cbSendTaskList+0xc>
  }
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003db0:	20013020 	.word	0x20013020
 8003db4:	200130c0 	.word	0x200130c0

08003db8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003dbe:	f7fe ff7f 	bl	8002cc0 <xTaskGetTickCountFromISR>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	f04f 0400 	mov.w	r4, #0
 8003dc8:	e9c7 3400 	strd	r3, r4, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003dcc:	e9d7 5600 	ldrd	r5, r6, [r7]
 8003dd0:	462b      	mov	r3, r5
 8003dd2:	4634      	mov	r4, r6
 8003dd4:	f04f 0100 	mov.w	r1, #0
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	0162      	lsls	r2, r4, #5
 8003dde:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8003de2:	0159      	lsls	r1, r3, #5
 8003de4:	460b      	mov	r3, r1
 8003de6:	4614      	mov	r4, r2
 8003de8:	1b5b      	subs	r3, r3, r5
 8003dea:	eb64 0406 	sbc.w	r4, r4, r6
 8003dee:	f04f 0100 	mov.w	r1, #0
 8003df2:	f04f 0200 	mov.w	r2, #0
 8003df6:	00a2      	lsls	r2, r4, #2
 8003df8:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003dfc:	0099      	lsls	r1, r3, #2
 8003dfe:	460b      	mov	r3, r1
 8003e00:	4614      	mov	r4, r2
 8003e02:	195b      	adds	r3, r3, r5
 8003e04:	eb44 0406 	adc.w	r4, r4, r6
 8003e08:	f04f 0100 	mov.w	r1, #0
 8003e0c:	f04f 0200 	mov.w	r2, #0
 8003e10:	00e2      	lsls	r2, r4, #3
 8003e12:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003e16:	00d9      	lsls	r1, r3, #3
 8003e18:	460b      	mov	r3, r1
 8003e1a:	4614      	mov	r4, r2
 8003e1c:	e9c7 3400 	strd	r3, r4, [r7]
  return Time;
 8003e20:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	4621      	mov	r1, r4
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003e30 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003e3e:	2205      	movs	r2, #5
 8003e40:	492b      	ldr	r1, [pc, #172]	; (8003ef0 <SYSVIEW_AddTask+0xc0>)
 8003e42:	68b8      	ldr	r0, [r7, #8]
 8003e44:	f001 fbb0 	bl	80055a8 <memcmp>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d04b      	beq.n	8003ee6 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003e4e:	4b29      	ldr	r3, [pc, #164]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b07      	cmp	r3, #7
 8003e54:	d903      	bls.n	8003e5e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8003e56:	4828      	ldr	r0, [pc, #160]	; (8003ef8 <SYSVIEW_AddTask+0xc8>)
 8003e58:	f001 fb20 	bl	800549c <SEGGER_SYSVIEW_Warn>
    return;
 8003e5c:	e044      	b.n	8003ee8 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003e5e:	4b25      	ldr	r3, [pc, #148]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	4926      	ldr	r1, [pc, #152]	; (8003efc <SYSVIEW_AddTask+0xcc>)
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003e72:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	4921      	ldr	r1, [pc, #132]	; (8003efc <SYSVIEW_AddTask+0xcc>)
 8003e78:	4613      	mov	r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	3304      	adds	r3, #4
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003e88:	4b1a      	ldr	r3, [pc, #104]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	491b      	ldr	r1, [pc, #108]	; (8003efc <SYSVIEW_AddTask+0xcc>)
 8003e8e:	4613      	mov	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	3308      	adds	r3, #8
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003e9e:	4b15      	ldr	r3, [pc, #84]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	4916      	ldr	r1, [pc, #88]	; (8003efc <SYSVIEW_AddTask+0xcc>)
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	440b      	add	r3, r1
 8003eae:	330c      	adds	r3, #12
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8003eb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	4910      	ldr	r1, [pc, #64]	; (8003efc <SYSVIEW_AddTask+0xcc>)
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	3310      	adds	r3, #16
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003eca:	4b0a      	ldr	r3, [pc, #40]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	4a08      	ldr	r2, [pc, #32]	; (8003ef4 <SYSVIEW_AddTask+0xc4>)
 8003ed2:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	68b9      	ldr	r1, [r7, #8]
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 f80e 	bl	8003f00 <SYSVIEW_SendTaskInfo>
 8003ee4:	e000      	b.n	8003ee8 <SYSVIEW_AddTask+0xb8>
    return;
 8003ee6:	bf00      	nop

}
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	08005e94 	.word	0x08005e94
 8003ef4:	200130c0 	.word	0x200130c0
 8003ef8:	08005e9c 	.word	0x08005e9c
 8003efc:	20013020 	.word	0x20013020

08003f00 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08a      	sub	sp, #40	; 0x28
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
 8003f0c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003f0e:	f107 0314 	add.w	r3, r7, #20
 8003f12:	2214      	movs	r2, #20
 8003f14:	2100      	movs	r1, #0
 8003f16:	4618      	mov	r0, r3
 8003f18:	f001 fb60 	bl	80055dc <memset>
  TaskInfo.TaskID     = TaskID;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2e:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003f30:	f107 0314 	add.w	r3, r7, #20
 8003f34:	4618      	mov	r0, r3
 8003f36:	f000 feb3 	bl	8004ca0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8003f3a:	bf00      	nop
 8003f3c:	3728      	adds	r7, #40	; 0x28
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
	...

08003f44 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8003f4a:	4b21      	ldr	r3, [pc, #132]	; (8003fd0 <_DoInit+0x8c>)
 8003f4c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2203      	movs	r2, #3
 8003f52:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2203      	movs	r2, #3
 8003f58:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a1d      	ldr	r2, [pc, #116]	; (8003fd4 <_DoInit+0x90>)
 8003f5e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a1d      	ldr	r2, [pc, #116]	; (8003fd8 <_DoInit+0x94>)
 8003f64:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f6c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a14      	ldr	r2, [pc, #80]	; (8003fd4 <_DoInit+0x90>)
 8003f84:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a14      	ldr	r2, [pc, #80]	; (8003fdc <_DoInit+0x98>)
 8003f8a:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2210      	movs	r2, #16
 8003f90:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY(&p->acID[7], "RTT", 9);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3307      	adds	r3, #7
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	; (8003fe0 <_DoInit+0x9c>)
 8003faa:	6810      	ldr	r0, [r2, #0]
 8003fac:	6018      	str	r0, [r3, #0]
  STRCPY(&p->acID[0], "SEGGER", 7);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a0c      	ldr	r2, [pc, #48]	; (8003fe4 <_DoInit+0xa0>)
 8003fb2:	6810      	ldr	r0, [r2, #0]
 8003fb4:	6018      	str	r0, [r3, #0]
 8003fb6:	8891      	ldrh	r1, [r2, #4]
 8003fb8:	7992      	ldrb	r2, [r2, #6]
 8003fba:	8099      	strh	r1, [r3, #4]
 8003fbc:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	719a      	strb	r2, [r3, #6]
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	200156a0 	.word	0x200156a0
 8003fd4:	08005eec 	.word	0x08005eec
 8003fd8:	200130c4 	.word	0x200130c4
 8003fdc:	200134c4 	.word	0x200134c4
 8003fe0:	08005ef8 	.word	0x08005ef8
 8003fe4:	08005efc 	.word	0x08005efc

08003fe8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08a      	sub	sp, #40	; 0x28
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_DOWN* pRing;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  const char*             pSrc;
#endif
  //
  INIT();
 8003ff4:	4b3c      	ldr	r3, [pc, #240]	; (80040e8 <SEGGER_RTT_ReadNoLock+0x100>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <SEGGER_RTT_ReadNoLock+0x18>
 8003ffc:	f7ff ffa2 	bl	8003f44 <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4613      	mov	r3, r2
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	4413      	add	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	3360      	adds	r3, #96	; 0x60
 800400c:	4a36      	ldr	r2, [pc, #216]	; (80040e8 <SEGGER_RTT_ReadNoLock+0x100>)
 800400e:	4413      	add	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
  pBuffer = (unsigned char*)pData;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	61fb      	str	r3, [r7, #28]
  RdOff = pRing->RdOff;
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	617b      	str	r3, [r7, #20]
  NumBytesRead = 0u;
 8004022:	2300      	movs	r3, #0
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004026:	6a3a      	ldr	r2, [r7, #32]
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	429a      	cmp	r2, r3
 800402c:	d92a      	bls.n	8004084 <SEGGER_RTT_ReadNoLock+0x9c>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	689a      	ldr	r2, [r3, #8]
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	613b      	str	r3, [r7, #16]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4293      	cmp	r3, r2
 800403e:	bf28      	it	cs
 8004040:	4613      	movcs	r3, r2
 8004042:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	4413      	add	r3, r2
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	4619      	mov	r1, r3
 8004050:	69f8      	ldr	r0, [r7, #28]
 8004052:	f001 fab8 	bl	80055c6 <memcpy>
    NumBytesRead += NumBytesRem;
 8004056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4413      	add	r3, r2
 800405c:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 800405e:	69fa      	ldr	r2, [r7, #28]
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4413      	add	r3, r2
 8004064:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800406e:	6a3a      	ldr	r2, [r7, #32]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	4413      	add	r3, r2
 8004074:	623b      	str	r3, [r7, #32]
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	6a3a      	ldr	r2, [r7, #32]
 800407c:	429a      	cmp	r2, r3
 800407e:	d101      	bne.n	8004084 <SEGGER_RTT_ReadNoLock+0x9c>
      RdOff = 0u;
 8004080:	2300      	movs	r3, #0
 8004082:	623b      	str	r3, [r7, #32]
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	613b      	str	r3, [r7, #16]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4293      	cmp	r3, r2
 8004092:	bf28      	it	cs
 8004094:	4613      	movcs	r3, r2
 8004096:	613b      	str	r3, [r7, #16]
  if (NumBytesRem > 0u) {
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d018      	beq.n	80040d0 <SEGGER_RTT_ReadNoLock+0xe8>
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	6a3b      	ldr	r3, [r7, #32]
 80040a4:	4413      	add	r3, r2
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4619      	mov	r1, r3
 80040aa:	69f8      	ldr	r0, [r7, #28]
 80040ac:	f001 fa8b 	bl	80055c6 <memcpy>
    NumBytesRead += NumBytesRem;
 80040b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	4413      	add	r3, r2
 80040b6:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 80040b8:	69fa      	ldr	r2, [r7, #28]
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	4413      	add	r3, r2
 80040be:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80040c8:	6a3a      	ldr	r2, [r7, #32]
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	4413      	add	r3, r2
 80040ce:	623b      	str	r3, [r7, #32]
#endif
  }
  if (NumBytesRead) {
 80040d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <SEGGER_RTT_ReadNoLock+0xf4>
    pRing->RdOff = RdOff;
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	6a3a      	ldr	r2, [r7, #32]
 80040da:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80040dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3728      	adds	r7, #40	; 0x28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	200156a0 	.word	0x200156a0

080040ec <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
 80040f8:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 80040fa:	4b30      	ldr	r3, [pc, #192]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <SEGGER_RTT_ConfigUpBuffer+0x1a>
 8004102:	f7ff ff1f 	bl	8003f44 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 8004106:	4b2d      	ldr	r3, [pc, #180]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	461a      	mov	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4293      	cmp	r3, r2
 8004110:	d24c      	bcs.n	80041ac <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 8004112:	f3ef 8311 	mrs	r3, BASEPRI
 8004116:	f04f 0120 	mov.w	r1, #32
 800411a:	f381 8811 	msr	BASEPRI, r1
 800411e:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d032      	beq.n	800418c <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 8004126:	4925      	ldr	r1, [pc, #148]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	4613      	mov	r3, r2
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	4413      	add	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	440b      	add	r3, r1
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800413a:	4920      	ldr	r1, [pc, #128]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	4613      	mov	r3, r2
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	4413      	add	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	440b      	add	r3, r1
 800414a:	3304      	adds	r3, #4
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004150:	491a      	ldr	r1, [pc, #104]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4613      	mov	r3, r2
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	4413      	add	r3, r2
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	440b      	add	r3, r1
 800415e:	3320      	adds	r3, #32
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 8004164:	4915      	ldr	r1, [pc, #84]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4613      	mov	r3, r2
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	4413      	add	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	440b      	add	r3, r1
 8004172:	3328      	adds	r3, #40	; 0x28
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 8004178:	4910      	ldr	r1, [pc, #64]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	4613      	mov	r3, r2
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	4413      	add	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	440b      	add	r3, r1
 8004186:	3324      	adds	r3, #36	; 0x24
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 800418c:	490b      	ldr	r1, [pc, #44]	; (80041bc <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	4613      	mov	r3, r2
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	4413      	add	r3, r2
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	440b      	add	r3, r1
 800419a:	332c      	adds	r3, #44	; 0x2c
 800419c:	6a3a      	ldr	r2, [r7, #32]
 800419e:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	617b      	str	r3, [r7, #20]
 80041aa:	e002      	b.n	80041b2 <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 80041ac:	f04f 33ff 	mov.w	r3, #4294967295
 80041b0:	617b      	str	r3, [r7, #20]
  }
  return r;
 80041b2:	697b      	ldr	r3, [r7, #20]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	200156a0 	.word	0x200156a0

080041c0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
 80041cc:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 80041ce:	4b30      	ldr	r3, [pc, #192]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <SEGGER_RTT_ConfigDownBuffer+0x1a>
 80041d6:	f7ff feb5 	bl	8003f44 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumDownBuffers) {
 80041da:	4b2d      	ldr	r3, [pc, #180]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	461a      	mov	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d24b      	bcs.n	800427e <SEGGER_RTT_ConfigDownBuffer+0xbe>
    SEGGER_RTT_LOCK();
 80041e6:	f3ef 8311 	mrs	r3, BASEPRI
 80041ea:	f04f 0120 	mov.w	r1, #32
 80041ee:	f381 8811 	msr	BASEPRI, r1
 80041f2:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d031      	beq.n	800425e <SEGGER_RTT_ConfigDownBuffer+0x9e>
      _SEGGER_RTT.aDown[BufferIndex].sName        = sName;
 80041fa:	4925      	ldr	r1, [pc, #148]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80041fc:	68fa      	ldr	r2, [r7, #12]
 80041fe:	4613      	mov	r3, r2
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	4413      	add	r3, r2
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	440b      	add	r3, r1
 8004208:	3360      	adds	r3, #96	; 0x60
 800420a:	68ba      	ldr	r2, [r7, #8]
 800420c:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 800420e:	4920      	ldr	r1, [pc, #128]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4613      	mov	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	4413      	add	r3, r2
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	440b      	add	r3, r1
 800421c:	3364      	adds	r3, #100	; 0x64
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004222:	491b      	ldr	r1, [pc, #108]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	4613      	mov	r3, r2
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	4413      	add	r3, r2
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	440b      	add	r3, r1
 8004230:	3368      	adds	r3, #104	; 0x68
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].RdOff        = 0u;
 8004236:	4916      	ldr	r1, [pc, #88]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	4613      	mov	r3, r2
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	4413      	add	r3, r2
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	440b      	add	r3, r1
 8004244:	3370      	adds	r3, #112	; 0x70
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].WrOff        = 0u;
 800424a:	4911      	ldr	r1, [pc, #68]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	4613      	mov	r3, r2
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	4413      	add	r3, r2
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	440b      	add	r3, r1
 8004258:	336c      	adds	r3, #108	; 0x6c
 800425a:	2200      	movs	r2, #0
 800425c:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aDown[BufferIndex].Flags          = Flags;
 800425e:	490c      	ldr	r1, [pc, #48]	; (8004290 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4613      	mov	r3, r2
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	4413      	add	r3, r2
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	440b      	add	r3, r1
 800426c:	3374      	adds	r3, #116	; 0x74
 800426e:	6a3a      	ldr	r2, [r7, #32]
 8004270:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004278:	2300      	movs	r3, #0
 800427a:	617b      	str	r3, [r7, #20]
 800427c:	e002      	b.n	8004284 <SEGGER_RTT_ConfigDownBuffer+0xc4>
  } else {
    r = -1;
 800427e:	f04f 33ff 	mov.w	r3, #4294967295
 8004282:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004284:	697b      	ldr	r3, [r7, #20]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	200156a0 	.word	0x200156a0

08004294 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004294:	b480      	push	{r7}
 8004296:	b087      	sub	sp, #28
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80042a4:	e002      	b.n	80042ac <_EncodeStr+0x18>
    Len++;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	3301      	adds	r3, #1
 80042aa:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	4413      	add	r3, r2
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1f6      	bne.n	80042a6 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d901      	bls.n	80042c4 <_EncodeStr+0x30>
    Len = Limit;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	2bfe      	cmp	r3, #254	; 0xfe
 80042c8:	d806      	bhi.n	80042d8 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	60fa      	str	r2, [r7, #12]
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	701a      	strb	r2, [r3, #0]
 80042d6:	e011      	b.n	80042fc <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	60fa      	str	r2, [r7, #12]
 80042de:	22ff      	movs	r2, #255	; 0xff
 80042e0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	1c5a      	adds	r2, r3, #1
 80042e6:	60fa      	str	r2, [r7, #12]
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	0a19      	lsrs	r1, r3, #8
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	60fa      	str	r2, [r7, #12]
 80042f8:	b2ca      	uxtb	r2, r1
 80042fa:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80042fc:	2300      	movs	r3, #0
 80042fe:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004300:	e00a      	b.n	8004318 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	1c53      	adds	r3, r2, #1
 8004306:	60bb      	str	r3, [r7, #8]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1c59      	adds	r1, r3, #1
 800430c:	60f9      	str	r1, [r7, #12]
 800430e:	7812      	ldrb	r2, [r2, #0]
 8004310:	701a      	strb	r2, [r3, #0]
    n++;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	3301      	adds	r3, #1
 8004316:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	429a      	cmp	r2, r3
 800431e:	d3f0      	bcc.n	8004302 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004320:	68fb      	ldr	r3, [r7, #12]
}
 8004322:	4618      	mov	r0, r3
 8004324:	371c      	adds	r7, #28
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800432e:	b480      	push	{r7}
 8004330:	b083      	sub	sp, #12
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	3304      	adds	r3, #4
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004346:	b580      	push	{r7, lr}
 8004348:	b082      	sub	sp, #8
 800434a:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800434c:	1cfb      	adds	r3, r7, #3
 800434e:	2201      	movs	r2, #1
 8004350:	4619      	mov	r1, r3
 8004352:	2001      	movs	r0, #1
 8004354:	f7ff fe48 	bl	8003fe8 <SEGGER_RTT_ReadNoLock>
 8004358:	4603      	mov	r3, r0
 800435a:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	dd44      	ble.n	80043ec <_HandleIncomingPacket+0xa6>
    switch (Cmd) {
 8004362:	78fb      	ldrb	r3, [r7, #3]
 8004364:	2b04      	cmp	r3, #4
 8004366:	d01a      	beq.n	800439e <_HandleIncomingPacket+0x58>
 8004368:	2b04      	cmp	r3, #4
 800436a:	dc06      	bgt.n	800437a <_HandleIncomingPacket+0x34>
 800436c:	2b02      	cmp	r3, #2
 800436e:	d010      	beq.n	8004392 <_HandleIncomingPacket+0x4c>
 8004370:	2b02      	cmp	r3, #2
 8004372:	dc11      	bgt.n	8004398 <_HandleIncomingPacket+0x52>
 8004374:	2b01      	cmp	r3, #1
 8004376:	d009      	beq.n	800438c <_HandleIncomingPacket+0x46>
 8004378:	e02d      	b.n	80043d6 <_HandleIncomingPacket+0x90>
 800437a:	2b06      	cmp	r3, #6
 800437c:	d015      	beq.n	80043aa <_HandleIncomingPacket+0x64>
 800437e:	2b06      	cmp	r3, #6
 8004380:	db10      	blt.n	80043a4 <_HandleIncomingPacket+0x5e>
 8004382:	2b07      	cmp	r3, #7
 8004384:	d014      	beq.n	80043b0 <_HandleIncomingPacket+0x6a>
 8004386:	2b80      	cmp	r3, #128	; 0x80
 8004388:	d015      	beq.n	80043b6 <_HandleIncomingPacket+0x70>
 800438a:	e024      	b.n	80043d6 <_HandleIncomingPacket+0x90>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800438c:	f000 fb10 	bl	80049b0 <SEGGER_SYSVIEW_Start>
      break;
 8004390:	e031      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004392:	f000 fbc5 	bl	8004b20 <SEGGER_SYSVIEW_Stop>
      break;
 8004396:	e02e      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004398:	f000 fda0 	bl	8004edc <SEGGER_SYSVIEW_RecordSystime>
      break;
 800439c:	e02b      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800439e:	f000 fd65 	bl	8004e6c <SEGGER_SYSVIEW_SendTaskList>
      break;
 80043a2:	e028      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80043a4:	f000 fbe2 	bl	8004b6c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80043a8:	e025      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80043aa:	f001 f839 	bl	8005420 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80043ae:	e022      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80043b0:	f001 f818 	bl	80053e4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80043b4:	e01f      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80043b6:	1cfb      	adds	r3, r7, #3
 80043b8:	2201      	movs	r2, #1
 80043ba:	4619      	mov	r1, r3
 80043bc:	2001      	movs	r0, #1
 80043be:	f7ff fe13 	bl	8003fe8 <SEGGER_RTT_ReadNoLock>
 80043c2:	4603      	mov	r3, r0
 80043c4:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	dd11      	ble.n	80043f0 <_HandleIncomingPacket+0xaa>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80043cc:	78fb      	ldrb	r3, [r7, #3]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 ff88 	bl	80052e4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80043d4:	e00c      	b.n	80043f0 <_HandleIncomingPacket+0xaa>
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	b25b      	sxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	da0a      	bge.n	80043f4 <_HandleIncomingPacket+0xae>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80043de:	1cfb      	adds	r3, r7, #3
 80043e0:	2201      	movs	r2, #1
 80043e2:	4619      	mov	r1, r3
 80043e4:	2001      	movs	r0, #1
 80043e6:	f7ff fdff 	bl	8003fe8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80043ea:	e003      	b.n	80043f4 <_HandleIncomingPacket+0xae>
    }
  }
 80043ec:	bf00      	nop
 80043ee:	e002      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
      break;
 80043f0:	bf00      	nop
 80043f2:	e000      	b.n	80043f6 <_HandleIncomingPacket+0xb0>
      break;
 80043f4:	bf00      	nop
}
 80043f6:	bf00      	nop
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004400:	b580      	push	{r7, lr}
 8004402:	b08c      	sub	sp, #48	; 0x30
 8004404:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004406:	2301      	movs	r3, #1
 8004408:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800440a:	1d3b      	adds	r3, r7, #4
 800440c:	3301      	adds	r3, #1
 800440e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004414:	4b30      	ldr	r3, [pc, #192]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	62bb      	str	r3, [r7, #40]	; 0x28
 800441a:	e00b      	b.n	8004434 <_TrySendOverflowPacket+0x34>
 800441c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441e:	b2da      	uxtb	r2, r3
 8004420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004422:	1c59      	adds	r1, r3, #1
 8004424:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004426:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800442a:	b2d2      	uxtb	r2, r2
 800442c:	701a      	strb	r2, [r3, #0]
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	09db      	lsrs	r3, r3, #7
 8004432:	62bb      	str	r3, [r7, #40]	; 0x28
 8004434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004436:	2b7f      	cmp	r3, #127	; 0x7f
 8004438:	d8f0      	bhi.n	800441c <_TrySendOverflowPacket+0x1c>
 800443a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443c:	1c5a      	adds	r2, r3, #1
 800443e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004442:	b2d2      	uxtb	r2, r2
 8004444:	701a      	strb	r2, [r3, #0]
 8004446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004448:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800444a:	4b24      	ldr	r3, [pc, #144]	; (80044dc <_TrySendOverflowPacket+0xdc>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004450:	4b21      	ldr	r3, [pc, #132]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	627b      	str	r3, [r7, #36]	; 0x24
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	623b      	str	r3, [r7, #32]
 8004462:	e00b      	b.n	800447c <_TrySendOverflowPacket+0x7c>
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	b2da      	uxtb	r2, r3
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	1c59      	adds	r1, r3, #1
 800446c:	6279      	str	r1, [r7, #36]	; 0x24
 800446e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]
 8004476:	6a3b      	ldr	r3, [r7, #32]
 8004478:	09db      	lsrs	r3, r3, #7
 800447a:	623b      	str	r3, [r7, #32]
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	2b7f      	cmp	r3, #127	; 0x7f
 8004480:	d8f0      	bhi.n	8004464 <_TrySendOverflowPacket+0x64>
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	627a      	str	r2, [r7, #36]	; 0x24
 8004488:	6a3a      	ldr	r2, [r7, #32]
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004492:	69fa      	ldr	r2, [r7, #28]
 8004494:	1d3b      	adds	r3, r7, #4
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	461a      	mov	r2, r3
 800449a:	1d3b      	adds	r3, r7, #4
 800449c:	4619      	mov	r1, r3
 800449e:	2001      	movs	r0, #1
 80044a0:	f7fb fea6 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80044a4:	4603      	mov	r3, r0
 80044a6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d009      	beq.n	80044c2 <_TrySendOverflowPacket+0xc2>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80044ae:	4a0a      	ldr	r2, [pc, #40]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80044b4:	4b08      	ldr	r3, [pc, #32]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	4b06      	ldr	r3, [pc, #24]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 80044be:	701a      	strb	r2, [r3, #0]
 80044c0:	e004      	b.n	80044cc <_TrySendOverflowPacket+0xcc>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80044c2:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	3301      	adds	r3, #1
 80044c8:	4a03      	ldr	r2, [pc, #12]	; (80044d8 <_TrySendOverflowPacket+0xd8>)
 80044ca:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80044cc:	693b      	ldr	r3, [r7, #16]
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3730      	adds	r7, #48	; 0x30
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	200154dc 	.word	0x200154dc
 80044dc:	e0001004 	.word	0xe0001004

080044e0 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08a      	sub	sp, #40	; 0x28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80044ec:	4b63      	ldr	r3, [pc, #396]	; (800467c <_SendPacket+0x19c>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d010      	beq.n	8004516 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80044f4:	4b61      	ldr	r3, [pc, #388]	; (800467c <_SendPacket+0x19c>)
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f000 80a1 	beq.w	8004640 <_SendPacket+0x160>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80044fe:	4b5f      	ldr	r3, [pc, #380]	; (800467c <_SendPacket+0x19c>)
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	2b02      	cmp	r3, #2
 8004504:	d109      	bne.n	800451a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004506:	f7ff ff7b 	bl	8004400 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800450a:	4b5c      	ldr	r3, [pc, #368]	; (800467c <_SendPacket+0x19c>)
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	2b01      	cmp	r3, #1
 8004510:	f040 8098 	bne.w	8004644 <_SendPacket+0x164>
      goto SendDone;
    }
  }
Send:
 8004514:	e001      	b.n	800451a <_SendPacket+0x3a>
    goto Send;
 8004516:	bf00      	nop
 8004518:	e000      	b.n	800451c <_SendPacket+0x3c>
Send:
 800451a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b1f      	cmp	r3, #31
 8004520:	d809      	bhi.n	8004536 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004522:	4b56      	ldr	r3, [pc, #344]	; (800467c <_SendPacket+0x19c>)
 8004524:	69da      	ldr	r2, [r3, #28]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	fa22 f303 	lsr.w	r3, r2, r3
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b00      	cmp	r3, #0
 8004532:	f040 8089 	bne.w	8004648 <_SendPacket+0x168>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b17      	cmp	r3, #23
 800453a:	d807      	bhi.n	800454c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	3b01      	subs	r3, #1
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	b2da      	uxtb	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	701a      	strb	r2, [r3, #0]
 800454a:	e03d      	b.n	80045c8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	2b7f      	cmp	r3, #127	; 0x7f
 8004558:	d912      	bls.n	8004580 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	09da      	lsrs	r2, r3, #7
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	3b01      	subs	r3, #1
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	b2db      	uxtb	r3, r3
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	3a01      	subs	r2, #1
 8004572:	60fa      	str	r2, [r7, #12]
 8004574:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004578:	b2da      	uxtb	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	701a      	strb	r2, [r3, #0]
 800457e:	e006      	b.n	800458e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	3b01      	subs	r3, #1
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	b2da      	uxtb	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b7f      	cmp	r3, #127	; 0x7f
 8004592:	d912      	bls.n	80045ba <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	09da      	lsrs	r2, r3, #7
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	3b01      	subs	r3, #1
 800459c:	60fb      	str	r3, [r7, #12]
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	3a01      	subs	r2, #1
 80045ac:	60fa      	str	r2, [r7, #12]
 80045ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	701a      	strb	r2, [r3, #0]
 80045b8:	e006      	b.n	80045c8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3b01      	subs	r3, #1
 80045be:	60fb      	str	r3, [r7, #12]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80045c8:	4b2d      	ldr	r3, [pc, #180]	; (8004680 <_SendPacket+0x1a0>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80045ce:	4b2b      	ldr	r3, [pc, #172]	; (800467c <_SendPacket+0x19c>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	623b      	str	r3, [r7, #32]
 80045e0:	e00b      	b.n	80045fa <_SendPacket+0x11a>
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e8:	1c59      	adds	r1, r3, #1
 80045ea:	6279      	str	r1, [r7, #36]	; 0x24
 80045ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045f0:	b2d2      	uxtb	r2, r2
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	09db      	lsrs	r3, r3, #7
 80045f8:	623b      	str	r3, [r7, #32]
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	2b7f      	cmp	r3, #127	; 0x7f
 80045fe:	d8f0      	bhi.n	80045e2 <_SendPacket+0x102>
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	627a      	str	r2, [r7, #36]	; 0x24
 8004606:	6a3a      	ldr	r2, [r7, #32]
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	461a      	mov	r2, r3
 8004618:	68f9      	ldr	r1, [r7, #12]
 800461a:	2001      	movs	r0, #1
 800461c:	f7fb fde8 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004620:	4603      	mov	r3, r0
 8004622:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <_SendPacket+0x152>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800462a:	4a14      	ldr	r2, [pc, #80]	; (800467c <_SendPacket+0x19c>)
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	60d3      	str	r3, [r2, #12]
 8004630:	e00b      	b.n	800464a <_SendPacket+0x16a>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004632:	4b12      	ldr	r3, [pc, #72]	; (800467c <_SendPacket+0x19c>)
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	b2da      	uxtb	r2, r3
 800463a:	4b10      	ldr	r3, [pc, #64]	; (800467c <_SendPacket+0x19c>)
 800463c:	701a      	strb	r2, [r3, #0]
 800463e:	e004      	b.n	800464a <_SendPacket+0x16a>
    goto SendDone;
 8004640:	bf00      	nop
 8004642:	e002      	b.n	800464a <_SendPacket+0x16a>
      goto SendDone;
 8004644:	bf00      	nop
 8004646:	e000      	b.n	800464a <_SendPacket+0x16a>
      goto SendDone;
 8004648:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800464a:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <_SendPacket+0x1a4>)
 800464c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004650:	4b0c      	ldr	r3, [pc, #48]	; (8004684 <_SendPacket+0x1a4>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004656:	429a      	cmp	r2, r3
 8004658:	d00b      	beq.n	8004672 <_SendPacket+0x192>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800465a:	4b08      	ldr	r3, [pc, #32]	; (800467c <_SendPacket+0x19c>)
 800465c:	789b      	ldrb	r3, [r3, #2]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d107      	bne.n	8004672 <_SendPacket+0x192>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <_SendPacket+0x19c>)
 8004664:	2201      	movs	r2, #1
 8004666:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004668:	f7ff fe6d 	bl	8004346 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800466c:	4b03      	ldr	r3, [pc, #12]	; (800467c <_SendPacket+0x19c>)
 800466e:	2200      	movs	r2, #0
 8004670:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004672:	bf00      	nop
 8004674:	3728      	adds	r7, #40	; 0x28
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	200154dc 	.word	0x200154dc
 8004680:	e0001004 	.word	0xe0001004
 8004684:	200156a0 	.word	0x200156a0

08004688 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af02      	add	r7, sp, #8
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	603b      	str	r3, [r7, #0]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
  _SYSVIEW_Globals.EnableState      = 0;
  _SYSVIEW_Globals.PacketCount      = 0;
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004696:	2300      	movs	r3, #0
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800469e:	4a14      	ldr	r2, [pc, #80]	; (80046f0 <SEGGER_SYSVIEW_Init+0x68>)
 80046a0:	4914      	ldr	r1, [pc, #80]	; (80046f4 <SEGGER_SYSVIEW_Init+0x6c>)
 80046a2:	2001      	movs	r0, #1
 80046a4:	f7ff fd22 	bl	80040ec <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80046a8:	2300      	movs	r3, #0
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	2308      	movs	r3, #8
 80046ae:	4a12      	ldr	r2, [pc, #72]	; (80046f8 <SEGGER_SYSVIEW_Init+0x70>)
 80046b0:	4910      	ldr	r1, [pc, #64]	; (80046f4 <SEGGER_SYSVIEW_Init+0x6c>)
 80046b2:	2001      	movs	r0, #1
 80046b4:	f7ff fd84 	bl	80041c0 <SEGGER_RTT_ConfigDownBuffer>
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80046b8:	4b10      	ldr	r3, [pc, #64]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046be:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80046c0:	4b0f      	ldr	r3, [pc, #60]	; (8004700 <SEGGER_SYSVIEW_Init+0x78>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a0d      	ldr	r2, [pc, #52]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046c6:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80046c8:	4a0c      	ldr	r2, [pc, #48]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80046ce:	4a0b      	ldr	r2, [pc, #44]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80046d4:	4a09      	ldr	r2, [pc, #36]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80046da:	4a08      	ldr	r2, [pc, #32]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80046e0:	4b06      	ldr	r3, [pc, #24]	; (80046fc <SEGGER_SYSVIEW_Init+0x74>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80046e6:	bf00      	nop
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	200134d4 	.word	0x200134d4
 80046f4:	08005f04 	.word	0x08005f04
 80046f8:	200154d4 	.word	0x200154d4
 80046fc:	200154dc 	.word	0x200154dc
 8004700:	e0001004 	.word	0xe0001004

08004704 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800470c:	4a04      	ldr	r2, [pc, #16]	; (8004720 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6113      	str	r3, [r2, #16]
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	200154dc 	.word	0x200154dc

08004724 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800472c:	f3ef 8311 	mrs	r3, BASEPRI
 8004730:	f04f 0120 	mov.w	r1, #32
 8004734:	f381 8811 	msr	BASEPRI, r1
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	4808      	ldr	r0, [pc, #32]	; (800475c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800473c:	f7ff fdf7 	bl	800432e <_PreparePacket>
 8004740:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	68b8      	ldr	r0, [r7, #8]
 8004748:	f7ff feca 	bl	80044e0 <_SendPacket>
  RECORD_END();
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f383 8811 	msr	BASEPRI, r3
}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	2001550c 	.word	0x2001550c

08004760 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004760:	b580      	push	{r7, lr}
 8004762:	b088      	sub	sp, #32
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800476a:	f3ef 8311 	mrs	r3, BASEPRI
 800476e:	f04f 0120 	mov.w	r1, #32
 8004772:	f381 8811 	msr	BASEPRI, r1
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	4816      	ldr	r0, [pc, #88]	; (80047d4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800477a:	f7ff fdd8 	bl	800432e <_PreparePacket>
 800477e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	61fb      	str	r3, [r7, #28]
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	61bb      	str	r3, [r7, #24]
 800478c:	e00b      	b.n	80047a6 <SEGGER_SYSVIEW_RecordU32+0x46>
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	b2da      	uxtb	r2, r3
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	1c59      	adds	r1, r3, #1
 8004796:	61f9      	str	r1, [r7, #28]
 8004798:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	09db      	lsrs	r3, r3, #7
 80047a4:	61bb      	str	r3, [r7, #24]
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	2b7f      	cmp	r3, #127	; 0x7f
 80047aa:	d8f0      	bhi.n	800478e <SEGGER_SYSVIEW_RecordU32+0x2e>
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	1c5a      	adds	r2, r3, #1
 80047b0:	61fa      	str	r2, [r7, #28]
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	b2d2      	uxtb	r2, r2
 80047b6:	701a      	strb	r2, [r3, #0]
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	68f9      	ldr	r1, [r7, #12]
 80047c0:	6938      	ldr	r0, [r7, #16]
 80047c2:	f7ff fe8d 	bl	80044e0 <_SendPacket>
  RECORD_END();
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f383 8811 	msr	BASEPRI, r3
}
 80047cc:	bf00      	nop
 80047ce:	3720      	adds	r7, #32
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	2001550c 	.word	0x2001550c

080047d8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	; 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80047e4:	f3ef 8311 	mrs	r3, BASEPRI
 80047e8:	f04f 0120 	mov.w	r1, #32
 80047ec:	f381 8811 	msr	BASEPRI, r1
 80047f0:	61fb      	str	r3, [r7, #28]
 80047f2:	4825      	ldr	r0, [pc, #148]	; (8004888 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80047f4:	f7ff fd9b 	bl	800432e <_PreparePacket>
 80047f8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	62bb      	str	r3, [r7, #40]	; 0x28
 8004806:	e00b      	b.n	8004820 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480a:	b2da      	uxtb	r2, r3
 800480c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800480e:	1c59      	adds	r1, r3, #1
 8004810:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004812:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481c:	09db      	lsrs	r3, r3, #7
 800481e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	2b7f      	cmp	r3, #127	; 0x7f
 8004824:	d8f0      	bhi.n	8004808 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004828:	1c5a      	adds	r2, r3, #1
 800482a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800482c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800482e:	b2d2      	uxtb	r2, r2
 8004830:	701a      	strb	r2, [r3, #0]
 8004832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004834:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	623b      	str	r3, [r7, #32]
 800483e:	e00b      	b.n	8004858 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	b2da      	uxtb	r2, r3
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	1c59      	adds	r1, r3, #1
 8004848:	6279      	str	r1, [r7, #36]	; 0x24
 800484a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	09db      	lsrs	r3, r3, #7
 8004856:	623b      	str	r3, [r7, #32]
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	2b7f      	cmp	r3, #127	; 0x7f
 800485c:	d8f0      	bhi.n	8004840 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800485e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	627a      	str	r2, [r7, #36]	; 0x24
 8004864:	6a3a      	ldr	r2, [r7, #32]
 8004866:	b2d2      	uxtb	r2, r2
 8004868:	701a      	strb	r2, [r3, #0]
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	6979      	ldr	r1, [r7, #20]
 8004872:	69b8      	ldr	r0, [r7, #24]
 8004874:	f7ff fe34 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	f383 8811 	msr	BASEPRI, r3
}
 800487e:	bf00      	nop
 8004880:	3730      	adds	r7, #48	; 0x30
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	2001550c 	.word	0x2001550c

0800488c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800488c:	b580      	push	{r7, lr}
 800488e:	b090      	sub	sp, #64	; 0x40
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
 8004898:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800489a:	f3ef 8311 	mrs	r3, BASEPRI
 800489e:	f04f 0120 	mov.w	r1, #32
 80048a2:	f381 8811 	msr	BASEPRI, r1
 80048a6:	61fb      	str	r3, [r7, #28]
 80048a8:	4840      	ldr	r0, [pc, #256]	; (80049ac <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80048aa:	f7ff fd40 	bl	800432e <_PreparePacket>
 80048ae:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80048bc:	e00b      	b.n	80048d6 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80048be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048c4:	1c59      	adds	r1, r3, #1
 80048c6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80048c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80048cc:	b2d2      	uxtb	r2, r2
 80048ce:	701a      	strb	r2, [r3, #0]
 80048d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d2:	09db      	lsrs	r3, r3, #7
 80048d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80048d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d8:	2b7f      	cmp	r3, #127	; 0x7f
 80048da:	d8f0      	bhi.n	80048be <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80048dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048de:	1c5a      	adds	r2, r3, #1
 80048e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80048e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	701a      	strb	r2, [r3, #0]
 80048e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048ea:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	637b      	str	r3, [r7, #52]	; 0x34
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	633b      	str	r3, [r7, #48]	; 0x30
 80048f4:	e00b      	b.n	800490e <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80048f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048fc:	1c59      	adds	r1, r3, #1
 80048fe:	6379      	str	r1, [r7, #52]	; 0x34
 8004900:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004904:	b2d2      	uxtb	r2, r2
 8004906:	701a      	strb	r2, [r3, #0]
 8004908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490a:	09db      	lsrs	r3, r3, #7
 800490c:	633b      	str	r3, [r7, #48]	; 0x30
 800490e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004910:	2b7f      	cmp	r3, #127	; 0x7f
 8004912:	d8f0      	bhi.n	80048f6 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8004914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	637a      	str	r2, [r7, #52]	; 0x34
 800491a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800491c:	b2d2      	uxtb	r2, r2
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004922:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	62bb      	str	r3, [r7, #40]	; 0x28
 800492c:	e00b      	b.n	8004946 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800492e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004930:	b2da      	uxtb	r2, r3
 8004932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004934:	1c59      	adds	r1, r3, #1
 8004936:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004938:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800493c:	b2d2      	uxtb	r2, r2
 800493e:	701a      	strb	r2, [r3, #0]
 8004940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004942:	09db      	lsrs	r3, r3, #7
 8004944:	62bb      	str	r3, [r7, #40]	; 0x28
 8004946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004948:	2b7f      	cmp	r3, #127	; 0x7f
 800494a:	d8f0      	bhi.n	800492e <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800494c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494e:	1c5a      	adds	r2, r3, #1
 8004950:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004952:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004954:	b2d2      	uxtb	r2, r2
 8004956:	701a      	strb	r2, [r3, #0]
 8004958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	627b      	str	r3, [r7, #36]	; 0x24
 8004960:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004962:	623b      	str	r3, [r7, #32]
 8004964:	e00b      	b.n	800497e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8004966:	6a3b      	ldr	r3, [r7, #32]
 8004968:	b2da      	uxtb	r2, r3
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	1c59      	adds	r1, r3, #1
 800496e:	6279      	str	r1, [r7, #36]	; 0x24
 8004970:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004974:	b2d2      	uxtb	r2, r2
 8004976:	701a      	strb	r2, [r3, #0]
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	09db      	lsrs	r3, r3, #7
 800497c:	623b      	str	r3, [r7, #32]
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	2b7f      	cmp	r3, #127	; 0x7f
 8004982:	d8f0      	bhi.n	8004966 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	1c5a      	adds	r2, r3, #1
 8004988:	627a      	str	r2, [r7, #36]	; 0x24
 800498a:	6a3a      	ldr	r2, [r7, #32]
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	701a      	strb	r2, [r3, #0]
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	6979      	ldr	r1, [r7, #20]
 8004998:	69b8      	ldr	r0, [r7, #24]
 800499a:	f7ff fda1 	bl	80044e0 <_SendPacket>
  RECORD_END();
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	f383 8811 	msr	BASEPRI, r3
}
 80049a4:	bf00      	nop
 80049a6:	3740      	adds	r7, #64	; 0x40
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	2001550c 	.word	0x2001550c

080049b0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b08c      	sub	sp, #48	; 0x30
 80049b4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80049b6:	4b57      	ldr	r3, [pc, #348]	; (8004b14 <SEGGER_SYSVIEW_Start+0x164>)
 80049b8:	2201      	movs	r2, #1
 80049ba:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80049bc:	f3ef 8311 	mrs	r3, BASEPRI
 80049c0:	f04f 0120 	mov.w	r1, #32
 80049c4:	f381 8811 	msr	BASEPRI, r1
 80049c8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80049ca:	220a      	movs	r2, #10
 80049cc:	4952      	ldr	r1, [pc, #328]	; (8004b18 <SEGGER_SYSVIEW_Start+0x168>)
 80049ce:	2001      	movs	r0, #1
 80049d0:	f7fb fc0e 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80049da:	200a      	movs	r0, #10
 80049dc:	f7ff fea2 	bl	8004724 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80049e0:	f3ef 8311 	mrs	r3, BASEPRI
 80049e4:	f04f 0120 	mov.w	r1, #32
 80049e8:	f381 8811 	msr	BASEPRI, r1
 80049ec:	60bb      	str	r3, [r7, #8]
 80049ee:	484b      	ldr	r0, [pc, #300]	; (8004b1c <SEGGER_SYSVIEW_Start+0x16c>)
 80049f0:	f7ff fc9d 	bl	800432e <_PreparePacket>
 80049f4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049fe:	4b45      	ldr	r3, [pc, #276]	; (8004b14 <SEGGER_SYSVIEW_Start+0x164>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a04:	e00b      	b.n	8004a1e <SEGGER_SYSVIEW_Start+0x6e>
 8004a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0c:	1c59      	adds	r1, r3, #1
 8004a0e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004a10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a14:	b2d2      	uxtb	r2, r2
 8004a16:	701a      	strb	r2, [r3, #0]
 8004a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1a:	09db      	lsrs	r3, r3, #7
 8004a1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a20:	2b7f      	cmp	r3, #127	; 0x7f
 8004a22:	d8f0      	bhi.n	8004a06 <SEGGER_SYSVIEW_Start+0x56>
 8004a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	701a      	strb	r2, [r3, #0]
 8004a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a32:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
 8004a38:	4b36      	ldr	r3, [pc, #216]	; (8004b14 <SEGGER_SYSVIEW_Start+0x164>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	623b      	str	r3, [r7, #32]
 8004a3e:	e00b      	b.n	8004a58 <SEGGER_SYSVIEW_Start+0xa8>
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a46:	1c59      	adds	r1, r3, #1
 8004a48:	6279      	str	r1, [r7, #36]	; 0x24
 8004a4a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	701a      	strb	r2, [r3, #0]
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	09db      	lsrs	r3, r3, #7
 8004a56:	623b      	str	r3, [r7, #32]
 8004a58:	6a3b      	ldr	r3, [r7, #32]
 8004a5a:	2b7f      	cmp	r3, #127	; 0x7f
 8004a5c:	d8f0      	bhi.n	8004a40 <SEGGER_SYSVIEW_Start+0x90>
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	627a      	str	r2, [r7, #36]	; 0x24
 8004a64:	6a3a      	ldr	r2, [r7, #32]
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	61fb      	str	r3, [r7, #28]
 8004a72:	4b28      	ldr	r3, [pc, #160]	; (8004b14 <SEGGER_SYSVIEW_Start+0x164>)
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	61bb      	str	r3, [r7, #24]
 8004a78:	e00b      	b.n	8004a92 <SEGGER_SYSVIEW_Start+0xe2>
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	1c59      	adds	r1, r3, #1
 8004a82:	61f9      	str	r1, [r7, #28]
 8004a84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	701a      	strb	r2, [r3, #0]
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	09db      	lsrs	r3, r3, #7
 8004a90:	61bb      	str	r3, [r7, #24]
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b7f      	cmp	r3, #127	; 0x7f
 8004a96:	d8f0      	bhi.n	8004a7a <SEGGER_SYSVIEW_Start+0xca>
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	61fa      	str	r2, [r7, #28]
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	617b      	str	r3, [r7, #20]
 8004aac:	2302      	movs	r3, #2
 8004aae:	613b      	str	r3, [r7, #16]
 8004ab0:	e00b      	b.n	8004aca <SEGGER_SYSVIEW_Start+0x11a>
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	b2da      	uxtb	r2, r3
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	1c59      	adds	r1, r3, #1
 8004aba:	6179      	str	r1, [r7, #20]
 8004abc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ac0:	b2d2      	uxtb	r2, r2
 8004ac2:	701a      	strb	r2, [r3, #0]
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	09db      	lsrs	r3, r3, #7
 8004ac8:	613b      	str	r3, [r7, #16]
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	2b7f      	cmp	r3, #127	; 0x7f
 8004ace:	d8f0      	bhi.n	8004ab2 <SEGGER_SYSVIEW_Start+0x102>
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	617a      	str	r2, [r7, #20]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	b2d2      	uxtb	r2, r2
 8004ada:	701a      	strb	r2, [r3, #0]
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004ae0:	2218      	movs	r2, #24
 8004ae2:	6839      	ldr	r1, [r7, #0]
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f7ff fcfb 	bl	80044e0 <_SendPacket>
      RECORD_END();
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004af0:	4b08      	ldr	r3, [pc, #32]	; (8004b14 <SEGGER_SYSVIEW_Start+0x164>)
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <SEGGER_SYSVIEW_Start+0x14e>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004af8:	4b06      	ldr	r3, [pc, #24]	; (8004b14 <SEGGER_SYSVIEW_Start+0x164>)
 8004afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004afe:	f000 f9ed 	bl	8004edc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004b02:	f000 f9b3 	bl	8004e6c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004b06:	f000 fc8b 	bl	8005420 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004b0a:	bf00      	nop
 8004b0c:	3730      	adds	r7, #48	; 0x30
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	200154dc 	.word	0x200154dc
 8004b18:	08005f2c 	.word	0x08005f2c
 8004b1c:	2001550c 	.word	0x2001550c

08004b20 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004b26:	f3ef 8311 	mrs	r3, BASEPRI
 8004b2a:	f04f 0120 	mov.w	r1, #32
 8004b2e:	f381 8811 	msr	BASEPRI, r1
 8004b32:	607b      	str	r3, [r7, #4]
 8004b34:	480b      	ldr	r0, [pc, #44]	; (8004b64 <SEGGER_SYSVIEW_Stop+0x44>)
 8004b36:	f7ff fbfa 	bl	800432e <_PreparePacket>
 8004b3a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004b3c:	4b0a      	ldr	r3, [pc, #40]	; (8004b68 <SEGGER_SYSVIEW_Stop+0x48>)
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d007      	beq.n	8004b54 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004b44:	220b      	movs	r2, #11
 8004b46:	6839      	ldr	r1, [r7, #0]
 8004b48:	6838      	ldr	r0, [r7, #0]
 8004b4a:	f7ff fcc9 	bl	80044e0 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004b4e:	4b06      	ldr	r3, [pc, #24]	; (8004b68 <SEGGER_SYSVIEW_Stop+0x48>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f383 8811 	msr	BASEPRI, r3
}
 8004b5a:	bf00      	nop
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	2001550c 	.word	0x2001550c
 8004b68:	200154dc 	.word	0x200154dc

08004b6c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b08c      	sub	sp, #48	; 0x30
 8004b70:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004b72:	f3ef 8311 	mrs	r3, BASEPRI
 8004b76:	f04f 0120 	mov.w	r1, #32
 8004b7a:	f381 8811 	msr	BASEPRI, r1
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	4845      	ldr	r0, [pc, #276]	; (8004c98 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004b82:	f7ff fbd4 	bl	800432e <_PreparePacket>
 8004b86:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b90:	4b42      	ldr	r3, [pc, #264]	; (8004c9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b96:	e00b      	b.n	8004bb0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b9e:	1c59      	adds	r1, r3, #1
 8004ba0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004ba2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ba6:	b2d2      	uxtb	r2, r2
 8004ba8:	701a      	strb	r2, [r3, #0]
 8004baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bac:	09db      	lsrs	r3, r3, #7
 8004bae:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb2:	2b7f      	cmp	r3, #127	; 0x7f
 8004bb4:	d8f0      	bhi.n	8004b98 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb8:	1c5a      	adds	r2, r3, #1
 8004bba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	701a      	strb	r2, [r3, #0]
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8004bca:	4b34      	ldr	r3, [pc, #208]	; (8004c9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	623b      	str	r3, [r7, #32]
 8004bd0:	e00b      	b.n	8004bea <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	1c59      	adds	r1, r3, #1
 8004bda:	6279      	str	r1, [r7, #36]	; 0x24
 8004bdc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004be0:	b2d2      	uxtb	r2, r2
 8004be2:	701a      	strb	r2, [r3, #0]
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	09db      	lsrs	r3, r3, #7
 8004be8:	623b      	str	r3, [r7, #32]
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	2b7f      	cmp	r3, #127	; 0x7f
 8004bee:	d8f0      	bhi.n	8004bd2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf2:	1c5a      	adds	r2, r3, #1
 8004bf4:	627a      	str	r2, [r7, #36]	; 0x24
 8004bf6:	6a3a      	ldr	r2, [r7, #32]
 8004bf8:	b2d2      	uxtb	r2, r2
 8004bfa:	701a      	strb	r2, [r3, #0]
 8004bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	61fb      	str	r3, [r7, #28]
 8004c04:	4b25      	ldr	r3, [pc, #148]	; (8004c9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	61bb      	str	r3, [r7, #24]
 8004c0a:	e00b      	b.n	8004c24 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	1c59      	adds	r1, r3, #1
 8004c14:	61f9      	str	r1, [r7, #28]
 8004c16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c1a:	b2d2      	uxtb	r2, r2
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	09db      	lsrs	r3, r3, #7
 8004c22:	61bb      	str	r3, [r7, #24]
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2b7f      	cmp	r3, #127	; 0x7f
 8004c28:	d8f0      	bhi.n	8004c0c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	61fa      	str	r2, [r7, #28]
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	701a      	strb	r2, [r3, #0]
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	2302      	movs	r3, #2
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	e00b      	b.n	8004c5c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	1c59      	adds	r1, r3, #1
 8004c4c:	6179      	str	r1, [r7, #20]
 8004c4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	701a      	strb	r2, [r3, #0]
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	09db      	lsrs	r3, r3, #7
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	2b7f      	cmp	r3, #127	; 0x7f
 8004c60:	d8f0      	bhi.n	8004c44 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	617a      	str	r2, [r7, #20]
 8004c68:	693a      	ldr	r2, [r7, #16]
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004c72:	2218      	movs	r2, #24
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	68b8      	ldr	r0, [r7, #8]
 8004c78:	f7ff fc32 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004c82:	4b06      	ldr	r3, [pc, #24]	; (8004c9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d002      	beq.n	8004c90 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8004c8a:	4b04      	ldr	r3, [pc, #16]	; (8004c9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8e:	4798      	blx	r3
  }
}
 8004c90:	bf00      	nop
 8004c92:	3730      	adds	r7, #48	; 0x30
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	2001550c 	.word	0x2001550c
 8004c9c:	200154dc 	.word	0x200154dc

08004ca0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b092      	sub	sp, #72	; 0x48
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004ca8:	f3ef 8311 	mrs	r3, BASEPRI
 8004cac:	f04f 0120 	mov.w	r1, #32
 8004cb0:	f381 8811 	msr	BASEPRI, r1
 8004cb4:	617b      	str	r3, [r7, #20]
 8004cb6:	486b      	ldr	r0, [pc, #428]	; (8004e64 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004cb8:	f7ff fb39 	bl	800432e <_PreparePacket>
 8004cbc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	647b      	str	r3, [r7, #68]	; 0x44
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4b67      	ldr	r3, [pc, #412]	; (8004e68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	089b      	lsrs	r3, r3, #2
 8004cd2:	643b      	str	r3, [r7, #64]	; 0x40
 8004cd4:	e00b      	b.n	8004cee <SEGGER_SYSVIEW_SendTaskInfo+0x4e>
 8004cd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cd8:	b2da      	uxtb	r2, r3
 8004cda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cdc:	1c59      	adds	r1, r3, #1
 8004cde:	6479      	str	r1, [r7, #68]	; 0x44
 8004ce0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	701a      	strb	r2, [r3, #0]
 8004ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cea:	09db      	lsrs	r3, r3, #7
 8004cec:	643b      	str	r3, [r7, #64]	; 0x40
 8004cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cf0:	2b7f      	cmp	r3, #127	; 0x7f
 8004cf2:	d8f0      	bhi.n	8004cd6 <SEGGER_SYSVIEW_SendTaskInfo+0x36>
 8004cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cf6:	1c5a      	adds	r2, r3, #1
 8004cf8:	647a      	str	r2, [r7, #68]	; 0x44
 8004cfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004cfc:	b2d2      	uxtb	r2, r2
 8004cfe:	701a      	strb	r2, [r3, #0]
 8004d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d02:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d0e:	e00b      	b.n	8004d28 <SEGGER_SYSVIEW_SendTaskInfo+0x88>
 8004d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d16:	1c59      	adds	r1, r3, #1
 8004d18:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004d1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	701a      	strb	r2, [r3, #0]
 8004d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d24:	09db      	lsrs	r3, r3, #7
 8004d26:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8004d2c:	d8f0      	bhi.n	8004d10 <SEGGER_SYSVIEW_SendTaskInfo+0x70>
 8004d2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d3c:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2220      	movs	r2, #32
 8004d44:	4619      	mov	r1, r3
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f7ff faa4 	bl	8004294 <_EncodeStr>
 8004d4c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004d4e:	2209      	movs	r2, #9
 8004d50:	68f9      	ldr	r1, [r7, #12]
 8004d52:	6938      	ldr	r0, [r7, #16]
 8004d54:	f7ff fbc4 	bl	80044e0 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	637b      	str	r3, [r7, #52]	; 0x34
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	4b40      	ldr	r3, [pc, #256]	; (8004e68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	089b      	lsrs	r3, r3, #2
 8004d6c:	633b      	str	r3, [r7, #48]	; 0x30
 8004d6e:	e00b      	b.n	8004d88 <SEGGER_SYSVIEW_SendTaskInfo+0xe8>
 8004d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d76:	1c59      	adds	r1, r3, #1
 8004d78:	6379      	str	r1, [r7, #52]	; 0x34
 8004d7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d7e:	b2d2      	uxtb	r2, r2
 8004d80:	701a      	strb	r2, [r3, #0]
 8004d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d84:	09db      	lsrs	r3, r3, #7
 8004d86:	633b      	str	r3, [r7, #48]	; 0x30
 8004d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004d8c:	d8f0      	bhi.n	8004d70 <SEGGER_SYSVIEW_SendTaskInfo+0xd0>
 8004d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	637a      	str	r2, [r7, #52]	; 0x34
 8004d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	701a      	strb	r2, [r3, #0]
 8004d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004da8:	e00b      	b.n	8004dc2 <SEGGER_SYSVIEW_SendTaskInfo+0x122>
 8004daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db0:	1c59      	adds	r1, r3, #1
 8004db2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004db4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]
 8004dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dbe:	09db      	lsrs	r3, r3, #7
 8004dc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc4:	2b7f      	cmp	r3, #127	; 0x7f
 8004dc6:	d8f0      	bhi.n	8004daa <SEGGER_SYSVIEW_SendTaskInfo+0x10a>
 8004dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	701a      	strb	r2, [r3, #0]
 8004dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dd6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	627b      	str	r3, [r7, #36]	; 0x24
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	623b      	str	r3, [r7, #32]
 8004de2:	e00b      	b.n	8004dfc <SEGGER_SYSVIEW_SendTaskInfo+0x15c>
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dea:	1c59      	adds	r1, r3, #1
 8004dec:	6279      	str	r1, [r7, #36]	; 0x24
 8004dee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004df2:	b2d2      	uxtb	r2, r2
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	6a3b      	ldr	r3, [r7, #32]
 8004df8:	09db      	lsrs	r3, r3, #7
 8004dfa:	623b      	str	r3, [r7, #32]
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	2b7f      	cmp	r3, #127	; 0x7f
 8004e00:	d8f0      	bhi.n	8004de4 <SEGGER_SYSVIEW_SendTaskInfo+0x144>
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	627a      	str	r2, [r7, #36]	; 0x24
 8004e08:	6a3a      	ldr	r2, [r7, #32]
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e10:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	61fb      	str	r3, [r7, #28]
 8004e16:	2300      	movs	r3, #0
 8004e18:	61bb      	str	r3, [r7, #24]
 8004e1a:	e00b      	b.n	8004e34 <SEGGER_SYSVIEW_SendTaskInfo+0x194>
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	1c59      	adds	r1, r3, #1
 8004e24:	61f9      	str	r1, [r7, #28]
 8004e26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	09db      	lsrs	r3, r3, #7
 8004e32:	61bb      	str	r3, [r7, #24]
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	2b7f      	cmp	r3, #127	; 0x7f
 8004e38:	d8f0      	bhi.n	8004e1c <SEGGER_SYSVIEW_SendTaskInfo+0x17c>
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	61fa      	str	r2, [r7, #28]
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	701a      	strb	r2, [r3, #0]
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004e4a:	2215      	movs	r2, #21
 8004e4c:	68f9      	ldr	r1, [r7, #12]
 8004e4e:	6938      	ldr	r0, [r7, #16]
 8004e50:	f7ff fb46 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f383 8811 	msr	BASEPRI, r3
}
 8004e5a:	bf00      	nop
 8004e5c:	3748      	adds	r7, #72	; 0x48
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	2001550c 	.word	0x2001550c
 8004e68:	200154dc 	.word	0x200154dc

08004e6c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004e70:	4b07      	ldr	r3, [pc, #28]	; (8004e90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d008      	beq.n	8004e8a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004e78:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8004e82:	4b03      	ldr	r3, [pc, #12]	; (8004e90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	4798      	blx	r3
  }
}
 8004e8a:	bf00      	nop
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	200154dc 	.word	0x200154dc

08004e94 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004e9c:	f3ef 8311 	mrs	r3, BASEPRI
 8004ea0:	f04f 0120 	mov.w	r1, #32
 8004ea4:	f381 8811 	msr	BASEPRI, r1
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	480b      	ldr	r0, [pc, #44]	; (8004ed8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8004eac:	f7ff fa3f 	bl	800432e <_PreparePacket>
 8004eb0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004eb2:	2280      	movs	r2, #128	; 0x80
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	6938      	ldr	r0, [r7, #16]
 8004eb8:	f7ff f9ec 	bl	8004294 <_EncodeStr>
 8004ebc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8004ebe:	220e      	movs	r2, #14
 8004ec0:	68f9      	ldr	r1, [r7, #12]
 8004ec2:	6938      	ldr	r0, [r7, #16]
 8004ec4:	f7ff fb0c 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f383 8811 	msr	BASEPRI, r3
}
 8004ece:	bf00      	nop
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	2001550c 	.word	0x2001550c

08004edc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004edc:	b590      	push	{r4, r7, lr}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004ee2:	4b14      	ldr	r3, [pc, #80]	; (8004f34 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d019      	beq.n	8004f1e <SEGGER_SYSVIEW_RecordSystime+0x42>
 8004eea:	4b12      	ldr	r3, [pc, #72]	; (8004f34 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d014      	beq.n	8004f1e <SEGGER_SYSVIEW_RecordSystime+0x42>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004ef4:	4b0f      	ldr	r3, [pc, #60]	; (8004f34 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4798      	blx	r3
 8004efc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004f00:	6838      	ldr	r0, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004f02:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004f06:	f04f 0300 	mov.w	r3, #0
 8004f0a:	f04f 0400 	mov.w	r4, #0
 8004f0e:	0013      	movs	r3, r2
 8004f10:	2400      	movs	r4, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004f12:	461a      	mov	r2, r3
 8004f14:	4601      	mov	r1, r0
 8004f16:	200d      	movs	r0, #13
 8004f18:	f7ff fc5e 	bl	80047d8 <SEGGER_SYSVIEW_RecordU32x2>
 8004f1c:	e005      	b.n	8004f2a <SEGGER_SYSVIEW_RecordSystime+0x4e>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004f1e:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4619      	mov	r1, r3
 8004f24:	200c      	movs	r0, #12
 8004f26:	f7ff fc1b 	bl	8004760 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd90      	pop	{r4, r7, pc}
 8004f32:	bf00      	nop
 8004f34:	200154dc 	.word	0x200154dc
 8004f38:	e0001004 	.word	0xe0001004

08004f3c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004f42:	f3ef 8311 	mrs	r3, BASEPRI
 8004f46:	f04f 0120 	mov.w	r1, #32
 8004f4a:	f381 8811 	msr	BASEPRI, r1
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	4819      	ldr	r0, [pc, #100]	; (8004fb8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004f52:	f7ff f9ec 	bl	800432e <_PreparePacket>
 8004f56:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004f5c:	4b17      	ldr	r3, [pc, #92]	; (8004fbc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f64:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	617b      	str	r3, [r7, #20]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	613b      	str	r3, [r7, #16]
 8004f6e:	e00b      	b.n	8004f88 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	1c59      	adds	r1, r3, #1
 8004f78:	6179      	str	r1, [r7, #20]
 8004f7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f7e:	b2d2      	uxtb	r2, r2
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	09db      	lsrs	r3, r3, #7
 8004f86:	613b      	str	r3, [r7, #16]
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004f8c:	d8f0      	bhi.n	8004f70 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	1c5a      	adds	r2, r3, #1
 8004f92:	617a      	str	r2, [r7, #20]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	6879      	ldr	r1, [r7, #4]
 8004fa2:	68b8      	ldr	r0, [r7, #8]
 8004fa4:	f7ff fa9c 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f383 8811 	msr	BASEPRI, r3
}
 8004fae:	bf00      	nop
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	2001550c 	.word	0x2001550c
 8004fbc:	e000ed04 	.word	0xe000ed04

08004fc0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004fc6:	f3ef 8311 	mrs	r3, BASEPRI
 8004fca:	f04f 0120 	mov.w	r1, #32
 8004fce:	f381 8811 	msr	BASEPRI, r1
 8004fd2:	607b      	str	r3, [r7, #4]
 8004fd4:	4807      	ldr	r0, [pc, #28]	; (8004ff4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8004fd6:	f7ff f9aa 	bl	800432e <_PreparePacket>
 8004fda:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004fdc:	2203      	movs	r2, #3
 8004fde:	6839      	ldr	r1, [r7, #0]
 8004fe0:	6838      	ldr	r0, [r7, #0]
 8004fe2:	f7ff fa7d 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f383 8811 	msr	BASEPRI, r3
}
 8004fec:	bf00      	nop
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	2001550c 	.word	0x2001550c

08004ff8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004ffe:	f3ef 8311 	mrs	r3, BASEPRI
 8005002:	f04f 0120 	mov.w	r1, #32
 8005006:	f381 8811 	msr	BASEPRI, r1
 800500a:	607b      	str	r3, [r7, #4]
 800500c:	4807      	ldr	r0, [pc, #28]	; (800502c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800500e:	f7ff f98e 	bl	800432e <_PreparePacket>
 8005012:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005014:	2212      	movs	r2, #18
 8005016:	6839      	ldr	r1, [r7, #0]
 8005018:	6838      	ldr	r0, [r7, #0]
 800501a:	f7ff fa61 	bl	80044e0 <_SendPacket>
  RECORD_END();
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f383 8811 	msr	BASEPRI, r3
}
 8005024:	bf00      	nop
 8005026:	3708      	adds	r7, #8
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	2001550c 	.word	0x2001550c

08005030 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005036:	f3ef 8311 	mrs	r3, BASEPRI
 800503a:	f04f 0120 	mov.w	r1, #32
 800503e:	f381 8811 	msr	BASEPRI, r1
 8005042:	607b      	str	r3, [r7, #4]
 8005044:	4807      	ldr	r0, [pc, #28]	; (8005064 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005046:	f7ff f972 	bl	800432e <_PreparePacket>
 800504a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800504c:	2211      	movs	r2, #17
 800504e:	6839      	ldr	r1, [r7, #0]
 8005050:	6838      	ldr	r0, [r7, #0]
 8005052:	f7ff fa45 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f383 8811 	msr	BASEPRI, r3
}
 800505c:	bf00      	nop
 800505e:	3708      	adds	r7, #8
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	2001550c 	.word	0x2001550c

08005068 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005068:	b580      	push	{r7, lr}
 800506a:	b088      	sub	sp, #32
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005070:	f3ef 8311 	mrs	r3, BASEPRI
 8005074:	f04f 0120 	mov.w	r1, #32
 8005078:	f381 8811 	msr	BASEPRI, r1
 800507c:	617b      	str	r3, [r7, #20]
 800507e:	481a      	ldr	r0, [pc, #104]	; (80050e8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005080:	f7ff f955 	bl	800432e <_PreparePacket>
 8005084:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800508a:	4b18      	ldr	r3, [pc, #96]	; (80050ec <SEGGER_SYSVIEW_OnTaskCreate+0x84>)
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	089b      	lsrs	r3, r3, #2
 8005094:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	61fb      	str	r3, [r7, #28]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	61bb      	str	r3, [r7, #24]
 800509e:	e00b      	b.n	80050b8 <SEGGER_SYSVIEW_OnTaskCreate+0x50>
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	1c59      	adds	r1, r3, #1
 80050a8:	61f9      	str	r1, [r7, #28]
 80050aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	09db      	lsrs	r3, r3, #7
 80050b6:	61bb      	str	r3, [r7, #24]
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	2b7f      	cmp	r3, #127	; 0x7f
 80050bc:	d8f0      	bhi.n	80050a0 <SEGGER_SYSVIEW_OnTaskCreate+0x38>
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	61fa      	str	r2, [r7, #28]
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	701a      	strb	r2, [r3, #0]
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80050ce:	2208      	movs	r2, #8
 80050d0:	68f9      	ldr	r1, [r7, #12]
 80050d2:	6938      	ldr	r0, [r7, #16]
 80050d4:	f7ff fa04 	bl	80044e0 <_SendPacket>
  RECORD_END();
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	f383 8811 	msr	BASEPRI, r3
}
 80050de:	bf00      	nop
 80050e0:	3720      	adds	r7, #32
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	2001550c 	.word	0x2001550c
 80050ec:	200154dc 	.word	0x200154dc

080050f0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b088      	sub	sp, #32
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80050f8:	f3ef 8311 	mrs	r3, BASEPRI
 80050fc:	f04f 0120 	mov.w	r1, #32
 8005100:	f381 8811 	msr	BASEPRI, r1
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	481a      	ldr	r0, [pc, #104]	; (8005170 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005108:	f7ff f911 	bl	800432e <_PreparePacket>
 800510c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005112:	4b18      	ldr	r3, [pc, #96]	; (8005174 <SEGGER_SYSVIEW_OnTaskStartExec+0x84>)
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	089b      	lsrs	r3, r3, #2
 800511c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	61fb      	str	r3, [r7, #28]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	61bb      	str	r3, [r7, #24]
 8005126:	e00b      	b.n	8005140 <SEGGER_SYSVIEW_OnTaskStartExec+0x50>
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	b2da      	uxtb	r2, r3
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	1c59      	adds	r1, r3, #1
 8005130:	61f9      	str	r1, [r7, #28]
 8005132:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	09db      	lsrs	r3, r3, #7
 800513e:	61bb      	str	r3, [r7, #24]
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b7f      	cmp	r3, #127	; 0x7f
 8005144:	d8f0      	bhi.n	8005128 <SEGGER_SYSVIEW_OnTaskStartExec+0x38>
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	61fa      	str	r2, [r7, #28]
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	b2d2      	uxtb	r2, r2
 8005150:	701a      	strb	r2, [r3, #0]
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005156:	2204      	movs	r2, #4
 8005158:	68f9      	ldr	r1, [r7, #12]
 800515a:	6938      	ldr	r0, [r7, #16]
 800515c:	f7ff f9c0 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	f383 8811 	msr	BASEPRI, r3
}
 8005166:	bf00      	nop
 8005168:	3720      	adds	r7, #32
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	2001550c 	.word	0x2001550c
 8005174:	200154dc 	.word	0x200154dc

08005178 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005180:	f3ef 8311 	mrs	r3, BASEPRI
 8005184:	f04f 0120 	mov.w	r1, #32
 8005188:	f381 8811 	msr	BASEPRI, r1
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	481a      	ldr	r0, [pc, #104]	; (80051f8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005190:	f7ff f8cd 	bl	800432e <_PreparePacket>
 8005194:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800519a:	4b18      	ldr	r3, [pc, #96]	; (80051fc <SEGGER_SYSVIEW_OnTaskStartReady+0x84>)
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	089b      	lsrs	r3, r3, #2
 80051a4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	61fb      	str	r3, [r7, #28]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	61bb      	str	r3, [r7, #24]
 80051ae:	e00b      	b.n	80051c8 <SEGGER_SYSVIEW_OnTaskStartReady+0x50>
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	1c59      	adds	r1, r3, #1
 80051b8:	61f9      	str	r1, [r7, #28]
 80051ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	701a      	strb	r2, [r3, #0]
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	09db      	lsrs	r3, r3, #7
 80051c6:	61bb      	str	r3, [r7, #24]
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2b7f      	cmp	r3, #127	; 0x7f
 80051cc:	d8f0      	bhi.n	80051b0 <SEGGER_SYSVIEW_OnTaskStartReady+0x38>
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	61fa      	str	r2, [r7, #28]
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80051de:	2206      	movs	r2, #6
 80051e0:	68f9      	ldr	r1, [r7, #12]
 80051e2:	6938      	ldr	r0, [r7, #16]
 80051e4:	f7ff f97c 	bl	80044e0 <_SendPacket>
  RECORD_END();
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f383 8811 	msr	BASEPRI, r3
}
 80051ee:	bf00      	nop
 80051f0:	3720      	adds	r7, #32
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	2001550c 	.word	0x2001550c
 80051fc:	200154dc 	.word	0x200154dc

08005200 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005200:	b580      	push	{r7, lr}
 8005202:	b08a      	sub	sp, #40	; 0x28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800520a:	f3ef 8311 	mrs	r3, BASEPRI
 800520e:	f04f 0120 	mov.w	r1, #32
 8005212:	f381 8811 	msr	BASEPRI, r1
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	4827      	ldr	r0, [pc, #156]	; (80052b8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800521a:	f7ff f888 	bl	800432e <_PreparePacket>
 800521e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005224:	4b25      	ldr	r3, [pc, #148]	; (80052bc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	089b      	lsrs	r3, r3, #2
 800522e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	627b      	str	r3, [r7, #36]	; 0x24
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	623b      	str	r3, [r7, #32]
 8005238:	e00b      	b.n	8005252 <SEGGER_SYSVIEW_OnTaskStopReady+0x52>
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	b2da      	uxtb	r2, r3
 800523e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005240:	1c59      	adds	r1, r3, #1
 8005242:	6279      	str	r1, [r7, #36]	; 0x24
 8005244:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	701a      	strb	r2, [r3, #0]
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	09db      	lsrs	r3, r3, #7
 8005250:	623b      	str	r3, [r7, #32]
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	2b7f      	cmp	r3, #127	; 0x7f
 8005256:	d8f0      	bhi.n	800523a <SEGGER_SYSVIEW_OnTaskStopReady+0x3a>
 8005258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	627a      	str	r2, [r7, #36]	; 0x24
 800525e:	6a3a      	ldr	r2, [r7, #32]
 8005260:	b2d2      	uxtb	r2, r2
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	61fb      	str	r3, [r7, #28]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	61bb      	str	r3, [r7, #24]
 8005270:	e00b      	b.n	800528a <SEGGER_SYSVIEW_OnTaskStopReady+0x8a>
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	b2da      	uxtb	r2, r3
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	1c59      	adds	r1, r3, #1
 800527a:	61f9      	str	r1, [r7, #28]
 800527c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005280:	b2d2      	uxtb	r2, r2
 8005282:	701a      	strb	r2, [r3, #0]
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	09db      	lsrs	r3, r3, #7
 8005288:	61bb      	str	r3, [r7, #24]
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	2b7f      	cmp	r3, #127	; 0x7f
 800528e:	d8f0      	bhi.n	8005272 <SEGGER_SYSVIEW_OnTaskStopReady+0x72>
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	61fa      	str	r2, [r7, #28]
 8005296:	69ba      	ldr	r2, [r7, #24]
 8005298:	b2d2      	uxtb	r2, r2
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80052a0:	2207      	movs	r2, #7
 80052a2:	68f9      	ldr	r1, [r7, #12]
 80052a4:	6938      	ldr	r0, [r7, #16]
 80052a6:	f7ff f91b 	bl	80044e0 <_SendPacket>
  RECORD_END();
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f383 8811 	msr	BASEPRI, r3
}
 80052b0:	bf00      	nop
 80052b2:	3728      	adds	r7, #40	; 0x28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	2001550c 	.word	0x2001550c
 80052bc:	200154dc 	.word	0x200154dc

080052c0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80052c8:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <SEGGER_SYSVIEW_ShrinkId+0x20>)
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	089b      	lsrs	r3, r3, #2
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	200154dc 	.word	0x200154dc

080052e4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	; 0x30
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	4603      	mov	r3, r0
 80052ec:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80052ee:	4b3b      	ldr	r3, [pc, #236]	; (80053dc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d06d      	beq.n	80053d2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80052f6:	4b39      	ldr	r3, [pc, #228]	; (80053dc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80052fc:	2300      	movs	r3, #0
 80052fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8005300:	e008      	b.n	8005314 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800530a:	2b00      	cmp	r3, #0
 800530c:	d007      	beq.n	800531e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800530e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005310:	3301      	adds	r3, #1
 8005312:	62bb      	str	r3, [r7, #40]	; 0x28
 8005314:	79fb      	ldrb	r3, [r7, #7]
 8005316:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005318:	429a      	cmp	r2, r3
 800531a:	d3f2      	bcc.n	8005302 <SEGGER_SYSVIEW_SendModule+0x1e>
 800531c:	e000      	b.n	8005320 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800531e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005322:	2b00      	cmp	r3, #0
 8005324:	d055      	beq.n	80053d2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005326:	f3ef 8311 	mrs	r3, BASEPRI
 800532a:	f04f 0120 	mov.w	r1, #32
 800532e:	f381 8811 	msr	BASEPRI, r1
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	482a      	ldr	r0, [pc, #168]	; (80053e0 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005336:	f7fe fffa 	bl	800432e <_PreparePacket>
 800533a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	627b      	str	r3, [r7, #36]	; 0x24
 8005344:	79fb      	ldrb	r3, [r7, #7]
 8005346:	623b      	str	r3, [r7, #32]
 8005348:	e00b      	b.n	8005362 <SEGGER_SYSVIEW_SendModule+0x7e>
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	b2da      	uxtb	r2, r3
 800534e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005350:	1c59      	adds	r1, r3, #1
 8005352:	6279      	str	r1, [r7, #36]	; 0x24
 8005354:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	701a      	strb	r2, [r3, #0]
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	09db      	lsrs	r3, r3, #7
 8005360:	623b      	str	r3, [r7, #32]
 8005362:	6a3b      	ldr	r3, [r7, #32]
 8005364:	2b7f      	cmp	r3, #127	; 0x7f
 8005366:	d8f0      	bhi.n	800534a <SEGGER_SYSVIEW_SendModule+0x66>
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536a:	1c5a      	adds	r2, r3, #1
 800536c:	627a      	str	r2, [r7, #36]	; 0x24
 800536e:	6a3a      	ldr	r2, [r7, #32]
 8005370:	b2d2      	uxtb	r2, r2
 8005372:	701a      	strb	r2, [r3, #0]
 8005374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005376:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	61fb      	str	r3, [r7, #28]
 800537c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	61bb      	str	r3, [r7, #24]
 8005382:	e00b      	b.n	800539c <SEGGER_SYSVIEW_SendModule+0xb8>
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	b2da      	uxtb	r2, r3
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	1c59      	adds	r1, r3, #1
 800538c:	61f9      	str	r1, [r7, #28]
 800538e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	09db      	lsrs	r3, r3, #7
 800539a:	61bb      	str	r3, [r7, #24]
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	2b7f      	cmp	r3, #127	; 0x7f
 80053a0:	d8f0      	bhi.n	8005384 <SEGGER_SYSVIEW_SendModule+0xa0>
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	61fa      	str	r2, [r7, #28]
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80053b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2280      	movs	r2, #128	; 0x80
 80053b8:	4619      	mov	r1, r3
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7fe ff6a 	bl	8004294 <_EncodeStr>
 80053c0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80053c2:	2216      	movs	r2, #22
 80053c4:	68f9      	ldr	r1, [r7, #12]
 80053c6:	6938      	ldr	r0, [r7, #16]
 80053c8:	f7ff f88a 	bl	80044e0 <_SendPacket>
      RECORD_END();
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80053d2:	bf00      	nop
 80053d4:	3730      	adds	r7, #48	; 0x30
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	20015504 	.word	0x20015504
 80053e0:	2001550c 	.word	0x2001550c

080053e4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80053ea:	4b0c      	ldr	r3, [pc, #48]	; (800541c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00f      	beq.n	8005412 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80053f2:	4b0a      	ldr	r3, [pc, #40]	; (800541c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d002      	beq.n	8005406 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1f2      	bne.n	80053f8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005412:	bf00      	nop
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	20015504 	.word	0x20015504

08005420 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005426:	f3ef 8311 	mrs	r3, BASEPRI
 800542a:	f04f 0120 	mov.w	r1, #32
 800542e:	f381 8811 	msr	BASEPRI, r1
 8005432:	60fb      	str	r3, [r7, #12]
 8005434:	4817      	ldr	r0, [pc, #92]	; (8005494 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005436:	f7fe ff7a 	bl	800432e <_PreparePacket>
 800543a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	4b14      	ldr	r3, [pc, #80]	; (8005498 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	613b      	str	r3, [r7, #16]
 800544a:	e00b      	b.n	8005464 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	b2da      	uxtb	r2, r3
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	1c59      	adds	r1, r3, #1
 8005454:	6179      	str	r1, [r7, #20]
 8005456:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	701a      	strb	r2, [r3, #0]
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	09db      	lsrs	r3, r3, #7
 8005462:	613b      	str	r3, [r7, #16]
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	2b7f      	cmp	r3, #127	; 0x7f
 8005468:	d8f0      	bhi.n	800544c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	617a      	str	r2, [r7, #20]
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	701a      	strb	r2, [r3, #0]
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800547a:	221b      	movs	r2, #27
 800547c:	6879      	ldr	r1, [r7, #4]
 800547e:	68b8      	ldr	r0, [r7, #8]
 8005480:	f7ff f82e 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f383 8811 	msr	BASEPRI, r3
}
 800548a:	bf00      	nop
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	2001550c 	.word	0x2001550c
 8005498:	20015508 	.word	0x20015508

0800549c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800549c:	b580      	push	{r7, lr}
 800549e:	b08a      	sub	sp, #40	; 0x28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80054a4:	f3ef 8311 	mrs	r3, BASEPRI
 80054a8:	f04f 0120 	mov.w	r1, #32
 80054ac:	f381 8811 	msr	BASEPRI, r1
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	4827      	ldr	r0, [pc, #156]	; (8005550 <SEGGER_SYSVIEW_Warn+0xb4>)
 80054b4:	f7fe ff3b 	bl	800432e <_PreparePacket>
 80054b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80054ba:	2280      	movs	r2, #128	; 0x80
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	6938      	ldr	r0, [r7, #16]
 80054c0:	f7fe fee8 	bl	8004294 <_EncodeStr>
 80054c4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	627b      	str	r3, [r7, #36]	; 0x24
 80054ca:	2301      	movs	r3, #1
 80054cc:	623b      	str	r3, [r7, #32]
 80054ce:	e00b      	b.n	80054e8 <SEGGER_SYSVIEW_Warn+0x4c>
 80054d0:	6a3b      	ldr	r3, [r7, #32]
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	1c59      	adds	r1, r3, #1
 80054d8:	6279      	str	r1, [r7, #36]	; 0x24
 80054da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054de:	b2d2      	uxtb	r2, r2
 80054e0:	701a      	strb	r2, [r3, #0]
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	09db      	lsrs	r3, r3, #7
 80054e6:	623b      	str	r3, [r7, #32]
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	2b7f      	cmp	r3, #127	; 0x7f
 80054ec:	d8f0      	bhi.n	80054d0 <SEGGER_SYSVIEW_Warn+0x34>
 80054ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	627a      	str	r2, [r7, #36]	; 0x24
 80054f4:	6a3a      	ldr	r2, [r7, #32]
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	61fb      	str	r3, [r7, #28]
 8005502:	2300      	movs	r3, #0
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	e00b      	b.n	8005520 <SEGGER_SYSVIEW_Warn+0x84>
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	b2da      	uxtb	r2, r3
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	1c59      	adds	r1, r3, #1
 8005510:	61f9      	str	r1, [r7, #28]
 8005512:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	701a      	strb	r2, [r3, #0]
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	09db      	lsrs	r3, r3, #7
 800551e:	61bb      	str	r3, [r7, #24]
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	2b7f      	cmp	r3, #127	; 0x7f
 8005524:	d8f0      	bhi.n	8005508 <SEGGER_SYSVIEW_Warn+0x6c>
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	1c5a      	adds	r2, r3, #1
 800552a:	61fa      	str	r2, [r7, #28]
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	b2d2      	uxtb	r2, r2
 8005530:	701a      	strb	r2, [r3, #0]
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005536:	221a      	movs	r2, #26
 8005538:	68f9      	ldr	r1, [r7, #12]
 800553a:	6938      	ldr	r0, [r7, #16]
 800553c:	f7fe ffd0 	bl	80044e0 <_SendPacket>
  RECORD_END();
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f383 8811 	msr	BASEPRI, r3
}
 8005546:	bf00      	nop
 8005548:	3728      	adds	r7, #40	; 0x28
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	2001550c 	.word	0x2001550c

08005554 <__errno>:
 8005554:	4b01      	ldr	r3, [pc, #4]	; (800555c <__errno+0x8>)
 8005556:	6818      	ldr	r0, [r3, #0]
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	20000010 	.word	0x20000010

08005560 <__libc_init_array>:
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	4e0d      	ldr	r6, [pc, #52]	; (8005598 <__libc_init_array+0x38>)
 8005564:	4c0d      	ldr	r4, [pc, #52]	; (800559c <__libc_init_array+0x3c>)
 8005566:	1ba4      	subs	r4, r4, r6
 8005568:	10a4      	asrs	r4, r4, #2
 800556a:	2500      	movs	r5, #0
 800556c:	42a5      	cmp	r5, r4
 800556e:	d109      	bne.n	8005584 <__libc_init_array+0x24>
 8005570:	4e0b      	ldr	r6, [pc, #44]	; (80055a0 <__libc_init_array+0x40>)
 8005572:	4c0c      	ldr	r4, [pc, #48]	; (80055a4 <__libc_init_array+0x44>)
 8005574:	f000 fc36 	bl	8005de4 <_init>
 8005578:	1ba4      	subs	r4, r4, r6
 800557a:	10a4      	asrs	r4, r4, #2
 800557c:	2500      	movs	r5, #0
 800557e:	42a5      	cmp	r5, r4
 8005580:	d105      	bne.n	800558e <__libc_init_array+0x2e>
 8005582:	bd70      	pop	{r4, r5, r6, pc}
 8005584:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005588:	4798      	blx	r3
 800558a:	3501      	adds	r5, #1
 800558c:	e7ee      	b.n	800556c <__libc_init_array+0xc>
 800558e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005592:	4798      	blx	r3
 8005594:	3501      	adds	r5, #1
 8005596:	e7f2      	b.n	800557e <__libc_init_array+0x1e>
 8005598:	08005f74 	.word	0x08005f74
 800559c:	08005f74 	.word	0x08005f74
 80055a0:	08005f74 	.word	0x08005f74
 80055a4:	08005f78 	.word	0x08005f78

080055a8 <memcmp>:
 80055a8:	b530      	push	{r4, r5, lr}
 80055aa:	2400      	movs	r4, #0
 80055ac:	42a2      	cmp	r2, r4
 80055ae:	d101      	bne.n	80055b4 <memcmp+0xc>
 80055b0:	2000      	movs	r0, #0
 80055b2:	e007      	b.n	80055c4 <memcmp+0x1c>
 80055b4:	5d03      	ldrb	r3, [r0, r4]
 80055b6:	3401      	adds	r4, #1
 80055b8:	190d      	adds	r5, r1, r4
 80055ba:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80055be:	42ab      	cmp	r3, r5
 80055c0:	d0f4      	beq.n	80055ac <memcmp+0x4>
 80055c2:	1b58      	subs	r0, r3, r5
 80055c4:	bd30      	pop	{r4, r5, pc}

080055c6 <memcpy>:
 80055c6:	b510      	push	{r4, lr}
 80055c8:	1e43      	subs	r3, r0, #1
 80055ca:	440a      	add	r2, r1
 80055cc:	4291      	cmp	r1, r2
 80055ce:	d100      	bne.n	80055d2 <memcpy+0xc>
 80055d0:	bd10      	pop	{r4, pc}
 80055d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055da:	e7f7      	b.n	80055cc <memcpy+0x6>

080055dc <memset>:
 80055dc:	4402      	add	r2, r0
 80055de:	4603      	mov	r3, r0
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d100      	bne.n	80055e6 <memset+0xa>
 80055e4:	4770      	bx	lr
 80055e6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ea:	e7f9      	b.n	80055e0 <memset+0x4>

080055ec <siprintf>:
 80055ec:	b40e      	push	{r1, r2, r3}
 80055ee:	b500      	push	{lr}
 80055f0:	b09c      	sub	sp, #112	; 0x70
 80055f2:	ab1d      	add	r3, sp, #116	; 0x74
 80055f4:	9002      	str	r0, [sp, #8]
 80055f6:	9006      	str	r0, [sp, #24]
 80055f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80055fc:	4809      	ldr	r0, [pc, #36]	; (8005624 <siprintf+0x38>)
 80055fe:	9107      	str	r1, [sp, #28]
 8005600:	9104      	str	r1, [sp, #16]
 8005602:	4909      	ldr	r1, [pc, #36]	; (8005628 <siprintf+0x3c>)
 8005604:	f853 2b04 	ldr.w	r2, [r3], #4
 8005608:	9105      	str	r1, [sp, #20]
 800560a:	6800      	ldr	r0, [r0, #0]
 800560c:	9301      	str	r3, [sp, #4]
 800560e:	a902      	add	r1, sp, #8
 8005610:	f000 f866 	bl	80056e0 <_svfiprintf_r>
 8005614:	9b02      	ldr	r3, [sp, #8]
 8005616:	2200      	movs	r2, #0
 8005618:	701a      	strb	r2, [r3, #0]
 800561a:	b01c      	add	sp, #112	; 0x70
 800561c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005620:	b003      	add	sp, #12
 8005622:	4770      	bx	lr
 8005624:	20000010 	.word	0x20000010
 8005628:	ffff0208 	.word	0xffff0208

0800562c <__ssputs_r>:
 800562c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005630:	688e      	ldr	r6, [r1, #8]
 8005632:	429e      	cmp	r6, r3
 8005634:	4682      	mov	sl, r0
 8005636:	460c      	mov	r4, r1
 8005638:	4690      	mov	r8, r2
 800563a:	4699      	mov	r9, r3
 800563c:	d837      	bhi.n	80056ae <__ssputs_r+0x82>
 800563e:	898a      	ldrh	r2, [r1, #12]
 8005640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005644:	d031      	beq.n	80056aa <__ssputs_r+0x7e>
 8005646:	6825      	ldr	r5, [r4, #0]
 8005648:	6909      	ldr	r1, [r1, #16]
 800564a:	1a6f      	subs	r7, r5, r1
 800564c:	6965      	ldr	r5, [r4, #20]
 800564e:	2302      	movs	r3, #2
 8005650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005654:	fb95 f5f3 	sdiv	r5, r5, r3
 8005658:	f109 0301 	add.w	r3, r9, #1
 800565c:	443b      	add	r3, r7
 800565e:	429d      	cmp	r5, r3
 8005660:	bf38      	it	cc
 8005662:	461d      	movcc	r5, r3
 8005664:	0553      	lsls	r3, r2, #21
 8005666:	d530      	bpl.n	80056ca <__ssputs_r+0x9e>
 8005668:	4629      	mov	r1, r5
 800566a:	f000 fb21 	bl	8005cb0 <_malloc_r>
 800566e:	4606      	mov	r6, r0
 8005670:	b950      	cbnz	r0, 8005688 <__ssputs_r+0x5c>
 8005672:	230c      	movs	r3, #12
 8005674:	f8ca 3000 	str.w	r3, [sl]
 8005678:	89a3      	ldrh	r3, [r4, #12]
 800567a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800567e:	81a3      	strh	r3, [r4, #12]
 8005680:	f04f 30ff 	mov.w	r0, #4294967295
 8005684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005688:	463a      	mov	r2, r7
 800568a:	6921      	ldr	r1, [r4, #16]
 800568c:	f7ff ff9b 	bl	80055c6 <memcpy>
 8005690:	89a3      	ldrh	r3, [r4, #12]
 8005692:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800569a:	81a3      	strh	r3, [r4, #12]
 800569c:	6126      	str	r6, [r4, #16]
 800569e:	6165      	str	r5, [r4, #20]
 80056a0:	443e      	add	r6, r7
 80056a2:	1bed      	subs	r5, r5, r7
 80056a4:	6026      	str	r6, [r4, #0]
 80056a6:	60a5      	str	r5, [r4, #8]
 80056a8:	464e      	mov	r6, r9
 80056aa:	454e      	cmp	r6, r9
 80056ac:	d900      	bls.n	80056b0 <__ssputs_r+0x84>
 80056ae:	464e      	mov	r6, r9
 80056b0:	4632      	mov	r2, r6
 80056b2:	4641      	mov	r1, r8
 80056b4:	6820      	ldr	r0, [r4, #0]
 80056b6:	f000 fa93 	bl	8005be0 <memmove>
 80056ba:	68a3      	ldr	r3, [r4, #8]
 80056bc:	1b9b      	subs	r3, r3, r6
 80056be:	60a3      	str	r3, [r4, #8]
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	441e      	add	r6, r3
 80056c4:	6026      	str	r6, [r4, #0]
 80056c6:	2000      	movs	r0, #0
 80056c8:	e7dc      	b.n	8005684 <__ssputs_r+0x58>
 80056ca:	462a      	mov	r2, r5
 80056cc:	f000 fb4a 	bl	8005d64 <_realloc_r>
 80056d0:	4606      	mov	r6, r0
 80056d2:	2800      	cmp	r0, #0
 80056d4:	d1e2      	bne.n	800569c <__ssputs_r+0x70>
 80056d6:	6921      	ldr	r1, [r4, #16]
 80056d8:	4650      	mov	r0, sl
 80056da:	f000 fa9b 	bl	8005c14 <_free_r>
 80056de:	e7c8      	b.n	8005672 <__ssputs_r+0x46>

080056e0 <_svfiprintf_r>:
 80056e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e4:	461d      	mov	r5, r3
 80056e6:	898b      	ldrh	r3, [r1, #12]
 80056e8:	061f      	lsls	r7, r3, #24
 80056ea:	b09d      	sub	sp, #116	; 0x74
 80056ec:	4680      	mov	r8, r0
 80056ee:	460c      	mov	r4, r1
 80056f0:	4616      	mov	r6, r2
 80056f2:	d50f      	bpl.n	8005714 <_svfiprintf_r+0x34>
 80056f4:	690b      	ldr	r3, [r1, #16]
 80056f6:	b96b      	cbnz	r3, 8005714 <_svfiprintf_r+0x34>
 80056f8:	2140      	movs	r1, #64	; 0x40
 80056fa:	f000 fad9 	bl	8005cb0 <_malloc_r>
 80056fe:	6020      	str	r0, [r4, #0]
 8005700:	6120      	str	r0, [r4, #16]
 8005702:	b928      	cbnz	r0, 8005710 <_svfiprintf_r+0x30>
 8005704:	230c      	movs	r3, #12
 8005706:	f8c8 3000 	str.w	r3, [r8]
 800570a:	f04f 30ff 	mov.w	r0, #4294967295
 800570e:	e0c8      	b.n	80058a2 <_svfiprintf_r+0x1c2>
 8005710:	2340      	movs	r3, #64	; 0x40
 8005712:	6163      	str	r3, [r4, #20]
 8005714:	2300      	movs	r3, #0
 8005716:	9309      	str	r3, [sp, #36]	; 0x24
 8005718:	2320      	movs	r3, #32
 800571a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800571e:	2330      	movs	r3, #48	; 0x30
 8005720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005724:	9503      	str	r5, [sp, #12]
 8005726:	f04f 0b01 	mov.w	fp, #1
 800572a:	4637      	mov	r7, r6
 800572c:	463d      	mov	r5, r7
 800572e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005732:	b10b      	cbz	r3, 8005738 <_svfiprintf_r+0x58>
 8005734:	2b25      	cmp	r3, #37	; 0x25
 8005736:	d13e      	bne.n	80057b6 <_svfiprintf_r+0xd6>
 8005738:	ebb7 0a06 	subs.w	sl, r7, r6
 800573c:	d00b      	beq.n	8005756 <_svfiprintf_r+0x76>
 800573e:	4653      	mov	r3, sl
 8005740:	4632      	mov	r2, r6
 8005742:	4621      	mov	r1, r4
 8005744:	4640      	mov	r0, r8
 8005746:	f7ff ff71 	bl	800562c <__ssputs_r>
 800574a:	3001      	adds	r0, #1
 800574c:	f000 80a4 	beq.w	8005898 <_svfiprintf_r+0x1b8>
 8005750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005752:	4453      	add	r3, sl
 8005754:	9309      	str	r3, [sp, #36]	; 0x24
 8005756:	783b      	ldrb	r3, [r7, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	f000 809d 	beq.w	8005898 <_svfiprintf_r+0x1b8>
 800575e:	2300      	movs	r3, #0
 8005760:	f04f 32ff 	mov.w	r2, #4294967295
 8005764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005768:	9304      	str	r3, [sp, #16]
 800576a:	9307      	str	r3, [sp, #28]
 800576c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005770:	931a      	str	r3, [sp, #104]	; 0x68
 8005772:	462f      	mov	r7, r5
 8005774:	2205      	movs	r2, #5
 8005776:	f817 1b01 	ldrb.w	r1, [r7], #1
 800577a:	4850      	ldr	r0, [pc, #320]	; (80058bc <_svfiprintf_r+0x1dc>)
 800577c:	f7fa fd88 	bl	8000290 <memchr>
 8005780:	9b04      	ldr	r3, [sp, #16]
 8005782:	b9d0      	cbnz	r0, 80057ba <_svfiprintf_r+0xda>
 8005784:	06d9      	lsls	r1, r3, #27
 8005786:	bf44      	itt	mi
 8005788:	2220      	movmi	r2, #32
 800578a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800578e:	071a      	lsls	r2, r3, #28
 8005790:	bf44      	itt	mi
 8005792:	222b      	movmi	r2, #43	; 0x2b
 8005794:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005798:	782a      	ldrb	r2, [r5, #0]
 800579a:	2a2a      	cmp	r2, #42	; 0x2a
 800579c:	d015      	beq.n	80057ca <_svfiprintf_r+0xea>
 800579e:	9a07      	ldr	r2, [sp, #28]
 80057a0:	462f      	mov	r7, r5
 80057a2:	2000      	movs	r0, #0
 80057a4:	250a      	movs	r5, #10
 80057a6:	4639      	mov	r1, r7
 80057a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057ac:	3b30      	subs	r3, #48	; 0x30
 80057ae:	2b09      	cmp	r3, #9
 80057b0:	d94d      	bls.n	800584e <_svfiprintf_r+0x16e>
 80057b2:	b1b8      	cbz	r0, 80057e4 <_svfiprintf_r+0x104>
 80057b4:	e00f      	b.n	80057d6 <_svfiprintf_r+0xf6>
 80057b6:	462f      	mov	r7, r5
 80057b8:	e7b8      	b.n	800572c <_svfiprintf_r+0x4c>
 80057ba:	4a40      	ldr	r2, [pc, #256]	; (80058bc <_svfiprintf_r+0x1dc>)
 80057bc:	1a80      	subs	r0, r0, r2
 80057be:	fa0b f000 	lsl.w	r0, fp, r0
 80057c2:	4318      	orrs	r0, r3
 80057c4:	9004      	str	r0, [sp, #16]
 80057c6:	463d      	mov	r5, r7
 80057c8:	e7d3      	b.n	8005772 <_svfiprintf_r+0x92>
 80057ca:	9a03      	ldr	r2, [sp, #12]
 80057cc:	1d11      	adds	r1, r2, #4
 80057ce:	6812      	ldr	r2, [r2, #0]
 80057d0:	9103      	str	r1, [sp, #12]
 80057d2:	2a00      	cmp	r2, #0
 80057d4:	db01      	blt.n	80057da <_svfiprintf_r+0xfa>
 80057d6:	9207      	str	r2, [sp, #28]
 80057d8:	e004      	b.n	80057e4 <_svfiprintf_r+0x104>
 80057da:	4252      	negs	r2, r2
 80057dc:	f043 0302 	orr.w	r3, r3, #2
 80057e0:	9207      	str	r2, [sp, #28]
 80057e2:	9304      	str	r3, [sp, #16]
 80057e4:	783b      	ldrb	r3, [r7, #0]
 80057e6:	2b2e      	cmp	r3, #46	; 0x2e
 80057e8:	d10c      	bne.n	8005804 <_svfiprintf_r+0x124>
 80057ea:	787b      	ldrb	r3, [r7, #1]
 80057ec:	2b2a      	cmp	r3, #42	; 0x2a
 80057ee:	d133      	bne.n	8005858 <_svfiprintf_r+0x178>
 80057f0:	9b03      	ldr	r3, [sp, #12]
 80057f2:	1d1a      	adds	r2, r3, #4
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	9203      	str	r2, [sp, #12]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	bfb8      	it	lt
 80057fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8005800:	3702      	adds	r7, #2
 8005802:	9305      	str	r3, [sp, #20]
 8005804:	4d2e      	ldr	r5, [pc, #184]	; (80058c0 <_svfiprintf_r+0x1e0>)
 8005806:	7839      	ldrb	r1, [r7, #0]
 8005808:	2203      	movs	r2, #3
 800580a:	4628      	mov	r0, r5
 800580c:	f7fa fd40 	bl	8000290 <memchr>
 8005810:	b138      	cbz	r0, 8005822 <_svfiprintf_r+0x142>
 8005812:	2340      	movs	r3, #64	; 0x40
 8005814:	1b40      	subs	r0, r0, r5
 8005816:	fa03 f000 	lsl.w	r0, r3, r0
 800581a:	9b04      	ldr	r3, [sp, #16]
 800581c:	4303      	orrs	r3, r0
 800581e:	3701      	adds	r7, #1
 8005820:	9304      	str	r3, [sp, #16]
 8005822:	7839      	ldrb	r1, [r7, #0]
 8005824:	4827      	ldr	r0, [pc, #156]	; (80058c4 <_svfiprintf_r+0x1e4>)
 8005826:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800582a:	2206      	movs	r2, #6
 800582c:	1c7e      	adds	r6, r7, #1
 800582e:	f7fa fd2f 	bl	8000290 <memchr>
 8005832:	2800      	cmp	r0, #0
 8005834:	d038      	beq.n	80058a8 <_svfiprintf_r+0x1c8>
 8005836:	4b24      	ldr	r3, [pc, #144]	; (80058c8 <_svfiprintf_r+0x1e8>)
 8005838:	bb13      	cbnz	r3, 8005880 <_svfiprintf_r+0x1a0>
 800583a:	9b03      	ldr	r3, [sp, #12]
 800583c:	3307      	adds	r3, #7
 800583e:	f023 0307 	bic.w	r3, r3, #7
 8005842:	3308      	adds	r3, #8
 8005844:	9303      	str	r3, [sp, #12]
 8005846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005848:	444b      	add	r3, r9
 800584a:	9309      	str	r3, [sp, #36]	; 0x24
 800584c:	e76d      	b.n	800572a <_svfiprintf_r+0x4a>
 800584e:	fb05 3202 	mla	r2, r5, r2, r3
 8005852:	2001      	movs	r0, #1
 8005854:	460f      	mov	r7, r1
 8005856:	e7a6      	b.n	80057a6 <_svfiprintf_r+0xc6>
 8005858:	2300      	movs	r3, #0
 800585a:	3701      	adds	r7, #1
 800585c:	9305      	str	r3, [sp, #20]
 800585e:	4619      	mov	r1, r3
 8005860:	250a      	movs	r5, #10
 8005862:	4638      	mov	r0, r7
 8005864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005868:	3a30      	subs	r2, #48	; 0x30
 800586a:	2a09      	cmp	r2, #9
 800586c:	d903      	bls.n	8005876 <_svfiprintf_r+0x196>
 800586e:	2b00      	cmp	r3, #0
 8005870:	d0c8      	beq.n	8005804 <_svfiprintf_r+0x124>
 8005872:	9105      	str	r1, [sp, #20]
 8005874:	e7c6      	b.n	8005804 <_svfiprintf_r+0x124>
 8005876:	fb05 2101 	mla	r1, r5, r1, r2
 800587a:	2301      	movs	r3, #1
 800587c:	4607      	mov	r7, r0
 800587e:	e7f0      	b.n	8005862 <_svfiprintf_r+0x182>
 8005880:	ab03      	add	r3, sp, #12
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	4622      	mov	r2, r4
 8005886:	4b11      	ldr	r3, [pc, #68]	; (80058cc <_svfiprintf_r+0x1ec>)
 8005888:	a904      	add	r1, sp, #16
 800588a:	4640      	mov	r0, r8
 800588c:	f3af 8000 	nop.w
 8005890:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005894:	4681      	mov	r9, r0
 8005896:	d1d6      	bne.n	8005846 <_svfiprintf_r+0x166>
 8005898:	89a3      	ldrh	r3, [r4, #12]
 800589a:	065b      	lsls	r3, r3, #25
 800589c:	f53f af35 	bmi.w	800570a <_svfiprintf_r+0x2a>
 80058a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058a2:	b01d      	add	sp, #116	; 0x74
 80058a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058a8:	ab03      	add	r3, sp, #12
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	4622      	mov	r2, r4
 80058ae:	4b07      	ldr	r3, [pc, #28]	; (80058cc <_svfiprintf_r+0x1ec>)
 80058b0:	a904      	add	r1, sp, #16
 80058b2:	4640      	mov	r0, r8
 80058b4:	f000 f882 	bl	80059bc <_printf_i>
 80058b8:	e7ea      	b.n	8005890 <_svfiprintf_r+0x1b0>
 80058ba:	bf00      	nop
 80058bc:	08005f36 	.word	0x08005f36
 80058c0:	08005f3c 	.word	0x08005f3c
 80058c4:	08005f40 	.word	0x08005f40
 80058c8:	00000000 	.word	0x00000000
 80058cc:	0800562d 	.word	0x0800562d

080058d0 <_printf_common>:
 80058d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058d4:	4691      	mov	r9, r2
 80058d6:	461f      	mov	r7, r3
 80058d8:	688a      	ldr	r2, [r1, #8]
 80058da:	690b      	ldr	r3, [r1, #16]
 80058dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058e0:	4293      	cmp	r3, r2
 80058e2:	bfb8      	it	lt
 80058e4:	4613      	movlt	r3, r2
 80058e6:	f8c9 3000 	str.w	r3, [r9]
 80058ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058ee:	4606      	mov	r6, r0
 80058f0:	460c      	mov	r4, r1
 80058f2:	b112      	cbz	r2, 80058fa <_printf_common+0x2a>
 80058f4:	3301      	adds	r3, #1
 80058f6:	f8c9 3000 	str.w	r3, [r9]
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	0699      	lsls	r1, r3, #26
 80058fe:	bf42      	ittt	mi
 8005900:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005904:	3302      	addmi	r3, #2
 8005906:	f8c9 3000 	strmi.w	r3, [r9]
 800590a:	6825      	ldr	r5, [r4, #0]
 800590c:	f015 0506 	ands.w	r5, r5, #6
 8005910:	d107      	bne.n	8005922 <_printf_common+0x52>
 8005912:	f104 0a19 	add.w	sl, r4, #25
 8005916:	68e3      	ldr	r3, [r4, #12]
 8005918:	f8d9 2000 	ldr.w	r2, [r9]
 800591c:	1a9b      	subs	r3, r3, r2
 800591e:	42ab      	cmp	r3, r5
 8005920:	dc28      	bgt.n	8005974 <_printf_common+0xa4>
 8005922:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005926:	6822      	ldr	r2, [r4, #0]
 8005928:	3300      	adds	r3, #0
 800592a:	bf18      	it	ne
 800592c:	2301      	movne	r3, #1
 800592e:	0692      	lsls	r2, r2, #26
 8005930:	d42d      	bmi.n	800598e <_printf_common+0xbe>
 8005932:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005936:	4639      	mov	r1, r7
 8005938:	4630      	mov	r0, r6
 800593a:	47c0      	blx	r8
 800593c:	3001      	adds	r0, #1
 800593e:	d020      	beq.n	8005982 <_printf_common+0xb2>
 8005940:	6823      	ldr	r3, [r4, #0]
 8005942:	68e5      	ldr	r5, [r4, #12]
 8005944:	f8d9 2000 	ldr.w	r2, [r9]
 8005948:	f003 0306 	and.w	r3, r3, #6
 800594c:	2b04      	cmp	r3, #4
 800594e:	bf08      	it	eq
 8005950:	1aad      	subeq	r5, r5, r2
 8005952:	68a3      	ldr	r3, [r4, #8]
 8005954:	6922      	ldr	r2, [r4, #16]
 8005956:	bf0c      	ite	eq
 8005958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800595c:	2500      	movne	r5, #0
 800595e:	4293      	cmp	r3, r2
 8005960:	bfc4      	itt	gt
 8005962:	1a9b      	subgt	r3, r3, r2
 8005964:	18ed      	addgt	r5, r5, r3
 8005966:	f04f 0900 	mov.w	r9, #0
 800596a:	341a      	adds	r4, #26
 800596c:	454d      	cmp	r5, r9
 800596e:	d11a      	bne.n	80059a6 <_printf_common+0xd6>
 8005970:	2000      	movs	r0, #0
 8005972:	e008      	b.n	8005986 <_printf_common+0xb6>
 8005974:	2301      	movs	r3, #1
 8005976:	4652      	mov	r2, sl
 8005978:	4639      	mov	r1, r7
 800597a:	4630      	mov	r0, r6
 800597c:	47c0      	blx	r8
 800597e:	3001      	adds	r0, #1
 8005980:	d103      	bne.n	800598a <_printf_common+0xba>
 8005982:	f04f 30ff 	mov.w	r0, #4294967295
 8005986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800598a:	3501      	adds	r5, #1
 800598c:	e7c3      	b.n	8005916 <_printf_common+0x46>
 800598e:	18e1      	adds	r1, r4, r3
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	2030      	movs	r0, #48	; 0x30
 8005994:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005998:	4422      	add	r2, r4
 800599a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800599e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80059a2:	3302      	adds	r3, #2
 80059a4:	e7c5      	b.n	8005932 <_printf_common+0x62>
 80059a6:	2301      	movs	r3, #1
 80059a8:	4622      	mov	r2, r4
 80059aa:	4639      	mov	r1, r7
 80059ac:	4630      	mov	r0, r6
 80059ae:	47c0      	blx	r8
 80059b0:	3001      	adds	r0, #1
 80059b2:	d0e6      	beq.n	8005982 <_printf_common+0xb2>
 80059b4:	f109 0901 	add.w	r9, r9, #1
 80059b8:	e7d8      	b.n	800596c <_printf_common+0x9c>
	...

080059bc <_printf_i>:
 80059bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80059c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80059c4:	460c      	mov	r4, r1
 80059c6:	7e09      	ldrb	r1, [r1, #24]
 80059c8:	b085      	sub	sp, #20
 80059ca:	296e      	cmp	r1, #110	; 0x6e
 80059cc:	4617      	mov	r7, r2
 80059ce:	4606      	mov	r6, r0
 80059d0:	4698      	mov	r8, r3
 80059d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059d4:	f000 80b3 	beq.w	8005b3e <_printf_i+0x182>
 80059d8:	d822      	bhi.n	8005a20 <_printf_i+0x64>
 80059da:	2963      	cmp	r1, #99	; 0x63
 80059dc:	d036      	beq.n	8005a4c <_printf_i+0x90>
 80059de:	d80a      	bhi.n	80059f6 <_printf_i+0x3a>
 80059e0:	2900      	cmp	r1, #0
 80059e2:	f000 80b9 	beq.w	8005b58 <_printf_i+0x19c>
 80059e6:	2958      	cmp	r1, #88	; 0x58
 80059e8:	f000 8083 	beq.w	8005af2 <_printf_i+0x136>
 80059ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80059f4:	e032      	b.n	8005a5c <_printf_i+0xa0>
 80059f6:	2964      	cmp	r1, #100	; 0x64
 80059f8:	d001      	beq.n	80059fe <_printf_i+0x42>
 80059fa:	2969      	cmp	r1, #105	; 0x69
 80059fc:	d1f6      	bne.n	80059ec <_printf_i+0x30>
 80059fe:	6820      	ldr	r0, [r4, #0]
 8005a00:	6813      	ldr	r3, [r2, #0]
 8005a02:	0605      	lsls	r5, r0, #24
 8005a04:	f103 0104 	add.w	r1, r3, #4
 8005a08:	d52a      	bpl.n	8005a60 <_printf_i+0xa4>
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6011      	str	r1, [r2, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	da03      	bge.n	8005a1a <_printf_i+0x5e>
 8005a12:	222d      	movs	r2, #45	; 0x2d
 8005a14:	425b      	negs	r3, r3
 8005a16:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005a1a:	486f      	ldr	r0, [pc, #444]	; (8005bd8 <_printf_i+0x21c>)
 8005a1c:	220a      	movs	r2, #10
 8005a1e:	e039      	b.n	8005a94 <_printf_i+0xd8>
 8005a20:	2973      	cmp	r1, #115	; 0x73
 8005a22:	f000 809d 	beq.w	8005b60 <_printf_i+0x1a4>
 8005a26:	d808      	bhi.n	8005a3a <_printf_i+0x7e>
 8005a28:	296f      	cmp	r1, #111	; 0x6f
 8005a2a:	d020      	beq.n	8005a6e <_printf_i+0xb2>
 8005a2c:	2970      	cmp	r1, #112	; 0x70
 8005a2e:	d1dd      	bne.n	80059ec <_printf_i+0x30>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	f043 0320 	orr.w	r3, r3, #32
 8005a36:	6023      	str	r3, [r4, #0]
 8005a38:	e003      	b.n	8005a42 <_printf_i+0x86>
 8005a3a:	2975      	cmp	r1, #117	; 0x75
 8005a3c:	d017      	beq.n	8005a6e <_printf_i+0xb2>
 8005a3e:	2978      	cmp	r1, #120	; 0x78
 8005a40:	d1d4      	bne.n	80059ec <_printf_i+0x30>
 8005a42:	2378      	movs	r3, #120	; 0x78
 8005a44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a48:	4864      	ldr	r0, [pc, #400]	; (8005bdc <_printf_i+0x220>)
 8005a4a:	e055      	b.n	8005af8 <_printf_i+0x13c>
 8005a4c:	6813      	ldr	r3, [r2, #0]
 8005a4e:	1d19      	adds	r1, r3, #4
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6011      	str	r1, [r2, #0]
 8005a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e08c      	b.n	8005b7a <_printf_i+0x1be>
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6011      	str	r1, [r2, #0]
 8005a64:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a68:	bf18      	it	ne
 8005a6a:	b21b      	sxthne	r3, r3
 8005a6c:	e7cf      	b.n	8005a0e <_printf_i+0x52>
 8005a6e:	6813      	ldr	r3, [r2, #0]
 8005a70:	6825      	ldr	r5, [r4, #0]
 8005a72:	1d18      	adds	r0, r3, #4
 8005a74:	6010      	str	r0, [r2, #0]
 8005a76:	0628      	lsls	r0, r5, #24
 8005a78:	d501      	bpl.n	8005a7e <_printf_i+0xc2>
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	e002      	b.n	8005a84 <_printf_i+0xc8>
 8005a7e:	0668      	lsls	r0, r5, #25
 8005a80:	d5fb      	bpl.n	8005a7a <_printf_i+0xbe>
 8005a82:	881b      	ldrh	r3, [r3, #0]
 8005a84:	4854      	ldr	r0, [pc, #336]	; (8005bd8 <_printf_i+0x21c>)
 8005a86:	296f      	cmp	r1, #111	; 0x6f
 8005a88:	bf14      	ite	ne
 8005a8a:	220a      	movne	r2, #10
 8005a8c:	2208      	moveq	r2, #8
 8005a8e:	2100      	movs	r1, #0
 8005a90:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a94:	6865      	ldr	r5, [r4, #4]
 8005a96:	60a5      	str	r5, [r4, #8]
 8005a98:	2d00      	cmp	r5, #0
 8005a9a:	f2c0 8095 	blt.w	8005bc8 <_printf_i+0x20c>
 8005a9e:	6821      	ldr	r1, [r4, #0]
 8005aa0:	f021 0104 	bic.w	r1, r1, #4
 8005aa4:	6021      	str	r1, [r4, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d13d      	bne.n	8005b26 <_printf_i+0x16a>
 8005aaa:	2d00      	cmp	r5, #0
 8005aac:	f040 808e 	bne.w	8005bcc <_printf_i+0x210>
 8005ab0:	4665      	mov	r5, ip
 8005ab2:	2a08      	cmp	r2, #8
 8005ab4:	d10b      	bne.n	8005ace <_printf_i+0x112>
 8005ab6:	6823      	ldr	r3, [r4, #0]
 8005ab8:	07db      	lsls	r3, r3, #31
 8005aba:	d508      	bpl.n	8005ace <_printf_i+0x112>
 8005abc:	6923      	ldr	r3, [r4, #16]
 8005abe:	6862      	ldr	r2, [r4, #4]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	bfde      	ittt	le
 8005ac4:	2330      	movle	r3, #48	; 0x30
 8005ac6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005aca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ace:	ebac 0305 	sub.w	r3, ip, r5
 8005ad2:	6123      	str	r3, [r4, #16]
 8005ad4:	f8cd 8000 	str.w	r8, [sp]
 8005ad8:	463b      	mov	r3, r7
 8005ada:	aa03      	add	r2, sp, #12
 8005adc:	4621      	mov	r1, r4
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f7ff fef6 	bl	80058d0 <_printf_common>
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d14d      	bne.n	8005b84 <_printf_i+0x1c8>
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aec:	b005      	add	sp, #20
 8005aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005af2:	4839      	ldr	r0, [pc, #228]	; (8005bd8 <_printf_i+0x21c>)
 8005af4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005af8:	6813      	ldr	r3, [r2, #0]
 8005afa:	6821      	ldr	r1, [r4, #0]
 8005afc:	1d1d      	adds	r5, r3, #4
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6015      	str	r5, [r2, #0]
 8005b02:	060a      	lsls	r2, r1, #24
 8005b04:	d50b      	bpl.n	8005b1e <_printf_i+0x162>
 8005b06:	07ca      	lsls	r2, r1, #31
 8005b08:	bf44      	itt	mi
 8005b0a:	f041 0120 	orrmi.w	r1, r1, #32
 8005b0e:	6021      	strmi	r1, [r4, #0]
 8005b10:	b91b      	cbnz	r3, 8005b1a <_printf_i+0x15e>
 8005b12:	6822      	ldr	r2, [r4, #0]
 8005b14:	f022 0220 	bic.w	r2, r2, #32
 8005b18:	6022      	str	r2, [r4, #0]
 8005b1a:	2210      	movs	r2, #16
 8005b1c:	e7b7      	b.n	8005a8e <_printf_i+0xd2>
 8005b1e:	064d      	lsls	r5, r1, #25
 8005b20:	bf48      	it	mi
 8005b22:	b29b      	uxthmi	r3, r3
 8005b24:	e7ef      	b.n	8005b06 <_printf_i+0x14a>
 8005b26:	4665      	mov	r5, ip
 8005b28:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b2c:	fb02 3311 	mls	r3, r2, r1, r3
 8005b30:	5cc3      	ldrb	r3, [r0, r3]
 8005b32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005b36:	460b      	mov	r3, r1
 8005b38:	2900      	cmp	r1, #0
 8005b3a:	d1f5      	bne.n	8005b28 <_printf_i+0x16c>
 8005b3c:	e7b9      	b.n	8005ab2 <_printf_i+0xf6>
 8005b3e:	6813      	ldr	r3, [r2, #0]
 8005b40:	6825      	ldr	r5, [r4, #0]
 8005b42:	6961      	ldr	r1, [r4, #20]
 8005b44:	1d18      	adds	r0, r3, #4
 8005b46:	6010      	str	r0, [r2, #0]
 8005b48:	0628      	lsls	r0, r5, #24
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	d501      	bpl.n	8005b52 <_printf_i+0x196>
 8005b4e:	6019      	str	r1, [r3, #0]
 8005b50:	e002      	b.n	8005b58 <_printf_i+0x19c>
 8005b52:	066a      	lsls	r2, r5, #25
 8005b54:	d5fb      	bpl.n	8005b4e <_printf_i+0x192>
 8005b56:	8019      	strh	r1, [r3, #0]
 8005b58:	2300      	movs	r3, #0
 8005b5a:	6123      	str	r3, [r4, #16]
 8005b5c:	4665      	mov	r5, ip
 8005b5e:	e7b9      	b.n	8005ad4 <_printf_i+0x118>
 8005b60:	6813      	ldr	r3, [r2, #0]
 8005b62:	1d19      	adds	r1, r3, #4
 8005b64:	6011      	str	r1, [r2, #0]
 8005b66:	681d      	ldr	r5, [r3, #0]
 8005b68:	6862      	ldr	r2, [r4, #4]
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	f7fa fb8f 	bl	8000290 <memchr>
 8005b72:	b108      	cbz	r0, 8005b78 <_printf_i+0x1bc>
 8005b74:	1b40      	subs	r0, r0, r5
 8005b76:	6060      	str	r0, [r4, #4]
 8005b78:	6863      	ldr	r3, [r4, #4]
 8005b7a:	6123      	str	r3, [r4, #16]
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b82:	e7a7      	b.n	8005ad4 <_printf_i+0x118>
 8005b84:	6923      	ldr	r3, [r4, #16]
 8005b86:	462a      	mov	r2, r5
 8005b88:	4639      	mov	r1, r7
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	47c0      	blx	r8
 8005b8e:	3001      	adds	r0, #1
 8005b90:	d0aa      	beq.n	8005ae8 <_printf_i+0x12c>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	079b      	lsls	r3, r3, #30
 8005b96:	d413      	bmi.n	8005bc0 <_printf_i+0x204>
 8005b98:	68e0      	ldr	r0, [r4, #12]
 8005b9a:	9b03      	ldr	r3, [sp, #12]
 8005b9c:	4298      	cmp	r0, r3
 8005b9e:	bfb8      	it	lt
 8005ba0:	4618      	movlt	r0, r3
 8005ba2:	e7a3      	b.n	8005aec <_printf_i+0x130>
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	464a      	mov	r2, r9
 8005ba8:	4639      	mov	r1, r7
 8005baa:	4630      	mov	r0, r6
 8005bac:	47c0      	blx	r8
 8005bae:	3001      	adds	r0, #1
 8005bb0:	d09a      	beq.n	8005ae8 <_printf_i+0x12c>
 8005bb2:	3501      	adds	r5, #1
 8005bb4:	68e3      	ldr	r3, [r4, #12]
 8005bb6:	9a03      	ldr	r2, [sp, #12]
 8005bb8:	1a9b      	subs	r3, r3, r2
 8005bba:	42ab      	cmp	r3, r5
 8005bbc:	dcf2      	bgt.n	8005ba4 <_printf_i+0x1e8>
 8005bbe:	e7eb      	b.n	8005b98 <_printf_i+0x1dc>
 8005bc0:	2500      	movs	r5, #0
 8005bc2:	f104 0919 	add.w	r9, r4, #25
 8005bc6:	e7f5      	b.n	8005bb4 <_printf_i+0x1f8>
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d1ac      	bne.n	8005b26 <_printf_i+0x16a>
 8005bcc:	7803      	ldrb	r3, [r0, #0]
 8005bce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bd6:	e76c      	b.n	8005ab2 <_printf_i+0xf6>
 8005bd8:	08005f47 	.word	0x08005f47
 8005bdc:	08005f58 	.word	0x08005f58

08005be0 <memmove>:
 8005be0:	4288      	cmp	r0, r1
 8005be2:	b510      	push	{r4, lr}
 8005be4:	eb01 0302 	add.w	r3, r1, r2
 8005be8:	d807      	bhi.n	8005bfa <memmove+0x1a>
 8005bea:	1e42      	subs	r2, r0, #1
 8005bec:	4299      	cmp	r1, r3
 8005bee:	d00a      	beq.n	8005c06 <memmove+0x26>
 8005bf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bf4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005bf8:	e7f8      	b.n	8005bec <memmove+0xc>
 8005bfa:	4283      	cmp	r3, r0
 8005bfc:	d9f5      	bls.n	8005bea <memmove+0xa>
 8005bfe:	1881      	adds	r1, r0, r2
 8005c00:	1ad2      	subs	r2, r2, r3
 8005c02:	42d3      	cmn	r3, r2
 8005c04:	d100      	bne.n	8005c08 <memmove+0x28>
 8005c06:	bd10      	pop	{r4, pc}
 8005c08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c0c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005c10:	e7f7      	b.n	8005c02 <memmove+0x22>
	...

08005c14 <_free_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4605      	mov	r5, r0
 8005c18:	2900      	cmp	r1, #0
 8005c1a:	d045      	beq.n	8005ca8 <_free_r+0x94>
 8005c1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c20:	1f0c      	subs	r4, r1, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	bfb8      	it	lt
 8005c26:	18e4      	addlt	r4, r4, r3
 8005c28:	f000 f8d2 	bl	8005dd0 <__malloc_lock>
 8005c2c:	4a1f      	ldr	r2, [pc, #124]	; (8005cac <_free_r+0x98>)
 8005c2e:	6813      	ldr	r3, [r2, #0]
 8005c30:	4610      	mov	r0, r2
 8005c32:	b933      	cbnz	r3, 8005c42 <_free_r+0x2e>
 8005c34:	6063      	str	r3, [r4, #4]
 8005c36:	6014      	str	r4, [r2, #0]
 8005c38:	4628      	mov	r0, r5
 8005c3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c3e:	f000 b8c8 	b.w	8005dd2 <__malloc_unlock>
 8005c42:	42a3      	cmp	r3, r4
 8005c44:	d90c      	bls.n	8005c60 <_free_r+0x4c>
 8005c46:	6821      	ldr	r1, [r4, #0]
 8005c48:	1862      	adds	r2, r4, r1
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	bf04      	itt	eq
 8005c4e:	681a      	ldreq	r2, [r3, #0]
 8005c50:	685b      	ldreq	r3, [r3, #4]
 8005c52:	6063      	str	r3, [r4, #4]
 8005c54:	bf04      	itt	eq
 8005c56:	1852      	addeq	r2, r2, r1
 8005c58:	6022      	streq	r2, [r4, #0]
 8005c5a:	6004      	str	r4, [r0, #0]
 8005c5c:	e7ec      	b.n	8005c38 <_free_r+0x24>
 8005c5e:	4613      	mov	r3, r2
 8005c60:	685a      	ldr	r2, [r3, #4]
 8005c62:	b10a      	cbz	r2, 8005c68 <_free_r+0x54>
 8005c64:	42a2      	cmp	r2, r4
 8005c66:	d9fa      	bls.n	8005c5e <_free_r+0x4a>
 8005c68:	6819      	ldr	r1, [r3, #0]
 8005c6a:	1858      	adds	r0, r3, r1
 8005c6c:	42a0      	cmp	r0, r4
 8005c6e:	d10b      	bne.n	8005c88 <_free_r+0x74>
 8005c70:	6820      	ldr	r0, [r4, #0]
 8005c72:	4401      	add	r1, r0
 8005c74:	1858      	adds	r0, r3, r1
 8005c76:	4282      	cmp	r2, r0
 8005c78:	6019      	str	r1, [r3, #0]
 8005c7a:	d1dd      	bne.n	8005c38 <_free_r+0x24>
 8005c7c:	6810      	ldr	r0, [r2, #0]
 8005c7e:	6852      	ldr	r2, [r2, #4]
 8005c80:	605a      	str	r2, [r3, #4]
 8005c82:	4401      	add	r1, r0
 8005c84:	6019      	str	r1, [r3, #0]
 8005c86:	e7d7      	b.n	8005c38 <_free_r+0x24>
 8005c88:	d902      	bls.n	8005c90 <_free_r+0x7c>
 8005c8a:	230c      	movs	r3, #12
 8005c8c:	602b      	str	r3, [r5, #0]
 8005c8e:	e7d3      	b.n	8005c38 <_free_r+0x24>
 8005c90:	6820      	ldr	r0, [r4, #0]
 8005c92:	1821      	adds	r1, r4, r0
 8005c94:	428a      	cmp	r2, r1
 8005c96:	bf04      	itt	eq
 8005c98:	6811      	ldreq	r1, [r2, #0]
 8005c9a:	6852      	ldreq	r2, [r2, #4]
 8005c9c:	6062      	str	r2, [r4, #4]
 8005c9e:	bf04      	itt	eq
 8005ca0:	1809      	addeq	r1, r1, r0
 8005ca2:	6021      	streq	r1, [r4, #0]
 8005ca4:	605c      	str	r4, [r3, #4]
 8005ca6:	e7c7      	b.n	8005c38 <_free_r+0x24>
 8005ca8:	bd38      	pop	{r3, r4, r5, pc}
 8005caa:	bf00      	nop
 8005cac:	200155f0 	.word	0x200155f0

08005cb0 <_malloc_r>:
 8005cb0:	b570      	push	{r4, r5, r6, lr}
 8005cb2:	1ccd      	adds	r5, r1, #3
 8005cb4:	f025 0503 	bic.w	r5, r5, #3
 8005cb8:	3508      	adds	r5, #8
 8005cba:	2d0c      	cmp	r5, #12
 8005cbc:	bf38      	it	cc
 8005cbe:	250c      	movcc	r5, #12
 8005cc0:	2d00      	cmp	r5, #0
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	db01      	blt.n	8005cca <_malloc_r+0x1a>
 8005cc6:	42a9      	cmp	r1, r5
 8005cc8:	d903      	bls.n	8005cd2 <_malloc_r+0x22>
 8005cca:	230c      	movs	r3, #12
 8005ccc:	6033      	str	r3, [r6, #0]
 8005cce:	2000      	movs	r0, #0
 8005cd0:	bd70      	pop	{r4, r5, r6, pc}
 8005cd2:	f000 f87d 	bl	8005dd0 <__malloc_lock>
 8005cd6:	4a21      	ldr	r2, [pc, #132]	; (8005d5c <_malloc_r+0xac>)
 8005cd8:	6814      	ldr	r4, [r2, #0]
 8005cda:	4621      	mov	r1, r4
 8005cdc:	b991      	cbnz	r1, 8005d04 <_malloc_r+0x54>
 8005cde:	4c20      	ldr	r4, [pc, #128]	; (8005d60 <_malloc_r+0xb0>)
 8005ce0:	6823      	ldr	r3, [r4, #0]
 8005ce2:	b91b      	cbnz	r3, 8005cec <_malloc_r+0x3c>
 8005ce4:	4630      	mov	r0, r6
 8005ce6:	f000 f863 	bl	8005db0 <_sbrk_r>
 8005cea:	6020      	str	r0, [r4, #0]
 8005cec:	4629      	mov	r1, r5
 8005cee:	4630      	mov	r0, r6
 8005cf0:	f000 f85e 	bl	8005db0 <_sbrk_r>
 8005cf4:	1c43      	adds	r3, r0, #1
 8005cf6:	d124      	bne.n	8005d42 <_malloc_r+0x92>
 8005cf8:	230c      	movs	r3, #12
 8005cfa:	6033      	str	r3, [r6, #0]
 8005cfc:	4630      	mov	r0, r6
 8005cfe:	f000 f868 	bl	8005dd2 <__malloc_unlock>
 8005d02:	e7e4      	b.n	8005cce <_malloc_r+0x1e>
 8005d04:	680b      	ldr	r3, [r1, #0]
 8005d06:	1b5b      	subs	r3, r3, r5
 8005d08:	d418      	bmi.n	8005d3c <_malloc_r+0x8c>
 8005d0a:	2b0b      	cmp	r3, #11
 8005d0c:	d90f      	bls.n	8005d2e <_malloc_r+0x7e>
 8005d0e:	600b      	str	r3, [r1, #0]
 8005d10:	50cd      	str	r5, [r1, r3]
 8005d12:	18cc      	adds	r4, r1, r3
 8005d14:	4630      	mov	r0, r6
 8005d16:	f000 f85c 	bl	8005dd2 <__malloc_unlock>
 8005d1a:	f104 000b 	add.w	r0, r4, #11
 8005d1e:	1d23      	adds	r3, r4, #4
 8005d20:	f020 0007 	bic.w	r0, r0, #7
 8005d24:	1ac3      	subs	r3, r0, r3
 8005d26:	d0d3      	beq.n	8005cd0 <_malloc_r+0x20>
 8005d28:	425a      	negs	r2, r3
 8005d2a:	50e2      	str	r2, [r4, r3]
 8005d2c:	e7d0      	b.n	8005cd0 <_malloc_r+0x20>
 8005d2e:	428c      	cmp	r4, r1
 8005d30:	684b      	ldr	r3, [r1, #4]
 8005d32:	bf16      	itet	ne
 8005d34:	6063      	strne	r3, [r4, #4]
 8005d36:	6013      	streq	r3, [r2, #0]
 8005d38:	460c      	movne	r4, r1
 8005d3a:	e7eb      	b.n	8005d14 <_malloc_r+0x64>
 8005d3c:	460c      	mov	r4, r1
 8005d3e:	6849      	ldr	r1, [r1, #4]
 8005d40:	e7cc      	b.n	8005cdc <_malloc_r+0x2c>
 8005d42:	1cc4      	adds	r4, r0, #3
 8005d44:	f024 0403 	bic.w	r4, r4, #3
 8005d48:	42a0      	cmp	r0, r4
 8005d4a:	d005      	beq.n	8005d58 <_malloc_r+0xa8>
 8005d4c:	1a21      	subs	r1, r4, r0
 8005d4e:	4630      	mov	r0, r6
 8005d50:	f000 f82e 	bl	8005db0 <_sbrk_r>
 8005d54:	3001      	adds	r0, #1
 8005d56:	d0cf      	beq.n	8005cf8 <_malloc_r+0x48>
 8005d58:	6025      	str	r5, [r4, #0]
 8005d5a:	e7db      	b.n	8005d14 <_malloc_r+0x64>
 8005d5c:	200155f0 	.word	0x200155f0
 8005d60:	200155f4 	.word	0x200155f4

08005d64 <_realloc_r>:
 8005d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d66:	4607      	mov	r7, r0
 8005d68:	4614      	mov	r4, r2
 8005d6a:	460e      	mov	r6, r1
 8005d6c:	b921      	cbnz	r1, 8005d78 <_realloc_r+0x14>
 8005d6e:	4611      	mov	r1, r2
 8005d70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005d74:	f7ff bf9c 	b.w	8005cb0 <_malloc_r>
 8005d78:	b922      	cbnz	r2, 8005d84 <_realloc_r+0x20>
 8005d7a:	f7ff ff4b 	bl	8005c14 <_free_r>
 8005d7e:	4625      	mov	r5, r4
 8005d80:	4628      	mov	r0, r5
 8005d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d84:	f000 f826 	bl	8005dd4 <_malloc_usable_size_r>
 8005d88:	42a0      	cmp	r0, r4
 8005d8a:	d20f      	bcs.n	8005dac <_realloc_r+0x48>
 8005d8c:	4621      	mov	r1, r4
 8005d8e:	4638      	mov	r0, r7
 8005d90:	f7ff ff8e 	bl	8005cb0 <_malloc_r>
 8005d94:	4605      	mov	r5, r0
 8005d96:	2800      	cmp	r0, #0
 8005d98:	d0f2      	beq.n	8005d80 <_realloc_r+0x1c>
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4622      	mov	r2, r4
 8005d9e:	f7ff fc12 	bl	80055c6 <memcpy>
 8005da2:	4631      	mov	r1, r6
 8005da4:	4638      	mov	r0, r7
 8005da6:	f7ff ff35 	bl	8005c14 <_free_r>
 8005daa:	e7e9      	b.n	8005d80 <_realloc_r+0x1c>
 8005dac:	4635      	mov	r5, r6
 8005dae:	e7e7      	b.n	8005d80 <_realloc_r+0x1c>

08005db0 <_sbrk_r>:
 8005db0:	b538      	push	{r3, r4, r5, lr}
 8005db2:	4c06      	ldr	r4, [pc, #24]	; (8005dcc <_sbrk_r+0x1c>)
 8005db4:	2300      	movs	r3, #0
 8005db6:	4605      	mov	r5, r0
 8005db8:	4608      	mov	r0, r1
 8005dba:	6023      	str	r3, [r4, #0]
 8005dbc:	f7fa fe46 	bl	8000a4c <_sbrk>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_sbrk_r+0x1a>
 8005dc4:	6823      	ldr	r3, [r4, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_sbrk_r+0x1a>
 8005dc8:	602b      	str	r3, [r5, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	20015748 	.word	0x20015748

08005dd0 <__malloc_lock>:
 8005dd0:	4770      	bx	lr

08005dd2 <__malloc_unlock>:
 8005dd2:	4770      	bx	lr

08005dd4 <_malloc_usable_size_r>:
 8005dd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dd8:	1f18      	subs	r0, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	bfbc      	itt	lt
 8005dde:	580b      	ldrlt	r3, [r1, r0]
 8005de0:	18c0      	addlt	r0, r0, r3
 8005de2:	4770      	bx	lr

08005de4 <_init>:
 8005de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de6:	bf00      	nop
 8005de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dea:	bc08      	pop	{r3}
 8005dec:	469e      	mov	lr, r3
 8005dee:	4770      	bx	lr

08005df0 <_fini>:
 8005df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df2:	bf00      	nop
 8005df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005df6:	bc08      	pop	{r3}
 8005df8:	469e      	mov	lr, r3
 8005dfa:	4770      	bx	lr
