
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Mon Mar 14 22:37:52 2022
Host:		ieng6-ece-02.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../synthesize/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 14 22:38:25 2022
viaInitial ends at Mon Mar 14 22:38:25 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=30.0M, fe_cpu=0.36min, fe_real=0.58min, fe_mem=739.6M) ***
#% Begin Load netlist data ... (date=03/14 22:38:27, mem=508.2M)
*** Begin netlist parsing (mem=739.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesize/core.out.v'

*** Memory Usage v#1 (Current mem = 757.590M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=757.6M) ***
#% End Load netlist data ... (date=03/14 22:38:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=542.0M, current mem=542.0M)
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1830 modules.
** info: there are 38473 stdCell insts.

*** Memory Usage v#1 (Current mem = 836.016M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesize/core.sdc' ...
Current (total cpu=0:00:23.3, real=0:00:37.0, peak res=780.9M, current mem=780.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../synthesize/core.sdc, Line 11).

INFO (CTE): Reading of timing constraints file ../synthesize/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=798.7M, current mem=798.7M)
Current (total cpu=0:00:23.4, real=0:00:37.0, peak res=798.7M, current mem=798.7M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
38473 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
38473 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
#% Begin addRing (date=03/14 22:43:58, mem=828.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/14 22:43:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.8M, current mem=830.8M)
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10
#% Begin addStripe (date=03/14 22:43:58, mem=830.8M)

Initialize fgc environment(mem: 1065.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 120 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       40       |        0       |
|  VIA2  |       40       |        0       |
|  VIA3  |       40       |        0       |
|   M4   |       20       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/14 22:43:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=831.8M, current mem=831.8M)
<CMD> fit
<CMD> zoomBox -204.40100 -237.94550 1129.85350 916.64100
<CMD> zoomBox -258.45750 -332.02450 1311.25400 1026.31300
<CMD> zoomBox -322.05350 -442.70550 1524.66650 1155.33900
<CMD> zoomBox -396.87200 -572.91900 1775.74000 1307.13400
<CMD> zoomBox 58.34550 219.33550 248.13250 383.56600
<CMD> zoomBox 64.88100 230.71000 226.20000 370.30600
<CMD> zoomBox 70.43650 240.37850 207.55750 359.03500
<CMD> zoomBox -258.46200 -332.02850 1311.25650 1026.31500
<CMD> zoomBox -158.45750 -157.98250 975.66450 823.42100
<CMD> zoomBox 21.20400 95.49300 524.42050 530.94750
<CMD> zoomBox -10.36950 13.14750 686.12450 615.85300
<CMD> fit
<CMD> selectWire 6.0000 6.0000 9.0000 638.6000 2 VSS
<CMD> zoomBox -77.24600 35.87200 619.24300 638.57350
<CMD> zoomBox -69.63550 93.75900 522.38050 606.05550
<CMD> zoomBox -37.89100 297.25550 185.38900 490.46900
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.8 -start 0.0 0.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} clk}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1120.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.8 -start 0.0 0.2 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} clk}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1122.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1122.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> deselectAll
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1122.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1123.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/14 22:57:29, mem=873.1M)
% Begin Save ccopt configuration ... (date=03/14 22:57:29, mem=876.1M)
% End Save ccopt configuration ... (date=03/14 22:57:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=877.0M, current mem=877.0M)
% Begin Save netlist data ... (date=03/14 22:57:29, mem=877.0M)
Writing Binary DB to floorplan.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 22:57:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=877.4M, current mem=877.4M)
Saving congestion map file floorplan.enc.dat/core.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 22:57:30, mem=878.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 22:57:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.5M, current mem=878.5M)
% Begin Save clock tree data ... (date=03/14 22:57:30, mem=879.8M)
% End Save clock tree data ... (date=03/14 22:57:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.8M, current mem=879.8M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 22:57:30, mem=880.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 22:57:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=880.5M, current mem=880.5M)
Saving PG file floorplan.enc.dat/core.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1123.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 22:57:31, mem=881.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 22:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.3M, current mem=881.3M)
% Begin Save routing data ... (date=03/14 22:57:31, mem=881.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1127.3M) ***
% End Save routing data ... (date=03/14 22:57:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=885.7M, current mem=885.7M)
Saving property file floorplan.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1130.3M) ***
% Begin Save power constraints data ... (date=03/14 22:57:31, mem=886.2M)
% End Save power constraints data ... (date=03/14 22:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.3M, current mem=886.3M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=03/14 22:57:33, total cpu=0:00:02.3, real=0:00:04.0, peak res=889.9M, current mem=889.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
Estimated cell power/ground rail width = 0.225 um
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1224.67 CPU=0:00:00.6 REAL=0:00:01.0) 

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 765 instances (buffers/inverters) removed
*       :     11 instances of type 'INVD6' removed
*       :     10 instances of type 'INVD4' removed
*       :      6 instances of type 'INVD3' removed
*       :      8 instances of type 'INVD2' removed
*       :     15 instances of type 'INVD1' removed
*       :     14 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :     34 instances of type 'CKND4' removed
*       :      4 instances of type 'CKND3' removed
*       :     68 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD8' removed
*       :    231 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :     15 instances of type 'CKBD2' removed
*       :     43 instances of type 'CKBD1' removed
*       :     36 instances of type 'BUFFD8' removed
*       :     31 instances of type 'BUFFD6' removed
*       :      6 instances of type 'BUFFD3' removed
*       :     94 instances of type 'BUFFD2' removed
*       :     28 instances of type 'BUFFD1' removed
*       :    108 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:03.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2022-Mar-14 22:57:41 (2022-Mar-15 05:57:41 GMT)
2022-Mar-14 22:57:41 (2022-Mar-15 05:57:41 GMT): 10%
2022-Mar-14 22:57:41 (2022-Mar-15 05:57:41 GMT): 20%
2022-Mar-14 22:57:41 (2022-Mar-15 05:57:41 GMT): 30%
2022-Mar-14 22:57:41 (2022-Mar-15 05:57:41 GMT): 40%
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 50%
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 60%
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 70%
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 80%
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 90%

Finished Levelizing
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT)

Starting Activity Propagation
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 10%
2022-Mar-14 22:57:42 (2022-Mar-15 05:57:42 GMT): 20%

Finished Activity Propagation
2022-Mar-14 22:57:43 (2022-Mar-15 05:57:43 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 29864 (71.0%) nets
3		: 7084 (16.8%) nets
4     -	14	: 4476 (10.6%) nets
15    -	39	: 530 (1.3%) nets
40    -	79	: 9 (0.0%) nets
80    -	159	: 91 (0.2%) nets
160   -	319	: 8 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=37719 (0 fixed + 37719 movable) #buf cell=0 #inv cell=1682 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42063 #term=147222 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=301
stdCell: 37719 single + 0 double + 0 multi
Total standard cell length = 107.7174 (mm), area = 0.1939 (mm^2)
Average module density = 0.497.
Density for the design = 0.497.
       = stdcell_area 538587 sites (193891 um^2) / alloc_area 1084252 sites (390331 um^2).
Pin Density = 0.1353.
            = total # of pins 147222 / total area 1087845.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.599e+05 (2.40e+05 2.00e+04)
              Est.  stn bbox = 3.164e+05 (2.92e+05 2.46e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1434.5M
Iteration  2: Total net bbox = 2.599e+05 (2.40e+05 2.00e+04)
              Est.  stn bbox = 3.164e+05 (2.92e+05 2.46e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1434.5M
*** Finished SKP initialization (cpu=0:00:13.4, real=0:00:13.0)***
Iteration  3: Total net bbox = 2.440e+05 (2.19e+05 2.46e+04)
              Est.  stn bbox = 3.062e+05 (2.71e+05 3.52e+04)
              cpu = 0:00:19.4 real = 0:00:20.0 mem = 1697.9M
Iteration  4: Total net bbox = 4.140e+05 (2.18e+05 1.96e+05)
              Est.  stn bbox = 5.273e+05 (2.69e+05 2.58e+05)
              cpu = 0:00:41.1 real = 0:00:41.0 mem = 1788.1M
Iteration  5: Total net bbox = 4.140e+05 (2.18e+05 1.96e+05)
              Est.  stn bbox = 5.273e+05 (2.69e+05 2.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1788.1M
Iteration  6: Total net bbox = 8.235e+05 (4.70e+05 3.54e+05)
              Est.  stn bbox = 1.017e+06 (5.59e+05 4.58e+05)
              cpu = 0:00:38.5 real = 0:00:38.0 mem = 1700.2M
Iteration  7: Total net bbox = 8.069e+05 (4.51e+05 3.56e+05)
              Est.  stn bbox = 9.996e+05 (5.40e+05 4.60e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1692.2M
Iteration  8: Total net bbox = 8.069e+05 (4.51e+05 3.56e+05)
              Est.  stn bbox = 9.996e+05 (5.40e+05 4.60e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1692.2M
Iteration  9: Total net bbox = 8.285e+05 (4.57e+05 3.72e+05)
              Est.  stn bbox = 1.023e+06 (5.46e+05 4.77e+05)
              cpu = 0:00:41.4 real = 0:00:41.0 mem = 1679.3M
Iteration 10: Total net bbox = 8.285e+05 (4.57e+05 3.72e+05)
              Est.  stn bbox = 1.023e+06 (5.46e+05 4.77e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1679.3M
Iteration 11: Total net bbox = 8.267e+05 (4.57e+05 3.69e+05)
              Est.  stn bbox = 1.020e+06 (5.44e+05 4.75e+05)
              cpu = 0:00:36.1 real = 0:00:36.0 mem = 1679.8M
Iteration 12: Total net bbox = 8.267e+05 (4.57e+05 3.69e+05)
              Est.  stn bbox = 1.020e+06 (5.44e+05 4.75e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1679.8M
Iteration 13: Total net bbox = 8.172e+05 (4.37e+05 3.80e+05)
              Est.  stn bbox = 1.006e+06 (5.22e+05 4.83e+05)
              cpu = 0:02:29 real = 0:02:29 mem = 1705.7M
Iteration 14: Total net bbox = 8.172e+05 (4.37e+05 3.80e+05)
              Est.  stn bbox = 1.006e+06 (5.22e+05 4.83e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1705.7M
Iteration 15: Total net bbox = 8.172e+05 (4.37e+05 3.80e+05)
              Est.  stn bbox = 1.006e+06 (5.22e+05 4.83e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1705.7M
Finished Global Placement (cpu=0:05:29, real=0:05:29, mem=1705.7M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:09:28 mem=1452.7M) ***
Total net bbox length = 8.172e+05 (4.369e+05 3.802e+05) (ext = 4.288e+04)
Move report: Detail placement moves 37719 insts, mean move: 1.23 um, max move: 24.75 um
	Max move on inst (qmem_instance/Q_reg_8_): (46.63, 232.62) --> (51.00, 253.00)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1464.9MB
Summary Report:
Instances move: 37719 (out of 37719 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 24.75 um (Instance: qmem_instance/Q_reg_8_) (46.628, 232.619) -> (51, 253)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 7.931e+05 (4.117e+05 3.814e+05) (ext = 4.295e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 1464.9MB
*** Finished refinePlace (0:09:36 mem=1464.9M) ***
*** Finished Initial Placement (cpu=0:05:37, real=0:05:37, mem=1460.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1481.99 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.99 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42063 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42063 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.552312e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        13( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               17( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.05 seconds, mem = 1491.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 146921
[NR-eGR]     M2  (2V) length: 3.448931e+05um, number of vias: 216681
[NR-eGR]     M3  (3H) length: 3.867184e+05um, number of vias: 12747
[NR-eGR]     M4  (4V) length: 1.263377e+05um, number of vias: 4284
[NR-eGR]     M5  (5H) length: 1.123476e+05um, number of vias: 466
[NR-eGR]     M6  (6V) length: 9.940985e+03um, number of vias: 29
[NR-eGR]     M7  (7H) length: 1.093300e+03um, number of vias: 18
[NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[NR-eGR] Total length: 9.814187e+05um, number of vias: 381146
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.209130e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.97 seconds, mem = 1471.3M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.1, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 5:50, real = 0: 5:50, mem = 1450.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1118.8M, totSessionCpu=0:09:39 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1207.4M, totSessionCpu=0:09:46 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1523.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1554.33 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1554.33 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42063 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42063 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.639324e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        20( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               26( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 146921
[NR-eGR]     M2  (2V) length: 3.476566e+05um, number of vias: 216586
[NR-eGR]     M3  (3H) length: 3.910295e+05um, number of vias: 13129
[NR-eGR]     M4  (4V) length: 1.265679e+05um, number of vias: 4475
[NR-eGR]     M5  (5H) length: 1.139513e+05um, number of vias: 448
[NR-eGR]     M6  (6V) length: 1.034339e+04um, number of vias: 20
[NR-eGR]     M7  (7H) length: 8.430000e+02um, number of vias: 14
[NR-eGR]     M8  (8V) length: 7.080000e+01um, number of vias: 0
[NR-eGR] Total length: 9.904625e+05um, number of vias: 381593
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.405610e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.12 sec, Real: 2.12 sec, Curr Mem: 1566.79 MB )
Extraction called for design 'core' of instances=37719 and nets=42247 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1548.789M)
** Profile ** Start :  cpu=0:00:00.0, mem=1548.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1553.2M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1577.55)
Total number of fetched objects 42085
End delay calculation. (MEM=1671.84 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1644.76 CPU=0:00:09.2 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:10:01 mem=1644.8M)
** Profile ** Overall slacks :  cpu=0:00:12.1, mem=1644.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1644.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.639  |
|           TNS (ns):|-28792.0 |
|    Violating Paths:|  10722  |
|          All Paths:|  16968  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -0.465   |    225 (225)     |
|   max_tran     |   2294 (19334)   |  -10.500   |   2294 (19340)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.510%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1644.8M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1248.9M, totSessionCpu=0:10:03 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1603.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1603.8M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.32MB/2750.77MB/1395.94MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.33MB/2750.77MB/1395.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.34MB/2750.77MB/1395.94MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT)
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 10%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 20%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 30%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 40%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 50%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 60%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 70%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 80%
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT): 90%

Finished Levelizing
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT)

Starting Activity Propagation
2022-Mar-14 23:03:51 (2022-Mar-15 06:03:51 GMT)
2022-Mar-14 23:03:52 (2022-Mar-15 06:03:52 GMT): 10%
2022-Mar-14 23:03:52 (2022-Mar-15 06:03:52 GMT): 20%

Finished Activity Propagation
2022-Mar-14 23:03:53 (2022-Mar-15 06:03:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1271.54MB/2750.77MB/1395.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 23:03:53 (2022-Mar-15 06:03:53 GMT)
 ... Calculating switching power
2022-Mar-14 23:03:53 (2022-Mar-15 06:03:53 GMT): 10%
2022-Mar-14 23:03:53 (2022-Mar-15 06:03:53 GMT): 20%
2022-Mar-14 23:03:53 (2022-Mar-15 06:03:53 GMT): 30%
2022-Mar-14 23:03:54 (2022-Mar-15 06:03:54 GMT): 40%
2022-Mar-14 23:03:54 (2022-Mar-15 06:03:54 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 23:03:55 (2022-Mar-15 06:03:55 GMT): 60%
2022-Mar-14 23:03:56 (2022-Mar-15 06:03:56 GMT): 70%
2022-Mar-14 23:03:57 (2022-Mar-15 06:03:57 GMT): 80%
2022-Mar-14 23:03:58 (2022-Mar-15 06:03:58 GMT): 90%

Finished Calculating power
2022-Mar-14 23:03:58 (2022-Mar-15 06:03:58 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1272.54MB/2750.77MB/1395.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1272.54MB/2750.77MB/1395.94MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1272.60MB/2750.77MB/1395.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1272.61MB/2750.77MB/1395.94MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 23:03:58 (2022-Mar-15 06:03:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      126.74585803 	   73.7930%
Total Switching Power:      43.25619271 	   25.1843%
Total Leakage Power:         1.75657055 	    1.0227%
Total Power:               171.75862133
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.78       5.744      0.5756        87.1       50.71
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      45.96       37.51       1.181       84.66       49.29
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              126.7       43.26       1.757       171.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      126.7       43.26       1.757       171.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2550 (CKXOR2D4):          0.07337
*              Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U914 (FA1D4):        0.0002627
*                Total Cap:      2.85927e-10 F
*                Total instances in design: 37719
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1281.19MB/2761.02MB/1395.94MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -7.639 ns

 538 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        538          0        538

 538 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:14.8 real=0:00:15.0 mem=1661.3M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:19.7/0:26:11.5 (0.4), mem = 1661.3M
(I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1763.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1763.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1763.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1763.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1763.2M)
CPU of: netlist preparation :0:00:00.1 (mem :1763.2M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1763.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
*** AreaOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:10:25.2/0:26:17.0 (0.4), mem = 1744.2M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:26.5/0:26:18.3 (0.4), mem = 1678.2M
(I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
(I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
*** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:10:32.5/0:26:24.2 (0.4), mem = 1678.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:32.6/0:26:24.4 (0.4), mem = 1678.2M
(I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2372| 20112|   -10.64|   287|   287|    -0.47|     0|     0|     0|     0|    -7.64|-29095.50|       0|       0|       0|  49.23|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.24| -6291.53|     247|      19|     253|  49.45| 0:00:07.0|  1764.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.24| -6291.53|       0|       0|       0|  49.45| 0:00:00.0|  1764.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:07.8 real=0:00:08.0 mem=1764.4M) ***

(I,S,L,T): WC_VIEW: 123.35, 42.3076, 1.74078, 167.399
*** DrvOpt [finish] : cpu/real = 0:00:12.4/0:00:12.3 (1.0), totSession cpu/real = 0:10:44.9/0:26:36.7 (0.4), mem = 1745.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 1379.5M, totSessionCpu=0:10:45 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:45.6/0:26:37.3 (0.4), mem = 1707.3M
(I,S,L,T): WC_VIEW: 123.35, 42.3076, 1.74078, 167.399
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 178 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.242  TNS Slack -6291.530 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.242|-6291.530|    49.45%|   0:00:00.0| 1742.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -2.116|-4580.794|    49.65%|   0:00:31.0| 1850.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
|  -1.849|-4030.612|    50.04%|   0:00:20.0| 1895.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -1.849|-4030.612|    50.04%|   0:00:03.0| 1895.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -1.501|-3002.886|    50.61%|   0:00:48.0| 1895.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.476|-2878.458|    50.69%|   0:00:27.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -1.476|-2815.676|    50.79%|   0:00:08.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -1.476|-2815.676|    50.79%|   0:00:03.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -1.378|-2689.100|    51.08%|   0:00:19.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.363|-2675.144|    51.12%|   0:00:13.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.363|-2671.157|    51.12%|   0:00:04.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.363|-2671.157|    51.12%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.343|-2626.425|    51.33%|   0:00:10.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.333|-2624.614|    51.34%|   0:00:11.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.333|-2624.608|    51.34%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.333|-2624.608|    51.34%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.322|-2611.965|    51.49%|   0:00:08.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.322|-2612.026|    51.49%|   0:00:09.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.322|-2611.954|    51.49%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.322|-2611.954|    51.49%|   0:00:02.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
|  -1.322|-2609.047|    51.58%|   0:00:06.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.322|-2609.047|    51.58%|   0:00:07.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.322|-2609.047|    51.58%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.322|-2609.047|    51.58%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.322|-2608.331|    51.61%|   0:00:04.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -1.322|-2608.197|    51.61%|   0:00:11.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:04:22 real=0:04:22 mem=1933.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:04:22 real=0:04:22 mem=1933.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.322  TNS Slack -2608.197 
(I,S,L,T): WC_VIEW: 129.098, 44.6684, 1.95132, 175.718
*** SetupOpt [finish] : cpu/real = 0:04:33.4/0:04:33.1 (1.0), totSession cpu/real = 0:15:19.0/0:31:10.4 (0.5), mem = 1898.6M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -1.322
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:21.0/0:31:12.5 (0.5), mem = 1816.7M
(I,S,L,T): WC_VIEW: 129.098, 44.6684, 1.95132, 175.718
Reclaim Optimization WNS Slack -1.322  TNS Slack -2608.197 Density 51.61
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    51.61%|        -|  -1.322|-2608.197|   0:00:00.0| 1816.7M|
|    51.59%|       94|  -1.322|-2606.552|   0:00:08.0| 1854.8M|
|    51.59%|        0|  -1.322|-2606.552|   0:00:00.0| 1854.8M|
|    51.57%|       37|  -1.322|-2606.552|   0:00:03.0| 1854.8M|
|    51.25%|     1089|  -1.319|-2606.566|   0:00:12.0| 1854.8M|
|    51.22%|      117|  -1.319|-2606.461|   0:00:02.0| 1854.8M|
|    51.22%|       11|  -1.319|-2606.433|   0:00:00.0| 1854.8M|
|    51.22%|        0|  -1.319|-2606.433|   0:00:01.0| 1854.8M|
|    51.22%|        0|  -1.319|-2606.433|   0:00:00.0| 1854.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.319  TNS Slack -2606.433 Density 51.22
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:29.1) (real = 0:00:29.0) **
(I,S,L,T): WC_VIEW: 128.798, 44.4067, 1.92537, 175.13
*** AreaOpt [finish] : cpu/real = 0:00:28.2/0:00:28.1 (1.0), totSession cpu/real = 0:15:49.2/0:31:40.6 (0.5), mem = 1854.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:29, mem=1780.75M, totSessionCpu=0:15:49).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1813.12 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1813.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42907  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42891 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42891 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.596988e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        13( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               18( 0.00%)         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.02 seconds, mem = 1822.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:06.1, real=0:00:06.0)***
Iteration  8: Total net bbox = 8.726e+05 (4.81e+05 3.92e+05)
              Est.  stn bbox = 1.068e+06 (5.71e+05 4.98e+05)
              cpu = 0:00:32.4 real = 0:00:33.0 mem = 2076.6M
Iteration  9: Total net bbox = 8.830e+05 (4.86e+05 3.97e+05)
              Est.  stn bbox = 1.080e+06 (5.76e+05 5.03e+05)
              cpu = 0:01:16 real = 0:01:16 mem = 2072.8M
Iteration 10: Total net bbox = 8.740e+05 (4.76e+05 3.98e+05)
              Est.  stn bbox = 1.069e+06 (5.66e+05 5.03e+05)
              cpu = 0:00:41.4 real = 0:00:41.0 mem = 2082.4M
Iteration 11: Total net bbox = 8.806e+05 (4.72e+05 4.08e+05)
              Est.  stn bbox = 1.074e+06 (5.61e+05 5.13e+05)
              cpu = 0:00:39.3 real = 0:00:39.0 mem = 2083.2M
Iteration 12: Total net bbox = 8.865e+05 (4.77e+05 4.10e+05)
              Est.  stn bbox = 1.081e+06 (5.66e+05 5.15e+05)
              cpu = 0:00:16.7 real = 0:00:17.0 mem = 2085.5M
Move report: Timing Driven Placement moves 38563 insts, mean move: 12.52 um, max move: 191.28 um
	Max move on inst (kmem_instance/FE_OFC1271_N232): (125.20, 316.00) --> (69.68, 451.76)

Finished Incremental Placement (cpu=0:03:42, real=0:03:42, mem=2081.1M)
*** Starting refinePlace (0:19:34 mem=2085.5M) ***
Total net bbox length = 8.820e+05 (4.712e+05 4.108e+05) (ext = 4.166e+04)
Move report: Detail placement moves 38563 insts, mean move: 0.95 um, max move: 33.88 um
	Max move on inst (qmem_instance/FE_OFC672_n1270): (113.78, 304.30) --> (80.80, 303.40)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2085.5MB
Summary Report:
Instances move: 38563 (out of 38563 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 33.88 um (Instance: qmem_instance/FE_OFC672_n1270) (113.781, 304.3) -> (80.8, 303.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
Total net bbox length = 8.567e+05 (4.443e+05 4.124e+05) (ext = 4.170e+04)
Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2085.5MB
*** Finished refinePlace (0:19:41 mem=2085.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2085.51 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42907  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42907 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42907 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.835362e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        24( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               30( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.95 seconds, mem = 2085.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 148604
[NR-eGR]     M2  (2V) length: 3.548279e+05um, number of vias: 218982
[NR-eGR]     M3  (3H) length: 3.983322e+05um, number of vias: 12780
[NR-eGR]     M4  (4V) length: 1.259005e+05um, number of vias: 4411
[NR-eGR]     M5  (5H) length: 1.188167e+05um, number of vias: 471
[NR-eGR]     M6  (6V) length: 1.051309e+04um, number of vias: 29
[NR-eGR]     M7  (7H) length: 1.173000e+03um, number of vias: 29
[NR-eGR]     M8  (8V) length: 1.980000e+02um, number of vias: 0
[NR-eGR] Total length: 1.009761e+06um, number of vias: 385306
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.177830e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.08 seconds, mem = 1981.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:53, real=0:03:53)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1977.1M)
Extraction called for design 'core' of instances=38563 and nets=43115 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1977.105M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:07, real = 0:10:07, mem = 1373.1M, totSessionCpu=0:19:46 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1819.04)
Total number of fetched objects 42929
End delay calculation. (MEM=1878.25 CPU=0:00:07.0 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1878.25 CPU=0:00:09.2 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -1.335
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:03.8/0:35:54.7 (0.6), mem = 1878.2M
(I,S,L,T): WC_VIEW: 128.808, 44.7694, 1.92537, 175.503
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 202 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.335 TNS Slack -2619.678 Density 51.22
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.077|  -16.605|
|reg2reg   |-1.335|-2603.701|
|HEPG      |-1.335|-2603.701|
|All Paths |-1.335|-2619.678|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.335|   -1.335|-2603.701|-2619.678|    51.22%|   0:00:00.0| 1917.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.323|   -1.323|-2591.438|-2607.415|    51.23%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -1.312|   -1.312|-2587.551|-2603.528|    51.24%|   0:00:00.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -1.303|   -1.303|-2572.006|-2587.983|    51.25%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -1.290|   -1.290|-2559.431|-2575.408|    51.26%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -1.288|   -1.288|-2550.316|-2566.293|    51.28%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.278|   -1.278|-2543.451|-2559.428|    51.29%|   0:00:00.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.268|   -1.268|-2533.343|-2549.320|    51.31%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.255|   -1.255|-2519.785|-2535.762|    51.34%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.251|   -1.251|-2505.783|-2521.760|    51.38%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.244|   -1.244|-2495.482|-2511.459|    51.41%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
|  -1.241|   -1.241|-2485.887|-2501.865|    51.43%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
|  -1.239|   -1.239|-2477.690|-2493.667|    51.44%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
|  -1.239|   -1.239|-2467.637|-2483.614|    51.45%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.239|   -1.239|-2467.261|-2483.238|    51.45%|   0:00:00.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.231|   -1.231|-2460.711|-2476.689|    51.47%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.225|   -1.225|-2453.451|-2469.428|    51.50%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.222|   -1.222|-2446.064|-2462.042|    51.52%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.221|   -1.221|-2438.068|-2454.045|    51.54%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.221|   -1.221|-2437.313|-2453.290|    51.54%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.221|   -1.221|-2435.635|-2451.613|    51.55%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.218|   -1.218|-2432.938|-2448.916|    51.56%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.215|   -1.215|-2430.509|-2446.488|    51.58%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.210|   -1.210|-2427.592|-2443.573|    51.59%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.211|   -1.211|-2420.615|-2436.595|    51.61%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.211|   -1.211|-2420.589|-2436.570|    51.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.207|   -1.207|-2416.379|-2432.361|    51.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.203|   -1.203|-2411.479|-2427.460|    51.65%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.203|   -1.203|-2409.761|-2425.743|    51.66%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.199|   -1.199|-2404.848|-2420.830|    51.69%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.199|   -1.199|-2401.532|-2417.514|    51.70%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.199|   -1.199|-2401.461|-2417.443|    51.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.195|   -1.195|-2398.038|-2414.021|    51.74%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.192|   -1.192|-2396.205|-2412.187|    51.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.192|   -1.192|-2395.143|-2411.125|    51.76%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.192|   -1.192|-2394.927|-2410.909|    51.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.190|   -1.190|-2391.790|-2407.774|    51.81%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.190|   -1.190|-2389.274|-2405.255|    51.82%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.187|   -1.187|-2385.672|-2401.653|    51.85%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.185|   -1.185|-2383.002|-2398.983|    51.88%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
|  -1.185|   -1.185|-2382.365|-2398.345|    51.88%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
|  -1.185|   -1.185|-2380.119|-2396.099|    51.91%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.183|   -1.183|-2380.146|-2396.126|    51.91%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.183|   -1.183|-2379.095|-2395.076|    51.91%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.181|   -1.181|-2377.552|-2393.532|    51.93%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.181|   -1.181|-2377.010|-2392.991|    51.93%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.180|   -1.180|-2376.275|-2392.256|    51.94%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.177|   -1.177|-2373.903|-2389.884|    51.96%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.177|   -1.177|-2372.305|-2388.285|    51.97%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.177|   -1.177|-2372.237|-2388.217|    51.97%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.175|   -1.175|-2366.886|-2382.867|    52.01%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -1.175|   -1.175|-2365.765|-2381.745|    52.02%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -1.173|   -1.173|-2364.542|-2380.527|    52.05%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.173|   -1.173|-2363.906|-2379.891|    52.06%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.172|   -1.172|-2362.647|-2378.631|    52.08%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.172|   -1.172|-2362.353|-2378.337|    52.08%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.170|   -1.170|-2360.589|-2376.573|    52.10%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
|  -1.170|   -1.170|-2359.805|-2375.792|    52.10%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
|  -1.168|   -1.168|-2358.247|-2374.234|    52.12%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.168|   -1.168|-2355.634|-2371.633|    52.13%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.166|   -1.166|-2354.234|-2370.234|    52.16%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.166|   -1.166|-2353.410|-2369.410|    52.17%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.165|   -1.165|-2351.080|-2367.080|    52.20%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.165|   -1.165|-2348.903|-2364.903|    52.21%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.165|   -1.165|-2348.737|-2364.737|    52.21%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.164|   -1.164|-2346.451|-2362.450|    52.24%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.164|   -1.164|-2346.291|-2362.290|    52.24%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.162|   -1.162|-2344.635|-2360.634|    52.25%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.162|   -1.162|-2343.399|-2359.399|    52.26%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -1.161|   -1.161|-2342.735|-2358.735|    52.28%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
|  -1.160|   -1.160|-2339.335|-2355.334|    52.30%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.160|   -1.160|-2337.843|-2353.843|    52.32%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.160|   -1.160|-2337.096|-2353.096|    52.33%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.160|   -1.160|-2336.991|-2352.991|    52.33%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.156|   -1.156|-2333.539|-2349.539|    52.37%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.155|   -1.155|-2331.190|-2347.203|    52.40%|   0:00:10.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.155|   -1.155|-2330.994|-2347.007|    52.41%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.152|   -1.152|-2328.128|-2344.142|    52.48%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.153|   -1.153|-2325.546|-2341.561|    52.51%|   0:00:07.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.153|   -1.153|-2324.834|-2340.848|    52.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.148|   -1.148|-2317.253|-2333.267|    52.58%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.148|   -1.148|-2315.397|-2331.412|    52.60%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.148|   -1.148|-2315.253|-2331.267|    52.60%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.146|   -1.146|-2311.919|-2327.948|    52.67%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.146|   -1.146|-2310.120|-2326.170|    52.68%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.146|   -1.146|-2310.089|-2326.139|    52.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.146|   -1.146|-2307.276|-2323.326|    52.76%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.142|   -1.142|-2306.227|-2322.277|    52.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.142|   -1.142|-2304.781|-2320.849|    52.79%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.142|   -1.142|-2304.762|-2320.830|    52.79%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.142|   -1.142|-2304.455|-2320.522|    52.80%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
|  -1.140|   -1.140|-2301.352|-2317.419|    52.87%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.140|   -1.140|-2301.005|-2317.071|    52.88%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.140|   -1.140|-2300.733|-2316.799|    52.88%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.138|   -1.138|-2294.952|-2311.019|    52.96%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.138|   -1.138|-2293.823|-2309.913|    52.96%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.138|   -1.138|-2293.769|-2309.859|    52.96%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.135|   -1.135|-2291.349|-2307.440|    53.04%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.133|   -1.133|-2290.874|-2306.964|    53.06%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.133|   -1.133|-2290.872|-2306.963|    53.06%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.130|   -1.130|-2287.550|-2303.655|    53.14%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
|  -1.130|   -1.130|-2286.837|-2302.942|    53.15%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
|  -1.130|   -1.130|-2286.693|-2302.798|    53.16%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
|  -1.129|   -1.129|-2284.170|-2300.274|    53.22%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.129|   -1.129|-2282.461|-2298.587|    53.23%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.129|   -1.129|-2282.364|-2298.489|    53.24%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.129|   -1.129|-2282.110|-2298.235|    53.29%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.129|   -1.129|-2280.678|-2296.804|    53.30%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.129|   -1.129|-2278.060|-2294.185|    53.31%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2274.748|-2290.873|    53.38%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2272.956|-2289.125|    53.39%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2271.274|-2287.444|    53.47%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2271.015|-2287.185|    53.47%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2271.014|-2287.186|    53.48%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2270.343|-2286.515|    53.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2269.585|-2285.757|    53.51%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.128|   -1.128|-2267.024|-2283.196|    53.54%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2266.875|-2283.046|    53.55%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2265.610|-2281.781|    53.59%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2265.213|-2281.385|    53.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2263.980|-2280.170|    53.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2263.875|-2280.065|    53.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2262.534|-2278.724|    53.67%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2262.496|-2278.686|    53.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -1.128|   -1.128|-2262.018|-2278.208|    53.70%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2261.727|-2277.917|    53.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2259.564|-2275.770|    53.79%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -1.128|   -1.128|-2259.007|-2275.213|    53.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2258.469|-2274.689|    53.81%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2257.163|-2273.384|    53.86%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2257.163|-2273.383|    53.86%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2257.098|-2273.318|    53.87%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2255.170|-2271.390|    53.94%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2255.050|-2271.270|    53.94%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -1.128|   -1.128|-2252.960|-2269.183|    53.98%|   0:00:06.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -1.128|   -1.128|-2252.645|-2268.867|    53.98%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
|  -1.128|   -1.128|-2250.527|-2266.750|    54.06%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
|  -1.128|   -1.128|-2250.433|-2266.656|    54.06%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
|  -1.128|   -1.128|-2249.817|-2266.039|    54.07%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
|  -1.128|   -1.128|-2249.302|-2265.525|    54.13%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
|  -1.128|   -1.128|-2249.091|-2265.313|    54.13%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
|  -1.128|   -1.128|-2247.828|-2264.050|    54.14%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_18_/D   |
|  -1.128|   -1.128|-2247.518|-2263.741|    54.15%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2247.305|-2263.527|    54.16%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2246.386|-2262.630|    54.16%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2245.866|-2262.110|    54.17%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2245.792|-2262.036|    54.18%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2245.245|-2261.489|    54.18%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2245.196|-2261.439|    54.18%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.128|   -1.128|-2244.704|-2260.947|    54.19%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D   |
|  -1.128|   -1.128|-2244.300|-2260.543|    54.20%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D   |
|  -1.128|   -1.128|-2243.792|-2260.035|    54.21%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D   |
|  -1.128|   -1.128|-2241.856|-2258.100|    54.22%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.129|   -1.129|-2241.534|-2257.793|    54.24%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.129|   -1.129|-2240.525|-2256.785|    54.25%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.129|   -1.129|-2240.207|-2256.484|    54.25%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.129|   -1.129|-2239.985|-2256.262|    54.27%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.129|   -1.129|-2239.473|-2255.751|    54.28%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
|  -1.129|   -1.129|-2239.238|-2255.516|    54.28%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
|  -1.127|   -1.127|-2238.500|-2254.778|    54.31%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
|  -1.127|   -1.127|-2238.423|-2254.701|    54.31%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
|  -1.127|   -1.127|-2238.031|-2254.310|    54.33%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -1.127|   -1.127|-2238.014|-2254.292|    54.33%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -1.127|   -1.127|-2237.132|-2253.410|    54.35%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -1.127|   -1.127|-2236.989|-2253.268|    54.35%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -1.127|   -1.127|-2236.973|-2253.251|    54.35%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -1.127|   -1.127|-2236.807|-2253.085|    54.36%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -1.127|   -1.127|-2235.932|-2252.210|    54.37%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.127|   -1.127|-2235.905|-2252.183|    54.37%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.127|   -1.127|-2235.713|-2251.991|    54.37%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -1.127|   -1.127|-2235.423|-2251.701|    54.37%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2235.419|-2251.698|    54.37%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2235.307|-2251.586|    54.38%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2235.054|-2251.333|    54.39%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2235.026|-2251.304|    54.39%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2234.891|-2251.169|    54.40%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2234.634|-2250.913|    54.41%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -1.127|   -1.127|-2233.094|-2249.373|    54.42%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
|  -1.127|   -1.127|-2232.014|-2248.293|    54.44%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
|  -1.127|   -1.127|-2231.577|-2247.856|    54.45%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
|  -1.127|   -1.127|-2231.529|-2247.808|    54.45%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
|  -1.127|   -1.127|-2231.313|-2247.591|    54.47%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
|  -1.127|   -1.127|-2231.282|-2247.561|    54.47%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
|  -1.127|   -1.127|-2231.141|-2247.419|    54.47%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
|  -1.127|   -1.127|-2230.669|-2246.947|    54.48%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_11_/D   |
|  -1.127|   -1.127|-2230.293|-2246.572|    54.49%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_11_/D   |
|  -1.127|   -1.127|-2227.156|-2243.434|    54.49%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_11_/D  |
|  -1.127|   -1.127|-2226.976|-2243.254|    54.50%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_11_/D  |
|  -1.127|   -1.127|-2226.079|-2242.358|    54.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -1.127|   -1.127|-2226.002|-2242.281|    54.51%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -1.127|   -1.127|-2225.184|-2241.462|    54.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -1.127|   -1.127|-2224.757|-2241.035|    54.52%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -1.127|   -1.127|-2224.683|-2240.961|    54.52%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -1.127|   -1.127|-2220.849|-2237.127|    54.52%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_9_/D   |
|  -1.127|   -1.127|-2220.702|-2236.980|    54.53%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_9_/D   |
|  -1.127|   -1.127|-2219.624|-2235.902|    54.53%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.127|   -1.127|-2219.585|-2235.864|    54.53%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.127|   -1.127|-2219.066|-2235.345|    54.54%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.127|   -1.127|-2217.864|-2234.168|    54.55%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -1.127|   -1.127|-2217.724|-2234.029|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -1.127|   -1.127|-2217.636|-2233.941|    54.56%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -1.127|   -1.127|-2217.594|-2233.899|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -1.127|   -1.127|-2217.119|-2233.424|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -1.127|   -1.127|-2216.898|-2233.203|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -1.127|   -1.127|-2213.623|-2229.932|    54.57%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.127|   -1.127|-2213.375|-2229.684|    54.57%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.127|   -1.127|-2213.369|-2229.677|    54.58%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.127|   -1.127|-2212.744|-2229.053|    54.58%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D    |
|  -1.127|   -1.127|-2212.675|-2228.984|    54.58%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D    |
|  -1.127|   -1.127|-2211.901|-2228.210|    54.58%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -1.127|   -1.127|-2211.518|-2227.827|    54.59%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -1.127|   -1.127|-2210.848|-2227.157|    54.59%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -1.127|   -1.127|-2209.167|-2225.476|    54.59%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -1.127|   -1.127|-2209.026|-2225.335|    54.60%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -1.127|   -1.127|-2207.347|-2223.656|    54.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
|  -1.127|   -1.127|-2207.341|-2223.650|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
|  -1.127|   -1.127|-2207.326|-2223.635|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
|  -1.127|   -1.127|-2205.787|-2222.096|    54.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
|  -1.127|   -1.127|-2205.745|-2222.054|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
|  -1.127|   -1.127|-2205.013|-2221.322|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -1.127|   -1.127|-2204.917|-2221.225|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -1.127|   -1.127|-2202.654|-2218.969|    54.62%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -1.127|   -1.127|-2202.511|-2218.825|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -1.127|   -1.127|-2202.461|-2218.775|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -1.127|   -1.127|-2202.413|-2218.727|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -1.127|   -1.127|-2201.562|-2217.877|    54.62%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
|  -1.127|   -1.127|-2201.292|-2217.612|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
|  -1.127|   -1.127|-2201.289|-2217.609|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
|  -1.127|   -1.127|-2201.265|-2217.586|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
|  -1.127|   -1.127|-2199.629|-2215.952|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_5_/D    |
|  -1.127|   -1.127|-2199.602|-2215.925|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -1.127|   -1.127|-2199.469|-2215.792|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -1.127|   -1.127|-2199.464|-2215.789|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -1.127|   -1.127|-2199.462|-2215.786|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -1.127|   -1.127|-2199.265|-2215.590|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -1.127|   -1.127|-2198.896|-2215.221|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -1.127|   -1.127|-2198.517|-2214.845|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D    |
|  -1.127|   -1.127|-2198.434|-2214.762|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -1.127|   -1.127|-2198.414|-2214.743|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -1.127|   -1.127|-2197.965|-2214.296|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
|  -1.127|   -1.127|-2197.474|-2213.805|    54.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
|  -1.127|   -1.127|-2197.451|-2213.782|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
|  -1.127|   -1.127|-2197.442|-2213.773|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
|  -1.127|   -1.127|-2197.430|-2213.761|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
|  -1.127|   -1.127|-2197.120|-2213.451|    54.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_5_/D   |
|  -1.127|   -1.127|-2197.005|-2213.336|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -1.127|   -1.127|-2196.983|-2213.314|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -1.127|   -1.127|-2196.109|-2212.440|    54.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -1.127|   -1.127|-2195.682|-2212.016|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -1.127|   -1.127|-2195.552|-2211.888|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -1.127|   -1.127|-2195.542|-2211.878|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -1.127|   -1.127|-2194.719|-2211.055|    54.65%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2194.640|-2210.976|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2194.617|-2210.953|    54.65%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2194.470|-2210.806|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2194.451|-2210.787|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2194.182|-2210.519|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2194.118|-2210.456|    54.66%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2193.948|-2210.286|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.127|   -1.127|-2193.879|-2210.217|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.127|   -1.127|-2193.841|-2210.178|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.127|   -1.127|-2193.341|-2209.678|    54.66%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.127|   -1.127|-2193.264|-2209.602|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_4_/D   |
|  -1.127|   -1.127|-2192.969|-2209.307|    54.67%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2192.795|-2209.133|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2192.451|-2208.789|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2191.761|-2208.099|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -1.127|   -1.127|-2191.152|-2207.489|    54.67%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -1.127|   -1.127|-2190.146|-2206.483|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -1.127|   -1.127|-2189.954|-2206.293|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -1.127|   -1.127|-2189.882|-2206.221|    54.67%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -1.127|   -1.127|-2189.431|-2205.775|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
|  -1.127|   -1.127|-2189.393|-2205.738|    54.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
|  -1.127|   -1.127|-2189.387|-2205.732|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
|  -1.127|   -1.127|-2189.387|-2205.732|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
|  -1.127|   -1.127|-2189.385|-2205.730|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
|  -1.127|   -1.127|-2188.212|-2204.565|    54.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -1.127|   -1.127|-2187.505|-2203.858|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_3_/D   |
|  -1.127|   -1.127|-2185.623|-2201.976|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2184.591|-2200.947|    54.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_3_/D   |
|  -1.127|   -1.127|-2183.850|-2200.207|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2183.737|-2200.095|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2181.936|-2198.295|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
|  -1.127|   -1.127|-2181.568|-2197.926|    54.69%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2181.529|-2197.887|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2180.597|-2196.956|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2180.584|-2196.943|    54.70%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2180.203|-2196.561|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2179.762|-2196.121|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
|  -1.127|   -1.127|-2179.574|-2195.932|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
|  -1.127|   -1.127|-2179.237|-2195.596|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2179.183|-2195.542|    54.71%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2179.164|-2195.523|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2178.857|-2195.216|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2178.705|-2195.064|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2178.605|-2194.964|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2178.408|-2194.767|    54.71%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2178.154|-2194.513|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2178.153|-2194.512|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -1.127|   -1.127|-2177.664|-2194.023|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2177.371|-2193.729|    54.71%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
|  -1.127|   -1.127|-2177.303|-2193.662|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
|  -1.127|   -1.127|-2177.250|-2193.610|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
|  -1.127|   -1.127|-2177.209|-2193.570|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
|  -1.127|   -1.127|-2177.207|-2193.568|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
|  -1.127|   -1.127|-2177.177|-2193.538|    54.72%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -1.127|   -1.127|-2175.855|-2192.216|    54.73%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2175.434|-2191.795|    54.74%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2175.349|-2191.710|    54.74%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2175.127|-2191.488|    54.74%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2174.930|-2191.291|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -1.127|   -1.127|-2174.916|-2191.277|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_3_/D   |
|  -1.127|   -1.127|-2174.911|-2191.272|    54.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_3_/D   |
|  -1.127|   -1.127|-2174.902|-2191.263|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -1.127|   -1.127|-2174.740|-2191.102|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -1.127|   -1.127|-2174.613|-2190.973|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
|  -1.127|   -1.127|-2174.400|-2190.761|    54.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -1.127|   -1.127|-2173.193|-2189.554|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.127|   -1.127|-2173.040|-2189.406|    54.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.127|   -1.127|-2172.849|-2189.218|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -1.127|   -1.127|-2172.774|-2189.145|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -1.127|   -1.127|-2172.319|-2188.690|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.127|   -1.127|-2172.290|-2188.662|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.127|   -1.127|-2172.194|-2188.565|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.127|   -1.127|-2171.903|-2188.274|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.127|   -1.127|-2171.236|-2187.610|    54.76%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -1.127|   -1.127|-2170.792|-2187.171|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
|  -1.127|   -1.127|-2170.621|-2187.009|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
|  -1.127|   -1.127|-2170.264|-2186.653|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -1.127|   -1.127|-2169.881|-2186.270|    54.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -1.127|   -1.127|-2169.527|-2185.915|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
|  -1.127|   -1.127|-2169.455|-2185.844|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
|  -1.127|   -1.127|-2169.331|-2185.728|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -1.127|   -1.127|-2169.181|-2185.578|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -1.127|   -1.127|-2169.051|-2185.448|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -1.127|   -1.127|-2168.877|-2185.274|    54.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -1.127|   -1.127|-2168.788|-2185.185|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -1.127|   -1.127|-2168.740|-2185.137|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
|  -1.127|   -1.127|-2167.120|-2183.517|    54.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -1.127|   -1.127|-2166.909|-2183.306|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -1.127|   -1.127|-2165.585|-2181.982|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
|  -1.127|   -1.127|-2165.329|-2181.726|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
|  -1.127|   -1.127|-2165.212|-2181.612|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.127|   -1.127|-2164.994|-2181.393|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.127|   -1.127|-2164.846|-2181.245|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.127|   -1.127|-2164.748|-2181.147|    54.78%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.127|   -1.127|-2164.728|-2181.127|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.127|   -1.127|-2164.679|-2181.078|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D    |
|  -1.127|   -1.127|-2164.337|-2180.737|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
|  -1.127|   -1.127|-2164.091|-2180.490|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
|  -1.127|   -1.127|-2163.684|-2180.091|    54.78%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_1_/D   |
|  -1.127|   -1.127|-2162.938|-2179.351|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
|  -1.127|   -1.127|-2162.645|-2179.058|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D    |
|  -1.127|   -1.127|-2162.627|-2179.044|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D    |
|  -1.127|   -1.127|-2162.593|-2179.009|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D    |
|  -1.127|   -1.127|-2162.055|-2178.474|    54.79%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
|  -1.127|   -1.127|-2161.640|-2178.060|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
|  -1.127|   -1.127|-2161.501|-2177.921|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
|  -1.127|   -1.127|-2161.482|-2177.902|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
|  -1.127|   -1.127|-2161.116|-2177.535|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -1.127|   -1.127|-2161.109|-2177.529|    54.80%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -1.127|   -1.127|-2161.029|-2177.448|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D   |
|  -1.127|   -1.127|-2160.979|-2177.398|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D   |
|  -1.127|   -1.127|-2160.956|-2177.375|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D   |
|  -1.127|   -1.127|-2160.937|-2177.356|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
|  -1.127|   -1.127|-2159.863|-2176.282|    54.80%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_0_/D    |
|  -1.127|   -1.127|-2159.193|-2175.626|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.127|   -1.127|-2159.160|-2175.597|    54.80%|   0:00:00.0| 1922.7M|        NA|       NA| NA                                                 |
|  -1.127|   -1.127|-2159.160|-2175.597|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:14 real=0:05:14 mem=1922.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:14 real=0:05:14 mem=1922.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.077|  -17.023|
|reg2reg   |-1.127|-2159.160|
|HEPG      |-1.127|-2159.160|
|All Paths |-1.127|-2175.597|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -2175.597 Density 54.80
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:30.8/0:41:21.3 (0.6), mem = 1922.7M
(I,S,L,T): WC_VIEW: 135.091, 49.6743, 2.11559, 186.881
Reclaim Optimization WNS Slack -1.127  TNS Slack -2175.597 Density 54.80
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    54.80%|        -|  -1.127|-2175.597|   0:00:00.0| 1922.7M|
|    54.76%|       49|  -1.127|-2178.108|   0:00:03.0| 1922.7M|
|    54.48%|     1035|  -1.120|-2178.972|   0:00:14.0| 1922.7M|
|    54.48%|        0|  -1.120|-2178.972|   0:00:01.0| 1922.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.120  TNS Slack -2178.972 Density 54.48
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.7) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 134.633, 49.3518, 2.09674, 186.082
*** AreaOpt [finish] : cpu/real = 0:00:20.0/0:00:19.9 (1.0), totSession cpu/real = 0:25:50.7/0:41:41.2 (0.6), mem = 1922.7M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1916.73M, totSessionCpu=0:25:51).
** GigaOpt Optimizer WNS Slack -1.120 TNS Slack -2178.972 Density 54.48
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.077|  -16.986|
|reg2reg   |-1.120|-2162.547|
|HEPG      |-1.120|-2162.547|
|All Paths |-1.120|-2178.972|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:35 real=0:05:35 mem=1916.7M) ***

(I,S,L,T): WC_VIEW: 134.633, 49.3518, 2.09674, 186.082
*** SetupOpt [finish] : cpu/real = 0:05:48.0/0:05:47.5 (1.0), totSession cpu/real = 0:25:51.8/0:41:42.2 (0.6), mem = 1881.7M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1872.03 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.03 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45467  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45457 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45457 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.943002e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-13)           (14-19)           (20-26)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        85( 0.07%)        58( 0.05%)        46( 0.04%)         5( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              107( 0.01%)        58( 0.01%)        46( 0.01%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
Early Global Route congestion estimation runtime: 1.37 seconds, mem = 1887.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.3, real=0:00:07.0)***
Iteration  8: Total net bbox = 9.162e+05 (5.10e+05 4.06e+05)
              Est.  stn bbox = 1.114e+06 (6.00e+05 5.15e+05)
              cpu = 0:00:40.3 real = 0:00:40.0 mem = 2139.8M
Iteration  9: Total net bbox = 9.199e+05 (5.12e+05 4.08e+05)
              Est.  stn bbox = 1.120e+06 (6.03e+05 5.17e+05)
              cpu = 0:01:05 real = 0:01:05 mem = 2124.4M
Iteration 10: Total net bbox = 9.157e+05 (5.04e+05 4.12e+05)
              Est.  stn bbox = 1.114e+06 (5.94e+05 5.20e+05)
              cpu = 0:00:46.2 real = 0:00:46.0 mem = 2124.2M
Iteration 11: Total net bbox = 9.171e+05 (4.95e+05 4.22e+05)
              Est.  stn bbox = 1.113e+06 (5.84e+05 5.29e+05)
              cpu = 0:00:38.5 real = 0:00:38.0 mem = 2126.9M
Iteration 12: Total net bbox = 9.216e+05 (4.98e+05 4.23e+05)
              Est.  stn bbox = 1.118e+06 (5.88e+05 5.30e+05)
              cpu = 0:00:19.1 real = 0:00:19.0 mem = 2133.5M
Move report: Timing Driven Placement moves 41239 insts, mean move: 12.06 um, max move: 120.62 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_796_0): (501.40, 213.40) --> (383.36, 215.97)

Finished Incremental Placement (cpu=0:03:51, real=0:03:51, mem=2129.1M)
*** Starting refinePlace (0:29:45 mem=2133.5M) ***
Total net bbox length = 9.189e+05 (4.945e+05 4.245e+05) (ext = 4.217e+04)
Move report: Detail placement moves 41239 insts, mean move: 0.93 um, max move: 32.37 um
	Max move on inst (kmem_instance/FE_OFC1054_N258): (95.93, 260.91) --> (127.60, 260.20)
	Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2133.5MB
Summary Report:
Instances move: 41239 (out of 41239 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 32.37 um (Instance: kmem_instance/FE_OFC1054_N258) (95.9345, 260.908) -> (127.6, 260.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 8.925e+05 (4.658e+05 4.267e+05) (ext = 4.220e+04)
Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 2133.5MB
*** Finished refinePlace (0:29:52 mem=2133.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2133.51 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2133.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45467  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45467 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45467 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018949e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.00%)         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2133.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 155735
[NR-eGR]     M2  (2V) length: 3.733917e+05um, number of vias: 229622
[NR-eGR]     M3  (3H) length: 4.132105e+05um, number of vias: 11921
[NR-eGR]     M4  (4V) length: 1.220384e+05um, number of vias: 4323
[NR-eGR]     M5  (5H) length: 1.259528e+05um, number of vias: 426
[NR-eGR]     M6  (6V) length: 1.076188e+04um, number of vias: 20
[NR-eGR]     M7  (7H) length: 9.738000e+02um, number of vias: 18
[NR-eGR]     M8  (8V) length: 1.320000e+02um, number of vias: 0
[NR-eGR] Total length: 1.046461e+06um, number of vias: 402065
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.184750e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.13 seconds, mem = 2059.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:02, real=0:04:02)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2055.1M)
Extraction called for design 'core' of instances=41239 and nets=45675 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2055.105M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:20:19, real = 0:20:17, mem = 1420.7M, totSessionCpu=0:29:57 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1887.44)
Total number of fetched objects 45489
End delay calculation. (MEM=1946.65 CPU=0:00:08.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1946.65 CPU=0:00:11.0 REAL=0:00:11.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.184
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:14.9/0:46:05.0 (0.7), mem = 1946.7M
(I,S,L,T): WC_VIEW: 134.678, 50.329, 2.09674, 187.103
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 202 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -2284.132 Density 54.48
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.084|  -29.796|
|reg2reg   |-1.183|-2255.427|
|HEPG      |-1.183|-2255.427|
|All Paths |-1.183|-2284.132|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.183|   -1.183|-2255.427|-2284.132|    54.48%|   0:00:00.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -1.164|   -1.164|-2250.795|-2279.500|    54.48%|   0:00:01.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -1.156|   -1.156|-2245.215|-2273.920|    54.48%|   0:00:01.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.149|   -1.149|-2241.587|-2270.293|    54.49%|   0:00:01.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -1.141|   -1.141|-2232.911|-2261.616|    54.50%|   0:00:03.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -1.140|   -1.140|-2225.557|-2254.262|    54.52%|   0:00:17.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.131|   -1.131|-2222.224|-2250.930|    54.52%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -1.130|   -1.130|-2213.431|-2242.137|    54.54%|   0:00:30.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.128|   -1.128|-2212.306|-2241.011|    54.55%|   0:00:12.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.121|   -1.121|-2210.655|-2239.360|    54.56%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -1.122|   -1.122|-2203.631|-2232.358|    54.59%|   0:00:50.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -1.120|   -1.120|-2202.386|-2231.115|    54.59%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -1.120|   -1.120|-2199.020|-2227.748|    54.59%|   0:00:18.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -1.114|   -1.114|-2198.152|-2226.880|    54.60%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.113|   -1.113|-2193.325|-2222.053|    54.63%|   0:02:24.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
|  -1.112|   -1.112|-2189.308|-2218.052|    54.63%|   0:00:43.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -1.112|   -1.112|-2188.810|-2217.554|    54.63%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -1.112|   -1.112|-2188.807|-2217.551|    54.63%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -1.106|   -1.106|-2187.631|-2216.375|    54.65%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.106|   -1.106|-2185.725|-2214.490|    54.66%|   0:00:06.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.106|   -1.106|-2185.668|-2214.433|    54.66%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.101|   -1.101|-2181.178|-2209.943|    54.71%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -1.101|   -1.101|-2177.746|-2206.546|    54.72%|   0:00:04.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -1.099|   -1.099|-2173.243|-2202.042|    54.79%|   0:00:07.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.099|   -1.099|-2172.335|-2201.134|    54.79%|   0:00:25.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.099|   -1.099|-2172.322|-2201.122|    54.79%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.096|   -1.096|-2169.759|-2198.558|    54.84%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.096|   -1.096|-2168.962|-2197.761|    54.84%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.096|   -1.096|-2168.546|-2197.345|    54.84%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.095|   -1.095|-2167.078|-2195.877|    54.87%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -1.095|   -1.095|-2166.774|-2195.573|    54.87%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -1.091|   -1.091|-2165.249|-2194.048|    54.89%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.091|   -1.091|-2163.032|-2191.831|    54.90%|   0:00:05.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.091|   -1.091|-2162.577|-2191.376|    54.91%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
|  -1.090|   -1.090|-2160.403|-2189.203|    54.95%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.090|   -1.090|-2159.957|-2188.756|    54.96%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.090|   -1.090|-2159.927|-2188.727|    54.96%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.088|   -1.088|-2157.770|-2186.569|    54.98%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.089|   -1.089|-2157.433|-2186.244|    54.98%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.086|   -1.086|-2156.614|-2185.425|    54.99%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_18_/D   |
|  -1.086|   -1.086|-2155.772|-2184.583|    54.99%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_18_/D   |
|  -1.085|   -1.085|-2152.880|-2181.695|    55.05%|   0:00:05.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
|  -1.085|   -1.085|-2152.665|-2181.480|    55.05%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
|  -1.084|   -1.084|-2151.646|-2180.465|    55.08%|   0:00:08.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -1.084|   -1.084|-2151.510|-2180.329|    55.08%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -1.083|   -1.083|-2151.140|-2179.959|    55.10%|   0:00:03.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -1.082|   -1.082|-2150.701|-2179.522|    55.11%|   0:00:03.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -1.082|   -1.082|-2149.697|-2178.518|    55.11%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -1.081|   -1.081|-2148.280|-2177.101|    55.13%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -1.081|   -1.081|-2146.658|-2175.495|    55.14%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -1.081|   -1.081|-2145.658|-2174.495|    55.16%|   0:00:04.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.079|   -1.079|-2144.582|-2173.419|    55.18%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.079|   -1.079|-2144.029|-2172.865|    55.18%|   0:00:03.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.079|   -1.079|-2144.021|-2172.857|    55.18%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -1.078|   -1.078|-2142.998|-2171.855|    55.22%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_13_/D  |
|  -1.078|   -1.078|-2142.749|-2171.605|    55.22%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_13_/D  |
|  -1.077|   -1.077|-2142.004|-2170.860|    55.24%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.077|   -1.077|-2141.672|-2170.528|    55.24%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.076|   -1.076|-2140.590|-2169.446|    55.26%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.076|   -1.076|-2140.125|-2168.982|    55.26%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.075|   -1.075|-2139.723|-2168.580|    55.28%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -1.073|   -1.073|-2139.111|-2167.967|    55.28%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.073|   -1.073|-2138.809|-2167.666|    55.28%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.073|   -1.073|-2138.603|-2167.459|    55.28%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.072|   -1.072|-2137.741|-2166.597|    55.33%|   0:00:07.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.072|   -1.072|-2136.617|-2165.473|    55.33%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.072|   -1.072|-2136.561|-2165.417|    55.33%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -1.068|   -1.068|-2135.600|-2164.457|    55.35%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -1.068|   -1.068|-2135.255|-2164.112|    55.36%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -1.068|   -1.068|-2135.049|-2163.923|    55.36%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -1.068|   -1.068|-2133.735|-2162.609|    55.41%|   0:00:04.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_17_/D  |
|  -1.067|   -1.067|-2132.115|-2160.989|    55.43%|   0:00:10.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -1.067|   -1.067|-2131.941|-2160.814|    55.43%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -1.066|   -1.066|-2131.019|-2159.892|    55.45%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.066|   -1.066|-2130.446|-2159.319|    55.46%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.065|   -1.065|-2129.034|-2157.908|    55.48%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.065|   -1.065|-2128.661|-2157.534|    55.48%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.065|   -1.065|-2128.647|-2157.520|    55.48%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.064|   -1.064|-2127.992|-2156.865|    55.50%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -1.062|   -1.062|-2127.625|-2156.499|    55.51%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.064|   -1.064|-2127.224|-2156.108|    55.51%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.062|   -1.062|-2126.948|-2155.833|    55.52%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -1.061|   -1.061|-2125.908|-2154.792|    55.54%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.061|   -1.061|-2125.014|-2153.903|    55.55%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.061|   -1.061|-2125.009|-2153.898|    55.55%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.059|   -1.059|-2123.480|-2152.369|    55.57%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -1.059|   -1.059|-2122.942|-2151.844|    55.58%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -1.058|   -1.058|-2121.109|-2150.012|    55.61%|   0:00:11.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -1.056|   -1.056|-2120.137|-2149.040|    55.62%|   0:00:21.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.056|   -1.056|-2118.617|-2147.520|    55.62%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_12_/D  |
|  -1.056|   -1.056|-2118.168|-2147.071|    55.62%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.054|   -1.054|-2117.936|-2146.840|    55.62%|   0:00:14.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.053|   -1.053|-2116.896|-2145.816|    55.63%|   0:00:24.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.052|   -1.052|-2115.615|-2144.534|    55.63%|   0:00:24.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -1.052|   -1.052|-2114.448|-2143.368|    55.64%|   0:00:51.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.051|   -1.051|-2113.552|-2142.472|    55.64%|   0:00:14.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.051|   -1.051|-2113.224|-2142.144|    55.64%|   0:00:12.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.051|   -1.051|-2113.067|-2141.987|    55.64%|   0:00:01.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.051|   -1.051|-2111.577|-2140.498|    55.73%|   0:00:02.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -1.050|   -1.050|-2108.694|-2137.615|    55.73%|   0:00:32.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2107.904|-2136.835|    55.73%|   0:00:13.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -1.048|   -1.048|-2106.892|-2135.843|    55.73%|   0:00:10.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.047|   -1.047|-2106.478|-2135.447|    55.74%|   0:00:19.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.046|   -1.046|-2105.095|-2134.064|    55.75%|   0:00:28.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -1.045|   -1.045|-2103.781|-2132.767|    55.75%|   0:00:39.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-2103.431|-2132.430|    55.75%|   0:00:16.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-2103.097|-2132.096|    55.75%|   0:00:00.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.044|   -1.044|-2101.202|-2130.203|    55.83%|   0:00:04.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.043|   -1.043|-2099.873|-2128.874|    55.83%|   0:00:20.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.043|   -1.043|-2097.690|-2126.701|    55.84%|   0:00:29.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.043|   -1.043|-2097.399|-2126.409|    55.84%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.046|   -1.046|-2096.677|-2125.688|    55.90%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.045|   -1.045|-2097.099|-2126.109|    55.90%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.042|   -1.042|-2096.930|-2125.940|    55.91%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.041|   -1.041|-2095.978|-2124.988|    55.91%|   0:00:22.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.041|   -1.041|-2094.971|-2123.982|    55.91%|   0:00:22.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.040|   -1.040|-2094.025|-2123.035|    55.97%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -1.042|   -1.042|-2093.650|-2122.660|    55.97%|   0:00:19.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.040|   -1.040|-2093.468|-2122.478|    55.97%|   0:00:00.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.039|   -1.039|-2093.377|-2122.388|    55.97%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.039|   -1.039|-2093.056|-2122.085|    55.97%|   0:00:14.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.039|   -1.039|-2092.982|-2122.010|    55.98%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.038|   -1.038|-2091.758|-2120.786|    56.05%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.038|   -1.038|-2090.743|-2119.795|    56.05%|   0:00:52.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.038|   -1.038|-2090.538|-2119.590|    56.05%|   0:00:10.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.038|   -1.038|-2090.003|-2119.054|    56.11%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.037|   -1.037|-2089.855|-2118.906|    56.12%|   0:00:00.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.038|   -1.038|-2089.042|-2118.111|    56.12%|   0:00:20.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -1.037|   -1.037|-2088.940|-2118.008|    56.12%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.037|   -1.037|-2088.919|-2117.987|    56.12%|   0:00:00.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.036|   -1.036|-2088.518|-2117.586|    56.16%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.036|   -1.036|-2087.798|-2116.866|    56.16%|   0:00:26.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.036|   -1.036|-2087.181|-2116.249|    56.19%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -1.035|   -1.035|-2086.475|-2115.543|    56.20%|   0:00:03.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.035|   -1.035|-2085.854|-2114.921|    56.20%|   0:00:07.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.034|   -1.034|-2085.866|-2114.934|    56.23%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.034|   -1.034|-2085.108|-2114.220|    56.23%|   0:00:14.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.035|   -1.035|-2084.207|-2113.322|    56.23%|   0:00:51.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.033|   -1.033|-2083.508|-2112.622|    56.26%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.034|   -1.034|-2082.777|-2111.892|    56.31%|   0:00:09.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.032|   -1.032|-2082.644|-2111.758|    56.32%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -1.032|   -1.032|-2081.445|-2110.560|    56.32%|   0:00:28.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -1.031|   -1.031|-2080.440|-2109.555|    56.36%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.031|   -1.031|-2079.431|-2108.547|    56.36%|   0:00:29.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.030|   -1.030|-2079.257|-2108.374|    56.37%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -1.030|   -1.030|-2077.621|-2106.738|    56.38%|   0:00:45.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.030|   -1.030|-2077.568|-2106.685|    56.38%|   0:00:07.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.029|   -1.029|-2077.053|-2106.170|    56.42%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.029|   -1.029|-2076.010|-2105.127|    56.42%|   0:00:58.0| 2002.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.029|   -1.029|-2075.723|-2104.840|    56.42%|   0:00:00.0| 2002.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.028|   -1.028|-2075.921|-2105.038|    56.45%|   0:00:02.0| 2002.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -1.028|   -1.028|-2075.414|-2104.531|    56.45%|   0:00:27.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.028|   -1.028|-2075.389|-2104.506|    56.45%|   0:00:03.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.028|   -1.028|-2075.346|-2104.463|    56.49%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.028|   -1.028|-2074.486|-2103.602|    56.49%|   0:00:31.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.028|   -1.028|-2074.414|-2103.530|    56.49%|   0:00:01.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.027|   -1.027|-2074.112|-2103.229|    56.52%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.026|   -1.026|-2073.193|-2102.314|    56.53%|   0:00:45.0| 2008.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.026|   -1.026|-2073.182|-2102.302|    56.53%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.026|   -1.026|-2072.853|-2101.974|    56.56%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.026|   -1.026|-2071.935|-2101.056|    56.56%|   0:01:02.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.026|   -1.026|-2071.508|-2100.629|    56.56%|   0:00:01.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.025|   -1.025|-2070.979|-2100.100|    56.59%|   0:00:02.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -1.025|   -1.025|-2068.172|-2097.293|    56.59%|   0:00:33.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.025|   -1.025|-2068.057|-2097.178|    56.59%|   0:00:01.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.024|   -1.024|-2067.463|-2096.584|    56.62%|   0:00:02.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -1.024|   -1.024|-2066.298|-2095.437|    56.63%|   0:00:42.0| 2019.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.023|   -1.023|-2066.568|-2095.708|    56.66%|   0:00:07.0| 2019.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.023|   -1.023|-2064.819|-2093.958|    56.66%|   0:00:29.0| 2021.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.023|   -1.023|-2064.677|-2093.818|    56.67%|   0:00:07.0| 2021.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.022|   -1.022|-2064.145|-2093.289|    56.69%|   0:00:02.0| 2021.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -1.022|   -1.022|-2063.798|-2092.941|    56.70%|   0:00:49.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.021|   -1.021|-2063.147|-2092.291|    56.72%|   0:00:03.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.021|   -1.021|-2062.669|-2091.817|    56.79%|   0:00:26.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.020|   -1.020|-2062.344|-2091.509|    56.82%|   0:00:06.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -1.020|   -1.020|-2061.737|-2090.901|    56.83%|   0:00:35.0| 2024.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.020|   -1.020|-2061.665|-2090.829|    56.83%|   0:00:01.0| 2025.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.020|   -1.020|-2061.321|-2090.504|    56.86%|   0:00:02.0| 2026.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.019|   -1.019|-2061.610|-2090.793|    56.89%|   0:00:21.0| 2028.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.019|   -1.019|-2060.507|-2089.701|    56.89%|   0:00:19.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.019|   -1.019|-2060.473|-2089.667|    56.89%|   0:00:07.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.019|   -1.019|-2059.866|-2089.059|    56.91%|   0:00:01.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.019|   -1.019|-2059.826|-2089.019|    56.91%|   0:00:01.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.020|   -1.020|-2059.683|-2088.878|    56.94%|   0:00:05.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.018|   -1.018|-2059.447|-2088.642|    56.97%|   0:00:02.0| 2034.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.018|   -1.018|-2058.686|-2087.884|    56.97%|   0:00:30.0| 2035.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.018|   -1.018|-2058.561|-2087.759|    57.00%|   0:00:03.0| 2035.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.018|   -1.018|-2058.444|-2087.642|    57.01%|   0:00:01.0| 2035.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.017|   -1.017|-2057.425|-2086.623|    57.02%|   0:00:06.0| 2037.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.016|   -1.016|-2056.334|-2085.534|    57.02%|   0:00:47.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.016|   -1.016|-2055.978|-2085.177|    57.02%|   0:00:04.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.016|   -1.016|-2055.243|-2084.461|    57.07%|   0:00:03.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.016|   -1.016|-2054.144|-2083.362|    57.07%|   0:01:05.0| 2041.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.015|   -1.015|-2054.121|-2083.340|    57.08%|   0:00:04.0| 2038.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -1.015|   -1.015|-2053.845|-2083.063|    57.11%|   0:00:06.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.015|   -1.015|-2053.638|-2082.856|    57.11%|   0:00:36.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.015|   -1.015|-2053.486|-2082.722|    57.13%|   0:00:02.0| 2040.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.015|   -1.015|-2053.479|-2082.716|    57.13%|   0:00:01.0| 2040.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.015|   -1.015|-2053.120|-2082.413|    57.18%|   0:00:11.0| 2042.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.015|   -1.015|-2052.083|-2081.377|    57.22%|   0:00:05.0| 2042.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.015|   -1.015|-2052.327|-2081.624|    57.26%|   0:00:05.0| 2046.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:34:33 real=0:34:31 mem=2046.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.084|   -1.015| -30.454|-2081.624|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
|  -0.067|   -1.015| -29.072|-2080.242|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_98_/E                                         |
|  -0.060|   -1.015| -21.178|-2072.311|    57.26%|   0:00:01.0| 2046.8M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q9_reg_16_/D   |
|  -0.051|   -1.015| -19.524|-2071.207|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
|  -0.044|   -1.015| -18.325|-2070.319|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_116_/D                         |
|  -0.036|   -1.015| -14.521|-2066.489|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
|  -0.033|   -1.015|  -8.062|-2060.116|    57.27%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q8_reg_0_/D    |
|  -0.032|   -1.015|  -4.902|-2057.050|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
|  -0.034|   -1.015|  -4.800|-2056.948|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_116_/D                         |
|  -0.023|   -1.015|  -4.778|-2056.925|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| kmem_instance/Q_reg_61_/D                          |
|  -0.021|   -1.015|  -1.790|-2054.047|    57.27%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.013|   -1.015|  -1.753|-2053.977|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
|  -0.013|   -1.015|  -0.188|-2052.486|    57.28%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
|  -0.005|   -1.015|  -0.142|-2052.440|    57.28%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|   0.001|   -1.015|   0.000|-2052.303|    57.29%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_53_/E                                           |
|   0.008|   -1.015|   0.000|-2052.303|    57.29%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| out[41]                                            |
|   0.011|   -1.015|   0.000|-2052.285|    57.30%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| kmem_instance/memory1_reg_11_/E                    |
|   0.018|   -1.015|   0.000|-2052.285|    57.30%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| out[31]                                            |
|   0.018|   -1.015|   0.000|-2052.285|    57.30%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| out[31]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=2123.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:34:40 real=0:34:38 mem=2123.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.015|-2052.285|
|HEPG      |-1.015|-2052.285|
|All Paths |-1.015|-2052.285|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.015 TNS Slack -2052.285 Density 57.30
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:07.7/1:20:55.7 (0.8), mem = 2123.1M
(I,S,L,T): WC_VIEW: 139.897, 53.5362, 2.25343, 195.687
Reclaim Optimization WNS Slack -1.015  TNS Slack -2052.285 Density 57.30
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    57.30%|        -|  -1.015|-2052.285|   0:00:00.0| 2123.1M|
|    57.25%|       93|  -1.015|-2052.230|   0:00:03.0| 2123.1M|
|    56.99%|     1048|  -1.015|-2051.475|   0:00:15.0| 2123.1M|
|    56.99%|       12|  -1.015|-2051.475|   0:00:01.0| 2123.1M|
|    56.99%|        0|  -1.015|-2051.475|   0:00:00.0| 2123.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.015  TNS Slack -2051.475 Density 56.99
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:21.8) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 139.504, 53.2781, 2.23351, 195.016
*** AreaOpt [finish] : cpu/real = 0:00:22.1/0:00:22.0 (1.0), totSession cpu/real = 1:05:29.8/1:21:17.7 (0.8), mem = 2123.1M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=2047.07M, totSessionCpu=1:05:30).
*** Starting refinePlace (1:05:30 mem=2047.1M) ***
Total net bbox length = 9.019e+05 (4.725e+05 4.294e+05) (ext = 4.220e+04)
Move report: Timing Driven Placement moves 13826 insts, mean move: 3.50 um, max move: 30.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3616_0): (249.60, 478.00) --> (260.20, 458.20)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 2192.0MB
Move report: Detail placement moves 9635 insts, mean move: 0.68 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2123): (227.40, 388.00) --> (229.20, 384.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2192.0MB
Summary Report:
Instances move: 18982 (out of 42604 movable)
Instances flipped: 134
Mean displacement: 2.81 um
Max displacement: 31.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3616_0) (249.6, 478) -> (260.8, 458.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Total net bbox length = 9.179e+05 (4.867e+05 4.312e+05) (ext = 4.220e+04)
Runtime: CPU: 0:00:12.2 REAL: 0:00:12.0 MEM: 2192.0MB
*** Finished refinePlace (1:05:43 mem=2192.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2192.0M)


Density : 0.5699
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.8 real=0:00:14.0 mem=2192.0M) ***
** GigaOpt Optimizer WNS Slack -1.029 TNS Slack -2054.914 Density 56.99
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.000|    0.000|
|reg2reg   |-1.029|-2054.914|
|HEPG      |-1.029|-2054.914|
|All Paths |-1.029|-2054.914|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.029|   -1.029|-2054.914|-2054.914|    56.99%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.022|   -1.022|-2053.228|-2053.228|    56.99%|   0:01:24.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.022|   -1.022|-2053.220|-2053.220|    56.99%|   0:00:26.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.018|   -1.018|-2052.584|-2052.584|    57.02%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.016|   -1.016|-2051.058|-2051.058|    57.02%|   0:07:06.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.016|   -1.016|-2050.733|-2050.733|    57.03%|   0:03:47.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.016|   -1.016|-2050.651|-2050.651|    57.03%|   0:00:27.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.016|   -1.016|-2047.825|-2047.825|    57.23%|   0:00:07.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.024|   -1.024|-2046.244|-2046.244|    57.27%|   0:00:10.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.015|   -1.015|-2046.131|-2046.131|    57.27%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.014|   -1.014|-2045.195|-2045.195|    57.28%|   0:01:51.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.014|   -1.014|-2045.050|-2045.050|    57.27%|   0:01:34.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.014|   -1.014|-2045.005|-2045.005|    57.27%|   0:00:06.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -1.010|   -1.010|-2043.009|-2043.009|    57.36%|   0:00:03.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.010|   -1.010|-2041.955|-2041.955|    57.36%|   0:07:21.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.010|   -1.010|-2041.209|-2041.209|    57.37%|   0:00:55.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.009|   -1.009|-2039.409|-2039.409|    57.59%|   0:00:12.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.009|   -1.009|-2039.135|-2039.135|    57.59%|   0:01:17.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.009|   -1.009|-2039.033|-2039.033|    57.59%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.008|   -1.008|-2037.323|-2037.323|    57.68%|   0:00:05.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2036.901|-2036.901|    57.74%|   0:00:20.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2036.701|-2036.701|    57.74%|   0:01:13.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2036.580|-2036.580|    57.74%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2035.558|-2035.558|    57.84%|   0:00:03.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -1.006|   -1.006|-2035.408|-2035.408|    57.85%|   0:00:05.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.006|   -1.006|-2034.558|-2034.558|    57.85%|   0:01:31.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.006|   -1.006|-2033.822|-2033.822|    57.93%|   0:00:06.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.006|   -1.006|-2033.466|-2033.466|    57.95%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.006|   -1.006|-2032.780|-2032.780|    58.02%|   0:01:24.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2031.905|-2031.905|    58.07%|   0:00:31.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2031.881|-2031.881|    58.08%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2031.843|-2031.843|    58.08%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2031.429|-2031.429|    58.11%|   0:00:02.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2031.327|-2031.327|    58.13%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.007|   -1.007|-2031.327|-2031.327|    58.13%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:32:13 real=0:32:10 mem=2192.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -1.007|   0.000|-2031.327|    58.13%|   0:00:00.0| 2192.0M|   WC_VIEW|  default| kmem_instance/Q_reg_42_/D                          |
|   0.004|   -1.007|   0.000|-2031.327|    58.13%|   0:00:00.0| 2249.2M|   WC_VIEW|  default| out[9]                                             |
|   0.012|   -1.007|   0.000|-2031.327|    58.13%|   0:00:01.0| 2249.2M|   WC_VIEW|  default| out[152]                                           |
|   0.017|   -1.007|   0.000|-2031.278|    58.14%|   0:00:02.0| 2249.2M|   WC_VIEW|  default| out[83]                                            |
|   0.017|   -1.007|   0.000|-2031.278|    58.14%|   0:00:00.0| 2249.2M|   WC_VIEW|  default| out[83]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=2249.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:32:16 real=0:32:14 mem=2249.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-1.007|-2031.278|
|HEPG      |-1.007|-2031.278|
|All Paths |-1.007|-2031.278|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.007 TNS Slack -2031.278 Density 58.14
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:00.6/1:53:46.4 (0.9), mem = 2249.2M
(I,S,L,T): WC_VIEW: 141.28, 54.9507, 2.29134, 198.522
Reclaim Optimization WNS Slack -1.007  TNS Slack -2031.278 Density 58.14
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    58.14%|        -|  -1.007|-2031.278|   0:00:00.0| 2249.2M|
|    58.11%|       63|  -1.007|-2031.709|   0:00:04.0| 2249.2M|
|    57.88%|     1027|  -1.006|-2031.666|   0:00:14.0| 2249.2M|
|    57.88%|        7|  -1.006|-2031.671|   0:00:01.0| 2249.2M|
|    57.88%|        0|  -1.006|-2031.671|   0:00:00.0| 2249.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.006  TNS Slack -2031.671 Density 57.88
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 691 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:21.0) (real = 0:00:21.0) **
(I,S,L,T): WC_VIEW: 140.906, 54.6949, 2.27456, 197.875
*** AreaOpt [finish] : cpu/real = 0:00:21.3/0:00:21.2 (1.0), totSession cpu/real = 1:38:21.9/1:54:07.6 (0.9), mem = 2249.2M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=2153.24M, totSessionCpu=1:38:22).
*** Starting refinePlace (1:38:22 mem=2153.2M) ***
Total net bbox length = 9.258e+05 (4.910e+05 4.348e+05) (ext = 4.220e+04)
Move report: Timing Driven Placement moves 18154 insts, mean move: 3.38 um, max move: 38.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6578_0): (440.40, 578.80) --> (456.80, 600.40)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:11.0 MEM: 2299.7MB
Move report: Detail placement moves 8820 insts, mean move: 0.60 um, max move: 6.00 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7156_0): (483.80, 134.20) --> (488.00, 132.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2299.7MB
Summary Report:
Instances move: 21053 (out of 44001 movable)
Instances flipped: 114
Mean displacement: 3.06 um
Max displacement: 38.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6578_0) (440.4, 578.8) -> (456.8, 600.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.333e+05 (4.984e+05 4.349e+05) (ext = 4.220e+04)
Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 2299.7MB
*** Finished refinePlace (1:38:35 mem=2299.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2299.7M)


Density : 0.5788
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.4 real=0:00:15.0 mem=2299.7M) ***
** GigaOpt Optimizer WNS Slack -1.046 TNS Slack -2047.763 Density 57.88
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-1.046|-2047.763|
|HEPG      |-1.046|-2047.763|
|All Paths |-1.046|-2047.763|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.046|   -1.046|-2047.763|-2047.763|    57.88%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.033|   -1.033|-2035.548|-2035.548|    57.88%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -1.008|   -1.008|-2033.677|-2033.677|    57.88%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.008|   -1.008|-2033.559|-2033.559|    57.88%|   0:01:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.006|   -1.006|-2032.866|-2032.866|    57.88%|   0:00:08.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.006|   -1.006|-2032.363|-2032.363|    57.89%|   0:02:33.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.006|   -1.006|-2032.126|-2032.126|    57.89%|   0:00:08.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.007|   -1.007|-2030.897|-2030.897|    57.95%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -1.008|   -1.008|-2030.853|-2030.853|    58.04%|   0:02:35.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.005|   -1.005|-2029.917|-2029.917|    58.11%|   0:00:30.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -1.005|   -1.005|-2029.259|-2029.259|    58.10%|   0:01:53.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -1.005|   -1.005|-2029.224|-2029.224|    58.10%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -1.001|   -1.001|-2027.863|-2027.863|    58.16%|   0:00:02.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.001|   -1.001|-2026.079|-2026.079|    58.16%|   0:06:59.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.001|   -1.001|-2025.848|-2025.848|    58.17%|   0:00:31.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.001|   -1.001|-2025.594|-2025.594|    58.17%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -1.001|   -1.001|-2024.085|-2024.085|    58.29%|   0:00:04.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -1.001|   -1.001|-2022.837|-2022.837|    58.33%|   0:00:08.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
|  -0.997|   -0.997|-2022.727|-2022.727|    58.33%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.997|   -0.997|-2022.378|-2022.378|    58.34%|   0:04:55.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.996|   -0.996|-2021.916|-2021.916|    58.52%|   0:00:33.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.996|   -0.996|-2021.159|-2021.159|    58.52%|   0:01:23.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.996|   -0.996|-2021.036|-2021.036|    58.52%|   0:00:12.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.996|   -0.996|-2019.448|-2019.448|    58.62%|   0:00:02.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.995|   -0.995|-2018.917|-2018.917|    58.66%|   0:00:15.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.994|   -0.994|-2018.194|-2018.194|    58.65%|   0:02:23.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.994|   -0.994|-2017.706|-2017.706|    58.65%|   0:00:32.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.994|   -0.994|-2017.022|-2017.022|    58.72%|   0:00:04.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.994|   -0.994|-2016.807|-2016.807|    58.76%|   0:00:07.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.994|   -0.994|-2016.513|-2016.513|    58.76%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.994|   -0.994|-2016.172|-2016.172|    58.76%|   0:00:45.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.994|   -0.994|-2016.075|-2016.075|    58.85%|   0:01:49.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.992|   -0.992|-2015.794|-2015.794|    58.90%|   0:00:30.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.992|   -0.992|-2014.545|-2014.545|    58.90%|   0:00:08.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.992|   -0.992|-2014.479|-2014.479|    58.97%|   0:00:02.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.991|   -0.991|-2014.076|-2014.076|    59.01%|   0:00:02.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.991|   -0.991|-2013.759|-2013.759|    59.01%|   0:00:08.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.991|   -0.991|-2013.619|-2013.619|    59.04%|   0:00:01.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.991|   -0.991|-2012.957|-2012.957|    59.05%|   0:00:01.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.992|   -0.992|-2012.532|-2012.532|    59.16%|   0:00:07.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.992|   -0.992|-2012.232|-2012.232|    59.20%|   0:00:02.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515279)
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.986|   -0.986|-2006.081|-2012.080|    59.21%|   0:01:13.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.986|   -0.986|-2005.785|-2011.784|    59.21%|   0:00:02.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.986|   -0.986|-2005.777|-2011.776|    59.21%|   0:00:00.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.986|   -0.986|-2004.683|-2010.682|    59.37%|   0:00:04.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.985|   -0.985|-2004.073|-2010.072|    59.44%|   0:00:16.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.985|   -0.985|-2003.719|-2009.718|    59.45%|   0:00:21.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.984|   -0.984|-2002.777|-2008.776|    59.45%|   0:00:11.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.984|   -0.984|-2002.575|-2008.574|    59.45%|   0:00:36.0| 2254.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.983|   -0.983|-2002.157|-2008.156|    59.54%|   0:00:04.0| 2256.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.983|   -0.983|-2001.882|-2007.881|    59.54%|   0:00:46.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.983|   -0.983|-2001.765|-2007.764|    59.54%|   0:00:10.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.985|   -0.985|-2001.625|-2007.624|    59.60%|   0:00:02.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.983|   -0.983|-2001.153|-2007.152|    59.60%|   0:00:01.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.983|   -0.983|-2000.338|-2006.337|    59.63%|   0:00:08.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.983|   -0.983|-2000.222|-2006.221|    59.63%|   0:00:01.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.983|   -0.983|-1999.990|-2005.989|    59.73%|   0:00:05.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.979|   -0.979|-1997.473|-2008.718|    59.76%|   0:01:59.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.979|   -0.979|-1997.361|-2008.607|    59.76%|   0:00:01.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.979|   -0.979|-1996.580|-2007.826|    59.92%|   0:00:05.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.978|   -0.978|-1995.089|-2006.335|    59.98%|   0:00:02.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.978|   -0.978|-1993.991|-2005.237|    59.98%|   0:00:35.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.978|   -0.978|-1993.472|-2004.718|    60.04%|   0:00:02.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.978|   -0.978|-1993.022|-2004.267|    60.08%|   0:00:08.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.978|   -0.978|-1992.503|-2003.749|    60.12%|   0:00:04.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.975|   -0.975|-1990.108|-2008.024|    60.15%|   0:01:17.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.975|   -0.975|-1989.884|-2007.799|    60.15%|   0:00:03.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.975|   -0.975|-1989.149|-2007.065|    60.30%|   0:00:06.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.974|   -0.974|-1988.754|-2006.670|    60.36%|   0:00:03.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.974|   -0.974|-1988.174|-2006.089|    60.35%|   0:00:29.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.973|   -0.973|-1987.677|-2005.593|    60.41%|   0:00:02.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.973|   -0.973|-1986.585|-2004.500|    60.46%|   0:00:10.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.973|   -0.973|-1986.272|-2004.187|    60.46%|   0:00:17.0| 2283.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.973|   -0.973|-1986.035|-2003.950|    60.50%|   0:00:03.0| 2284.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.973|   -0.973|-1985.968|-2003.884|    60.51%|   0:00:01.0| 2285.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.973|   -0.973|-1985.929|-2003.844|    60.56%|   0:00:03.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.973|   -0.973|-1985.905|-2003.820|    60.56%|   0:00:01.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.970|   -0.970|-1983.489|-2008.056|    60.56%|   0:01:21.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.970|   -0.970|-1983.422|-2007.990|    60.56%|   0:00:02.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.969|   -0.969|-1983.226|-2007.793|    60.73%|   0:00:06.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.969|   -0.969|-1982.272|-2006.839|    60.75%|   0:00:08.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.969|   -0.969|-1980.930|-2005.497|    60.75%|   0:00:50.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.969|   -0.969|-1980.853|-2005.420|    60.75%|   0:00:01.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.968|   -0.968|-1980.328|-2004.895|    60.81%|   0:00:02.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.968|   -0.968|-1979.894|-2004.461|    60.84%|   0:00:03.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.968|   -0.968|-1979.839|-2004.406|    60.85%|   0:00:01.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.969|   -0.969|-1979.142|-2003.709|    60.90%|   0:00:05.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.966|   -0.966|-1977.813|-2006.115|    60.94%|   0:01:20.0| 2307.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.966|   -0.966|-1976.988|-2005.290|    61.04%|   0:00:10.0| 2309.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.966|   -0.966|-1976.933|-2005.235|    61.05%|   0:00:05.0| 2309.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.965|   -0.965|-1976.210|-2004.512|    61.12%|   0:00:06.0| 2309.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.966|   -0.966|-1974.954|-2003.256|    61.27%|   0:00:23.0| 2314.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.963|   -0.963|-1972.827|-2006.520|    61.27%|   0:01:04.0| 2319.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.963|   -0.963|-1972.811|-2006.503|    61.27%|   0:00:13.0| 2319.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.962|   -0.962|-1972.275|-2005.967|    61.36%|   0:00:08.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.963|   -0.963|-1971.675|-2005.367|    61.38%|   0:00:03.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.962|   -0.962|-1971.493|-2005.186|    61.45%|   0:00:07.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.965|   -0.965|-1971.328|-2005.020|    61.50%|   0:00:04.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.962|   -0.962|-1970.965|-2004.657|    61.50%|   0:00:01.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.962|   -0.962|-1970.728|-2004.421|    61.50%|   0:00:11.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.962|   -0.962|-1970.646|-2004.339|    61.50%|   0:00:02.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.962|   -0.962|-1970.441|-2004.133|    61.52%|   0:00:01.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.962|   -0.962|-1970.332|-2004.025|    61.57%|   0:00:05.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.959|   -0.959|-1968.706|-2008.420|    61.57%|   0:01:57.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.959|   -0.959|-1967.961|-2007.675|    61.62%|   0:00:05.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.960|   -0.960|-1967.484|-2007.197|    61.66%|   0:00:14.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.959|   -0.959|-1967.306|-2007.020|    61.66%|   0:00:03.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.957|   -0.957|-1965.760|-2010.579|    61.71%|   0:01:34.0| 2335.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.956|   -0.956|-1965.714|-2010.534|    61.71%|   0:00:05.0| 2335.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.956|   -0.956|-1964.430|-2009.249|    61.76%|   0:00:03.0| 2336.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.958|   -0.958|-1964.354|-2009.173|    61.79%|   0:00:08.0| 2337.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.956|   -0.956|-1964.280|-2009.099|    61.79%|   0:00:00.0| 2337.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.956|   -0.956|-1962.946|-2007.765|    61.87%|   0:00:10.0| 2339.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.956|   -0.956|-1962.270|-2007.093|    61.95%|   0:00:05.0| 2343.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.956|   -0.956|-1962.234|-2007.057|    61.95%|   0:00:00.0| 2343.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.953|   -0.953|-1962.994|-2015.574|    61.94%|   0:02:05.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.953|   -0.953|-1962.755|-2015.336|    61.94%|   0:00:01.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.956|   -0.956|-1961.750|-2014.330|    62.00%|   0:00:03.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.953|   -0.953|-1961.632|-2014.212|    62.01%|   0:00:00.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.953|   -0.953|-1961.043|-2013.623|    62.02%|   0:00:09.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.953|   -0.953|-1959.708|-2012.289|    62.07%|   0:00:06.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.950|   -0.950|-1958.176|-2018.501|    62.09%|   0:01:45.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.950|   -0.950|-1958.173|-2018.499|    62.09%|   0:00:04.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.950|   -0.950|-1957.435|-2017.761|    62.15%|   0:00:03.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.950|   -0.950|-1956.982|-2017.307|    62.18%|   0:00:09.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.950|   -0.950|-1956.969|-2017.295|    62.18%|   0:00:00.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.950|   -0.950|-1956.953|-2017.279|    62.18%|   0:00:02.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.950|   -0.950|-1956.843|-2017.168|    62.21%|   0:00:04.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.947|   -0.947|-1955.121|-2023.565|    62.22%|   0:01:18.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.947|   -0.947|-1955.119|-2023.563|    62.22%|   0:00:00.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.947|   -0.947|-1954.393|-2022.837|    62.27%|   0:00:05.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.947|   -0.947|-1954.293|-2022.737|    62.28%|   0:00:01.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.947|   -0.947|-1954.259|-2022.703|    62.28%|   0:00:00.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.947|   -0.947|-1953.037|-2021.481|    62.31%|   0:00:04.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.947|   -0.947|-1953.024|-2021.468|    62.31%|   0:00:01.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.945|   -0.945|-1952.420|-2027.898|    62.30%|   0:01:34.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/D  |
|  -0.944|   -0.944|-1952.036|-2027.514|    62.30%|   0:00:07.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.944|   -0.944|-1951.995|-2027.473|    62.30%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.944|   -0.944|-1950.452|-2025.930|    62.35%|   0:00:03.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.943|   -0.943|-1949.505|-2024.982|    62.36%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.943|   -0.943|-1948.371|-2023.849|    62.36%|   0:00:29.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.943|   -0.943|-1948.346|-2023.824|    62.36%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.943|   -0.943|-1947.682|-2023.159|    62.38%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.943|   -0.943|-1947.638|-2023.116|    62.38%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.943|   -0.943|-1947.609|-2023.087|    62.38%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.943|   -0.943|-1947.306|-2022.784|    62.39%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.943|   -0.943|-1945.015|-2020.493|    62.44%|   0:00:10.0| 2377.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.943|   -0.943|-1945.149|-2020.627|    62.44%|   0:00:01.0| 2377.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.943|   -0.943|-1944.857|-2020.334|    62.44%|   0:00:01.0| 2377.2M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_23_/Q                                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.939|   -0.939|-1943.048|-2024.391|    62.44%|   0:01:06.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.940|   -0.940|-1942.727|-2024.070|    62.44%|   0:00:01.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.939|   -0.939|-1942.534|-2023.877|    62.44%|   0:00:00.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.940|   -0.940|-1941.607|-2022.950|    62.47%|   0:00:03.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1941.404|-2022.747|    62.48%|   0:00:01.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1941.257|-2022.600|    62.49%|   0:00:01.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1941.091|-2022.434|    62.49%|   0:00:02.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1939.209|-2020.552|    62.57%|   0:00:19.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.939|   -0.939|-1938.795|-2020.138|    62.57%|   0:00:03.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1937.235|-2018.579|    62.57%|   0:00:06.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1937.154|-2018.497|    62.58%|   0:00:02.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1936.463|-2017.806|    62.58%|   0:00:05.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1936.304|-2017.647|    62.58%|   0:00:01.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.939|   -0.939|-1936.301|-2017.645|    62.58%|   0:00:00.0| 2382.7M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_69_/Q                                         |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.936|   -0.936|-1932.830|-2020.284|    62.58%|   0:01:10.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.936|   -0.936|-1932.805|-2020.259|    62.58%|   0:00:01.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.936|   -0.936|-1931.662|-2019.116|    62.60%|   0:00:04.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.936|   -0.936|-1931.250|-2018.703|    62.61%|   0:00:10.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.936|   -0.936|-1931.237|-2018.691|    62.61%|   0:00:01.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.936|   -0.936|-1930.939|-2018.393|    62.62%|   0:00:10.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.936|   -0.936|-1930.495|-2017.948|    62.63%|   0:00:03.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.932|   -0.932|-1928.491|-2022.314|    62.63%|   0:01:19.0| 2392.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.932|   -0.932|-1928.376|-2022.199|    62.63%|   0:00:03.0| 2392.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.811|-2021.634|    62.67%|   0:00:04.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.697|-2021.519|    62.70%|   0:00:15.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.685|-2021.508|    62.70%|   0:00:00.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.636|-2021.459|    62.70%|   0:00:01.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.627|-2021.450|    62.70%|   0:00:01.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.251|-2021.074|    62.72%|   0:00:09.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.931|   -0.931|-1927.178|-2021.000|    62.74%|   0:00:03.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.928|   -0.928|-1924.987|-2025.249|    62.74%|   0:01:16.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.928|   -0.928|-1924.946|-2025.208|    62.74%|   0:00:06.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.928|   -0.928|-1923.924|-2024.186|    62.76%|   0:00:02.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.928|   -0.928|-1923.299|-2023.561|    62.77%|   0:00:07.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.928|   -0.928|-1923.401|-2023.663|    62.80%|   0:00:12.0| 2398.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_71_/Q                                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.925|   -0.925|-1920.957|-2027.787|    62.80%|   0:01:13.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.925|   -0.925|-1920.915|-2027.746|    62.80%|   0:00:00.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.925|   -0.925|-1919.369|-2026.200|    62.84%|   0:00:04.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.925|   -0.925|-1919.240|-2026.071|    62.85%|   0:00:17.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.925|   -0.925|-1918.700|-2025.530|    62.89%|   0:00:14.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.925|   -0.925|-1918.330|-2025.161|    62.92%|   0:00:07.0| 2405.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.925|   -0.925|-1918.139|-2024.969|    62.93%|   0:00:06.0| 2405.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.925|   -0.925|-1918.094|-2024.925|    62.93%|   0:00:00.0| 2405.7M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_123_/Q                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.922|   -0.922|-1912.880|-2027.405|    62.93%|   0:01:05.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.922|   -0.922|-1912.821|-2027.346|    62.92%|   0:00:03.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.922|   -0.922|-1912.068|-2026.594|    62.96%|   0:00:02.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.922|   -0.922|-1912.028|-2026.553|    62.96%|   0:00:04.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.922|   -0.922|-1912.021|-2026.547|    62.96%|   0:00:00.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.923|   -0.923|-1911.429|-2025.955|    62.99%|   0:00:09.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.923|   -0.923|-1910.938|-2025.464|    63.02%|   0:00:04.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.923|   -0.923|-1910.879|-2025.405|    63.02%|   0:00:07.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.919|   -0.919|-1907.068|-2027.689|    63.02%|   0:01:13.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.919|   -0.919|-1907.004|-2027.625|    63.02%|   0:00:01.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.919|   -0.919|-1906.977|-2027.598|    63.04%|   0:00:02.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
|  -0.919|   -0.919|-1906.887|-2027.508|    63.05%|   0:00:01.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
|  -0.920|   -0.920|-1906.783|-2027.405|    63.07%|   0:00:10.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
|  -0.920|   -0.920|-1906.772|-2027.394|    63.09%|   0:00:02.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.917|   -0.917|-1904.310|-2030.316|    63.09%|   0:01:16.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.916|   -0.916|-1903.300|-2029.305|    63.11%|   0:00:05.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.916|   -0.916|-1903.019|-2029.024|    63.12%|   0:00:07.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.916|   -0.916|-1902.927|-2028.933|    63.12%|   0:00:00.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.916|   -0.916|-1902.614|-2028.620|    63.14%|   0:00:04.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.917|   -0.917|-1902.586|-2028.591|    63.15%|   0:00:02.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.913|   -0.913|-1898.840|-2031.724|    63.15%|   0:01:02.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.913|   -0.913|-1898.826|-2031.709|    63.15%|   0:00:00.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.913|   -0.913|-1897.896|-2030.779|    63.17%|   0:00:02.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.913|   -0.913|-1897.588|-2030.472|    63.18%|   0:00:04.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.913|   -0.913|-1897.013|-2029.897|    63.19%|   0:00:06.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.913|   -0.913|-1896.996|-2029.880|    63.20%|   0:00:02.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.910|   -0.910|-1889.179|-2028.674|    63.20%|   0:00:55.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.910|   -0.910|-1888.437|-2027.932|    63.22%|   0:00:02.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.910|   -0.910|-1888.299|-2027.794|    63.23%|   0:00:01.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.910|   -0.910|-1887.836|-2027.331|    63.24%|   0:00:07.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.910|   -0.910|-1887.716|-2027.211|    63.25%|   0:00:01.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.910|   -0.910|-1887.647|-2027.142|    63.25%|   0:00:00.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.906|   -0.906|-1882.496|-2029.413|    63.24%|   0:00:51.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.906|   -0.906|-1881.180|-2028.096|    63.27%|   0:00:04.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.905|   -0.905|-1881.094|-2028.010|    63.28%|   0:00:01.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.905|   -0.905|-1880.073|-2026.989|    63.29%|   0:00:08.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.905|   -0.905|-1879.984|-2026.900|    63.29%|   0:00:09.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.905|   -0.905|-1879.797|-2026.713|    63.29%|   0:00:02.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.901|   -0.901|-1872.062|-2024.944|    63.29%|   0:00:28.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.901|   -0.901|-1871.339|-2024.221|    63.31%|   0:00:03.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.901|   -0.901|-1871.013|-2023.895|    63.32%|   0:00:01.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.901|   -0.901|-1870.973|-2023.855|    63.34%|   0:00:04.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.901|   -0.901|-1870.965|-2023.847|    63.34%|   0:00:01.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.895|   -0.895|-1858.182|-2016.847|    63.34%|   0:00:10.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.895|   -0.895|-1856.593|-2015.258|    63.34%|   0:00:12.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.894|   -0.894|-1853.919|-2012.584|    63.35%|   0:00:05.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.894|   -0.894|-1851.355|-2010.020|    63.35%|   0:00:03.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.894|   -0.894|-1849.773|-2008.438|    63.36%|   0:00:01.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.894|   -0.894|-1849.706|-2008.371|    63.37%|   0:00:01.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.884|   -0.884|-1822.939|-1989.315|    63.37%|   0:00:01.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.883|   -0.883|-1820.420|-1986.795|    63.37%|   0:00:03.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.883|   -0.883|-1820.396|-1986.771|    63.37%|   0:00:08.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.882|   -0.882|-1814.501|-1980.877|    63.37%|   0:00:01.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.881|   -0.881|-1813.575|-1979.950|    63.37%|   0:00:02.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.880|   -0.880|-1812.316|-1978.691|    63.37%|   0:00:10.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -0.880|   -0.880|-1811.259|-1977.634|    63.38%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.872|   -0.872|-1705.336|-1873.415|    63.38%|   0:00:02.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.866|   -0.866|-1701.532|-1869.610|    63.38%|   0:00:00.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.858|   -0.858|-1697.250|-1865.328|    63.38%|   0:00:00.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.853|   -0.853|-1693.060|-1861.138|    63.38%|   0:00:03.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.848|   -0.848|-1687.655|-1855.733|    63.38%|   0:00:01.0| 2445.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.846|   -0.846|-1685.591|-1853.669|    63.38%|   0:00:01.0| 2445.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.844|   -0.844|-1684.136|-1852.214|    63.38%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
|  -0.842|   -0.842|-1679.737|-1847.815|    63.38%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.835|   -0.835|-1675.253|-1843.331|    63.39%|   0:00:02.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.835|   -0.835|-1670.590|-1838.669|    63.39%|   0:00:04.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.834|   -0.834|-1669.892|-1837.970|    63.39%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.834|   -0.834|-1668.709|-1836.787|    63.39%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.834|   -0.834|-1668.672|-1836.750|    63.39%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.833|   -0.833|-1667.914|-1835.992|    63.40%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.833|   -0.833|-1667.906|-1835.984|    63.40%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.833|   -0.833|-1667.338|-1835.416|    63.40%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.833|   -0.833|-1666.039|-1834.117|    63.40%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.833|   -0.833|-1666.025|-1834.103|    63.41%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.833|   -0.833|-1665.838|-1833.917|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.833|   -0.833|-1665.838|-1833.917|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=1:19:09 real=1:19:03 mem=2442.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.195|   -0.833|-233.733|-1833.917|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_119_/E                                          |
|  -0.185|   -0.833|-223.347|-1823.329|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_103_/E                                          |
|  -0.177|   -0.833|-209.606|-1809.361|    63.41%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.172|   -0.833|-188.159|-1788.229|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_103_/E                                          |
|  -0.163|   -0.833|-186.306|-1786.375|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
|  -0.159|   -0.833|-174.101|-1773.986|    63.42%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
|  -0.153|   -0.833|-166.417|-1767.779|    63.42%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
|  -0.145|   -0.833|-160.460|-1760.641|    63.42%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.135|   -0.833|-150.833|-1750.953|    63.42%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.130|   -0.833|-138.454|-1738.574|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_24_/E                                         |
|  -0.125|   -0.833|-134.029|-1736.336|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_98_/E                                         |
|  -0.115|   -0.833|-123.322|-1725.629|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
|  -0.108|   -0.833|-110.456|-1712.544|    63.43%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
|  -0.099|   -0.833| -98.590|-1700.789|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_63_/E                                           |
|  -0.092|   -0.833| -86.299|-1690.758|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_122_/E                                        |
|  -0.085|   -0.833| -83.883|-1688.342|    63.44%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
|  -0.085|   -0.833| -70.589|-1675.048|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
|  -0.082|   -0.833| -69.093|-1673.743|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
|  -0.073|   -0.833| -65.398|-1670.048|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
|  -0.068|   -0.833| -58.237|-1663.176|    63.45%|   0:00:01.0| 2461.3M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_101_/E                                        |
|  -0.046|   -0.833|  -0.613|-1619.833|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
|  -0.034|   -0.833|  -0.402|-1619.622|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
|  -0.024|   -0.833|  -0.273|-1619.493|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_127_/D                                        |
|  -0.016|   -0.833|  -0.177|-1619.397|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_118_/D                                        |
|  -0.007|   -0.833|  -0.064|-1619.284|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_120_/D                                          |
|   0.001|   -0.833|   0.000|-1619.220|    63.45%|   0:00:01.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_111_/D                                          |
|   0.008|   -0.833|   0.000|-1619.220|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| kmem_instance/Q_reg_100_/D                         |
|   0.015|   -0.833|   0.000|-1617.487|    63.46%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| kmem_instance/memory15_reg_121_/E                  |
|   0.015|   -0.833|   0.000|-1617.487|    63.46%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| kmem_instance/memory15_reg_121_/E                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:06.0 mem=2480.3M) ***

*** Finished Optimize Step Cumulative (cpu=1:19:15 real=1:19:09 mem=2480.3M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-0.833|-1617.487|
|HEPG      |-0.833|-1617.487|
|All Paths |-0.833|-1617.487|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.833 TNS Slack -1617.487 Density 63.46
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:52.1/3:13:32.6 (0.9), mem = 2480.3M
(I,S,L,T): WC_VIEW: 148.955, 61.2436, 2.58301, 212.782
Reclaim Optimization WNS Slack -0.833  TNS Slack -1617.487 Density 63.46
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    63.46%|        -|  -0.833|-1617.487|   0:00:00.0| 2480.3M|
|    63.36%|      142|  -0.833|-1616.006|   0:00:05.0| 2480.3M|
|    61.98%|     4053|  -0.823|-1595.058|   0:00:29.0| 2480.3M|
|    61.97%|       24|  -0.823|-1595.010|   0:00:02.0| 2480.3M|
|    61.97%|        0|  -0.823|-1595.010|   0:00:00.0| 2480.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.823  TNS Slack -1595.010 Density 61.97
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1301 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.1) (real = 0:00:38.0) **
(I,S,L,T): WC_VIEW: 147.113, 60.1571, 2.4902, 209.761
*** AreaOpt [finish] : cpu/real = 0:00:38.4/0:00:38.4 (1.0), totSession cpu/real = 2:58:30.6/3:14:11.0 (0.9), mem = 2480.3M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:39, mem=2441.34M, totSessionCpu=2:58:31).
*** Starting refinePlace (2:58:31 mem=2441.3M) ***
Total net bbox length = 9.610e+05 (5.131e+05 4.479e+05) (ext = 4.220e+04)
Move report: Timing Driven Placement moves 33945 insts, mean move: 5.67 um, max move: 78.80 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14543_0): (431.80, 492.40) --> (507.00, 496.00)
	Runtime: CPU: 0:00:25.7 REAL: 0:00:26.0 MEM: 2609.8MB
Move report: Detail placement moves 17658 insts, mean move: 0.70 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8165_0): (410.60, 368.20) --> (406.20, 366.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2609.8MB
Summary Report:
Instances move: 34560 (out of 48465 movable)
Instances flipped: 53
Mean displacement: 5.66 um
Max displacement: 79.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14543_0) (431.8, 492.4) -> (507.2, 496)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.707e+05 (5.232e+05 4.475e+05) (ext = 4.213e+04)
Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 2609.8MB
*** Finished refinePlace (2:58:58 mem=2609.8M) ***
Finished re-routing un-routed nets (0:00:00.3 2609.8M)


Density : 0.6197
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:32.0 real=0:00:32.0 mem=2609.8M) ***
** GigaOpt Optimizer WNS Slack -0.845 TNS Slack -1607.627 Density 61.97
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-0.845|-1607.627|
|HEPG      |-0.845|-1607.627|
|All Paths |-0.845|-1607.627|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.845|   -0.845|-1607.627|-1607.627|    61.97%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.837|   -0.837|-1605.058|-1605.058|    61.97%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.832|   -0.832|-1601.217|-1601.217|    61.98%|   0:00:05.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.825|   -0.825|-1599.459|-1599.459|    61.98%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.823|   -0.823|-1592.033|-1592.033|    61.98%|   0:00:16.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.821|   -0.821|-1589.233|-1589.233|    61.99%|   0:00:13.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.817|   -0.817|-1587.075|-1587.075|    61.99%|   0:00:09.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.818|   -0.818|-1582.343|-1582.343|    61.98%|   0:01:04.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.816|   -0.816|-1581.922|-1581.922|    61.98%|   0:00:11.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.816|   -0.816|-1580.337|-1580.337|    61.98%|   0:00:08.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.810|   -0.810|-1578.883|-1578.883|    61.99%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.808|   -0.808|-1573.393|-1573.393|    62.00%|   0:01:55.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.808|   -0.808|-1571.211|-1571.211|    62.00%|   0:00:51.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.808|   -0.808|-1571.091|-1571.091|    62.00%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.808|   -0.808|-1570.977|-1570.977|    62.00%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.806|   -0.806|-1567.960|-1567.960|    62.04%|   0:00:02.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.806|   -0.806|-1567.501|-1567.501|    62.03%|   0:00:42.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.800|   -0.800|-1566.117|-1566.117|    62.06%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.800|   -0.800|-1563.895|-1563.895|    62.07%|   0:00:06.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.800|   -0.800|-1563.760|-1563.760|    62.07%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.796|   -0.796|-1560.450|-1560.450|    62.14%|   0:00:02.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_15_/D   |
|  -0.796|   -0.796|-1558.527|-1558.527|    62.14%|   0:00:07.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.796|   -0.796|-1558.242|-1558.242|    62.14%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.794|   -0.794|-1556.073|-1556.073|    62.23%|   0:00:03.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.794|   -0.794|-1554.595|-1554.595|    62.23%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.792|   -0.792|-1553.527|-1553.527|    62.27%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.791|   -0.791|-1551.392|-1551.392|    62.26%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.791|   -0.791|-1551.354|-1551.354|    62.27%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.792|   -0.792|-1550.336|-1550.336|    62.36%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.790|   -0.790|-1549.045|-1549.045|    62.39%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.790|   -0.790|-1548.815|-1548.815|    62.39%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.790|   -0.790|-1547.002|-1547.002|    62.43%|   0:00:21.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.789|   -0.789|-1546.835|-1546.835|    62.44%|   0:00:11.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.789|   -0.789|-1546.218|-1546.218|    62.44%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.788|   -0.788|-1545.612|-1545.612|    62.48%|   0:00:16.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.788|   -0.788|-1545.395|-1545.395|    62.48%|   0:00:02.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.788|   -0.788|-1545.385|-1545.385|    62.48%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.787|   -0.787|-1544.801|-1544.801|    62.50%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.787|   -0.787|-1544.630|-1544.630|    62.50%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.786|   -0.786|-1543.057|-1543.057|    62.55%|   0:00:19.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.786|   -0.786|-1541.668|-1541.668|    62.55%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.786|   -0.786|-1541.489|-1541.489|    62.55%|   0:00:00.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.784|   -0.784|-1539.853|-1539.853|    62.59%|   0:00:16.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.784|   -0.784|-1539.181|-1539.181|    62.59%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.783|   -0.783|-1538.012|-1538.012|    62.64%|   0:00:14.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.783|   -0.783|-1536.613|-1536.613|    62.68%|   0:00:16.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.782|   -0.782|-1535.416|-1535.416|    62.70%|   0:00:09.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.782|   -0.782|-1535.108|-1535.108|    62.70%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.781|   -0.781|-1533.804|-1533.804|    62.74%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -0.781|   -0.781|-1532.796|-1532.796|    62.75%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -0.780|   -0.780|-1531.504|-1531.504|    62.80%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.780|   -0.780|-1531.174|-1531.174|    62.80%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.779|   -0.779|-1530.582|-1530.582|    62.85%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.780|   -0.780|-1530.505|-1530.505|    62.85%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.779|   -0.779|-1529.854|-1529.854|    62.87%|   0:00:06.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.778|   -0.778|-1528.781|-1528.781|    62.92%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.778|   -0.778|-1528.438|-1528.438|    62.92%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.780|   -0.780|-1527.453|-1527.453|    62.98%|   0:00:38.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.778|   -0.778|-1527.198|-1527.198|    62.99%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.778|   -0.778|-1526.711|-1526.711|    63.00%|   0:00:02.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.778|   -0.778|-1526.200|-1526.200|    63.09%|   0:00:14.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.778|   -0.778|-1525.814|-1525.814|    63.17%|   0:00:19.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.778|   -0.778|-1525.745|-1525.745|    63.17%|   0:00:02.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.778|   -0.778|-1525.580|-1525.580|    63.18%|   0:00:00.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.779|   -0.779|-1525.564|-1525.564|    63.20%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.779|   -0.779|-1525.588|-1525.588|    63.20%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:19 real=0:11:18 mem=2586.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.779|   0.000|-1525.588|    63.20%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[133]                                           |
|   0.002|   -0.779|   0.000|-1525.588|    63.21%|   0:00:01.0| 2586.8M|   WC_VIEW|  default| out[133]                                           |
|   0.003|   -0.779|   0.000|-1525.588|    63.21%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[123]                                           |
|   0.004|   -0.779|   0.000|-1525.588|    63.21%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[121]                                           |
|   0.009|   -0.779|   0.000|-1525.588|    63.21%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[130]                                           |
|   0.012|   -0.779|   0.000|-1524.193|    63.21%|   0:00:01.0| 2529.0M|   WC_VIEW|  default| out[135]                                           |
|   0.019|   -0.779|   0.000|-1524.193|    63.22%|   0:00:00.0| 2529.0M|   WC_VIEW|  default| kmem_instance/Q_reg_111_/D                         |
|   0.019|   -0.779|   0.000|-1524.193|    63.22%|   0:00:00.0| 2529.0M|   WC_VIEW|  default| kmem_instance/Q_reg_111_/D                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=2529.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:21 real=0:11:21 mem=2529.0M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-0.779|-1524.193|
|HEPG      |-0.779|-1524.193|
|All Paths |-0.779|-1524.193|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -1524.193 Density 63.22
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:10:25.2/3:26:04.8 (0.9), mem = 2529.0M
(I,S,L,T): WC_VIEW: 149.142, 61.8451, 2.55413, 213.542
Reclaim Optimization WNS Slack -0.779  TNS Slack -1524.193 Density 63.22
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    63.22%|        -|  -0.779|-1524.193|   0:00:00.0| 2529.0M|
|    63.13%|      171|  -0.779|-1523.474|   0:00:05.0| 2529.0M|
|    62.62%|     2148|  -0.776|-1521.399|   0:00:22.0| 2529.0M|
|    62.62%|        5|  -0.776|-1521.399|   0:00:01.0| 2529.0M|
|    62.62%|        0|  -0.776|-1521.399|   0:00:00.0| 2529.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.776  TNS Slack -1521.399 Density 62.62
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1309 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.7) (real = 0:00:30.0) **
(I,S,L,T): WC_VIEW: 148.229, 61.2069, 2.51598, 211.952
*** AreaOpt [finish] : cpu/real = 0:00:31.0/0:00:31.0 (1.0), totSession cpu/real = 3:10:56.3/3:26:35.7 (0.9), mem = 2529.0M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2490.97M, totSessionCpu=3:10:56).
*** Starting refinePlace (3:10:57 mem=2491.0M) ***
Total net bbox length = 9.757e+05 (5.259e+05 4.498e+05) (ext = 4.214e+04)
Move report: Timing Driven Placement moves 32401 insts, mean move: 3.15 um, max move: 48.20 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC2808_q_temp_154): (219.20, 339.40) --> (244.00, 362.80)
	Runtime: CPU: 0:00:19.4 REAL: 0:00:20.0 MEM: 2658.1MB
Move report: Detail placement moves 15942 insts, mean move: 0.59 um, max move: 8.00 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1512): (429.40, 447.40) --> (432.00, 452.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2658.1MB
Summary Report:
Instances move: 33432 (out of 49185 movable)
Instances flipped: 45
Mean displacement: 3.14 um
Max displacement: 47.40 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC2808_q_temp_154) (219.2, 339.4) -> (243.2, 362.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 9.841e+05 (5.325e+05 4.516e+05) (ext = 4.211e+04)
Runtime: CPU: 0:00:21.0 REAL: 0:00:21.0 MEM: 2658.1MB
*** Finished refinePlace (3:11:18 mem=2658.1M) ***
Finished re-routing un-routed nets (0:00:00.2 2658.1M)


Density : 0.6262
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.9 real=0:00:24.0 mem=2658.1M) ***
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -1539.090 Density 62.62
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-0.814|-1539.090|
|HEPG      |-0.814|-1539.090|
|All Paths |-0.814|-1539.090|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.814|   -0.814|-1539.090|-1539.090|    62.62%|   0:00:00.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.807|   -0.807|-1538.402|-1538.402|    62.62%|   0:00:00.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.796|   -0.796|-1537.862|-1537.862|    62.62%|   0:00:01.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.793|   -0.793|-1536.832|-1536.832|    62.61%|   0:00:45.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.790|   -0.790|-1536.581|-1536.581|    62.61%|   0:00:29.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.790|   -0.790|-1535.827|-1535.827|    62.61%|   0:00:43.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.787|   -0.787|-1533.907|-1533.907|    62.63%|   0:00:01.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.783|   -0.783|-1532.271|-1532.271|    62.63%|   0:01:03.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -0.781|   -0.781|-1529.898|-1529.898|    62.62%|   0:03:02.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -0.781|   -0.781|-1528.261|-1528.261|    62.62%|   0:01:18.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -0.781|   -0.781|-1528.191|-1528.191|    62.62%|   0:00:10.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -0.782|   -0.782|-1525.219|-1525.219|    62.68%|   0:00:03.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.779|   -0.779|-1524.420|-1524.420|    62.69%|   0:00:14.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.779|   -0.779|-1524.067|-1524.067|    62.69%|   0:02:07.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.778|   -0.778|-1522.807|-1522.807|    62.73%|   0:00:07.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1521.221|-1521.221|    62.75%|   0:00:23.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1519.732|-1519.732|    62.74%|   0:07:40.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1519.054|-1519.054|    62.74%|   0:00:44.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1519.046|-1519.046|    62.74%|   0:00:00.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1518.734|-1518.734|    62.88%|   0:00:14.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1516.765|-1516.765|    62.91%|   0:00:18.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1516.365|-1516.365|    62.92%|   0:00:01.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.775|   -0.775|-1515.429|-1515.429|    62.98%|   0:01:55.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.776|   -0.776|-1515.624|-1515.624|    63.07%|   0:00:34.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.776|   -0.776|-1515.623|-1515.623|    63.07%|   0:00:00.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:21:54 real=0:21:52 mem=2656.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.776|   0.000|-1515.623|    63.07%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_111_/E                                        |
|   0.004|   -0.776|   0.000|-1515.624|    63.07%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[114]                                           |
|   0.010|   -0.776|   0.000|-1515.624|    63.07%|   0:00:01.0| 2656.1M|   WC_VIEW|  default| out[117]                                           |
|   0.011|   -0.776|   0.000|-1515.624|    63.08%|   0:00:01.0| 2656.1M|   WC_VIEW|  default| out[130]                                           |
|   0.012|   -0.776|   0.000|-1515.624|    63.08%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[135]                                           |
|   0.017|   -0.776|   0.000|-1515.624|    63.08%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[138]                                           |
|   0.017|   -0.776|   0.000|-1515.623|    63.08%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[138]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=2656.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:21:56 real=0:21:54 mem=2656.1M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.776|-1515.623|
|HEPG      |-0.776|-1515.623|
|All Paths |-0.776|-1515.623|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.776 TNS Slack -1515.623 Density 63.08
*** Starting refinePlace (3:33:19 mem=2656.1M) ***
Total net bbox length = 9.879e+05 (5.346e+05 4.534e+05) (ext = 4.211e+04)
Move report: Timing Driven Placement moves 25644 insts, mean move: 2.36 um, max move: 48.80 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_17481_0): (236.60, 445.60) --> (267.40, 427.60)
	Runtime: CPU: 0:00:14.7 REAL: 0:00:15.0 MEM: 2712.6MB
Move report: Detail placement moves 19339 insts, mean move: 1.24 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2342): (309.20, 461.80) --> (300.20, 461.80)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 2712.6MB
Summary Report:
Instances move: 29458 (out of 49821 movable)
Instances flipped: 5931
Mean displacement: 2.49 um
Max displacement: 57.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_17481_0) (236.6, 445.6) -> (275.6, 427.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.610e+05 (5.077e+05 4.534e+05) (ext = 4.213e+04)
Runtime: CPU: 0:00:21.5 REAL: 0:00:21.0 MEM: 2712.6MB
*** Finished refinePlace (3:33:41 mem=2712.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2712.6M)


Density : 0.6308
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.2 real=0:00:24.0 mem=2712.6M) ***
** GigaOpt Optimizer WNS Slack -0.783 TNS Slack -1524.915 Density 63.08
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.783|   -0.783|-1524.915|-1524.915|    63.08%|   0:00:00.0| 2712.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.776|   -0.776|-1522.081|-1522.081|    63.08%|   0:00:03.0| 2712.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.776|   -0.776|-1519.940|-1519.940|    63.07%|   0:00:23.0| 2704.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.776|   -0.776|-1519.926|-1519.926|    63.07%|   0:00:03.0| 2704.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1519.433|-1519.433|    63.11%|   0:00:02.0| 2704.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.774|   -0.774|-1519.223|-1519.223|    63.13%|   0:00:12.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.773|   -0.773|-1518.925|-1518.925|    63.14%|   0:00:01.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.773|   -0.773|-1518.829|-1518.829|    63.14%|   0:00:07.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.773|   -0.773|-1520.312|-1520.312|    63.16%|   0:00:04.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.3 real=0:00:55.0 mem=2604.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.011|   -0.773|   0.000|-1520.312|    63.16%|   0:00:00.0| 2604.1M|   WC_VIEW|  default| out[24]                                            |
|   0.020|   -0.773|   0.000|-1520.312|    63.17%|   0:00:00.0| 2642.2M|   WC_VIEW|  default| out[131]                                           |
|   0.020|   -0.773|   0.000|-1520.312|    63.17%|   0:00:00.0| 2642.2M|   WC_VIEW|  default| out[131]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2642.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.7 real=0:00:55.0 mem=2642.2M) ***
*** Starting refinePlace (3:34:40 mem=2642.2M) ***
Total net bbox length = 9.625e+05 (5.085e+05 4.540e+05) (ext = 4.213e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2642.2MB
Summary Report:
Instances move: 0 (out of 49984 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.625e+05 (5.085e+05 4.540e+05) (ext = 4.213e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2642.2MB
*** Finished refinePlace (3:34:41 mem=2642.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2642.2M)


Density : 0.6317
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=2642.2M) ***
** GigaOpt Optimizer WNS Slack -0.773 TNS Slack -1520.311 Density 63.17
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.020|    0.000|
|reg2reg   |-0.773|-1520.311|
|HEPG      |-0.773|-1520.311|
|All Paths |-0.773|-1520.311|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1343 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=3:04:16 real=3:04:03 mem=2642.2M) ***

(I,S,L,T): WC_VIEW: 149.078, 62.472, 2.53861, 214.088
*** SetupOpt [finish] : cpu/real = 3:04:28.6/3:04:16.2 (1.0), totSession cpu/real = 3:34:43.5/3:50:21.1 (0.9), mem = 2607.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.773
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:34:44.2/3:50:21.8 (0.9), mem = 2515.2M
(I,S,L,T): WC_VIEW: 149.078, 62.472, 2.53861, 214.088
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.773 TNS Slack -1520.311 Density 63.17
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.020|    0.000|
|reg2reg   |-0.773|-1520.311|
|HEPG      |-0.773|-1520.311|
|All Paths |-0.773|-1520.311|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.773|   -0.773|-1520.311|-1520.311|    63.17%|   0:00:01.0| 2554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.773|   -0.773|-1517.961|-1517.961|    63.19%|   0:09:53.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.773|   -0.773|-1517.615|-1517.615|    63.19%|   0:00:07.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1514.695|-1514.695|    63.28%|   0:01:09.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1514.261|-1514.261|    63.27%|   0:03:24.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1514.248|-1514.248|    63.27%|   0:00:07.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1513.602|-1513.602|    63.34%|   0:00:15.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1513.481|-1513.481|    63.34%|   0:00:04.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1513.059|-1513.059|    63.34%|   0:01:05.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1512.177|-1512.177|    63.38%|   0:00:05.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1512.167|-1512.167|    63.38%|   0:00:06.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.772|   -0.772|-1510.303|-1510.303|    63.40%|   0:02:09.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D  |
|  -0.772|   -0.772|-1510.255|-1510.255|    63.40%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D  |
|  -0.772|   -0.772|-1508.835|-1508.835|    63.45%|   0:00:35.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.772|   -0.772|-1508.326|-1508.326|    63.46%|   0:00:04.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.772|   -0.772|-1508.290|-1508.290|    63.45%|   0:01:53.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.772|   -0.772|-1507.819|-1507.819|    63.51%|   0:00:25.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.772|   -0.772|-1507.657|-1507.657|    63.52%|   0:00:13.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.772|   -0.772|-1507.602|-1507.602|    63.52%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.772|   -0.772|-1504.777|-1504.777|    63.53%|   0:00:54.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1504.579|-1504.579|    63.53%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1503.731|-1503.731|    63.55%|   0:00:09.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1503.586|-1503.586|    63.55%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1503.450|-1503.450|    63.55%|   0:00:26.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1503.322|-1503.322|    63.56%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1503.266|-1503.266|    63.56%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1501.662|-1501.662|    63.56%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_18_/D  |
|  -0.772|   -0.772|-1501.279|-1501.279|    63.57%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.772|   -0.772|-1500.355|-1500.355|    63.58%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.772|   -0.772|-1500.263|-1500.263|    63.58%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.772|   -0.772|-1499.912|-1499.912|    63.58%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.772|   -0.772|-1499.511|-1499.511|    63.59%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1499.506|-1499.506|    63.59%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1499.438|-1499.438|    63.60%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1498.699|-1498.699|    63.60%|   0:00:08.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
|  -0.772|   -0.772|-1498.526|-1498.526|    63.60%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1497.791|-1497.791|    63.62%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1497.480|-1497.480|    63.62%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1497.086|-1497.086|    63.62%|   0:00:04.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1496.018|-1496.018|    63.64%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1495.988|-1495.988|    63.64%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1495.970|-1495.970|    63.64%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1495.864|-1495.864|    63.65%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1495.813|-1495.813|    63.65%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
|  -0.772|   -0.772|-1494.366|-1494.366|    63.65%|   0:00:06.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
|  -0.772|   -0.772|-1494.169|-1494.169|    63.65%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
|  -0.772|   -0.772|-1493.803|-1493.803|    63.66%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
|  -0.772|   -0.772|-1493.758|-1493.758|    63.66%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
|  -0.772|   -0.772|-1493.740|-1493.740|    63.66%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
|  -0.772|   -0.772|-1493.717|-1493.717|    63.67%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
|  -0.772|   -0.772|-1491.475|-1491.475|    63.67%|   0:00:08.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_10_/D  |
|  -0.772|   -0.772|-1491.231|-1491.231|    63.67%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.772|   -0.772|-1490.886|-1490.886|    63.68%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.772|   -0.772|-1490.854|-1490.854|    63.68%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.772|   -0.772|-1490.700|-1490.700|    63.68%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.772|   -0.772|-1490.568|-1490.568|    63.68%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.772|   -0.772|-1490.539|-1490.539|    63.68%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.772|   -0.772|-1489.079|-1489.079|    63.68%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.772|   -0.772|-1489.069|-1489.069|    63.68%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.772|   -0.772|-1488.875|-1488.875|    63.70%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.772|   -0.772|-1488.820|-1488.820|    63.70%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.772|   -0.772|-1487.340|-1487.340|    63.70%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.772|   -0.772|-1486.938|-1486.938|    63.70%|   0:00:11.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_9_/D   |
|  -0.772|   -0.772|-1486.594|-1486.594|    63.70%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_9_/D   |
|  -0.772|   -0.772|-1486.425|-1486.425|    63.70%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_10_/D   |
|  -0.772|   -0.772|-1486.003|-1486.003|    63.70%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_10_/D   |
|  -0.772|   -0.772|-1485.639|-1485.639|    63.71%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -0.772|   -0.772|-1485.598|-1485.598|    63.71%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -0.772|   -0.772|-1485.486|-1485.486|    63.71%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -0.772|   -0.772|-1485.447|-1485.447|    63.71%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -0.772|   -0.772|-1483.995|-1483.995|    63.71%|   0:00:04.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -0.772|   -0.772|-1483.973|-1483.973|    63.71%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -0.772|   -0.772|-1483.711|-1483.711|    63.72%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -0.772|   -0.772|-1483.691|-1483.691|    63.72%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
|  -0.772|   -0.772|-1483.671|-1483.671|    63.72%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
|  -0.772|   -0.772|-1483.551|-1483.551|    63.72%|   0:00:10.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_9_/D   |
|  -0.772|   -0.772|-1483.515|-1483.515|    63.73%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_9_/D   |
|  -0.772|   -0.772|-1481.957|-1481.957|    63.73%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
|  -0.772|   -0.772|-1481.804|-1481.804|    63.73%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
|  -0.772|   -0.772|-1481.800|-1481.800|    63.73%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
|  -0.772|   -0.772|-1481.704|-1481.704|    63.73%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
|  -0.772|   -0.772|-1481.573|-1481.573|    63.73%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
|  -0.772|   -0.772|-1480.801|-1480.801|    63.73%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1480.578|-1480.578|    63.73%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1480.130|-1480.130|    63.74%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
|  -0.772|   -0.772|-1479.792|-1479.792|    63.74%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_9_/D   |
|  -0.772|   -0.772|-1479.345|-1479.345|    63.75%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1479.344|-1479.344|    63.74%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1479.212|-1479.212|    63.75%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1478.245|-1478.245|    63.75%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D    |
|  -0.772|   -0.772|-1478.126|-1478.126|    63.75%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1477.588|-1477.588|    63.75%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1477.230|-1477.230|    63.75%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1476.969|-1476.969|    63.76%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1476.961|-1476.961|    63.76%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1476.245|-1476.245|    63.76%|   0:00:10.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1476.188|-1476.188|    63.76%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1476.169|-1476.169|    63.76%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.772|   -0.772|-1476.088|-1476.088|    63.77%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1475.981|-1475.981|    63.77%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1475.920|-1475.920|    63.77%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_8_/D    |
|  -0.772|   -0.772|-1475.725|-1475.725|    63.77%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1475.628|-1475.628|    63.78%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1475.472|-1475.472|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
|  -0.772|   -0.772|-1475.447|-1475.447|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
|  -0.772|   -0.772|-1475.439|-1475.439|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
|  -0.772|   -0.772|-1475.421|-1475.421|    63.78%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
|  -0.772|   -0.772|-1474.118|-1474.118|    63.78%|   0:00:07.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1473.851|-1473.851|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1473.004|-1473.004|    63.79%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1472.910|-1472.910|    63.79%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1472.863|-1472.863|    63.79%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1472.209|-1472.209|    63.79%|   0:00:06.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.772|   -0.772|-1471.988|-1471.988|    63.80%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.772|   -0.772|-1471.854|-1471.854|    63.80%|   0:00:07.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.772|   -0.772|-1471.680|-1471.680|    63.81%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.772|   -0.772|-1471.647|-1471.647|    63.81%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.772|   -0.772|-1471.550|-1471.550|    63.81%|   0:00:06.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1471.495|-1471.495|    63.81%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1471.469|-1471.469|    63.81%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1471.443|-1471.443|    63.81%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1471.333|-1471.333|    63.81%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -0.772|   -0.772|-1471.207|-1471.207|    63.82%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1471.126|-1471.126|    63.82%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.772|   -0.772|-1471.022|-1471.022|    63.82%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.772|   -0.772|-1470.990|-1470.990|    63.82%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -0.772|   -0.772|-1470.982|-1470.982|    63.82%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -0.772|   -0.772|-1470.956|-1470.956|    63.82%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
|  -0.772|   -0.772|-1470.892|-1470.892|    63.82%|   0:00:07.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
|  -0.772|   -0.772|-1470.800|-1470.800|    63.82%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.772|   -0.772|-1470.780|-1470.780|    63.82%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.772|   -0.772|-1470.762|-1470.762|    63.82%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.772|   -0.772|-1470.232|-1470.232|    63.82%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1470.197|-1470.197|    63.82%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1470.063|-1470.063|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1469.441|-1469.441|    63.83%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1469.432|-1469.432|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1469.351|-1469.351|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1468.754|-1468.754|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1468.735|-1468.735|    63.83%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1468.598|-1468.598|    63.83%|   0:00:03.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1468.412|-1468.412|    63.83%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1468.115|-1468.115|    63.83%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1467.987|-1467.987|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1467.934|-1467.934|    63.84%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1467.911|-1467.911|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.772|   -0.772|-1467.534|-1467.534|    63.84%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D   |
|  -0.772|   -0.772|-1467.373|-1467.373|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -0.772|   -0.772|-1466.238|-1466.238|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1466.009|-1466.009|    63.84%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1465.875|-1465.875|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1465.366|-1465.366|    63.85%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
|  -0.772|   -0.772|-1464.769|-1464.769|    63.85%|   0:00:05.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -0.772|   -0.772|-1464.603|-1464.603|    63.85%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -0.772|   -0.772|-1464.601|-1464.601|    63.85%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -0.772|   -0.772|-1464.551|-1464.551|    63.85%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -0.772|   -0.772|-1464.533|-1464.533|    63.85%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -0.772|   -0.772|-1464.515|-1464.515|    63.85%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -0.772|   -0.772|-1463.067|-1463.067|    63.86%|   0:00:03.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -0.772|   -0.772|-1462.781|-1462.781|    63.86%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -0.772|   -0.772|-1462.759|-1462.759|    63.86%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -0.772|   -0.772|-1462.405|-1462.405|    63.86%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -0.772|   -0.772|-1462.233|-1462.233|    63.87%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -0.772|   -0.772|-1462.165|-1462.165|    63.87%|   0:00:00.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -0.772|   -0.772|-1461.883|-1461.883|    63.87%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_5_/D    |
|  -0.772|   -0.772|-1461.642|-1461.642|    63.87%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
|  -0.772|   -0.772|-1461.224|-1461.224|    63.87%|   0:00:08.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.772|   -0.772|-1461.069|-1461.069|    63.88%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D    |
|  -0.772|   -0.772|-1460.794|-1460.794|    63.88%|   0:00:00.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -0.772|   -0.772|-1460.557|-1460.557|    63.88%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
|  -0.772|   -0.772|-1460.303|-1460.303|    63.88%|   0:00:06.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_6_/D   |
|  -0.772|   -0.772|-1460.158|-1460.158|    63.88%|   0:00:04.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -0.772|   -0.772|-1459.985|-1459.985|    63.88%|   0:00:04.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -0.772|   -0.772|-1459.939|-1459.939|    63.88%|   0:00:00.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -0.772|   -0.772|-1459.303|-1459.303|    63.88%|   0:00:10.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.772|   -0.772|-1459.260|-1459.260|    63.88%|   0:00:00.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.772|   -0.772|-1459.215|-1459.215|    63.88%|   0:00:01.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.772|   -0.772|-1459.174|-1459.174|    63.88%|   0:00:00.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.772|   -0.772|-1458.345|-1458.345|    63.89%|   0:00:02.0| 2602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.772|   -0.772|-1458.281|-1458.281|    63.89%|   0:00:04.0| 2603.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.772|   -0.772|-1458.171|-1458.171|    63.89%|   0:00:01.0| 2603.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_5_/D    |
|  -0.772|   -0.772|-1458.067|-1458.067|    63.89%|   0:00:02.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_5_/D    |
|  -0.772|   -0.772|-1457.745|-1457.745|    63.90%|   0:00:01.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -0.772|   -0.772|-1457.523|-1457.523|    63.90%|   0:00:00.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.772|   -0.772|-1457.377|-1457.377|    63.90%|   0:00:11.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.772|   -0.772|-1457.175|-1457.175|    63.90%|   0:00:01.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.772|   -0.772|-1457.102|-1457.102|    63.91%|   0:00:03.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.772|   -0.772|-1456.760|-1456.760|    63.91%|   0:00:00.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.772|   -0.772|-1456.750|-1456.750|    63.91%|   0:00:00.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.772|   -0.772|-1455.830|-1455.830|    63.92%|   0:00:13.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.772|   -0.772|-1455.763|-1455.763|    63.92%|   0:00:04.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.772|   -0.772|-1455.616|-1455.616|    63.92%|   0:00:01.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.772|   -0.772|-1455.602|-1455.602|    63.92%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.772|   -0.772|-1454.879|-1454.879|    63.92%|   0:00:01.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.772|   -0.772|-1454.830|-1454.830|    63.92%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.772|   -0.772|-1454.823|-1454.823|    63.92%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.772|   -0.772|-1453.945|-1453.945|    63.93%|   0:00:03.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.772|   -0.772|-1453.888|-1453.888|    63.93%|   0:00:01.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.772|   -0.772|-1453.559|-1453.559|    63.93%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_4_/D   |
|  -0.772|   -0.772|-1453.312|-1453.312|    63.93%|   0:00:05.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.772|   -0.772|-1453.234|-1453.234|    63.93%|   0:00:07.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.772|   -0.772|-1453.201|-1453.201|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-1453.115|-1453.115|    63.94%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_5_/D    |
|  -0.772|   -0.772|-1453.046|-1453.046|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_4_/D   |
|  -0.772|   -0.772|-1452.505|-1452.505|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
|  -0.772|   -0.772|-1452.369|-1452.369|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-1452.363|-1452.363|    63.94%|   0:00:02.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-1452.165|-1452.165|    63.94%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-1452.110|-1452.110|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-1451.474|-1451.474|    63.95%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_5_/D    |
|  -0.772|   -0.772|-1451.469|-1451.469|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.772|   -0.772|-1451.428|-1451.428|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.772|   -0.772|-1451.377|-1451.377|    63.95%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.772|   -0.772|-1450.940|-1450.940|    63.95%|   0:00:02.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.772|   -0.772|-1450.914|-1450.914|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.772|   -0.772|-1450.908|-1450.908|    63.95%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.772|   -0.772|-1450.904|-1450.904|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.772|   -0.772|-1450.786|-1450.786|    63.95%|   0:00:07.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1450.224|-1450.224|    63.96%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.772|   -0.772|-1450.009|-1450.009|    63.96%|   0:00:04.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
|  -0.772|   -0.772|-1449.583|-1449.583|    63.96%|   0:00:03.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -0.772|   -0.772|-1449.529|-1449.529|    63.96%|   0:00:04.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -0.772|   -0.772|-1449.466|-1449.466|    63.96%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -0.772|   -0.772|-1449.261|-1449.261|    63.96%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -0.772|   -0.772|-1449.167|-1449.167|    63.96%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1449.031|-1449.031|    63.96%|   0:00:06.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1448.944|-1448.944|    63.97%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
|  -0.772|   -0.772|-1448.853|-1448.853|    63.97%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
|  -0.772|   -0.772|-1448.711|-1448.711|    63.97%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.772|   -0.772|-1448.644|-1448.644|    63.97%|   0:00:03.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.772|   -0.772|-1448.462|-1448.462|    63.98%|   0:00:02.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.772|   -0.772|-1448.129|-1448.129|    63.98%|   0:00:06.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -0.772|   -0.772|-1448.073|-1448.073|    63.98%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -0.772|   -0.772|-1448.026|-1448.026|    63.98%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
|  -0.772|   -0.772|-1447.815|-1447.815|    63.98%|   0:00:05.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
|  -0.772|   -0.772|-1447.633|-1447.633|    63.98%|   0:00:04.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
|  -0.772|   -0.772|-1447.552|-1447.552|    63.99%|   0:00:00.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -0.772|   -0.772|-1447.395|-1447.395|    63.99%|   0:00:04.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1447.321|-1447.321|    63.99%|   0:00:07.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1447.258|-1447.258|    64.00%|   0:00:03.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1447.185|-1447.185|    64.00%|   0:00:01.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1447.039|-1447.039|    64.00%|   0:00:00.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.954|-1446.954|    64.00%|   0:00:06.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.904|-1446.904|    64.00%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.792|-1446.792|    64.01%|   0:00:06.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D    |
|  -0.772|   -0.772|-1446.632|-1446.632|    64.01%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.445|-1446.445|    64.01%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.439|-1446.439|    64.01%|   0:00:01.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.435|-1446.435|    64.01%|   0:00:02.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -0.772|   -0.772|-1446.377|-1446.377|    64.02%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1446.295|-1446.295|    64.02%|   0:00:01.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1446.028|-1446.028|    64.02%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -0.772|   -0.772|-1445.428|-1445.428|    64.02%|   0:00:01.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1445.202|-1445.202|    64.02%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1445.166|-1445.166|    64.02%|   0:00:01.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1445.004|-1445.004|    64.02%|   0:00:01.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1444.764|-1444.764|    64.02%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1444.738|-1444.738|    64.02%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1444.671|-1444.671|    64.02%|   0:00:01.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1444.100|-1444.100|    64.03%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -0.772|   -0.772|-1443.811|-1443.811|    64.03%|   0:00:02.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1443.691|-1443.691|    64.03%|   0:00:03.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_3_/D   |
|  -0.772|   -0.772|-1444.143|-1444.143|    64.04%|   0:00:05.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
|  -0.772|   -0.772|-1444.135|-1444.135|    64.04%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.772|   -0.772|-1444.135|-1444.135|    64.04%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
|  -0.772|   -0.772|-1444.128|-1444.128|    64.04%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1444.123|-1444.123|    64.04%|   0:00:02.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.772|   -0.772|-1443.728|-1443.728|    64.04%|   0:00:01.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.772|   -0.772|-1443.719|-1443.719|    64.04%|   0:00:05.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -0.772|   -0.772|-1443.329|-1443.329|    64.04%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.772|   -0.772|-1443.323|-1443.323|    64.04%|   0:00:01.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.772|   -0.772|-1443.051|-1443.051|    64.05%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
|  -0.772|   -0.772|-1443.013|-1443.013|    64.05%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
|  -0.772|   -0.772|-1443.002|-1443.002|    64.05%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -0.772|   -0.772|-1442.998|-1442.998|    64.05%|   0:00:01.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -0.772|   -0.772|-1442.703|-1442.703|    64.05%|   0:00:06.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.772|   -0.772|-1442.646|-1442.646|    64.05%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.772|   -0.772|-1442.597|-1442.597|    64.05%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_3_/D   |
|  -0.772|   -0.772|-1442.591|-1442.591|    64.05%|   0:00:03.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -0.772|   -0.772|-1442.576|-1442.576|    64.06%|   0:00:06.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -0.772|   -0.772|-1442.500|-1442.500|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
|  -0.772|   -0.772|-1442.449|-1442.449|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -0.772|   -0.772|-1442.146|-1442.146|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -0.772|   -0.772|-1441.992|-1441.992|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -0.772|   -0.772|-1441.910|-1441.910|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.772|   -0.772|-1441.401|-1441.401|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1441.295|-1441.295|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1441.223|-1441.223|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1441.183|-1441.183|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1441.090|-1441.090|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1440.750|-1440.750|    64.07%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1440.714|-1440.714|    64.07%|   0:00:00.0| 2615.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1440.234|-1440.234|    64.07%|   0:00:01.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1440.110|-1440.110|    64.07%|   0:00:01.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -0.772|   -0.772|-1439.746|-1439.746|    64.07%|   0:00:00.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.772|   -0.772|-1439.428|-1439.428|    64.07%|   0:00:00.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1439.310|-1439.310|    64.07%|   0:00:04.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1439.090|-1439.090|    64.08%|   0:00:03.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -0.772|   -0.772|-1438.677|-1438.677|    64.08%|   0:00:00.0| 2616.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -0.772|   -0.772|-1438.494|-1438.494|    64.08%|   0:00:01.0| 2616.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.772|   -0.772|-1438.166|-1438.166|    64.08%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1437.973|-1437.973|    64.08%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1433.726|-1433.726|    64.08%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -0.772|   -0.772|-1433.402|-1433.402|    64.08%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1433.352|-1433.352|    64.08%|   0:00:06.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1433.196|-1433.196|    64.08%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1433.194|-1433.194|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1433.221|-1433.221|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1433.195|-1433.195|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1432.990|-1432.990|    64.09%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.772|   -0.772|-1432.985|-1432.985|    64.09%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D    |
|  -0.772|   -0.772|-1433.108|-1433.108|    64.09%|   0:00:02.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_2_/D    |
|  -0.772|   -0.772|-1433.104|-1433.104|    64.09%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
|  -0.772|   -0.772|-1424.186|-1424.186|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_62_/E                                           |
|  -0.772|   -0.772|-1420.766|-1420.766|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_63_/E                                         |
|  -0.772|   -0.772|-1418.589|-1418.589|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_1_/D   |
|  -0.772|   -0.772|-1418.286|-1418.286|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_1_/D    |
|  -0.772|   -0.772|-1418.125|-1418.125|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_1_/D    |
|  -0.772|   -0.772|-1418.115|-1418.115|    64.10%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -0.772|   -0.772|-1418.098|-1418.098|    64.10%|   0:00:00.0| 2637.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
|  -0.772|   -0.772|-1418.026|-1418.026|    64.10%|   0:00:02.0| 2635.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
|  -0.772|   -0.772|-1418.118|-1418.118|    64.11%|   0:00:02.0| 2635.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:31:24 real=0:31:22 mem=2635.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -0.772|   0.000|-1418.118|    64.11%|   0:00:01.0| 2635.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q8_reg_0_/D    |
|   0.021|   -0.772|   0.000|-1418.133|    64.11%|   0:00:00.0| 2654.5M|   WC_VIEW|  default| out[148]                                           |
|   0.021|   -0.772|   0.000|-1418.133|    64.11%|   0:00:00.0| 2654.5M|   WC_VIEW|  default| out[148]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2654.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:31:25 real=0:31:23 mem=2654.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.021|    0.000|
|reg2reg   |-0.772|-1418.133|
|HEPG      |-0.772|-1418.133|
|All Paths |-0.772|-1418.133|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -1418.133 Density 64.11
*** Starting refinePlace (4:06:21 mem=2654.5M) ***
Total net bbox length = 9.677e+05 (5.120e+05 4.558e+05) (ext = 4.213e+04)
Move report: Timing Driven Placement moves 29099 insts, mean move: 2.86 um, max move: 33.80 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18599_0): (204.40, 461.80) --> (214.80, 438.40)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 2781.7MB
Move report: Detail placement moves 21207 insts, mean move: 1.07 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1994): (252.40, 402.40) --> (243.40, 402.40)
	Runtime: CPU: 0:00:06.8 REAL: 0:00:06.0 MEM: 2781.7MB
Summary Report:
Instances move: 33994 (out of 51143 movable)
Instances flipped: 473
Mean displacement: 2.73 um
Max displacement: 36.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18599_0) (204.4, 461.8) -> (217, 438.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.700e+05 (5.132e+05 4.568e+05) (ext = 4.210e+04)
Runtime: CPU: 0:00:22.9 REAL: 0:00:23.0 MEM: 2781.7MB
*** Finished refinePlace (4:06:43 mem=2781.7M) ***
Finished re-routing un-routed nets (0:00:00.2 2781.7M)


Density : 0.6411
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.9 real=0:00:26.0 mem=2781.7M) ***
** GigaOpt Optimizer WNS Slack -0.774 TNS Slack -1428.954 Density 64.11
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-0.774|-1428.954|
|HEPG      |-0.774|-1428.954|
|All Paths |-0.774|-1428.954|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1557 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:31:52 real=0:31:50 mem=2781.7M) ***

(I,S,L,T): WC_VIEW: 150.663, 63.8886, 2.5788, 217.13
*** SetupOpt [finish] : cpu/real = 0:32:03.0/0:32:00.6 (1.0), totSession cpu/real = 4:06:47.2/4:22:22.5 (0.9), mem = 2746.7M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:06:48.3/4:22:23.6 (0.9), mem = 2588.7M
(I,S,L,T): WC_VIEW: 150.663, 63.8886, 2.5788, 217.13
Reclaim Optimization WNS Slack -0.774  TNS Slack -1428.954 Density 64.11
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    64.11%|        -|  -0.774|-1428.954|   0:00:00.0| 2588.7M|
|    64.11%|       65|  -0.774|-1428.905|   0:00:02.0| 2626.9M|
|    64.04%|      167|  -0.774|-1428.568|   0:00:05.0| 2626.9M|
|    63.49%|     2275|  -0.769|-1430.854|   0:00:23.0| 2646.0M|
|    63.48%|       31|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
|    63.48%|        1|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
|    63.48%|        0|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
|    63.48%|        3|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.769  TNS Slack -1430.916 Density 63.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1482 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:36.8) (real = 0:00:37.0) **
*** Starting refinePlace (4:07:26 mem=2662.0M) ***
Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2662.0MB
Summary Report:
Instances move: 0 (out of 50971 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2662.0MB
*** Finished refinePlace (4:07:27 mem=2662.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2662.0M)


Density : 0.6348
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=2662.0M) ***
(I,S,L,T): WC_VIEW: 149.654, 63.1273, 2.53933, 215.321
*** AreaOpt [finish] : cpu/real = 0:00:39.7/0:00:39.7 (1.0), totSession cpu/real = 4:07:28.0/4:23:03.2 (0.9), mem = 2662.0M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:40, mem=2569.89M, totSessionCpu=4:07:28).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:07:29.2/4:23:04.4 (0.9), mem = 2569.9M
(I,S,L,T): WC_VIEW: 149.654, 63.1273, 2.53933, 215.321
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.78| -1432.70|       0|       0|       0|  63.48|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.78| -1432.70|       0|       0|       1|  63.48| 0:00:00.0|  2627.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.78| -1432.70|       0|       0|       0|  63.48| 0:00:00.0|  2627.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1482 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2627.1M) ***

*** Starting refinePlace (4:07:36 mem=2643.1M) ***
Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2643.1MB
Summary Report:
Instances move: 0 (out of 50971 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2643.1MB
*** Finished refinePlace (4:07:37 mem=2643.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2643.1M)


Density : 0.6348
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=2643.1M) ***
(I,S,L,T): WC_VIEW: 149.65, 63.1273, 2.53934, 215.317
*** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 4:07:38.3/4:23:13.6 (0.9), mem = 2608.1M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 3:58:02, real = 3:57:46, mem = 2202.4M, totSessionCpu=4:07:40 **
**optDesign ... cpu = 3:58:02, real = 3:57:46, mem = 2203.1M, totSessionCpu=4:07:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=2568.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2568.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2578.1M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2578.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.779  | -0.779  |  0.003  |
|           TNS (ns):| -1432.7 | -1432.7 |  0.000  |
|    Violating Paths:|  2320   |  2320   |    0    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.476%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2578.1M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2205.24MB/3724.30MB/2337.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2206.00MB/3724.30MB/2337.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2206.00MB/3724.30MB/2337.13MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT)
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 10%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 20%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 30%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 40%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 50%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 60%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 70%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 80%
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT): 90%

Finished Levelizing
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT)

Starting Activity Propagation
2022-Mar-15 03:01:13 (2022-Mar-15 10:01:13 GMT)
2022-Mar-15 03:01:14 (2022-Mar-15 10:01:14 GMT): 10%
2022-Mar-15 03:01:14 (2022-Mar-15 10:01:14 GMT): 20%

Finished Activity Propagation
2022-Mar-15 03:01:15 (2022-Mar-15 10:01:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=2207.25MB/3724.30MB/2337.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 03:01:15 (2022-Mar-15 10:01:15 GMT)
 ... Calculating switching power
2022-Mar-15 03:01:16 (2022-Mar-15 10:01:16 GMT): 10%
2022-Mar-15 03:01:16 (2022-Mar-15 10:01:16 GMT): 20%
2022-Mar-15 03:01:16 (2022-Mar-15 10:01:16 GMT): 30%
2022-Mar-15 03:01:16 (2022-Mar-15 10:01:16 GMT): 40%
2022-Mar-15 03:01:16 (2022-Mar-15 10:01:16 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 03:01:17 (2022-Mar-15 10:01:17 GMT): 60%
2022-Mar-15 03:01:18 (2022-Mar-15 10:01:18 GMT): 70%
2022-Mar-15 03:01:19 (2022-Mar-15 10:01:19 GMT): 80%
2022-Mar-15 03:01:20 (2022-Mar-15 10:01:20 GMT): 90%

Finished Calculating power
2022-Mar-15 03:01:21 (2022-Mar-15 10:01:21 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 03:01:21 (2022-Mar-15 10:01:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.64281955 	   69.2024%
Total Switching Power:      64.88073102 	   29.6084%
Total Leakage Power:         2.60598680 	    1.1892%
Total Power:               219.12953719
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         79.93         5.2      0.6362       85.77       39.14
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      71.71       59.68        1.97       133.4       60.86
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              151.6       64.88       2.606       219.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      151.6       64.88       2.606       219.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U14 (FA1D4):          0.09935
*              Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U184 (FA1D4):        0.0002662
*                Total Cap:      3.85884e-10 F
*                Total instances in design: 50971
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2222.47MB/3731.30MB/2337.13MB)


Phase 1 finished in (cpu = 0:00:08.4) (real = 0:00:09.0) **
Finished Timing Update in (cpu = 0:00:12.8) (real = 0:00:13.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (4:08:11 mem=2658.3M) ***
Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.211e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2658.3MB
Summary Report:
Instances move: 0 (out of 50971 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.211e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2658.3MB
*** Finished refinePlace (4:08:12 mem=2658.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2658.3M)


Density : 0.6345
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:08:13.2/4:23:48.3 (0.9), mem = 2658.3M
(I,S,L,T): WC_VIEW: 152.382, 64.8691, 2.5364, 219.788
Reclaim Optimization WNS Slack -0.779  TNS Slack -1436.203 Density 63.45
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    63.45%|        -|  -0.779|-1436.203|   0:00:00.0| 2658.3M|
|    63.45%|        0|  -0.779|-1436.203|   0:00:01.0| 2658.3M|
|    63.45%|      157|  -0.779|-1436.283|   0:00:19.0| 2696.5M|
|    63.39%|      155|  -0.779|-1436.128|   0:00:27.0| 2696.5M|
|    63.39%|        4|  -0.779|-1436.113|   0:00:01.0| 2696.5M|
|    63.39%|        0|  -0.779|-1436.113|   0:00:13.0| 2696.5M|
|    63.39%|        0|  -0.779|-1436.113|   0:00:13.0| 2696.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.779  TNS Slack -1436.113 Density 63.39
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1482 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:17) (real = 0:01:17) **
(I,S,L,T): WC_VIEW: 152.338, 64.7553, 2.53473, 219.628
*** PowerOpt [finish] : cpu/real = 0:01:17.3/0:01:17.2 (1.0), totSession cpu/real = 4:09:30.4/4:25:05.5 (0.9), mem = 2696.5M
*** Starting refinePlace (4:09:31 mem=2696.5M) ***
Total net bbox length = 9.703e+05 (5.141e+05 4.563e+05) (ext = 4.211e+04)
Move report: Detail placement moves 142 insts, mean move: 1.41 um, max move: 5.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1105): (476.80, 341.20) --> (474.80, 337.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2696.5MB
Summary Report:
Instances move: 142 (out of 50761 movable)
Instances flipped: 0
Mean displacement: 1.41 um
Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1105) (476.8, 341.2) -> (474.8, 337.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
Total net bbox length = 9.705e+05 (5.142e+05 4.564e+05) (ext = 4.211e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2696.5MB
*** Finished refinePlace (4:09:32 mem=2696.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2696.5M)


Density : 0.6339
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2696.5M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:09:35.4/4:25:10.5 (0.9), mem = 2696.5M
(I,S,L,T): WC_VIEW: 152.338, 64.7551, 2.53473, 219.628
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.779|   -0.779|-1436.113|-1436.113|    63.39%|   0:00:00.0| 2706.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2725.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2725.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1482 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 152.338, 64.7551, 2.53473, 219.628
*** SetupOpt [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 4:09:46.5/4:25:21.6 (0.9), mem = 2715.5M
Executing incremental physical updates
*** Starting refinePlace (4:09:47 mem=2715.5M) ***
Total net bbox length = 9.705e+05 (5.142e+05 4.564e+05) (ext = 4.211e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2715.5MB
Summary Report:
Instances move: 0 (out of 50761 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.705e+05 (5.142e+05 4.564e+05) (ext = 4.211e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2715.5MB
*** Finished refinePlace (4:09:48 mem=2715.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2715.5M)


Density : 0.6339
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2715.5M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.16MB/3861.90MB/2337.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.16MB/3861.90MB/2337.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.16MB/3861.90MB/2337.13MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT)
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 10%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 20%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 30%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 40%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 50%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 60%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 70%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 80%
2022-Mar-15 03:03:19 (2022-Mar-15 10:03:19 GMT): 90%

Finished Levelizing
2022-Mar-15 03:03:20 (2022-Mar-15 10:03:20 GMT)

Starting Activity Propagation
2022-Mar-15 03:03:20 (2022-Mar-15 10:03:20 GMT)
2022-Mar-15 03:03:20 (2022-Mar-15 10:03:20 GMT): 10%
2022-Mar-15 03:03:21 (2022-Mar-15 10:03:21 GMT): 20%

Finished Activity Propagation
2022-Mar-15 03:03:22 (2022-Mar-15 10:03:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 03:03:22 (2022-Mar-15 10:03:22 GMT)
 ... Calculating switching power
2022-Mar-15 03:03:22 (2022-Mar-15 10:03:22 GMT): 10%
2022-Mar-15 03:03:22 (2022-Mar-15 10:03:22 GMT): 20%
2022-Mar-15 03:03:22 (2022-Mar-15 10:03:22 GMT): 30%
2022-Mar-15 03:03:22 (2022-Mar-15 10:03:22 GMT): 40%
2022-Mar-15 03:03:23 (2022-Mar-15 10:03:23 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 03:03:23 (2022-Mar-15 10:03:23 GMT): 60%
2022-Mar-15 03:03:25 (2022-Mar-15 10:03:25 GMT): 70%
2022-Mar-15 03:03:26 (2022-Mar-15 10:03:26 GMT): 80%
2022-Mar-15 03:03:27 (2022-Mar-15 10:03:27 GMT): 90%

Finished Calculating power
2022-Mar-15 03:03:27 (2022-Mar-15 10:03:27 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 03:03:27 (2022-Mar-15 10:03:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.51935631 	   69.2286%
Total Switching Power:      64.74771832 	   29.5830%
Total Leakage Power:         2.60105246 	    1.1884%
Total Power:               218.86812690
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         79.93       5.206       0.636       85.77       39.19
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      71.59       59.54       1.965       133.1       60.81
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              151.5       64.75       2.601       218.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      151.5       64.75       2.601       218.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U14 (FA1D4):          0.09935
*              Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U184 (FA1D4):        0.0002662
*                Total Cap:      3.85212e-10 F
*                Total instances in design: 50761
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2256.66MB/3861.90MB/2337.13MB)

** Power Reclaim End WNS Slack -0.779  TNS Slack -1436.113 
End: Power Optimization (cpu=0:02:06, real=0:02:06, mem=2564.45M, totSessionCpu=4:10:00).
**optDesign ... cpu = 4:00:22, real = 4:00:05, mem = 2203.4M, totSessionCpu=4:10:00 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core' of instances=50761 and nets=54777 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2546.934M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:2048   (Analysis view: WC_VIEW)
 Advancing count:2048, Max:-200.0(ps) Min:-200.0(ps) Total:-409600.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2585.34 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2585.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=54568  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 54568 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.020348e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 53086 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096614e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        17( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)       389( 0.30%)   ( 0.30%) 
[NR-eGR]      M8  (8)        68( 0.05%)   ( 0.05%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              491( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.24 sec, Curr Mem: 2597.42 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2587.42)
Total number of fetched objects 54590
End delay calculation. (MEM=2637.09 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2637.09 CPU=0:00:10.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=4:10:18 mem=2637.1M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2275.06MB/3783.46MB/2337.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2275.06MB/3783.46MB/2337.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2275.06MB/3783.46MB/2337.13MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 03:03:48 (2022-Mar-15 10:03:48 GMT)
2022-Mar-15 03:03:48 (2022-Mar-15 10:03:48 GMT): 10%
2022-Mar-15 03:03:48 (2022-Mar-15 10:03:48 GMT): 20%
2022-Mar-15 03:03:48 (2022-Mar-15 10:03:48 GMT): 30%
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT): 40%
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT): 50%
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT): 60%
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT): 70%
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT): 80%
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT): 90%

Finished Levelizing
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT)

Starting Activity Propagation
2022-Mar-15 03:03:49 (2022-Mar-15 10:03:49 GMT)
2022-Mar-15 03:03:50 (2022-Mar-15 10:03:50 GMT): 10%
2022-Mar-15 03:03:50 (2022-Mar-15 10:03:50 GMT): 20%

Finished Activity Propagation
2022-Mar-15 03:03:51 (2022-Mar-15 10:03:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 03:03:51 (2022-Mar-15 10:03:51 GMT)
 ... Calculating switching power
2022-Mar-15 03:03:51 (2022-Mar-15 10:03:51 GMT): 10%
2022-Mar-15 03:03:51 (2022-Mar-15 10:03:51 GMT): 20%
2022-Mar-15 03:03:51 (2022-Mar-15 10:03:51 GMT): 30%
2022-Mar-15 03:03:52 (2022-Mar-15 10:03:52 GMT): 40%
2022-Mar-15 03:03:52 (2022-Mar-15 10:03:52 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 03:03:53 (2022-Mar-15 10:03:53 GMT): 60%
2022-Mar-15 03:03:54 (2022-Mar-15 10:03:54 GMT): 70%
2022-Mar-15 03:03:55 (2022-Mar-15 10:03:55 GMT): 80%
2022-Mar-15 03:03:56 (2022-Mar-15 10:03:56 GMT): 90%

Finished Calculating power
2022-Mar-15 03:03:57 (2022-Mar-15 10:03:57 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 03:03:57 (2022-Mar-15 10:03:57 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.51936093 	   69.2286%
Total Switching Power:      64.74771832 	   29.5830%
Total Leakage Power:         2.60105246 	    1.1884%
Total Power:               218.86813153
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         79.93       5.206       0.636       85.77       39.19
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      71.59       59.54       1.965       133.1       60.81
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              151.5       64.75       2.601       218.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      151.5       64.75       2.601       218.9         100
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2279.07MB/3783.46MB/2337.13MB)


Output file is ./timingReports/core_preCTS.power.
**optDesign ... cpu = 4:00:51, real = 4:00:34, mem = 2203.3M, totSessionCpu=4:10:29 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 4:00:51, real = 4:00:34, mem = 2195.0M, totSessionCpu=4:10:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=2560.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2560.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2570.1M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2562.1M
** Profile ** DRVs :  cpu=0:00:02.5, mem=2560.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.778  | -0.046  |
|           TNS (ns):| -1435.2 | -1432.8 | -2.339  |
|    Violating Paths:|  2566   |  2391   |   175   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.389%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2560.1M
**optDesign ... cpu = 4:00:54, real = 4:00:39, mem = 2185.4M, totSessionCpu=4:10:33 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.8994' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 4:06:45, real = 4:06:30, mem = 2490.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098         24  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 31 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/15 03:04:03, mem=2107.7M)
% Begin Save ccopt configuration ... (date=03/15 03:04:03, mem=2107.7M)
% End Save ccopt configuration ... (date=03/15 03:04:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2107.9M, current mem=2107.9M)
% Begin Save netlist data ... (date=03/15 03:04:03, mem=2107.9M)
Writing Binary DB to placement.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/15 03:04:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2107.9M, current mem=2107.9M)
Saving congestion map file placement.enc.dat/core.route.congmap.gz ...
% Begin Save AAE data ... (date=03/15 03:04:04, mem=2109.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/15 03:04:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.1M, current mem=2109.1M)
Saving scheduling_file.cts.8994 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/15 03:04:05, mem=2109.4M)
% End Save clock tree data ... (date=03/15 03:04:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.4M, current mem=2109.4M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/15 03:04:05, mem=2109.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/15 03:04:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2109.6M, current mem=2109.6M)
Saving PG file placement.enc.dat/core.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2490.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/15 03:04:06, mem=2109.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/15 03:04:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2109.6M, current mem=2109.6M)
% Begin Save routing data ... (date=03/15 03:04:06, mem=2109.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=2490.7M) ***
% End Save routing data ... (date=03/15 03:04:06, total cpu=0:00:00.5, real=0:00:00.0, peak res=2109.8M, current mem=2109.8M)
Saving property file placement.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2493.7M) ***
Saving rc congestion map placement.enc.dat/core.congmap.gz ...
% Begin Save power constraints data ... (date=03/15 03:04:07, mem=2109.8M)
% End Save power constraints data ... (date=03/15 03:04:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.8M, current mem=2109.8M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/15 03:04:09, total cpu=0:00:03.7, real=0:00:06.0, peak res=2110.4M, current mem=2110.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
** NOTE: Created directory path './constraints' for file './constraints/core.ccopt'.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/15 07:25:51, mem=2079.3M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 9104 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 9104 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2508.5M, init mem=2512.9M)
*info: Placed = 50761         
*info: Unplaced = 0           
Placement Density:63.39%(248245/391624)
Placement Density (including fixed std cells):63.39%(248245/391624)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2508.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       9104
  Delay constrained sinks:     9104
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 9104 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.6 real=0:00:02.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.6 real=0:00:02.6)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2022-Mar-15 07:26:02 (2022-Mar-15 14:26:02 GMT)
2022-Mar-15 07:26:03 (2022-Mar-15 14:26:03 GMT): 10%
2022-Mar-15 07:26:03 (2022-Mar-15 14:26:03 GMT): 20%

Finished Activity Propagation
2022-Mar-15 07:26:04 (2022-Mar-15 14:26:04 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 2048 advancing pin insertion delay (22.496% of 9104 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 9104 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2581.16 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2581.16 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=54568  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 54568 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.020348e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 53086 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096614e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        17( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)       389( 0.30%)   ( 0.30%) 
[NR-eGR]      M8  (8)        68( 0.05%)   ( 0.05%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              491( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183458
[NR-eGR]     M2  (2V) length: 3.550912e+05um, number of vias: 257116
[NR-eGR]     M3  (3H) length: 4.132624e+05um, number of vias: 21096
[NR-eGR]     M4  (4V) length: 1.327275e+05um, number of vias: 11724
[NR-eGR]     M5  (5H) length: 1.136806e+05um, number of vias: 8405
[NR-eGR]     M6  (6V) length: 1.251986e+04um, number of vias: 7979
[NR-eGR]     M7  (7H) length: 6.294010e+04um, number of vias: 9460
[NR-eGR]     M8  (8V) length: 4.049712e+04um, number of vias: 0
[NR-eGR] Total length: 1.130719e+06um, number of vias: 499238
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.167270e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 2.40 sec, Curr Mem: 2554.23 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:02.5)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       9104
  Delay constrained sinks:     9104
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 9104 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.9 real=0:00:06.9)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      hp wire lengths  : top=0.000um, trunk=2932.200um, leaf=9523.900um, total=12456.100um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Bottom-up phase done. (took cpu=0:00:04.8 real=0:00:04.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (4:55:18 mem=2613.4M) ***
Total net bbox length = 9.820e+05 (5.198e+05 4.623e+05) (ext = 4.236e+04)
Move report: Detail placement moves 1827 insts, mean move: 1.09 um, max move: 7.40 um
	Max move on inst (kmem_instance/memory3_reg_123_): (140.20, 452.80) --> (136.40, 449.20)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2613.4MB
Summary Report:
Instances move: 1827 (out of 50871 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 7.40 um (Instance: kmem_instance/memory3_reg_123_) (140.2, 452.8) -> (136.4, 449.2)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 9.829e+05 (5.202e+05 4.626e+05) (ext = 4.235e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2613.4MB
*** Finished refinePlace (4:55:21 mem=2613.4M) ***
    Moved 650, flipped 173 and cell swapped 0 of 9214 clock instance(s) during refinement.
    The largest move was 7.4 microns for kmem_instance/memory3_reg_123_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.1 real=0:00:03.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.9)               2
    [0.9,1.6)               0
    [1.6,2.3)               1
    [2.3,3)                 1
    [3,3.7)                 6
    [3.7,4.4)               0
    [4.4,5.1)               0
    [5.1,5.8)               0
    [5.8,6.5)               0
    [6.5,7.2)               1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (139.200,375.400)    (139.200,368.200)    CTS_ccl_a_buf_00344 (a lib_cell CKBD16) at (139.200,368.200), in power domain auto-default
         3.6         (589.400,267.400)    (589.400,263.800)    CTS_ccl_a_buf_00075 (a lib_cell CKBD16) at (589.400,263.800), in power domain auto-default
         3.6         (590.800,267.400)    (590.800,271.000)    CTS_ccl_a_buf_00041 (a lib_cell CKBD16) at (590.800,271.000), in power domain auto-default
         3.6         (140.800,454.600)    (140.800,451.000)    CTS_ccl_a_buf_00163 (a lib_cell CKBD16) at (140.800,451.000), in power domain auto-default
         3.6         (589.400,346.600)    (589.400,343.000)    CTS_ccl_a_buf_00339 (a lib_cell CKBD16) at (589.400,343.000), in power domain auto-default
         3.6         (139.200,375.400)    (139.200,379.000)    CTS_ccl_a_buf_00335 (a lib_cell CKBD16) at (139.200,379.000), in power domain auto-default
         3.6         (89.800,375.400)     (89.800,379.000)     CTS_ccl_a_buf_00331 (a lib_cell CKBD16) at (89.800,379.000), in power domain auto-default
         2.6         (589.400,267.400)    (592.000,267.400)    CTS_ccl_a_buf_00333 (a lib_cell CKBD16) at (592.000,267.400), in power domain auto-default
         1.6         (592.400,429.400)    (594.000,429.400)    CTS_ccl_a_buf_00059 (a lib_cell CKBD16) at (594.000,429.400), in power domain auto-default
         0.8         (89.800,328.600)     (90.600,328.600)     CTS_ccl_a_buf_00173 (a lib_cell CKBD16) at (90.600,328.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:04.0 real=0:00:04.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.666pF, leaf=5.744pF, total=6.409pF
      wire lengths     : top=0.000um, trunk=4292.998um, leaf=33399.538um, total=37692.536um
      hp wire lengths  : top=0.000um, trunk=2956.400um, leaf=9562.600um, total=12519.000um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.012ns max=0.094ns {4 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 77 <= 0.094ns, 17 <= 0.100ns, 2 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.363, max=0.457, avg=0.401, sd=0.027], skew [0.094 vs 0.057*], 77.5% {0.363, 0.420} (wid=0.052 ws=0.035) (gid=0.431 gs=0.092)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.363, max=0.457, avg=0.401, sd=0.027], skew [0.094 vs 0.057*], 77.5% {0.363, 0.420} (wid=0.052 ws=0.035) (gid=0.431 gs=0.092)
    Legalizer API calls during this step: 1625 succeeded with high effort: 1625 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:09.2 real=0:00:09.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       111 (unrouted=111, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 111 nets for routing of which 111 have one or more fixed wires.
(ccopt eGR): Start to route 111 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2608.95 MB )
[NR-eGR] Read 696 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 696
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=54678  numIgnoredNets=54567
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 111 clock nets ( 111 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 111 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 111 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.634380e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 81 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 81 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.255000e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 62 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 62 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.284860e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 26 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.960120e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[NR-eGR]     M2  (2V) length: 3.464844e+05um, number of vias: 251246
[NR-eGR]     M3  (3H) length: 4.148899e+05um, number of vias: 25782
[NR-eGR]     M4  (4V) length: 1.436707e+05um, number of vias: 12126
[NR-eGR]     M5  (5H) length: 1.148077e+05um, number of vias: 8602
[NR-eGR]     M6  (6V) length: 1.298086e+04um, number of vias: 7979
[NR-eGR]     M7  (7H) length: 6.294010e+04um, number of vias: 9460
[NR-eGR]     M8  (8V) length: 4.049712e+04um, number of vias: 0
[NR-eGR] Total length: 1.136271e+06um, number of vias: 498873
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.722470e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9324
[NR-eGR]     M2  (2V) length: 8.430800e+03um, number of vias: 10933
[NR-eGR]     M3  (3H) length: 1.623260e+04um, number of vias: 4817
[NR-eGR]     M4  (4V) length: 1.097320e+04um, number of vias: 402
[NR-eGR]     M5  (5H) length: 1.127100e+03um, number of vias: 197
[NR-eGR]     M6  (6V) length: 4.610000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.722470e+04um, number of vias: 25673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.722470e+04um, number of vias: 25673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.24 sec, Curr Mem: 2555.95 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgfbGqTfc
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=111, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2586.32 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2586.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 25794
[NR-eGR] Read numTotalNets=54678  numIgnoredNets=111
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 54567 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.05% V. EstWL: 1.020546e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 53085 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.068034e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        53( 0.04%)         6( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        17( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       383( 0.30%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M8  (8)        67( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              525( 0.06%)         6( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.18 seconds, mem = 2603.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[NR-eGR]     M2  (2V) length: 3.392468e+05um, number of vias: 249999
[NR-eGR]     M3  (3H) length: 3.973671e+05um, number of vias: 27369
[NR-eGR]     M4  (4V) length: 1.479579e+05um, number of vias: 13017
[NR-eGR]     M5  (5H) length: 1.326413e+05um, number of vias: 8697
[NR-eGR]     M6  (6V) length: 1.538146e+04um, number of vias: 7987
[NR-eGR]     M7  (7H) length: 6.326500e+04um, number of vias: 9480
[NR-eGR]     M8  (8V) length: 4.089153e+04um, number of vias: 0
[NR-eGR] Total length: 1.136751e+06um, number of vias: 500227
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.16 seconds, mem = 2569.5M
End of congRepair (cpu=0:00:02.4, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:02.5 real=0:00:02.5)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.6 real=0:00:04.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'core' of instances=50871 and nets=58719 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2573.953M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
    cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
    cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
    sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.675pF, leaf=5.814pF, total=6.490pF
    wire lengths     : top=0.000um, trunk=4292.998um, leaf=33399.538um, total=37692.536um
    hp wire lengths  : top=0.000um, trunk=2956.400um, leaf=9562.600um, total=12519.000um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 108 CKBD12: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
  CongRepair After Initial Clustering done. (took cpu=0:00:06.3 real=0:00:06.3)
  Stage::Clustering done. (took cpu=0:00:15.5 real=0:00:15.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.670pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4257.797um, leaf=33378.440um, total=37636.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.014ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.365, max=0.454, avg=0.401, sd=0.026], skew [0.090 vs 0.057*], 77.5% {0.365, 0.422} (wid=0.052 ws=0.036) (gid=0.431 gs=0.090)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.365, max=0.454, avg=0.401, sd=0.026], skew [0.090 vs 0.057*], 77.5% {0.365, 0.422} (wid=0.052 ws=0.036) (gid=0.431 gs=0.090)
    Legalizer API calls during this step: 130 succeeded with high effort: 130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:18.7 real=0:00:18.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
      cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.670pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4257.797um, leaf=33378.440um, total=37636.237um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.014ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 108 CKBD12: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.365, max=0.454], skew [0.090 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.365, max=0.454], skew [0.090 vs 0.057*]
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1083.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1083.600um^2
      cell capacitance : b=0.592pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.592pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=13 avg=0.075ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 103 CKBD12: 5 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.415, max=0.464], skew [0.049 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.415, max=0.464], skew [0.049 vs 0.057]
    Legalizer API calls during this step: 231 succeeded with high effort: 231 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1083.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1083.600um^2
      cell capacitance : b=0.592pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.592pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=13 avg=0.075ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 103 CKBD12: 5 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.415, max=0.464, avg=0.436, sd=0.012], skew [0.049 vs 0.057], 100% {0.415, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.046)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.415, max=0.464, avg=0.436, sd=0.012], skew [0.049 vs 0.057], 100% {0.415, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.046)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:02.2 real=0:00:02.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.0 real=0:00:01.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 112 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1083.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1083.600um^2
          cell capacitance : b=0.592pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.592pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
          wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
          hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=13 avg=0.075ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 103 CKBD12: 5 CKBD4: 1 CKBD3: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
          wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
          hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.2 real=0:00:01.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
          wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
          hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.0 real=0:00:03.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
    cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
    cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
    sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
    wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
    hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
          wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
          hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464, avg=0.443, sd=0.008], skew [0.035 vs 0.057], 100% {0.429, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.039)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.429, max=0.464, avg=0.443, sd=0.008], skew [0.035 vs 0.057], 100% {0.429, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.039)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:04.9 real=0:00:04.9)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Tried: 112 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.427, max=0.463], skew [0.036 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.427, max=0.463], skew [0.036 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.6)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.461pF fall=9.235pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.460pF fall=9.234pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1079.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1079.280um^2
      cell capacitance : b=0.590pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.590pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=13 avg=0.077ns sd=0.021ns min=0.014ns max=0.095ns {1 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 101 CKBD12: 7 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.439, max=0.474, avg=0.454, sd=0.008], skew [0.036 vs 0.057], 100% {0.439, 0.474} (wid=0.050 ws=0.035) (gid=0.455 gs=0.038)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.439, max=0.474, avg=0.454, sd=0.008], skew [0.036 vs 0.057], 100% {0.439, 0.474} (wid=0.050 ws=0.035) (gid=0.455 gs=0.038)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.464 -> 0.474}Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.670pF, leaf=5.811pF, total=6.481pF
      wire lengths     : top=0.000um, trunk=4258.698um, leaf=33377.840um, total=37636.538um
      hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=10, resolved=100, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=63, accepted=26
        Max accepted move=61.200um, total accepted move=615.600um, average move=23.677um
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=16, resolved=89, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=22, ignoredLeafDriver=0, worse=52, accepted=10
        Max accepted move=59.600um, total accepted move=196.600um, average move=19.660um
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=33, resolved=67, predictFail=4, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=21, ignoredLeafDriver=0, worse=26, accepted=15
        Max accepted move=27.800um, total accepted move=185.400um, average move=12.360um
        Legalizer API calls during this step: 247 succeeded with high effort: 247 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.3 real=0:00:03.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=20, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=4
        Max accepted move=5.400um, total accepted move=14.200um, average move=3.550um
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=16, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 494 succeeded with high effort: 494 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.9 real=0:00:00.9)
      Move For Wirelength - branch...
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=0, resolved=26, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=8
        Max accepted move=1.800um, total accepted move=7.400um, average move=0.925um
        Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=0, resolved=19, predictFail=18, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
        cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
        cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
        sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.589pF, leaf=5.807pF, total=6.396pF
        wire lengths     : top=0.000um, trunk=3728.599um, leaf=33346.334um, total=37074.933um
        hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=13 avg=0.073ns sd=0.021ns min=0.012ns max=0.091ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.081ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 17 <= 0.100ns, 10 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.411, max=0.456, avg=0.430, sd=0.011], skew [0.045 vs 0.057], 100% {0.411, 0.456} (wid=0.051 ws=0.037) (gid=0.435 gs=0.041)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.411, max=0.456, avg=0.430, sd=0.011], skew [0.045 vs 0.057], 100% {0.411, 0.456} (wid=0.051 ws=0.037) (gid=0.435 gs=0.041)
      Legalizer API calls during this step: 881 succeeded with high effort: 881 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:05.9 real=0:00:05.9)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 112 , Succeeded = 21 , Wirelength increased = 89 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.582pF, leaf=5.804pF, total=6.386pF
      wire lengths     : top=0.000um, trunk=3682.598um, leaf=33323.935um, total=37006.533um
      hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.081ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 71 <= 0.094ns, 17 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.408, max=0.456, avg=0.428, sd=0.012], skew [0.048 vs 0.057], 100% {0.408, 0.456} (wid=0.050 ws=0.036) (gid=0.435 gs=0.043)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.408, max=0.456, avg=0.428, sd=0.012], skew [0.048 vs 0.057], 100% {0.408, 0.456} (wid=0.050 ws=0.036) (gid=0.435 gs=0.043)
    Legalizer API calls during this step: 881 succeeded with high effort: 881 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:06.9 real=0:00:06.9)
  Total capacitance is (rise=15.847pF fall=15.621pF), of which (rise=6.386pF fall=6.386pF) is wire, and (rise=9.461pF fall=9.235pF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.9 real=0:00:09.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (4:55:49 mem=2603.1M) ***
Total net bbox length = 9.828e+05 (5.202e+05 4.626e+05) (ext = 4.236e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2603.1MB
Summary Report:
Instances move: 0 (out of 50871 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.828e+05 (5.202e+05 4.626e+05) (ext = 4.236e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2603.1MB
*** Finished refinePlace (4:55:49 mem=2603.1M) ***
  Moved 0, flipped 0 and cell swapped 0 of 9214 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Implementation done. (took cpu=0:00:17.8 real=0:00:17.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       111 (unrouted=111, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 111 nets for routing of which 111 have one or more fixed wires.
(ccopt eGR): Start to route 111 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2603.11 MB )
[NR-eGR] Read 696 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 696
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=54678  numIgnoredNets=54567
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 111 clock nets ( 111 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 111 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 111 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.575160e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 84 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 84 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.296220e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 60 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 60 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.259660e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 26 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.894960e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[NR-eGR]     M2  (2V) length: 3.392932e+05um, number of vias: 250021
[NR-eGR]     M3  (3H) length: 3.968692e+05um, number of vias: 27341
[NR-eGR]     M4  (4V) length: 1.479723e+05um, number of vias: 12985
[NR-eGR]     M5  (5H) length: 1.325621e+05um, number of vias: 8684
[NR-eGR]     M6  (6V) length: 1.530646e+04um, number of vias: 7987
[NR-eGR]     M7  (7H) length: 6.326500e+04um, number of vias: 9480
[NR-eGR]     M8  (8V) length: 4.089153e+04um, number of vias: 0
[NR-eGR] Total length: 1.136160e+06um, number of vias: 500176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.663340e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9324
[NR-eGR]     M2  (2V) length: 8.477200e+03um, number of vias: 10955
[NR-eGR]     M3  (3H) length: 1.573470e+04um, number of vias: 4789
[NR-eGR]     M4  (4V) length: 1.098760e+04um, number of vias: 370
[NR-eGR]     M5  (5H) length: 1.047900e+03um, number of vias: 184
[NR-eGR]     M6  (6V) length: 3.860000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.663340e+04um, number of vias: 25622
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.663340e+04um, number of vias: 25622
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.26 sec, Curr Mem: 2562.11 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgfJ65q2z
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
Set FIXED routing status on 111 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.7 real=0:00:01.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'core' of instances=50871 and nets=58719 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2562.109M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
          wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
          hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
          wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
          hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 275 long paths. The largest offset applied was 0.005ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       9104       275        3.021%      0.005ns       0.455ns         0.450ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         2
            0.000      and above     273
          -------------------------------
          
          Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 99, numSkippedDueToCloseToSkewTarget = 8
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
          wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
          hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.6 real=0:00:00.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 111, tested: 111, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
          wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
          hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 7 insts, 14 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
          cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
          cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
          sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
          wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
          hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (4:55:55 mem=2600.3M) ***
Total net bbox length = 9.828e+05 (5.202e+05 4.626e+05) (ext = 4.236e+04)
Move report: Detail placement moves 752 insts, mean move: 0.91 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_707_0): (380.00, 386.20) --> (383.60, 388.00)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2600.3MB
Summary Report:
Instances move: 752 (out of 50871 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_707_0) (380, 386.2) -> (383.6, 388)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.830e+05 (5.203e+05 4.627e+05) (ext = 4.236e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2600.3MB
*** Finished refinePlace (4:55:58 mem=2600.3M) ***
  Moved 152, flipped 12 and cell swapped 0 of 9214 clock instance(s) during refinement.
  The largest move was 4.8 microns for qmem_instance/memory13_reg_70_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.9 real=0:00:02.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:08.2 real=0:00:08.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 111 nets for routing of which 111 have one or more fixed wires.
(ccopt eGR): Start to route 111 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2600.27 MB )
[NR-eGR] Read 696 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 696
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=54678  numIgnoredNets=54567
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 111 clock nets ( 111 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 111 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 111 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.576240e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 82 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 82 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.239340e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 56 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 56 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.077320e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 22 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 22 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.459180e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[NR-eGR]     M2  (2V) length: 3.393010e+05um, number of vias: 250028
[NR-eGR]     M3  (3H) length: 3.968919e+05um, number of vias: 27337
[NR-eGR]     M4  (4V) length: 1.479533e+05um, number of vias: 12980
[NR-eGR]     M5  (5H) length: 1.325611e+05um, number of vias: 8682
[NR-eGR]     M6  (6V) length: 1.530466e+04um, number of vias: 7987
[NR-eGR]     M7  (7H) length: 6.326500e+04um, number of vias: 9480
[NR-eGR]     M8  (8V) length: 4.089153e+04um, number of vias: 0
[NR-eGR] Total length: 1.136168e+06um, number of vias: 500172
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.664210e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9324
[NR-eGR]     M2  (2V) length: 8.485000e+03um, number of vias: 10962
[NR-eGR]     M3  (3H) length: 1.575740e+04um, number of vias: 4785
[NR-eGR]     M4  (4V) length: 1.096860e+04um, number of vias: 365
[NR-eGR]     M5  (5H) length: 1.046900e+03um, number of vias: 182
[NR-eGR]     M6  (6V) length: 3.842000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.664210e+04um, number of vias: 25618
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.664210e+04um, number of vias: 25618
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.25 sec, Curr Mem: 2560.27 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgf8LJ8Rf
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 111 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 111 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/15 07:27:00, mem=2193.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 15 07:27:00 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=58719)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 15 07:27:02 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 58717 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2256.54 (MB), peak = 2365.70 (MB)
#Merging special wires: starts on Tue Mar 15 07:27:27 2022 with memory = 2256.77 (MB), peak = 2365.70 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
#reading routing guides ......
#
#Finished routing data preparation on Tue Mar 15 07:27:27 2022
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 30.84 (MB)
#Total memory = 2256.86 (MB)
#Peak memory = 2365.70 (MB)
#
#
#Start global routing on Tue Mar 15 07:27:27 2022
#
#
#Start global routing initialization on Tue Mar 15 07:27:27 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Mar 15 07:27:27 2022
#
#Start routing resource analysis on Tue Mar 15 07:27:27 2022
#
#Routing resource analysis is done on Tue Mar 15 07:27:28 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3142          80       46440    67.88%
#  M2             V        3151          84       46440     0.48%
#  M3             H        3222           0       46440     0.07%
#  M4             V        2925         310       46440     0.93%
#  M5             H        3222           0       46440     0.00%
#  M6             V        3235           0       46440     0.00%
#  M7             H         806           0       46440     0.00%
#  M8             V         809           0       46440     0.00%
#  --------------------------------------------------------------
#  Total                  20513       1.83%      371520     8.67%
#
#  111 nets (0.19%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 07:27:28 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2262.43 (MB), peak = 2365.70 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Mar 15 07:27:28 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2262.84 (MB), peak = 2365.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2272.43 (MB), peak = 2365.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2274.01 (MB), peak = 2365.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4041 (skipped).
#Total number of selected nets for routing = 111.
#Total number of unselected nets (but routable) for routing = 54567 (skipped).
#Total number of nets in the design = 58719.
#
#54567 skipped nets do not have any wires.
#111 routable nets have only global wires.
#111 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                111               0  
#------------------------------------------------
#        Total                111               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                111         1482           53085  
#-------------------------------------------------------------
#        Total                111         1482           53085  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           10(0.02%)   (0.02%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     10(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 111
#Total wire length = 35007 um.
#Total half perimeter of net bounding box = 12833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 7689 um.
#Total wire length on LAYER M3 = 15057 um.
#Total wire length on LAYER M4 = 10920 um.
#Total wire length on LAYER M5 = 981 um.
#Total wire length on LAYER M6 = 360 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20090
#Up-Via Summary (total 20090):
#           
#-----------------------
# M1               9324
# M2               6671
# M3               3654
# M4                307
# M5                134
#-----------------------
#                 20090 
#
#Total number of involved priority nets 111
#Maximum src to sink distance for priority net 301.8
#Average of max src_to_sink distance for priority net 97.7
#Average of ave src_to_sink distance for priority net 53.6
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 20.61 (MB)
#Total memory = 2277.48 (MB)
#Peak memory = 2365.70 (MB)
#
#Finished global routing on Tue Mar 15 07:27:34 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2268.77 (MB), peak = 2365.70 (MB)
#Start Track Assignment.
#Done with 4256 horizontal wires in 2 hboxes and 5302 vertical wires in 2 hboxes.
#Done with 4185 horizontal wires in 2 hboxes and 5206 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 111
#Total wire length = 38239 um.
#Total half perimeter of net bounding box = 12833 um.
#Total wire length on LAYER M1 = 3171 um.
#Total wire length on LAYER M2 = 7614 um.
#Total wire length on LAYER M3 = 14742 um.
#Total wire length on LAYER M4 = 11323 um.
#Total wire length on LAYER M5 = 1009 um.
#Total wire length on LAYER M6 = 379 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20090
#Up-Via Summary (total 20090):
#           
#-----------------------
# M1               9324
# M2               6671
# M3               3654
# M4                307
# M5                134
#-----------------------
#                 20090 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2279.04 (MB), peak = 2365.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 53.23 (MB)
#Total memory = 2279.11 (MB)
#Peak memory = 2365.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 52.3% required routing.
#   number of violations = 0
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2304.10 (MB), peak = 2365.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 111
#Total wire length = 37061 um.
#Total half perimeter of net bounding box = 12833 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 622 um.
#Total wire length on LAYER M3 = 17488 um.
#Total wire length on LAYER M4 = 17766 um.
#Total wire length on LAYER M5 = 907 um.
#Total wire length on LAYER M6 = 276 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 28646
#Total number of multi-cut vias = 109 (  0.4%)
#Total number of single cut vias = 28537 ( 99.6%)
#Up-Via Summary (total 28646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9214 ( 98.8%)       109 (  1.2%)       9323
# M2              9292 (100.0%)         0 (  0.0%)       9292
# M3              9752 (100.0%)         0 (  0.0%)       9752
# M4               220 (100.0%)         0 (  0.0%)        220
# M5                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                28537 ( 99.6%)       109 (  0.4%)      28646 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -3.60 (MB)
#Total memory = 2275.52 (MB)
#Peak memory = 2365.70 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -3.60 (MB)
#Total memory = 2275.52 (MB)
#Peak memory = 2365.70 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:27
#Elapsed time = 00:01:27
#Increased memory = 75.58 (MB)
#Total memory = 2269.25 (MB)
#Peak memory = 2365.70 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 07:28:27 2022
#
% End globalDetailRoute (date=03/15 07:28:27, total cpu=0:01:27, real=0:01:27, peak res=2304.3M, current mem=2268.6M)
        NanoRoute done. (took cpu=0:01:27 real=0:01:27)
      Clock detailed routing done.
Checking guided vs. routed lengths for 111 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          86
       100.000     150.000          12
       150.000     200.000           4
       200.000     250.000           4
       250.000     300.000           3
       300.000     350.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          80
        0.000      2.000          14
        2.000      4.000           8
        4.000      6.000           2
        6.000      8.000           3
        8.000     10.000           3
       10.000     12.000           0
       12.000     14.000           0
       14.000     16.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_32 (101 terminals)
    Guided length:  max path =    79.000um, total =   319.998um
    Routed length:  max path =    82.000um, total =   403.540um
    Deviation:      max path =     3.797%,  total =    26.107%

    Net mac_array_instance/CTS_3 (75 terminals)
    Guided length:  max path =    87.200um, total =   249.900um
    Routed length:  max path =    79.800um, total =   307.880um
    Deviation:      max path =    -8.486%,  total =    23.202%

    Net mac_array_instance/col_idx_3__mac_col_inst/CTS_1 (81 terminals)
    Guided length:  max path =   118.399um, total =   272.998um
    Routed length:  max path =   110.200um, total =   335.870um
    Deviation:      max path =    -6.925%,  total =    23.030%

    Net CTS_19 (101 terminals)
    Guided length:  max path =    83.800um, total =   308.000um
    Routed length:  max path =    80.600um, total =   375.865um
    Deviation:      max path =    -3.819%,  total =    22.034%

    Net mac_array_instance/col_idx_1__mac_col_inst/CTS_2 (84 terminals)
    Guided length:  max path =   132.600um, total =   275.600um
    Routed length:  max path =   134.600um, total =   334.665um
    Deviation:      max path =     1.508%,  total =    21.431%

    Net CTS_43 (101 terminals)
    Guided length:  max path =    72.400um, total =   322.700um
    Routed length:  max path =    72.200um, total =   391.775um
    Deviation:      max path =    -0.276%,  total =    21.406%

    Net mac_array_instance/CTS_20 (75 terminals)
    Guided length:  max path =   107.000um, total =   282.399um
    Routed length:  max path =    86.400um, total =   342.520um
    Deviation:      max path =   -19.252%,  total =    21.289%

    Net CTS_28 (101 terminals)
    Guided length:  max path =    56.000um, total =   333.600um
    Routed length:  max path =    60.000um, total =   404.345um
    Deviation:      max path =     7.143%,  total =    21.207%

    Net mac_array_instance/CTS_11 (65 terminals)
    Guided length:  max path =    91.600um, total =   266.600um
    Routed length:  max path =    90.000um, total =   322.960um
    Deviation:      max path =    -1.747%,  total =    21.140%

    Net CTS_35 (100 terminals)
    Guided length:  max path =    63.600um, total =   346.400um
    Routed length:  max path =    63.400um, total =   419.210um
    Deviation:      max path =    -0.314%,  total =    21.019%

Set FIXED routing status on 111 net(s)
Set FIXED placed status on 110 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2612.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2643.09 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[NR-eGR] Read numTotalNets=54678  numIgnoredNets=111
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 54567 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.020708e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 53085 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.068340e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        70( 0.06%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        17( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)       382( 0.30%)   ( 0.30%) 
[NR-eGR]      M8  (8)        68( 0.05%)   ( 0.05%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              542( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 183677
[NR-eGR]     M2  (2V) length: 3.376473e+05um, number of vias: 249146
[NR-eGR]     M3  (3H) length: 3.975838e+05um, number of vias: 31285
[NR-eGR]     M4  (4V) length: 1.481248e+05um, number of vias: 12924
[NR-eGR]     M5  (5H) length: 1.338353e+05um, number of vias: 8567
[NR-eGR]     M6  (6V) length: 1.584866e+04um, number of vias: 7986
[NR-eGR]     M7  (7H) length: 6.307400e+04um, number of vias: 9472
[NR-eGR]     M8  (8V) length: 4.081493e+04um, number of vias: 0
[NR-eGR] Total length: 1.136929e+06um, number of vias: 503057
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.34 sec, Real: 2.34 sec, Curr Mem: 2628.31 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.7 real=0:00:02.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:32 real=0:01:32)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'core' of instances=50871 and nets=58719 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2616.312M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.8)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
    cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
    cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
    sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
    wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
    hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
  CCOpt::Phase::Routing done. (took cpu=0:01:34 real=0:01:34)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 111, tested: 111, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
      wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
      hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Upsizing to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 111, tested: 111, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
      wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
      hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 111, nets tested: 111, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
      wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
      hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
      cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
      sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
      wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
      hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
    cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
    cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
    sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
    wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
    hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.3 real=0:00:03.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        110     1081.440       0.591
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            110     1081.440       0.591
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3690.200
  Leaf      33370.400
  Total     37060.600
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       2773.400
  Leaf        9675.700
  Total      12449.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.591    0.577     1.167
  Leaf     8.870    5.878    14.748
  Total    9.461    6.454    15.916
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  9104     8.870     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105      13       0.072       0.021      0.012    0.089    {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      98       0.094       0.004      0.083    0.104    {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     102      1028.160
  CKBD12    buffer       6        47.520
  CKBD4     buffer       1         3.240
  CKBD3     buffer       1         2.520
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.409     0.456     0.046       0.057         0.035           0.013           0.427        0.011     100% {0.409, 0.456}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.409     0.456     0.046       0.057         0.035           0.013           0.427        0.011     100% {0.409, 0.456}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
  cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
  cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
  sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
  wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
  hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:02.2)
Runtime done. (took cpu=0:02:46 real=0:02:46)
Runtime Summary
===============
Clock Runtime:  (27%) Core CTS          43.11 (Init 7.09, Construction 10.21, Implementation 17.28, eGRPC 3.12, PostConditioning 3.28, Other 2.14)
Clock Runtime:  (65%) CTS services     101.22 (RefinePlace 6.50, EarlyGlobalClock 4.97, NanoRoute 87.32, ExtractRC 2.43, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          9.93 (Init 2.98, CongRepair/EGR-DP 5.16, TimingUpdate 1.79, Other 0.00)
Clock Runtime: (100%) Total            154.27

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2253.6M, totSessionCpu=4:57:37 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 2260.0M, totSessionCpu=4:57:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2627.6M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=2758.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2763.3M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2763.26)
Total number of fetched objects 54700
End delay calculation. (MEM=2774.77 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2774.77 CPU=0:00:10.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=4:58:03 mem=2774.8M)
** Profile ** Overall slacks :  cpu=0:00:13.6, mem=2774.8M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2774.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.936  | -0.936  | -0.500  |
|           TNS (ns):| -1775.9 | -1702.7 | -73.237 |
|    Violating Paths:|  2606   |  2446   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.665%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2774.8M
**optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 2350.0M, totSessionCpu=4:58:05 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 50871

Instance distribution across the VT partitions:

 LVT : inst = 27210 (53.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 27210 (53.5%)

 HVT : inst = 23661 (46.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 23661 (46.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2710.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2710.8M) ***
*** Starting optimizing excluded clock nets MEM= 2710.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2710.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 111 nets with fixed/cover wires excluded.
Info: 111 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:58:07.2/8:51:13.4 (0.6), mem = 2710.8M
(I,S,L,T): WC_VIEW: 151.621, 68.8229, 2.53484, 222.979
(I,S,L,T): WC_VIEW: 151.621, 68.8229, 2.53484, 222.979
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 4:58:14.2/8:51:20.4 (0.6), mem = 2718.8M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.936
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in TNS mode
Info: 111 nets with fixed/cover wires excluded.
Info: 111 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:58:16.4/8:51:22.5 (0.6), mem = 2718.8M
(I,S,L,T): WC_VIEW: 151.621, 68.8229, 2.53484, 222.979
*info: 111 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
*info: 111 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1775.889 Density 63.66
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.237|
|reg2reg   |-0.936|-1702.652|
|HEPG      |-0.936|-1702.652|
|All Paths |-0.936|-1775.889|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.936ns TNS -1702.651ns; HEPG WNS -0.936ns TNS -1702.651ns; all paths WNS -0.936ns TNS -1775.888ns; Real time 0:03:36
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.936|   -0.936|-1702.652|-1775.889|    63.66%|   0:00:01.0| 2753.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.928|   -0.928|-1699.501|-1772.738|    63.67%|   0:00:00.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.920|   -0.920|-1697.117|-1770.355|    63.67%|   0:00:00.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.911|   -0.911|-1690.984|-1764.222|    63.68%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.906|   -0.906|-1673.293|-1746.530|    63.68%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.906|   -0.906|-1670.503|-1743.741|    63.69%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.896|   -0.896|-1669.220|-1742.458|    63.69%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.892|   -0.892|-1660.816|-1734.054|    63.70%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.886|   -0.886|-1655.014|-1728.252|    63.71%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.886|   -0.886|-1651.380|-1724.618|    63.71%|   0:00:03.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.877|   -0.877|-1644.375|-1717.613|    63.75%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.871|   -0.871|-1638.965|-1712.202|    63.76%|   0:00:04.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.871|   -0.871|-1636.272|-1709.510|    63.76%|   0:00:05.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.871|   -0.871|-1635.382|-1708.619|    63.76%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.868|   -0.868|-1626.394|-1699.631|    63.81%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.868|   -0.868|-1621.349|-1694.586|    63.82%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.865|   -0.865|-1617.598|-1690.835|    63.85%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.865|   -0.865|-1615.896|-1689.134|    63.85%|   0:00:03.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.864|   -0.864|-1613.630|-1686.868|    63.89%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.864|   -0.864|-1613.552|-1686.789|    63.89%|   0:00:00.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.864|   -0.864|-1613.204|-1686.441|    63.90%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.864|   -0.864|-1612.703|-1685.941|    63.93%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.864|   -0.864|-1612.701|-1685.938|    63.93%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.865|   -0.865|-1607.642|-1680.880|    63.96%|   0:00:04.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
|  -0.865|   -0.865|-1607.289|-1680.526|    63.96%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
|  -0.865|   -0.865|-1603.460|-1676.698|    64.00%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
|  -0.865|   -0.865|-1602.319|-1675.557|    64.02%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
|  -0.865|   -0.865|-1599.276|-1672.514|    64.04%|   0:00:03.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.865|   -0.865|-1597.364|-1670.601|    64.08%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.865|   -0.865|-1597.275|-1670.512|    64.08%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.865|   -0.865|-1597.252|-1670.489|    64.08%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.865|   -0.865|-1596.743|-1669.980|    64.09%|   0:00:04.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1595.094|-1668.332|    64.13%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1594.949|-1668.186|    64.13%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1594.936|-1668.174|    64.13%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1594.178|-1667.415|    64.14%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1594.157|-1667.395|    64.14%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1593.911|-1667.149|    64.14%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1593.400|-1666.637|    64.14%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.865|   -0.865|-1592.383|-1665.620|    64.15%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -0.865|   -0.865|-1591.842|-1665.080|    64.16%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -0.865|   -0.865|-1591.707|-1664.944|    64.16%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -0.865|   -0.865|-1591.679|-1664.917|    64.16%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -0.865|   -0.865|-1591.152|-1664.390|    64.16%|   0:00:03.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -0.865|   -0.865|-1591.029|-1664.266|    64.16%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -0.865|   -0.865|-1590.927|-1664.164|    64.16%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -0.865|   -0.865|-1590.847|-1664.084|    64.16%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -0.865|   -0.865|-1590.431|-1663.669|    64.16%|   0:00:02.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
|  -0.865|   -0.865|-1590.118|-1663.356|    64.17%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
|  -0.865|   -0.865|-1589.814|-1663.052|    64.17%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
|  -0.865|   -0.865|-1589.617|-1662.854|    64.17%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
|  -0.865|   -0.865|-1589.585|-1662.822|    64.18%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
|  -0.865|   -0.865|-1589.422|-1662.659|    64.18%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.865|   -0.865|-1588.151|-1661.389|    64.20%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.865|   -0.865|-1586.790|-1660.028|    64.20%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.865|   -0.865|-1586.540|-1659.778|    64.20%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.865|   -0.865|-1586.368|-1659.605|    64.22%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.865|   -0.865|-1586.315|-1659.553|    64.22%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.865|   -0.865|-1584.349|-1657.587|    64.22%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.865|   -0.865|-1584.345|-1657.583|    64.23%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.865|   -0.865|-1584.296|-1657.534|    64.23%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.865|   -0.865|-1584.271|-1657.509|    64.23%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.865|   -0.865|-1584.269|-1657.506|    64.23%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.865|   -0.865|-1583.911|-1657.149|    64.24%|   0:00:02.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1583.201|-1656.439|    64.25%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1583.187|-1656.425|    64.25%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1583.182|-1656.420|    64.25%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1582.832|-1656.069|    64.26%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1582.799|-1656.037|    64.26%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1582.683|-1655.921|    64.26%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.865|   -0.865|-1582.408|-1655.645|    64.26%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_10_/D  |
|  -0.865|   -0.865|-1582.035|-1655.273|    64.27%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_10_/D  |
|  -0.865|   -0.865|-1581.942|-1655.179|    64.27%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_10_/D  |
|  -0.865|   -0.865|-1581.824|-1655.062|    64.27%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -0.865|   -0.865|-1581.623|-1654.860|    64.28%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.865|   -0.865|-1581.561|-1654.798|    64.28%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.865|   -0.865|-1581.393|-1654.630|    64.28%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.865|   -0.865|-1580.891|-1654.129|    64.28%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
|  -0.865|   -0.865|-1580.859|-1654.096|    64.29%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
|  -0.865|   -0.865|-1580.853|-1654.090|    64.29%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
|  -0.865|   -0.865|-1580.576|-1653.814|    64.29%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_9_/D   |
|  -0.865|   -0.865|-1580.441|-1653.678|    64.29%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_9_/D   |
|  -0.865|   -0.865|-1579.921|-1653.159|    64.29%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -0.865|   -0.865|-1579.378|-1652.616|    64.30%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -0.865|   -0.865|-1579.192|-1652.430|    64.32%|   0:00:02.0| 2800.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_8_/D   |
|  -0.865|   -0.865|-1579.176|-1652.414|    64.32%|   0:00:00.0| 2800.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_8_/D   |
|  -0.865|   -0.865|-1579.108|-1652.345|    64.32%|   0:00:01.0| 2800.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1579.056|-1652.293|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1579.053|-1652.290|    64.32%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1578.909|-1652.146|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
|  -0.865|   -0.865|-1578.757|-1651.994|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
|  -0.865|   -0.865|-1578.666|-1651.903|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
|  -0.865|   -0.865|-1578.590|-1651.828|    64.32%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -0.865|   -0.865|-1578.495|-1651.733|    64.33%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -0.865|   -0.865|-1578.478|-1651.716|    64.33%|   0:00:02.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1578.458|-1651.695|    64.33%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1578.455|-1651.692|    64.33%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1578.438|-1651.676|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -0.865|   -0.865|-1578.438|-1651.676|    64.33%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -0.865|   -0.865|-1578.421|-1651.659|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -0.865|   -0.865|-1578.313|-1651.550|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1578.313|-1651.550|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
|  -0.865|   -0.865|-1577.584|-1650.822|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
|  -0.865|   -0.865|-1577.408|-1650.645|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
|  -0.865|   -0.865|-1577.375|-1650.613|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
|  -0.865|   -0.865|-1577.367|-1650.604|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.865|   -0.865|-1577.364|-1650.602|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.865|   -0.865|-1577.279|-1650.516|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/D   |
|  -0.865|   -0.865|-1577.275|-1650.512|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/D   |
|  -0.865|   -0.865|-1577.195|-1650.432|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/D   |
|  -0.865|   -0.865|-1576.581|-1649.818|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -0.865|   -0.865|-1576.504|-1649.742|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -0.865|   -0.865|-1576.501|-1649.739|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -0.865|   -0.865|-1576.469|-1649.707|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -0.865|   -0.865|-1576.164|-1649.402|    64.35%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_6_/D    |
|  -0.865|   -0.865|-1575.822|-1649.059|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
|  -0.865|   -0.865|-1575.723|-1648.961|    64.36%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
|  -0.865|   -0.865|-1575.589|-1648.826|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.865|   -0.865|-1575.499|-1648.737|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.865|   -0.865|-1575.480|-1648.717|    64.36%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.865|   -0.865|-1575.444|-1648.681|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.865|   -0.865|-1575.439|-1648.677|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.865|   -0.865|-1575.384|-1648.622|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
|  -0.865|   -0.865|-1575.342|-1648.579|    64.36%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
|  -0.865|   -0.865|-1573.690|-1646.927|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
|  -0.865|   -0.865|-1573.310|-1646.548|    64.37%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -0.865|   -0.865|-1573.053|-1646.290|    64.37%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -0.865|   -0.865|-1572.234|-1645.471|    64.37%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1572.230|-1645.467|    64.37%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_5_/D   |
|  -0.865|   -0.865|-1572.179|-1645.417|    64.37%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_5_/D   |
|  -0.865|   -0.865|-1571.976|-1645.214|    64.38%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -0.865|   -0.865|-1571.885|-1645.122|    64.38%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
|  -0.865|   -0.865|-1571.874|-1645.111|    64.38%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
|  -0.865|   -0.865|-1571.867|-1645.105|    64.38%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
|  -0.865|   -0.865|-1571.755|-1644.992|    64.39%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.865|   -0.865|-1571.676|-1644.914|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.865|   -0.865|-1571.631|-1644.869|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.865|   -0.865|-1571.532|-1644.770|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.865|   -0.865|-1571.290|-1644.528|    64.39%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1571.182|-1644.419|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1571.177|-1644.414|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1571.113|-1644.351|    64.39%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1571.035|-1644.272|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1570.931|-1644.169|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -0.865|   -0.865|-1570.925|-1644.162|    64.40%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
|  -0.865|   -0.865|-1570.620|-1643.857|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
|  -0.865|   -0.865|-1569.992|-1643.230|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
|  -0.865|   -0.865|-1569.915|-1643.152|    64.40%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
|  -0.865|   -0.865|-1569.912|-1643.149|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
|  -0.865|   -0.865|-1569.775|-1643.012|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.865|   -0.865|-1569.622|-1642.860|    64.40%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
|  -0.865|   -0.865|-1569.552|-1642.790|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
|  -0.865|   -0.865|-1567.014|-1640.252|    64.41%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D   |
|  -0.865|   -0.865|-1566.703|-1639.940|    64.41%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D   |
|  -0.865|   -0.865|-1566.449|-1639.686|    64.41%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D   |
|  -0.865|   -0.865|-1566.435|-1639.672|    64.41%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D    |
|  -0.865|   -0.865|-1566.416|-1639.654|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D    |
|  -0.865|   -0.865|-1566.338|-1639.575|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D    |
|  -0.865|   -0.865|-1565.058|-1638.296|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
|  -0.865|   -0.865|-1564.935|-1638.172|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
|  -0.865|   -0.865|-1564.923|-1638.160|    64.42%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
|  -0.865|   -0.865|-1564.789|-1638.027|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.865|   -0.865|-1564.735|-1637.972|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.865|   -0.865|-1564.720|-1637.958|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.865|   -0.865|-1564.551|-1637.789|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
|  -0.865|   -0.865|-1564.511|-1637.748|    64.43%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
|  -0.865|   -0.865|-1564.345|-1637.582|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
|  -0.865|   -0.865|-1564.301|-1637.539|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/D   |
|  -0.865|   -0.865|-1564.270|-1637.507|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/D   |
|  -0.865|   -0.865|-1564.257|-1637.495|    64.44%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.865|   -0.865|-1564.234|-1637.471|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.865|   -0.865|-1563.960|-1637.198|    64.44%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
|  -0.865|   -0.865|-1563.770|-1637.007|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
|  -0.865|   -0.865|-1563.706|-1636.943|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
|  -0.865|   -0.865|-1563.096|-1636.334|    64.45%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
|  -0.865|   -0.865|-1563.042|-1636.280|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
|  -0.865|   -0.865|-1562.902|-1636.139|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.865|   -0.865|-1562.846|-1636.084|    64.46%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.865|   -0.865|-1562.791|-1636.028|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.865|   -0.865|-1562.771|-1636.009|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.865|   -0.865|-1562.756|-1635.994|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.865|   -0.865|-1562.714|-1635.951|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -0.865|   -0.865|-1562.696|-1635.933|    64.46%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -0.865|   -0.865|-1562.677|-1635.914|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -0.865|   -0.865|-1562.662|-1635.900|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -0.865|   -0.865|-1562.644|-1635.881|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -0.865|   -0.865|-1562.580|-1635.817|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1562.508|-1635.746|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1562.497|-1635.735|    64.46%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -0.865|   -0.865|-1562.414|-1635.652|    64.47%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -0.865|   -0.865|-1562.195|-1635.432|    64.47%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
|  -0.865|   -0.865|-1561.981|-1635.218|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
|  -0.865|   -0.865|-1561.887|-1635.125|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
|  -0.865|   -0.865|-1561.872|-1635.110|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
|  -0.865|   -0.865|-1561.807|-1635.044|    64.48%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_2_/D   |
|  -0.865|   -0.865|-1561.792|-1635.030|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1561.756|-1634.994|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1561.741|-1634.979|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1561.731|-1634.969|    64.48%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1561.717|-1634.954|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.865|   -0.865|-1561.291|-1634.528|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_1_/D   |
|  -0.865|   -0.865|-1559.929|-1633.167|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
|  -0.865|   -0.865|-1559.421|-1632.658|    64.49%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
|  -0.865|   -0.865|-1558.958|-1632.195|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
|  -0.865|   -0.865|-1558.918|-1632.156|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
|  -0.865|   -0.865|-1558.719|-1631.957|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -0.865|   -0.865|-1558.488|-1631.725|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D    |
|  -0.865|   -0.865|-1558.380|-1631.618|    64.49%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_1_/D   |
|  -0.865|   -0.865|-1558.323|-1631.560|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -0.865|   -0.865|-1558.156|-1631.394|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D    |
|  -0.865|   -0.865|-1558.156|-1631.394|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:08 real=0:02:08 mem=2801.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:08 real=0:02:08 mem=2801.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.238|
|reg2reg   |-0.865|-1558.156|
|HEPG      |-0.865|-1558.156|
|All Paths |-0.865|-1631.394|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.865ns TNS -1558.152ns; HEPG WNS -0.865ns TNS -1558.152ns; all paths WNS -0.865ns TNS -1631.390ns; Real time 0:05:44
** GigaOpt Optimizer WNS Slack -0.865 TNS Slack -1631.394 Density 64.49
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:00:35.7/8:53:41.6 (0.6), mem = 2801.1M
(I,S,L,T): WC_VIEW: 153.03, 70.028, 2.57832, 225.636
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.865  TNS Slack -1631.394 Density 64.49
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    64.49%|        -|  -0.865|-1631.394|   0:00:00.0| 2801.1M|
|    64.40%|      167|  -0.865|-1631.516|   0:00:05.0| 2802.1M|
|    63.66%|     2846|  -0.861|-1637.497|   0:00:29.0| 2806.5M|
|    63.66%|        7|  -0.861|-1637.497|   0:00:01.0| 2808.7M|
|    63.66%|        0|  -0.861|-1637.497|   0:00:01.0| 2808.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.861  TNS Slack -1637.497 Density 63.66
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 111 constrained nets 
Layer 7 has 1323 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.3) (real = 0:00:39.0) **
(I,S,L,T): WC_VIEW: 151.901, 69.1459, 2.52941, 223.576
*** AreaOpt [finish] : cpu/real = 0:00:38.7/0:00:38.6 (1.0), totSession cpu/real = 5:01:14.3/8:54:20.2 (0.6), mem = 2808.7M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2802.71M, totSessionCpu=5:01:14).
*** Starting refinePlace (5:01:15 mem=2802.7M) ***
Total net bbox length = 9.884e+05 (5.234e+05 4.650e+05) (ext = 4.236e+04)
Density distribution unevenness ratio = 24.502%
Density distribution unevenness ratio = 24.451%
Move report: Timing Driven Placement moves 17171 insts, mean move: 2.43 um, max move: 37.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20305_0): (363.20, 53.20) --> (391.80, 44.20)
	Runtime: CPU: 0:00:11.3 REAL: 0:00:11.0 MEM: 2855.8MB
Move report: Detail placement moves 12524 insts, mean move: 0.61 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2423): (471.40, 253.00) --> (468.60, 249.40)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2855.8MB
Summary Report:
Instances move: 21786 (out of 51461 movable)
Instances flipped: 210
Mean displacement: 2.11 um
Max displacement: 37.60 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20305_0) (363.2, 53.2) -> (391.8, 44.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.996e+05 (5.350e+05 4.646e+05) (ext = 4.231e+04)
Runtime: CPU: 0:00:13.8 REAL: 0:00:13.0 MEM: 2855.8MB
*** Finished refinePlace (5:01:29 mem=2855.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2855.8M)


Density : 0.6366
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.6 real=0:00:16.0 mem=2855.8M) ***
** GigaOpt Optimizer WNS Slack -0.860 TNS Slack -1637.279 Density 63.66
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.238|
|reg2reg   |-0.860|-1564.041|
|HEPG      |-0.860|-1564.041|
|All Paths |-0.860|-1637.279|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 111 constrained nets 
Layer 7 has 1323 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:04 real=0:03:03 mem=2855.8M) ***

(I,S,L,T): WC_VIEW: 151.901, 69.136, 2.52941, 223.567
*** SetupOpt [finish] : cpu/real = 0:03:14.7/0:03:14.4 (1.0), totSession cpu/real = 5:01:31.1/8:54:37.0 (0.6), mem = 2820.7M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in WNS mode
Info: 111 nets with fixed/cover wires excluded.
Info: 111 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:01:31.5/8:54:37.3 (0.6), mem = 2732.7M
(I,S,L,T): WC_VIEW: 151.901, 69.136, 2.52941, 223.567
*info: 111 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
*info: 111 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.860 TNS Slack -1637.279 Density 63.66
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.238|
|reg2reg   |-0.860|-1564.041|
|HEPG      |-0.860|-1564.041|
|All Paths |-0.860|-1637.279|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.860ns TNS -1564.038ns; HEPG WNS -0.860ns TNS -1564.038ns; all paths WNS -0.860ns TNS -1637.276ns; Real time 0:06:50
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.860|   -0.860|-1564.041|-1637.279|    63.66%|   0:00:00.0| 2769.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
|  -0.851|   -0.851|-1563.291|-1636.528|    63.66%|   0:00:11.0| 2808.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
|  -0.852|   -0.852|-1562.100|-1635.338|    63.67%|   0:00:35.0| 2811.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.847|   -0.847|-1559.740|-1632.977|    63.67%|   0:00:00.0| 2811.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.842|   -0.842|-1558.682|-1631.919|    63.67%|   0:00:29.0| 2811.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.842|   -0.842|-1557.606|-1630.844|    63.67%|   0:01:03.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
|  -0.842|   -0.842|-1557.091|-1630.329|    63.67%|   0:00:12.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.842|   -0.842|-1556.897|-1630.135|    63.67%|   0:00:03.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
|  -0.841|   -0.841|-1555.756|-1628.993|    63.69%|   0:00:01.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.841|   -0.841|-1555.574|-1628.812|    63.69%|   0:00:20.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.841|   -0.841|-1555.328|-1628.566|    63.69%|   0:00:01.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.838|   -0.838|-1555.010|-1628.248|    63.69%|   0:00:00.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.838|   -0.838|-1554.260|-1627.498|    63.69%|   0:01:16.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.838|   -0.838|-1554.234|-1627.472|    63.69%|   0:00:09.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
|  -0.835|   -0.835|-1553.034|-1626.272|    63.71%|   0:00:01.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.832|   -0.832|-1551.764|-1625.002|    63.71%|   0:01:16.0| 2814.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.832|   -0.832|-1550.458|-1623.696|    63.71%|   0:01:24.0| 2829.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.829|   -0.829|-1550.093|-1623.331|    63.74%|   0:00:10.0| 2830.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.829|   -0.829|-1548.371|-1621.609|    63.74%|   0:02:06.0| 2840.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.829|   -0.829|-1548.100|-1621.337|    63.75%|   0:00:16.0| 2838.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.828|   -0.828|-1547.542|-1620.780|    63.80%|   0:00:05.0| 2838.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.828|   -0.828|-1547.071|-1620.309|    63.80%|   0:00:28.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.828|   -0.828|-1547.060|-1620.298|    63.80%|   0:00:00.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.825|   -0.825|-1545.645|-1618.883|    63.81%|   0:00:01.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.825|   -0.825|-1544.611|-1617.849|    63.80%|   0:00:07.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.825|   -0.825|-1544.605|-1617.842|    63.81%|   0:00:01.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.822|   -0.822|-1544.288|-1617.526|    63.82%|   0:00:03.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.822|   -0.822|-1542.800|-1616.037|    63.82%|   0:00:08.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.821|   -0.821|-1548.092|-1621.330|    63.88%|   0:00:03.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.821|   -0.821|-1547.978|-1621.215|    63.88%|   0:00:03.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.819|   -0.819|-1548.810|-1622.048|    63.90%|   0:00:02.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.819|   -0.819|-1548.137|-1621.375|    63.90%|   0:00:04.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.819|   -0.819|-1548.111|-1621.349|    63.90%|   0:00:01.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.818|   -0.818|-1546.598|-1619.836|    63.92%|   0:00:01.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.818|   -0.818|-1546.462|-1619.700|    63.92%|   0:00:02.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.817|   -0.817|-1546.269|-1619.506|    63.93%|   0:00:01.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.817|   -0.817|-1545.669|-1618.906|    63.94%|   0:00:03.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.816|   -0.816|-1546.819|-1620.057|    63.96%|   0:00:01.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.816|   -0.816|-1546.805|-1620.043|    63.96%|   0:00:04.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.816|   -0.816|-1546.767|-1620.005|    63.96%|   0:00:00.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.814|   -0.814|-1547.111|-1620.349|    64.00%|   0:00:01.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
|  -0.814|   -0.814|-1544.769|-1618.007|    64.00%|   0:00:05.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
|  -0.813|   -0.813|-1547.322|-1620.559|    64.05%|   0:00:07.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_17_/D  |
|  -0.813|   -0.813|-1546.302|-1619.540|    64.05%|   0:00:04.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_17_/D  |
|  -0.812|   -0.812|-1545.466|-1618.704|    64.08%|   0:00:09.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
|  -0.812|   -0.812|-1545.189|-1618.426|    64.08%|   0:00:03.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
|  -0.811|   -0.811|-1544.636|-1617.874|    64.12%|   0:00:13.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.811|   -0.811|-1544.514|-1617.752|    64.12%|   0:00:03.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.811|   -0.811|-1543.316|-1616.553|    64.15%|   0:00:13.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.809|   -0.809|-1542.934|-1616.172|    64.15%|   0:00:03.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.809|   -0.809|-1540.908|-1614.145|    64.15%|   0:00:08.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.809|   -0.809|-1540.825|-1614.063|    64.15%|   0:00:01.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.808|   -0.808|-1540.127|-1613.365|    64.19%|   0:00:11.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.808|   -0.808|-1539.539|-1612.777|    64.19%|   0:00:02.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.807|   -0.807|-1538.168|-1611.406|    64.21%|   0:00:09.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.807|   -0.807|-1537.337|-1610.575|    64.22%|   0:00:04.0| 2856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.806|   -0.806|-1535.984|-1609.222|    64.25%|   0:00:12.0| 2856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.806|   -0.806|-1535.959|-1609.197|    64.26%|   0:00:03.0| 2856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.805|   -0.805|-1534.611|-1607.849|    64.29%|   0:00:22.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.805|   -0.805|-1534.114|-1607.352|    64.32%|   0:00:11.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.804|   -0.804|-1533.301|-1606.539|    64.32%|   0:00:01.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.804|   -0.804|-1533.194|-1606.432|    64.32%|   0:00:02.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.803|   -0.803|-1531.786|-1605.023|    64.35%|   0:00:09.0| 2865.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.803|   -0.803|-1531.454|-1604.692|    64.35%|   0:00:04.0| 2865.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.802|   -0.802|-1532.934|-1606.172|    64.38%|   0:00:11.0| 2865.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.802|   -0.802|-1532.840|-1606.077|    64.38%|   0:00:05.0| 2866.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.802|   -0.802|-1532.832|-1606.069|    64.38%|   0:00:01.0| 2866.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -0.802|   -0.802|-1532.994|-1606.232|    64.41%|   0:00:31.0| 2866.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.802|   -0.802|-1532.844|-1606.082|    64.41%|   0:00:04.0| 2867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.801|   -0.801|-1532.688|-1605.926|    64.44%|   0:00:11.0| 2867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
|  -0.800|   -0.800|-1532.017|-1605.255|    64.47%|   0:00:13.0| 2867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.800|   -0.800|-1531.320|-1604.557|    64.47%|   0:00:32.0| 2872.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.800|   -0.800|-1531.137|-1604.375|    64.47%|   0:00:03.0| 2875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.799|   -0.799|-1530.975|-1604.213|    64.49%|   0:00:01.0| 2875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.798|   -0.798|-1530.001|-1603.239|    64.49%|   0:00:59.0| 2876.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.800|   -0.800|-1528.646|-1601.884|    64.48%|   0:01:03.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.798|   -0.798|-1528.399|-1601.636|    64.48%|   0:00:04.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.797|   -0.797|-1528.000|-1601.238|    64.48%|   0:00:04.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.797|   -0.797|-1527.533|-1600.770|    64.49%|   0:00:07.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.797|   -0.797|-1527.089|-1600.327|    64.54%|   0:00:02.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.797|   -0.797|-1527.030|-1600.268|    64.56%|   0:00:15.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.796|   -0.796|-1526.889|-1600.127|    64.56%|   0:00:02.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
|  -0.796|   -0.796|-1526.205|-1599.443|    64.56%|   0:00:19.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
|  -0.796|   -0.796|-1526.098|-1599.336|    64.56%|   0:00:04.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.796|   -0.796|-1526.029|-1599.267|    64.56%|   0:00:04.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.796|   -0.796|-1525.517|-1598.755|    64.59%|   0:00:01.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.797|   -0.797|-1525.341|-1598.578|    64.64%|   0:00:06.0| 2884.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.796|   -0.796|-1524.929|-1598.167|    64.65%|   0:00:06.0| 2892.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.796|   -0.796|-1524.911|-1598.149|    64.66%|   0:00:02.0| 2892.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 56161
End delay calculation. (MEM=0 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:15.7/0:00:15.7 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 2 and inserted 33 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.632|   -0.734|-1170.831|-1277.087|    64.66%|   0:00:27.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.630|   -0.734|-1169.451|-1275.707|    64.65%|   0:00:16.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
|  -0.624|   -0.734|-1168.911|-1275.167|    64.65%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.623|   -0.734|-1168.475|-1274.731|    64.65%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.623|   -0.734|-1168.462|-1274.718|    64.65%|   0:00:04.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.618|   -0.734|-1167.168|-1273.425|    64.66%|   0:00:00.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_10_/D   |
|  -0.615|   -0.734|-1166.755|-1273.012|    64.66%|   0:00:04.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.615|   -0.734|-1166.570|-1272.827|    64.66%|   0:00:20.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.615|   -0.734|-1166.419|-1272.675|    64.66%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.613|   -0.734|-1165.413|-1271.669|    64.67%|   0:00:00.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.610|   -0.734|-1164.831|-1271.087|    64.68%|   0:00:04.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.609|   -0.734|-1164.115|-1270.371|    64.69%|   0:00:02.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.608|   -0.734|-1163.204|-1269.460|    64.69%|   0:00:06.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
|  -0.608|   -0.734|-1162.906|-1269.163|    64.69%|   0:00:13.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
|  -0.608|   -0.734|-1162.760|-1269.016|    64.70%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
|  -0.608|   -0.734|-1162.753|-1269.009|    64.70%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 39 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.394|   -1.075| -912.258|-1054.852|    64.71%|   0:00:11.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.394|   -1.075| -912.159|-1054.753|    64.71%|   0:00:12.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.394|   -1.075| -911.993|-1054.587|    64.71%|   0:00:02.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.391|   -1.075| -911.710|-1054.304|    64.71%|   0:00:00.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.390|   -1.075| -908.481|-1051.075|    64.71%|   0:00:11.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.390|   -1.075| -908.349|-1050.943|    64.71%|   0:00:22.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.390|   -1.075| -908.078|-1050.672|    64.71%|   0:00:01.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.389|   -1.075| -907.567|-1050.161|    64.73%|   0:00:01.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_16_/D  |
|  -0.388|   -1.075| -904.344|-1046.938|    64.75%|   0:00:03.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.388|   -1.075| -904.148|-1046.742|    64.75%|   0:00:19.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.388|   -1.075| -903.742|-1046.335|    64.75%|   0:00:17.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.388|   -1.075| -903.564|-1046.158|    64.77%|   0:00:02.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.387|   -1.075| -903.523|-1046.117|    64.77%|   0:00:00.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.388|   -1.075| -903.656|-1046.249|    64.92%|   0:00:49.0| 2996.5M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_122_/Q                                          |
|  -0.388|   -1.075| -903.628|-1046.222|    64.93%|   0:00:02.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.388|   -1.075| -903.624|-1046.218|    64.94%|   0:00:01.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
|  -0.388|   -1.075| -903.624|-1046.218|    64.94%|   0:00:00.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:22:57 real=0:22:55 mem=2996.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.075|   -1.075|-142.594|-1046.218|    64.94%|   0:00:00.0| 2996.5M|   WC_VIEW|  default| out[87]                                            |
|  -1.047|   -1.047|-141.995|-1045.619|    64.94%|   0:00:01.0| 3015.6M|   WC_VIEW|  default| out[82]                                            |
|  -1.044|   -1.044|-141.887|-1045.511|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[81]                                            |
|  -1.043|   -1.043|-141.864|-1045.488|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[80]                                            |
|  -1.030|   -1.030|-141.841|-1045.466|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[83]                                            |
|  -1.031|   -1.031|-141.723|-1045.348|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[85]                                            |
|  -1.023|   -1.023|-141.701|-1045.325|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
|  -1.023|   -1.023|-141.682|-1045.307|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
|  -1.023|   -1.023|-141.575|-1045.199|    64.94%|   0:00:01.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
|  -1.023|   -1.023|-141.561|-1045.185|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
|  -1.023|   -1.023|-141.541|-1045.165|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
|  -1.023|   -1.023|-141.519|-1045.143|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
|  -1.011|   -1.011|-141.504|-1045.128|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[82]                                            |
|  -1.004|   -1.004|-141.214|-1044.838|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[91]                                            |
|  -0.998|   -0.998|-141.182|-1044.807|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.996|   -0.996|-141.137|-1044.762|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.988|   -0.988|-141.106|-1044.730|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
|  -0.980|   -0.980|-140.962|-1044.586|    64.95%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[97]                                            |
|  -0.978|   -0.978|-140.833|-1044.457|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[93]                                            |
|  -0.965|   -0.965|-140.642|-1044.266|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[90]                                            |
|  -0.960|   -0.960|-140.621|-1044.245|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[86]                                            |
|  -0.960|   -0.960|-140.524|-1044.148|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[86]                                            |
|  -0.960|   -0.960|-140.501|-1044.125|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[86]                                            |
|  -0.953|   -0.953|-140.310|-1043.923|    64.95%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[93]                                            |
|  -0.949|   -0.949|-140.212|-1043.825|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[88]                                            |
|  -0.943|   -0.943|-140.124|-1043.737|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[93]                                            |
|  -0.934|   -0.934|-139.988|-1043.601|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[95]                                            |
|  -0.933|   -0.933|-139.875|-1043.488|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[82]                                            |
|  -0.925|   -0.925|-139.780|-1043.393|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[90]                                            |
|  -0.923|   -0.923|-139.585|-1043.198|    64.96%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
|  -0.923|   -0.923|-139.530|-1043.144|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.916|   -0.916|-139.478|-1043.092|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[99]                                            |
|  -0.913|   -0.913|-139.309|-1042.924|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[94]                                            |
|  -0.913|   -0.913|-138.901|-1042.516|    64.96%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.914|   -0.914|-138.888|-1042.503|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.904|   -0.904|-138.591|-1042.206|    64.97%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[26]                                            |
|  -0.899|   -0.899|-138.037|-1041.652|    64.97%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[64]                                            |
|  -0.895|   -0.895|-137.596|-1041.211|    64.97%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[64]                                            |
|  -0.891|   -0.891|-137.472|-1041.087|    64.97%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[33]                                            |
|  -0.886|   -0.886|-136.982|-1040.597|    64.98%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[83]                                            |
|  -0.880|   -0.880|-136.730|-1040.344|    64.98%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[97]                                            |
|  -0.876|   -0.876|-136.017|-1039.632|    64.98%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[82]                                            |
|  -0.873|   -0.873|-135.438|-1039.053|    64.99%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[95]                                            |
|  -0.867|   -0.867|-135.302|-1038.917|    64.99%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[84]                                            |
|  -0.860|   -0.860|-134.650|-1038.265|    64.99%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[5]                                             |
|  -0.859|   -0.859|-133.993|-1037.609|    65.00%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[96]                                            |
|  -0.853|   -0.853|-133.812|-1037.428|    65.00%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.853|   -0.853|-133.363|-1036.982|    65.01%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.851|   -0.851|-133.324|-1036.943|    65.01%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
|  -0.851|   -0.851|-133.104|-1036.722|    65.01%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
|  -0.845|   -0.845|-133.096|-1036.715|    65.01%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[83]                                            |
|  -0.845|   -0.845|-132.506|-1036.108|    65.02%|   0:00:04.0| 3053.8M|   WC_VIEW|  default| out[83]                                            |
|  -0.845|   -0.845|-132.372|-1035.974|    65.02%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[83]                                            |
|  -0.845|   -0.845|-132.318|-1035.920|    65.02%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[97]                                            |
|  -0.842|   -0.842|-132.244|-1035.846|    65.03%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[84]                                            |
|  -0.836|   -0.836|-131.842|-1035.444|    65.03%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[68]                                            |
|  -0.835|   -0.835|-131.262|-1034.856|    65.04%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[84]                                            |
|  -0.835|   -0.835|-130.926|-1034.519|    65.04%|   0:00:02.0| 3053.8M|   WC_VIEW|  default| out[84]                                            |
|  -0.833|   -0.833|-130.870|-1034.463|    65.04%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.833|   -0.833|-130.722|-1034.315|    65.04%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.831|   -0.831|-130.660|-1034.253|    65.04%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.831|   -0.831|-130.230|-1033.823|    65.05%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[92]                                            |
|  -0.830|   -0.830|-130.185|-1033.778|    65.05%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
|  -0.829|   -0.829|-130.133|-1033.726|    65.05%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[86]                                            |
|  -0.827|   -0.827|-129.808|-1033.401|    65.05%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[97]                                            |
|  -0.825|   -0.825|-129.497|-1033.089|    65.05%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.825|   -0.825|-129.045|-1032.637|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.824|   -0.824|-129.033|-1032.625|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[96]                                            |
|  -0.823|   -0.823|-128.954|-1032.546|    65.06%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[91]                                            |
|  -0.823|   -0.823|-128.911|-1032.503|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[91]                                            |
|  -0.822|   -0.822|-128.894|-1032.486|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
|  -0.822|   -0.822|-128.765|-1032.358|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
|  -0.820|   -0.820|-128.740|-1032.332|    65.06%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
|  -0.818|   -0.818|-128.583|-1032.175|    65.06%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[39]                                            |
|  -0.818|   -0.818|-127.815|-1031.408|    65.07%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[80]                                            |
|  -0.817|   -0.817|-127.788|-1031.380|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[81]                                            |
|  -0.817|   -0.817|-127.548|-1031.140|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[98]                                            |
|  -0.816|   -0.816|-127.492|-1031.084|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.816|   -0.816|-127.423|-1031.015|    65.07%|   0:00:02.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.816|   -0.816|-127.410|-1031.001|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.816|   -0.816|-127.392|-1030.984|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.813|   -0.813|-127.353|-1030.945|    65.07%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.813|   -0.813|-127.158|-1030.749|    65.08%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.813|   -0.813|-126.993|-1030.585|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.809|   -0.809|-126.941|-1030.532|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.809|   -0.809|-126.515|-1030.107|    65.08%|   0:00:02.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.809|   -0.809|-126.477|-1030.069|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.808|   -0.808|-126.468|-1030.060|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.808|   -0.808|-126.328|-1029.920|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.808|   -0.808|-126.323|-1029.914|    65.09%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.808|   -0.808|-126.317|-1029.908|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-126.290|-1029.881|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-126.023|-1029.615|    65.09%|   0:00:03.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-125.800|-1029.392|    65.09%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-125.796|-1029.388|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-125.776|-1029.368|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-125.772|-1029.364|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-125.769|-1029.360|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.804|   -0.804|-125.764|-1029.356|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.803|   -0.803|-125.745|-1029.336|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.803|   -0.803|-125.695|-1029.286|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.803|   -0.803|-125.678|-1029.270|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.670|-1029.262|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.496|-1029.088|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.487|-1029.079|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.483|-1029.075|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.475|-1029.067|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.464|-1029.056|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.463|-1029.055|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.441|-1029.033|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.439|-1029.031|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.435|-1029.027|    65.11%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.434|-1029.025|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
|        |         |        |         |          |            |        |          |         | Q                                                  |
|  -0.800|   -0.800|-125.430|-1029.022|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
|        |         |        |         |          |            |        |          |         | Q                                                  |
|  -0.800|   -0.800|-125.428|-1029.020|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
|        |         |        |         |          |            |        |          |         | Q                                                  |
|  -0.800|   -0.800|-125.421|-1029.012|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.418|-1029.010|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.800|   -0.800|-125.418|-1029.010|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.3 real=0:00:42.0 mem=3053.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:23:39 real=0:23:38 mem=3053.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.800| -125.418|
|reg2reg   |-0.388| -903.592|
|HEPG      |-0.388| -903.592|
|All Paths |-0.800|-1029.010|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.388ns TNS -903.591ns; HEPG WNS -0.388ns TNS -903.591ns; all paths WNS -0.800ns TNS -1029.010ns; Real time 0:30:29
** GigaOpt Optimizer WNS Slack -0.800 TNS Slack -1029.010 Density 65.11
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:25:21.4/9:18:25.9 (0.6), mem = 3053.8M
(I,S,L,T): WC_VIEW: 154.602, 70.7178, 2.6189, 227.938
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.800  TNS Slack -1029.010 Density 65.11
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    65.11%|        -|  -0.800|-1029.010|   0:00:00.0| 3053.8M|
|    64.98%|      173|  -0.800|-1025.063|   0:00:06.0| 3053.8M|
|    64.42%|     2586|  -0.802|-1038.582|   0:00:27.0| 3053.8M|
|    64.42%|       20|  -0.802|-1038.593|   0:00:01.0| 3053.8M|
|    64.42%|        1|  -0.802|-1038.593|   0:00:01.0| 3053.8M|
|    64.42%|        0|  -0.802|-1038.593|   0:00:00.0| 3053.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.802  TNS Slack -1038.593 Density 64.42
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 183 constrained nets 
Layer 7 has 1148 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.6) (real = 0:00:37.0) **
(I,S,L,T): WC_VIEW: 153.184, 69.7196, 2.56812, 225.472
*** AreaOpt [finish] : cpu/real = 0:00:37.9/0:00:37.9 (1.0), totSession cpu/real = 5:25:59.3/9:19:03.8 (0.6), mem = 3053.8M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2994.75M, totSessionCpu=5:25:59).
*** Starting refinePlace (5:26:00 mem=2994.8M) ***
Total net bbox length = 1.008e+06 (5.401e+05 4.675e+05) (ext = 4.227e+04)
Density distribution unevenness ratio = 24.495%
Density distribution unevenness ratio = 24.302%
Move report: Timing Driven Placement moves 30802 insts, mean move: 2.65 um, max move: 34.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_21236_0): (516.20, 323.20) --> (538.00, 310.60)
	Runtime: CPU: 0:00:17.7 REAL: 0:00:18.0 MEM: 3050.2MB
Move report: Detail placement moves 17656 insts, mean move: 0.61 um, max move: 10.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC2207_n1964): (402.80, 361.00) --> (407.40, 355.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3050.2MB
Summary Report:
Instances move: 32904 (out of 52469 movable)
Instances flipped: 538
Mean displacement: 2.59 um
Max displacement: 34.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_21236_0) (516.2, 323.2) -> (537.6, 310.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.013e+06 (5.469e+05 4.660e+05) (ext = 4.225e+04)
Runtime: CPU: 0:00:19.2 REAL: 0:00:19.0 MEM: 3050.2MB
*** Finished refinePlace (5:26:19 mem=3050.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3050.2M)


Density : 0.6455
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.2 real=0:00:21.0 mem=3050.2M) ***
** GigaOpt Optimizer WNS Slack -0.802 TNS Slack -1045.755 Density 64.55
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.802| -125.307|
|reg2reg   |-0.419| -920.449|
|HEPG      |-0.419| -920.449|
|All Paths |-0.802|-1045.755|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.419ns TNS -920.448ns; HEPG WNS -0.419ns TNS -920.448ns; all paths WNS -0.802ns TNS -1045.755ns; Real time 0:31:28
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.419|   -0.802|-920.449|-1045.755|    64.55%|   0:00:00.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -0.408|   -0.802|-918.541|-1043.848|    64.55%|   0:00:00.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.404|   -0.802|-918.196|-1043.502|    64.55%|   0:00:03.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
|  -0.404|   -0.802|-917.473|-1042.780|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
|  -0.402|   -0.802|-917.662|-1042.968|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -0.399|   -0.802|-917.634|-1042.941|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
|  -0.399|   -0.802|-917.302|-1042.609|    64.55%|   0:00:06.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
|  -0.393|   -0.802|-917.221|-1042.528|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.394|   -0.802|-917.184|-1042.491|    64.55%|   0:01:20.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.389|   -0.802|-918.351|-1043.657|    64.56%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_18_/D  |
|  -0.386|   -0.802|-916.883|-1042.190|    64.56%|   0:00:44.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.386|   -0.802|-916.169|-1041.476|    64.56%|   0:01:04.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.382|   -0.802|-916.365|-1041.671|    64.58%|   0:00:06.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.380|   -0.802|-917.326|-1042.632|    64.61%|   0:00:45.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.379|   -0.802|-916.251|-1041.557|    64.61%|   0:00:58.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.379|   -0.802|-916.195|-1041.501|    64.60%|   0:00:16.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.376|   -0.802|-915.095|-1040.402|    64.64%|   0:00:04.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.375|   -0.802|-914.393|-1039.699|    64.64%|   0:00:02.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.375|   -0.802|-913.133|-1038.439|    64.64%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.371|   -0.802|-911.737|-1037.044|    64.67%|   0:00:05.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.371|   -0.802|-905.960|-1031.267|    64.68%|   0:00:07.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.370|   -0.802|-906.382|-1031.689|    64.78%|   0:00:20.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.370|   -0.802|-906.353|-1031.660|    64.78%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.369|   -0.802|-906.442|-1031.749|    64.83%|   0:00:07.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.369|   -0.802|-905.961|-1031.268|    64.85%|   0:00:03.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.369|   -0.802|-905.914|-1031.221|    64.86%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.369|   -0.802|-905.900|-1031.207|    64.86%|   0:00:00.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.369|   -0.802|-905.806|-1031.112|    64.93%|   0:00:06.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.368|   -1.007|-817.417| -949.836|    64.99%|   0:00:14.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.368|   -1.007|-817.415| -949.833|    64.99%|   0:00:01.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.368|   -1.007|-817.213| -949.631|    65.01%|   0:00:00.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.368|   -1.007|-817.172| -949.591|    65.04%|   0:00:02.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
|  -0.368|   -1.007|-817.167| -949.585|    65.06%|   0:00:01.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.365|   -1.110|-747.520| -888.235|    65.06%|   0:00:11.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.365|   -1.110|-747.749| -888.465|    65.13%|   0:00:32.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.365|   -1.110|-747.717| -888.432|    65.15%|   0:00:03.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.365|   -1.110|-747.606| -888.322|    65.15%|   0:00:01.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.365|   -1.110|-747.570| -888.286|    65.15%|   0:00:00.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
|  -0.365|   -1.110|-747.581| -888.297|    65.16%|   0:00:02.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:32 real=0:07:31 mem=3040.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.110|   -1.110|-140.715| -888.297|    65.16%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[137]                                           |
|  -1.061|   -1.061|-140.413| -887.994|    65.17%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[138]                                           |
|  -1.061|   -1.061|-140.351| -887.933|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[138]                                           |
|  -1.059|   -1.059|-140.319| -887.900|    65.17%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[139]                                           |
|  -1.059|   -1.059|-140.303| -887.884|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[139]                                           |
|  -1.059|   -1.059|-140.295| -887.877|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[139]                                           |
|  -1.052|   -1.052|-140.288| -887.870|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
|  -1.049|   -1.049|-140.294| -887.875|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[119]                                           |
|  -1.048|   -1.048|-140.230| -887.811|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
|  -1.042|   -1.042|-140.179| -887.760|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[32]                                            |
|  -1.042|   -1.042|-140.027| -887.608|    65.18%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[34]                                            |
|  -1.036|   -1.036|-139.974| -887.555|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
|  -1.034|   -1.034|-139.834| -887.416|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[138]                                           |
|  -1.031|   -1.031|-139.690| -887.271|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[35]                                            |
|  -1.031|   -1.031|-139.625| -887.206|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[35]                                            |
|  -1.023|   -1.023|-139.598| -887.180|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[137]                                           |
|  -1.022|   -1.022|-139.423| -887.005|    65.19%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
|  -1.019|   -1.019|-139.336| -886.917|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[119]                                           |
|  -1.019|   -1.019|-139.245| -886.826|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[119]                                           |
|  -1.013|   -1.013|-139.224| -886.805|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
|  -1.013|   -1.013|-139.101| -886.682|    65.19%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
|  -1.013|   -1.013|-139.084| -886.665|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
|  -1.013|   -1.013|-139.081| -886.661|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
|  -1.006|   -1.006|-139.015| -886.595|    65.20%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[136]                                           |
|  -1.005|   -1.005|-138.815| -886.395|    65.20%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[68]                                            |
|  -1.005|   -1.005|-138.748| -886.328|    65.20%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[36]                                            |
|  -1.004|   -1.004|-138.704| -886.285|    65.20%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
|  -1.001|   -1.001|-138.634| -886.214|    65.21%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
|  -1.001|   -1.001|-138.597| -886.178|    65.21%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.999|   -0.999|-138.567| -886.148|    65.21%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.998|   -0.998|-138.477| -886.057|    65.21%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[33]                                            |
|  -0.997|   -0.997|-138.428| -886.008|    65.21%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.998|   -0.998|-138.388| -885.969|    65.21%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.994|   -0.994|-138.381| -885.961|    65.21%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.994|   -0.994|-138.304| -885.884|    65.22%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.994|   -0.994|-138.231| -885.812|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.992|   -0.992|-138.219| -885.800|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[137]                                           |
|  -0.991|   -0.991|-138.158| -885.738|    65.22%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[32]                                            |
|  -0.990|   -0.990|-138.117| -885.698|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[77]                                            |
|  -0.989|   -0.989|-138.101| -885.681|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[120]                                           |
|  -0.986|   -0.986|-138.011| -885.591|    65.23%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[118]                                           |
|  -0.986|   -0.986|-137.851| -885.432|    65.23%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[118]                                           |
|  -0.985|   -0.985|-137.826| -885.406|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.985|   -0.985|-137.781| -885.361|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.984|   -0.984|-137.779| -885.360|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.984|   -0.984|-137.712| -885.293|    65.23%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.984|   -0.984|-137.704| -885.284|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.984|   -0.984|-137.703| -885.284|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.979|   -0.979|-137.679| -885.260|    65.24%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[136]                                           |
|  -0.977|   -0.977|-137.622| -885.202|    65.24%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.977|   -0.977|-137.559| -885.139|    65.24%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.977|   -0.977|-137.516| -885.097|    65.24%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.977|   -0.977|-137.500| -885.080|    65.24%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.973|   -0.973|-137.411| -884.991|    65.25%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[61]                                            |
|  -0.970|   -0.970|-137.383| -884.964|    65.25%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[36]                                            |
|  -0.970|   -0.970|-137.332| -884.912|    65.26%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.970|   -0.970|-137.310| -884.890|    65.26%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.970|   -0.970|-137.260| -884.841|    65.26%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.969|   -0.969|-137.248| -884.829|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[76]                                            |
|  -0.968|   -0.968|-137.225| -884.806|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.968|   -0.968|-137.144| -884.724|    65.26%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.968|   -0.968|-137.121| -884.701|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.967|   -0.967|-137.105| -884.686|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[39]                                            |
|  -0.967|   -0.967|-137.093| -884.673|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[39]                                            |
|  -0.967|   -0.967|-137.087| -884.668|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[39]                                            |
|  -0.963|   -0.963|-136.996| -884.577|    65.28%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.963|   -0.963|-136.978| -884.559|    65.28%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.960|   -0.960|-136.895| -884.484|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
|  -0.960|   -0.960|-136.802| -884.391|    65.29%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
|  -0.960|   -0.960|-136.742| -884.331|    65.29%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
|  -0.958|   -0.958|-136.730| -884.318|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.958|   -0.958|-136.702| -884.291|    65.29%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.958|   -0.958|-136.700| -884.289|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.958|   -0.958|-136.689| -884.278|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.956|   -0.956|-136.607| -884.195|    65.31%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.956|   -0.956|-136.590| -884.179|    65.31%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.956|   -0.956|-136.581| -884.170|    65.31%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.956|   -0.956|-136.570| -884.159|    65.31%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.956|   -0.956|-136.533| -884.122|    65.31%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.955|   -0.955|-136.525| -884.114|    65.32%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.955|   -0.955|-136.465| -884.054|    65.32%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.955|   -0.955|-136.465| -884.054|    65.32%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.952|   -0.952|-136.447| -884.036|    65.32%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
|  -0.951|   -0.951|-136.391| -883.980|    65.32%|   0:00:03.0| 3059.4M|   WC_VIEW|  default| out[137]                                           |
|  -0.951|   -0.951|-136.350| -883.939|    65.32%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[137]                                           |
|  -0.950|   -0.950|-136.329| -883.918|    65.32%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[38]                                            |
|  -0.950|   -0.950|-136.296| -883.885|    65.32%|   0:00:03.0| 3059.4M|   WC_VIEW|  default| out[38]                                            |
|  -0.949|   -0.949|-136.313| -883.902|    65.33%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.949|   -0.949|-136.292| -883.881|    65.33%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.949|   -0.949|-136.270| -883.860|    65.33%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.949|   -0.949|-136.182| -883.771|    65.34%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.949|   -0.949|-136.171| -883.760|    65.34%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.948|   -0.948|-136.163| -883.753|    65.34%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.947|   -0.947|-136.148| -883.737|    65.34%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.946|   -0.946|-136.122| -883.711|    65.34%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[136]                                           |
|  -0.946|   -0.946|-136.096| -883.686|    65.34%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[136]                                           |
|  -0.945|   -0.945|-136.055| -883.644|    65.35%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.944|   -0.944|-136.043| -883.633|    65.35%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.944|   -0.944|-136.030| -883.619|    65.35%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.944|   -0.944|-136.060| -883.649|    65.36%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.943|   -0.943|-136.049| -883.641|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[34]                                            |
|  -0.943|   -0.943|-136.044| -883.636|    65.36%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.943|   -0.943|-136.033| -883.625|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.943|   -0.943|-136.027| -883.618|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.943|   -0.943|-136.024| -883.616|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.943|   -0.943|-135.999| -883.591|    65.36%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.942|   -0.942|-135.989| -883.581|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.942|   -0.942|-135.965| -883.557|    65.37%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.942|   -0.942|-135.952| -883.544|    65.37%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
|  -0.940|   -0.940|-135.941| -883.533|    65.37%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.940|   -0.940|-135.898| -883.490|    65.37%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.940|   -0.940|-135.880| -883.473|    65.37%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.938|   -0.938|-135.872| -883.464|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.938|   -0.938|-135.857| -883.449|    65.38%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.938|   -0.938|-135.845| -883.438|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.938|   -0.938|-135.843| -883.436|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.938|   -0.938|-135.831| -883.423|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.938|   -0.938|-135.831| -883.432|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.937|   -0.937|-135.830| -883.431|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.937|   -0.937|-135.797| -883.398|    65.38%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.937|   -0.937|-135.796| -883.397|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.934|   -0.934|-135.786| -883.394|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
|  -0.934|   -0.934|-135.736| -883.344|    65.39%|   0:00:05.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.934|   -0.934|-135.729| -883.337|    65.39%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.934|   -0.934|-135.715| -883.323|    65.39%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.934|   -0.934|-135.631| -883.240|    65.39%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.933|   -0.933|-135.618| -883.226|    65.40%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[32]                                            |
|  -0.932|   -0.932|-135.599| -883.208|    65.40%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.932|   -0.932|-135.537| -883.145|    65.40%|   0:00:04.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.932|   -0.932|-135.522| -883.131|    65.40%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.932|   -0.932|-135.517| -883.125|    65.40%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.932|   -0.932|-135.467| -883.076|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.931|   -0.931|-135.460| -883.068|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.931|   -0.931|-135.421| -883.030|    65.41%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.931|   -0.931|-135.401| -883.009|    65.41%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.931|   -0.931|-135.399| -883.007|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.931|   -0.931|-135.390| -882.998|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.927|   -0.927|-135.388| -882.997|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.927|   -0.927|-135.290| -882.898|    65.41%|   0:00:03.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.927|   -0.927|-135.250| -882.858|    65.42%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
|  -0.927|   -0.927|-135.245| -882.853|    65.42%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.927|   -0.927|-135.215| -882.823|    65.42%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.927|   -0.927|-135.189| -882.797|    65.42%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.927|   -0.927|-135.162| -882.772|    65.43%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.927|   -0.927|-135.144| -882.754|    65.43%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.927|   -0.927|-135.129| -882.739|    65.43%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.925|   -0.925|-135.127| -882.737|    65.43%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[35]                                            |
|  -0.925|   -0.925|-135.094| -882.704|    65.44%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.925|   -0.925|-135.081| -882.691|    65.44%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.925|   -0.925|-135.079| -882.688|    65.44%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.925|   -0.925|-135.076| -882.685|    65.44%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.924|   -0.924|-135.036| -882.646|    65.45%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[34]                                            |
|  -0.922|   -0.922|-135.053| -882.663|    65.45%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
|  -0.922|   -0.922|-134.999| -882.609|    65.45%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.922|   -0.922|-134.971| -882.581|    65.45%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.922|   -0.922|-134.969| -882.579|    65.45%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.922|   -0.922|-134.961| -882.571|    65.45%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.922|   -0.922|-134.947| -882.557|    65.45%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
|  -0.922|   -0.922|-134.956| -882.565|    65.46%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.922|   -0.922|-134.944| -882.554|    65.46%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.920|   -0.920|-134.941| -882.560|    65.46%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.920|   -0.920|-134.916| -882.534|    65.46%|   0:00:03.0| 3059.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.919|   -0.919|-134.894| -882.512|    65.46%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.919|   -0.919|-134.883| -882.501|    65.47%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.919|   -0.919|-134.879| -882.497|    65.47%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.918|   -0.918|-134.857| -882.475|    65.47%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.842| -882.467|    65.48%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.837| -882.463|    65.48%|   0:00:05.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.803| -882.429|    65.48%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.792| -882.418|    65.48%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.789| -882.433|    65.49%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[39]                                            |
|  -0.917|   -0.917|-134.789| -882.442|    65.49%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.763| -882.416|    65.49%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.751| -882.403|    65.49%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.748| -882.401|    65.49%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.746| -882.398|    65.49%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.742| -882.395|    65.50%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.740| -882.393|    65.50%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.739| -882.392|    65.50%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
|  -0.917|   -0.917|-134.739| -882.392|    65.50%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:58 real=0:01:58 mem=3078.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:30 real=0:09:29 mem=3078.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.917|-134.739|
|reg2reg   |-0.365|-747.653|
|HEPG      |-0.365|-747.653|
|All Paths |-0.917|-882.392|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.365ns TNS -747.652ns; HEPG WNS -0.365ns TNS -747.652ns; all paths WNS -0.917ns TNS -882.391ns; Real time 0:40:58
** GigaOpt Optimizer WNS Slack -0.917 TNS Slack -882.392 Density 65.50
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:35:51.7/9:28:55.4 (0.6), mem = 3078.6M
(I,S,L,T): WC_VIEW: 154.838, 70.6781, 2.62675, 228.143
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.917  TNS Slack -882.392 Density 65.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.50%|        -|  -0.917|-882.392|   0:00:00.0| 3078.6M|
|    65.44%|      109|  -0.917|-880.412|   0:00:07.0| 3078.6M|
|    65.13%|     1622|  -0.915|-884.849|   0:00:23.0| 3078.6M|
|    65.13%|        8|  -0.915|-884.771|   0:00:01.0| 3078.6M|
|    65.13%|        0|  -0.915|-884.771|   0:00:00.0| 3078.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.915  TNS Slack -884.771 Density 65.13
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 1137 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.4) (real = 0:00:34.0) **
(I,S,L,T): WC_VIEW: 153.979, 70.0839, 2.60287, 226.666
*** AreaOpt [finish] : cpu/real = 0:00:33.8/0:00:33.7 (1.0), totSession cpu/real = 5:36:25.5/9:29:29.1 (0.6), mem = 3078.6M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=3038.60M, totSessionCpu=5:36:26).
*** Starting refinePlace (5:36:26 mem=3038.6M) ***
Total net bbox length = 1.018e+06 (5.494e+05 4.686e+05) (ext = 4.226e+04)
Density distribution unevenness ratio = 24.314%
Density distribution unevenness ratio = 24.035%
Move report: Timing Driven Placement moves 21281 insts, mean move: 2.78 um, max move: 35.20 um
	Max move on inst (ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/FE_RC_24058_0): (596.20, 208.00) --> (615.20, 191.80)
	Runtime: CPU: 0:00:13.1 REAL: 0:00:13.0 MEM: 3081.0MB
Move report: Detail placement moves 11580 insts, mean move: 0.57 um, max move: 5.80 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U114): (263.20, 375.40) --> (259.20, 373.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3081.0MB
Summary Report:
Instances move: 22924 (out of 53359 movable)
Instances flipped: 90
Mean displacement: 2.68 um
Max displacement: 35.00 um (Instance: ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_23852_0) (567, 278.2) -> (584, 260.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.024e+06 (5.531e+05 4.705e+05) (ext = 4.221e+04)
Runtime: CPU: 0:00:14.7 REAL: 0:00:14.0 MEM: 3081.0MB
*** Finished refinePlace (5:36:41 mem=3081.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3081.0M)


Density : 0.6518
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.7 real=0:00:17.0 mem=3081.0M) ***
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -886.979 Density 65.18
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-134.928|
|reg2reg   |-0.391|-752.051|
|HEPG      |-0.391|-752.051|
|All Paths |-0.915|-886.979|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.391ns TNS -752.050ns; HEPG WNS -0.391ns TNS -752.050ns; all paths WNS -0.915ns TNS -886.978ns; Real time 0:41:49
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.391|   -0.915|-752.051| -886.979|    65.18%|   0:00:01.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
|  -0.389|   -0.915|-751.533| -886.461|    65.18%|   0:00:00.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
|  -0.387|   -0.915|-751.660| -886.588|    65.18%|   0:00:02.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
|  -0.379|   -0.915|-751.405| -886.333|    65.18%|   0:00:00.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.380|   -0.915|-750.714| -885.642|    65.19%|   0:00:13.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.375|   -0.915|-750.596| -885.523|    65.19%|   0:00:01.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.377|   -0.915|-750.312| -885.240|    65.19%|   0:00:24.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.371|   -0.915|-750.473| -885.401|    65.19%|   0:00:05.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.370|   -0.915|-750.205| -885.132|    65.20%|   0:00:57.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -0.370|   -0.915|-750.055| -884.983|    65.19%|   0:00:42.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -0.367|   -0.915|-750.042| -884.970|    65.19%|   0:00:01.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.367|   -0.915|-749.921| -884.848|    65.19%|   0:01:38.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.367|   -0.915|-749.898| -884.826|    65.19%|   0:00:15.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.364|   -0.915|-749.698| -884.625|    65.23%|   0:00:04.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.365|   -0.915|-749.466| -884.393|    65.23%|   0:01:31.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.365|   -0.915|-749.248| -884.175|    65.23%|   0:00:07.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.361|   -0.915|-748.546| -883.473|    65.25%|   0:00:05.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.361|   -0.915|-743.243| -878.170|    65.25%|   0:02:15.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.361|   -0.915|-743.224| -878.152|    65.25%|   0:00:31.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.361|   -0.915|-743.033| -877.961|    65.35%|   0:00:17.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.360|   -0.915|-743.201| -878.129|    65.40%|   0:01:16.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.360|   -0.915|-736.004| -870.932|    65.42%|   0:00:20.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.360|   -0.915|-735.662| -870.590|    65.43%|   0:00:02.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.359|   -0.915|-735.544| -870.471|    65.54%|   0:00:09.0| 3077.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.359|   -0.915|-735.310| -870.237|    65.54%|   0:00:02.0| 3077.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.359|   -0.915|-735.270| -870.198|    65.55%|   0:00:01.0| 3077.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.359|   -0.915|-735.221| -870.149|    65.58%|   0:00:02.0| 3072.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.359|   -0.915|-735.204| -870.131|    65.61%|   0:00:01.0| 3072.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.359|   -0.915|-735.204| -870.131|    65.61%|   0:00:01.0| 3072.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:03 real=0:11:03 mem=3072.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.915|   -0.915|-134.928| -870.131|    65.61%|   0:00:00.0| 3072.0M|   WC_VIEW|  default| out[134]                                           |
|  -0.910|   -0.910|-134.704| -869.929|    65.64%|   0:00:29.0| 3069.1M|   WC_VIEW|  default| out[138]                                           |
|  -0.910|   -0.910|-134.696| -869.930|    65.66%|   0:00:02.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
|  -0.910|   -0.910|-134.718| -869.952|    65.66%|   0:00:02.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
|  -0.910|   -0.910|-134.717| -869.951|    65.66%|   0:00:01.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
|  -0.910|   -0.910|-134.727| -869.962|    65.67%|   0:00:01.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.0 real=0:00:35.0 mem=3069.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:38 real=0:11:38 mem=3069.1M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.910|-134.727|
|reg2reg   |-0.359|-735.234|
|HEPG      |-0.359|-735.234|
|All Paths |-0.910|-869.962|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.359ns TNS -735.233ns; HEPG WNS -0.359ns TNS -735.233ns; all paths WNS -0.910ns TNS -869.960ns; Real time 0:53:27
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -869.962 Density 65.67
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:48:21.4/9:41:24.0 (0.6), mem = 3069.1M
(I,S,L,T): WC_VIEW: 154.83, 70.9244, 2.6263, 228.381
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.910  TNS Slack -869.962 Density 65.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.67%|        -|  -0.910|-869.962|   0:00:00.0| 3069.1M|
|    65.64%|       57|  -0.910|-868.464|   0:00:06.0| 3069.1M|
|    65.43%|     1292|  -0.910|-871.296|   0:00:20.0| 3069.1M|
|    65.43%|        0|  -0.910|-871.296|   0:00:01.0| 3069.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.910  TNS Slack -871.296 Density 65.43
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 1121 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:28.9) (real = 0:00:29.0) **
(I,S,L,T): WC_VIEW: 154.345, 70.558, 2.6111, 227.514
*** AreaOpt [finish] : cpu/real = 0:00:29.2/0:00:29.2 (1.0), totSession cpu/real = 5:48:50.6/9:41:53.2 (0.6), mem = 3069.1M
End: Area Reclaim Optimization (cpu=0:00:29, real=0:00:29, mem=3039.11M, totSessionCpu=5:48:51).
*** Starting refinePlace (5:48:51 mem=3039.1M) ***
Total net bbox length = 1.026e+06 (5.543e+05 4.717e+05) (ext = 4.221e+04)
Density distribution unevenness ratio = 24.045%
Density distribution unevenness ratio = 23.884%
Move report: Timing Driven Placement moves 31742 insts, mean move: 2.42 um, max move: 40.20 um
	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_24088_0): (571.40, 517.60) --> (554.60, 541.00)
	Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 3118.1MB
Move report: Detail placement moves 21544 insts, mean move: 1.03 um, max move: 10.40 um
	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RC_23328_0): (587.00, 247.60) --> (597.40, 247.60)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 3118.1MB
Summary Report:
Instances move: 35389 (out of 53756 movable)
Instances flipped: 5149
Mean displacement: 2.46 um
Max displacement: 40.20 um (Instance: ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_24088_0) (571.4, 517.6) -> (554.6, 541)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 9.978e+05 (5.264e+05 4.715e+05) (ext = 4.215e+04)
Runtime: CPU: 0:00:23.5 REAL: 0:00:23.0 MEM: 3118.1MB
*** Finished refinePlace (5:49:15 mem=3118.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3118.1M)


Density : 0.6543
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.8 real=0:00:26.0 mem=3118.1M) ***
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -874.346 Density 65.43
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.383|   -0.910|-739.580| -874.346|    65.43%|   0:00:00.0| 3118.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
|  -0.371|   -0.910|-738.673| -873.438|    65.43%|   0:00:02.0| 3118.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
|  -0.371|   -0.910|-738.932| -873.698|    65.43%|   0:00:06.0| 3118.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.370|   -0.910|-738.211| -872.976|    65.43%|   0:00:03.0| 3116.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.370|   -0.910|-738.006| -872.772|    65.43%|   0:00:03.0| 3112.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.366|   -0.910|-737.752| -872.517|    65.44%|   0:00:01.0| 3108.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.366|   -0.910|-738.622| -873.387|    65.47%|   0:00:15.0| 3083.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.2 real=0:00:30.0 mem=3083.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.910|   -0.910|-134.765| -873.387|    65.47%|   0:00:00.0| 3083.6M|   WC_VIEW|  default| out[33]                                            |
|  -0.910|   -0.910|-134.759| -873.381|    65.47%|   0:00:02.0| 3102.7M|   WC_VIEW|  default| out[33]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=3102.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.7 real=0:00:32.0 mem=3102.7M) ***
*** Starting refinePlace (5:49:51 mem=3102.7M) ***
Total net bbox length = 9.985e+05 (5.267e+05 4.718e+05) (ext = 4.215e+04)
Move report: Detail placement moves 1 insts, mean move: 0.40 um, max move: 0.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1894_n3031): (567.00, 121.60) --> (567.40, 121.60)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3102.7MB
Summary Report:
Instances move: 1 (out of 53804 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 0.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1894_n3031) (567, 121.6) -> (567.4, 121.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.985e+05 (5.267e+05 4.718e+05) (ext = 4.215e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3102.7MB
*** Finished refinePlace (5:49:52 mem=3102.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3102.7M)


Density : 0.6547
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3102.7M) ***
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -873.381 Density 65.47
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.910|-134.759|
|reg2reg   |-0.366|-738.622|
|HEPG      |-0.366|-738.622|
|All Paths |-0.910|-873.381|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 1122 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:48:12 real=0:48:09 mem=3102.7M) ***

(I,S,L,T): WC_VIEW: 154.431, 70.6015, 2.61386, 227.646
*** SetupOpt [finish] : cpu/real = 0:48:22.9/0:48:19.5 (1.0), totSession cpu/real = 5:49:54.3/9:42:56.8 (0.6), mem = 3067.6M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in TNS mode
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:49:54.6/9:42:57.1 (0.6), mem = 2948.6M
(I,S,L,T): WC_VIEW: 154.431, 70.6015, 2.61386, 227.646
*info: 251 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
*info: 111 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -873.381 Density 65.47
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.910|-134.759|
|reg2reg   |-0.366|-738.622|
|HEPG      |-0.366|-738.622|
|All Paths |-0.910|-873.381|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.366ns TNS -738.621ns; HEPG WNS -0.366ns TNS -738.621ns; all paths WNS -0.910ns TNS -873.380ns; Real time 0:55:11
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.366|   -0.910|-738.622| -873.381|    65.47%|   0:00:00.0| 2987.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.367|   -0.910|-732.497| -867.256|    65.48%|   0:02:27.0| 3028.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.367|   -0.910|-732.324| -867.083|    65.48%|   0:00:10.0| 3028.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.358|   -0.910|-730.717| -865.476|    65.52%|   0:00:56.0| 3028.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.358|   -0.910|-711.352| -846.111|    65.52%|   0:03:55.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.358|   -0.910|-711.270| -846.029|    65.52%|   0:00:06.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.356|   -0.910|-710.514| -845.273|    65.58%|   0:00:46.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.356|   -0.910|-710.196| -844.956|    65.58%|   0:02:18.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.356|   -0.910|-710.183| -844.942|    65.58%|   0:00:14.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-709.033| -843.792|    65.62%|   0:00:15.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-704.677| -839.436|    65.62%|   0:01:14.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-704.644| -839.403|    65.62%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-704.377| -839.135|    65.62%|   0:00:07.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-703.337| -838.096|    65.66%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-703.331| -838.091|    65.66%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-703.265| -838.024|    65.66%|   0:00:27.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-703.265| -838.024|    65.67%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -0.355|   -0.910|-686.596| -821.355|    65.68%|   0:01:04.0| 3074.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.355|   -0.910|-686.363| -821.122|    65.68%|   0:00:01.0| 3074.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
|  -0.355|   -0.910|-683.348| -818.107|    65.71%|   0:00:10.0| 3075.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.355|   -0.910|-683.246| -818.005|    65.71%|   0:00:00.0| 3075.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.355|   -0.910|-683.098| -817.857|    65.71%|   0:00:50.0| 3082.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.355|   -0.910|-682.583| -817.342|    65.74%|   0:00:05.0| 3082.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.355|   -0.910|-682.324| -817.083|    65.74%|   0:00:00.0| 3082.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.355|   -0.910|-682.003| -816.762|    65.74%|   0:00:49.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.355|   -0.910|-678.268| -813.027|    65.78%|   0:00:07.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.355|   -0.910|-678.243| -813.002|    65.78%|   0:00:00.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.355|   -0.910|-677.678| -812.437|    65.80%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.355|   -0.910|-677.629| -812.388|    65.79%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.355|   -0.910|-677.510| -812.269|    65.80%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.355|   -0.910|-662.207| -796.966|    65.81%|   0:00:11.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.355|   -0.910|-662.161| -796.920|    65.81%|   0:00:00.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.355|   -0.910|-662.028| -796.787|    65.83%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.355|   -0.910|-652.474| -787.233|    65.84%|   0:00:10.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -0.355|   -0.910|-650.641| -785.401|    65.85%|   0:00:02.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -0.355|   -0.910|-650.597| -785.357|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -0.355|   -0.910|-650.594| -785.353|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -0.355|   -0.910|-650.563| -785.323|    65.86%|   0:00:01.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -0.355|   -0.910|-650.526| -785.285|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -0.355|   -0.910|-634.547| -769.306|    65.86%|   0:00:04.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-634.535| -769.294|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-634.062| -768.820|    65.88%|   0:00:02.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-633.993| -768.752|    65.88%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-633.984| -768.743|    65.88%|   0:00:01.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-619.090| -753.849|    65.88%|   0:00:07.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
|  -0.355|   -0.910|-615.101| -749.860|    65.89%|   0:00:10.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
|  -0.355|   -0.910|-614.552| -749.311|    65.90%|   0:00:01.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -0.355|   -0.910|-614.448| -749.207|    65.90%|   0:00:12.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
|  -0.355|   -0.910|-611.400| -746.159|    65.90%|   0:00:22.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
|  -0.355|   -0.910|-611.422| -746.181|    65.93%|   0:00:09.0| 3090.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
|  -0.355|   -0.910|-594.282| -729.041|    65.94%|   0:00:10.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -0.355|   -0.910|-594.199| -728.958|    65.94%|   0:00:00.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -0.355|   -0.910|-592.118| -726.877|    65.95%|   0:00:01.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -0.355|   -0.910|-592.111| -726.870|    65.96%|   0:00:02.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -0.355|   -0.910|-591.951| -726.710|    65.96%|   0:00:00.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -0.355|   -0.910|-591.940| -726.699|    65.96%|   0:00:01.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
|  -0.355|   -0.910|-584.439| -719.198|    65.97%|   0:00:05.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -0.355|   -0.910|-584.117| -718.876|    65.97%|   0:00:07.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
|  -0.355|   -0.910|-581.226| -715.985|    65.98%|   0:00:05.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -0.355|   -0.910|-581.095| -715.854|    65.98%|   0:00:15.0| 3095.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
|  -0.355|   -0.910|-580.534| -715.292|    65.98%|   0:00:00.0| 3095.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
|  -0.355|   -0.910|-580.521| -715.280|    65.98%|   0:00:01.0| 3095.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
|  -0.355|   -0.910|-580.798| -715.557|    65.99%|   0:00:11.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -0.355|   -0.910|-580.645| -715.404|    66.00%|   0:00:00.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -0.355|   -0.910|-580.627| -715.386|    66.01%|   0:00:03.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -0.355|   -0.910|-562.523| -697.282|    66.02%|   0:00:04.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-561.327| -696.086|    66.04%|   0:00:01.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-561.305| -696.065|    66.04%|   0:00:01.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-561.216| -695.975|    66.04%|   0:00:01.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-560.893| -695.652|    66.05%|   0:00:00.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-560.884| -695.643|    66.05%|   0:00:03.0| 3097.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-560.085| -694.844|    66.05%|   0:00:01.0| 3097.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-560.075| -694.834|    66.05%|   0:00:00.0| 3097.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
|  -0.355|   -0.910|-547.868| -682.627|    66.06%|   0:00:02.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.355|   -0.910|-547.786| -682.545|    66.06%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.355|   -0.910|-546.570| -681.329|    66.06%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.355|   -0.910|-546.555| -681.314|    66.06%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.355|   -0.910|-546.549| -681.308|    66.06%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.355|   -0.910|-539.994| -674.753|    66.07%|   0:00:08.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
|  -0.355|   -0.910|-539.951| -674.710|    66.07%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
|  -0.355|   -0.910|-537.594| -672.353|    66.08%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
|  -0.355|   -0.910|-522.686| -657.445|    66.09%|   0:00:09.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.355|   -0.910|-521.802| -656.561|    66.09%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_10_/D  |
|  -0.355|   -0.910|-521.032| -655.791|    66.09%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-520.905| -655.664|    66.10%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-519.138| -653.896|    66.10%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-519.092| -653.851|    66.10%|   0:00:08.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-518.961| -653.720|    66.11%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D    |
|  -0.355|   -0.910|-517.822| -652.581|    66.11%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D    |
|  -0.355|   -0.910|-517.815| -652.575|    66.11%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
|  -0.355|   -0.910|-517.765| -652.524|    66.12%|   0:00:02.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
|  -0.355|   -0.910|-517.739| -652.498|    66.12%|   0:00:02.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-517.630| -652.389|    66.12%|   0:00:01.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-517.566| -652.325|    66.12%|   0:00:00.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.355|   -0.910|-503.145| -637.904|    66.13%|   0:00:03.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -0.355|   -0.910|-502.211| -636.969|    66.13%|   0:00:00.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -0.355|   -0.910|-501.096| -635.855|    66.13%|   0:00:00.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.355|   -0.910|-500.311| -635.070|    66.13%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.355|   -0.910|-499.624| -634.383|    66.13%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -0.355|   -0.910|-491.618| -626.377|    66.14%|   0:00:03.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.355|   -0.910|-490.953| -625.712|    66.14%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.355|   -0.910|-489.886| -624.645|    66.15%|   0:00:01.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.355|   -0.910|-489.844| -624.602|    66.15%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.355|   -0.910|-482.798| -617.559|    66.15%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.355|   -0.910|-475.313| -610.074|    66.15%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
|  -0.355|   -0.910|-475.232| -609.993|    66.15%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
|  -0.355|   -0.910|-474.979| -609.740|    66.16%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
|  -0.355|   -0.910|-460.298| -595.060|    66.18%|   0:00:04.0| 3111.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_99_/E                                           |
|  -0.355|   -0.910|-458.646| -593.407|    66.18%|   0:00:00.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
|  -0.355|   -0.910|-455.669| -590.430|    66.18%|   0:00:04.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_15_/D   |
|  -0.355|   -0.910|-454.024| -588.785|    66.18%|   0:00:08.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -0.355|   -0.910|-454.017| -588.778|    66.18%|   0:00:01.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -0.355|   -0.910|-453.164| -587.926|    66.19%|   0:00:01.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -0.355|   -0.910|-453.151| -587.912|    66.19%|   0:00:00.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -0.355|   -0.910|-451.621| -586.383|    66.19%|   0:00:16.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.355|   -0.910|-451.544| -586.305|    66.19%|   0:00:08.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.355|   -0.910|-450.393| -585.154|    66.19%|   0:00:01.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.355|   -0.910|-449.822| -584.582|    66.19%|   0:00:00.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.355|   -0.910|-442.246| -577.006|    66.20%|   0:00:03.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
|  -0.355|   -0.910|-437.688| -572.449|    66.21%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/E                                           |
|  -0.355|   -0.910|-437.457| -572.217|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/E                                           |
|  -0.355|   -0.910|-437.115| -571.876|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/E                                           |
|  -0.355|   -0.910|-436.980| -571.740|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
|  -0.355|   -0.910|-435.964| -570.725|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
|  -0.355|   -0.910|-433.398| -568.159|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
|  -0.355|   -0.910|-428.686| -563.447|    66.21%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
|  -0.355|   -0.910|-428.499| -563.259|    66.21%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
|  -0.355|   -0.910|-426.661| -561.422|    66.23%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_44_/E                                           |
|  -0.355|   -0.910|-426.569| -561.330|    66.23%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
|  -0.355|   -0.910|-421.638| -556.399|    66.23%|   0:00:06.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
|  -0.355|   -0.910|-420.619| -555.380|    66.23%|   0:00:01.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
|  -0.355|   -0.910|-419.821| -554.582|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
|  -0.355|   -0.910|-419.543| -554.305|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_78_/E                                           |
|  -0.355|   -0.910|-418.400| -553.161|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.355|   -0.910|-417.970| -552.731|    66.24%|   0:00:01.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.355|   -0.910|-417.861| -552.622|    66.24%|   0:00:01.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.355|   -0.910|-417.780| -552.541|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.355|   -0.910|-410.307| -545.068|    66.26%|   0:00:03.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.355|   -0.910|-405.439| -540.200|    66.27%|   0:00:11.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
|  -0.355|   -0.910|-402.395| -537.156|    66.27%|   0:00:02.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
|  -0.355|   -0.910|-402.005| -536.766|    66.27%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
|  -0.355|   -0.910|-401.504| -536.265|    66.30%|   0:00:01.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
|  -0.355|   -0.910|-401.300| -536.061|    66.30%|   0:00:01.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
|  -0.355|   -0.910|-398.214| -532.976|    66.30%|   0:00:22.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
|  -0.355|   -0.910|-398.183| -532.944|    66.30%|   0:00:02.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
|  -0.355|   -0.910|-397.204| -532.033|    66.31%|   0:00:02.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
|  -0.355|   -0.910|-397.195| -532.024|    66.31%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
|  -0.355|   -0.910|-393.586| -528.412|    66.32%|   0:00:09.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_56_/E                                         |
|  -0.355|   -0.910|-391.634| -526.460|    66.32%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-389.127| -523.952|    66.32%|   0:00:04.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-388.652| -523.476|    66.33%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-388.601| -523.425|    66.33%|   0:00:01.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-388.596| -523.420|    66.33%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-388.520| -523.344|    66.33%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
|  -0.355|   -0.910|-384.748| -519.573|    66.34%|   0:00:18.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.355|   -0.910|-382.347| -517.171|    66.33%|   0:00:01.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.355|   -0.910|-382.347| -517.171|    66.34%|   0:00:01.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.355|   -0.910|-382.300| -517.124|    66.34%|   0:00:01.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.355|   -0.910|-382.276| -517.100|    66.34%|   0:00:00.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.355|   -0.910|-382.247| -517.072|    66.34%|   0:00:00.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|  -0.355|   -0.910|-379.737| -514.562|    66.36%|   0:00:06.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
|  -0.355|   -0.910|-379.421| -514.245|    66.36%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
|  -0.355|   -0.910|-377.578| -512.403|    66.37%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
|  -0.355|   -0.910|-377.532| -512.356|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
|  -0.355|   -0.910|-377.079| -511.904|    66.38%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_64_/E                                           |
|  -0.355|   -0.910|-376.598| -511.423|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_64_/E                                           |
|  -0.355|   -0.910|-376.105| -510.930|    66.37%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_64_/E                                           |
|  -0.355|   -0.910|-375.945| -510.770|    66.37%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
|  -0.355|   -0.917|-371.429| -506.286|    66.38%|   0:00:08.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.355|   -0.917|-371.415| -506.272|    66.38%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.355|   -0.917|-371.413| -506.270|    66.38%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -0.355|   -0.917|-371.401| -506.257|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
|  -0.355|   -0.917|-371.390| -506.247|    66.38%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
|  -0.355|   -0.917|-371.381| -506.237|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
|  -0.355|   -0.917|-367.625| -502.481|    66.38%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_1_/E                                            |
|  -0.355|   -0.917|-367.312| -502.168|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/E                                           |
|  -0.355|   -0.917|-367.113| -501.969|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.355|   -0.917|-366.165| -501.022|    66.38%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.355|   -0.917|-365.722| -500.578|    66.39%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.355|   -0.918|-363.020| -497.885|    66.39%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
|  -0.355|   -0.918|-362.875| -497.740|    66.39%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
|  -0.355|   -0.918|-362.610| -497.476|    66.40%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
|  -0.355|   -0.918|-359.439| -494.304|    66.40%|   0:00:09.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.355|   -0.918|-359.265| -494.130|    66.40%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.355|   -0.918|-359.049| -493.914|    66.41%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_4_/D   |
|  -0.355|   -0.918|-359.002| -493.867|    66.41%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
|  -0.355|   -0.918|-357.289| -492.154|    66.41%|   0:00:05.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_1_/E                                            |
|  -0.355|   -0.918|-357.145| -492.011|    66.41%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
|  -0.355|   -0.918|-357.003| -491.869|    66.41%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
|  -0.355|   -0.918|-356.998| -491.864|    66.41%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
|  -0.355|   -0.918|-356.609| -491.475|    66.41%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/E                                         |
|  -0.355|   -0.918|-356.421| -491.287|    66.42%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/E                                         |
|  -0.355|   -0.918|-356.158| -491.023|    66.42%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/E                                         |
|  -0.355|   -0.918|-356.085| -490.951|    66.42%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/E                                         |
|  -0.355|   -0.918|-354.715| -489.581|    66.43%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.355|   -0.918|-354.662| -489.527|    66.44%|   0:00:04.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.355|   -0.918|-354.470| -489.336|    66.44%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.355|   -0.918|-353.070| -487.957|    66.45%|   0:00:04.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.355|   -0.918|-353.007| -487.894|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.355|   -0.918|-352.981| -487.869|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.355|   -0.918|-352.973| -487.860|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.355|   -0.918|-352.200| -487.088|    66.45%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/E                                         |
|  -0.355|   -0.918|-350.881| -485.769|    66.46%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/E                                         |
|  -0.355|   -0.918|-350.206| -485.094|    66.45%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/E                                         |
|  -0.355|   -0.918|-349.677| -484.565|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -0.355|   -0.918|-349.620| -484.508|    66.45%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -0.355|   -0.918|-349.598| -484.486|    66.45%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -0.355|   -0.918|-349.228| -484.135|    66.46%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
|  -0.355|   -0.918|-349.166| -484.073|    66.46%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_15_/E                                         |
|  -0.355|   -0.918|-349.168| -484.090|    66.47%|   0:00:07.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_85_/E                                         |
|  -0.355|   -0.918|-349.168| -484.090|    66.47%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:23:31 real=0:23:29 mem=3157.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:23:31 real=0:23:29 mem=3157.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.918|-134.922|
|reg2reg   |-0.355|-349.168|
|HEPG      |-0.355|-349.168|
|All Paths |-0.918|-484.090|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.355ns TNS -349.169ns; HEPG WNS -0.355ns TNS -349.169ns; all paths WNS -0.918ns TNS -484.090ns; Real time 1:18:40
** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -484.090 Density 66.47
*** Starting refinePlace (6:13:38 mem=3157.3M) ***
Total net bbox length = 1.011e+06 (5.352e+05 4.762e+05) (ext = 4.186e+04)
Density distribution unevenness ratio = 23.916%
Density distribution unevenness ratio = 23.665%
Move report: Timing Driven Placement moves 39796 insts, mean move: 2.66 um, max move: 45.20 um
	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/FE_RC_25175_0): (585.20, 328.60) --> (572.40, 296.20)
	Runtime: CPU: 0:00:21.4 REAL: 0:00:21.0 MEM: 3219.6MB
Move report: Detail placement moves 26391 insts, mean move: 1.05 um, max move: 20.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_25283_0): (409.00, 600.40) --> (429.20, 600.40)
	Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 3219.6MB
Summary Report:
Instances move: 41293 (out of 54646 movable)
Instances flipped: 322
Mean displacement: 2.74 um
Max displacement: 58.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_25283_0) (370.6, 600.4) -> (429.2, 600.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.006e+06 (5.317e+05 4.745e+05) (ext = 4.177e+04)
Runtime: CPU: 0:00:27.6 REAL: 0:00:28.0 MEM: 3219.6MB
*** Finished refinePlace (6:14:05 mem=3219.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3219.6M)


Density : 0.6647
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:30.1 real=0:00:30.0 mem=3219.6M) ***
** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -491.671 Density 66.47
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.918|-134.924|
|reg2reg   |-0.367|-356.747|
|HEPG      |-0.367|-356.747|
|All Paths |-0.918|-491.671|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 1070 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:24:03 real=0:24:01 mem=3219.6M) ***

(I,S,L,T): WC_VIEW: 156.351, 71.958, 2.67211, 230.981
*** SetupOpt [finish] : cpu/real = 0:24:13.9/0:24:11.9 (1.0), totSession cpu/real = 6:14:08.6/10:07:09.0 (0.6), mem = 3184.5M
End: GigaOpt Optimization in TNS mode
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:14:09.9/10:07:10.3 (0.6), mem = 3050.6M
(I,S,L,T): WC_VIEW: 156.351, 71.958, 2.67211, 230.981
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.918  TNS Slack -491.671 Density 66.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    66.47%|        -|  -0.918|-491.671|   0:00:00.0| 3050.6M|
|    66.43%|      130|  -0.918|-491.243|   0:00:16.0| 3091.2M|
|    66.43%|      933|  -0.918|-487.529|   0:00:06.0| 3091.2M|
|    66.34%|      148|  -0.918|-487.397|   0:00:07.0| 3091.2M|
|    65.93%|     1998|  -0.918|-495.307|   0:00:22.0| 3094.6M|
|    65.93%|       13|  -0.918|-495.272|   0:00:01.0| 3096.9M|
|    65.93%|        1|  -0.918|-495.280|   0:00:01.0| 3096.9M|
|    65.93%|        0|  -0.918|-495.280|   0:00:01.0| 3096.9M|
|    65.93%|       13|  -0.918|-495.215|   0:00:00.0| 3096.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.918  TNS Slack -495.214 Density 65.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:57.2) (real = 0:00:57.0) **
*** Starting refinePlace (6:15:08 mem=3112.9M) ***
Total net bbox length = 1.006e+06 (5.321e+05 4.743e+05) (ext = 4.177e+04)
Move report: Detail placement moves 89 insts, mean move: 1.61 um, max move: 5.60 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U290): (259.20, 416.80) --> (261.20, 420.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3115.9MB
Summary Report:
Instances move: 89 (out of 54350 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U290) (259.2, 416.8) -> (261.2, 420.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 1.007e+06 (5.322e+05 4.744e+05) (ext = 4.177e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3115.9MB
*** Finished refinePlace (6:15:09 mem=3115.9M) ***
Finished re-routing un-routed nets (0:00:00.0 3115.9M)


Density : 0.6593
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=3115.9M) ***
(I,S,L,T): WC_VIEW: 155.311, 70.3625, 2.63784, 228.311
*** AreaOpt [finish] : cpu/real = 0:01:00.4/0:01:00.3 (1.0), totSession cpu/real = 6:15:10.3/10:08:10.6 (0.6), mem = 3115.9M
End: Area Reclaim Optimization (cpu=0:01:01, real=0:01:01, mem=3033.84M, totSessionCpu=6:15:10).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3061.31 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3061.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[NR-eGR] Read numTotalNets=58139  numIgnoredNets=111
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57888 
[NR-eGR] Rule id: 1  Nets: 140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 123 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.590120e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.683900e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 57765 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.090667e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        68( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               78( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 193271
[NR-eGR]     M2  (2V) length: 3.606135e+05um, number of vias: 264576
[NR-eGR]     M3  (3H) length: 4.264710e+05um, number of vias: 27299
[NR-eGR]     M4  (4V) length: 1.679114e+05um, number of vias: 7119
[NR-eGR]     M5  (5H) length: 1.679600e+05um, number of vias: 1805
[NR-eGR]     M6  (6V) length: 1.891694e+04um, number of vias: 1051
[NR-eGR]     M7  (7H) length: 1.090340e+04um, number of vias: 1463
[NR-eGR]     M8  (8V) length: 7.093800e+03um, number of vias: 0
[NR-eGR] Total length: 1.159870e+06um, number of vias: 496584
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.264000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.93 sec, Real: 2.88 sec, Curr Mem: 3010.64 MB )
Extraction called for design 'core' of instances=54458 and nets=58348 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2997.641M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3006.76)
Total number of fetched objects 58161
End delay calculation. (MEM=3055.97 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3055.97 CPU=0:00:11.6 REAL=0:00:12.0)
Begin: GigaOpt postEco DRV Optimization
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:15:32.5/10:08:32.7 (0.6), mem = 3056.0M
(I,S,L,T): WC_VIEW: 155.338, 70.9146, 2.63784, 228.89
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     3|    -0.03|     1|     1|    -0.00|     0|     0|     0|     0|    -0.92|  -538.24|       0|       0|       0|  65.93|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.92|  -538.17|       9|       4|       2|  65.94| 0:00:00.0|  3136.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.92|  -538.17|       0|       0|       0|  65.94| 0:00:00.0|  3136.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 57 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=3136.7M) ***

*** Starting refinePlace (6:15:43 mem=3152.7M) ***
Total net bbox length = 1.007e+06 (5.322e+05 4.744e+05) (ext = 4.177e+04)
Move report: Detail placement moves 48 insts, mean move: 2.39 um, max move: 7.80 um
	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/U15): (573.80, 569.80) --> (573.20, 562.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3152.7MB
Summary Report:
Instances move: 48 (out of 54363 movable)
Instances flipped: 0
Mean displacement: 2.39 um
Max displacement: 7.80 um (Instance: ofifo_inst/col_idx_1__fifo_instance/U15) (573.8, 569.8) -> (573.2, 562.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.007e+06 (5.323e+05 4.745e+05) (ext = 4.177e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3152.7MB
*** Finished refinePlace (6:15:44 mem=3152.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3152.7M)


Density : 0.6594
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=3152.7M) ***
(I,S,L,T): WC_VIEW: 155.348, 70.919, 2.63897, 228.906
*** DrvOpt [finish] : cpu/real = 0:00:13.3/0:00:13.2 (1.0), totSession cpu/real = 6:15:45.8/10:08:45.9 (0.6), mem = 3117.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.429 -> -0.452 (bump = 0.023)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:15:46.5/10:08:46.6 (0.6), mem = 3117.6M
(I,S,L,T): WC_VIEW: 155.348, 70.919, 2.63897, 228.906
*info: 251 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
*info: 111 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -538.167 Density 65.94
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.919|-133.933|
|reg2reg   |-0.400|-404.234|
|HEPG      |-0.400|-404.234|
|All Paths |-0.919|-538.167|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.400ns TNS -404.231ns; HEPG WNS -0.400ns TNS -404.231ns; all paths WNS -0.919ns TNS -538.164ns; Real time 1:20:59
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.400|   -0.919|-404.234| -538.167|    65.94%|   0:00:00.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.392|   -0.919|-402.613| -536.546|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
|  -0.385|   -0.919|-401.799| -535.732|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_12_/D   |
|  -0.377|   -0.919|-400.532| -534.465|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_12_/D   |
|  -0.375|   -0.919|-398.776| -532.709|    65.94%|   0:00:02.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -0.375|   -0.919|-398.190| -532.123|    65.94%|   0:00:00.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
|  -0.371|   -0.919|-398.266| -532.199|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.371|   -0.919|-397.855| -531.788|    65.94%|   0:00:08.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.371|   -0.919|-397.854| -531.787|    65.94%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.369|   -0.919|-397.506| -531.439|    65.94%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.369|   -0.919|-396.730| -530.663|    65.94%|   0:00:03.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
|  -0.363|   -0.919|-396.312| -530.245|    65.95%|   0:00:02.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.363|   -0.919|-395.525| -529.458|    65.95%|   0:00:25.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.361|   -0.919|-398.913| -532.846|    65.97%|   0:00:03.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.361|   -0.919|-398.910| -532.844|    65.98%|   0:00:06.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.361|   -0.919|-398.527| -532.460|    66.00%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.919|-398.254| -532.187|    66.00%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.919|-398.197| -532.130|    66.00%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.919|-397.831| -531.764|    66.00%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.919|-397.811| -531.744|    66.00%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.919|-397.739| -531.672|    66.01%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.919|-397.739| -531.672|    66.01%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.5 real=0:00:59.0 mem=3105.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.919|   -0.919|-133.933| -531.672|    66.01%|   0:00:00.0| 3105.2M|   WC_VIEW|  default| out[35]                                            |
|  -0.915|   -0.915|-133.919| -531.658|    66.01%|   0:00:02.0| 3105.2M|   WC_VIEW|  default| out[39]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=3105.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:02 mem=3105.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-133.919|
|reg2reg   |-0.360|-397.739|
|HEPG      |-0.360|-397.739|
|All Paths |-0.915|-531.658|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.360ns TNS -397.734ns; HEPG WNS -0.360ns TNS -397.734ns; all paths WNS -0.915ns TNS -531.653ns; Real time 1:22:01
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -531.658 Density 66.01
*** Starting refinePlace (6:16:58 mem=3105.2M) ***
Total net bbox length = 1.008e+06 (5.326e+05 4.749e+05) (ext = 4.177e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3105.2MB
Summary Report:
Instances move: 0 (out of 54461 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.008e+06 (5.326e+05 4.749e+05) (ext = 4.177e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3105.2MB
*** Finished refinePlace (6:17:00 mem=3105.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3105.2M)


Density : 0.6601
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3105.2M) ***
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -531.658 Density 66.01
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-133.919|
|reg2reg   |-0.360|-397.739|
|HEPG      |-0.360|-397.739|
|All Paths |-0.915|-531.658|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 61 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:06 real=0:01:06 mem=3105.2M) ***

(I,S,L,T): WC_VIEW: 155.474, 71.0138, 2.64239, 229.13
*** SetupOpt [finish] : cpu/real = 0:01:15.1/0:01:15.1 (1.0), totSession cpu/real = 6:17:01.6/10:10:01.7 (0.6), mem = 3070.1M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.429 -> -0.416 (bump = -0.013)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -495.214 -> -531.658
Begin: GigaOpt TNS recovery
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:17:02.7/10:10:02.7 (0.6), mem = 3070.1M
(I,S,L,T): WC_VIEW: 155.474, 71.0138, 2.64239, 229.13
*info: 251 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
*info: 111 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -531.658 Density 66.01
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-133.919|
|reg2reg   |-0.360|-397.739|
|HEPG      |-0.360|-397.739|
|All Paths |-0.915|-531.658|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.360ns TNS -397.734ns; HEPG WNS -0.360ns TNS -397.734ns; all paths WNS -0.915ns TNS -531.653ns; Real time 1:22:15
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.360|   -0.915|-397.739| -531.658|    66.01%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-396.648| -530.567|    66.01%|   0:00:13.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-395.499| -529.418|    66.03%|   0:00:02.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-395.471| -529.390|    66.04%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-395.124| -529.043|    66.04%|   0:00:02.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-395.006| -528.925|    66.04%|   0:00:00.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-394.985| -528.904|    66.04%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.360|   -0.915|-393.258| -527.177|    66.04%|   0:00:03.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
|  -0.360|   -0.915|-392.748| -526.667|    66.05%|   0:00:00.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
|  -0.360|   -0.915|-392.684| -526.603|    66.05%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
|  -0.360|   -0.915|-392.616| -526.535|    66.05%|   0:00:00.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
|  -0.361|   -0.915|-391.703| -525.622|    66.05%|   0:00:03.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_16_/D  |
|  -0.361|   -0.915|-391.602| -525.521|    66.05%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_16_/D  |
|  -0.361|   -0.915|-391.231| -525.150|    66.05%|   0:00:04.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -0.361|   -0.915|-391.169| -525.088|    66.05%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -0.361|   -0.915|-389.262| -523.181|    66.06%|   0:00:05.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -0.361|   -0.915|-389.227| -523.146|    66.06%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -0.362|   -0.915|-388.101| -522.020|    66.07%|   0:00:03.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.362|   -0.915|-388.966| -522.885|    66.07%|   0:00:04.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_15_/D   |
|  -0.362|   -0.915|-388.559| -522.478|    66.08%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
|  -0.362|   -0.915|-388.398| -522.317|    66.08%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
|  -0.362|   -0.915|-387.718| -521.637|    66.08%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
|  -0.362|   -0.915|-387.113| -521.032|    66.08%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
|  -0.362|   -0.915|-387.067| -520.986|    66.08%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
|  -0.362|   -0.915|-387.005| -520.924|    66.08%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
|  -0.362|   -0.915|-386.722| -520.641|    66.08%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
|  -0.362|   -0.915|-386.452| -520.371|    66.08%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -0.362|   -0.915|-386.115| -520.034|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -0.362|   -0.915|-386.073| -519.992|    66.09%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -0.362|   -0.915|-386.058| -519.977|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -0.362|   -0.915|-384.616| -518.535|    66.09%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -0.362|   -0.915|-384.453| -518.372|    66.09%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -0.362|   -0.915|-384.447| -518.366|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -0.362|   -0.915|-384.346| -518.265|    66.09%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_7_/D   |
|  -0.362|   -0.915|-384.337| -518.256|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_7_/D   |
|  -0.362|   -0.915|-384.237| -518.156|    66.09%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -0.362|   -0.915|-383.927| -517.846|    66.10%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -0.362|   -0.915|-383.926| -517.845|    66.10%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -0.362|   -0.915|-383.260| -517.180|    66.10%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -0.362|   -0.915|-382.917| -516.836|    66.10%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -0.362|   -0.915|-382.567| -516.487|    66.10%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
|  -0.362|   -0.915|-382.538| -516.457|    66.10%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
|  -0.362|   -0.915|-382.580| -516.500|    66.10%|   0:00:03.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_17_/D   |
|  -0.362|   -0.915|-382.327| -516.246|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_17_/D   |
|  -0.362|   -0.915|-382.171| -516.090|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
|  -0.362|   -0.915|-382.167| -516.086|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
|  -0.362|   -0.915|-382.160| -516.079|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
|  -0.362|   -0.915|-380.910| -514.829|    66.11%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_16_/D  |
|  -0.362|   -0.915|-380.904| -514.824|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_16_/D  |
|  -0.362|   -0.915|-380.812| -514.732|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -0.362|   -0.915|-380.771| -514.690|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -0.362|   -0.915|-380.128| -514.048|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
|  -0.362|   -0.915|-380.004| -513.925|    66.11%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -0.362|   -0.915|-380.000| -513.921|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -0.362|   -0.915|-379.499| -513.419|    66.11%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
|  -0.362|   -0.915|-379.398| -513.318|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
|  -0.362|   -0.915|-379.393| -513.314|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
|  -0.362|   -0.915|-379.386| -513.307|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
|  -0.362|   -0.915|-378.774| -512.694|    66.12%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_101_/E                                          |
|  -0.362|   -0.915|-378.542| -512.463|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_101_/E                                          |
|  -0.362|   -0.915|-378.541| -512.462|    66.12%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_101_/E                                          |
|  -0.362|   -0.915|-376.948| -510.868|    66.12%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.362|   -0.915|-376.821| -510.742|    66.13%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.362|   -0.915|-376.810| -510.731|    66.13%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.362|   -0.915|-376.473| -510.401|    66.13%|   0:00:03.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.362|   -0.915|-376.412| -510.339|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.362|   -0.915|-376.406| -510.334|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
|  -0.362|   -0.915|-375.274| -509.227|    66.13%|   0:00:04.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_123_/E                                          |
|  -0.362|   -0.916|-375.114| -509.078|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_123_/E                                          |
|  -0.362|   -0.916|-375.089| -509.053|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_123_/E                                          |
|  -0.362|   -0.918|-374.408| -508.399|    66.13%|   0:00:02.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_125_/E                                          |
|  -0.362|   -0.918|-374.218| -508.221|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_125_/E                                          |
|  -0.362|   -0.918|-373.441| -507.445|    66.13%|   0:00:02.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
|  -0.362|   -0.918|-373.301| -507.306|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
|  -0.362|   -0.918|-373.280| -507.286|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
|  -0.362|   -0.918|-372.400| -506.417|    66.13%|   0:00:03.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
|  -0.362|   -0.918|-372.225| -506.243|    66.13%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
|  -0.362|   -0.918|-372.220| -506.238|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
|  -0.362|   -0.918|-372.199| -506.217|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
|  -0.362|   -0.918|-371.857| -505.882|    66.13%|   0:00:04.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
|  -0.362|   -0.918|-371.816| -505.841|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
|  -0.362|   -0.918|-371.798| -505.824|    66.13%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_120_/E                                        |
|  -0.362|   -0.918|-371.860| -505.885|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:45 real=0:01:45 mem=3146.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.918|   -0.918|-134.026| -505.885|    66.14%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[119]                                           |
|  -0.915|   -0.915|-133.971| -505.832|    66.14%|   0:00:02.0| 3146.9M|   WC_VIEW|  default| out[39]                                            |
|  -0.915|   -0.915|-133.968| -505.829|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[39]                                            |
|  -0.915|   -0.915|-133.955| -505.816|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[39]                                            |
|  -0.915|   -0.915|-133.885| -505.746|    66.14%|   0:00:02.0| 3146.9M|   WC_VIEW|  default| out[134]                                           |
|  -0.915|   -0.915|-133.859| -505.720|    66.14%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[134]                                           |
|  -0.915|   -0.915|-133.856| -505.717|    66.14%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[134]                                           |
|  -0.915|   -0.915|-133.697| -505.558|    66.15%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[71]                                            |
|  -0.915|   -0.915|-133.686| -505.547|    66.15%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[71]                                            |
|  -0.915|   -0.915|-133.668| -505.529|    66.15%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[71]                                            |
|  -0.915|   -0.915|-133.478| -505.339|    66.15%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[64]                                            |
|  -0.915|   -0.915|-133.431| -505.292|    66.15%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[64]                                            |
|  -0.915|   -0.915|-133.425| -505.286|    66.15%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[64]                                            |
|  -0.915|   -0.915|-133.243| -505.104|    66.15%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
|  -0.915|   -0.915|-133.225| -505.086|    66.15%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
|  -0.915|   -0.915|-133.160| -505.022|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
|  -0.915|   -0.915|-133.125| -504.987|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
|  -0.915|   -0.915|-133.102| -504.964|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
|  -0.915|   -0.915|-133.037| -504.899|    66.16%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
|  -0.915|   -0.915|-132.994| -504.856|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
|  -0.915|   -0.915|-132.988| -504.850|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
|  -0.915|   -0.915|-132.986| -504.848|    66.16%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
|  -0.915|   -0.915|-132.775| -504.637|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[54]                                            |
|  -0.915|   -0.915|-132.745| -504.607|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[54]                                            |
|  -0.915|   -0.915|-132.726| -504.588|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[54]                                            |
|  -0.915|   -0.915|-132.593| -504.455|    66.17%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
|  -0.915|   -0.915|-132.559| -504.421|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
|  -0.915|   -0.915|-132.465| -504.327|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
|  -0.915|   -0.915|-132.450| -504.312|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
|  -0.915|   -0.915|-131.984| -503.845|    66.17%|   0:00:02.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
|  -0.915|   -0.915|-131.977| -503.839|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
|  -0.915|   -0.915|-131.604| -503.466|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[82]                                            |
|  -0.915|   -0.915|-131.592| -503.454|    66.18%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
|  -0.915|   -0.915|-131.577| -503.439|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
|  -0.915|   -0.915|-131.329| -503.191|    66.18%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
|  -0.915|   -0.915|-131.259| -503.121|    66.18%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
|  -0.915|   -0.915|-131.230| -503.092|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
|  -0.915|   -0.915|-131.228| -503.090|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
|  -0.915|   -0.915|-131.227| -503.089|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
|  -0.915|   -0.915|-130.939| -502.801|    66.19%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
|  -0.915|   -0.915|-130.931| -502.793|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
|  -0.915|   -0.915|-130.806| -502.668|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
|  -0.915|   -0.915|-130.763| -502.625|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
|  -0.915|   -0.915|-130.733| -502.595|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
|  -0.915|   -0.915|-130.577| -502.439|    66.19%|   0:00:02.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
|  -0.915|   -0.915|-130.575| -502.437|    66.19%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
|  -0.915|   -0.915|-130.352| -502.214|    66.20%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
|  -0.915|   -0.915|-130.335| -502.198|    66.20%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
|  -0.915|   -0.915|-130.240| -502.103|    66.20%|   0:00:01.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
|  -0.915|   -0.915|-130.023| -501.885|    66.20%|   0:00:01.0| 3204.1M|   WC_VIEW|  default| out[20]                                            |
|  -0.915|   -0.915|-130.015| -501.878|    66.20%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[20]                                            |
|  -0.915|   -0.915|-129.949| -501.811|    66.21%|   0:00:01.0| 3204.1M|   WC_VIEW|  default| out[4]                                             |
|  -0.915|   -0.915|-129.912| -501.774|    66.21%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[15]                                            |
|  -0.915|   -0.915|-129.910| -501.773|    66.21%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[15]                                            |
|  -0.915|   -0.915|-129.893| -501.756|    66.21%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[15]                                            |
|  -0.915|   -0.915|-129.802| -501.665|    66.21%|   0:00:01.0| 3151.6M|   WC_VIEW|  default| out[2]                                             |
|  -0.915|   -0.915|-129.792| -501.655|    66.21%|   0:00:00.0| 3151.6M|   WC_VIEW|  default| out[2]                                             |
|  -0.915|   -0.915|-129.733| -501.595|    66.21%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[2]                                             |
|  -0.915|   -0.915|-129.728| -501.590|    66.21%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[2]                                             |
|  -0.915|   -0.915|-129.705| -501.567|    66.21%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[2]                                             |
|  -0.915|   -0.915|-129.585| -501.448|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  default| out[14]                                            |
|  -0.915|   -0.915|-129.527| -501.390|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[14]                                            |
|  -0.915|   -0.915|-129.527| -501.390|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[14]                                            |
|  -0.915|   -0.915|-129.490| -501.353|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  default| out[141]                                           |
|  -0.915|   -0.915|-129.455| -501.318|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[125]                                           |
|  -0.915|   -0.915|-129.422| -501.285|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[125]                                           |
|  -0.915|   -0.915|-129.401| -501.264|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[125]                                           |
|  -0.915|   -0.915|-129.382| -501.246|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
|  -0.915|   -0.915|-129.339| -501.202|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
|  -0.915|   -0.915|-129.325| -501.188|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
|  -0.915|   -0.915|-129.310| -501.174|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
|  -0.915|   -0.915|-129.307| -501.170|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[152]                                           |
|  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[152]                                           |
|  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[39]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.0 real=0:00:28.0 mem=3170.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:13 real=0:02:13 mem=3170.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.362ns TNS -371.858ns; HEPG WNS -0.362ns TNS -371.858ns; all paths WNS -0.915ns TNS -501.141ns; Real time 1:24:28
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -501.145 Density 66.22
*** Starting refinePlace (6:19:27 mem=3170.7M) ***
Total net bbox length = 1.009e+06 (5.334e+05 4.758e+05) (ext = 4.176e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3170.7MB
Summary Report:
Instances move: 0 (out of 54535 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.009e+06 (5.334e+05 4.758e+05) (ext = 4.176e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3170.7MB
*** Finished refinePlace (6:19:28 mem=3170.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3170.7M)


Density : 0.6622
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3170.7M) ***
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -501.145 Density 66.22
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:18 real=0:02:18 mem=3170.7M) ***

(I,S,L,T): WC_VIEW: 155.979, 71.3048, 2.66657, 229.95
*** SetupOpt [finish] : cpu/real = 0:02:26.9/0:02:26.7 (1.0), totSession cpu/real = 6:19:29.7/10:12:29.4 (0.6), mem = 3135.6M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.801%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:19:29.9/10:12:29.7 (0.6), mem = 3135.6M
(I,S,L,T): WC_VIEW: 155.979, 71.3048, 2.66657, 229.95
*info: 251 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
*info: 111 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -501.145 Density 66.22
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.362ns TNS -371.858ns; HEPG WNS -0.362ns TNS -371.858ns; all paths WNS -0.915ns TNS -501.141ns; Real time 1:24:42
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:06.0| 3170.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_14_/D   |
|  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
|  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:02.0| 3170.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=3170.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[39]                                            |
|  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[24]                                            |
|  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[39]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=3170.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.3 real=0:00:09.0 mem=3170.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.362ns TNS -371.858ns; HEPG WNS -0.362ns TNS -371.858ns; all paths WNS -0.915ns TNS -501.141ns; Real time 1:24:52
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:11.0 mem=3170.7M) ***

(I,S,L,T): WC_VIEW: 155.979, 71.3048, 2.66657, 229.95
*** SetupOpt [finish] : cpu/real = 0:00:19.5/0:00:19.5 (1.0), totSession cpu/real = 6:19:49.5/10:12:49.2 (0.6), mem = 3135.6M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:22:14, real = 1:22:07, mem = 2638.2M, totSessionCpu=6:19:52 **
**optDesign ... cpu = 1:22:14, real = 1:22:07, mem = 2636.2M, totSessionCpu=6:19:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=3030.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3030.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3040.6M
** Profile ** DRVs :  cpu=0:00:01.5, mem=3040.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.362  | -0.915  |
|           TNS (ns):|-501.141 |-371.858 |-129.282 |
|    Violating Paths:|  2824   |  2664   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.222%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3040.6M
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2638.24MB/4194.97MB/2791.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2638.50MB/4194.97MB/2791.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2638.50MB/4194.97MB/2791.28MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT)
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 10%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 20%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 30%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 40%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 50%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 60%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 70%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 80%
2022-Mar-15 08:50:49 (2022-Mar-15 15:50:49 GMT): 90%

Finished Levelizing
2022-Mar-15 08:50:50 (2022-Mar-15 15:50:50 GMT)

Starting Activity Propagation
2022-Mar-15 08:50:50 (2022-Mar-15 15:50:50 GMT)
2022-Mar-15 08:50:50 (2022-Mar-15 15:50:50 GMT): 10%
2022-Mar-15 08:50:51 (2022-Mar-15 15:50:51 GMT): 20%

Finished Activity Propagation
2022-Mar-15 08:50:52 (2022-Mar-15 15:50:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 08:50:52 (2022-Mar-15 15:50:52 GMT)
 ... Calculating switching power
2022-Mar-15 08:50:52 (2022-Mar-15 15:50:52 GMT): 10%
2022-Mar-15 08:50:52 (2022-Mar-15 15:50:52 GMT): 20%
2022-Mar-15 08:50:52 (2022-Mar-15 15:50:52 GMT): 30%
2022-Mar-15 08:50:52 (2022-Mar-15 15:50:52 GMT): 40%
2022-Mar-15 08:50:53 (2022-Mar-15 15:50:53 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 08:50:54 (2022-Mar-15 15:50:54 GMT): 60%
2022-Mar-15 08:50:55 (2022-Mar-15 15:50:55 GMT): 70%
2022-Mar-15 08:50:56 (2022-Mar-15 15:50:56 GMT): 80%
2022-Mar-15 08:50:57 (2022-Mar-15 15:50:57 GMT): 90%

Finished Calculating power
2022-Mar-15 08:50:58 (2022-Mar-15 15:50:58 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:09, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 08:50:58 (2022-Mar-15 15:50:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      160.75763812 	   64.7203%
Total Switching Power:      84.84529192 	   34.1584%
Total Leakage Power:         2.78521201 	    1.1213%
Total Power:               248.38814105
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          79.4       5.352      0.6481        85.4       34.38
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       75.7       66.05       2.099       143.9       57.91
Clock (Combinational)              5.657       13.44     0.03834       19.14       7.705
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              160.8       84.85       2.785       248.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      160.8       84.85       2.785       248.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.657       13.44     0.03834       19.14       7.705
-----------------------------------------------------------------------------------------
Total                              5.657       13.44     0.03834       19.14       7.705
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ofifo_inst/FE_USKC3996_CTS_9 (CKBD16):           0.1762
*              Highest Leakage Power: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U644 (FA1D4):        0.0002662
*                Total Cap:      4.31988e-10 F
*                Total instances in design: 54643
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2655.89MB/4201.97MB/2791.28MB)


Phase 1 finished in (cpu = 0:00:10.8) (real = 0:00:10.0) **
Finished Timing Update in (cpu = 0:00:15.7) (real = 0:00:16.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 48 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (6:21:47 mem=3230.6M) ***
Total net bbox length = 1.009e+06 (5.336e+05 4.758e+05) (ext = 4.176e+04)
Move report: Detail placement moves 525 insts, mean move: 2.47 um, max move: 16.80 um
	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0): (635.80, 251.20) --> (626.20, 244.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3230.6MB
Summary Report:
Instances move: 525 (out of 54547 movable)
Instances flipped: 0
Mean displacement: 2.47 um
Max displacement: 16.80 um (Instance: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0) (635.8, 251.2) -> (626.2, 244)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D0
Total net bbox length = 1.011e+06 (5.342e+05 4.765e+05) (ext = 4.176e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3230.6MB
*** Finished refinePlace (6:21:48 mem=3230.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3230.6M)


Density : 0.6619
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (6:22:41 mem=3207.1M) ***
Total net bbox length = 1.011e+06 (5.343e+05 4.765e+05) (ext = 4.176e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3207.1MB
Summary Report:
Instances move: 0 (out of 54542 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.011e+06 (5.343e+05 4.765e+05) (ext = 4.176e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3207.1MB
*** Finished refinePlace (6:22:42 mem=3207.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3207.1M)


Density : 0.6620
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:22:42.9/10:15:42.5 (0.6), mem = 3207.1M
(I,S,L,T): WC_VIEW: 155.797, 71.2637, 2.66602, 229.727
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.032  TNS Slack -446.589 Density 66.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    66.20%|        -|  -1.032|-446.589|   0:00:00.0| 3207.1M|
|    66.20%|        0|  -1.032|-446.589|   0:00:01.0| 3207.1M|
|    66.15%|      163|  -1.032|-446.589|   0:00:31.0| 3205.1M|
|    66.15%|        3|  -1.032|-446.589|   0:00:01.0| 3205.1M|
|    66.13%|       39|  -1.032|-446.489|   0:00:14.0| 3205.1M|
|    66.13%|       28|  -1.032|-446.487|   0:00:14.0| 3205.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.032  TNS Slack -446.486 Density 66.13
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:05) (real = 0:01:05) **
(I,S,L,T): WC_VIEW: 155.574, 71.0635, 2.66316, 229.3
*** PowerOpt [finish] : cpu/real = 0:01:04.8/0:01:04.7 (1.0), totSession cpu/real = 6:23:47.8/10:16:47.2 (0.6), mem = 3205.1M
*** Starting refinePlace (6:23:48 mem=3205.1M) ***
Total net bbox length = 1.011e+06 (5.343e+05 4.763e+05) (ext = 4.176e+04)
Move report: Detail placement moves 225 insts, mean move: 2.20 um, max move: 16.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12646_0): (439.80, 578.80) --> (431.00, 571.60)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3205.1MB
Summary Report:
Instances move: 225 (out of 54334 movable)
Instances flipped: 0
Mean displacement: 2.20 um
Max displacement: 16.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12646_0) (439.8, 578.8) -> (431, 571.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.011e+06 (5.346e+05 4.766e+05) (ext = 4.176e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3205.1MB
*** Finished refinePlace (6:23:50 mem=3205.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3205.1M)


Density : 0.6613
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3205.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:23:52.7/10:16:52.1 (0.6), mem = 3205.1M
(I,S,L,T): WC_VIEW: 155.574, 71.065, 2.66316, 229.302
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -446.490 Density 66.13
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.192|
|reg2reg   |-0.340|-301.298|
|HEPG      |-0.340|-301.298|
|All Paths |-1.032|-446.490|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.340ns TNS -301.291ns; HEPG WNS -0.340ns TNS -301.291ns; all paths WNS -1.032ns TNS -446.484ns; Real time 1:29:04
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.340|   -1.032|-301.298| -446.490|    66.13%|   0:00:00.0| 3214.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.339|   -1.032|-301.250| -446.442|    66.13%|   0:00:03.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.338|   -1.032|-301.330| -446.522|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.338|   -1.032|-301.255| -446.447|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.339|   -1.032|-301.255| -446.447|    66.13%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=3233.7M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.032|   -1.032|-145.192| -446.447|    66.13%|   0:00:01.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
|  -1.032|   -1.032|-145.191| -446.445|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3233.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:05.0 mem=3233.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.339|-301.255|
|HEPG      |-0.339|-301.255|
|All Paths |-1.032|-446.445|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -301.249ns; HEPG WNS -0.338ns TNS -301.249ns; all paths WNS -1.032ns TNS -446.439ns; Real time 1:29:09
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -446.445 Density 66.13
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.339|-301.255|
|HEPG      |-0.339|-301.255|
|All Paths |-1.032|-446.445|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=3233.7M) ***

(I,S,L,T): WC_VIEW: 155.588, 71.0783, 2.66358, 229.329
*** SetupOpt [finish] : cpu/real = 0:00:14.3/0:00:14.3 (1.0), totSession cpu/real = 6:24:06.9/10:17:06.4 (0.6), mem = 3224.1M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:24:07.7/10:17:07.1 (0.6), mem = 3224.1M
(I,S,L,T): WC_VIEW: 155.588, 71.0783, 2.66358, 229.329
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -446.445 Density 66.13
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.339|-301.255|
|HEPG      |-0.339|-301.255|
|All Paths |-1.032|-446.445|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.338ns TNS -301.249ns; HEPG WNS -0.338ns TNS -301.249ns; all paths WNS -1.032ns TNS -446.439ns; Real time 1:29:19
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -1.032|-301.255| -446.445|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.338|   -1.032|-301.259| -446.450|    66.13%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.338|   -1.032|-301.259| -446.450|    66.13%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
|  -0.338|   -1.032|-301.220| -446.411|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
|  -0.338|   -1.032|-301.214| -446.404|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.338|   -1.032|-301.179| -446.370|    66.14%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.338|   -1.032|-301.179| -446.370|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_17_/D  |
|  -0.338|   -1.032|-301.175| -446.366|    66.14%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.338|   -1.032|-301.165| -446.356|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
|  -0.338|   -1.032|-301.033| -446.224|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_/D   |
|  -0.338|   -1.032|-301.033| -446.224|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
|  -0.338|   -1.032|-301.009| -446.200|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
|  -0.338|   -1.032|-301.009| -446.200|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
|  -0.338|   -1.032|-301.027| -446.217|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_18_/D   |
|  -0.338|   -1.032|-301.005| -446.195|    66.14%|   0:00:03.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_7_/D   |
|  -0.338|   -1.032|-300.634| -445.825|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
|  -0.338|   -1.032|-300.606| -445.797|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_83_/E                                           |
|  -0.338|   -1.032|-300.591| -445.782|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
|  -0.338|   -1.032|-300.588| -445.778|    66.14%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
|  -0.338|   -1.032|-300.577| -445.768|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -0.338|   -1.032|-300.535| -445.726|    66.15%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.338|   -1.032|-300.525| -445.716|    66.15%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.338|   -1.032|-300.508| -445.699|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.338|   -1.032|-300.473| -445.664|    66.15%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_76_/E                                         |
|  -0.338|   -1.032|-300.481| -445.672|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.1 real=0:00:30.0 mem=3233.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:30.6 real=0:00:31.0 mem=3233.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.481|
|HEPG      |-0.338|-300.481|
|All Paths |-1.032|-445.672|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.338ns TNS -300.476ns; HEPG WNS -0.338ns TNS -300.476ns; all paths WNS -1.032ns TNS -445.666ns; Real time 1:29:50
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.672 Density 66.15
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.481|
|HEPG      |-0.338|-300.481|
|All Paths |-1.032|-445.672|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:31.5 real=0:00:32.0 mem=3233.7M) ***

(I,S,L,T): WC_VIEW: 155.622, 71.1074, 2.66446, 229.393
*** SetupOpt [finish] : cpu/real = 0:00:40.2/0:00:40.1 (1.0), totSession cpu/real = 6:24:47.9/10:17:47.2 (0.6), mem = 3224.1M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (6:24:49 mem=3224.1M) ***
Total net bbox length = 1.011e+06 (5.346e+05 4.766e+05) (ext = 4.176e+04)
Move report: Detail placement moves 131 insts, mean move: 2.92 um, max move: 13.80 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_14078_0): (404.60, 56.80) --> (409.40, 65.80)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3224.1MB
Summary Report:
Instances move: 131 (out of 54334 movable)
Instances flipped: 0
Mean displacement: 2.92 um
Max displacement: 13.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_14078_0) (404.6, 56.8) -> (409.4, 65.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.012e+06 (5.349e+05 4.767e+05) (ext = 4.176e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 3224.1MB
*** Finished refinePlace (6:24:50 mem=3224.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3224.1M)


Density : 0.6615
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3224.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:24:52.7/10:17:52.0 (0.6), mem = 3224.1M
(I,S,L,T): WC_VIEW: 155.622, 71.1087, 2.66446, 229.395
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.702 Density 66.15
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.512|
|HEPG      |-0.338|-300.512|
|All Paths |-1.032|-445.702|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.506ns; HEPG WNS -0.338ns TNS -300.506ns; all paths WNS -1.032ns TNS -445.697ns; Real time 1:30:04
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.338|   -1.032|-300.512| -445.702|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -0.338|   -1.032|-300.518| -445.708|    66.15%|   0:00:04.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.338|   -1.032|-300.518| -445.709|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=3233.7M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.032|   -1.032|-145.191| -445.709|    66.15%|   0:00:01.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
|  -1.032|   -1.032|-145.191| -445.709|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3233.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:05.0 mem=3233.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.518|
|HEPG      |-0.338|-300.518|
|All Paths |-1.032|-445.709|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.512ns; HEPG WNS -0.338ns TNS -300.512ns; all paths WNS -1.032ns TNS -445.703ns; Real time 1:30:09
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.709 Density 66.15
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.709 Density 66.15
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.518|
|HEPG      |-0.338|-300.518|
|All Paths |-1.032|-445.709|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=3233.7M) ***

(I,S,L,T): WC_VIEW: 155.634, 71.1179, 2.66472, 229.417
*** SetupOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 6:25:07.5/10:18:06.8 (0.6), mem = 3224.1M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:25:09.4/10:18:08.8 (0.6), mem = 3224.1M
(I,S,L,T): WC_VIEW: 155.634, 71.1179, 2.66472, 229.417
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.709 Density 66.15
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.518|
|HEPG      |-0.338|-300.518|
|All Paths |-1.032|-445.709|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.512ns; HEPG WNS -0.338ns TNS -300.512ns; all paths WNS -1.032ns TNS -445.703ns; Real time 1:30:20
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.338|   -1.032|-300.518| -445.709|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.338|   -1.032|-300.425| -445.616|    66.15%|   0:00:12.0| 3226.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:12.0 mem=3226.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:12.0 mem=3226.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.425|
|HEPG      |-0.338|-300.425|
|All Paths |-1.032|-445.616|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.420ns; HEPG WNS -0.338ns TNS -300.420ns; all paths WNS -1.032ns TNS -445.611ns; Real time 1:30:33
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.616 Density 66.15
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.425|
|HEPG      |-0.338|-300.425|
|All Paths |-1.032|-445.616|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:13.4 real=0:00:13.0 mem=3226.2M) ***

(I,S,L,T): WC_VIEW: 155.636, 71.1201, 2.66481, 229.421
*** SetupOpt [finish] : cpu/real = 0:00:22.1/0:00:22.1 (1.0), totSession cpu/real = 6:25:31.5/10:18:30.8 (0.6), mem = 3216.6M
End: GigaOpt postEco optimization
*** Starting refinePlace (6:25:33 mem=3216.6M) ***
Total net bbox length = 1.012e+06 (5.349e+05 4.768e+05) (ext = 4.176e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3216.6MB
Summary Report:
Instances move: 0 (out of 54335 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.012e+06 (5.349e+05 4.768e+05) (ext = 4.176e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3216.6MB
*** Finished refinePlace (6:25:34 mem=3216.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3216.6M)


Density : 0.6615
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3216.6M) ***
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:25:35.4/10:18:34.7 (0.6), mem = 3216.6M
(I,S,L,T): WC_VIEW: 155.636, 71.1201, 2.66481, 229.421
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.032|   -1.032|-445.616| -445.616|    66.15%|   0:00:01.0| 3226.2M|   WC_VIEW|  default| out[104]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3226.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3226.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 155.636, 71.1201, 2.66481, 229.421
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 6:25:44.9/10:18:44.2 (0.6), mem = 3216.6M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.92MB/4371.02MB/2791.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.92MB/4371.02MB/2791.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.92MB/4371.02MB/2791.28MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT)
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 10%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 20%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 30%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 40%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 50%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 60%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 70%
2022-Mar-15 08:56:39 (2022-Mar-15 15:56:39 GMT): 80%
2022-Mar-15 08:56:40 (2022-Mar-15 15:56:40 GMT): 90%

Finished Levelizing
2022-Mar-15 08:56:40 (2022-Mar-15 15:56:40 GMT)

Starting Activity Propagation
2022-Mar-15 08:56:40 (2022-Mar-15 15:56:40 GMT)
2022-Mar-15 08:56:40 (2022-Mar-15 15:56:40 GMT): 10%
2022-Mar-15 08:56:41 (2022-Mar-15 15:56:41 GMT): 20%

Finished Activity Propagation
2022-Mar-15 08:56:42 (2022-Mar-15 15:56:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2748.57MB/4371.02MB/2791.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 08:56:42 (2022-Mar-15 15:56:42 GMT)
 ... Calculating switching power
2022-Mar-15 08:56:42 (2022-Mar-15 15:56:42 GMT): 10%
2022-Mar-15 08:56:42 (2022-Mar-15 15:56:42 GMT): 20%
2022-Mar-15 08:56:42 (2022-Mar-15 15:56:42 GMT): 30%
2022-Mar-15 08:56:43 (2022-Mar-15 15:56:43 GMT): 40%
2022-Mar-15 08:56:43 (2022-Mar-15 15:56:43 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 08:56:44 (2022-Mar-15 15:56:44 GMT): 60%
2022-Mar-15 08:56:45 (2022-Mar-15 15:56:45 GMT): 70%
2022-Mar-15 08:56:46 (2022-Mar-15 15:56:46 GMT): 80%
2022-Mar-15 08:56:47 (2022-Mar-15 15:56:47 GMT): 90%

Finished Calculating power
2022-Mar-15 08:56:48 (2022-Mar-15 15:56:48 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 08:56:48 (2022-Mar-15 15:56:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.81669960 	   64.6760%
Total Switching Power:      84.50712451 	   34.1991%
Total Leakage Power:         2.77979934 	    1.1250%
Total Power:               247.10362240
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         79.46       5.367        0.65       85.48       34.59
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      75.16       65.75       2.095         143       57.87
Clock (Combinational)              5.195        13.4     0.03494       18.63       7.537
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.8       84.51        2.78       247.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.8       84.51        2.78       247.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.195        13.4     0.03494       18.63       7.537
-----------------------------------------------------------------------------------------
Total                              5.195        13.4     0.03494       18.63       7.537
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ofifo_inst/FE_USKC3946_CTS_1 (BUFFD16):           0.1795
*              Highest Leakage Power: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U644 (FA1D4):        0.0002662
*                Total Cap:      4.31559e-10 F
*                Total instances in design: 54431
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2749.67MB/4371.02MB/2791.28MB)

** Power Reclaim End WNS Slack -1.032  TNS Slack -445.616 
End: Power Optimization (cpu=0:05:50, real=0:05:50, mem=3040.28M, totSessionCpu=6:25:57).
**optDesign ... cpu = 1:28:19, real = 1:28:12, mem = 2651.3M, totSessionCpu=6:25:57 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core' of instances=54431 and nets=58321 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 3015.766M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3047.64 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3047.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[NR-eGR] Read numTotalNets=58112  numIgnoredNets=111
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57861 
[NR-eGR] Rule id: 1  Nets: 140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.464840e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.561860e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 57801 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.096002e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        67( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               81( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.27 sec, Curr Mem: 3065.62 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3063.62)
Total number of fetched objects 58134
End delay calculation. (MEM=3094.22 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3094.22 CPU=0:00:11.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=6:26:15 mem=3094.2M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2719.14MB/4248.61MB/2791.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2719.14MB/4248.61MB/2791.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2719.14MB/4248.61MB/2791.28MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT)
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 10%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 20%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 30%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 40%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 50%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 60%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 70%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 80%
2022-Mar-15 08:57:09 (2022-Mar-15 15:57:09 GMT): 90%

Finished Levelizing
2022-Mar-15 08:57:10 (2022-Mar-15 15:57:10 GMT)

Starting Activity Propagation
2022-Mar-15 08:57:10 (2022-Mar-15 15:57:10 GMT)
2022-Mar-15 08:57:10 (2022-Mar-15 15:57:10 GMT): 10%
2022-Mar-15 08:57:11 (2022-Mar-15 15:57:11 GMT): 20%

Finished Activity Propagation
2022-Mar-15 08:57:12 (2022-Mar-15 15:57:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 08:57:12 (2022-Mar-15 15:57:12 GMT)
 ... Calculating switching power
2022-Mar-15 08:57:12 (2022-Mar-15 15:57:12 GMT): 10%
2022-Mar-15 08:57:12 (2022-Mar-15 15:57:12 GMT): 20%
2022-Mar-15 08:57:12 (2022-Mar-15 15:57:12 GMT): 30%
2022-Mar-15 08:57:13 (2022-Mar-15 15:57:13 GMT): 40%
2022-Mar-15 08:57:13 (2022-Mar-15 15:57:13 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 08:57:14 (2022-Mar-15 15:57:14 GMT): 60%
2022-Mar-15 08:57:15 (2022-Mar-15 15:57:15 GMT): 70%
2022-Mar-15 08:57:17 (2022-Mar-15 15:57:17 GMT): 80%
2022-Mar-15 08:57:18 (2022-Mar-15 15:57:18 GMT): 90%

Finished Calculating power
2022-Mar-15 08:57:19 (2022-Mar-15 15:57:19 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 08:57:19 (2022-Mar-15 15:57:19 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.81665470 	   64.6760%
Total Switching Power:      84.50712451 	   34.1991%
Total Leakage Power:         2.77979934 	    1.1250%
Total Power:               247.10357750
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         79.46       5.367        0.65       85.48       34.59
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      75.16       65.75       2.095         143       57.87
Clock (Combinational)              5.195        13.4     0.03494       18.63       7.537
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.8       84.51        2.78       247.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.8       84.51        2.78       247.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.195        13.4     0.03494       18.63       7.537
-----------------------------------------------------------------------------------------
Total                              5.195        13.4     0.03494       18.63       7.537
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2723.77MB/4248.61MB/2791.28MB)


Output file is ./timingReports/core_postCTS.power.
**optDesign ... cpu = 1:28:50, real = 1:28:43, mem = 2661.0M, totSessionCpu=6:26:28 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:28:50, real = 1:28:43, mem = 2652.6M, totSessionCpu=6:26:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=3039.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3039.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3049.2M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3041.2M
** Profile ** DRVs :  cpu=0:00:02.8, mem=3039.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.057 |-300.943 |-145.114 |
|    Violating Paths:|  2690   |  2530   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.154%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3039.2M
**optDesign ... cpu = 1:28:55, real = 1:28:48, mem = 2639.3M, totSessionCpu=6:26:32 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      712  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 732 warning(s), 0 error(s)

#% End ccopt_design (date=03/15 08:57:26, total cpu=1:31:41, real=1:31:35, peak res=2802.7M, current mem=2564.5M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2515.4M, totSessionCpu=6:26:33 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2022-Mar-15 08:57:35 (2022-Mar-15 15:57:35 GMT)
2022-Mar-15 08:57:35 (2022-Mar-15 15:57:35 GMT): 10%
2022-Mar-15 08:57:36 (2022-Mar-15 15:57:36 GMT): 20%

Finished Activity Propagation
2022-Mar-15 08:57:37 (2022-Mar-15 15:57:37 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 2579.1M, totSessionCpu=6:26:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2990.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 628
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 628
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=6:26:51 mem=2994.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=8.73438)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 58134
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:00:30.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:00:32.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=0.0M
Done building hold timer [178912 node(s), 315111 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.2 real=0:00:25.0 totSessionCpu=0:00:40.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:25.5/0:00:25.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3012.73)
Total number of fetched objects 58134
End delay calculation. (MEM=3071.95 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3071.95 CPU=0:00:10.8 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=6:27:32 mem=3071.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:40.6 real=0:00:41.0 totSessionCpu=6:27:32 mem=3071.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3071.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3071.9M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3083.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=3083.9M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3083.9M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.057 |-300.943 |-145.114 |
|    Violating Paths:|  2690   |  2530   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.319  | -0.243  | -0.319  |
|           TNS (ns):|-354.446 | -42.242 |-335.439 |
|    Violating Paths:|  2692   |   798   |  2314   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.154%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 2672.9M, totSessionCpu=6:27:37 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:27:36.9/10:20:37.4 (0.6), mem = 3058.9M
(I,S,L,T): WC_VIEW: 155.625, 71.1119, 2.66483, 229.402
*info: Run optDesign holdfix with 1 thread.
Info: 111 nets with fixed/cover wires excluded.
Info: 251 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:50.8 real=0:00:51.0 totSessionCpu=6:27:42 mem=3210.8M density=66.154% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3210.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=3210.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=3210.8M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3189
      TNS :    -354.4468
      #VP :         2692
  Density :      66.154%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:54.1 real=0:00:54.0 totSessionCpu=6:27:45 mem=3210.8M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3189
      TNS :    -354.4468
      #VP :         2692
  Density :      66.154%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:00:55.4 real=0:00:56.0 totSessionCpu=6:27:46 mem=3210.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3189
      TNS :    -354.4468
      #VP :         2692
  Density :      66.154%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:55.7 real=0:00:56.0 totSessionCpu=6:27:47 mem=3210.8M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4338_array_out_100 (CKBD0)

    Added inst FE_PHC4339_array_out_140 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4341_FE_OFN6_array_out_0 (BUFFD1)

    Added inst FE_PHC4342_reset (CKBD6)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4343_FE_OFN3_array_out_20 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4344_fifo_wr_0 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4345_FE_OFN1311_array_out_61 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4346_n3146 (CKBD0)

    Added inst FE_PHC4347_inst_16 (BUFFD4)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4348_FE_OFN1319_array_out_41 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4349_array_out_120 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4350_n421 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4351_FE_OCPN3293_array_out_127 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4352_FE_OFN437_array_out_21 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4353_FE_OFN1314_array_out_60 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4354_FE_OFN5_array_out_1 (BUFFD3)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4355_inst_temp_5 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4356_FE_OFN1857_array_out_42 (CKBD2)

    Added inst mac_array_instance/FE_PHC4357_inst_temp_4 (CKBD0)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4358_FE_OFN406_n3033 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4359_n3084 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4360_wr_ptr_2 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4361_wr_ptr_1 (BUFFD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4362_n3045 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4363_FE_OCPN2250_array_out_102 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4364_FE_OCPN2251_array_out_122 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4366_FE_OCPN2173_array_out_47 (BUFFD3)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4367_FE_OCPN2214_array_out_86 (CKBD4)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4368_FE_OFN1335_array_out_44 (CKBD2)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4369_FE_RN_55_0 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4370_FE_OFN1852_array_out_49 (BUFFD8)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4371_FE_OFN1848_array_out_68 (BUFFD2)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4372_FE_OFN1367_array_out_7 (BUFFD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4373_FE_OCPN2099_array_out_69 (CKBD2)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4374_FE_OCPN2219_array_out_146 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4375_FE_OFN1841_array_out_48 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4376_array_out_70 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4377_wr_ptr_2 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4378_array_out_71 (CKBD2)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84 (CKBD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4380_n3116 (BUFFD3)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4381_n84 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4382_FE_OCPN3191_array_out_76 (CKBD2)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4383_n1959 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4384_FE_OCPN2104_array_out_50 (CKBD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4385_key_q_63 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4386_n3134 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4387_n47 (BUFFD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4388_FE_OFN403_n3118 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4389_n226 (BUFFD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4390_n434 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4391_n284 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4392_n286 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4393_n435 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4394_n362 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4395_n432 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4396_n364 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4397_n407 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4398_n361 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4399_n433 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_n385 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4401_n285 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4402_n405 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4403_n430 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4404_n403 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4405_n431 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4406_n384 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4407_n455 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4408_n451 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4409_n296 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4410_n344 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4411_n432 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4412_n138 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4413_n450 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4414_n360 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4415_n358 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4416_n402 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4417_n382 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4418_n436 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4419_n308 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4420_n456 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4421_n396 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4422_n430 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4423_n318 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4424_n167 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4425_n426 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4426_n466 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4427_n338 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4428_n378 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4429_n406 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4430_n446 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4431_n147 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4432_n207 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4433_n3061 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4434_n339 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4435_n359 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4436_FE_OFN1850_array_out_108 (CKBD4)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4437_n38 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4438_n427 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4439_n150 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4440_n465 (CKBD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4441_n171 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4442_n187 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4443_n377 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4444_n30 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4445_n379 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4446_FE_OFN1835_array_out_27 (BUFFD6)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4447_n337 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4448_n357 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4449_n425 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4450_n319 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4451_n445 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4452_n317 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4453_n405 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4454_n447 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4455_FE_OFN1827_array_out_28 (CKBD8)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4456_n36 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4457_n35 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4458_n467 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4459_n429 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4460_n39 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4461_FE_OCPN4158_array_out_137 (BUFFD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4462_n313 (CKBD4)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4463_FE_OFN1831_array_out_29 (BUFFD6)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4464_n428 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4465_n360 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4466_FE_OCPN2206_array_out_106 (CKBD0)

    Added inst FE_PHC4467_array_out_139 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4468_n315 (BUFFD6)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4469_FE_OCPN4149_array_out_138 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4470_array_out_119 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4471_n3056 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4472_array_out_134 (CKBD2)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)

    Added inst FE_PHC4474_array_out_117 (CKBD4)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4475_FE_OFN1385_array_out_36 (CKBD4)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4477_array_out_34 (BUFFD12)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4478_FE_OCPN3190_array_out_77 (CKBD4)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4479_array_out_118 (CKBD1)
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_OFC1543_array_out_40, resized cell CKBD1 -> cell CKBD0
    Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296, resized cell CKXOR2D1 -> cell CKXOR2D0
    Committed inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC815_n3206, resized cell CKND1 -> cell INVD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4480_n464 (CKBD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4481_n262 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4482_n288 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4483_n310 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4484_n334 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4485_n349 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4486_n311 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4487_n294 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4488_n354 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4489_n341 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4490_n267 (BUFFD3)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4491_n353 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4492_n308 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4493_n313 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4494_n348 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4495_n396 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4496_n306 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4497_n169 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4498_n274 (BUFFD3)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4499_n209 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4500_n208 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4501_n189 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4502_n188 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4503_n168 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4504_n148 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4505_n120 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4506_n100 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4507_n149 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4508_n384 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4509_n400 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4510_n352 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4511_n351 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4512_n311 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4513_n469 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4514_n390 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4515_n486 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4516_n430 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4517_n450 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4518_n357 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4519_n425 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4520_n468 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4521_n489 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4522_n397 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4523_n488 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4524_n349 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4525_n329 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4526_n356 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4527_n175 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4528_n378 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4529_n398 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4530_n336 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4531_n445 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4532_n424 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4533_n335 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4534_n444 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4535_n383 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4536_n438 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4537_n355 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4538_n310 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4539_n296 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4540_n350 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4541_n297 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4542_n337 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4543_n385 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4544_n403 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4545_n179 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4546_n71 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4547_n180 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4548_n480 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4549_FE_OCPN3284_FE_RN_9442_0 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4551_n259 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4552_n314 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4553_n333 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4554_n332 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4555_n326 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4556_n179 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4557_n410 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4558_n405 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4559_n317 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4560_n315 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4561_n404 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4562_n316 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4563_n403 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4564_n456 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4565_n436 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4566_array_out_78 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4567_n479 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4568_n459 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4569_n439 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2503
      TNS :    -187.3456
      #VP :         2330
      TNS+:     167.1012/235 improved (0.7111 per commit, 47.144%)
  Density :      66.253%
------------------------------------------------------------------------------------------
 232 buffer added (phase total 232, total 232)
 3 inst resized (phase total 3, total 3)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:07.0 real=0:00:07.0
 accumulated cpu=0:01:03 real=0:01:03 totSessionCpu=6:27:54 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 81.74 %
    there are 291 full evals passed out of 356 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC4570_inst_16 (CKBD0)

    Added inst FE_PHC4571_array_out_100 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4572_FE_OFN1314_array_out_60 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4573_FE_OFN1846_array_out_62 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4574_n175 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4575_FE_RN_12422_0 (CKBD0)

    Added inst FE_PHC4576_reset (BUFFD4)

    Added inst FE_PHC4577_fifo_wr_0 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4578_FE_OCPN2258_array_out_121 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4579_FE_OFN6_array_out_0 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4580_FE_OFN1857_array_out_42 (CKBD2)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4581_FE_OFN437_array_out_21 (BUFFD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4582_FE_OFN1311_array_out_61 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4583_array_out_140 (BUFFD4)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4584_FE_OFN1319_array_out_41 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4585_array_out_120 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4586_FE_RN_3 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4587_array_out_101 (BUFFD1)

    Added inst mac_array_instance/FE_PHC4588_inst_temp_4 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4589_FE_OFN1335_array_out_44 (CKBD2)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4590_FE_OFN5_array_out_1 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4591_wr_ptr_2 (BUFFD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4592_FE_OFN406_n3033 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4593_FE_OFN1845_array_out_84 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4594_n3071 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4595_FE_OCPN2173_array_out_47 (BUFFD2)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4596_n3083 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4597_n3133 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4598_FE_OCPN2250_array_out_102 (CKBD4)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4599_n3116 (CKBD0)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4600_n3137 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4601_n3160 (BUFFD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4602_n3056 (CKBD0)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4603_FE_OFN404_n3206 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4604_FE_OCPN2237_array_out_103 (CKBD6)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4605_n3045 (CKBD0)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4606_key_q_63 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4607_n434 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4608_FE_OCPN2251_array_out_122 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4609_n433 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4610_array_out_141 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4611_n432 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4612_n286 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4613_n364 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4614_n285 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4615_n284 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4616_n435 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4617_n361 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4618_n463 (CKBD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4619_n470 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4620_n405 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4621_n385 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4622_n451 (BUFFD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4623_FE_OFN403_n3118 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4624_n430 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4625_n362 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4626_n431 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4627_n403 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4628_n450 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4629_n2975 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4630_n360 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4631_n278 (BUFFD3)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4632_n3045 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4633_n459 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4634_n402 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4635_FE_OCPN3293_array_out_127 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4636_n382 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4637_n430 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4638_FE_OFN413_n3058 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4639_n30 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4640_FE_OFN1850_array_out_108 (CKBD2)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4641_n3084 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4643_FE_OFN1835_array_out_27 (CKBD4)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4644_FE_OFN1827_array_out_28 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4645_FE_OCPN4158_array_out_137 (BUFFD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4646_n36 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4647_n35 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4648_FE_OFN1849_array_out_110 (BUFFD3)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4649_FE_OFN1848_array_out_68 (CKBD4)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4650_n461 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4651_n481 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4652_n421 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4653_n441 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4654_FE_OCPN2099_array_out_69 (CKBD3)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4655_FE_OCPN4149_array_out_138 (CKBD1)

    Added inst FE_PHC4656_array_out_139 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4657_n421 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4658_n3145 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4659_n39 (CKBD2)
    Committed inst ofifo_inst/col_idx_5__fifo_instance/U32, resized cell OR2D1 -> cell OR2D0
    Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4369_FE_RN_55_0, resized cell BUFFD1 -> cell CKBD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4660_n469 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4661_n288 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4662_n454 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4663_n468 (CKBD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4664_n265 (CKBD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4665_n466 (CKBD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4666_n267 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4667_n272 (BUFFD3)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4668_n276 (BUFFD3)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4669_n341 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4670_n3062 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4671_FE_OCPN2154_array_out_105 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4672_n400 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4673_n452 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4674_n352 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4675_n412 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4676_n344 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4677_n410 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4678_n451 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4679_n361 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4680_n331 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4681_n291 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4682_FE_RN_9440_0 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4683_n450 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4684_n342 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4685_n401 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4686_n381 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4687_n362 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4688_n341 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4690_FE_OFN2_array_out_39 (CKBD1)

    Added inst FE_PHC4691_array_out_117 (BUFFD8)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4692_array_out_118 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4693_n310 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4694_n311 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4695_n349 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4696_n397 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4697_n309 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4698_n384 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4699_n304 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4700_n391 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4701_n392 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4702_n431 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4703_n390 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4704_n322 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4705_n430 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4706_n299 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4707_n302 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4708_n387 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4709_n356 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4710_n423 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4711_n200 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58 (CKBD1)
    Committed inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4433_n3061, resized cell BUFFD1 -> cell CKBD0
    Uncommitted inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4433_n3061, resized cell CKBD0 -> cell BUFFD1
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1951
      TNS :     -74.8786
      #VP :         1303
      TNS+:     112.4670/145 improved (0.7756 per commit, 60.032%)
  Density :      66.315%
------------------------------------------------------------------------------------------
 143 buffer added (phase total 375, total 375)
 2 inst resized (phase total 5, total 5)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.7 real=0:00:03.0
 accumulated cpu=0:01:06 real=0:01:07 totSessionCpu=6:27:57 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 68.31 %
    there are 194 full evals passed out of 284 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4713_array_out_140 (CKBD0)

    Added inst FE_PHC4714_array_out_100 (CKBD0)

    Added inst ofifo_inst/FE_PHC4715_inst_16 (BUFFD3)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4716_FE_OFN1314_array_out_60 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4717_FE_OCPN2258_array_out_121 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4718_FE_OFN1311_array_out_61 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4719_FE_OFN437_array_out_21 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4720_FE_RN_3 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4721_FE_OFN1857_array_out_42 (CKBD2)

    Added inst mac_array_instance/FE_PHC4722_inst_temp_4 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4723_FE_OFN1319_array_out_41 (BUFFD1)

    Added inst FE_PHC4724_array_out_120 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4725_FE_OFN1335_array_out_44 (BUFFD1)

    Added inst FE_PHC4726_fifo_wr_0 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4727_FE_OCPN2260_array_out_101 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4728_FE_OFN1846_array_out_62 (CKBD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4729_reset (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4730_FE_OFN41_n2997 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4731_wr_ptr_3 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4732_n3083 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4733_FE_OCPN2250_array_out_102 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4734_n3071 (CKBD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4735_FE_RN_55_0 (BUFFD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4736_n3132 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4737_n3056 (CKBD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4738_n3116 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4739_n3165 (CKBD0)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4740_n3045 (CKBD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4741_n3135 (CKBD0)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4742_key_q_63 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4743_n278 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4744_FE_OCPN2251_array_out_122 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4745_n434 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4746_n433 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4747_FE_OFN1857_array_out_42 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4748_n407 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4749_n432 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4750_n453 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4751_n452 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4752_n385 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4753_n405 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4754_n455 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4755_n361 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4756_FE_RN_12422_0 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4757_n454 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4758_n451 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4759_n431 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4760_n403 (CKBD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4761_n2973 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4762_n450 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4763_n421 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4764_n430 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4765_n402 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4766_n382 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4767_FE_OCPN2154_array_out_105 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4768_FE_OFN403_n3118 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4769_FE_OCPN2221_array_out_104 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4770_n30 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4771_n36 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4772_FE_OCPN3293_array_out_127 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4773_FE_OCPN2237_array_out_103 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4774_n428 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4775_n488 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4776_n360 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4777_n39 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4778_n468 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4779_FE_OCPN4158_array_out_137 (CKBD2)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4780_n175 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4781_FE_OFN1848_array_out_68 (CKBD4)
    Committed inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4591_wr_ptr_2, resized cell BUFFD1 -> cell CKBD0
    Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4600_n3137, resized cell BUFFD1 -> cell BUFFD0
    Committed inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4603_FE_OFN404_n3206, resized cell BUFFD1 -> cell BUFFD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4782_n311 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4783_n276 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4784_n310 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4785_FE_OCPN2259_array_out_141 (CKBD2)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4786_n3061 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4787_FE_OCPN4149_array_out_138 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4788_n179 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4789_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4790_n3062 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4791_FE_OFN2_array_out_39 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4792_array_out_118 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4793_n220 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4794_n160 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4795_n425 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1722
      TNS :     -67.3290
      #VP :         1179
      TNS+:       7.5496/86 improved (0.0878 per commit, 10.082%)
  Density :      66.349%
------------------------------------------------------------------------------------------
 83 buffer added (phase total 458, total 458)
 3 inst resized (phase total 8, total 8)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.1 real=0:00:02.0
 accumulated cpu=0:01:08 real=0:01:09 totSessionCpu=6:27:59 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 70.47 %
    there are 105 full evals passed out of 149 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4796_array_out_140 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4797_array_out_100 (CKBD0)

    Added inst ofifo_inst/FE_PHC4798_inst_16 (CKBD2)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4799_FE_OFN1319_array_out_41 (CKBD0)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4800_n3150 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4801_FE_OFN1314_array_out_60 (CKBD0)

    Added inst FE_PHC4802_fifo_wr_0 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4803_FE_OFN1311_array_out_61 (BUFFD1)

    Added inst FE_PHC4804_array_out_120 (CKBD2)

    Added inst FE_PHC4805_reset (BUFFD6)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4806_FE_OCPN2260_array_out_101 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4807_FE_OFN41_n2997 (CKBD0)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4808_FE_RN_3 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4809_wr_ptr_2 (BUFFD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4810_n3135 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4811_n3083 (BUFFD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4812_n3137 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4813_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4814_n3071 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4815_FE_OFN2_array_out_39 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4816_n3062 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4817_n3170 (CKBD0)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4818_FE_RN_9440_0 (CKBD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4819_n3045 (CKBD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4820_n3116 (BUFFD6)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4821_n465 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4822_n467 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4823_n458 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4824_FE_OCPN2251_array_out_122 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4825_n264 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4826_FE_OFN1857_array_out_42 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4827_array_out_141 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4828_array_out_120 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4829_n460 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4830_n452 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4831_n361 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4832_n463 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4833_n459 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4834_n462 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4835_n270 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4836_n461 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4837_FE_OCPN2250_array_out_102 (BUFFD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4838_n36 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4839_FE_OFN1844_array_out_66 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4840_n2995 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4841_FE_OFN1851_array_out_64 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4842_FE_OFN1848_array_out_68 (BUFFD3)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4843_FE_OCPN3293_array_out_127 (CKBD2)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4844_FE_OCPN3377_n (CKBD2)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4845_n3145 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4846_FE_OCPN2154_array_out_105 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58 (CKBD1)
    Committed inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4717_FE_OCPN2258_array_out_121, resized cell BUFFD1 -> cell CKBD0
    Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4735_FE_RN_55_0, resized cell BUFFD1 -> cell BUFFD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4848_n263 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4849_FE_RN_12422_0 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4850_n175 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4851_n403 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4852_array_out_118 (CKBD1)
    Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4749_n432, resized cell CKBD1 -> cell CKBD0

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4853_n175 (CKBD1)
    Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4746_n433, resized cell BUFFD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4758_n451, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1724
      TNS :     -39.4869
      #VP :          993
      TNS+:      27.8421/63 improved (0.4419 per commit, 41.352%)
  Density :      66.374%
------------------------------------------------------------------------------------------
 58 buffer added (phase total 516, total 516)
 5 inst resized (phase total 13, total 13)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.8 real=0:00:02.0
 accumulated cpu=0:01:10 real=0:01:11 totSessionCpu=6:28:01 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 87.80 %
    there are 72 full evals passed out of 82 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4854_array_out_140 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4855_n3173 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4856_n3174 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4857_FE_OFN1314_array_out_60 (CKBD0)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4858_n3129 (CKBD1)

    Added inst FE_PHC4859_reset (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4860_FE_OCPN2258_array_out_121 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4861_FE_RN_12422_0 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4862_array_out_120 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4863_FE_OCPN3293_array_out_127 (BUFFD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4864_n3119 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4865_n3070 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4866_n3099 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4867_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4868_array_out_122 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4869_FE_OFN2_array_out_39 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4870_n2418 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4871_FE_OFN413_n3058 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4872_FE_OCPN2251_array_out_122 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4873_array_out_120 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4874_FE_OFN1311_array_out_61 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4875_FE_OFN1319_array_out_41 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4876_array_out_100 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4877_FE_OFN393_n3071 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4878_FE_OFN1813_n457 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4879_n261 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4880_n39 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4881_n273 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4882_n263 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4883_n275 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4884_n3141 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4885_FE_OCPN2217_array_out_65 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4886_n450 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4887_n449 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4888_FE_OCPN4158_array_out_137 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4889_FE_OFN1805_array_out_139 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4890_FE_OCPN4149_array_out_138 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4891_n3140 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4892_n311 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4893_FE_OFN1851_array_out_64 (CKBD4)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4894_FE_OCPN2154_array_out_105 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4895_array_out_118 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58 (BUFFD1)
    Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070, resized cell CKBD1 -> cell CKBD0
    Committed inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4816_n3062, resized cell CKBD1 -> cell CKBD0
    Uncommitted inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070, resized cell CKBD0 -> cell CKBD1
    Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4750_n453, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1137
      TNS :     -32.8245
      #VP :          904
      TNS+:       6.6624/45 improved (0.1481 per commit, 16.872%)
  Density :      66.391%
------------------------------------------------------------------------------------------
 43 buffer added (phase total 559, total 559)
 2 inst resized (phase total 15, total 15)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.9 real=0:00:02.0
 accumulated cpu=0:01:12 real=0:01:12 totSessionCpu=6:28:03 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 82.54 %
    there are 52 full evals passed out of 63 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4897_FE_OFN1311_array_out_61 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4898_FE_OFN1314_array_out_60 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4899_n3086 (CKBD1)

    Added inst FE_PHC4900_reset (CKBD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4901_n3124 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4902_n337 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4903_n3024 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4904_n2995 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4905_FE_OCPN3221_array_out_58 (CKBD4)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4906_n405 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4907_n385 (CKBD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4908_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4909_FE_OFN2_array_out_39 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4910_n3066 (CKBD2)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4911_n175 (CKBD0)
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4877_FE_OFN393_n3071, resized cell CKBD1 -> cell BUFFD0
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4855_n3173, resized cell BUFFD1 -> cell CKBD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4912_array_out_100 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4913_FE_OCPN2251_array_out_122 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4914_FE_OCPN3293_array_out_127 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4915_n3141 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4916_n311 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4917_FE_OCPN4001_array_out_138 (CKBD4)

    Added inst FE_PHC4918_array_out_134 (BUFFD3)
    Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4849_FE_RN_12422_0, resized cell CKBD1 -> cell CKBD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4919_FE_OCPN2154_array_out_105 (CKBD4)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4920_FE_OFN1850_array_out_108 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4921_FE_OFN1805_array_out_139 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0946
      TNS :     -18.8395
      #VP :          614
      TNS+:      13.9850/28 improved (0.4995 per commit, 42.605%)
  Density :      66.402%
------------------------------------------------------------------------------------------
 25 buffer added (phase total 584, total 584)
 3 inst resized (phase total 18, total 18)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.6 real=0:00:02.0
 accumulated cpu=0:01:14 real=0:01:14 totSessionCpu=6:28:05 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 65.45 %
    there are 36 full evals passed out of 55 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4922_n2973 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4923_FE_OFN1314_array_out_60 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4924_FE_OCPN2219_array_out_146 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_FE_OCPN2181_array_out_148 (BUFFD2)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4926_FE_OCPN2222_array_out_145 (CKBD4)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4927_n2974 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4928_n3173 (CKBD1)

    Added inst FE_PHC4929_reset (BUFFD3)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4930_n337 (CKBD0)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4931_n3024 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4932_FE_OCPN2154_array_out_105 (CKBD2)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4933_n2971 (CKBD1)
    Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4861_FE_RN_12422_0, resized cell CKBD1 -> cell CKBD0
    Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4899_n3086, resized cell CKBD1 -> cell BUFFD0
    Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC3041_n3085, resized cell CKBD1 -> cell BUFFD0
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4870_n2418, resized cell CKBD1 -> cell CKBD0

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4934_array_out_120 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4936_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4937_FE_OFN1805_array_out_139 (CKBD1)
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_RC_18702_0, resized cell CKND2D1 -> cell CKND2D0
    Committed inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4863_FE_OCPN3293_array_out_127, resized cell BUFFD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0947
      TNS :     -17.7196
      #VP :          576
      TNS+:       1.1199/22 improved (0.0509 per commit, 5.944%)
  Density :      66.409%
------------------------------------------------------------------------------------------
 16 buffer added (phase total 600, total 600)
 6 inst resized (phase total 24, total 24)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.1 real=0:00:01.0
 accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=6:28:06 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 63.16 %
    there are 24 full evals passed out of 38 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4938_FE_OFN1314_array_out_60 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4939_n337 (CKBD0)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4940_n3024 (CKBD0)

    Added inst FE_PHC4941_reset (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4942_FE_OFN393_n3071 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4943_FE_OCPN2219_array_out_146 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4944_FE_OCPN2181_array_out_148 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4945_n3086 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4946_n434 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4947_FE_OCPN4001_array_out_138 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4948_FE_OFN1805_array_out_139 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :     -11.1275
      #VP :          395
      TNS+:       6.5921/11 improved (0.5993 per commit, 37.202%)
  Density :      66.414%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 611, total 611)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:01.0
 accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=6:28:07 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 76.47 %
    there are 13 full evals passed out of 17 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4949_n2975 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4950_FE_OFN1314_array_out_60 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4951_FE_OCPN4001_array_out_138 (BUFFD1)

    Added inst FE_PHC4952_reset (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4953_FE_OCPN2181_array_out_148 (CKBD0)

    Added inst ofifo_inst/FE_PHC4954_reset (BUFFD2)
    Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4924_FE_OCPN2219_array_out_146, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0441
      TNS :      -1.1251
      #VP :           71
      TNS+:      10.0024/7 improved (1.4289 per commit, 89.889%)
  Density :      66.417%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 617, total 617)
 1 inst resized (phase total 25, total 25)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=6:28:07 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.00 %
    there are 9 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4955_FE_OFN1314_array_out_60 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4956_FE_OCPN4001_array_out_138 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4957_n2975 (CKBD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4958_n3137 (BUFFD1)

    Added inst FE_PHC4959_reset (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0441
      TNS :      -0.9368
      #VP :           55
      TNS+:       0.1883/5 improved (0.0377 per commit, 16.736%)
  Density :      66.419%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 622, total 622)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:17 real=0:01:17 totSessionCpu=6:28:08 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 83.33 %
    there are 5 full evals passed out of 6 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4960_FE_OCPN4001_array_out_138 (BUFFD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4961_n3097 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0441
      TNS :      -0.8972
      #VP :           49
      TNS+:       0.0396/3 improved (0.0132 per commit, 4.227%)
  Density :      66.420%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 625, total 625)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:17 real=0:01:17 totSessionCpu=6:28:08 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4963_FE_OCPN4001_array_out_138 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0441
      TNS :      -0.8789
      #VP :           49
      TNS+:       0.0183/1 improved (0.0183 per commit, 2.040%)
  Density :      66.420%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 626, total 626)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:17 real=0:01:18 totSessionCpu=6:28:09 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0441
      TNS :      -0.8789
      #VP :           49
  Density :      66.420%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 626, total 626)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:18 real=0:01:18 totSessionCpu=6:28:09 mem=3276.1M
===========================================================================================


*info:    Total 626 cells added for Phase I
*info:    Total 25 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3276.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=3276.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3276.1M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0441
      TNS :      -0.8789
      #VP :           49
  Density :      66.420%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:19 real=0:01:19 totSessionCpu=6:28:10 mem=3276.1M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4964_FE_OCPN3284_FE_RN_9442_0 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4965_FE_OCPN3293_array_out_127 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4966_FE_OFN41_n2997 (CKBD4)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4967_n3138 (BUFFD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4968_n3043 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4969_array_out_58 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4970_FE_OFN432_array_out_79 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0263
      TNS :      -0.3877
      #VP :           34
      TNS+:       0.4912/7 improved (0.0702 per commit, 55.888%)
  Density :      66.423%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 7, total 633)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=6:28:11 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4971_n3056 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4972_FE_OFN41_n2997 (CKBD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4973_n3043 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4974_FE_OFN432_array_out_79 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4975_array_out_58 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4976_FE_OCPN3284_FE_RN_9442_0 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0084
      TNS :      -0.0442
      #VP :            7
      TNS+:       0.3435/6 improved (0.0573 per commit, 88.599%)
  Density :      66.426%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 13, total 639)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=6:28:11 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4977_n3119 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4978_array_out_58 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0071
      TNS :      -0.0166
      #VP :            3
      TNS+:       0.0276/2 improved (0.0138 per commit, 62.443%)
  Density :      66.427%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 15, total 641)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:21 real=0:01:21 totSessionCpu=6:28:12 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 2 Step 1 Iter 4 ...

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4979_array_out_58 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 4 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0056
      TNS :      -0.0086
      #VP :            2
      TNS+:       0.0080/1 improved (0.0080 per commit, 48.193%)
  Density :      66.428%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 16, total 642)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:21 real=0:01:21 totSessionCpu=6:28:12 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 2 Step 1 Iter 5 ...

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4980_array_out_58 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 5 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0025
      TNS :      -0.0025
      #VP :            1
      TNS+:       0.0061/1 improved (0.0061 per commit, 70.930%)
  Density :      66.428%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 17, total 643)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:21 real=0:01:22 totSessionCpu=6:28:12 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 2 Step 1 Iter 6 ...

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4981_array_out_58 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 6 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0025/1 improved (0.0025 per commit, 100.000%)
  Density :      66.429%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 18, total 644)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:01.0
 accumulated cpu=0:01:22 real=0:01:22 totSessionCpu=6:28:13 mem=3276.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 18 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3276.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=3276.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=3276.1M

*** Finished Core Fixing (fixHold) cpu=0:01:23 real=0:01:23 totSessionCpu=6:28:14 mem=3276.1M density=66.429% ***

*info:
*info: Added a total of 644 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFFD0' used
*info:          190 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD12' used
*info:            8 cells of type 'BUFFD2' used
*info:           13 cells of type 'BUFFD3' used
*info:            3 cells of type 'BUFFD4' used
*info:            5 cells of type 'BUFFD6' used
*info:            2 cells of type 'BUFFD8' used
*info:          153 cells of type 'CKBD0' used
*info:          196 cells of type 'CKBD1' used
*info:           35 cells of type 'CKBD2' used
*info:            1 cell  of type 'CKBD3' used
*info:           31 cells of type 'CKBD4' used
*info:            2 cells of type 'CKBD6' used
*info:            1 cell  of type 'CKBD8' used
*info:
*info: Total 25 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     29 instances changed cell type
*	:      4 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      7 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD0' to 'BUFFD1'
*	:      1 instance  changed cell type from 'CKBD0' to 'CKBD1'
*	:      3 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:      9 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKND1' to 'INVD0'
*	:      1 instance  changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      1 instance  changed cell type from 'CKXOR2D1' to 'CKXOR2D0'
*	:      1 instance  changed cell type from 'OR2D1' to 'OR2D0'
*** Starting refinePlace (6:28:15 mem=3292.1M) ***
Total net bbox length = 1.024e+06 (5.425e+05 4.812e+05) (ext = 4.133e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3292.1MB
Summary Report:
Instances move: 0 (out of 54979 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.024e+06 (5.425e+05 4.812e+05) (ext = 4.133e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3292.1MB
*** Finished refinePlace (6:28:16 mem=3292.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3292.1M)


Density : 0.6643
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=3292.1M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=3292.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=3292.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3292.1M
*** Finish Post CTS Hold Fixing (cpu=0:01:27 real=0:01:27 totSessionCpu=6:28:18 mem=3292.1M density=66.429%) ***
(I,S,L,T): WC_VIEW: 156.663, 71.9943, 2.67785, 231.335
*** HoldOpt [finish] : cpu/real = 0:00:41.0/0:00:40.9 (1.0), totSession cpu/real = 6:28:17.9/10:21:18.3 (0.6), mem = 3257.0M
**INFO: total 650 insts, 0 nets marked don't touch
**INFO: total 650 insts, 0 nets marked don't touch DB property
**INFO: total 650 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 3.646%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.408 -> -0.408 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.408 -> -0.408 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 3.646%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.408 -> -0.408 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3126.54 MB )
[NR-eGR] Read 232 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3126.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 232
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[NR-eGR] Read numTotalNets=58756  numIgnoredNets=111
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58505 
[NR-eGR] Rule id: 1  Nets: 140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 90 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.663920e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.760940e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 58415 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.107054e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        67( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               79( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.43 sec, Real: 1.43 sec, Curr Mem: 3144.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:49, real = 0:01:49, mem = 2645.6M, totSessionCpu=6:28:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=3068.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3068.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=6.60938)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 58778
End delay calculation. (MEM=0 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:00:55.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:13.4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:16.3/0:00:16.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3074.61)
Total number of fetched objects 58778
End delay calculation. (MEM=3133.82 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3133.82 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=6:28:54 mem=3133.8M)
** Profile ** Overall slacks :  cpu=0:00:31.8, mem=3133.8M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3079.8M
** Profile ** DRVs :  cpu=0:00:02.8, mem=3077.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.093 |-300.979 |-145.114 |
|    Violating Paths:|  2707   |  2547   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.429%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3077.8M
**optDesign ... cpu = 0:02:25, real = 0:02:26, mem = 2687.8M, totSessionCpu=6:28:58 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/15 08:59:53, mem=2616.6M)
% Begin Save ccopt configuration ... (date=03/15 08:59:53, mem=2616.6M)
% End Save ccopt configuration ... (date=03/15 08:59:54, total cpu=0:00:00.4, real=0:00:00.0, peak res=2617.0M, current mem=2617.0M)
% Begin Save netlist data ... (date=03/15 08:59:54, mem=2617.0M)
Writing Binary DB to cts.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/15 08:59:54, total cpu=0:00:00.2, real=0:00:00.0, peak res=2617.0M, current mem=2617.0M)
Saving congestion map file cts.enc.dat/core.route.congmap.gz ...
% Begin Save AAE data ... (date=03/15 08:59:55, mem=2618.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/15 08:59:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.2M, current mem=2618.2M)
Saving scheduling_file.cts.8994 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/15 08:59:55, mem=2618.2M)
% End Save clock tree data ... (date=03/15 08:59:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=2618.2M, current mem=2618.2M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/15 08:59:56, mem=2618.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/15 08:59:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=2618.3M, current mem=2618.3M)
Saving PG file cts.enc.dat/core.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3022.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/15 08:59:56, mem=2618.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/15 08:59:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.3M, current mem=2618.3M)
% Begin Save routing data ... (date=03/15 08:59:56, mem=2618.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3022.4M) ***
% End Save routing data ... (date=03/15 08:59:57, total cpu=0:00:00.5, real=0:00:01.0, peak res=2618.6M, current mem=2618.6M)
Saving property file cts.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3025.4M) ***
#Saving pin access data to file cts.enc.dat/core.apa ...
#
Saving rc congestion map cts.enc.dat/core.congmap.gz ...
% Begin Save power constraints data ... (date=03/15 08:59:59, mem=2618.6M)
% End Save power constraints data ... (date=03/15 08:59:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.6M, current mem=2618.6M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/15 09:00:02, total cpu=0:00:05.5, real=0:00:09.0, peak res=2619.0M, current mem=2619.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> fit
<CMD> fit
<CMD> zoomBox -85.15700 -32.23000 732.15650 676.83000
<CMD> addFiller -cell {DCAP, DCAP2, DCAP4, DCAP16, DCAP32, DCAP64}
**WARN: (IMPSP-5123):	Cell DCAP, is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell DCAP2, is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell DCAP4, is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell DCAP16, is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell DCAP32, is not found.
Type 'man IMPSP-5123' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 3876 filler insts (cell DCAP64 / prefix FILLER).
*INFO: Total 3876 filler insts added - prefix FILLER (CPU: 0:00:01.0).
For 3876 new insts, 3876 new pwr-pin connections were made to global net 'VDD'.
3876 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell DCAP64 / prefix FILLER_incr).
*INFO: Total 2 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 2 new insts, 2 new pwr-pin connections were made to global net 'VDD'.
2 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Pre-route DRC Violation:	2
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/15 10:51:24, mem=2611.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2611.63 (MB), peak = 2881.66 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3030.5M, init mem=3034.9M)
*info: Placed = 58953          (Fixed = 96)
*info: Unplaced = 0           
Placement Density:89.24%(349500/391624)
Placement Density (including fixed std cells):89.24%(349500/391624)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3030.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (111) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3030.5M) ***
#Start route 251 clock and analog nets...
% Begin globalDetailRoute (date=03/15 10:51:25, mem=2610.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 15 10:51:25 2022
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=58714
#need_extraction net=58714 (total=58965)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 15 10:51:27 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 58963 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2655.99 (MB), peak = 2881.66 (MB)
#Merging special wires: starts on Tue Mar 15 10:51:36 2022 with memory = 2656.65 (MB), peak = 2881.66 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#
#Finished routing data preparation on Tue Mar 15 10:51:36 2022
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 15.10 (MB)
#Total memory = 2656.66 (MB)
#Peak memory = 2881.66 (MB)
#
#
#Start global routing on Tue Mar 15 10:51:36 2022
#
#
#Start global routing initialization on Tue Mar 15 10:51:36 2022
#
#Number of eco nets is 91
#
#Start global routing data preparation on Tue Mar 15 10:51:36 2022
#
#Start routing resource analysis on Tue Mar 15 10:51:36 2022
#
#Routing resource analysis is done on Tue Mar 15 10:51:37 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3142          80       46440    91.05%
#  M2             V        3151          84       46440     0.48%
#  M3             H        3222           0       46440     0.07%
#  M4             V        2925         310       46440     0.93%
#  M5             H        3222           0       46440     0.00%
#  M6             V        3235           0       46440     0.00%
#  M7             H         806           0       46440     0.00%
#  M8             V         809           0       46440     0.00%
#  --------------------------------------------------------------
#  Total                  20513       1.83%      371520    11.57%
#
#  251 nets (0.43%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 10:51:37 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2665.88 (MB), peak = 2881.66 (MB)
#
#
#Global routing initialization is done on Tue Mar 15 10:51:37 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2668.16 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2739.06 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2741.76 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2742.11 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2743.36 (MB), peak = 2881.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
#Total number of nets with skipped attribute = 58505 (skipped).
#Total number of routable nets = 251.
#Total number of nets in the design = 58965.
#
#231 routable nets have only global wires.
#20 routable nets have only detail routed wires.
#58505 skipped nets have only detail routed wires.
#231 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                231               0  
#------------------------------------------------
#        Total                231               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                251           90                61           58415  
#-------------------------------------------------------------------------------
#        Total                251           90                61           58415  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            6(0.01%)   (0.01%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 40610 um.
#Total half perimeter of net bounding box = 14085 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 444 um.
#Total wire length on LAYER M3 = 21192 um.
#Total wire length on LAYER M4 = 17819 um.
#Total wire length on LAYER M5 = 879 um.
#Total wire length on LAYER M6 = 276 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26442
#Total number of multi-cut vias = 84 (  0.3%)
#Total number of single cut vias = 26358 ( 99.7%)
#Up-Via Summary (total 26442):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9033 ( 99.1%)        84 (  0.9%)       9117
# M2              8558 (100.0%)         0 (  0.0%)       8558
# M3              8504 (100.0%)         0 (  0.0%)       8504
# M4               205 (100.0%)         0 (  0.0%)        205
# M5                58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#                26358 ( 99.7%)        84 (  0.3%)      26442 
#
#Total number of involved priority nets 231
#Maximum src to sink distance for priority net 264.2
#Average of max src_to_sink distance for priority net 43.3
#Average of ave src_to_sink distance for priority net 25.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 87.93 (MB)
#Total memory = 2744.59 (MB)
#Peak memory = 2881.66 (MB)
#
#Finished global routing on Tue Mar 15 10:51:41 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2682.77 (MB), peak = 2881.66 (MB)
#Start Track Assignment.
#Done with 1647 horizontal wires in 2 hboxes and 350 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 45174 um.
#Total half perimeter of net bounding box = 14085 um.
#Total wire length on LAYER M1 = 1054 um.
#Total wire length on LAYER M2 = 482 um.
#Total wire length on LAYER M3 = 24311 um.
#Total wire length on LAYER M4 = 18173 um.
#Total wire length on LAYER M5 = 879 um.
#Total wire length on LAYER M6 = 276 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26442
#Total number of multi-cut vias = 84 (  0.3%)
#Total number of single cut vias = 26358 ( 99.7%)
#Up-Via Summary (total 26442):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9033 ( 99.1%)        84 (  0.9%)       9117
# M2              8558 (100.0%)         0 (  0.0%)       8558
# M3              8504 (100.0%)         0 (  0.0%)       8504
# M4               205 (100.0%)         0 (  0.0%)        205
# M5                58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#                26358 ( 99.7%)        84 (  0.3%)      26442 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2694.19 (MB), peak = 2881.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 52.72 (MB)
#Total memory = 2694.27 (MB)
#Peak memory = 2881.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.3% of the total area was rechecked for DRC, and 39.5% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#58857 out of 58953 instances (99.8%) need to be verified(marked ipoed), dirty area = 98.9%.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:01:20, elapsed time = 00:01:20, memory = 2712.17 (MB), peak = 2881.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.39 (MB), peak = 2881.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 41259 um.
#Total half perimeter of net bounding box = 14085 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 6968 um.
#Total wire length on LAYER M3 = 19212 um.
#Total wire length on LAYER M4 = 14434 um.
#Total wire length on LAYER M5 = 480 um.
#Total wire length on LAYER M6 = 88 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23451
#Total number of multi-cut vias = 152 (  0.6%)
#Total number of single cut vias = 23299 ( 99.4%)
#Up-Via Summary (total 23451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9370 ( 98.4%)       152 (  1.6%)       9522
# M2              7912 (100.0%)         0 (  0.0%)       7912
# M3              5909 (100.0%)         0 (  0.0%)       5909
# M4                92 (100.0%)         0 (  0.0%)         92
# M5                16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                23299 ( 99.4%)       152 (  0.6%)      23451 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:22
#Elapsed time = 00:01:22
#Increased memory = -16.49 (MB)
#Total memory = 2677.79 (MB)
#Peak memory = 2881.66 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2679.33 (MB), peak = 2881.66 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 41259 um.
#Total half perimeter of net bounding box = 14085 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 6968 um.
#Total wire length on LAYER M3 = 19212 um.
#Total wire length on LAYER M4 = 14434 um.
#Total wire length on LAYER M5 = 480 um.
#Total wire length on LAYER M6 = 88 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23451
#Total number of multi-cut vias = 152 (  0.6%)
#Total number of single cut vias = 23299 ( 99.4%)
#Up-Via Summary (total 23451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9370 ( 98.4%)       152 (  1.6%)       9522
# M2              7912 (100.0%)         0 (  0.0%)       7912
# M3              5909 (100.0%)         0 (  0.0%)       5909
# M4                92 (100.0%)         0 (  0.0%)         92
# M5                16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                23299 ( 99.4%)       152 (  0.6%)      23451 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 41259 um.
#Total half perimeter of net bounding box = 14085 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 6968 um.
#Total wire length on LAYER M3 = 19212 um.
#Total wire length on LAYER M4 = 14434 um.
#Total wire length on LAYER M5 = 480 um.
#Total wire length on LAYER M6 = 88 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23451
#Total number of multi-cut vias = 152 (  0.6%)
#Total number of single cut vias = 23299 ( 99.4%)
#Up-Via Summary (total 23451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9370 ( 98.4%)       152 (  1.6%)       9522
# M2              7912 (100.0%)         0 (  0.0%)       7912
# M3              5909 (100.0%)         0 (  0.0%)       5909
# M4                92 (100.0%)         0 (  0.0%)         92
# M5                16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                23299 ( 99.4%)       152 (  0.6%)      23451 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:23
#Increased memory = -14.46 (MB)
#Total memory = 2679.81 (MB)
#Peak memory = 2881.66 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:43
#Elapsed time = 00:01:43
#Increased memory = 22.46 (MB)
#Total memory = 2632.80 (MB)
#Peak memory = 2881.66 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 10:53:07 2022
#
% End globalDetailRoute (date=03/15 10:53:07, total cpu=0:01:43, real=0:01:42, peak res=2739.3M, current mem=2596.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/15 10:53:07, mem=2596.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 15 10:53:07 2022
#
#Generating timing data, please wait...
#58756 total nets, 251 already routed, 251 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 58778
End delay calculation. (MEM=3133.7 CPU=0:00:08.8 REAL=0:00:09.0)
#Generating timing data took: cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2643.78 (MB), peak = 2881.66 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=58965)
#Start reading timing information from file .timing_file_8994.tif.gz ...
#Read in timing information for 331 ports, 55075 instances from timing file .timing_file_8994.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Tue Mar 15 10:53:35 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 58963 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2639.88 (MB), peak = 2881.66 (MB)
#Merging special wires: starts on Tue Mar 15 10:53:37 2022 with memory = 2640.54 (MB), peak = 2881.66 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#
#Finished routing data preparation on Tue Mar 15 10:53:38 2022
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.08 (MB)
#Total memory = 2640.56 (MB)
#Peak memory = 2881.66 (MB)
#
#
#Start global routing on Tue Mar 15 10:53:38 2022
#
#
#Start global routing initialization on Tue Mar 15 10:53:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Mar 15 10:53:38 2022
#
#Start routing resource analysis on Tue Mar 15 10:53:38 2022
#
#Routing resource analysis is done on Tue Mar 15 10:53:39 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3142          80       46440    91.05%
#  M2             V        3151          84       46440     0.48%
#  M3             H        3222           0       46440     0.07%
#  M4             V        2925         310       46440     0.93%
#  M5             H        3222           0       46440     0.00%
#  M6             V        3235           0       46440     0.00%
#  M7             H         806           0       46440     0.00%
#  M8             V         809           0       46440     0.00%
#  --------------------------------------------------------------
#  Total                  20513       1.83%      371520    11.57%
#
#  251 nets (0.43%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 10:53:39 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2649.40 (MB), peak = 2881.66 (MB)
#
#
#Global routing initialization is done on Tue Mar 15 10:53:39 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2650.62 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2750.49 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2750.50 (MB), peak = 2881.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2777.65 (MB), peak = 2881.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
#Total number of routable nets = 58756.
#Total number of nets in the design = 58965.
#
#58505 routable nets have only global wires.
#251 routable nets have only detail routed wires.
#90 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#251 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           90                61           58415  
#------------------------------------------------------------
#        Total           90                61           58415  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                251           90                61           58415  
#-------------------------------------------------------------------------------
#        Total                251           90                61           58415  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            1(0.00%)      1(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            7(0.02%)      0(0.00%)   (0.02%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      8(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.44 |          0.44 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)     0.44 | (M1)     0.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1109248 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 456 um.
#Total wire length on LAYER M2 = 327464 um.
#Total wire length on LAYER M3 = 406089 um.
#Total wire length on LAYER M4 = 182476 um.
#Total wire length on LAYER M5 = 169768 um.
#Total wire length on LAYER M6 = 6067 um.
#Total wire length on LAYER M7 = 11002 um.
#Total wire length on LAYER M8 = 5928 um.
#Total number of vias = 323279
#Total number of multi-cut vias = 152 (  0.0%)
#Total number of single cut vias = 323127 (100.0%)
#Up-Via Summary (total 323279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            184995 ( 99.9%)       152 (  0.1%)     185147
# M2            109458 (100.0%)         0 (  0.0%)     109458
# M3             20110 (100.0%)         0 (  0.0%)      20110
# M4              5995 (100.0%)         0 (  0.0%)       5995
# M5              1018 (100.0%)         0 (  0.0%)       1018
# M6               837 (100.0%)         0 (  0.0%)        837
# M7               714 (100.0%)         0 (  0.0%)        714
#-----------------------------------------------------------
#               323127 (100.0%)       152 (  0.0%)     323279 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 137.88 (MB)
#Total memory = 2778.45 (MB)
#Peak memory = 2881.66 (MB)
#
#Finished global routing on Tue Mar 15 10:53:58 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2691.56 (MB), peak = 2881.66 (MB)
#Start Track Assignment.
#Done with 67922 horizontal wires in 2 hboxes and 77654 vertical wires in 2 hboxes.
#Done with 14827 horizontal wires in 2 hboxes and 15785 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           382.34 	  0.00%  	  0.00% 	  0.00%
# M2        321353.92 	  0.03%  	  0.00% 	  0.00%
# M3        382744.93 	  0.04%  	  0.00% 	  0.00%
# M4        167844.91 	  0.01%  	  0.00% 	  0.00%
# M5        169556.01 	  0.00%  	  0.00% 	  0.00%
# M6          5995.30 	  0.00%  	  0.00% 	  0.00%
# M7         11150.61 	  0.00%  	  0.00% 	  0.00%
# M8          6076.20 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1065104.21  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1153259 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 31546 um.
#Total wire length on LAYER M2 = 327422 um.
#Total wire length on LAYER M3 = 417285 um.
#Total wire length on LAYER M4 = 182895 um.
#Total wire length on LAYER M5 = 170964 um.
#Total wire length on LAYER M6 = 6108 um.
#Total wire length on LAYER M7 = 11057 um.
#Total wire length on LAYER M8 = 5983 um.
#Total number of vias = 323279
#Total number of multi-cut vias = 152 (  0.0%)
#Total number of single cut vias = 323127 (100.0%)
#Up-Via Summary (total 323279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            184995 ( 99.9%)       152 (  0.1%)     185147
# M2            109458 (100.0%)         0 (  0.0%)     109458
# M3             20110 (100.0%)         0 (  0.0%)      20110
# M4              5995 (100.0%)         0 (  0.0%)       5995
# M5              1018 (100.0%)         0 (  0.0%)       1018
# M6               837 (100.0%)         0 (  0.0%)        837
# M7               714 (100.0%)         0 (  0.0%)        714
#-----------------------------------------------------------
#               323127 (100.0%)       152 (  0.0%)     323279 
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2720.53 (MB), peak = 2881.66 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	321       322       643       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 93.51 (MB)
#Total memory = 2721.99 (MB)
#Peak memory = 2881.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 283
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   CShort      Mar   Totals
#	M1            0        7        0        0       29        1        0       37
#	M2           15        9      217        1        0        0        4      246
#	Totals       15       16      217        1       29        1        4      283
#cpu time = 00:06:50, elapsed time = 00:06:49, memory = 2770.50 (MB), peak = 2881.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 253
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            1        2        0        0        0        3
#	M2           50       17      161       10       12      250
#	Totals       51       19      161       10       12      253
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2782.23 (MB), peak = 2881.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 263
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1            0        0        0        0        0        0        0
#	M2           60       13      153       22        0       13      261
#	M3            0        0        0        0        2        0        2
#	Totals       60       13      153       22        2       13      263
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2783.96 (MB), peak = 2881.66 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2794.58 (MB), peak = 2881.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1185077 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 8431 um.
#Total wire length on LAYER M2 = 329367 um.
#Total wire length on LAYER M3 = 409893 um.
#Total wire length on LAYER M4 = 242403 um.
#Total wire length on LAYER M5 = 171880 um.
#Total wire length on LAYER M6 = 8265 um.
#Total wire length on LAYER M7 = 9784 um.
#Total wire length on LAYER M8 = 5054 um.
#Total number of vias = 372382
#Total number of multi-cut vias = 2572 (  0.7%)
#Total number of single cut vias = 369810 ( 99.3%)
#Up-Via Summary (total 372382):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            189196 ( 98.8%)      2261 (  1.2%)     191457
# M2            139271 (100.0%)         0 (  0.0%)     139271
# M3             33745 (100.0%)         0 (  0.0%)      33745
# M4              6487 (100.0%)         0 (  0.0%)       6487
# M5               473 ( 60.3%)       311 ( 39.7%)        784
# M6               343 (100.0%)         0 (  0.0%)        343
# M7               295 (100.0%)         0 (  0.0%)        295
#-----------------------------------------------------------
#               369810 ( 99.3%)      2572 (  0.7%)     372382 
#
#Total number of DRC violations = 0
#Cpu time = 00:07:30
#Elapsed time = 00:07:29
#Increased memory = -12.93 (MB)
#Total memory = 2709.12 (MB)
#Peak memory = 2881.66 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2711.18 (MB), peak = 2881.66 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1185077 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 8431 um.
#Total wire length on LAYER M2 = 329367 um.
#Total wire length on LAYER M3 = 409893 um.
#Total wire length on LAYER M4 = 242403 um.
#Total wire length on LAYER M5 = 171880 um.
#Total wire length on LAYER M6 = 8265 um.
#Total wire length on LAYER M7 = 9784 um.
#Total wire length on LAYER M8 = 5054 um.
#Total number of vias = 372382
#Total number of multi-cut vias = 2572 (  0.7%)
#Total number of single cut vias = 369810 ( 99.3%)
#Up-Via Summary (total 372382):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            189196 ( 98.8%)      2261 (  1.2%)     191457
# M2            139271 (100.0%)         0 (  0.0%)     139271
# M3             33745 (100.0%)         0 (  0.0%)      33745
# M4              6487 (100.0%)         0 (  0.0%)       6487
# M5               473 ( 60.3%)       311 ( 39.7%)        784
# M6               343 (100.0%)         0 (  0.0%)        343
# M7               295 (100.0%)         0 (  0.0%)        295
#-----------------------------------------------------------
#               369810 ( 99.3%)      2572 (  0.7%)     372382 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1185077 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 8431 um.
#Total wire length on LAYER M2 = 329367 um.
#Total wire length on LAYER M3 = 409893 um.
#Total wire length on LAYER M4 = 242403 um.
#Total wire length on LAYER M5 = 171880 um.
#Total wire length on LAYER M6 = 8265 um.
#Total wire length on LAYER M7 = 9784 um.
#Total wire length on LAYER M8 = 5054 um.
#Total number of vias = 372382
#Total number of multi-cut vias = 2572 (  0.7%)
#Total number of single cut vias = 369810 ( 99.3%)
#Up-Via Summary (total 372382):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            189196 ( 98.8%)      2261 (  1.2%)     191457
# M2            139271 (100.0%)         0 (  0.0%)     139271
# M3             33745 (100.0%)         0 (  0.0%)      33745
# M4              6487 (100.0%)         0 (  0.0%)       6487
# M5               473 ( 60.3%)       311 ( 39.7%)        784
# M6               343 (100.0%)         0 (  0.0%)        343
# M7               295 (100.0%)         0 (  0.0%)        295
#-----------------------------------------------------------
#               369810 ( 99.3%)      2572 (  0.7%)     372382 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#80.29% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 2729.45 (MB), peak = 2881.66 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1185077 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 8431 um.
#Total wire length on LAYER M2 = 329367 um.
#Total wire length on LAYER M3 = 409893 um.
#Total wire length on LAYER M4 = 242403 um.
#Total wire length on LAYER M5 = 171880 um.
#Total wire length on LAYER M6 = 8265 um.
#Total wire length on LAYER M7 = 9784 um.
#Total wire length on LAYER M8 = 5054 um.
#Total number of vias = 372382
#Total number of multi-cut vias = 246664 ( 66.2%)
#Total number of single cut vias = 125718 ( 33.8%)
#Up-Via Summary (total 372382):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124417 ( 65.0%)     67040 ( 35.0%)     191457
# M2              1224 (  0.9%)    138047 ( 99.1%)     139271
# M3                68 (  0.2%)     33677 ( 99.8%)      33745
# M4                 6 (  0.1%)      6481 ( 99.9%)       6487
# M5                 0 (  0.0%)       784 (100.0%)        784
# M6                 3 (  0.9%)       340 ( 99.1%)        343
# M7                 0 (  0.0%)       295 (100.0%)        295
#-----------------------------------------------------------
#               125718 ( 33.8%)    246664 ( 66.2%)     372382 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2760.12 (MB), peak = 2881.66 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 15 11:03:22 2022
#
#
#Start Post Route Wire Spread.
#Done with 14037 horizontal wires in 4 hboxes and 12155 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1195664 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 8433 um.
#Total wire length on LAYER M2 = 331409 um.
#Total wire length on LAYER M3 = 414870 um.
#Total wire length on LAYER M4 = 245102 um.
#Total wire length on LAYER M5 = 172646 um.
#Total wire length on LAYER M6 = 8287 um.
#Total wire length on LAYER M7 = 9839 um.
#Total wire length on LAYER M8 = 5079 um.
#Total number of vias = 372382
#Total number of multi-cut vias = 246664 ( 66.2%)
#Total number of single cut vias = 125718 ( 33.8%)
#Up-Via Summary (total 372382):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124417 ( 65.0%)     67040 ( 35.0%)     191457
# M2              1224 (  0.9%)    138047 ( 99.1%)     139271
# M3                68 (  0.2%)     33677 ( 99.8%)      33745
# M4                 6 (  0.1%)      6481 ( 99.9%)       6487
# M5                 0 (  0.0%)       784 (100.0%)        784
# M6                 3 (  0.9%)       340 ( 99.1%)        343
# M7                 0 (  0.0%)       295 (100.0%)        295
#-----------------------------------------------------------
#               125718 ( 33.8%)    246664 ( 66.2%)     372382 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 2831.95 (MB), peak = 2881.66 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 2738.94 (MB), peak = 2881.66 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 1195664 um.
#Total half perimeter of net bounding box = 1104279 um.
#Total wire length on LAYER M1 = 8433 um.
#Total wire length on LAYER M2 = 331409 um.
#Total wire length on LAYER M3 = 414870 um.
#Total wire length on LAYER M4 = 245102 um.
#Total wire length on LAYER M5 = 172646 um.
#Total wire length on LAYER M6 = 8287 um.
#Total wire length on LAYER M7 = 9839 um.
#Total wire length on LAYER M8 = 5079 um.
#Total number of vias = 372382
#Total number of multi-cut vias = 246664 ( 66.2%)
#Total number of single cut vias = 125718 ( 33.8%)
#Up-Via Summary (total 372382):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124417 ( 65.0%)     67040 ( 35.0%)     191457
# M2              1224 (  0.9%)    138047 ( 99.1%)     139271
# M3                68 (  0.2%)     33677 ( 99.8%)      33745
# M4                 6 (  0.1%)      6481 ( 99.9%)       6487
# M5                 0 (  0.0%)       784 (100.0%)        784
# M6                 3 (  0.9%)       340 ( 99.1%)        343
# M7                 0 (  0.0%)       295 (100.0%)        295
#-----------------------------------------------------------
#               125718 ( 33.8%)    246664 ( 66.2%)     372382 
#
#detailRoute Statistics:
#Cpu time = 00:09:55
#Elapsed time = 00:09:54
#Increased memory = 15.15 (MB)
#Total memory = 2737.21 (MB)
#Peak memory = 2881.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:11:06
#Elapsed time = 00:11:05
#Increased memory = 47.34 (MB)
#Total memory = 2643.86 (MB)
#Peak memory = 2881.66 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 11:04:12 2022
#
% End globalDetailRoute (date=03/15 11:04:12, total cpu=0:11:06, real=0:11:05, peak res=2838.1M, current mem=2641.9M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:12:50, elapsed time = 00:12:49, memory = 2601.28 (MB), peak = 2881.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/15 11:04:13, total cpu=0:12:50, real=0:12:49, peak res=2838.1M, current mem=2601.3M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'core' of instances=58953 and nets=58965 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3128.4M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 3207.1M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 3207.1M)
Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 3207.1M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 3211.1M)
Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 3211.1M)
Extracted 60.0003% (CPU Time= 0:00:06.1  MEM= 3211.1M)
Extracted 70.0002% (CPU Time= 0:00:06.7  MEM= 3211.1M)
Extracted 80.0002% (CPU Time= 0:00:07.2  MEM= 3211.1M)
Extracted 90.0002% (CPU Time= 0:00:08.2  MEM= 3211.1M)
Extracted 100% (CPU Time= 0:00:10.2  MEM= 3211.1M)
Number of Extracted Resistors     : 983268
Number of Extracted Ground Cap.   : 981397
Number of Extracted Coupling Cap. : 1704040
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3171.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.3  Real Time: 0:00:13.0  MEM: 3171.098M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2595.9M, totSessionCpu=7:01:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=3173.17 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3199.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3199.5M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT)
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 10%
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 20%
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 30%
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 40%
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 50%
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 60%
2022-Mar-15 11:04:39 (2022-Mar-15 18:04:39 GMT): 70%
2022-Mar-15 11:04:40 (2022-Mar-15 18:04:40 GMT): 80%
2022-Mar-15 11:04:40 (2022-Mar-15 18:04:40 GMT): 90%

Finished Levelizing
2022-Mar-15 11:04:40 (2022-Mar-15 18:04:40 GMT)

Starting Activity Propagation
2022-Mar-15 11:04:40 (2022-Mar-15 18:04:40 GMT)
2022-Mar-15 11:04:40 (2022-Mar-15 18:04:40 GMT): 10%
2022-Mar-15 11:04:41 (2022-Mar-15 18:04:41 GMT): 20%

Finished Activity Propagation
2022-Mar-15 11:04:42 (2022-Mar-15 18:04:42 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 2682.8M, totSessionCpu=7:01:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3212.7M, init mem=3212.7M)
*info: Placed = 58953          (Fixed = 96)
*info: Unplaced = 0           
Placement Density:89.24%(349500/391624)
Placement Density (including fixed std cells):89.24%(349500/391624)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3208.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 55075

Instance distribution across the VT partitions:

 LVT : inst = 31812 (57.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 31812 (57.8%)

 HVT : inst = 23263 (42.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 23263 (42.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'core' of instances=58953 and nets=58965 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3203.7M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 3282.4M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 3282.4M)
Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 3282.4M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 3286.4M)
Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 3286.4M)
Extracted 60.0003% (CPU Time= 0:00:06.2  MEM= 3286.4M)
Extracted 70.0002% (CPU Time= 0:00:06.7  MEM= 3286.4M)
Extracted 80.0002% (CPU Time= 0:00:07.2  MEM= 3286.4M)
Extracted 90.0002% (CPU Time= 0:00:08.2  MEM= 3286.4M)
Extracted 100% (CPU Time= 0:00:10.2  MEM= 3286.4M)
Number of Extracted Resistors     : 983268
Number of Extracted Ground Cap.   : 981397
Number of Extracted Coupling Cap. : 1704040
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3246.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.3  Real Time: 0:00:13.0  MEM: 3246.371M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=8.86328)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 58778. 
Total number of fetched objects 58778
End delay calculation. (MEM=0 CPU=0:00:09.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:01:13 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=0:01:13 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:19.1/0:00:19.0 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3273.86)
Total number of fetched objects 58778
AAE_INFO-618: Total number of nets in the design is 58965,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3341.16 CPU=0:00:17.1 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=3314.08 CPU=0:00:18.8 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3314.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3314.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3262.2)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 58778. 
Total number of fetched objects 58778
AAE_INFO-618: Total number of nets in the design is 58965,  15.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3268.35 CPU=0:00:07.6 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=3268.35 CPU=0:00:07.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:36.2 real=0:00:36.0 totSessionCpu=7:02:41 mem=3268.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=3268.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3268.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3268.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3283.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.014  | -0.370  | -1.014  |
|           TNS (ns):|-436.932 |-297.732 |-139.200 |
|    Violating Paths:|  2582   |  2422   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.429%
       (89.244% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 2824.6M, totSessionCpu=7:02:43 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       251 (unrouted=0, trialRouted=0, noStatus=0, routed=251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58714 (unrouted=209, trialRouted=0, noStatus=0, routed=58505, fixed=0, [crossesIlmBoundary=0, tooFewTerms=209, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 250 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       9104
      Delay constrained sinks:     9104
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 9104 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=244, i=6, icg=0, nicg=0, l=0, total=250
    cell areas       : b=1603.080um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1650.600um^2
    cell capacitance : b=0.883pF, i=0.101pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.984pF
    sink capacitance : count=9104, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.616pF, leaf=5.647pF, total=6.263pF
    wire lengths     : top=0.000um, trunk=4597.250um, leaf=36753.800um, total=41351.050um
    hp wire lengths  : top=0.000um, trunk=3813.200um, leaf=9750.200um, total=13563.400um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=2, worst=[0.005ns, 0.003ns]} avg=0.004ns sd=0.001ns sum=0.007ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=130 avg=0.037ns sd=0.023ns min=0.010ns max=0.086ns {103 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=121 avg=0.078ns sd=0.028ns min=0.018ns max=0.110ns {23 <= 0.063ns, 4 <= 0.084ns, 80 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 7 CKBD16: 128 BUFFD12: 3 CKBD12: 4 BUFFD4: 3 CKBD4: 1 CKBD3: 14 BUFFD2: 4 CKBD2: 17 BUFFD1: 25 CKBD1: 17 BUFFD0: 5 CKBD0: 16 
     Invs: INVD16: 4 CKND16: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.375, max=1.391, avg=0.584, sd=0.302], skew [1.016 vs 0.057*], 63.1% {0.376, 0.433} (wid=0.037 ws=0.025) (gid=1.362 gs=1.002)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 251, tested: 251, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=244, i=6, icg=0, nicg=0, l=0, total=250
    cell areas       : b=1603.080um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1650.600um^2
    cell capacitance : b=0.883pF, i=0.101pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.984pF
    sink capacitance : count=9104, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.616pF, leaf=5.647pF, total=6.263pF
    wire lengths     : top=0.000um, trunk=4597.250um, leaf=36753.800um, total=41351.050um
    hp wire lengths  : top=0.000um, trunk=3813.200um, leaf=9750.200um, total=13563.400um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=2, worst=[0.005ns, 0.003ns]} avg=0.004ns sd=0.001ns sum=0.007ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=130 avg=0.037ns sd=0.023ns min=0.010ns max=0.086ns {103 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=121 avg=0.078ns sd=0.028ns min=0.018ns max=0.110ns {23 <= 0.063ns, 4 <= 0.084ns, 80 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 7 CKBD16: 128 BUFFD12: 3 CKBD12: 4 BUFFD4: 3 CKBD4: 1 CKBD3: 14 BUFFD2: 4 CKBD2: 17 BUFFD1: 25 CKBD1: 17 BUFFD0: 5 CKBD0: 16 
     Invs: INVD16: 4 CKND16: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.375, max=1.391, avg=0.584, sd=0.302], skew [1.016 vs 0.057*], 63.1% {0.376, 0.433} (wid=0.037 ws=0.025) (gid=1.362 gs=1.002)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 4 insts, 8 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=244, i=6, icg=0, nicg=0, l=0, total=250
    cell areas       : b=1603.080um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1650.600um^2
    cell capacitance : b=0.883pF, i=0.101pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.984pF
    sink capacitance : count=9104, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.616pF, leaf=5.647pF, total=6.263pF
    wire lengths     : top=0.000um, trunk=4597.250um, leaf=36753.800um, total=41351.050um
    hp wire lengths  : top=0.000um, trunk=3813.200um, leaf=9750.200um, total=13563.400um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=2, worst=[0.005ns, 0.003ns]} avg=0.004ns sd=0.001ns sum=0.007ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=130 avg=0.037ns sd=0.023ns min=0.010ns max=0.086ns {103 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=121 avg=0.078ns sd=0.028ns min=0.018ns max=0.110ns {23 <= 0.063ns, 4 <= 0.084ns, 80 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 7 CKBD16: 128 BUFFD12: 3 CKBD12: 4 BUFFD4: 3 CKBD4: 1 CKBD3: 14 BUFFD2: 4 CKBD2: 17 BUFFD1: 25 CKBD1: 17 BUFFD0: 5 CKBD0: 16 
     Invs: INVD16: 4 CKND16: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.375, max=1.391, avg=0.584, sd=0.302], skew [1.016 vs 0.057*], 63.1% {0.376, 0.433} (wid=0.037 ws=0.025) (gid=1.362 gs=1.002)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       251 (unrouted=0, trialRouted=0, noStatus=0, routed=251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58714 (unrouted=209, trialRouted=0, noStatus=0, routed=58505, fixed=0, [crossesIlmBoundary=0, tooFewTerms=209, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.2 real=0:00:05.2)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
**INFO: Start fixing DRV (Mem = 3255.99M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 251 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:02:54.8/12:28:20.7 (0.6), mem = 3256.0M
(I,S,L,T): WC_VIEW: 156.508, 68.2437, 3.31569, 228.068
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|  -437.13|       0|       0|       0|  89.24|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|  -437.13|       0|       0|       0|  89.24| 0:00:00.0|  3423.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 90 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=3423.9M) ***

(I,S,L,T): WC_VIEW: 156.508, 68.2437, 3.31569, 228.068
*** DrvOpt [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), totSession cpu/real = 7:03:05.2/12:28:31.1 (0.6), mem = 3404.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 2993.2M, totSessionCpu=7:03:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 3346.80M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3346.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=3346.8M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3356.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3356.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.18min mem=3346.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.014  | -0.370  | -1.014  |
|           TNS (ns):|-437.132 |-297.940 |-139.192 |
|    Violating Paths:|  2582   |  2422   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.429%
       (89.244% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3356.8M
**optDesign ... cpu = 0:02:02, real = 0:02:01, mem = 2982.6M, totSessionCpu=7:03:07 **
*** Timing NOT met, worst failing slack is -1.014
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in WNS mode
Info: 251 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:03:08.8/12:28:34.7 (0.6), mem = 3337.3M
(I,S,L,T): WC_VIEW: 156.508, 68.2437, 3.31569, 228.068
*info: 251 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.014 TNS Slack -437.134 Density 89.24
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.014|-139.192|
|reg2reg   |-0.370|-297.942|
|HEPG      |-0.370|-297.942|
|All Paths |-1.014|-437.134|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.370|   -1.014|-297.942| -437.134|    89.24%|   0:00:00.0| 3396.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.343|   -1.014|-300.573| -439.765|    89.25%|   0:00:09.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.340|   -1.014|-300.328| -439.519|    89.27%|   0:00:00.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -0.339|   -1.014|-300.358| -439.550|    89.28%|   0:00:05.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.339|   -1.014|-299.960| -439.152|    89.28%|   0:00:02.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.339|   -1.014|-299.959| -439.151|    89.28%|   0:00:00.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.339|   -1.014|-299.925| -439.117|    89.32%|   0:00:15.0| 3471.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.339|   -1.014|-299.740| -438.932|    89.34%|   0:00:03.0| 3471.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 13 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.231|   -1.166|-366.711| -523.628|    89.33%|   0:00:19.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
|  -0.229|   -1.166|-364.368| -521.285|    89.33%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
|  -0.228|   -1.166|-371.716| -528.633|    89.32%|   0:00:02.0| 3617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.229|   -1.166|-370.135| -527.052|    89.32%|   0:00:00.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
|  -0.228|   -1.166|-370.377| -527.294|    89.32%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_16_/D  |
|  -0.229|   -1.166|-369.690| -526.607|    89.32%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
|  -0.229|   -1.166|-369.420| -526.337|    89.31%|   0:00:02.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
|  -0.228|   -1.166|-369.061| -525.978|    89.31%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_16_/D  |
|  -0.225|   -1.166|-368.735| -525.652|    89.31%|   0:00:00.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.218|   -1.166|-371.802| -528.719|    89.30%|   0:00:13.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.218|   -1.166|-371.516| -528.433|    89.30%|   0:00:01.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.218|   -1.166|-370.345| -527.261|    89.31%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.219|   -1.166|-370.891| -527.808|    89.42%|   0:00:24.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.219|   -1.166|-370.807| -527.724|    89.42%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.219|   -1.166|-370.736| -527.653|    89.42%|   0:00:01.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.220|   -1.167|-370.810| -527.727|    89.43%|   0:00:01.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:41 real=0:01:41 mem=3598.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.167|   -1.167|-156.917| -527.727|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  default| out[117]                                           |
|  -1.155|   -1.155|-156.877| -527.687|    89.43%|   0:00:01.0| 3598.6M|   WC_VIEW|  default| out[105]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3598.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:01:42 mem=3598.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.155|-156.877|
|reg2reg   |-0.220|-370.810|
|HEPG      |-0.220|-370.810|
|All Paths |-1.155|-527.687|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.155 TNS Slack -527.687 Density 89.43
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 174 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.221|   -1.155|-371.157| -528.034|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.219|   -1.155|-370.987| -527.864|    89.43%|   0:00:05.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.219|   -1.155|-370.719| -527.596|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
|  -0.217|   -1.155|-370.181| -527.058|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-369.968| -526.845|    89.43%|   0:00:05.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-369.945| -526.822|    89.43%|   0:00:00.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-369.925| -526.802|    89.43%|   0:00:01.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-370.035| -526.912|    89.43%|   0:00:01.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:12.0 mem=3619.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.155|   -1.155|-156.877| -526.912|    89.43%|   0:00:00.0| 3619.6M|   WC_VIEW|  default| out[105]                                           |
|  -1.155|   -1.155|-156.877| -526.912|    89.43%|   0:00:01.0| 3619.6M|   WC_VIEW|  default| out[105]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=3619.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:13.0 mem=3619.6M) ***
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.155|-156.877|
|reg2reg   |-0.217|-370.035|
|HEPG      |-0.217|-370.035|
|All Paths |-1.155|-526.912|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:56 real=0:01:56 mem=3619.6M) ***
(I,S,L,T): WC_VIEW: 156.684, 68.5388, 3.32094, 228.544
*** SetupOpt [finish] : cpu/real = 0:02:09.9/0:02:09.8 (1.0), totSession cpu/real = 7:05:18.7/12:30:44.5 (0.6), mem = 3600.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:05:19 mem=3600.5M) ***
Move report: Detail placement moves 2659 insts, mean move: 0.53 um, max move: 4.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2834): (473.00, 298.00) --> (472.00, 294.40)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3600.5MB
Summary Report:
Instances move: 2659 (out of 55160 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2834) (473, 298) -> (472, 294.4)
	Length: 34 sites, height: 1 rows, site name: core, cell type: FICIND2
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3600.5MB
*** Finished refinePlace (7:05:22 mem=3600.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 927
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 927
Begin: GigaOpt Optimization in TNS mode
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:05:22.3/12:30:48.1 (0.6), mem = 3501.5M
(I,S,L,T): WC_VIEW: 156.684, 68.5388, 3.32094, 228.544
*info: 270 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.155 TNS Slack -526.912 Density 89.44
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.155|-156.877|
|reg2reg   |-0.217|-370.035|
|HEPG      |-0.217|-370.035|
|All Paths |-1.155|-526.912|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.217|   -1.155|-370.035| -526.912|    89.44%|   0:00:01.0| 3522.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-367.960| -524.837|    89.41%|   0:00:08.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-367.195| -524.072|    89.41%|   0:00:03.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-366.526| -523.403|    89.41%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-366.482| -523.359|    89.41%|   0:00:00.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.217|   -1.155|-364.213| -521.090|    89.39%|   0:00:05.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
|  -0.217|   -1.155|-364.177| -521.054|    89.39%|   0:00:00.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
|  -0.217|   -1.155|-362.621| -519.498|    89.39%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
|  -0.217|   -1.155|-362.584| -519.461|    89.39%|   0:00:00.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
|  -0.217|   -1.155|-362.336| -519.214|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
|  -0.217|   -1.155|-362.300| -519.177|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
|  -0.217|   -1.155|-361.616| -518.493|    89.38%|   0:00:02.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/E                                           |
|  -0.217|   -1.155|-361.113| -517.990|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_44_/E                                           |
|  -0.217|   -1.155|-360.865| -517.742|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_87_/E                                           |
|  -0.217|   -1.155|-359.846| -516.723|    89.36%|   0:00:04.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_41_/E                                           |
|  -0.217|   -1.155|-358.921| -515.798|    89.35%|   0:00:02.0| 3602.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
|  -0.217|   -1.155|-358.353| -515.231|    89.34%|   0:00:02.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_111_/E                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.217|   -1.213|-318.384| -479.940|    89.34%|   0:00:10.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_105_/E                                        |
|  -0.217|   -1.213|-318.238| -479.794|    89.34%|   0:00:01.0| 3632.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
|  -0.217|   -1.213|-318.016| -479.572|    89.34%|   0:00:01.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_89_/E                                         |
|  -0.217|   -1.213|-317.097| -478.653|    89.34%|   0:00:01.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/E                                          |
|  -0.217|   -1.213|-317.023| -478.579|    89.34%|   0:00:00.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/E                                          |
|  -0.217|   -1.213|-317.009| -478.565|    89.34%|   0:00:00.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/E                                         |
|  -0.217|   -1.213|-316.953| -478.509|    89.34%|   0:00:00.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.217|   -1.253|-314.485| -477.325|    89.34%|   0:00:08.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.217|   -1.253|-314.199| -477.039|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/D   |
|  -0.217|   -1.253|-313.990| -476.831|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/D   |
|  -0.217|   -1.253|-313.984| -476.824|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/D   |
|  -0.217|   -1.253|-313.815| -476.655|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/E                                          |
|  -0.217|   -1.253|-313.661| -476.502|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/E                                          |
|  -0.217|   -1.253|-313.585| -476.426|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -0.217|   -1.253|-313.484| -476.324|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -0.217|   -1.253|-312.275| -475.115|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_6_/D   |
|  -0.217|   -1.253|-312.209| -475.050|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_6_/D   |
|  -0.217|   -1.253|-312.141| -474.981|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -0.217|   -1.252|-312.140| -474.981|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.9 real=0:00:58.0 mem=3640.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.252|   -1.252|-162.840| -474.981|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  default| out[63]                                            |
|  -1.189|   -1.189|-162.179| -474.320|    89.34%|   0:00:02.0| 3659.9M|   WC_VIEW|  default| out[65]                                            |
|  -1.189|   -1.189|-162.169| -474.310|    89.34%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[65]                                            |
|  -1.189|   -1.189|-162.148| -474.288|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[114]                                           |
|  -1.189|   -1.189|-162.118| -474.259|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[114]                                           |
|  -1.189|   -1.189|-162.097| -474.238|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[114]                                           |
|  -1.189|   -1.189|-162.061| -474.201|    89.35%|   0:00:01.0| 3659.9M|   WC_VIEW|  default| out[71]                                            |
|  -1.189|   -1.189|-162.051| -474.192|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[138]                                           |
|  -1.189|   -1.189|-162.043| -474.184|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[138]                                           |
|  -1.189|   -1.189|-162.008| -474.149|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[75]                                            |
|  -1.189|   -1.189|-162.001| -474.141|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[59]                                            |
|  -1.189|   -1.189|-161.952| -474.093|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[77]                                            |
|  -1.189|   -1.189|-161.950| -474.091|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[77]                                            |
|  -1.189|   -1.189|-161.926| -474.067|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[77]                                            |
|  -1.189|   -1.189|-161.842| -473.982|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[102]                                           |
|  -1.189|   -1.189|-161.818| -473.959|    89.35%|   0:00:01.0| 3659.9M|   WC_VIEW|  default| out[102]                                           |
|  -1.189|   -1.189|-161.810| -473.951|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[44]                                            |
|  -1.189|   -1.189|-161.796| -473.937|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[44]                                            |
|  -1.189|   -1.189|-161.796| -473.937|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[44]                                            |
|  -1.189|   -1.189|-161.778| -473.918|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[58]                                            |
|  -1.189|   -1.189|-161.764| -473.905|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[58]                                            |
|  -1.189|   -1.189|-161.745| -473.886|    89.36%|   0:00:01.0| 3659.9M|   WC_VIEW|  default| out[116]                                           |
|  -1.189|   -1.189|-161.745| -473.885|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[116]                                           |
|  -1.189|   -1.189|-161.423| -473.564|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[146]                                           |
|  -1.189|   -1.189|-161.423| -473.563|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[146]                                           |
|  -1.189|   -1.189|-161.394| -473.534|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[9]                                             |
|  -1.189|   -1.189|-161.240| -473.381|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[10]                                            |
|  -1.189|   -1.189|-161.235| -473.375|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[10]                                            |
|  -1.189|   -1.189|-161.232| -473.373|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[18]                                            |
|  -1.189|   -1.189|-161.191| -473.332|    89.36%|   0:00:01.0| 3679.0M|   WC_VIEW|  default| out[129]                                           |
|  -1.189|   -1.189|-161.146| -473.287|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[124]                                           |
|  -1.189|   -1.189|-161.135| -473.276|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[124]                                           |
|  -1.189|   -1.189|-161.120| -473.260|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[124]                                           |
|  -1.189|   -1.189|-161.075| -473.216|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[145]                                           |
|  -1.189|   -1.189|-161.017| -473.158|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[159]                                           |
|  -1.189|   -1.189|-161.009| -473.150|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[159]                                           |
|  -1.189|   -1.189|-161.009| -473.150|    89.36%|   0:00:01.0| 3679.0M|   WC_VIEW|  default| out[15]                                            |
|  -1.189|   -1.189|-161.000| -473.141|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[147]                                           |
|  -1.189|   -1.189|-160.998| -473.139|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[147]                                           |
|  -1.189|   -1.189|-160.995| -473.136|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[154]                                           |
|  -1.189|   -1.189|-160.992| -473.133|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[154]                                           |
|  -1.189|   -1.189|-160.983| -473.124|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[154]                                           |
|  -1.189|   -1.189|-160.965| -473.106|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[6]                                             |
|  -1.189|   -1.189|-160.965| -473.106|    89.36%|   0:00:01.0| 3679.0M|   WC_VIEW|  default| out[63]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:08.0 mem=3679.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:06 mem=3679.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.189|-160.965|
|reg2reg   |-0.217|-312.141|
|HEPG      |-0.217|-312.141|
|All Paths |-1.189|-473.106|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.189 TNS Slack -473.106 Density 89.36
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 68 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.189|-160.963|
|reg2reg   |-0.217|-312.142|
|HEPG      |-0.217|-312.142|
|All Paths |-1.189|-473.104|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 296 constrained nets 
Layer 7 has 92 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:06 real=0:01:06 mem=3679.0M) ***
(I,S,L,T): WC_VIEW: 156.189, 68.5564, 3.30854, 228.054
*** SetupOpt [finish] : cpu/real = 0:01:18.8/0:01:18.7 (1.0), totSession cpu/real = 7:06:41.1/12:32:06.7 (0.6), mem = 3659.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:06:41 mem=3659.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3659.9MB
Summary Report:
Instances move: 0 (out of 55202 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3659.9MB
*** Finished refinePlace (7:06:43 mem=3659.9M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:05:38, real = 0:05:37, mem = 3105.6M, totSessionCpu=7:06:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=3521.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3521.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3531.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3531.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-473.103 |-312.140 |-160.963 |
|    Violating Paths:|  2304   |  2144   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.565%
       (89.380% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3531.9M
Info: 296 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3106.93MB/4723.25MB/3238.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3106.93MB/4723.25MB/3238.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3106.93MB/4723.25MB/3238.20MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT)
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 10%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 20%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 30%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 40%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 50%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 60%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 70%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 80%
2022-Mar-15 11:10:07 (2022-Mar-15 18:10:07 GMT): 90%

Finished Levelizing
2022-Mar-15 11:10:08 (2022-Mar-15 18:10:08 GMT)

Starting Activity Propagation
2022-Mar-15 11:10:08 (2022-Mar-15 18:10:08 GMT)
2022-Mar-15 11:10:08 (2022-Mar-15 18:10:08 GMT): 10%
2022-Mar-15 11:10:09 (2022-Mar-15 18:10:09 GMT): 20%

Finished Activity Propagation
2022-Mar-15 11:10:10 (2022-Mar-15 18:10:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3109.29MB/4723.25MB/3238.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 11:10:10 (2022-Mar-15 18:10:10 GMT)
 ... Calculating switching power
2022-Mar-15 11:10:10 (2022-Mar-15 18:10:10 GMT): 10%
2022-Mar-15 11:10:10 (2022-Mar-15 18:10:10 GMT): 20%
2022-Mar-15 11:10:10 (2022-Mar-15 18:10:10 GMT): 30%
2022-Mar-15 11:10:10 (2022-Mar-15 18:10:10 GMT): 40%
2022-Mar-15 11:10:11 (2022-Mar-15 18:10:11 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 11:10:11 (2022-Mar-15 18:10:11 GMT): 60%
2022-Mar-15 11:10:12 (2022-Mar-15 18:10:12 GMT): 70%
2022-Mar-15 11:10:14 (2022-Mar-15 18:10:14 GMT): 80%
2022-Mar-15 11:10:14 (2022-Mar-15 18:10:14 GMT): 90%

Finished Calculating power
2022-Mar-15 11:10:15 (2022-Mar-15 18:10:15 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 11:10:15 (2022-Mar-15 18:10:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      160.67878605 	   65.3771%
Total Switching Power:      81.66757192 	   33.2290%
Total Leakage Power:         3.42585543 	    1.3939%
Total Power:               245.77221256
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         78.63       5.016      0.6232       84.27       34.29
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.6378      0.6378      0.2595
Combinational                       76.6       63.55       2.128       142.3       57.89
Clock (Combinational)              5.455        13.1     0.03685       18.59       7.566
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              160.7       81.67       3.426       245.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      160.7       81.67       3.426       245.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.455        13.1     0.03685       18.59       7.566
-----------------------------------------------------------------------------------------
Total                              5.455        13.1     0.03685       18.59       7.566
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ofifo_inst/FE_USKC3946_CTS_1 (BUFFD16):           0.1865
*              Highest Leakage Power: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U644 (FA1D4):        0.0002662
*                Total Cap:      4.10934e-10 F
*                Total instances in design: 59173
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:  3878
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3132.09MB/4744.25MB/3238.20MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:06:57.7/12:32:23.4 (0.6), mem = 3572.0M
(I,S,L,T): WC_VIEW: 156.197, 68.5648, 3.30854, 228.07
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.189  TNS Slack -473.104 Density 89.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    89.38%|        -|  -1.189|-473.104|   0:00:00.0| 3572.0M|
|    88.80%|     4941|  -1.189|-472.414|   0:01:00.0| 3663.3M|
|    88.72%|      679|  -1.189|-472.380|   0:00:19.0| 3663.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.189  TNS Slack -472.407 Density 88.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 296 constrained nets 
Layer 7 has 92 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:24) (real = 0:01:24) **
(I,S,L,T): WC_VIEW: 153.756, 67.2129, 3.24305, 224.212
*** PowerOpt [finish] : cpu/real = 0:01:24.8/0:01:24.7 (1.0), totSession cpu/real = 7:08:22.6/12:33:48.1 (0.6), mem = 3663.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:08:23 mem=3663.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 3663.3MB
Summary Report:
Instances move: 0 (out of 55202 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3663.3MB
*** Finished refinePlace (7:08:25 mem=3663.3M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:07:19, real = 0:07:18, mem = 3144.5M, totSessionCpu=7:08:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:02, mem=3624.26M, totSessionCpu=7:08:27).
**optDesign ... cpu = 0:07:21, real = 0:07:20, mem = 3144.5M, totSessionCpu=7:08:27 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3144.47MB/4815.63MB/3238.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3144.47MB/4815.63MB/3238.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3144.47MB/4815.63MB/3238.20MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT)
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 10%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 20%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 30%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 40%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 50%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 60%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 70%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 80%
2022-Mar-15 11:11:47 (2022-Mar-15 18:11:47 GMT): 90%

Finished Levelizing
2022-Mar-15 11:11:48 (2022-Mar-15 18:11:48 GMT)

Starting Activity Propagation
2022-Mar-15 11:11:48 (2022-Mar-15 18:11:48 GMT)
2022-Mar-15 11:11:48 (2022-Mar-15 18:11:48 GMT): 10%
2022-Mar-15 11:11:49 (2022-Mar-15 18:11:49 GMT): 20%

Finished Activity Propagation
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3146.89MB/4815.63MB/3238.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT)
 ... Calculating switching power
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT): 10%
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT): 20%
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT): 30%
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT): 40%
2022-Mar-15 11:11:50 (2022-Mar-15 18:11:50 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 11:11:51 (2022-Mar-15 18:11:51 GMT): 60%
2022-Mar-15 11:11:52 (2022-Mar-15 18:11:52 GMT): 70%
2022-Mar-15 11:11:53 (2022-Mar-15 18:11:53 GMT): 80%
2022-Mar-15 11:11:54 (2022-Mar-15 18:11:54 GMT): 90%

Finished Calculating power
2022-Mar-15 11:11:54 (2022-Mar-15 18:11:54 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 11:11:54 (2022-Mar-15 18:11:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      158.24924115 	   65.4143%
Total Switching Power:      80.31274108 	   33.1983%
Total Leakage Power:         3.35653091 	    1.3875%
Total Power:               241.91851230
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         78.62       4.951      0.6228        84.2        34.8
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.6378      0.6378      0.2637
Combinational                      74.17       62.26       2.059       138.5       57.25
Clock (Combinational)              5.455        13.1     0.03685       18.59       7.685
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              158.2       80.31       3.357       241.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      158.2       80.31       3.357       241.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.455        13.1     0.03685       18.59       7.685
-----------------------------------------------------------------------------------------
Total                              5.455        13.1     0.03685       18.59       7.685
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ofifo_inst/FE_USKC3946_CTS_1 (BUFFD16):           0.1865
*              Highest Leakage Power: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U644 (FA1D4):        0.0002662
*                Total Cap:      4.0548e-10 F
*                Total instances in design: 59173
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:  3878
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3171.66MB/4840.13MB/3238.20MB)

** Power Reclaim End WNS Slack -1.189  TNS Slack -472.407 
End: Power Optimization (cpu=0:01:39, real=0:01:39, mem=3524.68M, totSessionCpu=7:08:37).
**optDesign ... cpu = 0:07:31, real = 0:07:30, mem = 3115.9M, totSessionCpu=7:08:37 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 628
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 628
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=7:08:39 mem=3526.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 58998
AAE_INFO-618: Total number of nets in the design is 59185,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:16.0 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:18.1 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 58998. 
Total number of fetched objects 58998
AAE_INFO-618: Total number of nets in the design is 59185,  11.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:32.0 totSessionCpu=0:01:49 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:35.0 real=0:00:35.0 totSessionCpu=0:01:49 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/coe_eosdata_4sBY8c/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [188171 node(s), 261751 edge(s), 1 view(s)] (fixHold) cpu=0:00:43.2 real=0:00:43.0 totSessionCpu=0:01:57 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:43.4/0:00:43.3 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:42.3 real=0:00:43.0 totSessionCpu=7:09:22 mem=3526.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3526.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3536.7M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/coe_eosdata_4sBY8c/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3577.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3577.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3577.2M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-472.406 |-311.468 |-160.938 |
|    Violating Paths:|  2292   |  2132   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.125  | -0.125  | -0.087  |
|           TNS (ns):| -19.446 | -18.238 | -1.415  |
|    Violating Paths:|   837   |   784   |   67    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.909%
       (88.724% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:08:20, real = 0:08:20, mem = 3163.7M, totSessionCpu=7:09:25 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:09:25.3/12:34:52.1 (0.6), mem = 3563.2M
(I,S,L,T): WC_VIEW: 153.756, 67.2129, 3.24305, 224.212
*info: Run optDesign holdfix with 1 thread.
Info: 296 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:49.1 real=0:00:50.0 totSessionCpu=7:09:28 mem=3590.4M density=88.724% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3596.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=3596.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3606.3M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1247
      TNS :     -19.4445
      #VP :          837
  Density :      88.724%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:52.5 real=0:00:53.0 totSessionCpu=7:09:32 mem=3606.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1247
      TNS :     -19.4445
      #VP :          837
  Density :      88.724%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.9 real=0:00:01.0
 accumulated cpu=0:00:53.3 real=0:00:54.0 totSessionCpu=7:09:33 mem=3625.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1247
      TNS :     -19.4445
      #VP :          837
  Density :      88.724%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:53.6 real=0:00:55.0 totSessionCpu=7:09:33 mem=3625.4M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5204_FE_OFN439_array_out_80 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5205_FE_OFN1304_array_out_81 (BUFFD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC5206_FE_RN_3 (CKBD0)

    Added inst FE_PHC5207_array_out_140 (CKBD0)

    Added inst mac_array_instance/FE_PHC5208_inst_temp_4 (CKBD0)

    Added inst FE_PHC5209_inst_16 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5210_FE_OCPN2259_array_out_141 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5211_FE_OFN1316_array_out_40 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5212_FE_OFN6_array_out_0 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5213_array_out_120 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5214_FE_OFN3_array_out_20 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5215_FE_OFN5_array_out_1 (CKBD2)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5216_FE_OCPN2252_array_out_142 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5217_FE_OFN1367_array_out_7 (CKBD2)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5218_fifo_wr_0 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5219_FE_OCPN2258_array_out_121 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5220_n3027 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5221_FE_OFN1335_array_out_44 (BUFFD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5222_n3062 (CKBD1)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5223_FE_RN_9440_0 (CKBD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5224_FE_OFN1826_array_out_2 (CKBD4)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5225_n29 (BUFFD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5226_FE_OCPN2236_array_out_123 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151 (CKBD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5228_n3031 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5229_n549 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5230_FE_OCPN2222_array_out_145 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5231_FE_OCPN2251_array_out_122 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5232_fifo_wr_6 (CKBD2)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5233_FE_OCPN2212_array_out_85 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5234_FE_OFN1854_array_out_83 (CKBD4)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5235_FE_OFN1834_array_out_82 (BUFFD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5236_n3054 (CKBD2)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5237_n2355 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5238_FE_OFN1858_array_out_43 (CKBD0)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5239_n3138 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5240_n2344 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5241_FE_OFN421_reset (CKBD0)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5242_FE_RN_11062_0 (CKBD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5243_n3045 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5244_FE_OCPN2181_array_out_148 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5245_FE_OCPN2240_array_out_143 (BUFFD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5246_FE_OCPN2214_array_out_86 (BUFFD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5247_FE_OFN1845_array_out_84 (CKBD4)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5248_FE_OCPN2223_array_out_144 (BUFFD2)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5249_n2564 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5250_n2999 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5251_n2227 (BUFFD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5252_n2836 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5253_FE_OCPN2213_array_out_45 (BUFFD8)

    Added inst FE_PHC5254_reset (BUFFD6)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5255_n22 (CKBD2)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5256_n2642 (CKBD0)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5257_n3112 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5258_q_temp_776 (BUFFD8)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5259_q_temp_528 (CKBD0)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5260_q_temp_638 (CKBD1)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5261_key_q_63 (BUFFD12)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5262_n232 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5263_n469 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5264_FE_OCPN2250_array_out_102 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5265_n170 (CKBD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5266_n3057 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5267_FE_OFN1846_array_out_62 (BUFFD1)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5268_FE_OFN1831_array_out_29 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5269_array_out_100 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5270_n150 (CKBD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5271_n171 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5272_FE_OCPN4058_array_out_136 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5273_n2396 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5274_n3130 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5275_FE_OCPN2227_array_out_124 (CKBD0)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5276_n362 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5277_FE_OCPN2210_array_out_46 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5279_FE_OCPN3293_array_out_127 (CKBD0)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5280_n3204 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5281_FE_OCPN2173_array_out_47 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5282_n3004 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5283_n258 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5284_n2265 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5285_FE_OCPN2233_array_out_63 (CKBD2)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5286_array_out_157 (CKBD4)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5287_FE_OFN1841_array_out_48 (CKBD4)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5288_n2910 (CKBD2)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5289_FE_RN_287_0 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5290_FE_OCPN4158_array_out_137 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5291_FE_OFN1814_n464 (BUFFD6)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5292_FE_OFN1852_array_out_49 (CKBD4)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5293_n3117 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5294_n332 (CKBD4)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5295_n2915 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5296_array_out_58 (BUFFD1)
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4356_FE_OFN1857_array_out_42, resized cell BUFFD1 -> cell BUFFD0

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5297_FE_RN_12207_0 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5298_n375 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5299_FE_RN_15069_0 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5300_n2412 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5301_n2420 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5302_n352 (BUFFD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5303_FE_OFN1851_array_out_64 (CKBD2)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5304_n379 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5305_FE_OCPN2221_array_out_104 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5306_array_out_114 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5307_FE_RN_15 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5308_FE_OCPN2154_array_out_105 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5309_FE_OCPN2206_array_out_106 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5310_n3158 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5311_FE_OCPN2217_array_out_65 (BUFFD8)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5312_n3104 (CKBD2)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5313_n3092 (CKBD1)
    Committed inst ofifo_inst/col_idx_5__fifo_instance/U127, resized cell NR2D2 -> cell NR2XD0
    Committed inst ofifo_inst/col_idx_5__fifo_instance/U129, resized cell NR2D1 -> cell NR2XD0
    Uncommitted inst ofifo_inst/col_idx_5__fifo_instance/U129, resized cell NR2XD0 -> cell NR2D1

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5314_n3056 (BUFFD2)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5315_FE_RN_11038_0 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5317_n419 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5318_FE_OCPN3192_array_out_76 (CKBD2)
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U295, resized cell CKND2D1 -> cell CKND2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/U256, resized cell CKMUX2D1 -> cell MUX2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/U188, resized cell CKMUX2D1 -> cell MUX2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/U241, resized cell CKMUX2D1 -> cell MUX2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/U226, resized cell CKMUX2D1 -> cell MUX2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25057_0, resized cell CKMUX2D1 -> cell MUX2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25452_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18860_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25457_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25472_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18730_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25468_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18816_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18100_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_17816_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18802_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18386_0, resized cell AO21D1 -> cell AO21D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/U71, resized cell CKND2D1 -> cell CKND2D0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_20326_0, resized cell CKND2D1 -> cell CKND2D0
    Uncommitted inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U295, resized cell CKND2D0 -> cell CKND2D1
    Uncommitted inst ofifo_inst/col_idx_4__fifo_instance/U71, resized cell CKND2D0 -> cell CKND2D1
    Uncommitted inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_20326_0, resized cell CKND2D0 -> cell CKND2D1
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U9, resized cell NR2D3 -> cell NR2XD1
    Committed inst ofifo_inst/col_idx_3__fifo_instance/U99, resized cell IOA21D1 -> cell IOA21D0
    Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4651_n481, resized cell CKBD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4567_n479, resized cell CKBD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_3__fifo_instance/U97, resized cell IOA21D1 -> cell IOA21D0

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5319_n3066 (CKBD4)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5320_FE_OFN1317_array_out_119 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5321_n404 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0884
      TNS :      -7.4145
      #VP :          512
      TNS+:      12.0300/141 improved (0.0853 per commit, 61.868%)
  Density :      88.781%
------------------------------------------------------------------------------------------
 118 buffer added (phase total 118, total 118)
 23 inst resized (phase total 23, total 23)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:07.7 real=0:00:08.0
 accumulated cpu=0:01:01 real=0:01:02 totSessionCpu=7:09:41 mem=3661.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 49.28 %
    there are 172 full evals passed out of 349 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5322_FE_OFN439_array_out_80 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5323_FE_OFN1304_array_out_81 (BUFFD1)

    Added inst mac_array_instance/FE_PHC5324_inst_temp_4 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5325_FE_OFN3_array_out_20 (CKBD0)

    Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC5326_FE_RN_3 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5327_FE_OCPN2259_array_out_141 (CKBD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5328_FE_OFN5_array_out_1 (BUFFD1)

    Added inst FE_PHC5329_array_out_140 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5330_array_out_120 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5331_FE_OFN1826_array_out_2 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5332_FE_OCPN2252_array_out_142 (BUFFD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5333_fifo_wr_0 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5334_FE_OCPN2227_array_out_124 (BUFFD1)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5335_FE_OFN1358_array_out_9 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5336_array_out_121 (CKBD4)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5337_FE_OFN1854_array_out_83 (BUFFD6)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5338_fifo_wr_6 (CKBD1)

    Added inst FE_PHC5339_inst_16 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5340_FE_OFN421_reset (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5341_FE_OCPN2240_array_out_143 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5342_n3019 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5343_FE_OCPN2251_array_out_122 (CKBD2)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5344_n3055 (CKBD2)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5345_FE_OFN1834_array_out_82 (BUFFD3)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5346_n2942 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5347_FE_OCPN2181_array_out_148 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5348_FE_OFN1845_array_out_84 (CKBD6)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5349_FE_OCPN2214_array_out_86 (CKBD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5350_n3204 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5351_q_temp_776 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5352_FE_OFN1831_array_out_29 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5353_FE_OCPN2223_array_out_144 (CKBD4)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5355_n1414 (BUFFD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5356_n3129 (CKBD2)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5357_n22 (BUFFD1)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5358_n141 (CKBD4)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5359_q_temp_567 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5360_n3059 (CKBD0)

    Added inst FE_PHC5361_reset (BUFFD8)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5362_key_q_70 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5363_FE_OFN421_reset (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5364_array_out_140 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5365_n170 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5366_FE_OFN1846_array_out_62 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5367_FE_OFN1857_array_out_42 (CKBD0)

    Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5368_n208 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5369_FE_OFN1335_array_out_44 (CKBD2)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5370_n3103 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5371_FE_OFN1853_array_out_126 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5372_FE_OCPN2221_array_out_104 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5373_FE_OCPN4158_array_out_137 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5374_FE_OCPN2206_array_out_106 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5375_FE_OCPN3190_array_out_77 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5376_FE_OCPN2213_array_out_45 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5377_FE_OFN1317_array_out_119 (CKBD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5378_FE_OCPN2154_array_out_105 (CKBD4)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5379_n3108 (CKBD0)
    Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5220_n3027, resized cell BUFFD1 -> cell CKBD0
    Committed inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5223_FE_RN_9440_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5228_n3031, resized cell BUFFD1 -> cell CKBD0

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5380_FE_OFN406_n3033 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5381_n376 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5382_FE_OFN1841_array_out_48 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5383_FE_OFN1852_array_out_49 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5384_array_out_58 (BUFFD1)
    Committed inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4437_n38, resized cell BUFFD1 -> cell BUFFD0
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4725_FE_OFN1335_array_out_44, resized cell BUFFD1 -> cell BUFFD0
    Committed inst ofifo_inst/col_idx_5__fifo_instance/U10, resized cell NR2D3 -> cell NR2XD2
    Committed inst ofifo_inst/col_idx_7__fifo_instance/U3, resized cell NR2D3 -> cell NR2XD2
    Committed inst ofifo_inst/col_idx_3__fifo_instance/U44, resized cell ND2D1 -> cell ND2D0
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5307_FE_RN_15, resized cell BUFFD1 -> cell BUFFD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5385_n463 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0632
      TNS :      -3.7915
      #VP :          286
      TNS+:       3.6230/73 improved (0.0496 per commit, 48.864%)
  Density :      88.812%
------------------------------------------------------------------------------------------
 64 buffer added (phase total 182, total 182)
 9 inst resized (phase total 32, total 32)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.9 real=0:00:04.0
 accumulated cpu=0:01:05 real=0:01:06 totSessionCpu=7:09:44 mem=3680.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 45.13 %
    there are 102 full evals passed out of 226 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5386_FE_OFN1304_array_out_81 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5387_FE_OFN439_array_out_80 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5388_array_out_140 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5389_FE_OCPN2240_array_out_143 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5390_FE_OFN3_array_out_20 (CKBD0)

    Added inst mac_array_instance/FE_PHC5391_inst_temp_4 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5392_n466 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5393_FE_OFN1335_array_out_44 (CKBD4)

    Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5394_fifo_wr_0 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5395_FE_OFN1857_array_out_42 (BUFFD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5396_n473 (BUFFD3)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5397_n3057 (BUFFD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5398_n22 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5399_FE_OCPN2252_array_out_142 (CKBD2)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5400_FE_OCPN3190_array_out_77 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5401_FE_OCPN2213_array_out_45 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5402_FE_OFN1854_array_out_83 (CKBD4)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5403_FE_OFN1841_array_out_48 (CKBD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5404_n3204 (CKBD0)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5405_n3031 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5406_FE_OFN1834_array_out_82 (CKBD4)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5407_FE_OFN421_reset (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5409_FE_OFN1845_array_out_84 (BUFFD16)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5410_FE_OCPN2214_array_out_86 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5411_FE_OCPN2104_array_out_50 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5412_q_temp_768 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5413_FE_OCPN2223_array_out_144 (BUFFD12)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5414_FE_OFN1841_array_out_48 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5415_n2751 (CKBD0)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5416_n3056 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5417_n2811 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5418_q_temp_769 (BUFFD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5419_n2274 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5420_key_q_31 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5421_q_temp_776 (CKBD2)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5422_key_q_113 (CKBD4)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5423_n2703 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5424_n598 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5425_n287 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5426_FE_OFN1834_array_out_82 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5427_FE_OCPN2227_array_out_124 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5428_n3027 (BUFFD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5429_n3036 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5430_FE_OCPN2251_array_out_122 (CKBD2)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5431_FE_OFN1853_array_out_126 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5432_n326 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5433_n306 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5434_FE_OFN41_n2997 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5435_n2814 (BUFFD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5436_n2409 (CKBD1)
    Committed inst ofifo_inst/col_idx_0__fifo_instance/FE_OCPC4168_FE_OFN426_array_out_18, resized cell BUFFD1 -> cell BUFFD0

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5437_n2976 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5438_FE_OCPN4158_array_out_137 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5439_n2978 (CKBD4)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5440_n3014 (CKBD0)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5441_n2836 (BUFFD1)
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4969_array_out_58, resized cell CKBD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58, resized cell CKBD1 -> cell BUFFD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5442_FE_OCPN2221_array_out_104 (CKBD0)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5443_FE_OCPN2221_array_out_104 (BUFFD1)

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5444_FE_OCPN2221_array_out_104 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0511
      TNS :      -1.7491
      #VP :          157
      TNS+:       2.0424/62 improved (0.0329 per commit, 53.868%)
  Density :      88.843%
------------------------------------------------------------------------------------------
 59 buffer added (phase total 241, total 241)
 3 inst resized (phase total 35, total 35)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.0 real=0:00:03.0
 accumulated cpu=0:01:08 real=0:01:09 totSessionCpu=7:09:47 mem=3680.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 55.12 %
    there are 70 full evals passed out of 127 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5445_FE_OFN1304_array_out_81 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5446_n311 (BUFFD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5447_n331 (BUFFD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5448_FE_OFN439_array_out_80 (BUFFD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5449_FE_OCPN2213_array_out_45 (CKBD1)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5450_FE_OCPN2213_array_out_45 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5451_n399 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5452_n419 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5453_FE_OCPN2240_array_out_143 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5454_FE_OCPN2252_array_out_142 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5455_FE_OFN1834_array_out_82 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5456_FE_OFN1857_array_out_42 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5457_FE_OFN1853_array_out_126 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5458_FE_OFN1845_array_out_84 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5459_FE_OCPN2251_array_out_122 (CKBD0)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5460_FE_OCPN3190_array_out_77 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5461_FE_OFN1854_array_out_83 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5462_FE_OCPN2223_array_out_144 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5463_FE_OFN421_reset (CKBD1)

    Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5464_n3046 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5465_n473 (CKBD6)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5466_FE_RN_12116_0 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151 (CKBD1)

    Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5468_n2812 (CKBD0)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5469_n2122 (CKBD0)
    Committed inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5394_fifo_wr_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5437_n2976, resized cell CKBD1 -> cell BUFFD0

    Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5470_FE_OCPN2221_array_out_104 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0331
      TNS :      -1.2487
      #VP :          122
      TNS+:       0.5004/28 improved (0.0179 per commit, 28.609%)
  Density :      88.853%
------------------------------------------------------------------------------------------
 26 buffer added (phase total 267, total 267)
 2 inst resized (phase total 37, total 37)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.5 real=0:00:01.0
 accumulated cpu=0:01:10 real=0:01:11 totSessionCpu=7:09:49 mem=3680.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 45.21 %
    there are 33 full evals passed out of 73 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5471_FE_OCPN2252_array_out_142 (CKBD0)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5472_FE_OCPN2251_array_out_122 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5473_FE_OCPN3190_array_out_77 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5474_FE_OFN1853_array_out_126 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5475_FE_OCPN2223_array_out_144 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5476_FE_OFN1344_array_out_151 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5477_FE_OFN421_reset (CKBD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5478_q_temp_744 (BUFFD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5479_FE_OFN1304_array_out_81 (BUFFD4)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5480_n311 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5481_n331 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5482_FE_OFN1854_array_out_83 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5483_FE_OFN1845_array_out_84 (CKBD2)
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5449_FE_OCPN2213_array_out_45, resized cell CKBD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5450_FE_OCPN2213_array_out_45, resized cell CKBD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5448_FE_OFN439_array_out_80, resized cell BUFFD1 -> cell CKBD0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5451_n399, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0305
      TNS :      -0.9666
      #VP :           99
      TNS+:       0.2821/17 improved (0.0166 per commit, 22.591%)
  Density :      88.859%
------------------------------------------------------------------------------------------
 13 buffer added (phase total 280, total 280)
 4 inst resized (phase total 41, total 41)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:01.0
 accumulated cpu=0:01:11 real=0:01:11 totSessionCpu=7:09:50 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 76.00 %
    there are 19 full evals passed out of 25 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5484_FE_OFN1304_array_out_81 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5485_FE_OFN421_reset (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5486_FE_OFN439_array_out_80 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5487_FE_OCPN2252_array_out_142 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5488_n467 (BUFFD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5489_FE_OFN1853_array_out_126 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5490_FE_OFN1854_array_out_83 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5491_FE_OCPN2213_array_out_45 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5492_FE_OFN1344_array_out_151 (CKBD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5493_n3295 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5494_FE_OFN1845_array_out_84 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0254
      TNS :      -0.6728
      #VP :           76
      TNS+:       0.2938/11 improved (0.0267 per commit, 30.395%)
  Density :      88.863%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 291, total 291)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.9 real=0:00:01.0
 accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=7:09:51 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 61.90 %
    there are 13 full evals passed out of 21 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5495_FE_OFN1304_array_out_81 (CKBD1)

    Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5496_FE_OFN1853_array_out_126 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5497_FE_OFN1854_array_out_83 (CKBD0)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5498_FE_OFN1845_array_out_84 (CKBD0)

    Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5499_FE_OCPN2213_array_out_45 (CKBD0)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5500_FE_OFN1344_array_out_151 (BUFFD1)
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5480_n311, resized cell CKBD1 -> cell BUFFD0
    Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5486_FE_OFN439_array_out_80, resized cell BUFFD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0254
      TNS :      -0.6021
      #VP :           66
      TNS+:       0.0707/8 improved (0.0088 per commit, 10.508%)
  Density :      88.865%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 297, total 297)
 2 inst resized (phase total 43, total 43)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:12 real=0:01:13 totSessionCpu=7:09:51 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 88.89 %
    there are 8 full evals passed out of 9 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5501_FE_OFN1304_array_out_81 (BUFFD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5502_n411 (CKBD1)

    Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5503_n391 (CKBD1)

    Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5504_FE_OFN1845_array_out_84 (CKBD0)
    Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
    Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5476_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
    Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
    Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0254
      TNS :      -0.5810
      #VP :           57
      TNS+:       0.0211/8 improved (0.0026 per commit, 3.504%)
  Density :      88.866%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 301, total 301)
 4 inst resized (phase total 47, total 47)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:12 real=0:01:13 totSessionCpu=7:09:52 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 22.86 %
    there are 8 full evals passed out of 35 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0254
      TNS :      -0.5810
      #VP :           57
  Density :      88.866%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 301, total 301)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:13 real=0:01:14 totSessionCpu=7:09:52 mem=3677.1M
===========================================================================================


*info:    Total 301 cells added for Phase I
*info:    Total 47 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3677.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=3677.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3677.1M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0254
      TNS :      -0.5810
      #VP :           57
  Density :      88.866%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=7:09:54 mem=3677.1M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5505_FE_OCPN3190_array_out_77 (CKBD4)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5506_n3050 (BUFFD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5507_n3204 (CKBD1)

    Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5508_n3010 (BUFFD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5509_n3109 (BUFFD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5510_n3205 (CKBD2)

    Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5511_n3056 (CKBD1)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5512_n440 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5513_n3111 (CKBD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5514_n589 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0099
      TNS :      -0.0946
      #VP :           16
      TNS+:       0.4864/10 improved (0.0486 per commit, 83.718%)
  Density :      88.871%
------------------------------------------------------------------------------------------
 10 buffer added (phase total 10, total 311)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:01.0
 accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=7:09:54 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 14 full evals passed out of 14 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5515_FE_RN_2667_0 (CKBD1)

    Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5516_n3041 (BUFFD1)

    Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5517_n3204 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0019
      TNS :      -0.0106
      #VP :            6
      TNS+:       0.0840/3 improved (0.0280 per commit, 88.795%)
  Density :      88.872%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 13, total 314)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=7:09:55 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 4 full evals passed out of 4 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5518_FE_OCPN3191_array_out_76 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0001
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0106/1 improved (0.0106 per commit, 100.000%)
  Density :      88.873%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 14, total 315)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=7:09:55 mem=3677.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 14 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3677.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=3677.1M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3677.1M

*** Finished Core Fixing (fixHold) cpu=0:01:17 real=0:01:18 totSessionCpu=7:09:56 mem=3677.1M density=88.873% ***

*info:
*info: Added a total of 315 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD0' used
*info:           71 cells of type 'BUFFD1' used
*info:            2 cells of type 'BUFFD12' used
*info:            1 cell  of type 'BUFFD16' used
*info:            2 cells of type 'BUFFD2' used
*info:            2 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            3 cells of type 'BUFFD6' used
*info:            4 cells of type 'BUFFD8' used
*info:           92 cells of type 'CKBD0' used
*info:           79 cells of type 'CKBD1' used
*info:           24 cells of type 'CKBD2' used
*info:           31 cells of type 'CKBD4' used
*info:            2 cells of type 'CKBD6' used
*info:
*info: Total 47 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     55 instances changed cell type
*	:     11 instances changed cell type from 'AO21D1' to 'AO21D0'
*	:      6 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      3 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      9 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:      6 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      5 instances changed cell type from 'CKMUX2D1' to 'MUX2D0'
*	:      3 instances changed cell type from 'CKND2D0' to 'CKND2D1'
*	:      3 instances changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      2 instances changed cell type from 'IOA21D1' to 'IOA21D0'
*	:      1 instance  changed cell type from 'ND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D2' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D3' to 'NR2XD1'
*	:      2 instances changed cell type from 'NR2D3' to 'NR2XD2'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D1'
*** Finish Post Route Hold Fixing (cpu=0:01:17 real=0:01:18 totSessionCpu=7:09:56 mem=3677.1M density=88.873%) ***
(I,S,L,T): WC_VIEW: 154.561, 67.6614, 3.25031, 225.473
*** HoldOpt [finish] : cpu/real = 0:00:31.4/0:00:31.3 (1.0), totSession cpu/real = 7:09:56.7/12:35:23.5 (0.6), mem = 3658.0M
**INFO: total 350 insts, 0 nets marked don't touch
**INFO: total 350 insts, 0 nets marked don't touch DB property
**INFO: total 350 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:09:57 mem=3658.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3658.0MB
Summary Report:
Instances move: 0 (out of 55517 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3658.0MB
*** Finished refinePlace (7:09:59 mem=3658.0M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:54, real = 0:08:54, mem = 3121.9M, totSessionCpu=7:09:59 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3532.05M, totSessionCpu=7:10:02).
**optDesign ... cpu = 0:08:56, real = 0:08:56, mem = 3127.7M, totSessionCpu=7:10:02 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.217 ns

Start Layer Assignment ...
WNS(-0.217ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 47 cadidates out of 59500.
Total Assign Layers on 3 Nets (cpu 0:00:00.7).
GigaOpt: setting up router preferences
        design wns: -0.2168
        slack threshold: 1.2332
GigaOpt: 31 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1776 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.189 ns

Start Layer Assignment ...
WNS(-1.189ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 60 cadidates out of 59500.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -1.1891
        slack threshold: 0.2609
GigaOpt: 28 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1776 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3634.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=3634.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3634.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3634.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-475.549 |-314.611 |-160.938 |
|    Violating Paths:|  2326   |  2166   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3634.8M
**optDesign ... cpu = 0:09:02, real = 0:09:02, mem = 3066.1M, totSessionCpu=7:10:08 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 1010
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1010

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Tue Mar 15 11:13:29 2022
#
#num needed restored net=0
#need_extraction net=0 (total=59500)
#Processed 10574 dirty instances, 3129 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(7803 insts marked dirty, reset pre-exisiting dirty flag on 8517 insts, 14930 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 15 11:13:32 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 59498 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2873.77 (MB), peak = 3286.38 (MB)
#Merging special wires: starts on Tue Mar 15 11:13:37 2022 with memory = 2874.46 (MB), peak = 3286.38 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 552.47500 389.09000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 550.87500 388.91000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 544.47500 388.91000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 612.79500 55.80000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 592.59500 55.80000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 613.39500 48.60000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 584.47500 403.31000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 567.72000 403.31000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 580.00500 392.60000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 594.67500 302.69000 ) on M1 for NET ofifo_inst/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 631.32000 201.71000 ) on M1 for NET ofifo_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 596.32000 118.91000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 607.40000 595.80000 ) on M1 for NET ofifo_inst/col_idx_2__fifo_instance/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 568.47500 304.29000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 555.87500 304.11000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 548.52000 304.29000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 543.70500 304.31000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 584.12000 302.69000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 570.12000 302.51000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 576.40500 293.40000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#14707 routed nets are extracted.
#    10088 (16.95%) extracted nets are partially routed.
#44363 routed net(s) are imported.
#221 (0.37%) nets are without wires.
#209 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 59500.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Mar 15 11:13:39 2022
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 13.59 (MB)
#Total memory = 2880.66 (MB)
#Peak memory = 3286.38 (MB)
#
#
#Start global routing on Tue Mar 15 11:13:39 2022
#
#
#Start global routing initialization on Tue Mar 15 11:13:39 2022
#
#Number of eco nets is 10111
#
#Start global routing data preparation on Tue Mar 15 11:13:39 2022
#
#Start routing resource analysis on Tue Mar 15 11:13:39 2022
#
#Routing resource analysis is done on Tue Mar 15 11:13:42 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3142          80       46440    91.12%
#  M2             V        3151          84       46440     0.48%
#  M3             H        3222           0       46440     0.07%
#  M4             V        2925         310       46440     0.93%
#  M5             H        3222           0       46440     0.00%
#  M6             V        3235           0       46440     0.00%
#  M7             H         806           0       46440     0.00%
#  M8             V         809           0       46440     0.00%
#  --------------------------------------------------------------
#  Total                  20513       1.83%      371520    11.57%
#
#  355 nets (0.60%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 11:13:42 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2889.10 (MB), peak = 3286.38 (MB)
#
#
#Global routing initialization is done on Tue Mar 15 11:13:42 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2890.90 (MB), peak = 3286.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2941.78 (MB), peak = 3286.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2950.73 (MB), peak = 3286.38 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2950.76 (MB), peak = 3286.38 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2978.16 (MB), peak = 3286.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
#Total number of routable nets = 59291.
#Total number of nets in the design = 59500.
#
#10332 routable nets have only global wires.
#48959 routable nets have only detail routed wires.
#216 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#251 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                151           65                44           10116  
#-------------------------------------------------------------------------------
#        Total                151           65                44           10116  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                355          112                75           58824  
#-------------------------------------------------------------------------------
#        Total                355          112                75           58824  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            7(0.10%)      0(0.00%)   (0.10%)
#  M2           19(0.04%)      2(0.00%)   (0.05%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     26(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1199037 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8186 um.
#Total wire length on LAYER M2 = 331433 um.
#Total wire length on LAYER M3 = 418091 um.
#Total wire length on LAYER M4 = 245368 um.
#Total wire length on LAYER M5 = 172652 um.
#Total wire length on LAYER M6 = 8285 um.
#Total wire length on LAYER M7 = 9903 um.
#Total wire length on LAYER M8 = 5120 um.
#Total number of vias = 372019
#Total number of multi-cut vias = 242716 ( 65.2%)
#Total number of single cut vias = 129303 ( 34.8%)
#Up-Via Summary (total 372019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124924 ( 65.7%)     65139 ( 34.3%)     190063
# M2              3868 (  2.8%)    136065 ( 97.2%)     139933
# M3               305 (  0.9%)     33628 ( 99.1%)      33933
# M4                70 (  1.1%)      6475 ( 98.9%)       6545
# M5                53 (  6.4%)       779 ( 93.6%)        832
# M6                57 ( 14.5%)       336 ( 85.5%)        393
# M7                26 (  8.1%)       294 ( 91.9%)        320
#-----------------------------------------------------------
#               129303 ( 34.8%)    242716 ( 65.2%)     372019 
#
#Total number of involved priority nets 115
#Maximum src to sink distance for priority net 273.3
#Average of max src_to_sink distance for priority net 46.2
#Average of ave src_to_sink distance for priority net 27.7
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 98.84 (MB)
#Total memory = 2979.52 (MB)
#Peak memory = 3286.38 (MB)
#
#Finished global routing on Tue Mar 15 11:13:49 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2913.64 (MB), peak = 3286.38 (MB)
#Start Track Assignment.
#Done with 1474 horizontal wires in 2 hboxes and 1053 vertical wires in 2 hboxes.
#Done with 81 horizontal wires in 2 hboxes and 64 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1204872 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8911 um.
#Total wire length on LAYER M2 = 333945 um.
#Total wire length on LAYER M3 = 420555 um.
#Total wire length on LAYER M4 = 245433 um.
#Total wire length on LAYER M5 = 172668 um.
#Total wire length on LAYER M6 = 8298 um.
#Total wire length on LAYER M7 = 9927 um.
#Total wire length on LAYER M8 = 5135 um.
#Total number of vias = 372019
#Total number of multi-cut vias = 242716 ( 65.2%)
#Total number of single cut vias = 129303 ( 34.8%)
#Up-Via Summary (total 372019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124924 ( 65.7%)     65139 ( 34.3%)     190063
# M2              3868 (  2.8%)    136065 ( 97.2%)     139933
# M3               305 (  0.9%)     33628 ( 99.1%)      33933
# M4                70 (  1.1%)      6475 ( 98.9%)       6545
# M5                53 (  6.4%)       779 ( 93.6%)        832
# M6                57 ( 14.5%)       336 ( 85.5%)        393
# M7                26 (  8.1%)       294 ( 91.9%)        320
#-----------------------------------------------------------
#               129303 ( 34.8%)    242716 ( 65.2%)     372019 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3006.38 (MB), peak = 3286.38 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	37        28        21        9         95        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 140.76 (MB)
#Total memory = 3007.83 (MB)
#Peak memory = 3286.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.9% of the total area was rechecked for DRC, and 52.2% required routing.
#   number of violations = 845
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1          131       11       28        0       33        0      203
#	M2           70       49      477        3        0       40      639
#	M3            0        0        2        0        0        0        2
#	M4            0        0        1        0        0        0        1
#	Totals      201       60      508        3       33       40      845
#7803 out of 59488 instances (13.1%) need to be verified(marked ipoed), dirty area = 8.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 845
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1          131       11       28        0       33        0      203
#	M2           70       49      477        3        0       40      639
#	M3            0        0        2        0        0        0        2
#	M4            0        0        1        0        0        0        1
#	Totals      201       60      508        3       33       40      845
#cpu time = 00:02:30, elapsed time = 00:02:30, memory = 3061.74 (MB), peak = 3286.38 (MB)
#start 1st optimization iteration ...
#   number of violations = 189
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1          125        6       20        0        0        0      151
#	M2            6        2       16        5        3        3       35
#	M3            2        0        1        0        0        0        3
#	Totals      133        8       37        5        3        3      189
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 3147.16 (MB), peak = 3286.38 (MB)
#start 2nd optimization iteration ...
#   number of violations = 177
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1          125        5       20        0        0        0      150
#	M2            6        3        9        4        1        3       26
#	M3            0        0        1        0        0        0        1
#	Totals      131        8       30        4        1        3      177
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3147.30 (MB), peak = 3286.38 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3146.30 (MB), peak = 3286.38 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3146.30 (MB), peak = 3286.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1201254 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8327 um.
#Total wire length on LAYER M2 = 327921 um.
#Total wire length on LAYER M3 = 420458 um.
#Total wire length on LAYER M4 = 248405 um.
#Total wire length on LAYER M5 = 172847 um.
#Total wire length on LAYER M6 = 8362 um.
#Total wire length on LAYER M7 = 9849 um.
#Total wire length on LAYER M8 = 5084 um.
#Total number of vias = 384388
#Total number of multi-cut vias = 224258 ( 58.3%)
#Total number of single cut vias = 160130 ( 41.7%)
#Up-Via Summary (total 384388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
# M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
# M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
# M4               374 (  5.7%)      6234 ( 94.3%)       6608
# M5                46 (  5.6%)       770 ( 94.4%)        816
# M6                48 ( 13.4%)       309 ( 86.6%)        357
# M7                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#               160130 ( 41.7%)    224258 ( 58.3%)     384388 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:17
#Elapsed time = 00:03:17
#Increased memory = -85.86 (MB)
#Total memory = 2922.05 (MB)
#Peak memory = 3286.38 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2923.60 (MB), peak = 3286.38 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1201254 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8327 um.
#Total wire length on LAYER M2 = 327921 um.
#Total wire length on LAYER M3 = 420458 um.
#Total wire length on LAYER M4 = 248405 um.
#Total wire length on LAYER M5 = 172847 um.
#Total wire length on LAYER M6 = 8362 um.
#Total wire length on LAYER M7 = 9849 um.
#Total wire length on LAYER M8 = 5084 um.
#Total number of vias = 384388
#Total number of multi-cut vias = 224258 ( 58.3%)
#Total number of single cut vias = 160130 ( 41.7%)
#Up-Via Summary (total 384388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
# M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
# M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
# M4               374 (  5.7%)      6234 ( 94.3%)       6608
# M5                46 (  5.6%)       770 ( 94.4%)        816
# M6                48 ( 13.4%)       309 ( 86.6%)        357
# M7                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#               160130 ( 41.7%)    224258 ( 58.3%)     384388 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1201254 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8327 um.
#Total wire length on LAYER M2 = 327921 um.
#Total wire length on LAYER M3 = 420458 um.
#Total wire length on LAYER M4 = 248405 um.
#Total wire length on LAYER M5 = 172847 um.
#Total wire length on LAYER M6 = 8362 um.
#Total wire length on LAYER M7 = 9849 um.
#Total wire length on LAYER M8 = 5084 um.
#Total number of vias = 384388
#Total number of multi-cut vias = 224258 ( 58.3%)
#Total number of single cut vias = 160130 ( 41.7%)
#Up-Via Summary (total 384388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
# M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
# M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
# M4               374 (  5.7%)      6234 ( 94.3%)       6608
# M5                46 (  5.6%)       770 ( 94.4%)        816
# M6                48 ( 13.4%)       309 ( 86.6%)        357
# M7                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#               160130 ( 41.7%)    224258 ( 58.3%)     384388 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 15 11:17:25 2022
#
#
#Start Post Route Wire Spread.
#Done with 2697 horizontal wires in 4 hboxes and 2247 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1202741 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8327 um.
#Total wire length on LAYER M2 = 328225 um.
#Total wire length on LAYER M3 = 421219 um.
#Total wire length on LAYER M4 = 248773 um.
#Total wire length on LAYER M5 = 172896 um.
#Total wire length on LAYER M6 = 8364 um.
#Total wire length on LAYER M7 = 9853 um.
#Total wire length on LAYER M8 = 5084 um.
#Total number of vias = 384388
#Total number of multi-cut vias = 224258 ( 58.3%)
#Total number of single cut vias = 160130 ( 41.7%)
#Up-Via Summary (total 384388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
# M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
# M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
# M4               374 (  5.7%)      6234 ( 94.3%)       6608
# M5                46 (  5.6%)       770 ( 94.4%)        816
# M6                48 ( 13.4%)       309 ( 86.6%)        357
# M7                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#               160130 ( 41.7%)    224258 ( 58.3%)     384388 
#
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3021.98 (MB), peak = 3286.38 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1202741 um.
#Total half perimeter of net bounding box = 1109394 um.
#Total wire length on LAYER M1 = 8327 um.
#Total wire length on LAYER M2 = 328225 um.
#Total wire length on LAYER M3 = 421219 um.
#Total wire length on LAYER M4 = 248773 um.
#Total wire length on LAYER M5 = 172896 um.
#Total wire length on LAYER M6 = 8364 um.
#Total wire length on LAYER M7 = 9853 um.
#Total wire length on LAYER M8 = 5084 um.
#Total number of vias = 384388
#Total number of multi-cut vias = 224258 ( 58.3%)
#Total number of single cut vias = 160130 ( 41.7%)
#Up-Via Summary (total 384388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
# M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
# M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
# M4               374 (  5.7%)      6234 ( 94.3%)       6608
# M5                46 (  5.6%)       770 ( 94.4%)        816
# M6                48 ( 13.4%)       309 ( 86.6%)        357
# M7                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#               160130 ( 41.7%)    224258 ( 58.3%)     384388 
#
#detailRoute Statistics:
#Cpu time = 00:03:40
#Elapsed time = 00:03:40
#Increased memory = -87.25 (MB)
#Total memory = 2920.66 (MB)
#Peak memory = 3286.38 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:13
#Elapsed time = 00:04:13
#Increased memory = -189.13 (MB)
#Total memory = 2876.96 (MB)
#Peak memory = 3286.38 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 11:17:41 2022
#
**optDesign ... cpu = 0:13:16, real = 0:13:15, mem = 2828.3M, totSessionCpu=7:14:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'core' of instances=59488 and nets=59500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3415.8M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 3486.5M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 3486.5M)
Extracted 30.0002% (CPU Time= 0:00:03.2  MEM= 3486.5M)
Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 3490.5M)
Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 3490.5M)
Extracted 60.0002% (CPU Time= 0:00:07.1  MEM= 3490.5M)
Extracted 70.0003% (CPU Time= 0:00:07.7  MEM= 3490.5M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 3490.5M)
Extracted 90.0003% (CPU Time= 0:00:09.4  MEM= 3490.5M)
Extracted 100% (CPU Time= 0:00:11.6  MEM= 3490.5M)
Number of Extracted Resistors     : 1020555
Number of Extracted Ground Cap.   : 1014181
Number of Extracted Coupling Cap. : 1758648
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3459.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.0  Real Time: 0:00:15.0  MEM: 3459.254M)
**optDesign ... cpu = 0:13:32, real = 0:13:30, mem = 2810.6M, totSessionCpu=7:14:37 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3426.29)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 59313
AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3485.59 CPU=0:00:18.3 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3485.59 CPU=0:00:20.8 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3485.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3485.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3445.7)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 59313. 
Total number of fetched objects 59313
AAE_INFO-618: Total number of nets in the design is 59500,  15.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3451.86 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3451.86 CPU=0:00:08.2 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:41.2 real=0:00:41.0 totSessionCpu=7:15:18 mem=3451.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=3451.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=3451.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3451.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3467.1M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.969 |-324.751 |-161.218 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3467.1M
**optDesign ... cpu = 0:14:15, real = 0:14:14, mem = 2919.8M, totSessionCpu=7:15:21 **
**optDesign ... cpu = 0:14:15, real = 0:14:14, mem = 2919.8M, totSessionCpu=7:15:21 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.160
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 296 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:15:21.3/12:40:46.4 (0.6), mem = 3429.1M
(I,S,L,T): WC_VIEW: 154.557, 67.5023, 3.25031, 225.31
*info: 296 clock nets excluded
*info: 2 special nets excluded.
*info: 203 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.160 TNS Slack -485.972 Density 88.87
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.218|
|reg2reg   |-0.226|-324.755|
|HEPG      |-0.226|-324.755|
|All Paths |-1.160|-485.972|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.226|   -1.160|-324.755| -485.972|    88.87%|   0:00:00.0| 3584.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
|  -0.226|   -1.160|-324.754| -485.972|    88.87%|   0:00:02.0| 3584.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_25_/E                                         |
|  -0.226|   -1.160|-324.755| -485.972|    88.87%|   0:00:01.0| 3584.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=3584.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:04.0 mem=3584.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.218|
|reg2reg   |-0.226|-324.755|
|HEPG      |-0.226|-324.755|
|All Paths |-1.160|-485.972|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.218|
|reg2reg   |-0.226|-324.755|
|HEPG      |-0.226|-324.755|
|All Paths |-1.160|-485.972|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 296 constrained nets 
Layer 5 has 3 constrained nets 
Layer 7 has 109 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=3584.5M) ***
(I,S,L,T): WC_VIEW: 154.557, 67.5023, 3.25031, 225.31
*** SetupOpt [finish] : cpu/real = 0:00:17.8/0:00:17.7 (1.0), totSession cpu/real = 7:15:39.1/12:41:04.1 (0.6), mem = 3565.4M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:14:34, real = 0:14:32, mem = 3112.9M, totSessionCpu=7:15:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3494.44M, totSessionCpu=7:15:41).
**optDesign ... cpu = 0:14:35, real = 0:14:34, mem = 3112.9M, totSessionCpu=7:15:41 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.11MB/4687.14MB/3279.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.11MB/4687.14MB/3279.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.11MB/4687.14MB/3279.48MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT)
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 10%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 20%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 30%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 40%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 50%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 60%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 70%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 80%
2022-Mar-15 11:19:04 (2022-Mar-15 18:19:04 GMT): 90%

Finished Levelizing
2022-Mar-15 11:19:05 (2022-Mar-15 18:19:05 GMT)

Starting Activity Propagation
2022-Mar-15 11:19:05 (2022-Mar-15 18:19:05 GMT)
2022-Mar-15 11:19:05 (2022-Mar-15 18:19:05 GMT): 10%
2022-Mar-15 11:19:06 (2022-Mar-15 18:19:06 GMT): 20%

Finished Activity Propagation
2022-Mar-15 11:19:07 (2022-Mar-15 18:19:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3115.65MB/4687.14MB/3279.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 11:19:07 (2022-Mar-15 18:19:07 GMT)
 ... Calculating switching power
2022-Mar-15 11:19:07 (2022-Mar-15 18:19:07 GMT): 10%
2022-Mar-15 11:19:07 (2022-Mar-15 18:19:07 GMT): 20%
2022-Mar-15 11:19:07 (2022-Mar-15 18:19:07 GMT): 30%
2022-Mar-15 11:19:08 (2022-Mar-15 18:19:08 GMT): 40%
2022-Mar-15 11:19:08 (2022-Mar-15 18:19:08 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 11:19:08 (2022-Mar-15 18:19:08 GMT): 60%
2022-Mar-15 11:19:09 (2022-Mar-15 18:19:09 GMT): 70%
2022-Mar-15 11:19:10 (2022-Mar-15 18:19:10 GMT): 80%
2022-Mar-15 11:19:11 (2022-Mar-15 18:19:11 GMT): 90%

Finished Calculating power
2022-Mar-15 11:19:12 (2022-Mar-15 18:19:12 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 11:19:12 (2022-Mar-15 18:19:12 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.04124921 	   65.4554%
Total Switching Power:      80.57149384 	   33.1602%
Total Leakage Power:         3.36384091 	    1.3844%
Total Power:               242.97658308
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         78.62       4.941      0.6228       84.18       34.64
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.6378      0.6378      0.2625
Combinational                      74.97       62.56       2.066       139.6       57.45
Clock (Combinational)              5.455       13.07     0.03685       18.56       7.638
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                159       80.57       3.364         243         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        159       80.57       3.364         243         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.455       13.07     0.03685       18.56       7.638
-----------------------------------------------------------------------------------------
Total                              5.455       13.07     0.03685       18.56       7.638
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3140.66MB/4711.64MB/3279.48MB)


Output file is ./timingReports/core_postRoute.power.
**optDesign ... cpu = 0:14:49, real = 0:14:47, mem = 3109.6M, totSessionCpu=7:15:54 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:49, real = 0:14:47, mem = 3104.4M, totSessionCpu=7:15:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=3494.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3495.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 59313
AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.0 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:19.0 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 59313. 
Total number of fetched objects 59313
AAE_INFO-618: Total number of nets in the design is 59500,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:33.8 real=0:00:34.0 totSessionCpu=0:02:33 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:34.6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:38.0/0:00:37.8 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:38.0, mem=3505.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3497.0M
** Profile ** DRVs :  cpu=0:00:02.6, mem=3495.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.969 |-324.751 |-161.218 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  | -0.013  |
|           TNS (ns):| -0.379  | -0.218  | -0.161  |
|    Violating Paths:|   137   |   98    |   39    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3495.0M
**optDesign ... cpu = 0:15:30, real = 0:15:30, mem = 3091.8M, totSessionCpu=7:16:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/15 11:19:57, mem=3007.5M)
% Begin Save ccopt configuration ... (date=03/15 11:19:57, mem=3007.5M)
% End Save ccopt configuration ... (date=03/15 11:19:57, total cpu=0:00:00.4, real=0:00:00.0, peak res=3007.8M, current mem=3007.8M)
% Begin Save netlist data ... (date=03/15 11:19:57, mem=3007.8M)
Writing Binary DB to route.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/15 11:19:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=3007.8M, current mem=3007.8M)
Saving congestion map file route.enc.dat/core.route.congmap.gz ...
% Begin Save AAE data ... (date=03/15 11:19:58, mem=3008.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/15 11:19:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=3008.6M, current mem=3008.6M)
Saving scheduling_file.cts.8994 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/15 11:19:59, mem=3013.0M)
% End Save clock tree data ... (date=03/15 11:19:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=3013.0M, current mem=3013.0M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/15 11:19:59, mem=3013.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/15 11:20:00, total cpu=0:00:00.3, real=0:00:01.0, peak res=3013.1M, current mem=3013.1M)
Saving PG file route.enc.dat/core.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3436.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/15 11:20:00, mem=3013.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/15 11:20:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3013.1M, current mem=3013.1M)
% Begin Save routing data ... (date=03/15 11:20:00, mem=3013.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=3436.6M) ***
% End Save routing data ... (date=03/15 11:20:01, total cpu=0:00:00.9, real=0:00:01.0, peak res=3013.4M, current mem=3013.4M)
Saving property file route.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3439.6M) ***
#Saving pin access data to file route.enc.dat/core.apa ...
#
% Begin Save power constraints data ... (date=03/15 11:20:03, mem=3013.4M)
% End Save power constraints data ... (date=03/15 11:20:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=3013.4M, current mem=3013.4M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/15 11:20:05, total cpu=0:00:06.3, real=0:00:08.0, peak res=3013.5M, current mem=3013.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.99MB/4626.28MB/3279.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.99MB/4626.28MB/3279.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.99MB/4626.28MB/3279.48MB)

Begin Processing Signal Activity


Starting Activity Propagation
2022-Mar-15 14:03:48 (2022-Mar-15 21:03:48 GMT)
2022-Mar-15 14:03:48 (2022-Mar-15 21:03:48 GMT): 10%
2022-Mar-15 14:03:49 (2022-Mar-15 21:03:49 GMT): 20%

Finished Activity Propagation
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3018.01MB/4626.28MB/3279.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT)
 ... Calculating switching power
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT): 10%
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT): 20%
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT): 30%
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT): 40%
2022-Mar-15 14:03:50 (2022-Mar-15 21:03:50 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 14:03:51 (2022-Mar-15 21:03:51 GMT): 60%
2022-Mar-15 14:03:52 (2022-Mar-15 21:03:52 GMT): 70%
2022-Mar-15 14:03:53 (2022-Mar-15 21:03:53 GMT): 80%
2022-Mar-15 14:03:54 (2022-Mar-15 21:03:54 GMT): 90%

Finished Calculating power
2022-Mar-15 14:03:54 (2022-Mar-15 21:03:54 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.04124921 	   65.4554%
Total Switching Power:      80.57149384 	   33.1602%
Total Leakage Power:         3.36384091 	    1.3844%
Total Power:               242.97658308
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3043.03MB/4650.78MB/3279.48MB)


Output file is .//core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
couldn't read file "outputGen.tcl": no such file or directory
<CMD> selectInst FILLER__5_378
<CMD> deselectAll
<CMD> selectInst FILLER__5_589
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> fit
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> streamOut core.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          59488

Ports/Pins                           331
    metal layer M3                   331

Nets                              634016
    metal layer M1                 12762
    metal layer M2                348012
    metal layer M3                197763
    metal layer M4                 60906
    metal layer M5                 12863
    metal layer M6                   829
    metal layer M7                   621
    metal layer M8                   260

    Via Instances                 384388

Special Nets                          28
    metal layer M1                     4
    metal layer M2                     4
    metal layer M4                    20

    Via Instances                    128

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               59624
    metal layer M1                  3454
    metal layer M2                 40459
    metal layer M3                 14436
    metal layer M4                  1020
    metal layer M5                   225
    metal layer M6                    23
    metal layer M7                     5
    metal layer M8                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Tue Mar 15 14:39:10 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Tue Mar 15 14:39:12 2022 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.mmmcn1HygI/modes/CON/CON.sdc' ...
Current (total cpu=7:51:36, real=16:01:22, peak res=3400.8M, current mem=2729.0M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2739.4M, current mem=2739.4M)
Current (total cpu=7:51:36, real=16:01:22, peak res=3400.8M, current mem=2739.4M)
Reading latency file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.mmmcn1HygI/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=3350.47 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3382.31)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7fb3d4c3f630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7fb3d96a123a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7fb3d884a0ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7fb3d8852954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7fb3d96a0897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fb3d4057555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 22 (Thread 0x7fb3d03ed700 (LWP 9069)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 21 (Thread 0x7fb3c8b61700 (LWP 9070)):
#0  0x00007fb3d4c3e9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7fb3c8360700 (LWP 9071)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7fb3c7b5f700 (LWP 9074)):
#0  0x00007fb3d4c3ee9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7fb3c6956700 (LWP 9076)):
#0  0x00007fb3d40fa9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fb3d40fa894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fb3c5d3d700 (LWP 9103)):
#0  0x00007fb3d4128ddd in poll () from /lib64/libc.so.6
#1  0x00007fb3d5b33022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fb3d5b34c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fb3c5d92a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fb3bf679700 (LWP 9104)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fb3bee78700 (LWP 9105)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fb3be677700 (LWP 9106)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fb3bde76700 (LWP 9107)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fb3bd675700 (LWP 9108)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fb3bce74700 (LWP 9109)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fb3bc673700 (LWP 9110)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fb3bbe72700 (LWP 9111)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fb3babe1700 (LWP 9139)):
#0  0x00007fb3d4c3f3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fb3a391b700 (LWP 9344)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3d866dfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fb3d82b9e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fb3979f9700 (LWP 9481)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fb3981fa700 (LWP 9484)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fb3989fb700 (LWP 9489)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fb3991fc700 (LWP 9492)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fb37a11f700 (LWP 13833)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fb3ddc04400 (LWP 8994)):
#0  0x00007fb3d40fa659 in waitpid () from /lib64/libc.so.6
#1  0x00007fb3d4077f62 in do_system () from /lib64/libc.so.6
#2  0x00007fb3d4078311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fb3d96a123a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fb3d884a0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fb3d8852954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fb3d96a0897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 13833]
[New LWP 9492]
[New LWP 9489]
[New LWP 9484]
[New LWP 9481]
[New LWP 9344]
[New LWP 9139]
[New LWP 9111]
[New LWP 9110]
[New LWP 9109]
[New LWP 9108]
[New LWP 9107]
[New LWP 9106]
[New LWP 9105]
[New LWP 9104]
[New LWP 9103]
[New LWP 9076]
[New LWP 9074]
[New LWP 9071]
[New LWP 9070]
[New LWP 9069]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007fb3d40fa659 in waitpid () from /lib64/libc.so.6

Thread 22 (Thread 0x7fb3d03ed700 (LWP 9069)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 21 (Thread 0x7fb3c8b61700 (LWP 9070)):
#0  0x00007fb3d4c3e9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7fb3c8360700 (LWP 9071)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7fb3c7b5f700 (LWP 9074)):
#0  0x00007fb3d4c3ee9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7fb3c6956700 (LWP 9076)):
#0  0x00007fb3d40fa9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fb3d40fa894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fb3c5d3d700 (LWP 9103)):
#0  0x00007fb3d4128ddd in poll () from /lib64/libc.so.6
#1  0x00007fb3d5b33022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fb3d5b34c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fb3c5d92a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fb3bf679700 (LWP 9104)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fb3bee78700 (LWP 9105)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fb3be677700 (LWP 9106)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fb3bde76700 (LWP 9107)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fb3bd675700 (LWP 9108)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fb3bce74700 (LWP 9109)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fb3bc673700 (LWP 9110)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fb3bbe72700 (LWP 9111)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fb3babe1700 (LWP 9139)):
#0  0x00007fb3d4c3f3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fb3a391b700 (LWP 9344)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3d866dfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fb3d82b9e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fb3979f9700 (LWP 9481)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fb3981fa700 (LWP 9484)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fb3989fb700 (LWP 9489)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fb3991fc700 (LWP 9492)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fb37a11f700 (LWP 13833)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fb3ddc04400 (LWP 8994)):
#0  0x00007fb3d40fa659 in waitpid () from /lib64/libc.so.6
#1  0x00007fb3d4077f62 in do_system () from /lib64/libc.so.6
#2  0x00007fb3d4078311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fb3d96a123a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fb3d884a0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fb3d8852954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fb3d96a0897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 8994] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 8994) detached]

*** Memory Usage v#1 (Current mem = 3362.309M, initial mem = 283.785M) ***
*** Message Summary: 2670 warning(s), 6 error(s)

--- Ending "Innovus" (totcpu=7:51:40, real=16:02:06, mem=3362.3M) ---
