<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='93' type='1238'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='93'>// llvm.amdgcn.if</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4630' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4649' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='993' c='_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp' l='134' u='r' c='_ZN12_GLOBAL__N_121SIAnnotateControlFlow10initializeERN4llvm6ModuleERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4848' c='_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11815' c='_ZL9hasCFUserPKN4llvm5ValueERNS_11SmallPtrSetIS2_Lj16EEEj'/>
