
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3434385 heartbeat IPC: 2.91173 cumulative IPC: 2.91173 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3434385 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 107563897 heartbeat IPC: 0.0960343 cumulative IPC: 0.0960343 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 209252498 heartbeat IPC: 0.0983395 cumulative IPC: 0.0971732 (Simulation time: 0 hr 6 min 3 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312267668 heartbeat IPC: 0.0970731 cumulative IPC: 0.0971398 (Simulation time: 0 hr 8 min 34 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 412736081 heartbeat IPC: 0.0995338 cumulative IPC: 0.0977274 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 518773164 heartbeat IPC: 0.0943066 cumulative IPC: 0.0970236 (Simulation time: 0 hr 13 min 34 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 625967803 heartbeat IPC: 0.0932883 cumulative IPC: 0.0963804 (Simulation time: 0 hr 16 min 15 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 729113377 heartbeat IPC: 0.0969503 cumulative IPC: 0.0964614 (Simulation time: 0 hr 18 min 49 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 833315903 heartbeat IPC: 0.0959669 cumulative IPC: 0.0963993 (Simulation time: 0 hr 21 min 23 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 938341877 heartbeat IPC: 0.0952145 cumulative IPC: 0.0962662 (Simulation time: 0 hr 24 min 1 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1036011500 heartbeat IPC: 0.102386 cumulative IPC: 0.0968451 (Simulation time: 0 hr 26 min 27 sec) 
Finished CPU 0 instructions: 100000001 cycles: 1032577115 cumulative IPC: 0.0968451 (Simulation time: 0 hr 26 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0968451 instructions: 100000001 cycles: 1032577115
cpu0_DTLB TOTAL     ACCESS:   23826595  HIT:   14558141  MISS:    9268454
cpu0_DTLB LOAD      ACCESS:   20095713  HIT:   11355042  MISS:    8740671
cpu0_DTLB RFO       ACCESS:    3730882  HIT:    3203099  MISS:     527783
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.5255 cycles
cpu0_ITLB TOTAL     ACCESS:   12719164  HIT:   12719164  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12719164  HIT:   12719164  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268454  HIT:    7944873  MISS:    1323581
cpu0_STLB LOAD      ACCESS:    8740671  HIT:    7428194  MISS:    1312477
cpu0_STLB RFO       ACCESS:     527783  HIT:     516679  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 17.6133 cycles
cpu0_L1D TOTAL     ACCESS:   28026990  HIT:   16249672  MISS:   11777318
cpu0_L1D LOAD      ACCESS:   21728494  HIT:   10425328  MISS:   11303166
cpu0_L1D RFO       ACCESS:    4979263  HIT:    4680412  MISS:     298851
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319233  HIT:    1143932  MISS:     175301
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 240.321 cycles
cpu0_L2C TOTAL     ACCESS:   14262329  HIT:    5814900  MISS:    8447429
cpu0_L2C LOAD      ACCESS:   11302713  HIT:    3070214  MISS:    8232499
cpu0_L2C RFO       ACCESS:     298838  HIT:     121300  MISS:     177538
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2485477  HIT:    2484883  MISS:        594
cpu0_L2C TRANSLATION ACCESS:     175301  HIT:     138503  MISS:      36798
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 319.61 cycles
LLC TOTAL     ACCESS:   10355556  HIT:    4268490  MISS:    6087066
LLC LOAD      ACCESS:    8232499  HIT:    2968224  MISS:    5264275
LLC RFO       ACCESS:     177538  HIT:     103727  MISS:      73811
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1908721  HIT:    1168538  MISS:     740183
LLC TRANSLATION ACCESS:      36798  HIT:      28001  MISS:       8797
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 414.403 cycles
Insertion Distribution: 
	LOAD 235200 0 0 0 0 0 127264 5420560 
	RFO 15165 0 0 0 0 0 7744 58806 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 809655 
	 2 0 0 0 0 0 243 8876 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10184  ROW_BUFFER_MISS:    5335892
 DBUS AVG_CONGESTED_CYCLE:    3.93733
 WQ ROW_BUFFER_HIT:      35628  ROW_BUFFER_MISS:     931729  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 19.1405
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

