/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [10:0] _02_;
  reg [15:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire [30:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [21:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [35:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_91z;
  wire [5:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(_00_ | celloutsig_0_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z | celloutsig_1_9z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z[8] | celloutsig_0_9z[5]);
  assign celloutsig_0_30z = ~(celloutsig_0_10z | celloutsig_0_26z[3]);
  assign celloutsig_0_91z = { celloutsig_0_78z[25:23], celloutsig_0_10z, celloutsig_0_33z } + celloutsig_0_50z[10:0];
  assign celloutsig_1_5z = { in_data[125:116], celloutsig_1_4z } + { celloutsig_1_1z[5:2], celloutsig_1_2z };
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 7'h00;
    else _10_ <= in_data[75:69];
  assign { _01_[6:1], _00_ } = _10_;
  reg [5:0] _11_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 6'h00;
    else _11_ <= { celloutsig_0_51z[2], celloutsig_0_11z };
  assign out_data[37:32] = _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 16'h0000;
    else _03_ <= { celloutsig_0_5z[9:3], _01_[6:1], _00_, celloutsig_0_0z, celloutsig_0_2z };
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 5'h00;
    else _13_ <= celloutsig_0_16z[11:7];
  assign _02_[9:5] = _13_;
  assign celloutsig_0_27z = { celloutsig_0_16z[15], celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_25z } / { 1'h1, celloutsig_0_11z[3:0], celloutsig_0_9z, _01_[6:1], _00_, celloutsig_0_26z };
  assign celloutsig_0_0z = in_data[14:0] > in_data[37:23];
  assign celloutsig_1_6z = { celloutsig_1_1z[7:0], celloutsig_1_3z, celloutsig_1_3z } > { celloutsig_1_2z[5:2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_0z > celloutsig_1_2z[6:4];
  assign celloutsig_0_2z = { in_data[93:90], celloutsig_0_1z } && { celloutsig_0_1z[6:4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_2z[6:3] || in_data[140:137];
  assign celloutsig_0_23z = _02_[7:5] || celloutsig_0_19z[6:4];
  assign celloutsig_0_24z = _03_[10:8] || { celloutsig_0_1z[2:1], celloutsig_0_4z };
  assign celloutsig_0_41z = { celloutsig_0_35z[8:4], celloutsig_0_8z, celloutsig_0_30z } % { 1'h1, celloutsig_0_33z[2:0], celloutsig_0_29z };
  assign celloutsig_0_51z = celloutsig_0_19z[13:11] % { 1'h1, celloutsig_0_1z[8:7] };
  assign celloutsig_1_19z = { celloutsig_1_11z[5:4], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_14z } % { 1'h1, celloutsig_1_16z[2:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_6z ? { celloutsig_0_1z[17:16], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z } : celloutsig_0_5z[15:10];
  assign celloutsig_0_12z = celloutsig_0_9z[2] ? in_data[57:49] : { celloutsig_0_11z[3:1], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_2z = ~ { celloutsig_1_1z[4:1], celloutsig_1_0z };
  assign celloutsig_0_26z = ~ { celloutsig_0_15z[3:1], celloutsig_0_8z };
  assign celloutsig_0_78z = { _01_[2:1], _00_, celloutsig_0_2z, _01_[6:1], _00_, celloutsig_0_26z, _03_, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_7z } | { in_data[43:34], celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_20z = celloutsig_0_19z[22:12] | { in_data[20:16], celloutsig_0_9z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_2z, in_data[42:27], celloutsig_0_0z };
  assign celloutsig_0_8z = & celloutsig_0_5z[12:5];
  assign celloutsig_1_4z = & celloutsig_1_1z[7:3];
  assign celloutsig_1_15z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = | { _01_[4:1], _00_ };
  assign celloutsig_1_7z = | celloutsig_1_2z[6:1];
  assign celloutsig_1_14z = | { in_data[183:169], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:2] << celloutsig_1_2z[2:0];
  assign celloutsig_1_11z = in_data[140:135] << { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_15z[6:3], celloutsig_0_5z, celloutsig_0_9z } << { _03_[11:4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_20z[6:1], celloutsig_0_23z } <<< { celloutsig_0_19z[19], celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_0_35z = celloutsig_0_1z[18:7] <<< { in_data[50:40], celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z[17:0], celloutsig_0_0z } <<< { celloutsig_0_1z[18:1], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[184:182] <<< in_data[182:180];
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_5z } <<< { celloutsig_1_12z[8:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_5z[7:4], celloutsig_0_7z } <<< in_data[86:82];
  assign celloutsig_0_1z = in_data[65:47] <<< { in_data[35:19], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_12z[7:6], celloutsig_0_11z, celloutsig_0_6z } <<< { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_19z = { in_data[36:10], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z } <<< { celloutsig_0_16z[17:4], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_29z = celloutsig_0_5z[8:6] <<< { celloutsig_0_1z[17], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_45z = _02_[9:5] >>> _01_[5:1];
  assign celloutsig_1_12z = { in_data[103:101], celloutsig_1_2z } >>> { celloutsig_1_5z[6:1], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_25z = { celloutsig_0_1z[14:0], celloutsig_0_2z } >>> celloutsig_0_1z[16:1];
  assign celloutsig_0_50z = { in_data[26:20], celloutsig_0_45z } - { celloutsig_0_41z[2], celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[122:114] - in_data[132:124];
  assign _01_[0] = _00_;
  assign { _02_[10], _02_[4:0] } = { celloutsig_0_9z[5], celloutsig_0_11z };
  assign { out_data[128], out_data[109:96], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z };
endmodule
