=====
SETUP
-8.517
29.189
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3204_s0
19.765
20.224
address_15_s3
21.234
22.266
initialize/PSRAM_com/n587_s15
24.226
25.048
initialize/PSRAM_com/n587_s13
26.986
28.085
initialize/PSRAM_com/n587_s11
28.090
29.189
initialize/PSRAM_com/n553_s0
29.189
=====
SETUP
-7.600
28.273
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3204_s0
19.765
20.224
address_2_s2
22.055
23.154
initialize/PSRAM_com/n624_s17
24.134
24.956
initialize/PSRAM_com/n624_s14
25.761
26.822
initialize/PSRAM_com/n624_s10
27.241
28.273
initialize/PSRAM_com/n554_s0
28.273
=====
SETUP
-6.811
27.483
20.673
sys_clk_ibuf
18.519
19.503
UART1/read_psram_1_s4
19.765
20.224
read_write_1_s3
20.644
21.466
initialize/PSRAM_com/n862_s1
22.777
23.403
initialize/PSRAM_com/n505_s1
25.182
26.243
initialize/PSRAM_com/n505_s0
26.661
27.483
initialize/PSRAM_com/reading_s0
27.483
=====
SETUP
-6.788
27.461
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3204_s0
19.765
20.224
address_12_s2
21.091
21.913
initialize/PSRAM_com/n699_s8
22.403
23.435
initialize/PSRAM_com/n699_s5
23.925
24.986
initialize/PSRAM_com/n699_s2
25.405
26.031
initialize/PSRAM_com/n699_s0
26.835
27.461
initialize/PSRAM_com/n556_s0
27.461
=====
SETUP
-6.279
8.775
2.496
send_uart_s0
1.904
2.363
UART1/txCounter_1_s4
4.487
5.586
UART1/txState_1_s11
7.413
8.439
UART1/txState_1_s6
8.775
=====
SETUP
-6.205
26.877
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s1
21.047
22.146
initialize/PSRAM_com/n496_s1
23.450
24.272
initialize/PSRAM_com/n495_s1
24.289
25.350
initialize/PSRAM_com/n495_s0
25.778
26.877
initialize/PSRAM_com/counter_5_s0
26.877
=====
SETUP
-6.083
26.756
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s1
21.047
22.146
initialize/PSRAM_com/n496_s1
23.450
24.272
initialize/PSRAM_com/n500_s3
24.289
25.388
initialize/PSRAM_com/n500_s0
25.724
26.756
initialize/PSRAM_com/counter_0_s0
26.756
=====
SETUP
-5.920
26.592
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s1
21.047
22.146
initialize/PSRAM_com/n496_s1
23.450
24.272
initialize/PSRAM_com/n495_s1
24.289
25.350
initialize/PSRAM_com/n499_s0
25.770
26.592
initialize/PSRAM_com/counter_1_s0
26.592
=====
SETUP
-5.770
26.443
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3204_s0
19.765
20.224
address_5_s2
21.412
22.511
initialize/PSRAM_com/n661_s13
23.491
24.523
initialize/PSRAM_com/n661_s11
25.344
26.443
initialize/PSRAM_com/n555_s0
26.443
=====
SETUP
-5.732
26.404
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s1
21.047
22.146
initialize/PSRAM_com/n496_s1
23.450
24.272
initialize/PSRAM_com/n495_s1
24.289
25.350
initialize/PSRAM_com/n498_s0
25.778
26.404
initialize/PSRAM_com/counter_2_s0
26.404
=====
SETUP
-5.732
26.404
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s1
21.047
22.146
initialize/PSRAM_com/n496_s1
23.450
24.272
initialize/PSRAM_com/n495_s1
24.289
25.350
initialize/PSRAM_com/n497_s0
25.778
26.404
initialize/PSRAM_com/counter_3_s0
26.404
=====
SETUP
-5.716
8.212
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1681_s0
8.212
=====
SETUP
-5.716
8.212
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1679_s0
8.212
=====
SETUP
-5.251
7.747
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1682_s0
7.747
=====
SETUP
-5.225
7.721
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1680_s0
7.721
=====
SETUP
-5.225
7.721
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1678_s0
7.721
=====
SETUP
-5.034
25.707
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s1
21.047
22.146
initialize/PSRAM_com/n496_s1
23.450
24.252
initialize/PSRAM_com/n496_s0
24.675
25.707
initialize/PSRAM_com/counter_4_s0
25.707
=====
SETUP
-5.023
26.695
21.672
sys_clk_ibuf
18.519
19.503
UART1/read_psram_1_s4
19.765
20.224
read_write_1_s3
20.644
21.466
n111_s2
22.292
23.324
n727_s0
24.134
25.195
read_15_s0
26.695
=====
SETUP
-4.848
7.345
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1684_s0
7.345
=====
SETUP
-4.848
7.345
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2605_s0
5.416
6.218
UART1/n1683_s0
7.345
=====
SETUP
-4.749
7.246
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2893_s0
5.425
6.451
UART1/n1691_s0
7.246
=====
SETUP
-4.749
7.246
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2893_s0
5.425
6.451
UART1/n1689_s0
7.246
=====
SETUP
-4.749
7.246
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2893_s0
5.425
6.451
UART1/n1687_s0
7.246
=====
SETUP
-4.688
26.361
21.672
sys_clk_ibuf
18.519
19.503
UART1/read_psram_1_s4
19.765
20.224
read_write_1_s3
20.644
21.466
n111_s2
22.292
23.324
n727_s0
24.134
25.195
read_4_s0
26.361
=====
SETUP
-4.670
7.166
2.496
send_uart_s0
1.904
2.363
UART1/n2605_s3
2.864
3.896
UART1/n2893_s0
5.425
6.451
UART1/n1692_s0
7.166
=====
HOLD
-0.115
2.570
2.685
sys_clk_ibuf
0.000
0.844
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
1.029
1.362
gw_gao_inst_0/u_ao_top/n1119_s1
2.198
2.570
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
2.570
=====
HOLD
0.570
20.131
19.561
sys_clk_ibuf
18.519
19.365
gw_gao_inst_0/u_ao_top/rst_ao_syn_s0
19.561
19.894
gw_gao_inst_0/u_ao_top/rst_ao_s0
20.131
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_8_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_7_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_43_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_42_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_45_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_44_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_46_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_45_s0
3.226
=====
HOLD
0.590
2.450
1.860
initialize/qpi_on_s0
1.845
2.178
led_rgb_1_s1
2.450
=====
HOLD
0.708
20.268
19.561
sys_clk_ibuf
18.519
19.365
UART1/txByteCounter_7_s2
19.561
19.894
UART1/n1544_s12
19.896
20.268
UART1/txByteCounter_7_s2
20.268
=====
HOLD
0.708
20.268
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_11_s2
19.561
19.894
UART1/n1531_s22
19.896
20.268
UART1/txCounter_11_s2
20.268
=====
HOLD
0.708
20.268
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_24_s2
19.561
19.894
UART1/n1518_s21
19.896
20.268
UART1/txCounter_24_s2
20.268
=====
HOLD
0.708
20.268
19.561
sys_clk_ibuf
18.519
19.365
UART1/rxBitNumber_2_s1
19.561
19.894
UART1/n201_s13
19.896
20.268
UART1/rxBitNumber_2_s1
20.268
=====
HOLD
0.708
3.362
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/bit_count_0_s1
2.655
2.988
gw_gao_inst_0/u_ao_top/n611_s3
2.990
3.362
gw_gao_inst_0/u_ao_top/bit_count_0_s1
3.362
=====
HOLD
0.708
3.362
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/word_count_3_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_to_word_counter_3_s2
2.990
3.362
gw_gao_inst_0/u_ao_top/word_count_3_s0
3.362
=====
HOLD
0.708
3.362
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/word_count_5_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_to_word_counter_5_s2
2.990
3.362
gw_gao_inst_0/u_ao_top/word_count_5_s0
3.362
=====
HOLD
0.708
3.362
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/word_count_8_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_to_word_counter_8_s2
2.990
3.362
gw_gao_inst_0/u_ao_top/word_count_8_s0
3.362
=====
HOLD
0.708
2.553
1.845
initialize/timer_0_s1
1.845
2.178
initialize/n43_s3
2.181
2.553
initialize/timer_0_s1
2.553
=====
HOLD
0.708
8.516
7.808
initialize/PSRAM_com/data_write_9_s3
7.808
8.142
initialize/PSRAM_com/n208_s4
8.144
8.516
initialize/PSRAM_com/data_write_9_s3
8.516
=====
HOLD
0.708
8.516
7.808
initialize/PSRAM_com/data_write_14_s3
7.808
8.142
initialize/PSRAM_com/n203_s3
8.144
8.516
initialize/PSRAM_com/data_write_14_s3
8.516
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_0_s3
19.561
19.894
UART1/n1542_s17
19.898
20.270
UART1/txCounter_0_s3
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_2_s2
19.561
19.894
UART1/n1540_s21
19.898
20.270
UART1/txCounter_2_s2
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_7_s2
19.561
19.894
UART1/n1535_s21
19.898
20.270
UART1/txCounter_7_s2
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_13_s2
19.561
19.894
UART1/n1529_s22
19.898
20.270
UART1/txCounter_13_s2
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_16_s2
19.561
19.894
UART1/n1526_s21
19.898
20.270
UART1/txCounter_16_s2
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_19_s2
19.561
19.894
UART1/n1523_s23
19.898
20.270
UART1/txCounter_19_s2
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txCounter_20_s2
19.561
19.894
UART1/n1522_s21
19.898
20.270
UART1/txCounter_20_s2
20.270
