
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000015c  00800200  000018b6  0000194a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000021  0080035c  0080035c  00001aa6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001aa6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001b04  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000270  00000000  00000000  00001b44  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002c08  00000000  00000000  00001db4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b21  00000000  00000000  000049bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000015d9  00000000  00000000  000064dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000063c  00000000  00000000  00007ab8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a68  00000000  00000000  000080f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000012d8  00000000  00000000  00008b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  00009e34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	f0 c1       	rjmp	.+992    	; 0x3ee <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	19 c4       	rjmp	.+2098   	; 0x870 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fa c4       	rjmp	.+2548   	; 0xa92 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	67 05       	cpc	r22, r7
      e6:	b9 05       	cpc	r27, r9
      e8:	b9 05       	cpc	r27, r9
      ea:	b9 05       	cpc	r27, r9
      ec:	b9 05       	cpc	r27, r9
      ee:	b9 05       	cpc	r27, r9
      f0:	b9 05       	cpc	r27, r9
      f2:	b9 05       	cpc	r27, r9
      f4:	67 05       	cpc	r22, r7
      f6:	b9 05       	cpc	r27, r9
      f8:	b9 05       	cpc	r27, r9
      fa:	b9 05       	cpc	r27, r9
      fc:	b9 05       	cpc	r27, r9
      fe:	b9 05       	cpc	r27, r9
     100:	b9 05       	cpc	r27, r9
     102:	b9 05       	cpc	r27, r9
     104:	69 05       	cpc	r22, r9
     106:	b9 05       	cpc	r27, r9
     108:	b9 05       	cpc	r27, r9
     10a:	b9 05       	cpc	r27, r9
     10c:	b9 05       	cpc	r27, r9
     10e:	b9 05       	cpc	r27, r9
     110:	b9 05       	cpc	r27, r9
     112:	b9 05       	cpc	r27, r9
     114:	b9 05       	cpc	r27, r9
     116:	b9 05       	cpc	r27, r9
     118:	b9 05       	cpc	r27, r9
     11a:	b9 05       	cpc	r27, r9
     11c:	b9 05       	cpc	r27, r9
     11e:	b9 05       	cpc	r27, r9
     120:	b9 05       	cpc	r27, r9
     122:	b9 05       	cpc	r27, r9
     124:	69 05       	cpc	r22, r9
     126:	b9 05       	cpc	r27, r9
     128:	b9 05       	cpc	r27, r9
     12a:	b9 05       	cpc	r27, r9
     12c:	b9 05       	cpc	r27, r9
     12e:	b9 05       	cpc	r27, r9
     130:	b9 05       	cpc	r27, r9
     132:	b9 05       	cpc	r27, r9
     134:	b9 05       	cpc	r27, r9
     136:	b9 05       	cpc	r27, r9
     138:	b9 05       	cpc	r27, r9
     13a:	b9 05       	cpc	r27, r9
     13c:	b9 05       	cpc	r27, r9
     13e:	b9 05       	cpc	r27, r9
     140:	b9 05       	cpc	r27, r9
     142:	b9 05       	cpc	r27, r9
     144:	b5 05       	cpc	r27, r5
     146:	b9 05       	cpc	r27, r9
     148:	b9 05       	cpc	r27, r9
     14a:	b9 05       	cpc	r27, r9
     14c:	b9 05       	cpc	r27, r9
     14e:	b9 05       	cpc	r27, r9
     150:	b9 05       	cpc	r27, r9
     152:	b9 05       	cpc	r27, r9
     154:	92 05       	cpc	r25, r2
     156:	b9 05       	cpc	r27, r9
     158:	b9 05       	cpc	r27, r9
     15a:	b9 05       	cpc	r27, r9
     15c:	b9 05       	cpc	r27, r9
     15e:	b9 05       	cpc	r27, r9
     160:	b9 05       	cpc	r27, r9
     162:	b9 05       	cpc	r27, r9
     164:	b9 05       	cpc	r27, r9
     166:	b9 05       	cpc	r27, r9
     168:	b9 05       	cpc	r27, r9
     16a:	b9 05       	cpc	r27, r9
     16c:	b9 05       	cpc	r27, r9
     16e:	b9 05       	cpc	r27, r9
     170:	b9 05       	cpc	r27, r9
     172:	b9 05       	cpc	r27, r9
     174:	86 05       	cpc	r24, r6
     176:	b9 05       	cpc	r27, r9
     178:	b9 05       	cpc	r27, r9
     17a:	b9 05       	cpc	r27, r9
     17c:	b9 05       	cpc	r27, r9
     17e:	b9 05       	cpc	r27, r9
     180:	b9 05       	cpc	r27, r9
     182:	b9 05       	cpc	r27, r9
     184:	a4 05       	cpc	r26, r4

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 eb       	ldi	r30, 0xB6	; 182
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 35       	cpi	r26, 0x5C	; 92
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac e5       	ldi	r26, 0x5C	; 92
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 37       	cpi	r26, 0x7D	; 125
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	91 d1       	rcall	.+802    	; 0x4e4 <main>
     1c2:	0c 94 59 0c 	jmp	0x18b2	; 0x18b2 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "adc.h"

void ADC_init( void )
{
	// Enable ADC and set prescaler to 128
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 68       	ori	r24, 0x87	; 135
     1d0:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADIF);
     1d2:	80 81       	ld	r24, Z
     1d4:	8f 7e       	andi	r24, 0xEF	; 239
     1d6:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADIE);
     1d8:	80 81       	ld	r24, Z
     1da:	87 7f       	andi	r24, 0xF7	; 247
     1dc:	80 83       	st	Z, r24
	//ADCSRB &= ~(1 << MUX0); 
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     1de:	ac e7       	ldi	r26, 0x7C	; 124
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	8c 91       	ld	r24, X
     1e4:	80 66       	ori	r24, 0x60	; 96
     1e6:	8c 93       	st	X, r24
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	printf("adc value is %d \n\r", ADCH);
     1ee:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     1f2:	1f 92       	push	r1
     1f4:	8f 93       	push	r24
     1f6:	89 e0       	ldi	r24, 0x09	; 9
     1f8:	92 e0       	ldi	r25, 0x02	; 2
     1fa:	9f 93       	push	r25
     1fc:	8f 93       	push	r24
     1fe:	5e d7       	rcall	.+3772   	; 0x10bc <printf>
     200:	0f 90       	pop	r0
     202:	0f 90       	pop	r0
     204:	0f 90       	pop	r0
     206:	0f 90       	pop	r0
     208:	08 95       	ret

0000020a <ADC_read>:
}

uint8_t ADC_read( void )
{
     20a:	cf 93       	push	r28
     20c:	df 93       	push	r29
	
	
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     20e:	ea e7       	ldi	r30, 0x7A	; 122
     210:	f0 e0       	ldi	r31, 0x00	; 0
     212:	80 81       	ld	r24, Z
     214:	80 64       	ori	r24, 0x40	; 64
     216:	80 83       	st	Z, r24
	
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     218:	80 81       	ld	r24, Z
     21a:	86 fd       	sbrc	r24, 6
     21c:	fd cf       	rjmp	.-6      	; 0x218 <ADC_read+0xe>
	
	// Read converted data
	printf("adc value is %d \n\r", ADCH);
     21e:	c9 e7       	ldi	r28, 0x79	; 121
     220:	d0 e0       	ldi	r29, 0x00	; 0
     222:	88 81       	ld	r24, Y
     224:	1f 92       	push	r1
     226:	8f 93       	push	r24
     228:	89 e0       	ldi	r24, 0x09	; 9
     22a:	92 e0       	ldi	r25, 0x02	; 2
     22c:	9f 93       	push	r25
     22e:	8f 93       	push	r24
     230:	45 d7       	rcall	.+3722   	; 0x10bc <printf>
	return ADCH;
     232:	88 81       	ld	r24, Y
     234:	0f 90       	pop	r0
     236:	0f 90       	pop	r0
     238:	0f 90       	pop	r0
     23a:	0f 90       	pop	r0
     23c:	df 91       	pop	r29
     23e:	cf 91       	pop	r28
     240:	08 95       	ret

00000242 <CAN_init>:
			return -1;
		}
	}
	
	return 0;
}
     242:	cf 93       	push	r28
     244:	df 93       	push	r29
     246:	0f d2       	rcall	.+1054   	; 0x666 <MCP_init>
     248:	48 e6       	ldi	r20, 0x68	; 104
     24a:	60 e6       	ldi	r22, 0x60	; 96
     24c:	80 e6       	ldi	r24, 0x60	; 96
     24e:	24 d2       	rcall	.+1096   	; 0x698 <MCP_bit_modify>
     250:	41 e0       	ldi	r20, 0x01	; 1
     252:	63 e0       	ldi	r22, 0x03	; 3
     254:	8b e2       	ldi	r24, 0x2B	; 43
     256:	20 d2       	rcall	.+1088   	; 0x698 <MCP_bit_modify>
     258:	40 e0       	ldi	r20, 0x00	; 0
     25a:	60 ee       	ldi	r22, 0xE0	; 224
     25c:	8f e0       	ldi	r24, 0x0F	; 15
     25e:	1c d2       	rcall	.+1080   	; 0x698 <MCP_bit_modify>
     260:	8e e0       	ldi	r24, 0x0E	; 14
     262:	ef d1       	rcall	.+990    	; 0x642 <MCP_read>
     264:	1f 92       	push	r1
     266:	8f 93       	push	r24
     268:	cc e1       	ldi	r28, 0x1C	; 28
     26a:	d2 e0       	ldi	r29, 0x02	; 2
     26c:	df 93       	push	r29
     26e:	cf 93       	push	r28
     270:	25 d7       	rcall	.+3658   	; 0x10bc <printf>
     272:	8c e2       	ldi	r24, 0x2C	; 44
     274:	e6 d1       	rcall	.+972    	; 0x642 <MCP_read>
     276:	1f 92       	push	r1
     278:	8f 93       	push	r24
     27a:	df 93       	push	r29
     27c:	cf 93       	push	r28
     27e:	1e d7       	rcall	.+3644   	; 0x10bc <printf>
     280:	8d e2       	ldi	r24, 0x2D	; 45
     282:	df d1       	rcall	.+958    	; 0x642 <MCP_read>
     284:	1f 92       	push	r1
     286:	8f 93       	push	r24
     288:	81 e3       	ldi	r24, 0x31	; 49
     28a:	92 e0       	ldi	r25, 0x02	; 2
     28c:	9f 93       	push	r25
     28e:	8f 93       	push	r24
     290:	15 d7       	rcall	.+3626   	; 0x10bc <printf>
     292:	8e e0       	ldi	r24, 0x0E	; 14
     294:	d6 d1       	rcall	.+940    	; 0x642 <MCP_read>
     296:	80 7e       	andi	r24, 0xE0	; 224
     298:	2d b7       	in	r18, 0x3d	; 61
     29a:	3e b7       	in	r19, 0x3e	; 62
     29c:	24 5f       	subi	r18, 0xF4	; 244
     29e:	3f 4f       	sbci	r19, 0xFF	; 255
     2a0:	0f b6       	in	r0, 0x3f	; 63
     2a2:	f8 94       	cli
     2a4:	3e bf       	out	0x3e, r19	; 62
     2a6:	0f be       	out	0x3f, r0	; 63
     2a8:	2d bf       	out	0x3d, r18	; 61
     2aa:	88 23       	and	r24, r24
     2ac:	51 f0       	breq	.+20     	; 0x2c2 <CAN_init+0x80>
     2ae:	89 e4       	ldi	r24, 0x49	; 73
     2b0:	92 e0       	ldi	r25, 0x02	; 2
     2b2:	9f 93       	push	r25
     2b4:	8f 93       	push	r24
     2b6:	02 d7       	rcall	.+3588   	; 0x10bc <printf>
     2b8:	0f 90       	pop	r0
     2ba:	0f 90       	pop	r0
     2bc:	81 e0       	ldi	r24, 0x01	; 1
     2be:	90 e0       	ldi	r25, 0x00	; 0
     2c0:	02 c0       	rjmp	.+4      	; 0x2c6 <CAN_init+0x84>
     2c2:	80 e0       	ldi	r24, 0x00	; 0
     2c4:	90 e0       	ldi	r25, 0x00	; 0
     2c6:	df 91       	pop	r29
     2c8:	cf 91       	pop	r28
     2ca:	08 95       	ret

000002cc <CAN_int_vect>:
	}
}

 int CAN_int_vect(void) {
 	//Clear interrupt flag
  	MCP_bit_modify(MCP_CANINTF, MCP_RXF0SIDL, MCP_RXF0SIDH);
     2cc:	40 e0       	ldi	r20, 0x00	; 0
     2ce:	61 e0       	ldi	r22, 0x01	; 1
     2d0:	8c e2       	ldi	r24, 0x2C	; 44
     2d2:	e2 d1       	rcall	.+964    	; 0x698 <MCP_bit_modify>
  	rx_flag = 1;
     2d4:	81 e0       	ldi	r24, 0x01	; 1
     2d6:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <__data_end>
 	return 0;
 }
     2da:	80 e0       	ldi	r24, 0x00	; 0
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	08 95       	ret

000002e0 <CAN_data_receive>:



can_msg CAN_data_receive(void) {
     2e0:	9f 92       	push	r9
     2e2:	af 92       	push	r10
     2e4:	bf 92       	push	r11
     2e6:	cf 92       	push	r12
     2e8:	df 92       	push	r13
     2ea:	ef 92       	push	r14
     2ec:	ff 92       	push	r15
     2ee:	0f 93       	push	r16
     2f0:	1f 93       	push	r17
     2f2:	cf 93       	push	r28
     2f4:	df 93       	push	r29
     2f6:	cd b7       	in	r28, 0x3d	; 61
     2f8:	de b7       	in	r29, 0x3e	; 62
     2fa:	2b 97       	sbiw	r28, 0x0b	; 11
     2fc:	0f b6       	in	r0, 0x3f	; 63
     2fe:	f8 94       	cli
     300:	de bf       	out	0x3e, r29	; 62
     302:	0f be       	out	0x3f, r0	; 63
     304:	cd bf       	out	0x3d, r28	; 61
     306:	6c 01       	movw	r12, r24
	printf("asdfassdf\n\r");
     308:	2d e6       	ldi	r18, 0x6D	; 109
     30a:	32 e0       	ldi	r19, 0x02	; 2
     30c:	3f 93       	push	r19
     30e:	2f 93       	push	r18
     310:	d5 d6       	rcall	.+3498   	; 0x10bc <printf>
	uint8_t i=0;
	can_msg message;
	
	//Check if RX buffer has a message
	printf("RX: %d\n\r", rx_flag);
     312:	90 91 5c 03 	lds	r25, 0x035C	; 0x80035c <__data_end>
     316:	1f 92       	push	r1
     318:	9f 93       	push	r25
     31a:	29 e7       	ldi	r18, 0x79	; 121
     31c:	32 e0       	ldi	r19, 0x02	; 2
     31e:	3f 93       	push	r19
     320:	2f 93       	push	r18
     322:	cc d6       	rcall	.+3480   	; 0x10bc <printf>
	if (rx_flag == 1 ) {
     324:	90 91 5c 03 	lds	r25, 0x035C	; 0x80035c <__data_end>
     328:	0f 90       	pop	r0
     32a:	0f 90       	pop	r0
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
     334:	91 30       	cpi	r25, 0x01	; 1
     336:	09 f0       	breq	.+2      	; 0x33a <CAN_data_receive+0x5a>
     338:	3c c0       	rjmp	.+120    	; 0x3b2 <CAN_data_receive+0xd2>
		printf("LESER\n\r");
     33a:	82 e8       	ldi	r24, 0x82	; 130
     33c:	92 e0       	ldi	r25, 0x02	; 2
     33e:	9f 93       	push	r25
     340:	8f 93       	push	r24
     342:	bc d6       	rcall	.+3448   	; 0x10bc <printf>
		//Get message id
		message.id  = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
     344:	81 e6       	ldi	r24, 0x61	; 97
     346:	7d d1       	rcall	.+762    	; 0x642 <MCP_read>
     348:	a8 2e       	mov	r10, r24
     34a:	82 e6       	ldi	r24, 0x62	; 98
     34c:	7a d1       	rcall	.+756    	; 0x642 <MCP_read>
     34e:	82 95       	swap	r24
     350:	86 95       	lsr	r24
     352:	87 70       	andi	r24, 0x07	; 7
     354:	b1 2c       	mov	r11, r1
     356:	aa 0c       	add	r10, r10
     358:	bb 1c       	adc	r11, r11
     35a:	aa 0c       	add	r10, r10
     35c:	bb 1c       	adc	r11, r11
     35e:	aa 0c       	add	r10, r10
     360:	bb 1c       	adc	r11, r11
     362:	a8 2a       	or	r10, r24
		
		//Get message length
		//message.length = (MCP_CANCTRL) & (MCP_read(MCP_RXB0DLC));
		message.length = (MCP_read(MCP_RXB0CTRL+5) & 0x0F);
     364:	85 e6       	ldi	r24, 0x65	; 101
     366:	6d d1       	rcall	.+730    	; 0x642 <MCP_read>
     368:	08 2f       	mov	r16, r24
     36a:	0f 70       	andi	r16, 0x0F	; 15
		printf("len %d\n\r", message.length);
     36c:	1f 92       	push	r1
     36e:	0f 93       	push	r16
     370:	8a e8       	ldi	r24, 0x8A	; 138
     372:	92 e0       	ldi	r25, 0x02	; 2
     374:	9f 93       	push	r25
     376:	8f 93       	push	r24
     378:	a1 d6       	rcall	.+3394   	; 0x10bc <printf>
		
		//Get message data
		for(i = 0; i < message.length; i++) {
     37a:	0f 90       	pop	r0
     37c:	0f 90       	pop	r0
     37e:	0f 90       	pop	r0
     380:	0f 90       	pop	r0
     382:	0f 90       	pop	r0
     384:	0f 90       	pop	r0
     386:	00 23       	and	r16, r16
     388:	91 f0       	breq	.+36     	; 0x3ae <CAN_data_receive+0xce>
     38a:	7e 01       	movw	r14, r28
     38c:	84 e0       	ldi	r24, 0x04	; 4
     38e:	e8 0e       	add	r14, r24
     390:	f1 1c       	adc	r15, r1
     392:	0f 2e       	mov	r0, r31
     394:	f6 e6       	ldi	r31, 0x66	; 102
     396:	9f 2e       	mov	r9, r31
     398:	f0 2d       	mov	r31, r0
     39a:	90 0e       	add	r9, r16
     39c:	16 e6       	ldi	r17, 0x66	; 102
			message.data[i] = MCP_read(MCP_RXB0D0 + i);
     39e:	81 2f       	mov	r24, r17
     3a0:	50 d1       	rcall	.+672    	; 0x642 <MCP_read>
     3a2:	f7 01       	movw	r30, r14
     3a4:	81 93       	st	Z+, r24
     3a6:	7f 01       	movw	r14, r30
     3a8:	1f 5f       	subi	r17, 0xFF	; 255
		//message.length = (MCP_CANCTRL) & (MCP_read(MCP_RXB0DLC));
		message.length = (MCP_read(MCP_RXB0CTRL+5) & 0x0F);
		printf("len %d\n\r", message.length);
		
		//Get message data
		for(i = 0; i < message.length; i++) {
     3aa:	19 11       	cpse	r17, r9
     3ac:	f8 cf       	rjmp	.-16     	; 0x39e <CAN_data_receive+0xbe>
			message.data[i] = MCP_read(MCP_RXB0D0 + i);
		}

		
		//Clear interrupt flag
		rx_flag = 0;
     3ae:	10 92 5c 03 	sts	0x035C, r1	; 0x80035c <__data_end>
		//} else {
		//Message not received
		//message.id = -1;
	//}
	
	return message;
     3b2:	ba 82       	std	Y+2, r11	; 0x02
     3b4:	a9 82       	std	Y+1, r10	; 0x01
     3b6:	0b 83       	std	Y+3, r16	; 0x03
     3b8:	8b e0       	ldi	r24, 0x0B	; 11
     3ba:	fe 01       	movw	r30, r28
     3bc:	31 96       	adiw	r30, 0x01	; 1
     3be:	d6 01       	movw	r26, r12
     3c0:	01 90       	ld	r0, Z+
     3c2:	0d 92       	st	X+, r0
     3c4:	8a 95       	dec	r24
     3c6:	e1 f7       	brne	.-8      	; 0x3c0 <CAN_data_receive+0xe0>
}
     3c8:	c6 01       	movw	r24, r12
     3ca:	2b 96       	adiw	r28, 0x0b	; 11
     3cc:	0f b6       	in	r0, 0x3f	; 63
     3ce:	f8 94       	cli
     3d0:	de bf       	out	0x3e, r29	; 62
     3d2:	0f be       	out	0x3f, r0	; 63
     3d4:	cd bf       	out	0x3d, r28	; 61
     3d6:	df 91       	pop	r29
     3d8:	cf 91       	pop	r28
     3da:	1f 91       	pop	r17
     3dc:	0f 91       	pop	r16
     3de:	ff 90       	pop	r15
     3e0:	ef 90       	pop	r14
     3e2:	df 90       	pop	r13
     3e4:	cf 90       	pop	r12
     3e6:	bf 90       	pop	r11
     3e8:	af 90       	pop	r10
     3ea:	9f 90       	pop	r9
     3ec:	08 95       	ret

000003ee <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect){
     3ee:	1f 92       	push	r1
     3f0:	0f 92       	push	r0
     3f2:	0f b6       	in	r0, 0x3f	; 63
     3f4:	0f 92       	push	r0
     3f6:	11 24       	eor	r1, r1
     3f8:	0b b6       	in	r0, 0x3b	; 59
     3fa:	0f 92       	push	r0
     3fc:	2f 93       	push	r18
     3fe:	3f 93       	push	r19
     400:	4f 93       	push	r20
     402:	5f 93       	push	r21
     404:	6f 93       	push	r22
     406:	7f 93       	push	r23
     408:	8f 93       	push	r24
     40a:	9f 93       	push	r25
     40c:	af 93       	push	r26
     40e:	bf 93       	push	r27
     410:	ef 93       	push	r30
     412:	ff 93       	push	r31
//	_delay_ms(10);
	CAN_int_vect();
     414:	5b df       	rcall	.-330    	; 0x2cc <CAN_int_vect>
 //  printf("INTERRUPT\r\n");
 	uint8_t interrupt = MCP_read(MCP_CANINTF);
     416:	8c e2       	ldi	r24, 0x2C	; 44
     418:	14 d1       	rcall	.+552    	; 0x642 <MCP_read>
// 
	if (interrupt & MCP_RX0IF){
     41a:	80 ff       	sbrs	r24, 0
     41c:	08 c0       	rjmp	.+16     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
		rx_flag = 1;
     41e:	81 e0       	ldi	r24, 0x01	; 1
     420:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <__data_end>
		//clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     424:	40 e0       	ldi	r20, 0x00	; 0
     426:	61 e0       	ldi	r22, 0x01	; 1
     428:	8c e2       	ldi	r24, 0x2C	; 44
     42a:	36 d1       	rcall	.+620    	; 0x698 <MCP_bit_modify>
     42c:	09 c0       	rjmp	.+18     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
	}
	else if (interrupt & MCP_RX1IF){
     42e:	81 ff       	sbrs	r24, 1
     430:	07 c0       	rjmp	.+14     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
		rx_flag = 1;
     432:	81 e0       	ldi	r24, 0x01	; 1
     434:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <__data_end>
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     438:	40 e0       	ldi	r20, 0x00	; 0
     43a:	62 e0       	ldi	r22, 0x02	; 2
     43c:	8c e2       	ldi	r24, 0x2C	; 44
     43e:	2c d1       	rcall	.+600    	; 0x698 <MCP_bit_modify>
	}
}
     440:	ff 91       	pop	r31
     442:	ef 91       	pop	r30
     444:	bf 91       	pop	r27
     446:	af 91       	pop	r26
     448:	9f 91       	pop	r25
     44a:	8f 91       	pop	r24
     44c:	7f 91       	pop	r23
     44e:	6f 91       	pop	r22
     450:	5f 91       	pop	r21
     452:	4f 91       	pop	r20
     454:	3f 91       	pop	r19
     456:	2f 91       	pop	r18
     458:	0f 90       	pop	r0
     45a:	0b be       	out	0x3b, r0	; 59
     45c:	0f 90       	pop	r0
     45e:	0f be       	out	0x3f, r0	; 63
     460:	0f 90       	pop	r0
     462:	1f 90       	pop	r1
     464:	18 95       	reti

00000466 <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     466:	78 94       	sei
	TWI_Master_Initialise();
     468:	dd c2       	rjmp	.+1466   	; 0xa24 <TWI_Master_Initialise>
     46a:	08 95       	ret

0000046c <DAC_send>:
}

void DAC_send(uint8_t data) {
     46c:	cf 93       	push	r28
     46e:	df 93       	push	r29
     470:	00 d0       	rcall	.+0      	; 0x472 <DAC_send+0x6>
     472:	cd b7       	in	r28, 0x3d	; 61
     474:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     476:	9e e5       	ldi	r25, 0x5E	; 94
     478:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     47a:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     47c:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     47e:	63 e0       	ldi	r22, 0x03	; 3
     480:	ce 01       	movw	r24, r28
     482:	01 96       	adiw	r24, 0x01	; 1
     484:	d9 d2       	rcall	.+1458   	; 0xa38 <TWI_Start_Transceiver_With_Data>
     486:	0f 90       	pop	r0
     488:	0f 90       	pop	r0
     48a:	0f 90       	pop	r0
     48c:	df 91       	pop	r29
     48e:	cf 91       	pop	r28
     490:	08 95       	ret

00000492 <IR_read>:

#include "ir.h"
#include "adc.h"

uint8_t IR_read( void )
{
     492:	cf 93       	push	r28
     494:	df 93       	push	r29
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
     496:	b9 de       	rcall	.-654    	; 0x20a <ADC_read>
     498:	ed e5       	ldi	r30, 0x5D	; 93
     49a:	f3 e0       	ldi	r31, 0x03	; 3
     49c:	80 83       	st	Z, r24
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     49e:	93 81       	ldd	r25, Z+3	; 0x03
		if (i != 0){
			values[i] = values[i - 1];
     4a0:	c2 81       	ldd	r28, Z+2	; 0x02
     4a2:	c3 83       	std	Z+3, r28	; 0x03
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     4a4:	d0 e0       	ldi	r29, 0x00	; 0
     4a6:	c9 0f       	add	r28, r25
     4a8:	d1 1d       	adc	r29, r1
		if (i != 0){
			values[i] = values[i - 1];
     4aa:	91 81       	ldd	r25, Z+1	; 0x01
     4ac:	92 83       	std	Z+2, r25	; 0x02
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     4ae:	c9 0f       	add	r28, r25
     4b0:	d1 1d       	adc	r29, r1
		if (i != 0){
			values[i] = values[i - 1];
     4b2:	81 83       	std	Z+1, r24	; 0x01
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     4b4:	c8 0f       	add	r28, r24
     4b6:	d1 1d       	adc	r29, r1
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
     4b8:	dd 23       	and	r29, r29
     4ba:	0c f4       	brge	.+2      	; 0x4be <IR_read+0x2c>
     4bc:	23 96       	adiw	r28, 0x03	; 3
     4be:	d5 95       	asr	r29
     4c0:	c7 95       	ror	r28
     4c2:	d5 95       	asr	r29
     4c4:	c7 95       	ror	r28
	printf("dfad %d \n\r",avg);
     4c6:	df 93       	push	r29
     4c8:	cf 93       	push	r28
     4ca:	83 e9       	ldi	r24, 0x93	; 147
     4cc:	92 e0       	ldi	r25, 0x02	; 2
     4ce:	9f 93       	push	r25
     4d0:	8f 93       	push	r24
     4d2:	f4 d5       	rcall	.+3048   	; 0x10bc <printf>
	return avg;
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	0f 90       	pop	r0
     4dc:	8c 2f       	mov	r24, r28
     4de:	df 91       	pop	r29
     4e0:	cf 91       	pop	r28
     4e2:	08 95       	ret

000004e4 <main>:
	int ir_val;
	int prev_ir_val = 0;
	uint8_t slider_left;
	int16_t ref = 1000;

    int main(void){
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29
     4e8:	cd b7       	in	r28, 0x3d	; 61
     4ea:	de b7       	in	r29, 0x3e	; 62
     4ec:	2b 97       	sbiw	r28, 0x0b	; 11
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	f8 94       	cli
     4f2:	de bf       	out	0x3e, r29	; 62
     4f4:	0f be       	out	0x3f, r0	; 63
     4f6:	cd bf       	out	0x3d, r28	; 61
		
		cli();
     4f8:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     4fa:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     4fc:	e9 e6       	ldi	r30, 0x69	; 105
     4fe:	f0 e0       	ldi	r31, 0x00	; 0
     500:	80 81       	ld	r24, Z
     502:	80 83       	st	Z, r24
		// Enable external interrupts of INT2
		EIMSK |= (1 << INT2);
     504:	ea 9a       	sbi	0x1d, 2	; 29
		
		//TIMSK1|= (1 << TOIE1);
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     506:	52 98       	cbi	0x0a, 2	; 10
		//int variabel = 1;
		
		can_msg can_msg_send;
		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     508:	87 e6       	ldi	r24, 0x67	; 103
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	5b d3       	rcall	.+1718   	; 0xbc4 <UART_Init>
 		SPI_init();
     50e:	5f d2       	rcall	.+1214   	; 0x9ce <SPI_init>
 		MCP_init();
     510:	aa d0       	rcall	.+340    	; 0x666 <MCP_init>
		ADC_init();
     512:	5a de       	rcall	.-844    	; 0x1c8 <ADC_init>

		if (CAN_init() == 0) {
     514:	96 de       	rcall	.-724    	; 0x242 <CAN_init>
     516:	89 2b       	or	r24, r25
     518:	41 f4       	brne	.+16     	; 0x52a <main+0x46>
			printf("CAN BE WORKING\n\r");
     51a:	8e e9       	ldi	r24, 0x9E	; 158
     51c:	92 e0       	ldi	r25, 0x02	; 2
     51e:	9f 93       	push	r25
     520:	8f 93       	push	r24
     522:	cc d5       	rcall	.+2968   	; 0x10bc <printf>
     524:	0f 90       	pop	r0
     526:	0f 90       	pop	r0
     528:	07 c0       	rjmp	.+14     	; 0x538 <main+0x54>
			can_msg_send.id = 2;
			can_msg_send.length = 8;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     52a:	8f ea       	ldi	r24, 0xAF	; 175
     52c:	92 e0       	ldi	r25, 0x02	; 2
     52e:	9f 93       	push	r25
     530:	8f 93       	push	r24
     532:	c4 d5       	rcall	.+2952   	; 0x10bc <printf>
     534:	0f 90       	pop	r0
     536:	0f 90       	pop	r0
		}
		printf("Kommer den hit? \n\r");
     538:	85 ec       	ldi	r24, 0xC5	; 197
     53a:	92 e0       	ldi	r25, 0x02	; 2
     53c:	9f 93       	push	r25
     53e:	8f 93       	push	r24
     540:	bd d5       	rcall	.+2938   	; 0x10bc <printf>
		
		DAC_init();
     542:	91 df       	rcall	.-222    	; 0x466 <DAC_init>
		motor_init();
     544:	2b d2       	rcall	.+1110   	; 0x99c <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     546:	2f ef       	ldi	r18, 0xFF	; 255
     548:	82 e5       	ldi	r24, 0x52	; 82
     54a:	97 e0       	ldi	r25, 0x07	; 7
     54c:	21 50       	subi	r18, 0x01	; 1
     54e:	80 40       	sbci	r24, 0x00	; 0
     550:	90 40       	sbci	r25, 0x00	; 0
     552:	e1 f7       	brne	.-8      	; 0x54c <main+0x68>
     554:	00 c0       	rjmp	.+0      	; 0x556 <main+0x72>
     556:	00 00       	nop
		_delay_ms(150);
		motor_read_rotation(1);
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	d7 d1       	rcall	.+942    	; 0x90a <motor_read_rotation>
		PID_init();
     55c:	b5 d0       	rcall	.+362    	; 0x6c8 <PID_init>
		printf("init done\n\r");
     55e:	88 ed       	ldi	r24, 0xD8	; 216
     560:	92 e0       	ldi	r25, 0x02	; 2
     562:	9f 93       	push	r25
     564:	8f 93       	push	r24
     566:	aa d5       	rcall	.+2900   	; 0x10bc <printf>
		sei();
     568:	78 94       	sei
     56a:	0f 90       	pop	r0
     56c:	0f 90       	pop	r0
     56e:	0f 90       	pop	r0
     570:	0f 90       	pop	r0
			
		ir_val = IR_read();
/*		printf("ting er av verdi %d\n\r",ir_val);*/
		if (ir_val - prev_ir_val != 0){
			if (ir_val <= 3){
				printf("Lives have been reduced\n\r");
     572:	0f 2e       	mov	r0, r31
     574:	f4 ee       	ldi	r31, 0xE4	; 228
     576:	ef 2e       	mov	r14, r31
     578:	f2 e0       	ldi	r31, 0x02	; 2
     57a:	ff 2e       	mov	r15, r31
     57c:	f0 2d       	mov	r31, r0
		  //  }
			
//=======
		update_ref(127);
		_delay_ms(10);
		printf("can receive \n\r");
     57e:	0e ef       	ldi	r16, 0xFE	; 254
     580:	12 e0       	ldi	r17, 0x02	; 2
		sei();

	while(1){
//<<<<<<< HEAD
			
		ir_val = IR_read();
     582:	87 df       	rcall	.-242    	; 0x492 <IR_read>
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	90 93 6b 03 	sts	0x036B, r25	; 0x80036b <ir_val+0x1>
     58a:	80 93 6a 03 	sts	0x036A, r24	; 0x80036a <ir_val>
/*		printf("ting er av verdi %d\n\r",ir_val);*/
		if (ir_val - prev_ir_val != 0){
     58e:	20 91 61 03 	lds	r18, 0x0361	; 0x800361 <prev_ir_val>
     592:	30 91 62 03 	lds	r19, 0x0362	; 0x800362 <prev_ir_val+0x1>
     596:	82 17       	cp	r24, r18
     598:	93 07       	cpc	r25, r19
     59a:	19 f1       	breq	.+70     	; 0x5e2 <main+0xfe>
			if (ir_val <= 3){
     59c:	04 97       	sbiw	r24, 0x04	; 4
     59e:	cc f4       	brge	.+50     	; 0x5d2 <main+0xee>
				printf("Lives have been reduced\n\r");
     5a0:	ff 92       	push	r15
     5a2:	ef 92       	push	r14
     5a4:	8b d5       	rcall	.+2838   	; 0x10bc <printf>
				while (ir_val<6)
     5a6:	0f 90       	pop	r0
     5a8:	0f 90       	pop	r0
     5aa:	80 91 6a 03 	lds	r24, 0x036A	; 0x80036a <ir_val>
     5ae:	90 91 6b 03 	lds	r25, 0x036B	; 0x80036b <ir_val+0x1>
     5b2:	06 97       	sbiw	r24, 0x06	; 6
     5b4:	74 f4       	brge	.+28     	; 0x5d2 <main+0xee>
     5b6:	8f e3       	ldi	r24, 0x3F	; 63
     5b8:	9c e9       	ldi	r25, 0x9C	; 156
     5ba:	01 97       	sbiw	r24, 0x01	; 1
     5bc:	f1 f7       	brne	.-4      	; 0x5ba <main+0xd6>
     5be:	00 c0       	rjmp	.+0      	; 0x5c0 <main+0xdc>
     5c0:	00 00       	nop
				{
					_delay_ms(10);
					ir_val= IR_read();
     5c2:	67 df       	rcall	.-306    	; 0x492 <IR_read>
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	90 93 6b 03 	sts	0x036B, r25	; 0x80036b <ir_val+0x1>
     5ca:	80 93 6a 03 	sts	0x036A, r24	; 0x80036a <ir_val>
		ir_val = IR_read();
/*		printf("ting er av verdi %d\n\r",ir_val);*/
		if (ir_val - prev_ir_val != 0){
			if (ir_val <= 3){
				printf("Lives have been reduced\n\r");
				while (ir_val<6)
     5ce:	06 97       	sbiw	r24, 0x06	; 6
     5d0:	94 f3       	brlt	.-28     	; 0x5b6 <main+0xd2>
				{
					_delay_ms(10);
					ir_val= IR_read();
				}
			}
			prev_ir_val = ir_val;
     5d2:	80 91 6a 03 	lds	r24, 0x036A	; 0x80036a <ir_val>
     5d6:	90 91 6b 03 	lds	r25, 0x036B	; 0x80036b <ir_val+0x1>
     5da:	90 93 62 03 	sts	0x0362, r25	; 0x800362 <prev_ir_val+0x1>
     5de:	80 93 61 03 	sts	0x0361, r24	; 0x800361 <prev_ir_val>
		}
		
		  //  }
			
//=======
		update_ref(127);
     5e2:	8f e7       	ldi	r24, 0x7F	; 127
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	79 d0       	rcall	.+242    	; 0x6da <update_ref>
     5e8:	8f e3       	ldi	r24, 0x3F	; 63
     5ea:	9c e9       	ldi	r25, 0x9C	; 156
     5ec:	01 97       	sbiw	r24, 0x01	; 1
     5ee:	f1 f7       	brne	.-4      	; 0x5ec <main+0x108>
     5f0:	00 c0       	rjmp	.+0      	; 0x5f2 <main+0x10e>
     5f2:	00 00       	nop
		_delay_ms(10);
		printf("can receive \n\r");
     5f4:	1f 93       	push	r17
     5f6:	0f 93       	push	r16
     5f8:	61 d5       	rcall	.+2754   	; 0x10bc <printf>
 	can_msg_receive = CAN_data_receive();
     5fa:	ce 01       	movw	r24, r28
     5fc:	01 96       	adiw	r24, 0x01	; 1
     5fe:	70 de       	rcall	.-800    	; 0x2e0 <CAN_data_receive>
 	slider_left = can_msg_receive.data[1];
     600:	8d 81       	ldd	r24, Y+5	; 0x05
     602:	80 93 6d 03 	sts	0x036D, r24	; 0x80036d <slider_left>
 	x=can_msg_receive.data[1];
     606:	8d 81       	ldd	r24, Y+5	; 0x05
     608:	80 93 6c 03 	sts	0x036C, r24	; 0x80036c <x>
     60c:	9f ef       	ldi	r25, 0xFF	; 255
     60e:	29 e6       	ldi	r18, 0x69	; 105
     610:	88 e1       	ldi	r24, 0x18	; 24
     612:	91 50       	subi	r25, 0x01	; 1
     614:	20 40       	sbci	r18, 0x00	; 0
     616:	80 40       	sbci	r24, 0x00	; 0
     618:	e1 f7       	brne	.-8      	; 0x612 <main+0x12e>
     61a:	00 c0       	rjmp	.+0      	; 0x61c <main+0x138>
     61c:	00 00       	nop
     61e:	0f 90       	pop	r0
     620:	0f 90       	pop	r0
     622:	af cf       	rjmp	.-162    	; 0x582 <main+0x9e>

00000624 <MCP_reset>:
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     624:	80 e0       	ldi	r24, 0x00	; 0
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	f4 d1       	rcall	.+1000   	; 0xa12 <SPI_set_ss>
     62a:	80 ec       	ldi	r24, 0xC0	; 192
     62c:	ec d1       	rcall	.+984    	; 0xa06 <SPI_send>
     62e:	8f e1       	ldi	r24, 0x1F	; 31
     630:	93 e0       	ldi	r25, 0x03	; 3
     632:	01 97       	sbiw	r24, 0x01	; 1
     634:	f1 f7       	brne	.-4      	; 0x632 <MCP_reset+0xe>
     636:	00 c0       	rjmp	.+0      	; 0x638 <MCP_reset+0x14>
     638:	00 00       	nop
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	e9 c1       	rjmp	.+978    	; 0xa12 <SPI_set_ss>
     640:	08 95       	ret

00000642 <MCP_read>:
     642:	cf 93       	push	r28
     644:	c8 2f       	mov	r28, r24
     646:	80 e0       	ldi	r24, 0x00	; 0
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	e3 d1       	rcall	.+966    	; 0xa12 <SPI_set_ss>
     64c:	83 e0       	ldi	r24, 0x03	; 3
     64e:	db d1       	rcall	.+950    	; 0xa06 <SPI_send>
     650:	8c 2f       	mov	r24, r28
     652:	d9 d1       	rcall	.+946    	; 0xa06 <SPI_send>
     654:	80 e0       	ldi	r24, 0x00	; 0
     656:	d7 d1       	rcall	.+942    	; 0xa06 <SPI_send>
     658:	c8 2f       	mov	r28, r24
     65a:	81 e0       	ldi	r24, 0x01	; 1
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	d9 d1       	rcall	.+946    	; 0xa12 <SPI_set_ss>
     660:	8c 2f       	mov	r24, r28
     662:	cf 91       	pop	r28
     664:	08 95       	ret

00000666 <MCP_init>:
     666:	b3 d1       	rcall	.+870    	; 0x9ce <SPI_init>
     668:	dd df       	rcall	.-70     	; 0x624 <MCP_reset>
     66a:	8d e0       	ldi	r24, 0x0D	; 13
     66c:	93 e0       	ldi	r25, 0x03	; 3
     66e:	9f 93       	push	r25
     670:	8f 93       	push	r24
     672:	24 d5       	rcall	.+2632   	; 0x10bc <printf>
     674:	8e e0       	ldi	r24, 0x0E	; 14
     676:	e5 df       	rcall	.-54     	; 0x642 <MCP_read>
     678:	80 7e       	andi	r24, 0xE0	; 224
     67a:	0f 90       	pop	r0
     67c:	0f 90       	pop	r0
     67e:	80 38       	cpi	r24, 0x80	; 128
     680:	49 f0       	breq	.+18     	; 0x694 <MCP_init+0x2e>
     682:	87 e1       	ldi	r24, 0x17	; 23
     684:	93 e0       	ldi	r25, 0x03	; 3
     686:	9f 93       	push	r25
     688:	8f 93       	push	r24
     68a:	18 d5       	rcall	.+2608   	; 0x10bc <printf>
     68c:	0f 90       	pop	r0
     68e:	0f 90       	pop	r0
     690:	81 e0       	ldi	r24, 0x01	; 1
     692:	08 95       	ret
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	08 95       	ret

00000698 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     698:	1f 93       	push	r17
     69a:	cf 93       	push	r28
     69c:	df 93       	push	r29
     69e:	18 2f       	mov	r17, r24
     6a0:	d6 2f       	mov	r29, r22
     6a2:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	b4 d1       	rcall	.+872    	; 0xa12 <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     6aa:	85 e0       	ldi	r24, 0x05	; 5
     6ac:	ac d1       	rcall	.+856    	; 0xa06 <SPI_send>
	
	SPI_send(address);
     6ae:	81 2f       	mov	r24, r17
     6b0:	aa d1       	rcall	.+852    	; 0xa06 <SPI_send>
	SPI_send(mask);
     6b2:	8d 2f       	mov	r24, r29
     6b4:	a8 d1       	rcall	.+848    	; 0xa06 <SPI_send>
	SPI_send(data);
     6b6:	8c 2f       	mov	r24, r28
     6b8:	a6 d1       	rcall	.+844    	; 0xa06 <SPI_send>
	
	SPI_set_ss(1);
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	a9 d1       	rcall	.+850    	; 0xa12 <SPI_set_ss>
}
     6c0:	df 91       	pop	r29
     6c2:	cf 91       	pop	r28
     6c4:	1f 91       	pop	r17
     6c6:	08 95       	ret

000006c8 <PID_init>:

void PID_init(){
		 //-------------INITIALIZE TIMER INPUT-----------------
		 
		 // Disable global interrupts
		 cli();
     6c8:	f8 94       	cli
		 
		 // enable timer overflow interrupt for Timer2
		 TIMSK2=(1<<TOIE2);
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
		 
		 // start timer2 with /1024 prescaler
		 
		 TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     6d0:	87 e0       	ldi	r24, 0x07	; 7
     6d2:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
		 
		 // Enable global interrupts
		 sei();
     6d6:	78 94       	sei
     6d8:	08 95       	ret

000006da <update_ref>:
		 
		 //---------------------------------------------------
}

int16_t update_ref(int16_t oppdatert_ref){
	ref=oppdatert_ref;
     6da:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <ref+0x1>
     6de:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <ref>
}
     6e2:	08 95       	ret

000006e4 <PID_alg>:

void PID_alg(int16_t ref){
     6e4:	4f 92       	push	r4
     6e6:	5f 92       	push	r5
     6e8:	6f 92       	push	r6
     6ea:	7f 92       	push	r7
     6ec:	8f 92       	push	r8
     6ee:	9f 92       	push	r9
     6f0:	af 92       	push	r10
     6f2:	bf 92       	push	r11
     6f4:	cf 92       	push	r12
     6f6:	df 92       	push	r13
     6f8:	ef 92       	push	r14
     6fa:	ff 92       	push	r15
     6fc:	cf 93       	push	r28
     6fe:	df 93       	push	r29
     700:	00 d0       	rcall	.+0      	; 0x702 <PID_alg+0x1e>
     702:	1f 92       	push	r1
     704:	cd b7       	in	r28, 0x3d	; 61
     706:	de b7       	in	r29, 0x3e	; 62
     708:	7c 01       	movw	r14, r24
float kp=0.5;
float Ti=1;
float h=0.00016;
float k= 255;
float k_1 = 9200;
int32_t possisjon = (motor_read_rotation(0)*-1);
     70a:	80 e0       	ldi	r24, 0x00	; 0
     70c:	fe d0       	rcall	.+508    	; 0x90a <motor_read_rotation>
     70e:	91 95       	neg	r25
     710:	81 95       	neg	r24
     712:	91 09       	sbc	r25, r1
possisjon = possisjon * k;
     714:	bc 01       	movw	r22, r24
     716:	99 0f       	add	r25, r25
     718:	88 0b       	sbc	r24, r24
     71a:	99 0b       	sbc	r25, r25
     71c:	6a d3       	rcall	.+1748   	; 0xdf2 <__floatsisf>
     71e:	20 e0       	ldi	r18, 0x00	; 0
     720:	30 e0       	ldi	r19, 0x00	; 0
     722:	4f e7       	ldi	r20, 0x7F	; 127
     724:	53 e4       	ldi	r21, 0x43	; 67
     726:	15 d4       	rcall	.+2090   	; 0xf52 <__mulsf3>
     728:	31 d3       	rcall	.+1634   	; 0xd8c <__fixsfsi>
possisjon = possisjon / k_1;
     72a:	63 d3       	rcall	.+1734   	; 0xdf2 <__floatsisf>
     72c:	20 e0       	ldi	r18, 0x00	; 0
     72e:	30 ec       	ldi	r19, 0xC0	; 192
     730:	4f e0       	ldi	r20, 0x0F	; 15
     732:	56 e4       	ldi	r21, 0x46	; 70
     734:	c3 d2       	rcall	.+1414   	; 0xcbc <__divsf3>
     736:	2a d3       	rcall	.+1620   	; 0xd8c <__fixsfsi>
     738:	2b 01       	movw	r4, r22
     73a:	3c 01       	movw	r6, r24
double error = ref - possisjon;
     73c:	c7 01       	movw	r24, r14
     73e:	ff 0c       	add	r15, r15
     740:	aa 0b       	sbc	r26, r26
     742:	bb 0b       	sbc	r27, r27
     744:	bc 01       	movw	r22, r24
     746:	cd 01       	movw	r24, r26
     748:	64 19       	sub	r22, r4
     74a:	75 09       	sbc	r23, r5
     74c:	86 09       	sbc	r24, r6
     74e:	97 09       	sbc	r25, r7
     750:	50 d3       	rcall	.+1696   	; 0xdf2 <__floatsisf>
     752:	69 83       	std	Y+1, r22	; 0x01
     754:	7a 83       	std	Y+2, r23	; 0x02
     756:	8b 83       	std	Y+3, r24	; 0x03
     758:	9c 83       	std	Y+4, r25	; 0x04
prev_error = prev_error + error;
     75a:	20 91 6f 03 	lds	r18, 0x036F	; 0x80036f <prev_error>
     75e:	30 91 70 03 	lds	r19, 0x0370	; 0x800370 <prev_error+0x1>
     762:	40 91 71 03 	lds	r20, 0x0371	; 0x800371 <prev_error+0x2>
     766:	50 91 72 03 	lds	r21, 0x0372	; 0x800372 <prev_error+0x3>
     76a:	40 d2       	rcall	.+1152   	; 0xbec <__addsf3>
     76c:	4b 01       	movw	r8, r22
     76e:	5c 01       	movw	r10, r24
int32_t padrag = kp*error + h*Ti*prev_error;
     770:	20 e0       	ldi	r18, 0x00	; 0
     772:	30 e0       	ldi	r19, 0x00	; 0
     774:	40 e0       	ldi	r20, 0x00	; 0
     776:	5f e3       	ldi	r21, 0x3F	; 63
     778:	69 81       	ldd	r22, Y+1	; 0x01
     77a:	7a 81       	ldd	r23, Y+2	; 0x02
     77c:	8b 81       	ldd	r24, Y+3	; 0x03
     77e:	9c 81       	ldd	r25, Y+4	; 0x04
     780:	e8 d3       	rcall	.+2000   	; 0xf52 <__mulsf3>
     782:	6b 01       	movw	r12, r22
     784:	7c 01       	movw	r14, r24
     786:	2c ea       	ldi	r18, 0xAC	; 172
     788:	35 ec       	ldi	r19, 0xC5	; 197
     78a:	47 e2       	ldi	r20, 0x27	; 39
     78c:	59 e3       	ldi	r21, 0x39	; 57
     78e:	c5 01       	movw	r24, r10
     790:	b4 01       	movw	r22, r8
     792:	df d3       	rcall	.+1982   	; 0xf52 <__mulsf3>
     794:	9b 01       	movw	r18, r22
     796:	ac 01       	movw	r20, r24
     798:	c7 01       	movw	r24, r14
     79a:	b6 01       	movw	r22, r12
     79c:	27 d2       	rcall	.+1102   	; 0xbec <__addsf3>
     79e:	f6 d2       	rcall	.+1516   	; 0xd8c <__fixsfsi>
     7a0:	6b 01       	movw	r12, r22
     7a2:	7c 01       	movw	r14, r24

//hindrer at integratoren bygger seg for mye op
if(possisjon==error){
     7a4:	c3 01       	movw	r24, r6
     7a6:	b2 01       	movw	r22, r4
     7a8:	24 d3       	rcall	.+1608   	; 0xdf2 <__floatsisf>
     7aa:	29 81       	ldd	r18, Y+1	; 0x01
     7ac:	3a 81       	ldd	r19, Y+2	; 0x02
     7ae:	4b 81       	ldd	r20, Y+3	; 0x03
     7b0:	5c 81       	ldd	r21, Y+4	; 0x04
     7b2:	80 d2       	rcall	.+1280   	; 0xcb4 <__cmpsf2>
     7b4:	88 23       	and	r24, r24
     7b6:	49 f0       	breq	.+18     	; 0x7ca <PID_alg+0xe6>
float k_1 = 9200;
int32_t possisjon = (motor_read_rotation(0)*-1);
possisjon = possisjon * k;
possisjon = possisjon / k_1;
double error = ref - possisjon;
prev_error = prev_error + error;
     7b8:	80 92 6f 03 	sts	0x036F, r8	; 0x80036f <prev_error>
     7bc:	90 92 70 03 	sts	0x0370, r9	; 0x800370 <prev_error+0x1>
     7c0:	a0 92 71 03 	sts	0x0371, r10	; 0x800371 <prev_error+0x2>
     7c4:	b0 92 72 03 	sts	0x0372, r11	; 0x800372 <prev_error+0x3>
     7c8:	08 c0       	rjmp	.+16     	; 0x7da <PID_alg+0xf6>
int32_t padrag = kp*error + h*Ti*prev_error;

//hindrer at integratoren bygger seg for mye op
if(possisjon==error){
	prev_error=0;
     7ca:	10 92 6f 03 	sts	0x036F, r1	; 0x80036f <prev_error>
     7ce:	10 92 70 03 	sts	0x0370, r1	; 0x800370 <prev_error+0x1>
     7d2:	10 92 71 03 	sts	0x0371, r1	; 0x800371 <prev_error+0x2>
     7d6:	10 92 72 03 	sts	0x0372, r1	; 0x800372 <prev_error+0x3>
}

//printf("padrag = %li, possisjon = %li \r\n", padrag, possisjon);

if(padrag>255){
     7da:	8f ef       	ldi	r24, 0xFF	; 255
     7dc:	c8 16       	cp	r12, r24
     7de:	d1 04       	cpc	r13, r1
     7e0:	e1 04       	cpc	r14, r1
     7e2:	f1 04       	cpc	r15, r1
     7e4:	09 f0       	breq	.+2      	; 0x7e8 <PID_alg+0x104>
     7e6:	04 f5       	brge	.+64     	; 0x828 <PID_alg+0x144>
	padrag = 100;
}
else if(padrag<-255){
     7e8:	e1 e0       	ldi	r30, 0x01	; 1
     7ea:	ce 16       	cp	r12, r30
     7ec:	ef ef       	ldi	r30, 0xFF	; 255
     7ee:	de 06       	cpc	r13, r30
     7f0:	ee 06       	cpc	r14, r30
     7f2:	fe 06       	cpc	r15, r30
     7f4:	5c f0       	brlt	.+22     	; 0x80c <PID_alg+0x128>
	padrag=-100;
}	
if(signbit(padrag)==signbit(-1)){
     7f6:	c7 01       	movw	r24, r14
     7f8:	b6 01       	movw	r22, r12
     7fa:	fb d2       	rcall	.+1526   	; 0xdf2 <__floatsisf>
     7fc:	89 2f       	mov	r24, r25
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	80 78       	andi	r24, 0x80	; 128
     802:	99 27       	eor	r25, r25
     804:	81 30       	cpi	r24, 0x01	; 1
     806:	91 05       	cpc	r25, r1
     808:	61 f4       	brne	.+24     	; 0x822 <PID_alg+0x13e>
     80a:	08 c0       	rjmp	.+16     	; 0x81c <PID_alg+0x138>

if(padrag>255){
	padrag = 100;
}
else if(padrag<-255){
	padrag=-100;
     80c:	0f 2e       	mov	r0, r31
     80e:	fc e9       	ldi	r31, 0x9C	; 156
     810:	cf 2e       	mov	r12, r31
     812:	dd 24       	eor	r13, r13
     814:	da 94       	dec	r13
     816:	ed 2c       	mov	r14, r13
     818:	fd 2c       	mov	r15, r13
     81a:	f0 2d       	mov	r31, r0
}	
if(signbit(padrag)==signbit(-1)){
	motor_set_direction(LEFT);
     81c:	80 e0       	ldi	r24, 0x00	; 0
     81e:	62 d0       	rcall	.+196    	; 0x8e4 <motor_set_direction>
     820:	0c c0       	rjmp	.+24     	; 0x83a <PID_alg+0x156>
}
else if(signbit(padrag)==signbit(1)){
     822:	89 2b       	or	r24, r25
     824:	51 f4       	brne	.+20     	; 0x83a <PID_alg+0x156>
     826:	07 c0       	rjmp	.+14     	; 0x836 <PID_alg+0x152>
}

//printf("padrag = %li, possisjon = %li \r\n", padrag, possisjon);

if(padrag>255){
	padrag = 100;
     828:	0f 2e       	mov	r0, r31
     82a:	f4 e6       	ldi	r31, 0x64	; 100
     82c:	cf 2e       	mov	r12, r31
     82e:	d1 2c       	mov	r13, r1
     830:	e1 2c       	mov	r14, r1
     832:	f1 2c       	mov	r15, r1
     834:	f0 2d       	mov	r31, r0
}	
if(signbit(padrag)==signbit(-1)){
	motor_set_direction(LEFT);
}
else if(signbit(padrag)==signbit(1)){
	motor_set_direction(RIGHT);
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	55 d0       	rcall	.+170    	; 0x8e4 <motor_set_direction>
}
padrag = abs(padrag);
     83a:	c6 01       	movw	r24, r12
     83c:	99 23       	and	r25, r25
     83e:	24 f4       	brge	.+8      	; 0x848 <PID_alg+0x164>
     840:	88 27       	eor	r24, r24
     842:	99 27       	eor	r25, r25
     844:	8c 19       	sub	r24, r12
     846:	9d 09       	sbc	r25, r13
//if(padrag<50){
//	padrag=50;
//}
motor_set_speed(padrag);
     848:	5e d0       	rcall	.+188    	; 0x906 <motor_set_speed>
}
     84a:	0f 90       	pop	r0
     84c:	0f 90       	pop	r0
     84e:	0f 90       	pop	r0
     850:	0f 90       	pop	r0
     852:	df 91       	pop	r29
     854:	cf 91       	pop	r28
     856:	ff 90       	pop	r15
     858:	ef 90       	pop	r14
     85a:	df 90       	pop	r13
     85c:	cf 90       	pop	r12
     85e:	bf 90       	pop	r11
     860:	af 90       	pop	r10
     862:	9f 90       	pop	r9
     864:	8f 90       	pop	r8
     866:	7f 90       	pop	r7
     868:	6f 90       	pop	r6
     86a:	5f 90       	pop	r5
     86c:	4f 90       	pop	r4
     86e:	08 95       	ret

00000870 <__vector_15>:
int16_t ref;
double  prev_error;



ISR(TIMER2_OVF_vect){
     870:	1f 92       	push	r1
     872:	0f 92       	push	r0
     874:	0f b6       	in	r0, 0x3f	; 63
     876:	0f 92       	push	r0
     878:	11 24       	eor	r1, r1
     87a:	0b b6       	in	r0, 0x3b	; 59
     87c:	0f 92       	push	r0
     87e:	2f 93       	push	r18
     880:	3f 93       	push	r19
     882:	4f 93       	push	r20
     884:	5f 93       	push	r21
     886:	6f 93       	push	r22
     888:	7f 93       	push	r23
     88a:	8f 93       	push	r24
     88c:	9f 93       	push	r25
     88e:	af 93       	push	r26
     890:	bf 93       	push	r27
     892:	ef 93       	push	r30
     894:	ff 93       	push	r31
	PID_alg(ref);
     896:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <ref>
     89a:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <ref+0x1>
     89e:	22 df       	rcall	.-444    	; 0x6e4 <PID_alg>
	
}
     8a0:	ff 91       	pop	r31
     8a2:	ef 91       	pop	r30
     8a4:	bf 91       	pop	r27
     8a6:	af 91       	pop	r26
     8a8:	9f 91       	pop	r25
     8aa:	8f 91       	pop	r24
     8ac:	7f 91       	pop	r23
     8ae:	6f 91       	pop	r22
     8b0:	5f 91       	pop	r21
     8b2:	4f 91       	pop	r20
     8b4:	3f 91       	pop	r19
     8b6:	2f 91       	pop	r18
     8b8:	0f 90       	pop	r0
     8ba:	0b be       	out	0x3b, r0	; 59
     8bc:	0f 90       	pop	r0
     8be:	0f be       	out	0x3f, r0	; 63
     8c0:	0f 90       	pop	r0
     8c2:	1f 90       	pop	r1
     8c4:	18 95       	reti

000008c6 <motor_reset_encoder>:
// 	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     8c6:	e2 e0       	ldi	r30, 0x02	; 2
     8c8:	f1 e0       	ldi	r31, 0x01	; 1
     8ca:	80 81       	ld	r24, Z
     8cc:	8f 7b       	andi	r24, 0xBF	; 191
     8ce:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8d0:	8f e1       	ldi	r24, 0x1F	; 31
     8d2:	93 e0       	ldi	r25, 0x03	; 3
     8d4:	01 97       	sbiw	r24, 0x01	; 1
     8d6:	f1 f7       	brne	.-4      	; 0x8d4 <motor_reset_encoder+0xe>
     8d8:	00 c0       	rjmp	.+0      	; 0x8da <motor_reset_encoder+0x14>
     8da:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     8dc:	80 81       	ld	r24, Z
     8de:	80 64       	ori	r24, 0x40	; 64
     8e0:	80 83       	st	Z, r24
     8e2:	08 95       	ret

000008e4 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     8e4:	88 23       	and	r24, r24
     8e6:	19 f0       	breq	.+6      	; 0x8ee <motor_set_direction+0xa>
     8e8:	81 30       	cpi	r24, 0x01	; 1
     8ea:	39 f0       	breq	.+14     	; 0x8fa <motor_set_direction+0x16>
     8ec:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     8ee:	e2 e0       	ldi	r30, 0x02	; 2
     8f0:	f1 e0       	ldi	r31, 0x01	; 1
     8f2:	80 81       	ld	r24, Z
     8f4:	8d 7f       	andi	r24, 0xFD	; 253
     8f6:	80 83       	st	Z, r24
			break;
     8f8:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     8fa:	e2 e0       	ldi	r30, 0x02	; 2
     8fc:	f1 e0       	ldi	r31, 0x01	; 1
     8fe:	80 81       	ld	r24, Z
     900:	82 60       	ori	r24, 0x02	; 2
     902:	80 83       	st	Z, r24
     904:	08 95       	ret

00000906 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     906:	b2 cd       	rjmp	.-1180   	; 0x46c <DAC_send>
     908:	08 95       	ret

0000090a <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     90a:	cf 93       	push	r28
     90c:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     90e:	e2 e0       	ldi	r30, 0x02	; 2
     910:	f1 e0       	ldi	r31, 0x01	; 1
     912:	90 81       	ld	r25, Z
     914:	9f 7d       	andi	r25, 0xDF	; 223
     916:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     918:	90 81       	ld	r25, Z
     91a:	98 60       	ori	r25, 0x08	; 8
     91c:	90 83       	st	Z, r25
     91e:	af ee       	ldi	r26, 0xEF	; 239
     920:	b0 e0       	ldi	r27, 0x00	; 0
     922:	11 97       	sbiw	r26, 0x01	; 1
     924:	f1 f7       	brne	.-4      	; 0x922 <motor_read_rotation+0x18>
     926:	00 c0       	rjmp	.+0      	; 0x928 <motor_read_rotation+0x1e>
     928:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     92a:	a6 e0       	ldi	r26, 0x06	; 6
     92c:	b1 e0       	ldi	r27, 0x01	; 1
     92e:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     930:	90 81       	ld	r25, Z
     932:	97 7f       	andi	r25, 0xF7	; 247
     934:	90 83       	st	Z, r25
     936:	ef ee       	ldi	r30, 0xEF	; 239
     938:	f0 e0       	ldi	r31, 0x00	; 0
     93a:	31 97       	sbiw	r30, 0x01	; 1
     93c:	f1 f7       	brne	.-4      	; 0x93a <motor_read_rotation+0x30>
     93e:	00 c0       	rjmp	.+0      	; 0x940 <motor_read_rotation+0x36>
     940:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     942:	dc 91       	ld	r29, X
	if (reset_flag) {
     944:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     946:	bf df       	rcall	.-130    	; 0x8c6 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     948:	e2 e0       	ldi	r30, 0x02	; 2
     94a:	f1 e0       	ldi	r31, 0x01	; 1
     94c:	80 81       	ld	r24, Z
     94e:	80 62       	ori	r24, 0x20	; 32
     950:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     952:	8c 2f       	mov	r24, r28
     954:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     956:	9d 2b       	or	r25, r29
     958:	df 91       	pop	r29
     95a:	cf 91       	pop	r28
     95c:	08 95       	ret

0000095e <motor_calibrate>:

void motor_calibrate() {
     95e:	cf 93       	push	r28
     960:	df 93       	push	r29
	motor_set_direction(LEFT);
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	bf df       	rcall	.-130    	; 0x8e4 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     966:	84 e6       	ldi	r24, 0x64	; 100
     968:	81 dd       	rcall	.-1278   	; 0x46c <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	ce df       	rcall	.-100    	; 0x90a <motor_read_rotation>
     96e:	ec 01       	movw	r28, r24
     970:	01 c0       	rjmp	.+2      	; 0x974 <motor_calibrate+0x16>
	// tester encodern for  se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
     972:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     974:	2f ef       	ldi	r18, 0xFF	; 255
     976:	81 ee       	ldi	r24, 0xE1	; 225
     978:	94 e0       	ldi	r25, 0x04	; 4
     97a:	21 50       	subi	r18, 0x01	; 1
     97c:	80 40       	sbci	r24, 0x00	; 0
     97e:	90 40       	sbci	r25, 0x00	; 0
     980:	e1 f7       	brne	.-8      	; 0x97a <motor_calibrate+0x1c>
     982:	00 c0       	rjmp	.+0      	; 0x984 <motor_calibrate+0x26>
     984:	00 00       	nop
     986:	80 e0       	ldi	r24, 0x00	; 0
     988:	c0 df       	rcall	.-128    	; 0x90a <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for  se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     98a:	8c 17       	cp	r24, r28
     98c:	9d 07       	cpc	r25, r29
     98e:	89 f7       	brne	.-30     	; 0x972 <motor_calibrate+0x14>
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     990:	9a df       	rcall	.-204    	; 0x8c6 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     992:	80 e0       	ldi	r24, 0x00	; 0
     994:	6b dd       	rcall	.-1322   	; 0x46c <DAC_send>
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     996:	df 91       	pop	r29
     998:	cf 91       	pop	r28
     99a:	08 95       	ret

0000099c <motor_init>:
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     99c:	e1 e0       	ldi	r30, 0x01	; 1
     99e:	f1 e0       	ldi	r31, 0x01	; 1
     9a0:	80 81       	ld	r24, Z
     9a2:	80 61       	ori	r24, 0x10	; 16
     9a4:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     9a6:	a2 e0       	ldi	r26, 0x02	; 2
     9a8:	b1 e0       	ldi	r27, 0x01	; 1
     9aa:	8c 91       	ld	r24, X
     9ac:	80 61       	ori	r24, 0x10	; 16
     9ae:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     9b0:	80 81       	ld	r24, Z
     9b2:	82 60       	ori	r24, 0x02	; 2
     9b4:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     9b6:	80 81       	ld	r24, Z
     9b8:	80 62       	ori	r24, 0x20	; 32
     9ba:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     9bc:	80 81       	ld	r24, Z
     9be:	88 60       	ori	r24, 0x08	; 8
     9c0:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     9c2:	80 81       	ld	r24, Z
     9c4:	80 64       	ori	r24, 0x40	; 64
     9c6:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     9c8:	7e df       	rcall	.-260    	; 0x8c6 <motor_reset_encoder>
// 	clear_bit(DDRK, PK4);
// 	clear_bit(DDRK, PK5);
// 	clear_bit(DDRK, PK6);
// 	clear_bit(DDRK, PK7);
// 	
	motor_calibrate();
     9ca:	c9 cf       	rjmp	.-110    	; 0x95e <motor_calibrate>
     9cc:	08 95       	ret

000009ce <SPI_init>:
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     9ce:	89 e3       	ldi	r24, 0x39	; 57
     9d0:	93 e0       	ldi	r25, 0x03	; 3
     9d2:	9f 93       	push	r25
     9d4:	8f 93       	push	r24
     9d6:	72 d3       	rcall	.+1764   	; 0x10bc <printf>
     9d8:	84 b1       	in	r24, 0x04	; 4
     9da:	87 68       	ori	r24, 0x87	; 135
     9dc:	84 b9       	out	0x04, r24	; 4
     9de:	23 98       	cbi	0x04, 3	; 4
     9e0:	87 e4       	ldi	r24, 0x47	; 71
     9e2:	93 e0       	ldi	r25, 0x03	; 3
     9e4:	9f 93       	push	r25
     9e6:	8f 93       	push	r24
     9e8:	69 d3       	rcall	.+1746   	; 0x10bc <printf>
     9ea:	81 e5       	ldi	r24, 0x51	; 81
     9ec:	8c bd       	out	0x2c, r24	; 44
     9ee:	81 e5       	ldi	r24, 0x51	; 81
     9f0:	93 e0       	ldi	r25, 0x03	; 3
     9f2:	9f 93       	push	r25
     9f4:	8f 93       	push	r24
     9f6:	62 d3       	rcall	.+1732   	; 0x10bc <printf>
     9f8:	0f 90       	pop	r0
     9fa:	0f 90       	pop	r0
     9fc:	0f 90       	pop	r0
     9fe:	0f 90       	pop	r0
     a00:	0f 90       	pop	r0
     a02:	0f 90       	pop	r0
     a04:	08 95       	ret

00000a06 <SPI_send>:
     a06:	8e bd       	out	0x2e, r24	; 46
     a08:	0d b4       	in	r0, 0x2d	; 45
     a0a:	07 fe       	sbrs	r0, 7
     a0c:	fd cf       	rjmp	.-6      	; 0xa08 <SPI_send+0x2>
     a0e:	8e b5       	in	r24, 0x2e	; 46
     a10:	08 95       	ret

00000a12 <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     a12:	81 30       	cpi	r24, 0x01	; 1
     a14:	91 05       	cpc	r25, r1
     a16:	11 f4       	brne	.+4      	; 0xa1c <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     a18:	2f 9a       	sbi	0x05, 7	; 5
     a1a:	08 95       	ret
	}
	else if (select == 0){
     a1c:	89 2b       	or	r24, r25
     a1e:	09 f4       	brne	.+2      	; 0xa22 <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     a20:	2f 98       	cbi	0x05, 7	; 5
     a22:	08 95       	ret

00000a24 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     a24:	8c e0       	ldi	r24, 0x0C	; 12
     a26:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     a2a:	8f ef       	ldi	r24, 0xFF	; 255
     a2c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a30:	84 e0       	ldi	r24, 0x04	; 4
     a32:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a36:	08 95       	ret

00000a38 <TWI_Start_Transceiver_With_Data>:
     a38:	cf 93       	push	r28
     a3a:	df 93       	push	r29
     a3c:	ec 01       	movw	r28, r24
     a3e:	ec eb       	ldi	r30, 0xBC	; 188
     a40:	f0 e0       	ldi	r31, 0x00	; 0
     a42:	90 81       	ld	r25, Z
     a44:	90 fd       	sbrc	r25, 0
     a46:	fd cf       	rjmp	.-6      	; 0xa42 <TWI_Start_Transceiver_With_Data+0xa>
     a48:	60 93 65 03 	sts	0x0365, r22	; 0x800365 <TWI_msgSize>
     a4c:	98 81       	ld	r25, Y
     a4e:	90 93 66 03 	sts	0x0366, r25	; 0x800366 <TWI_buf>
     a52:	90 fd       	sbrc	r25, 0
     a54:	13 c0       	rjmp	.+38     	; 0xa7c <TWI_Start_Transceiver_With_Data+0x44>
     a56:	62 30       	cpi	r22, 0x02	; 2
     a58:	88 f0       	brcs	.+34     	; 0xa7c <TWI_Start_Transceiver_With_Data+0x44>
     a5a:	fe 01       	movw	r30, r28
     a5c:	31 96       	adiw	r30, 0x01	; 1
     a5e:	a7 e6       	ldi	r26, 0x67	; 103
     a60:	b3 e0       	ldi	r27, 0x03	; 3
     a62:	62 50       	subi	r22, 0x02	; 2
     a64:	26 2f       	mov	r18, r22
     a66:	30 e0       	ldi	r19, 0x00	; 0
     a68:	2e 5f       	subi	r18, 0xFE	; 254
     a6a:	3f 4f       	sbci	r19, 0xFF	; 255
     a6c:	ce 01       	movw	r24, r28
     a6e:	82 0f       	add	r24, r18
     a70:	93 1f       	adc	r25, r19
     a72:	21 91       	ld	r18, Z+
     a74:	2d 93       	st	X+, r18
     a76:	e8 17       	cp	r30, r24
     a78:	f9 07       	cpc	r31, r25
     a7a:	d9 f7       	brne	.-10     	; 0xa72 <TWI_Start_Transceiver_With_Data+0x3a>
     a7c:	10 92 64 03 	sts	0x0364, r1	; 0x800364 <TWI_statusReg>
     a80:	88 ef       	ldi	r24, 0xF8	; 248
     a82:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <TWI_state>
     a86:	85 ea       	ldi	r24, 0xA5	; 165
     a88:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a8c:	df 91       	pop	r29
     a8e:	cf 91       	pop	r28
     a90:	08 95       	ret

00000a92 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a92:	1f 92       	push	r1
     a94:	0f 92       	push	r0
     a96:	0f b6       	in	r0, 0x3f	; 63
     a98:	0f 92       	push	r0
     a9a:	11 24       	eor	r1, r1
     a9c:	0b b6       	in	r0, 0x3b	; 59
     a9e:	0f 92       	push	r0
     aa0:	2f 93       	push	r18
     aa2:	3f 93       	push	r19
     aa4:	8f 93       	push	r24
     aa6:	9f 93       	push	r25
     aa8:	af 93       	push	r26
     aaa:	bf 93       	push	r27
     aac:	ef 93       	push	r30
     aae:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     ab0:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     ab4:	8e 2f       	mov	r24, r30
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	fc 01       	movw	r30, r24
     aba:	38 97       	sbiw	r30, 0x08	; 8
     abc:	e1 35       	cpi	r30, 0x51	; 81
     abe:	f1 05       	cpc	r31, r1
     ac0:	08 f0       	brcs	.+2      	; 0xac4 <__vector_39+0x32>
     ac2:	57 c0       	rjmp	.+174    	; 0xb72 <__vector_39+0xe0>
     ac4:	88 27       	eor	r24, r24
     ac6:	ee 58       	subi	r30, 0x8E	; 142
     ac8:	ff 4f       	sbci	r31, 0xFF	; 255
     aca:	8f 4f       	sbci	r24, 0xFF	; 255
     acc:	a5 c2       	rjmp	.+1354   	; 0x1018 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     ace:	10 92 63 03 	sts	0x0363, r1	; 0x800363 <TWI_bufPtr.1553>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     ad2:	e0 91 63 03 	lds	r30, 0x0363	; 0x800363 <TWI_bufPtr.1553>
     ad6:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <TWI_msgSize>
     ada:	e8 17       	cp	r30, r24
     adc:	70 f4       	brcc	.+28     	; 0xafa <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     ade:	81 e0       	ldi	r24, 0x01	; 1
     ae0:	8e 0f       	add	r24, r30
     ae2:	80 93 63 03 	sts	0x0363, r24	; 0x800363 <TWI_bufPtr.1553>
     ae6:	f0 e0       	ldi	r31, 0x00	; 0
     ae8:	ea 59       	subi	r30, 0x9A	; 154
     aea:	fc 4f       	sbci	r31, 0xFC	; 252
     aec:	80 81       	ld	r24, Z
     aee:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     af2:	85 e8       	ldi	r24, 0x85	; 133
     af4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     af8:	43 c0       	rjmp	.+134    	; 0xb80 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     afa:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <TWI_statusReg>
     afe:	81 60       	ori	r24, 0x01	; 1
     b00:	80 93 64 03 	sts	0x0364, r24	; 0x800364 <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b04:	84 e9       	ldi	r24, 0x94	; 148
     b06:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b0a:	3a c0       	rjmp	.+116    	; 0xb80 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     b0c:	e0 91 63 03 	lds	r30, 0x0363	; 0x800363 <TWI_bufPtr.1553>
     b10:	81 e0       	ldi	r24, 0x01	; 1
     b12:	8e 0f       	add	r24, r30
     b14:	80 93 63 03 	sts	0x0363, r24	; 0x800363 <TWI_bufPtr.1553>
     b18:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     b1c:	f0 e0       	ldi	r31, 0x00	; 0
     b1e:	ea 59       	subi	r30, 0x9A	; 154
     b20:	fc 4f       	sbci	r31, 0xFC	; 252
     b22:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b24:	20 91 63 03 	lds	r18, 0x0363	; 0x800363 <TWI_bufPtr.1553>
     b28:	30 e0       	ldi	r19, 0x00	; 0
     b2a:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <TWI_msgSize>
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	01 97       	sbiw	r24, 0x01	; 1
     b32:	28 17       	cp	r18, r24
     b34:	39 07       	cpc	r19, r25
     b36:	24 f4       	brge	.+8      	; 0xb40 <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b38:	85 ec       	ldi	r24, 0xC5	; 197
     b3a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b3e:	20 c0       	rjmp	.+64     	; 0xb80 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b40:	85 e8       	ldi	r24, 0x85	; 133
     b42:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b46:	1c c0       	rjmp	.+56     	; 0xb80 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     b48:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     b4c:	e0 91 63 03 	lds	r30, 0x0363	; 0x800363 <TWI_bufPtr.1553>
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	ea 59       	subi	r30, 0x9A	; 154
     b54:	fc 4f       	sbci	r31, 0xFC	; 252
     b56:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     b58:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <TWI_statusReg>
     b5c:	81 60       	ori	r24, 0x01	; 1
     b5e:	80 93 64 03 	sts	0x0364, r24	; 0x800364 <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b62:	84 e9       	ldi	r24, 0x94	; 148
     b64:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     b68:	0b c0       	rjmp	.+22     	; 0xb80 <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b6a:	85 ea       	ldi	r24, 0xA5	; 165
     b6c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     b70:	07 c0       	rjmp	.+14     	; 0xb80 <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b72:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     b76:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b7a:	84 e0       	ldi	r24, 0x04	; 4
     b7c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     b80:	ff 91       	pop	r31
     b82:	ef 91       	pop	r30
     b84:	bf 91       	pop	r27
     b86:	af 91       	pop	r26
     b88:	9f 91       	pop	r25
     b8a:	8f 91       	pop	r24
     b8c:	3f 91       	pop	r19
     b8e:	2f 91       	pop	r18
     b90:	0f 90       	pop	r0
     b92:	0b be       	out	0x3b, r0	; 59
     b94:	0f 90       	pop	r0
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	0f 90       	pop	r0
     b9a:	1f 90       	pop	r1
     b9c:	18 95       	reti

00000b9e <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     b9e:	e0 ec       	ldi	r30, 0xC0	; 192
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	90 81       	ld	r25, Z
     ba4:	95 ff       	sbrs	r25, 5
     ba6:	fd cf       	rjmp	.-6      	; 0xba2 <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     ba8:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	08 95       	ret

00000bb2 <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     bb2:	e0 ec       	ldi	r30, 0xC0	; 192
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	80 81       	ld	r24, Z
     bb8:	88 23       	and	r24, r24
     bba:	ec f7       	brge	.-6      	; 0xbb6 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     bbc:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	08 95       	ret

00000bc4 <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     bc4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     bc8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     bcc:	88 e1       	ldi	r24, 0x18	; 24
     bce:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     bd2:	e2 ec       	ldi	r30, 0xC2	; 194
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	88 e0       	ldi	r24, 0x08	; 8
     bd8:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     bda:	86 e0       	ldi	r24, 0x06	; 6
     bdc:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     bde:	69 ed       	ldi	r22, 0xD9	; 217
     be0:	75 e0       	ldi	r23, 0x05	; 5
     be2:	8f ec       	ldi	r24, 0xCF	; 207
     be4:	95 e0       	ldi	r25, 0x05	; 5
     be6:	20 c2       	rjmp	.+1088   	; 0x1028 <fdevopen>
     be8:	08 95       	ret

00000bea <__subsf3>:
     bea:	50 58       	subi	r21, 0x80	; 128

00000bec <__addsf3>:
     bec:	bb 27       	eor	r27, r27
     bee:	aa 27       	eor	r26, r26
     bf0:	0e d0       	rcall	.+28     	; 0xc0e <__addsf3x>
     bf2:	75 c1       	rjmp	.+746    	; 0xede <__fp_round>
     bf4:	66 d1       	rcall	.+716    	; 0xec2 <__fp_pscA>
     bf6:	30 f0       	brcs	.+12     	; 0xc04 <__addsf3+0x18>
     bf8:	6b d1       	rcall	.+726    	; 0xed0 <__fp_pscB>
     bfa:	20 f0       	brcs	.+8      	; 0xc04 <__addsf3+0x18>
     bfc:	31 f4       	brne	.+12     	; 0xc0a <__addsf3+0x1e>
     bfe:	9f 3f       	cpi	r25, 0xFF	; 255
     c00:	11 f4       	brne	.+4      	; 0xc06 <__addsf3+0x1a>
     c02:	1e f4       	brtc	.+6      	; 0xc0a <__addsf3+0x1e>
     c04:	5b c1       	rjmp	.+694    	; 0xebc <__fp_nan>
     c06:	0e f4       	brtc	.+2      	; 0xc0a <__addsf3+0x1e>
     c08:	e0 95       	com	r30
     c0a:	e7 fb       	bst	r30, 7
     c0c:	51 c1       	rjmp	.+674    	; 0xeb0 <__fp_inf>

00000c0e <__addsf3x>:
     c0e:	e9 2f       	mov	r30, r25
     c10:	77 d1       	rcall	.+750    	; 0xf00 <__fp_split3>
     c12:	80 f3       	brcs	.-32     	; 0xbf4 <__addsf3+0x8>
     c14:	ba 17       	cp	r27, r26
     c16:	62 07       	cpc	r22, r18
     c18:	73 07       	cpc	r23, r19
     c1a:	84 07       	cpc	r24, r20
     c1c:	95 07       	cpc	r25, r21
     c1e:	18 f0       	brcs	.+6      	; 0xc26 <__addsf3x+0x18>
     c20:	71 f4       	brne	.+28     	; 0xc3e <__addsf3x+0x30>
     c22:	9e f5       	brtc	.+102    	; 0xc8a <__addsf3x+0x7c>
     c24:	8f c1       	rjmp	.+798    	; 0xf44 <__fp_zero>
     c26:	0e f4       	brtc	.+2      	; 0xc2a <__addsf3x+0x1c>
     c28:	e0 95       	com	r30
     c2a:	0b 2e       	mov	r0, r27
     c2c:	ba 2f       	mov	r27, r26
     c2e:	a0 2d       	mov	r26, r0
     c30:	0b 01       	movw	r0, r22
     c32:	b9 01       	movw	r22, r18
     c34:	90 01       	movw	r18, r0
     c36:	0c 01       	movw	r0, r24
     c38:	ca 01       	movw	r24, r20
     c3a:	a0 01       	movw	r20, r0
     c3c:	11 24       	eor	r1, r1
     c3e:	ff 27       	eor	r31, r31
     c40:	59 1b       	sub	r21, r25
     c42:	99 f0       	breq	.+38     	; 0xc6a <__addsf3x+0x5c>
     c44:	59 3f       	cpi	r21, 0xF9	; 249
     c46:	50 f4       	brcc	.+20     	; 0xc5c <__addsf3x+0x4e>
     c48:	50 3e       	cpi	r21, 0xE0	; 224
     c4a:	68 f1       	brcs	.+90     	; 0xca6 <__addsf3x+0x98>
     c4c:	1a 16       	cp	r1, r26
     c4e:	f0 40       	sbci	r31, 0x00	; 0
     c50:	a2 2f       	mov	r26, r18
     c52:	23 2f       	mov	r18, r19
     c54:	34 2f       	mov	r19, r20
     c56:	44 27       	eor	r20, r20
     c58:	58 5f       	subi	r21, 0xF8	; 248
     c5a:	f3 cf       	rjmp	.-26     	; 0xc42 <__addsf3x+0x34>
     c5c:	46 95       	lsr	r20
     c5e:	37 95       	ror	r19
     c60:	27 95       	ror	r18
     c62:	a7 95       	ror	r26
     c64:	f0 40       	sbci	r31, 0x00	; 0
     c66:	53 95       	inc	r21
     c68:	c9 f7       	brne	.-14     	; 0xc5c <__addsf3x+0x4e>
     c6a:	7e f4       	brtc	.+30     	; 0xc8a <__addsf3x+0x7c>
     c6c:	1f 16       	cp	r1, r31
     c6e:	ba 0b       	sbc	r27, r26
     c70:	62 0b       	sbc	r22, r18
     c72:	73 0b       	sbc	r23, r19
     c74:	84 0b       	sbc	r24, r20
     c76:	ba f0       	brmi	.+46     	; 0xca6 <__addsf3x+0x98>
     c78:	91 50       	subi	r25, 0x01	; 1
     c7a:	a1 f0       	breq	.+40     	; 0xca4 <__addsf3x+0x96>
     c7c:	ff 0f       	add	r31, r31
     c7e:	bb 1f       	adc	r27, r27
     c80:	66 1f       	adc	r22, r22
     c82:	77 1f       	adc	r23, r23
     c84:	88 1f       	adc	r24, r24
     c86:	c2 f7       	brpl	.-16     	; 0xc78 <__addsf3x+0x6a>
     c88:	0e c0       	rjmp	.+28     	; 0xca6 <__addsf3x+0x98>
     c8a:	ba 0f       	add	r27, r26
     c8c:	62 1f       	adc	r22, r18
     c8e:	73 1f       	adc	r23, r19
     c90:	84 1f       	adc	r24, r20
     c92:	48 f4       	brcc	.+18     	; 0xca6 <__addsf3x+0x98>
     c94:	87 95       	ror	r24
     c96:	77 95       	ror	r23
     c98:	67 95       	ror	r22
     c9a:	b7 95       	ror	r27
     c9c:	f7 95       	ror	r31
     c9e:	9e 3f       	cpi	r25, 0xFE	; 254
     ca0:	08 f0       	brcs	.+2      	; 0xca4 <__addsf3x+0x96>
     ca2:	b3 cf       	rjmp	.-154    	; 0xc0a <__addsf3+0x1e>
     ca4:	93 95       	inc	r25
     ca6:	88 0f       	add	r24, r24
     ca8:	08 f0       	brcs	.+2      	; 0xcac <__addsf3x+0x9e>
     caa:	99 27       	eor	r25, r25
     cac:	ee 0f       	add	r30, r30
     cae:	97 95       	ror	r25
     cb0:	87 95       	ror	r24
     cb2:	08 95       	ret

00000cb4 <__cmpsf2>:
     cb4:	d9 d0       	rcall	.+434    	; 0xe68 <__fp_cmp>
     cb6:	08 f4       	brcc	.+2      	; 0xcba <__cmpsf2+0x6>
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	08 95       	ret

00000cbc <__divsf3>:
     cbc:	0c d0       	rcall	.+24     	; 0xcd6 <__divsf3x>
     cbe:	0f c1       	rjmp	.+542    	; 0xede <__fp_round>
     cc0:	07 d1       	rcall	.+526    	; 0xed0 <__fp_pscB>
     cc2:	40 f0       	brcs	.+16     	; 0xcd4 <__divsf3+0x18>
     cc4:	fe d0       	rcall	.+508    	; 0xec2 <__fp_pscA>
     cc6:	30 f0       	brcs	.+12     	; 0xcd4 <__divsf3+0x18>
     cc8:	21 f4       	brne	.+8      	; 0xcd2 <__divsf3+0x16>
     cca:	5f 3f       	cpi	r21, 0xFF	; 255
     ccc:	19 f0       	breq	.+6      	; 0xcd4 <__divsf3+0x18>
     cce:	f0 c0       	rjmp	.+480    	; 0xeb0 <__fp_inf>
     cd0:	51 11       	cpse	r21, r1
     cd2:	39 c1       	rjmp	.+626    	; 0xf46 <__fp_szero>
     cd4:	f3 c0       	rjmp	.+486    	; 0xebc <__fp_nan>

00000cd6 <__divsf3x>:
     cd6:	14 d1       	rcall	.+552    	; 0xf00 <__fp_split3>
     cd8:	98 f3       	brcs	.-26     	; 0xcc0 <__divsf3+0x4>

00000cda <__divsf3_pse>:
     cda:	99 23       	and	r25, r25
     cdc:	c9 f3       	breq	.-14     	; 0xcd0 <__divsf3+0x14>
     cde:	55 23       	and	r21, r21
     ce0:	b1 f3       	breq	.-20     	; 0xcce <__divsf3+0x12>
     ce2:	95 1b       	sub	r25, r21
     ce4:	55 0b       	sbc	r21, r21
     ce6:	bb 27       	eor	r27, r27
     ce8:	aa 27       	eor	r26, r26
     cea:	62 17       	cp	r22, r18
     cec:	73 07       	cpc	r23, r19
     cee:	84 07       	cpc	r24, r20
     cf0:	38 f0       	brcs	.+14     	; 0xd00 <__divsf3_pse+0x26>
     cf2:	9f 5f       	subi	r25, 0xFF	; 255
     cf4:	5f 4f       	sbci	r21, 0xFF	; 255
     cf6:	22 0f       	add	r18, r18
     cf8:	33 1f       	adc	r19, r19
     cfa:	44 1f       	adc	r20, r20
     cfc:	aa 1f       	adc	r26, r26
     cfe:	a9 f3       	breq	.-22     	; 0xcea <__divsf3_pse+0x10>
     d00:	33 d0       	rcall	.+102    	; 0xd68 <__divsf3_pse+0x8e>
     d02:	0e 2e       	mov	r0, r30
     d04:	3a f0       	brmi	.+14     	; 0xd14 <__divsf3_pse+0x3a>
     d06:	e0 e8       	ldi	r30, 0x80	; 128
     d08:	30 d0       	rcall	.+96     	; 0xd6a <__divsf3_pse+0x90>
     d0a:	91 50       	subi	r25, 0x01	; 1
     d0c:	50 40       	sbci	r21, 0x00	; 0
     d0e:	e6 95       	lsr	r30
     d10:	00 1c       	adc	r0, r0
     d12:	ca f7       	brpl	.-14     	; 0xd06 <__divsf3_pse+0x2c>
     d14:	29 d0       	rcall	.+82     	; 0xd68 <__divsf3_pse+0x8e>
     d16:	fe 2f       	mov	r31, r30
     d18:	27 d0       	rcall	.+78     	; 0xd68 <__divsf3_pse+0x8e>
     d1a:	66 0f       	add	r22, r22
     d1c:	77 1f       	adc	r23, r23
     d1e:	88 1f       	adc	r24, r24
     d20:	bb 1f       	adc	r27, r27
     d22:	26 17       	cp	r18, r22
     d24:	37 07       	cpc	r19, r23
     d26:	48 07       	cpc	r20, r24
     d28:	ab 07       	cpc	r26, r27
     d2a:	b0 e8       	ldi	r27, 0x80	; 128
     d2c:	09 f0       	breq	.+2      	; 0xd30 <__divsf3_pse+0x56>
     d2e:	bb 0b       	sbc	r27, r27
     d30:	80 2d       	mov	r24, r0
     d32:	bf 01       	movw	r22, r30
     d34:	ff 27       	eor	r31, r31
     d36:	93 58       	subi	r25, 0x83	; 131
     d38:	5f 4f       	sbci	r21, 0xFF	; 255
     d3a:	2a f0       	brmi	.+10     	; 0xd46 <__divsf3_pse+0x6c>
     d3c:	9e 3f       	cpi	r25, 0xFE	; 254
     d3e:	51 05       	cpc	r21, r1
     d40:	68 f0       	brcs	.+26     	; 0xd5c <__divsf3_pse+0x82>
     d42:	b6 c0       	rjmp	.+364    	; 0xeb0 <__fp_inf>
     d44:	00 c1       	rjmp	.+512    	; 0xf46 <__fp_szero>
     d46:	5f 3f       	cpi	r21, 0xFF	; 255
     d48:	ec f3       	brlt	.-6      	; 0xd44 <__divsf3_pse+0x6a>
     d4a:	98 3e       	cpi	r25, 0xE8	; 232
     d4c:	dc f3       	brlt	.-10     	; 0xd44 <__divsf3_pse+0x6a>
     d4e:	86 95       	lsr	r24
     d50:	77 95       	ror	r23
     d52:	67 95       	ror	r22
     d54:	b7 95       	ror	r27
     d56:	f7 95       	ror	r31
     d58:	9f 5f       	subi	r25, 0xFF	; 255
     d5a:	c9 f7       	brne	.-14     	; 0xd4e <__divsf3_pse+0x74>
     d5c:	88 0f       	add	r24, r24
     d5e:	91 1d       	adc	r25, r1
     d60:	96 95       	lsr	r25
     d62:	87 95       	ror	r24
     d64:	97 f9       	bld	r25, 7
     d66:	08 95       	ret
     d68:	e1 e0       	ldi	r30, 0x01	; 1
     d6a:	66 0f       	add	r22, r22
     d6c:	77 1f       	adc	r23, r23
     d6e:	88 1f       	adc	r24, r24
     d70:	bb 1f       	adc	r27, r27
     d72:	62 17       	cp	r22, r18
     d74:	73 07       	cpc	r23, r19
     d76:	84 07       	cpc	r24, r20
     d78:	ba 07       	cpc	r27, r26
     d7a:	20 f0       	brcs	.+8      	; 0xd84 <__divsf3_pse+0xaa>
     d7c:	62 1b       	sub	r22, r18
     d7e:	73 0b       	sbc	r23, r19
     d80:	84 0b       	sbc	r24, r20
     d82:	ba 0b       	sbc	r27, r26
     d84:	ee 1f       	adc	r30, r30
     d86:	88 f7       	brcc	.-30     	; 0xd6a <__divsf3_pse+0x90>
     d88:	e0 95       	com	r30
     d8a:	08 95       	ret

00000d8c <__fixsfsi>:
     d8c:	04 d0       	rcall	.+8      	; 0xd96 <__fixunssfsi>
     d8e:	68 94       	set
     d90:	b1 11       	cpse	r27, r1
     d92:	d9 c0       	rjmp	.+434    	; 0xf46 <__fp_szero>
     d94:	08 95       	ret

00000d96 <__fixunssfsi>:
     d96:	bc d0       	rcall	.+376    	; 0xf10 <__fp_splitA>
     d98:	88 f0       	brcs	.+34     	; 0xdbc <__fixunssfsi+0x26>
     d9a:	9f 57       	subi	r25, 0x7F	; 127
     d9c:	90 f0       	brcs	.+36     	; 0xdc2 <__fixunssfsi+0x2c>
     d9e:	b9 2f       	mov	r27, r25
     da0:	99 27       	eor	r25, r25
     da2:	b7 51       	subi	r27, 0x17	; 23
     da4:	a0 f0       	brcs	.+40     	; 0xdce <__fixunssfsi+0x38>
     da6:	d1 f0       	breq	.+52     	; 0xddc <__fixunssfsi+0x46>
     da8:	66 0f       	add	r22, r22
     daa:	77 1f       	adc	r23, r23
     dac:	88 1f       	adc	r24, r24
     dae:	99 1f       	adc	r25, r25
     db0:	1a f0       	brmi	.+6      	; 0xdb8 <__fixunssfsi+0x22>
     db2:	ba 95       	dec	r27
     db4:	c9 f7       	brne	.-14     	; 0xda8 <__fixunssfsi+0x12>
     db6:	12 c0       	rjmp	.+36     	; 0xddc <__fixunssfsi+0x46>
     db8:	b1 30       	cpi	r27, 0x01	; 1
     dba:	81 f0       	breq	.+32     	; 0xddc <__fixunssfsi+0x46>
     dbc:	c3 d0       	rcall	.+390    	; 0xf44 <__fp_zero>
     dbe:	b1 e0       	ldi	r27, 0x01	; 1
     dc0:	08 95       	ret
     dc2:	c0 c0       	rjmp	.+384    	; 0xf44 <__fp_zero>
     dc4:	67 2f       	mov	r22, r23
     dc6:	78 2f       	mov	r23, r24
     dc8:	88 27       	eor	r24, r24
     dca:	b8 5f       	subi	r27, 0xF8	; 248
     dcc:	39 f0       	breq	.+14     	; 0xddc <__fixunssfsi+0x46>
     dce:	b9 3f       	cpi	r27, 0xF9	; 249
     dd0:	cc f3       	brlt	.-14     	; 0xdc4 <__fixunssfsi+0x2e>
     dd2:	86 95       	lsr	r24
     dd4:	77 95       	ror	r23
     dd6:	67 95       	ror	r22
     dd8:	b3 95       	inc	r27
     dda:	d9 f7       	brne	.-10     	; 0xdd2 <__fixunssfsi+0x3c>
     ddc:	3e f4       	brtc	.+14     	; 0xdec <__fixunssfsi+0x56>
     dde:	90 95       	com	r25
     de0:	80 95       	com	r24
     de2:	70 95       	com	r23
     de4:	61 95       	neg	r22
     de6:	7f 4f       	sbci	r23, 0xFF	; 255
     de8:	8f 4f       	sbci	r24, 0xFF	; 255
     dea:	9f 4f       	sbci	r25, 0xFF	; 255
     dec:	08 95       	ret

00000dee <__floatunsisf>:
     dee:	e8 94       	clt
     df0:	09 c0       	rjmp	.+18     	; 0xe04 <__floatsisf+0x12>

00000df2 <__floatsisf>:
     df2:	97 fb       	bst	r25, 7
     df4:	3e f4       	brtc	.+14     	; 0xe04 <__floatsisf+0x12>
     df6:	90 95       	com	r25
     df8:	80 95       	com	r24
     dfa:	70 95       	com	r23
     dfc:	61 95       	neg	r22
     dfe:	7f 4f       	sbci	r23, 0xFF	; 255
     e00:	8f 4f       	sbci	r24, 0xFF	; 255
     e02:	9f 4f       	sbci	r25, 0xFF	; 255
     e04:	99 23       	and	r25, r25
     e06:	a9 f0       	breq	.+42     	; 0xe32 <__floatsisf+0x40>
     e08:	f9 2f       	mov	r31, r25
     e0a:	96 e9       	ldi	r25, 0x96	; 150
     e0c:	bb 27       	eor	r27, r27
     e0e:	93 95       	inc	r25
     e10:	f6 95       	lsr	r31
     e12:	87 95       	ror	r24
     e14:	77 95       	ror	r23
     e16:	67 95       	ror	r22
     e18:	b7 95       	ror	r27
     e1a:	f1 11       	cpse	r31, r1
     e1c:	f8 cf       	rjmp	.-16     	; 0xe0e <__floatsisf+0x1c>
     e1e:	fa f4       	brpl	.+62     	; 0xe5e <__floatsisf+0x6c>
     e20:	bb 0f       	add	r27, r27
     e22:	11 f4       	brne	.+4      	; 0xe28 <__floatsisf+0x36>
     e24:	60 ff       	sbrs	r22, 0
     e26:	1b c0       	rjmp	.+54     	; 0xe5e <__floatsisf+0x6c>
     e28:	6f 5f       	subi	r22, 0xFF	; 255
     e2a:	7f 4f       	sbci	r23, 0xFF	; 255
     e2c:	8f 4f       	sbci	r24, 0xFF	; 255
     e2e:	9f 4f       	sbci	r25, 0xFF	; 255
     e30:	16 c0       	rjmp	.+44     	; 0xe5e <__floatsisf+0x6c>
     e32:	88 23       	and	r24, r24
     e34:	11 f0       	breq	.+4      	; 0xe3a <__floatsisf+0x48>
     e36:	96 e9       	ldi	r25, 0x96	; 150
     e38:	11 c0       	rjmp	.+34     	; 0xe5c <__floatsisf+0x6a>
     e3a:	77 23       	and	r23, r23
     e3c:	21 f0       	breq	.+8      	; 0xe46 <__floatsisf+0x54>
     e3e:	9e e8       	ldi	r25, 0x8E	; 142
     e40:	87 2f       	mov	r24, r23
     e42:	76 2f       	mov	r23, r22
     e44:	05 c0       	rjmp	.+10     	; 0xe50 <__floatsisf+0x5e>
     e46:	66 23       	and	r22, r22
     e48:	71 f0       	breq	.+28     	; 0xe66 <__floatsisf+0x74>
     e4a:	96 e8       	ldi	r25, 0x86	; 134
     e4c:	86 2f       	mov	r24, r22
     e4e:	70 e0       	ldi	r23, 0x00	; 0
     e50:	60 e0       	ldi	r22, 0x00	; 0
     e52:	2a f0       	brmi	.+10     	; 0xe5e <__floatsisf+0x6c>
     e54:	9a 95       	dec	r25
     e56:	66 0f       	add	r22, r22
     e58:	77 1f       	adc	r23, r23
     e5a:	88 1f       	adc	r24, r24
     e5c:	da f7       	brpl	.-10     	; 0xe54 <__floatsisf+0x62>
     e5e:	88 0f       	add	r24, r24
     e60:	96 95       	lsr	r25
     e62:	87 95       	ror	r24
     e64:	97 f9       	bld	r25, 7
     e66:	08 95       	ret

00000e68 <__fp_cmp>:
     e68:	99 0f       	add	r25, r25
     e6a:	00 08       	sbc	r0, r0
     e6c:	55 0f       	add	r21, r21
     e6e:	aa 0b       	sbc	r26, r26
     e70:	e0 e8       	ldi	r30, 0x80	; 128
     e72:	fe ef       	ldi	r31, 0xFE	; 254
     e74:	16 16       	cp	r1, r22
     e76:	17 06       	cpc	r1, r23
     e78:	e8 07       	cpc	r30, r24
     e7a:	f9 07       	cpc	r31, r25
     e7c:	c0 f0       	brcs	.+48     	; 0xeae <__fp_cmp+0x46>
     e7e:	12 16       	cp	r1, r18
     e80:	13 06       	cpc	r1, r19
     e82:	e4 07       	cpc	r30, r20
     e84:	f5 07       	cpc	r31, r21
     e86:	98 f0       	brcs	.+38     	; 0xeae <__fp_cmp+0x46>
     e88:	62 1b       	sub	r22, r18
     e8a:	73 0b       	sbc	r23, r19
     e8c:	84 0b       	sbc	r24, r20
     e8e:	95 0b       	sbc	r25, r21
     e90:	39 f4       	brne	.+14     	; 0xea0 <__fp_cmp+0x38>
     e92:	0a 26       	eor	r0, r26
     e94:	61 f0       	breq	.+24     	; 0xeae <__fp_cmp+0x46>
     e96:	23 2b       	or	r18, r19
     e98:	24 2b       	or	r18, r20
     e9a:	25 2b       	or	r18, r21
     e9c:	21 f4       	brne	.+8      	; 0xea6 <__fp_cmp+0x3e>
     e9e:	08 95       	ret
     ea0:	0a 26       	eor	r0, r26
     ea2:	09 f4       	brne	.+2      	; 0xea6 <__fp_cmp+0x3e>
     ea4:	a1 40       	sbci	r26, 0x01	; 1
     ea6:	a6 95       	lsr	r26
     ea8:	8f ef       	ldi	r24, 0xFF	; 255
     eaa:	81 1d       	adc	r24, r1
     eac:	81 1d       	adc	r24, r1
     eae:	08 95       	ret

00000eb0 <__fp_inf>:
     eb0:	97 f9       	bld	r25, 7
     eb2:	9f 67       	ori	r25, 0x7F	; 127
     eb4:	80 e8       	ldi	r24, 0x80	; 128
     eb6:	70 e0       	ldi	r23, 0x00	; 0
     eb8:	60 e0       	ldi	r22, 0x00	; 0
     eba:	08 95       	ret

00000ebc <__fp_nan>:
     ebc:	9f ef       	ldi	r25, 0xFF	; 255
     ebe:	80 ec       	ldi	r24, 0xC0	; 192
     ec0:	08 95       	ret

00000ec2 <__fp_pscA>:
     ec2:	00 24       	eor	r0, r0
     ec4:	0a 94       	dec	r0
     ec6:	16 16       	cp	r1, r22
     ec8:	17 06       	cpc	r1, r23
     eca:	18 06       	cpc	r1, r24
     ecc:	09 06       	cpc	r0, r25
     ece:	08 95       	ret

00000ed0 <__fp_pscB>:
     ed0:	00 24       	eor	r0, r0
     ed2:	0a 94       	dec	r0
     ed4:	12 16       	cp	r1, r18
     ed6:	13 06       	cpc	r1, r19
     ed8:	14 06       	cpc	r1, r20
     eda:	05 06       	cpc	r0, r21
     edc:	08 95       	ret

00000ede <__fp_round>:
     ede:	09 2e       	mov	r0, r25
     ee0:	03 94       	inc	r0
     ee2:	00 0c       	add	r0, r0
     ee4:	11 f4       	brne	.+4      	; 0xeea <__fp_round+0xc>
     ee6:	88 23       	and	r24, r24
     ee8:	52 f0       	brmi	.+20     	; 0xefe <__fp_round+0x20>
     eea:	bb 0f       	add	r27, r27
     eec:	40 f4       	brcc	.+16     	; 0xefe <__fp_round+0x20>
     eee:	bf 2b       	or	r27, r31
     ef0:	11 f4       	brne	.+4      	; 0xef6 <__fp_round+0x18>
     ef2:	60 ff       	sbrs	r22, 0
     ef4:	04 c0       	rjmp	.+8      	; 0xefe <__fp_round+0x20>
     ef6:	6f 5f       	subi	r22, 0xFF	; 255
     ef8:	7f 4f       	sbci	r23, 0xFF	; 255
     efa:	8f 4f       	sbci	r24, 0xFF	; 255
     efc:	9f 4f       	sbci	r25, 0xFF	; 255
     efe:	08 95       	ret

00000f00 <__fp_split3>:
     f00:	57 fd       	sbrc	r21, 7
     f02:	90 58       	subi	r25, 0x80	; 128
     f04:	44 0f       	add	r20, r20
     f06:	55 1f       	adc	r21, r21
     f08:	59 f0       	breq	.+22     	; 0xf20 <__fp_splitA+0x10>
     f0a:	5f 3f       	cpi	r21, 0xFF	; 255
     f0c:	71 f0       	breq	.+28     	; 0xf2a <__fp_splitA+0x1a>
     f0e:	47 95       	ror	r20

00000f10 <__fp_splitA>:
     f10:	88 0f       	add	r24, r24
     f12:	97 fb       	bst	r25, 7
     f14:	99 1f       	adc	r25, r25
     f16:	61 f0       	breq	.+24     	; 0xf30 <__fp_splitA+0x20>
     f18:	9f 3f       	cpi	r25, 0xFF	; 255
     f1a:	79 f0       	breq	.+30     	; 0xf3a <__fp_splitA+0x2a>
     f1c:	87 95       	ror	r24
     f1e:	08 95       	ret
     f20:	12 16       	cp	r1, r18
     f22:	13 06       	cpc	r1, r19
     f24:	14 06       	cpc	r1, r20
     f26:	55 1f       	adc	r21, r21
     f28:	f2 cf       	rjmp	.-28     	; 0xf0e <__fp_split3+0xe>
     f2a:	46 95       	lsr	r20
     f2c:	f1 df       	rcall	.-30     	; 0xf10 <__fp_splitA>
     f2e:	08 c0       	rjmp	.+16     	; 0xf40 <__fp_splitA+0x30>
     f30:	16 16       	cp	r1, r22
     f32:	17 06       	cpc	r1, r23
     f34:	18 06       	cpc	r1, r24
     f36:	99 1f       	adc	r25, r25
     f38:	f1 cf       	rjmp	.-30     	; 0xf1c <__fp_splitA+0xc>
     f3a:	86 95       	lsr	r24
     f3c:	71 05       	cpc	r23, r1
     f3e:	61 05       	cpc	r22, r1
     f40:	08 94       	sec
     f42:	08 95       	ret

00000f44 <__fp_zero>:
     f44:	e8 94       	clt

00000f46 <__fp_szero>:
     f46:	bb 27       	eor	r27, r27
     f48:	66 27       	eor	r22, r22
     f4a:	77 27       	eor	r23, r23
     f4c:	cb 01       	movw	r24, r22
     f4e:	97 f9       	bld	r25, 7
     f50:	08 95       	ret

00000f52 <__mulsf3>:
     f52:	0b d0       	rcall	.+22     	; 0xf6a <__mulsf3x>
     f54:	c4 cf       	rjmp	.-120    	; 0xede <__fp_round>
     f56:	b5 df       	rcall	.-150    	; 0xec2 <__fp_pscA>
     f58:	28 f0       	brcs	.+10     	; 0xf64 <__mulsf3+0x12>
     f5a:	ba df       	rcall	.-140    	; 0xed0 <__fp_pscB>
     f5c:	18 f0       	brcs	.+6      	; 0xf64 <__mulsf3+0x12>
     f5e:	95 23       	and	r25, r21
     f60:	09 f0       	breq	.+2      	; 0xf64 <__mulsf3+0x12>
     f62:	a6 cf       	rjmp	.-180    	; 0xeb0 <__fp_inf>
     f64:	ab cf       	rjmp	.-170    	; 0xebc <__fp_nan>
     f66:	11 24       	eor	r1, r1
     f68:	ee cf       	rjmp	.-36     	; 0xf46 <__fp_szero>

00000f6a <__mulsf3x>:
     f6a:	ca df       	rcall	.-108    	; 0xf00 <__fp_split3>
     f6c:	a0 f3       	brcs	.-24     	; 0xf56 <__mulsf3+0x4>

00000f6e <__mulsf3_pse>:
     f6e:	95 9f       	mul	r25, r21
     f70:	d1 f3       	breq	.-12     	; 0xf66 <__mulsf3+0x14>
     f72:	95 0f       	add	r25, r21
     f74:	50 e0       	ldi	r21, 0x00	; 0
     f76:	55 1f       	adc	r21, r21
     f78:	62 9f       	mul	r22, r18
     f7a:	f0 01       	movw	r30, r0
     f7c:	72 9f       	mul	r23, r18
     f7e:	bb 27       	eor	r27, r27
     f80:	f0 0d       	add	r31, r0
     f82:	b1 1d       	adc	r27, r1
     f84:	63 9f       	mul	r22, r19
     f86:	aa 27       	eor	r26, r26
     f88:	f0 0d       	add	r31, r0
     f8a:	b1 1d       	adc	r27, r1
     f8c:	aa 1f       	adc	r26, r26
     f8e:	64 9f       	mul	r22, r20
     f90:	66 27       	eor	r22, r22
     f92:	b0 0d       	add	r27, r0
     f94:	a1 1d       	adc	r26, r1
     f96:	66 1f       	adc	r22, r22
     f98:	82 9f       	mul	r24, r18
     f9a:	22 27       	eor	r18, r18
     f9c:	b0 0d       	add	r27, r0
     f9e:	a1 1d       	adc	r26, r1
     fa0:	62 1f       	adc	r22, r18
     fa2:	73 9f       	mul	r23, r19
     fa4:	b0 0d       	add	r27, r0
     fa6:	a1 1d       	adc	r26, r1
     fa8:	62 1f       	adc	r22, r18
     faa:	83 9f       	mul	r24, r19
     fac:	a0 0d       	add	r26, r0
     fae:	61 1d       	adc	r22, r1
     fb0:	22 1f       	adc	r18, r18
     fb2:	74 9f       	mul	r23, r20
     fb4:	33 27       	eor	r19, r19
     fb6:	a0 0d       	add	r26, r0
     fb8:	61 1d       	adc	r22, r1
     fba:	23 1f       	adc	r18, r19
     fbc:	84 9f       	mul	r24, r20
     fbe:	60 0d       	add	r22, r0
     fc0:	21 1d       	adc	r18, r1
     fc2:	82 2f       	mov	r24, r18
     fc4:	76 2f       	mov	r23, r22
     fc6:	6a 2f       	mov	r22, r26
     fc8:	11 24       	eor	r1, r1
     fca:	9f 57       	subi	r25, 0x7F	; 127
     fcc:	50 40       	sbci	r21, 0x00	; 0
     fce:	8a f0       	brmi	.+34     	; 0xff2 <__mulsf3_pse+0x84>
     fd0:	e1 f0       	breq	.+56     	; 0x100a <__mulsf3_pse+0x9c>
     fd2:	88 23       	and	r24, r24
     fd4:	4a f0       	brmi	.+18     	; 0xfe8 <__mulsf3_pse+0x7a>
     fd6:	ee 0f       	add	r30, r30
     fd8:	ff 1f       	adc	r31, r31
     fda:	bb 1f       	adc	r27, r27
     fdc:	66 1f       	adc	r22, r22
     fde:	77 1f       	adc	r23, r23
     fe0:	88 1f       	adc	r24, r24
     fe2:	91 50       	subi	r25, 0x01	; 1
     fe4:	50 40       	sbci	r21, 0x00	; 0
     fe6:	a9 f7       	brne	.-22     	; 0xfd2 <__mulsf3_pse+0x64>
     fe8:	9e 3f       	cpi	r25, 0xFE	; 254
     fea:	51 05       	cpc	r21, r1
     fec:	70 f0       	brcs	.+28     	; 0x100a <__mulsf3_pse+0x9c>
     fee:	60 cf       	rjmp	.-320    	; 0xeb0 <__fp_inf>
     ff0:	aa cf       	rjmp	.-172    	; 0xf46 <__fp_szero>
     ff2:	5f 3f       	cpi	r21, 0xFF	; 255
     ff4:	ec f3       	brlt	.-6      	; 0xff0 <__mulsf3_pse+0x82>
     ff6:	98 3e       	cpi	r25, 0xE8	; 232
     ff8:	dc f3       	brlt	.-10     	; 0xff0 <__mulsf3_pse+0x82>
     ffa:	86 95       	lsr	r24
     ffc:	77 95       	ror	r23
     ffe:	67 95       	ror	r22
    1000:	b7 95       	ror	r27
    1002:	f7 95       	ror	r31
    1004:	e7 95       	ror	r30
    1006:	9f 5f       	subi	r25, 0xFF	; 255
    1008:	c1 f7       	brne	.-16     	; 0xffa <__mulsf3_pse+0x8c>
    100a:	fe 2b       	or	r31, r30
    100c:	88 0f       	add	r24, r24
    100e:	91 1d       	adc	r25, r1
    1010:	96 95       	lsr	r25
    1012:	87 95       	ror	r24
    1014:	97 f9       	bld	r25, 7
    1016:	08 95       	ret

00001018 <__tablejump2__>:
    1018:	ee 0f       	add	r30, r30
    101a:	ff 1f       	adc	r31, r31
    101c:	88 1f       	adc	r24, r24
    101e:	8b bf       	out	0x3b, r24	; 59
    1020:	07 90       	elpm	r0, Z+
    1022:	f6 91       	elpm	r31, Z
    1024:	e0 2d       	mov	r30, r0
    1026:	19 94       	eijmp

00001028 <fdevopen>:
    1028:	0f 93       	push	r16
    102a:	1f 93       	push	r17
    102c:	cf 93       	push	r28
    102e:	df 93       	push	r29
    1030:	00 97       	sbiw	r24, 0x00	; 0
    1032:	31 f4       	brne	.+12     	; 0x1040 <fdevopen+0x18>
    1034:	61 15       	cp	r22, r1
    1036:	71 05       	cpc	r23, r1
    1038:	19 f4       	brne	.+6      	; 0x1040 <fdevopen+0x18>
    103a:	80 e0       	ldi	r24, 0x00	; 0
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	39 c0       	rjmp	.+114    	; 0x10b2 <fdevopen+0x8a>
    1040:	8b 01       	movw	r16, r22
    1042:	ec 01       	movw	r28, r24
    1044:	6e e0       	ldi	r22, 0x0E	; 14
    1046:	70 e0       	ldi	r23, 0x00	; 0
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	38 d2       	rcall	.+1136   	; 0x14be <calloc>
    104e:	fc 01       	movw	r30, r24
    1050:	89 2b       	or	r24, r25
    1052:	99 f3       	breq	.-26     	; 0x103a <fdevopen+0x12>
    1054:	80 e8       	ldi	r24, 0x80	; 128
    1056:	83 83       	std	Z+3, r24	; 0x03
    1058:	01 15       	cp	r16, r1
    105a:	11 05       	cpc	r17, r1
    105c:	71 f0       	breq	.+28     	; 0x107a <fdevopen+0x52>
    105e:	13 87       	std	Z+11, r17	; 0x0b
    1060:	02 87       	std	Z+10, r16	; 0x0a
    1062:	81 e8       	ldi	r24, 0x81	; 129
    1064:	83 83       	std	Z+3, r24	; 0x03
    1066:	80 91 73 03 	lds	r24, 0x0373	; 0x800373 <__iob>
    106a:	90 91 74 03 	lds	r25, 0x0374	; 0x800374 <__iob+0x1>
    106e:	89 2b       	or	r24, r25
    1070:	21 f4       	brne	.+8      	; 0x107a <fdevopen+0x52>
    1072:	f0 93 74 03 	sts	0x0374, r31	; 0x800374 <__iob+0x1>
    1076:	e0 93 73 03 	sts	0x0373, r30	; 0x800373 <__iob>
    107a:	20 97       	sbiw	r28, 0x00	; 0
    107c:	c9 f0       	breq	.+50     	; 0x10b0 <fdevopen+0x88>
    107e:	d1 87       	std	Z+9, r29	; 0x09
    1080:	c0 87       	std	Z+8, r28	; 0x08
    1082:	83 81       	ldd	r24, Z+3	; 0x03
    1084:	82 60       	ori	r24, 0x02	; 2
    1086:	83 83       	std	Z+3, r24	; 0x03
    1088:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <__iob+0x2>
    108c:	90 91 76 03 	lds	r25, 0x0376	; 0x800376 <__iob+0x3>
    1090:	89 2b       	or	r24, r25
    1092:	71 f4       	brne	.+28     	; 0x10b0 <fdevopen+0x88>
    1094:	f0 93 76 03 	sts	0x0376, r31	; 0x800376 <__iob+0x3>
    1098:	e0 93 75 03 	sts	0x0375, r30	; 0x800375 <__iob+0x2>
    109c:	80 91 77 03 	lds	r24, 0x0377	; 0x800377 <__iob+0x4>
    10a0:	90 91 78 03 	lds	r25, 0x0378	; 0x800378 <__iob+0x5>
    10a4:	89 2b       	or	r24, r25
    10a6:	21 f4       	brne	.+8      	; 0x10b0 <fdevopen+0x88>
    10a8:	f0 93 78 03 	sts	0x0378, r31	; 0x800378 <__iob+0x5>
    10ac:	e0 93 77 03 	sts	0x0377, r30	; 0x800377 <__iob+0x4>
    10b0:	cf 01       	movw	r24, r30
    10b2:	df 91       	pop	r29
    10b4:	cf 91       	pop	r28
    10b6:	1f 91       	pop	r17
    10b8:	0f 91       	pop	r16
    10ba:	08 95       	ret

000010bc <printf>:
    10bc:	cf 93       	push	r28
    10be:	df 93       	push	r29
    10c0:	cd b7       	in	r28, 0x3d	; 61
    10c2:	de b7       	in	r29, 0x3e	; 62
    10c4:	ae 01       	movw	r20, r28
    10c6:	4a 5f       	subi	r20, 0xFA	; 250
    10c8:	5f 4f       	sbci	r21, 0xFF	; 255
    10ca:	fa 01       	movw	r30, r20
    10cc:	61 91       	ld	r22, Z+
    10ce:	71 91       	ld	r23, Z+
    10d0:	af 01       	movw	r20, r30
    10d2:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <__iob+0x2>
    10d6:	90 91 76 03 	lds	r25, 0x0376	; 0x800376 <__iob+0x3>
    10da:	03 d0       	rcall	.+6      	; 0x10e2 <vfprintf>
    10dc:	df 91       	pop	r29
    10de:	cf 91       	pop	r28
    10e0:	08 95       	ret

000010e2 <vfprintf>:
    10e2:	2f 92       	push	r2
    10e4:	3f 92       	push	r3
    10e6:	4f 92       	push	r4
    10e8:	5f 92       	push	r5
    10ea:	6f 92       	push	r6
    10ec:	7f 92       	push	r7
    10ee:	8f 92       	push	r8
    10f0:	9f 92       	push	r9
    10f2:	af 92       	push	r10
    10f4:	bf 92       	push	r11
    10f6:	cf 92       	push	r12
    10f8:	df 92       	push	r13
    10fa:	ef 92       	push	r14
    10fc:	ff 92       	push	r15
    10fe:	0f 93       	push	r16
    1100:	1f 93       	push	r17
    1102:	cf 93       	push	r28
    1104:	df 93       	push	r29
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
    110a:	2c 97       	sbiw	r28, 0x0c	; 12
    110c:	0f b6       	in	r0, 0x3f	; 63
    110e:	f8 94       	cli
    1110:	de bf       	out	0x3e, r29	; 62
    1112:	0f be       	out	0x3f, r0	; 63
    1114:	cd bf       	out	0x3d, r28	; 61
    1116:	7c 01       	movw	r14, r24
    1118:	6b 01       	movw	r12, r22
    111a:	8a 01       	movw	r16, r20
    111c:	fc 01       	movw	r30, r24
    111e:	17 82       	std	Z+7, r1	; 0x07
    1120:	16 82       	std	Z+6, r1	; 0x06
    1122:	83 81       	ldd	r24, Z+3	; 0x03
    1124:	81 ff       	sbrs	r24, 1
    1126:	b0 c1       	rjmp	.+864    	; 0x1488 <vfprintf+0x3a6>
    1128:	ce 01       	movw	r24, r28
    112a:	01 96       	adiw	r24, 0x01	; 1
    112c:	4c 01       	movw	r8, r24
    112e:	f7 01       	movw	r30, r14
    1130:	93 81       	ldd	r25, Z+3	; 0x03
    1132:	f6 01       	movw	r30, r12
    1134:	93 fd       	sbrc	r25, 3
    1136:	85 91       	lpm	r24, Z+
    1138:	93 ff       	sbrs	r25, 3
    113a:	81 91       	ld	r24, Z+
    113c:	6f 01       	movw	r12, r30
    113e:	88 23       	and	r24, r24
    1140:	09 f4       	brne	.+2      	; 0x1144 <vfprintf+0x62>
    1142:	9e c1       	rjmp	.+828    	; 0x1480 <vfprintf+0x39e>
    1144:	85 32       	cpi	r24, 0x25	; 37
    1146:	39 f4       	brne	.+14     	; 0x1156 <vfprintf+0x74>
    1148:	93 fd       	sbrc	r25, 3
    114a:	85 91       	lpm	r24, Z+
    114c:	93 ff       	sbrs	r25, 3
    114e:	81 91       	ld	r24, Z+
    1150:	6f 01       	movw	r12, r30
    1152:	85 32       	cpi	r24, 0x25	; 37
    1154:	21 f4       	brne	.+8      	; 0x115e <vfprintf+0x7c>
    1156:	b7 01       	movw	r22, r14
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	15 d3       	rcall	.+1578   	; 0x1786 <fputc>
    115c:	e8 cf       	rjmp	.-48     	; 0x112e <vfprintf+0x4c>
    115e:	51 2c       	mov	r5, r1
    1160:	31 2c       	mov	r3, r1
    1162:	20 e0       	ldi	r18, 0x00	; 0
    1164:	20 32       	cpi	r18, 0x20	; 32
    1166:	a0 f4       	brcc	.+40     	; 0x1190 <vfprintf+0xae>
    1168:	8b 32       	cpi	r24, 0x2B	; 43
    116a:	69 f0       	breq	.+26     	; 0x1186 <vfprintf+0xa4>
    116c:	30 f4       	brcc	.+12     	; 0x117a <vfprintf+0x98>
    116e:	80 32       	cpi	r24, 0x20	; 32
    1170:	59 f0       	breq	.+22     	; 0x1188 <vfprintf+0xa6>
    1172:	83 32       	cpi	r24, 0x23	; 35
    1174:	69 f4       	brne	.+26     	; 0x1190 <vfprintf+0xae>
    1176:	20 61       	ori	r18, 0x10	; 16
    1178:	2c c0       	rjmp	.+88     	; 0x11d2 <vfprintf+0xf0>
    117a:	8d 32       	cpi	r24, 0x2D	; 45
    117c:	39 f0       	breq	.+14     	; 0x118c <vfprintf+0xaa>
    117e:	80 33       	cpi	r24, 0x30	; 48
    1180:	39 f4       	brne	.+14     	; 0x1190 <vfprintf+0xae>
    1182:	21 60       	ori	r18, 0x01	; 1
    1184:	26 c0       	rjmp	.+76     	; 0x11d2 <vfprintf+0xf0>
    1186:	22 60       	ori	r18, 0x02	; 2
    1188:	24 60       	ori	r18, 0x04	; 4
    118a:	23 c0       	rjmp	.+70     	; 0x11d2 <vfprintf+0xf0>
    118c:	28 60       	ori	r18, 0x08	; 8
    118e:	21 c0       	rjmp	.+66     	; 0x11d2 <vfprintf+0xf0>
    1190:	27 fd       	sbrc	r18, 7
    1192:	27 c0       	rjmp	.+78     	; 0x11e2 <vfprintf+0x100>
    1194:	30 ed       	ldi	r19, 0xD0	; 208
    1196:	38 0f       	add	r19, r24
    1198:	3a 30       	cpi	r19, 0x0A	; 10
    119a:	78 f4       	brcc	.+30     	; 0x11ba <vfprintf+0xd8>
    119c:	26 ff       	sbrs	r18, 6
    119e:	06 c0       	rjmp	.+12     	; 0x11ac <vfprintf+0xca>
    11a0:	fa e0       	ldi	r31, 0x0A	; 10
    11a2:	5f 9e       	mul	r5, r31
    11a4:	30 0d       	add	r19, r0
    11a6:	11 24       	eor	r1, r1
    11a8:	53 2e       	mov	r5, r19
    11aa:	13 c0       	rjmp	.+38     	; 0x11d2 <vfprintf+0xf0>
    11ac:	8a e0       	ldi	r24, 0x0A	; 10
    11ae:	38 9e       	mul	r3, r24
    11b0:	30 0d       	add	r19, r0
    11b2:	11 24       	eor	r1, r1
    11b4:	33 2e       	mov	r3, r19
    11b6:	20 62       	ori	r18, 0x20	; 32
    11b8:	0c c0       	rjmp	.+24     	; 0x11d2 <vfprintf+0xf0>
    11ba:	8e 32       	cpi	r24, 0x2E	; 46
    11bc:	21 f4       	brne	.+8      	; 0x11c6 <vfprintf+0xe4>
    11be:	26 fd       	sbrc	r18, 6
    11c0:	5f c1       	rjmp	.+702    	; 0x1480 <vfprintf+0x39e>
    11c2:	20 64       	ori	r18, 0x40	; 64
    11c4:	06 c0       	rjmp	.+12     	; 0x11d2 <vfprintf+0xf0>
    11c6:	8c 36       	cpi	r24, 0x6C	; 108
    11c8:	11 f4       	brne	.+4      	; 0x11ce <vfprintf+0xec>
    11ca:	20 68       	ori	r18, 0x80	; 128
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <vfprintf+0xf0>
    11ce:	88 36       	cpi	r24, 0x68	; 104
    11d0:	41 f4       	brne	.+16     	; 0x11e2 <vfprintf+0x100>
    11d2:	f6 01       	movw	r30, r12
    11d4:	93 fd       	sbrc	r25, 3
    11d6:	85 91       	lpm	r24, Z+
    11d8:	93 ff       	sbrs	r25, 3
    11da:	81 91       	ld	r24, Z+
    11dc:	6f 01       	movw	r12, r30
    11de:	81 11       	cpse	r24, r1
    11e0:	c1 cf       	rjmp	.-126    	; 0x1164 <vfprintf+0x82>
    11e2:	98 2f       	mov	r25, r24
    11e4:	9f 7d       	andi	r25, 0xDF	; 223
    11e6:	95 54       	subi	r25, 0x45	; 69
    11e8:	93 30       	cpi	r25, 0x03	; 3
    11ea:	28 f4       	brcc	.+10     	; 0x11f6 <vfprintf+0x114>
    11ec:	0c 5f       	subi	r16, 0xFC	; 252
    11ee:	1f 4f       	sbci	r17, 0xFF	; 255
    11f0:	ff e3       	ldi	r31, 0x3F	; 63
    11f2:	f9 83       	std	Y+1, r31	; 0x01
    11f4:	0d c0       	rjmp	.+26     	; 0x1210 <vfprintf+0x12e>
    11f6:	83 36       	cpi	r24, 0x63	; 99
    11f8:	31 f0       	breq	.+12     	; 0x1206 <vfprintf+0x124>
    11fa:	83 37       	cpi	r24, 0x73	; 115
    11fc:	71 f0       	breq	.+28     	; 0x121a <vfprintf+0x138>
    11fe:	83 35       	cpi	r24, 0x53	; 83
    1200:	09 f0       	breq	.+2      	; 0x1204 <vfprintf+0x122>
    1202:	57 c0       	rjmp	.+174    	; 0x12b2 <vfprintf+0x1d0>
    1204:	21 c0       	rjmp	.+66     	; 0x1248 <vfprintf+0x166>
    1206:	f8 01       	movw	r30, r16
    1208:	80 81       	ld	r24, Z
    120a:	89 83       	std	Y+1, r24	; 0x01
    120c:	0e 5f       	subi	r16, 0xFE	; 254
    120e:	1f 4f       	sbci	r17, 0xFF	; 255
    1210:	44 24       	eor	r4, r4
    1212:	43 94       	inc	r4
    1214:	51 2c       	mov	r5, r1
    1216:	54 01       	movw	r10, r8
    1218:	14 c0       	rjmp	.+40     	; 0x1242 <vfprintf+0x160>
    121a:	38 01       	movw	r6, r16
    121c:	f2 e0       	ldi	r31, 0x02	; 2
    121e:	6f 0e       	add	r6, r31
    1220:	71 1c       	adc	r7, r1
    1222:	f8 01       	movw	r30, r16
    1224:	a0 80       	ld	r10, Z
    1226:	b1 80       	ldd	r11, Z+1	; 0x01
    1228:	26 ff       	sbrs	r18, 6
    122a:	03 c0       	rjmp	.+6      	; 0x1232 <vfprintf+0x150>
    122c:	65 2d       	mov	r22, r5
    122e:	70 e0       	ldi	r23, 0x00	; 0
    1230:	02 c0       	rjmp	.+4      	; 0x1236 <vfprintf+0x154>
    1232:	6f ef       	ldi	r22, 0xFF	; 255
    1234:	7f ef       	ldi	r23, 0xFF	; 255
    1236:	c5 01       	movw	r24, r10
    1238:	2c 87       	std	Y+12, r18	; 0x0c
    123a:	9a d2       	rcall	.+1332   	; 0x1770 <strnlen>
    123c:	2c 01       	movw	r4, r24
    123e:	83 01       	movw	r16, r6
    1240:	2c 85       	ldd	r18, Y+12	; 0x0c
    1242:	2f 77       	andi	r18, 0x7F	; 127
    1244:	22 2e       	mov	r2, r18
    1246:	16 c0       	rjmp	.+44     	; 0x1274 <vfprintf+0x192>
    1248:	38 01       	movw	r6, r16
    124a:	f2 e0       	ldi	r31, 0x02	; 2
    124c:	6f 0e       	add	r6, r31
    124e:	71 1c       	adc	r7, r1
    1250:	f8 01       	movw	r30, r16
    1252:	a0 80       	ld	r10, Z
    1254:	b1 80       	ldd	r11, Z+1	; 0x01
    1256:	26 ff       	sbrs	r18, 6
    1258:	03 c0       	rjmp	.+6      	; 0x1260 <vfprintf+0x17e>
    125a:	65 2d       	mov	r22, r5
    125c:	70 e0       	ldi	r23, 0x00	; 0
    125e:	02 c0       	rjmp	.+4      	; 0x1264 <vfprintf+0x182>
    1260:	6f ef       	ldi	r22, 0xFF	; 255
    1262:	7f ef       	ldi	r23, 0xFF	; 255
    1264:	c5 01       	movw	r24, r10
    1266:	2c 87       	std	Y+12, r18	; 0x0c
    1268:	71 d2       	rcall	.+1250   	; 0x174c <strnlen_P>
    126a:	2c 01       	movw	r4, r24
    126c:	2c 85       	ldd	r18, Y+12	; 0x0c
    126e:	20 68       	ori	r18, 0x80	; 128
    1270:	22 2e       	mov	r2, r18
    1272:	83 01       	movw	r16, r6
    1274:	23 fc       	sbrc	r2, 3
    1276:	19 c0       	rjmp	.+50     	; 0x12aa <vfprintf+0x1c8>
    1278:	83 2d       	mov	r24, r3
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	48 16       	cp	r4, r24
    127e:	59 06       	cpc	r5, r25
    1280:	a0 f4       	brcc	.+40     	; 0x12aa <vfprintf+0x1c8>
    1282:	b7 01       	movw	r22, r14
    1284:	80 e2       	ldi	r24, 0x20	; 32
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	7e d2       	rcall	.+1276   	; 0x1786 <fputc>
    128a:	3a 94       	dec	r3
    128c:	f5 cf       	rjmp	.-22     	; 0x1278 <vfprintf+0x196>
    128e:	f5 01       	movw	r30, r10
    1290:	27 fc       	sbrc	r2, 7
    1292:	85 91       	lpm	r24, Z+
    1294:	27 fe       	sbrs	r2, 7
    1296:	81 91       	ld	r24, Z+
    1298:	5f 01       	movw	r10, r30
    129a:	b7 01       	movw	r22, r14
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	73 d2       	rcall	.+1254   	; 0x1786 <fputc>
    12a0:	31 10       	cpse	r3, r1
    12a2:	3a 94       	dec	r3
    12a4:	f1 e0       	ldi	r31, 0x01	; 1
    12a6:	4f 1a       	sub	r4, r31
    12a8:	51 08       	sbc	r5, r1
    12aa:	41 14       	cp	r4, r1
    12ac:	51 04       	cpc	r5, r1
    12ae:	79 f7       	brne	.-34     	; 0x128e <vfprintf+0x1ac>
    12b0:	de c0       	rjmp	.+444    	; 0x146e <vfprintf+0x38c>
    12b2:	84 36       	cpi	r24, 0x64	; 100
    12b4:	11 f0       	breq	.+4      	; 0x12ba <vfprintf+0x1d8>
    12b6:	89 36       	cpi	r24, 0x69	; 105
    12b8:	31 f5       	brne	.+76     	; 0x1306 <vfprintf+0x224>
    12ba:	f8 01       	movw	r30, r16
    12bc:	27 ff       	sbrs	r18, 7
    12be:	07 c0       	rjmp	.+14     	; 0x12ce <vfprintf+0x1ec>
    12c0:	60 81       	ld	r22, Z
    12c2:	71 81       	ldd	r23, Z+1	; 0x01
    12c4:	82 81       	ldd	r24, Z+2	; 0x02
    12c6:	93 81       	ldd	r25, Z+3	; 0x03
    12c8:	0c 5f       	subi	r16, 0xFC	; 252
    12ca:	1f 4f       	sbci	r17, 0xFF	; 255
    12cc:	08 c0       	rjmp	.+16     	; 0x12de <vfprintf+0x1fc>
    12ce:	60 81       	ld	r22, Z
    12d0:	71 81       	ldd	r23, Z+1	; 0x01
    12d2:	07 2e       	mov	r0, r23
    12d4:	00 0c       	add	r0, r0
    12d6:	88 0b       	sbc	r24, r24
    12d8:	99 0b       	sbc	r25, r25
    12da:	0e 5f       	subi	r16, 0xFE	; 254
    12dc:	1f 4f       	sbci	r17, 0xFF	; 255
    12de:	2f 76       	andi	r18, 0x6F	; 111
    12e0:	72 2e       	mov	r7, r18
    12e2:	97 ff       	sbrs	r25, 7
    12e4:	09 c0       	rjmp	.+18     	; 0x12f8 <vfprintf+0x216>
    12e6:	90 95       	com	r25
    12e8:	80 95       	com	r24
    12ea:	70 95       	com	r23
    12ec:	61 95       	neg	r22
    12ee:	7f 4f       	sbci	r23, 0xFF	; 255
    12f0:	8f 4f       	sbci	r24, 0xFF	; 255
    12f2:	9f 4f       	sbci	r25, 0xFF	; 255
    12f4:	20 68       	ori	r18, 0x80	; 128
    12f6:	72 2e       	mov	r7, r18
    12f8:	2a e0       	ldi	r18, 0x0A	; 10
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	a4 01       	movw	r20, r8
    12fe:	7b d2       	rcall	.+1270   	; 0x17f6 <__ultoa_invert>
    1300:	a8 2e       	mov	r10, r24
    1302:	a8 18       	sub	r10, r8
    1304:	43 c0       	rjmp	.+134    	; 0x138c <vfprintf+0x2aa>
    1306:	85 37       	cpi	r24, 0x75	; 117
    1308:	29 f4       	brne	.+10     	; 0x1314 <vfprintf+0x232>
    130a:	2f 7e       	andi	r18, 0xEF	; 239
    130c:	b2 2e       	mov	r11, r18
    130e:	2a e0       	ldi	r18, 0x0A	; 10
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	25 c0       	rjmp	.+74     	; 0x135e <vfprintf+0x27c>
    1314:	f2 2f       	mov	r31, r18
    1316:	f9 7f       	andi	r31, 0xF9	; 249
    1318:	bf 2e       	mov	r11, r31
    131a:	8f 36       	cpi	r24, 0x6F	; 111
    131c:	c1 f0       	breq	.+48     	; 0x134e <vfprintf+0x26c>
    131e:	18 f4       	brcc	.+6      	; 0x1326 <vfprintf+0x244>
    1320:	88 35       	cpi	r24, 0x58	; 88
    1322:	79 f0       	breq	.+30     	; 0x1342 <vfprintf+0x260>
    1324:	ad c0       	rjmp	.+346    	; 0x1480 <vfprintf+0x39e>
    1326:	80 37       	cpi	r24, 0x70	; 112
    1328:	19 f0       	breq	.+6      	; 0x1330 <vfprintf+0x24e>
    132a:	88 37       	cpi	r24, 0x78	; 120
    132c:	21 f0       	breq	.+8      	; 0x1336 <vfprintf+0x254>
    132e:	a8 c0       	rjmp	.+336    	; 0x1480 <vfprintf+0x39e>
    1330:	2f 2f       	mov	r18, r31
    1332:	20 61       	ori	r18, 0x10	; 16
    1334:	b2 2e       	mov	r11, r18
    1336:	b4 fe       	sbrs	r11, 4
    1338:	0d c0       	rjmp	.+26     	; 0x1354 <vfprintf+0x272>
    133a:	8b 2d       	mov	r24, r11
    133c:	84 60       	ori	r24, 0x04	; 4
    133e:	b8 2e       	mov	r11, r24
    1340:	09 c0       	rjmp	.+18     	; 0x1354 <vfprintf+0x272>
    1342:	24 ff       	sbrs	r18, 4
    1344:	0a c0       	rjmp	.+20     	; 0x135a <vfprintf+0x278>
    1346:	9f 2f       	mov	r25, r31
    1348:	96 60       	ori	r25, 0x06	; 6
    134a:	b9 2e       	mov	r11, r25
    134c:	06 c0       	rjmp	.+12     	; 0x135a <vfprintf+0x278>
    134e:	28 e0       	ldi	r18, 0x08	; 8
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	05 c0       	rjmp	.+10     	; 0x135e <vfprintf+0x27c>
    1354:	20 e1       	ldi	r18, 0x10	; 16
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	02 c0       	rjmp	.+4      	; 0x135e <vfprintf+0x27c>
    135a:	20 e1       	ldi	r18, 0x10	; 16
    135c:	32 e0       	ldi	r19, 0x02	; 2
    135e:	f8 01       	movw	r30, r16
    1360:	b7 fe       	sbrs	r11, 7
    1362:	07 c0       	rjmp	.+14     	; 0x1372 <vfprintf+0x290>
    1364:	60 81       	ld	r22, Z
    1366:	71 81       	ldd	r23, Z+1	; 0x01
    1368:	82 81       	ldd	r24, Z+2	; 0x02
    136a:	93 81       	ldd	r25, Z+3	; 0x03
    136c:	0c 5f       	subi	r16, 0xFC	; 252
    136e:	1f 4f       	sbci	r17, 0xFF	; 255
    1370:	06 c0       	rjmp	.+12     	; 0x137e <vfprintf+0x29c>
    1372:	60 81       	ld	r22, Z
    1374:	71 81       	ldd	r23, Z+1	; 0x01
    1376:	80 e0       	ldi	r24, 0x00	; 0
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	0e 5f       	subi	r16, 0xFE	; 254
    137c:	1f 4f       	sbci	r17, 0xFF	; 255
    137e:	a4 01       	movw	r20, r8
    1380:	3a d2       	rcall	.+1140   	; 0x17f6 <__ultoa_invert>
    1382:	a8 2e       	mov	r10, r24
    1384:	a8 18       	sub	r10, r8
    1386:	fb 2d       	mov	r31, r11
    1388:	ff 77       	andi	r31, 0x7F	; 127
    138a:	7f 2e       	mov	r7, r31
    138c:	76 fe       	sbrs	r7, 6
    138e:	0b c0       	rjmp	.+22     	; 0x13a6 <vfprintf+0x2c4>
    1390:	37 2d       	mov	r19, r7
    1392:	3e 7f       	andi	r19, 0xFE	; 254
    1394:	a5 14       	cp	r10, r5
    1396:	50 f4       	brcc	.+20     	; 0x13ac <vfprintf+0x2ca>
    1398:	74 fe       	sbrs	r7, 4
    139a:	0a c0       	rjmp	.+20     	; 0x13b0 <vfprintf+0x2ce>
    139c:	72 fc       	sbrc	r7, 2
    139e:	08 c0       	rjmp	.+16     	; 0x13b0 <vfprintf+0x2ce>
    13a0:	37 2d       	mov	r19, r7
    13a2:	3e 7e       	andi	r19, 0xEE	; 238
    13a4:	05 c0       	rjmp	.+10     	; 0x13b0 <vfprintf+0x2ce>
    13a6:	ba 2c       	mov	r11, r10
    13a8:	37 2d       	mov	r19, r7
    13aa:	03 c0       	rjmp	.+6      	; 0x13b2 <vfprintf+0x2d0>
    13ac:	ba 2c       	mov	r11, r10
    13ae:	01 c0       	rjmp	.+2      	; 0x13b2 <vfprintf+0x2d0>
    13b0:	b5 2c       	mov	r11, r5
    13b2:	34 ff       	sbrs	r19, 4
    13b4:	0d c0       	rjmp	.+26     	; 0x13d0 <vfprintf+0x2ee>
    13b6:	fe 01       	movw	r30, r28
    13b8:	ea 0d       	add	r30, r10
    13ba:	f1 1d       	adc	r31, r1
    13bc:	80 81       	ld	r24, Z
    13be:	80 33       	cpi	r24, 0x30	; 48
    13c0:	11 f4       	brne	.+4      	; 0x13c6 <vfprintf+0x2e4>
    13c2:	39 7e       	andi	r19, 0xE9	; 233
    13c4:	09 c0       	rjmp	.+18     	; 0x13d8 <vfprintf+0x2f6>
    13c6:	32 ff       	sbrs	r19, 2
    13c8:	06 c0       	rjmp	.+12     	; 0x13d6 <vfprintf+0x2f4>
    13ca:	b3 94       	inc	r11
    13cc:	b3 94       	inc	r11
    13ce:	04 c0       	rjmp	.+8      	; 0x13d8 <vfprintf+0x2f6>
    13d0:	83 2f       	mov	r24, r19
    13d2:	86 78       	andi	r24, 0x86	; 134
    13d4:	09 f0       	breq	.+2      	; 0x13d8 <vfprintf+0x2f6>
    13d6:	b3 94       	inc	r11
    13d8:	33 fd       	sbrc	r19, 3
    13da:	12 c0       	rjmp	.+36     	; 0x1400 <vfprintf+0x31e>
    13dc:	30 ff       	sbrs	r19, 0
    13de:	06 c0       	rjmp	.+12     	; 0x13ec <vfprintf+0x30a>
    13e0:	5a 2c       	mov	r5, r10
    13e2:	b3 14       	cp	r11, r3
    13e4:	18 f4       	brcc	.+6      	; 0x13ec <vfprintf+0x30a>
    13e6:	53 0c       	add	r5, r3
    13e8:	5b 18       	sub	r5, r11
    13ea:	b3 2c       	mov	r11, r3
    13ec:	b3 14       	cp	r11, r3
    13ee:	60 f4       	brcc	.+24     	; 0x1408 <vfprintf+0x326>
    13f0:	b7 01       	movw	r22, r14
    13f2:	80 e2       	ldi	r24, 0x20	; 32
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	3c 87       	std	Y+12, r19	; 0x0c
    13f8:	c6 d1       	rcall	.+908    	; 0x1786 <fputc>
    13fa:	b3 94       	inc	r11
    13fc:	3c 85       	ldd	r19, Y+12	; 0x0c
    13fe:	f6 cf       	rjmp	.-20     	; 0x13ec <vfprintf+0x30a>
    1400:	b3 14       	cp	r11, r3
    1402:	10 f4       	brcc	.+4      	; 0x1408 <vfprintf+0x326>
    1404:	3b 18       	sub	r3, r11
    1406:	01 c0       	rjmp	.+2      	; 0x140a <vfprintf+0x328>
    1408:	31 2c       	mov	r3, r1
    140a:	34 ff       	sbrs	r19, 4
    140c:	11 c0       	rjmp	.+34     	; 0x1430 <vfprintf+0x34e>
    140e:	b7 01       	movw	r22, r14
    1410:	80 e3       	ldi	r24, 0x30	; 48
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	3c 87       	std	Y+12, r19	; 0x0c
    1416:	b7 d1       	rcall	.+878    	; 0x1786 <fputc>
    1418:	3c 85       	ldd	r19, Y+12	; 0x0c
    141a:	32 ff       	sbrs	r19, 2
    141c:	16 c0       	rjmp	.+44     	; 0x144a <vfprintf+0x368>
    141e:	31 fd       	sbrc	r19, 1
    1420:	03 c0       	rjmp	.+6      	; 0x1428 <vfprintf+0x346>
    1422:	88 e7       	ldi	r24, 0x78	; 120
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	02 c0       	rjmp	.+4      	; 0x142c <vfprintf+0x34a>
    1428:	88 e5       	ldi	r24, 0x58	; 88
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	b7 01       	movw	r22, r14
    142e:	0c c0       	rjmp	.+24     	; 0x1448 <vfprintf+0x366>
    1430:	83 2f       	mov	r24, r19
    1432:	86 78       	andi	r24, 0x86	; 134
    1434:	51 f0       	breq	.+20     	; 0x144a <vfprintf+0x368>
    1436:	31 ff       	sbrs	r19, 1
    1438:	02 c0       	rjmp	.+4      	; 0x143e <vfprintf+0x35c>
    143a:	8b e2       	ldi	r24, 0x2B	; 43
    143c:	01 c0       	rjmp	.+2      	; 0x1440 <vfprintf+0x35e>
    143e:	80 e2       	ldi	r24, 0x20	; 32
    1440:	37 fd       	sbrc	r19, 7
    1442:	8d e2       	ldi	r24, 0x2D	; 45
    1444:	b7 01       	movw	r22, r14
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	9e d1       	rcall	.+828    	; 0x1786 <fputc>
    144a:	a5 14       	cp	r10, r5
    144c:	30 f4       	brcc	.+12     	; 0x145a <vfprintf+0x378>
    144e:	b7 01       	movw	r22, r14
    1450:	80 e3       	ldi	r24, 0x30	; 48
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	98 d1       	rcall	.+816    	; 0x1786 <fputc>
    1456:	5a 94       	dec	r5
    1458:	f8 cf       	rjmp	.-16     	; 0x144a <vfprintf+0x368>
    145a:	aa 94       	dec	r10
    145c:	f4 01       	movw	r30, r8
    145e:	ea 0d       	add	r30, r10
    1460:	f1 1d       	adc	r31, r1
    1462:	80 81       	ld	r24, Z
    1464:	b7 01       	movw	r22, r14
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	8e d1       	rcall	.+796    	; 0x1786 <fputc>
    146a:	a1 10       	cpse	r10, r1
    146c:	f6 cf       	rjmp	.-20     	; 0x145a <vfprintf+0x378>
    146e:	33 20       	and	r3, r3
    1470:	09 f4       	brne	.+2      	; 0x1474 <vfprintf+0x392>
    1472:	5d ce       	rjmp	.-838    	; 0x112e <vfprintf+0x4c>
    1474:	b7 01       	movw	r22, r14
    1476:	80 e2       	ldi	r24, 0x20	; 32
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	85 d1       	rcall	.+778    	; 0x1786 <fputc>
    147c:	3a 94       	dec	r3
    147e:	f7 cf       	rjmp	.-18     	; 0x146e <vfprintf+0x38c>
    1480:	f7 01       	movw	r30, r14
    1482:	86 81       	ldd	r24, Z+6	; 0x06
    1484:	97 81       	ldd	r25, Z+7	; 0x07
    1486:	02 c0       	rjmp	.+4      	; 0x148c <vfprintf+0x3aa>
    1488:	8f ef       	ldi	r24, 0xFF	; 255
    148a:	9f ef       	ldi	r25, 0xFF	; 255
    148c:	2c 96       	adiw	r28, 0x0c	; 12
    148e:	0f b6       	in	r0, 0x3f	; 63
    1490:	f8 94       	cli
    1492:	de bf       	out	0x3e, r29	; 62
    1494:	0f be       	out	0x3f, r0	; 63
    1496:	cd bf       	out	0x3d, r28	; 61
    1498:	df 91       	pop	r29
    149a:	cf 91       	pop	r28
    149c:	1f 91       	pop	r17
    149e:	0f 91       	pop	r16
    14a0:	ff 90       	pop	r15
    14a2:	ef 90       	pop	r14
    14a4:	df 90       	pop	r13
    14a6:	cf 90       	pop	r12
    14a8:	bf 90       	pop	r11
    14aa:	af 90       	pop	r10
    14ac:	9f 90       	pop	r9
    14ae:	8f 90       	pop	r8
    14b0:	7f 90       	pop	r7
    14b2:	6f 90       	pop	r6
    14b4:	5f 90       	pop	r5
    14b6:	4f 90       	pop	r4
    14b8:	3f 90       	pop	r3
    14ba:	2f 90       	pop	r2
    14bc:	08 95       	ret

000014be <calloc>:
    14be:	0f 93       	push	r16
    14c0:	1f 93       	push	r17
    14c2:	cf 93       	push	r28
    14c4:	df 93       	push	r29
    14c6:	86 9f       	mul	r24, r22
    14c8:	80 01       	movw	r16, r0
    14ca:	87 9f       	mul	r24, r23
    14cc:	10 0d       	add	r17, r0
    14ce:	96 9f       	mul	r25, r22
    14d0:	10 0d       	add	r17, r0
    14d2:	11 24       	eor	r1, r1
    14d4:	c8 01       	movw	r24, r16
    14d6:	0d d0       	rcall	.+26     	; 0x14f2 <malloc>
    14d8:	ec 01       	movw	r28, r24
    14da:	00 97       	sbiw	r24, 0x00	; 0
    14dc:	21 f0       	breq	.+8      	; 0x14e6 <calloc+0x28>
    14de:	a8 01       	movw	r20, r16
    14e0:	60 e0       	ldi	r22, 0x00	; 0
    14e2:	70 e0       	ldi	r23, 0x00	; 0
    14e4:	3e d1       	rcall	.+636    	; 0x1762 <memset>
    14e6:	ce 01       	movw	r24, r28
    14e8:	df 91       	pop	r29
    14ea:	cf 91       	pop	r28
    14ec:	1f 91       	pop	r17
    14ee:	0f 91       	pop	r16
    14f0:	08 95       	ret

000014f2 <malloc>:
    14f2:	cf 93       	push	r28
    14f4:	df 93       	push	r29
    14f6:	82 30       	cpi	r24, 0x02	; 2
    14f8:	91 05       	cpc	r25, r1
    14fa:	10 f4       	brcc	.+4      	; 0x1500 <malloc+0xe>
    14fc:	82 e0       	ldi	r24, 0x02	; 2
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	e0 91 7b 03 	lds	r30, 0x037B	; 0x80037b <__flp>
    1504:	f0 91 7c 03 	lds	r31, 0x037C	; 0x80037c <__flp+0x1>
    1508:	20 e0       	ldi	r18, 0x00	; 0
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	c0 e0       	ldi	r28, 0x00	; 0
    150e:	d0 e0       	ldi	r29, 0x00	; 0
    1510:	30 97       	sbiw	r30, 0x00	; 0
    1512:	11 f1       	breq	.+68     	; 0x1558 <malloc+0x66>
    1514:	40 81       	ld	r20, Z
    1516:	51 81       	ldd	r21, Z+1	; 0x01
    1518:	48 17       	cp	r20, r24
    151a:	59 07       	cpc	r21, r25
    151c:	c0 f0       	brcs	.+48     	; 0x154e <malloc+0x5c>
    151e:	48 17       	cp	r20, r24
    1520:	59 07       	cpc	r21, r25
    1522:	61 f4       	brne	.+24     	; 0x153c <malloc+0x4a>
    1524:	82 81       	ldd	r24, Z+2	; 0x02
    1526:	93 81       	ldd	r25, Z+3	; 0x03
    1528:	20 97       	sbiw	r28, 0x00	; 0
    152a:	19 f0       	breq	.+6      	; 0x1532 <malloc+0x40>
    152c:	9b 83       	std	Y+3, r25	; 0x03
    152e:	8a 83       	std	Y+2, r24	; 0x02
    1530:	2b c0       	rjmp	.+86     	; 0x1588 <malloc+0x96>
    1532:	90 93 7c 03 	sts	0x037C, r25	; 0x80037c <__flp+0x1>
    1536:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <__flp>
    153a:	26 c0       	rjmp	.+76     	; 0x1588 <malloc+0x96>
    153c:	21 15       	cp	r18, r1
    153e:	31 05       	cpc	r19, r1
    1540:	19 f0       	breq	.+6      	; 0x1548 <malloc+0x56>
    1542:	42 17       	cp	r20, r18
    1544:	53 07       	cpc	r21, r19
    1546:	18 f4       	brcc	.+6      	; 0x154e <malloc+0x5c>
    1548:	9a 01       	movw	r18, r20
    154a:	be 01       	movw	r22, r28
    154c:	df 01       	movw	r26, r30
    154e:	ef 01       	movw	r28, r30
    1550:	02 80       	ldd	r0, Z+2	; 0x02
    1552:	f3 81       	ldd	r31, Z+3	; 0x03
    1554:	e0 2d       	mov	r30, r0
    1556:	dc cf       	rjmp	.-72     	; 0x1510 <malloc+0x1e>
    1558:	21 15       	cp	r18, r1
    155a:	31 05       	cpc	r19, r1
    155c:	09 f1       	breq	.+66     	; 0x15a0 <malloc+0xae>
    155e:	28 1b       	sub	r18, r24
    1560:	39 0b       	sbc	r19, r25
    1562:	24 30       	cpi	r18, 0x04	; 4
    1564:	31 05       	cpc	r19, r1
    1566:	90 f4       	brcc	.+36     	; 0x158c <malloc+0x9a>
    1568:	12 96       	adiw	r26, 0x02	; 2
    156a:	8d 91       	ld	r24, X+
    156c:	9c 91       	ld	r25, X
    156e:	13 97       	sbiw	r26, 0x03	; 3
    1570:	61 15       	cp	r22, r1
    1572:	71 05       	cpc	r23, r1
    1574:	21 f0       	breq	.+8      	; 0x157e <malloc+0x8c>
    1576:	fb 01       	movw	r30, r22
    1578:	93 83       	std	Z+3, r25	; 0x03
    157a:	82 83       	std	Z+2, r24	; 0x02
    157c:	04 c0       	rjmp	.+8      	; 0x1586 <malloc+0x94>
    157e:	90 93 7c 03 	sts	0x037C, r25	; 0x80037c <__flp+0x1>
    1582:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <__flp>
    1586:	fd 01       	movw	r30, r26
    1588:	32 96       	adiw	r30, 0x02	; 2
    158a:	44 c0       	rjmp	.+136    	; 0x1614 <malloc+0x122>
    158c:	fd 01       	movw	r30, r26
    158e:	e2 0f       	add	r30, r18
    1590:	f3 1f       	adc	r31, r19
    1592:	81 93       	st	Z+, r24
    1594:	91 93       	st	Z+, r25
    1596:	22 50       	subi	r18, 0x02	; 2
    1598:	31 09       	sbc	r19, r1
    159a:	2d 93       	st	X+, r18
    159c:	3c 93       	st	X, r19
    159e:	3a c0       	rjmp	.+116    	; 0x1614 <malloc+0x122>
    15a0:	20 91 79 03 	lds	r18, 0x0379	; 0x800379 <__brkval>
    15a4:	30 91 7a 03 	lds	r19, 0x037A	; 0x80037a <__brkval+0x1>
    15a8:	23 2b       	or	r18, r19
    15aa:	41 f4       	brne	.+16     	; 0x15bc <malloc+0xca>
    15ac:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    15b0:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    15b4:	30 93 7a 03 	sts	0x037A, r19	; 0x80037a <__brkval+0x1>
    15b8:	20 93 79 03 	sts	0x0379, r18	; 0x800379 <__brkval>
    15bc:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    15c0:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    15c4:	21 15       	cp	r18, r1
    15c6:	31 05       	cpc	r19, r1
    15c8:	41 f4       	brne	.+16     	; 0x15da <malloc+0xe8>
    15ca:	2d b7       	in	r18, 0x3d	; 61
    15cc:	3e b7       	in	r19, 0x3e	; 62
    15ce:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    15d2:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    15d6:	24 1b       	sub	r18, r20
    15d8:	35 0b       	sbc	r19, r21
    15da:	e0 91 79 03 	lds	r30, 0x0379	; 0x800379 <__brkval>
    15de:	f0 91 7a 03 	lds	r31, 0x037A	; 0x80037a <__brkval+0x1>
    15e2:	e2 17       	cp	r30, r18
    15e4:	f3 07       	cpc	r31, r19
    15e6:	a0 f4       	brcc	.+40     	; 0x1610 <malloc+0x11e>
    15e8:	2e 1b       	sub	r18, r30
    15ea:	3f 0b       	sbc	r19, r31
    15ec:	28 17       	cp	r18, r24
    15ee:	39 07       	cpc	r19, r25
    15f0:	78 f0       	brcs	.+30     	; 0x1610 <malloc+0x11e>
    15f2:	ac 01       	movw	r20, r24
    15f4:	4e 5f       	subi	r20, 0xFE	; 254
    15f6:	5f 4f       	sbci	r21, 0xFF	; 255
    15f8:	24 17       	cp	r18, r20
    15fa:	35 07       	cpc	r19, r21
    15fc:	48 f0       	brcs	.+18     	; 0x1610 <malloc+0x11e>
    15fe:	4e 0f       	add	r20, r30
    1600:	5f 1f       	adc	r21, r31
    1602:	50 93 7a 03 	sts	0x037A, r21	; 0x80037a <__brkval+0x1>
    1606:	40 93 79 03 	sts	0x0379, r20	; 0x800379 <__brkval>
    160a:	81 93       	st	Z+, r24
    160c:	91 93       	st	Z+, r25
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <malloc+0x122>
    1610:	e0 e0       	ldi	r30, 0x00	; 0
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	cf 01       	movw	r24, r30
    1616:	df 91       	pop	r29
    1618:	cf 91       	pop	r28
    161a:	08 95       	ret

0000161c <free>:
    161c:	0f 93       	push	r16
    161e:	1f 93       	push	r17
    1620:	cf 93       	push	r28
    1622:	df 93       	push	r29
    1624:	00 97       	sbiw	r24, 0x00	; 0
    1626:	09 f4       	brne	.+2      	; 0x162a <free+0xe>
    1628:	8c c0       	rjmp	.+280    	; 0x1742 <free+0x126>
    162a:	fc 01       	movw	r30, r24
    162c:	32 97       	sbiw	r30, 0x02	; 2
    162e:	13 82       	std	Z+3, r1	; 0x03
    1630:	12 82       	std	Z+2, r1	; 0x02
    1632:	00 91 7b 03 	lds	r16, 0x037B	; 0x80037b <__flp>
    1636:	10 91 7c 03 	lds	r17, 0x037C	; 0x80037c <__flp+0x1>
    163a:	01 15       	cp	r16, r1
    163c:	11 05       	cpc	r17, r1
    163e:	81 f4       	brne	.+32     	; 0x1660 <free+0x44>
    1640:	20 81       	ld	r18, Z
    1642:	31 81       	ldd	r19, Z+1	; 0x01
    1644:	82 0f       	add	r24, r18
    1646:	93 1f       	adc	r25, r19
    1648:	20 91 79 03 	lds	r18, 0x0379	; 0x800379 <__brkval>
    164c:	30 91 7a 03 	lds	r19, 0x037A	; 0x80037a <__brkval+0x1>
    1650:	28 17       	cp	r18, r24
    1652:	39 07       	cpc	r19, r25
    1654:	79 f5       	brne	.+94     	; 0x16b4 <free+0x98>
    1656:	f0 93 7a 03 	sts	0x037A, r31	; 0x80037a <__brkval+0x1>
    165a:	e0 93 79 03 	sts	0x0379, r30	; 0x800379 <__brkval>
    165e:	71 c0       	rjmp	.+226    	; 0x1742 <free+0x126>
    1660:	d8 01       	movw	r26, r16
    1662:	40 e0       	ldi	r20, 0x00	; 0
    1664:	50 e0       	ldi	r21, 0x00	; 0
    1666:	ae 17       	cp	r26, r30
    1668:	bf 07       	cpc	r27, r31
    166a:	50 f4       	brcc	.+20     	; 0x1680 <free+0x64>
    166c:	12 96       	adiw	r26, 0x02	; 2
    166e:	2d 91       	ld	r18, X+
    1670:	3c 91       	ld	r19, X
    1672:	13 97       	sbiw	r26, 0x03	; 3
    1674:	ad 01       	movw	r20, r26
    1676:	21 15       	cp	r18, r1
    1678:	31 05       	cpc	r19, r1
    167a:	09 f1       	breq	.+66     	; 0x16be <free+0xa2>
    167c:	d9 01       	movw	r26, r18
    167e:	f3 cf       	rjmp	.-26     	; 0x1666 <free+0x4a>
    1680:	9d 01       	movw	r18, r26
    1682:	da 01       	movw	r26, r20
    1684:	33 83       	std	Z+3, r19	; 0x03
    1686:	22 83       	std	Z+2, r18	; 0x02
    1688:	60 81       	ld	r22, Z
    168a:	71 81       	ldd	r23, Z+1	; 0x01
    168c:	86 0f       	add	r24, r22
    168e:	97 1f       	adc	r25, r23
    1690:	82 17       	cp	r24, r18
    1692:	93 07       	cpc	r25, r19
    1694:	69 f4       	brne	.+26     	; 0x16b0 <free+0x94>
    1696:	ec 01       	movw	r28, r24
    1698:	28 81       	ld	r18, Y
    169a:	39 81       	ldd	r19, Y+1	; 0x01
    169c:	26 0f       	add	r18, r22
    169e:	37 1f       	adc	r19, r23
    16a0:	2e 5f       	subi	r18, 0xFE	; 254
    16a2:	3f 4f       	sbci	r19, 0xFF	; 255
    16a4:	31 83       	std	Z+1, r19	; 0x01
    16a6:	20 83       	st	Z, r18
    16a8:	8a 81       	ldd	r24, Y+2	; 0x02
    16aa:	9b 81       	ldd	r25, Y+3	; 0x03
    16ac:	93 83       	std	Z+3, r25	; 0x03
    16ae:	82 83       	std	Z+2, r24	; 0x02
    16b0:	45 2b       	or	r20, r21
    16b2:	29 f4       	brne	.+10     	; 0x16be <free+0xa2>
    16b4:	f0 93 7c 03 	sts	0x037C, r31	; 0x80037c <__flp+0x1>
    16b8:	e0 93 7b 03 	sts	0x037B, r30	; 0x80037b <__flp>
    16bc:	42 c0       	rjmp	.+132    	; 0x1742 <free+0x126>
    16be:	13 96       	adiw	r26, 0x03	; 3
    16c0:	fc 93       	st	X, r31
    16c2:	ee 93       	st	-X, r30
    16c4:	12 97       	sbiw	r26, 0x02	; 2
    16c6:	ed 01       	movw	r28, r26
    16c8:	49 91       	ld	r20, Y+
    16ca:	59 91       	ld	r21, Y+
    16cc:	9e 01       	movw	r18, r28
    16ce:	24 0f       	add	r18, r20
    16d0:	35 1f       	adc	r19, r21
    16d2:	e2 17       	cp	r30, r18
    16d4:	f3 07       	cpc	r31, r19
    16d6:	71 f4       	brne	.+28     	; 0x16f4 <free+0xd8>
    16d8:	80 81       	ld	r24, Z
    16da:	91 81       	ldd	r25, Z+1	; 0x01
    16dc:	84 0f       	add	r24, r20
    16de:	95 1f       	adc	r25, r21
    16e0:	02 96       	adiw	r24, 0x02	; 2
    16e2:	11 96       	adiw	r26, 0x01	; 1
    16e4:	9c 93       	st	X, r25
    16e6:	8e 93       	st	-X, r24
    16e8:	82 81       	ldd	r24, Z+2	; 0x02
    16ea:	93 81       	ldd	r25, Z+3	; 0x03
    16ec:	13 96       	adiw	r26, 0x03	; 3
    16ee:	9c 93       	st	X, r25
    16f0:	8e 93       	st	-X, r24
    16f2:	12 97       	sbiw	r26, 0x02	; 2
    16f4:	e0 e0       	ldi	r30, 0x00	; 0
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	d8 01       	movw	r26, r16
    16fa:	12 96       	adiw	r26, 0x02	; 2
    16fc:	8d 91       	ld	r24, X+
    16fe:	9c 91       	ld	r25, X
    1700:	13 97       	sbiw	r26, 0x03	; 3
    1702:	00 97       	sbiw	r24, 0x00	; 0
    1704:	19 f0       	breq	.+6      	; 0x170c <free+0xf0>
    1706:	f8 01       	movw	r30, r16
    1708:	8c 01       	movw	r16, r24
    170a:	f6 cf       	rjmp	.-20     	; 0x16f8 <free+0xdc>
    170c:	8d 91       	ld	r24, X+
    170e:	9c 91       	ld	r25, X
    1710:	98 01       	movw	r18, r16
    1712:	2e 5f       	subi	r18, 0xFE	; 254
    1714:	3f 4f       	sbci	r19, 0xFF	; 255
    1716:	82 0f       	add	r24, r18
    1718:	93 1f       	adc	r25, r19
    171a:	20 91 79 03 	lds	r18, 0x0379	; 0x800379 <__brkval>
    171e:	30 91 7a 03 	lds	r19, 0x037A	; 0x80037a <__brkval+0x1>
    1722:	28 17       	cp	r18, r24
    1724:	39 07       	cpc	r19, r25
    1726:	69 f4       	brne	.+26     	; 0x1742 <free+0x126>
    1728:	30 97       	sbiw	r30, 0x00	; 0
    172a:	29 f4       	brne	.+10     	; 0x1736 <free+0x11a>
    172c:	10 92 7c 03 	sts	0x037C, r1	; 0x80037c <__flp+0x1>
    1730:	10 92 7b 03 	sts	0x037B, r1	; 0x80037b <__flp>
    1734:	02 c0       	rjmp	.+4      	; 0x173a <free+0x11e>
    1736:	13 82       	std	Z+3, r1	; 0x03
    1738:	12 82       	std	Z+2, r1	; 0x02
    173a:	10 93 7a 03 	sts	0x037A, r17	; 0x80037a <__brkval+0x1>
    173e:	00 93 79 03 	sts	0x0379, r16	; 0x800379 <__brkval>
    1742:	df 91       	pop	r29
    1744:	cf 91       	pop	r28
    1746:	1f 91       	pop	r17
    1748:	0f 91       	pop	r16
    174a:	08 95       	ret

0000174c <strnlen_P>:
    174c:	fc 01       	movw	r30, r24
    174e:	05 90       	lpm	r0, Z+
    1750:	61 50       	subi	r22, 0x01	; 1
    1752:	70 40       	sbci	r23, 0x00	; 0
    1754:	01 10       	cpse	r0, r1
    1756:	d8 f7       	brcc	.-10     	; 0x174e <strnlen_P+0x2>
    1758:	80 95       	com	r24
    175a:	90 95       	com	r25
    175c:	8e 0f       	add	r24, r30
    175e:	9f 1f       	adc	r25, r31
    1760:	08 95       	ret

00001762 <memset>:
    1762:	dc 01       	movw	r26, r24
    1764:	01 c0       	rjmp	.+2      	; 0x1768 <memset+0x6>
    1766:	6d 93       	st	X+, r22
    1768:	41 50       	subi	r20, 0x01	; 1
    176a:	50 40       	sbci	r21, 0x00	; 0
    176c:	e0 f7       	brcc	.-8      	; 0x1766 <memset+0x4>
    176e:	08 95       	ret

00001770 <strnlen>:
    1770:	fc 01       	movw	r30, r24
    1772:	61 50       	subi	r22, 0x01	; 1
    1774:	70 40       	sbci	r23, 0x00	; 0
    1776:	01 90       	ld	r0, Z+
    1778:	01 10       	cpse	r0, r1
    177a:	d8 f7       	brcc	.-10     	; 0x1772 <strnlen+0x2>
    177c:	80 95       	com	r24
    177e:	90 95       	com	r25
    1780:	8e 0f       	add	r24, r30
    1782:	9f 1f       	adc	r25, r31
    1784:	08 95       	ret

00001786 <fputc>:
    1786:	0f 93       	push	r16
    1788:	1f 93       	push	r17
    178a:	cf 93       	push	r28
    178c:	df 93       	push	r29
    178e:	fb 01       	movw	r30, r22
    1790:	23 81       	ldd	r18, Z+3	; 0x03
    1792:	21 fd       	sbrc	r18, 1
    1794:	03 c0       	rjmp	.+6      	; 0x179c <fputc+0x16>
    1796:	8f ef       	ldi	r24, 0xFF	; 255
    1798:	9f ef       	ldi	r25, 0xFF	; 255
    179a:	28 c0       	rjmp	.+80     	; 0x17ec <fputc+0x66>
    179c:	22 ff       	sbrs	r18, 2
    179e:	16 c0       	rjmp	.+44     	; 0x17cc <fputc+0x46>
    17a0:	46 81       	ldd	r20, Z+6	; 0x06
    17a2:	57 81       	ldd	r21, Z+7	; 0x07
    17a4:	24 81       	ldd	r18, Z+4	; 0x04
    17a6:	35 81       	ldd	r19, Z+5	; 0x05
    17a8:	42 17       	cp	r20, r18
    17aa:	53 07       	cpc	r21, r19
    17ac:	44 f4       	brge	.+16     	; 0x17be <fputc+0x38>
    17ae:	a0 81       	ld	r26, Z
    17b0:	b1 81       	ldd	r27, Z+1	; 0x01
    17b2:	9d 01       	movw	r18, r26
    17b4:	2f 5f       	subi	r18, 0xFF	; 255
    17b6:	3f 4f       	sbci	r19, 0xFF	; 255
    17b8:	31 83       	std	Z+1, r19	; 0x01
    17ba:	20 83       	st	Z, r18
    17bc:	8c 93       	st	X, r24
    17be:	26 81       	ldd	r18, Z+6	; 0x06
    17c0:	37 81       	ldd	r19, Z+7	; 0x07
    17c2:	2f 5f       	subi	r18, 0xFF	; 255
    17c4:	3f 4f       	sbci	r19, 0xFF	; 255
    17c6:	37 83       	std	Z+7, r19	; 0x07
    17c8:	26 83       	std	Z+6, r18	; 0x06
    17ca:	10 c0       	rjmp	.+32     	; 0x17ec <fputc+0x66>
    17cc:	eb 01       	movw	r28, r22
    17ce:	09 2f       	mov	r16, r25
    17d0:	18 2f       	mov	r17, r24
    17d2:	00 84       	ldd	r0, Z+8	; 0x08
    17d4:	f1 85       	ldd	r31, Z+9	; 0x09
    17d6:	e0 2d       	mov	r30, r0
    17d8:	19 95       	eicall
    17da:	89 2b       	or	r24, r25
    17dc:	e1 f6       	brne	.-72     	; 0x1796 <fputc+0x10>
    17de:	8e 81       	ldd	r24, Y+6	; 0x06
    17e0:	9f 81       	ldd	r25, Y+7	; 0x07
    17e2:	01 96       	adiw	r24, 0x01	; 1
    17e4:	9f 83       	std	Y+7, r25	; 0x07
    17e6:	8e 83       	std	Y+6, r24	; 0x06
    17e8:	81 2f       	mov	r24, r17
    17ea:	90 2f       	mov	r25, r16
    17ec:	df 91       	pop	r29
    17ee:	cf 91       	pop	r28
    17f0:	1f 91       	pop	r17
    17f2:	0f 91       	pop	r16
    17f4:	08 95       	ret

000017f6 <__ultoa_invert>:
    17f6:	fa 01       	movw	r30, r20
    17f8:	aa 27       	eor	r26, r26
    17fa:	28 30       	cpi	r18, 0x08	; 8
    17fc:	51 f1       	breq	.+84     	; 0x1852 <__ultoa_invert+0x5c>
    17fe:	20 31       	cpi	r18, 0x10	; 16
    1800:	81 f1       	breq	.+96     	; 0x1862 <__ultoa_invert+0x6c>
    1802:	e8 94       	clt
    1804:	6f 93       	push	r22
    1806:	6e 7f       	andi	r22, 0xFE	; 254
    1808:	6e 5f       	subi	r22, 0xFE	; 254
    180a:	7f 4f       	sbci	r23, 0xFF	; 255
    180c:	8f 4f       	sbci	r24, 0xFF	; 255
    180e:	9f 4f       	sbci	r25, 0xFF	; 255
    1810:	af 4f       	sbci	r26, 0xFF	; 255
    1812:	b1 e0       	ldi	r27, 0x01	; 1
    1814:	3e d0       	rcall	.+124    	; 0x1892 <__ultoa_invert+0x9c>
    1816:	b4 e0       	ldi	r27, 0x04	; 4
    1818:	3c d0       	rcall	.+120    	; 0x1892 <__ultoa_invert+0x9c>
    181a:	67 0f       	add	r22, r23
    181c:	78 1f       	adc	r23, r24
    181e:	89 1f       	adc	r24, r25
    1820:	9a 1f       	adc	r25, r26
    1822:	a1 1d       	adc	r26, r1
    1824:	68 0f       	add	r22, r24
    1826:	79 1f       	adc	r23, r25
    1828:	8a 1f       	adc	r24, r26
    182a:	91 1d       	adc	r25, r1
    182c:	a1 1d       	adc	r26, r1
    182e:	6a 0f       	add	r22, r26
    1830:	71 1d       	adc	r23, r1
    1832:	81 1d       	adc	r24, r1
    1834:	91 1d       	adc	r25, r1
    1836:	a1 1d       	adc	r26, r1
    1838:	20 d0       	rcall	.+64     	; 0x187a <__ultoa_invert+0x84>
    183a:	09 f4       	brne	.+2      	; 0x183e <__ultoa_invert+0x48>
    183c:	68 94       	set
    183e:	3f 91       	pop	r19
    1840:	2a e0       	ldi	r18, 0x0A	; 10
    1842:	26 9f       	mul	r18, r22
    1844:	11 24       	eor	r1, r1
    1846:	30 19       	sub	r19, r0
    1848:	30 5d       	subi	r19, 0xD0	; 208
    184a:	31 93       	st	Z+, r19
    184c:	de f6       	brtc	.-74     	; 0x1804 <__ultoa_invert+0xe>
    184e:	cf 01       	movw	r24, r30
    1850:	08 95       	ret
    1852:	46 2f       	mov	r20, r22
    1854:	47 70       	andi	r20, 0x07	; 7
    1856:	40 5d       	subi	r20, 0xD0	; 208
    1858:	41 93       	st	Z+, r20
    185a:	b3 e0       	ldi	r27, 0x03	; 3
    185c:	0f d0       	rcall	.+30     	; 0x187c <__ultoa_invert+0x86>
    185e:	c9 f7       	brne	.-14     	; 0x1852 <__ultoa_invert+0x5c>
    1860:	f6 cf       	rjmp	.-20     	; 0x184e <__ultoa_invert+0x58>
    1862:	46 2f       	mov	r20, r22
    1864:	4f 70       	andi	r20, 0x0F	; 15
    1866:	40 5d       	subi	r20, 0xD0	; 208
    1868:	4a 33       	cpi	r20, 0x3A	; 58
    186a:	18 f0       	brcs	.+6      	; 0x1872 <__ultoa_invert+0x7c>
    186c:	49 5d       	subi	r20, 0xD9	; 217
    186e:	31 fd       	sbrc	r19, 1
    1870:	40 52       	subi	r20, 0x20	; 32
    1872:	41 93       	st	Z+, r20
    1874:	02 d0       	rcall	.+4      	; 0x187a <__ultoa_invert+0x84>
    1876:	a9 f7       	brne	.-22     	; 0x1862 <__ultoa_invert+0x6c>
    1878:	ea cf       	rjmp	.-44     	; 0x184e <__ultoa_invert+0x58>
    187a:	b4 e0       	ldi	r27, 0x04	; 4
    187c:	a6 95       	lsr	r26
    187e:	97 95       	ror	r25
    1880:	87 95       	ror	r24
    1882:	77 95       	ror	r23
    1884:	67 95       	ror	r22
    1886:	ba 95       	dec	r27
    1888:	c9 f7       	brne	.-14     	; 0x187c <__ultoa_invert+0x86>
    188a:	00 97       	sbiw	r24, 0x00	; 0
    188c:	61 05       	cpc	r22, r1
    188e:	71 05       	cpc	r23, r1
    1890:	08 95       	ret
    1892:	9b 01       	movw	r18, r22
    1894:	ac 01       	movw	r20, r24
    1896:	0a 2e       	mov	r0, r26
    1898:	06 94       	lsr	r0
    189a:	57 95       	ror	r21
    189c:	47 95       	ror	r20
    189e:	37 95       	ror	r19
    18a0:	27 95       	ror	r18
    18a2:	ba 95       	dec	r27
    18a4:	c9 f7       	brne	.-14     	; 0x1898 <__ultoa_invert+0xa2>
    18a6:	62 0f       	add	r22, r18
    18a8:	73 1f       	adc	r23, r19
    18aa:	84 1f       	adc	r24, r20
    18ac:	95 1f       	adc	r25, r21
    18ae:	a0 1d       	adc	r26, r0
    18b0:	08 95       	ret

000018b2 <_exit>:
    18b2:	f8 94       	cli

000018b4 <__stop_program>:
    18b4:	ff cf       	rjmp	.-2      	; 0x18b4 <__stop_program>
