0.7
2020.2
Nov 18 2020
09:20:35
/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/project_2/project_2.sim/sim_1/synth/timing/xsim/self_test_system_time_synth.v,1651234241,verilog,,,,ROM;glbl;input_sync;output_sync;pulse_width_modulator;quadrature_decoder;seg7ctrl;self_test_system;self_test_unit;velocity_reader,,,,,,,,
