rough progress steps version julia abf install iaca add iaca macro loop straight code run analyze sig options analyze iacapath path analyze arch haswell ivybridge sandybridge westmere nehalem analyze analysis throughput latency julia using iaca julia function float iaca julia function float x x x x x x x iaca x x x x x x x x x x x x x x julia println analyze tuplefloat intel architecture code analyzer version analyzed file tmp tmplwkol binary format bit architecture hsw analysis type throughput throughput analysis report block throughput cycles throughput bottleneck interiteration port binding cycles iteration port dv cycles port cycles resource conflict caused delay dv divider pipe port data fetch pipe ports cp critical path macro fusion previous instruction occurred instruction micro ops bound port micro fusion happened esp tracking sync uop issued sse instruction followed avx instruction dozens cycles penalty expected instruction supported accounted analysis num ports pressure cycles uops dv cp vcvtsisd xmm xmm rax add rax x cp vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cmp rax x jnz xffffffffffffffe total num uops julia println analyze tuplefloat intel architecture code analyzer version analyzed file tmp tmplpzdgg binary format bit architecture hsw analysis type throughput throughput analysis report block throughput cycles throughput bottleneck port port port binding cycles iteration port dv cycles port cycles resource conflict caused delay dv divider pipe port data fetch pipe ports cp critical path macro fusion previous instruction occurred instruction micro ops bound port micro fusion happened esp tracking sync uop issued sse instruction followed avx instruction dozens cycles penalty expected instruction supported accounted analysis num ports pressure cycles uops dv vxorps xmm xmm xmm cp vcvtsisd xmm xmm rcx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cp lea rdx ptr rcx x vxorps xmm xmm xmm cp vcvtsisd xmm xmm rdx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cp lea rdx ptr rcx x vxorps xmm xmm xmm cp vcvtsisd xmm xmm rdx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cp lea rdx ptr rcx x vxorps xmm xmm xmm cp vcvtsisd xmm xmm rdx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cp lea rdx ptr rcx x vxorps xmm xmm xmm cp vcvtsisd xmm xmm rdx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cp lea rdx ptr rcx x vxorps xmm xmm xmm cp vcvtsisd xmm xmm rdx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cp lea rdx ptr rcx x vxorps xmm xmm xmm cp vcvtsisd xmm xmm rdx vmulsd xmm xmm xmm cp vaddsd xmm xmm xmm cmp rcx rax cp lea rcx ptr rcx x jnz xffffffffffffff total num uop