<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>数字IC设计入门（四）—— 异步FIFO - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="数字IC设计入门（四）—— 异步FIFO" />
<meta property="og:description" content="异步FIFO设计 一、设计目的二、设计思路三、接口信号定义四、设计代码五、testbench文件六、仿真结果 一、设计目的 设计一个读写时钟不同的异步FIFO。
二、设计思路 FIFO设计的重难点是如何产生空满标志，在之前的同步FIFO设计中采用的是将地址扩展一位，通过比较最高位以及其他低位来得到空满标志，当最高位相反低位相同时说明写指针追了读指针一圈，FIFO写满；当所有位相同时，已将FIFO内所有数据读出，此时为空。
而异步FIFO也将采取这种思路，但是由于涉及到写指针在写时钟域下产生，读指针在读时钟域产生，比较时我们需要将两者放在一个时候域下进行比较，那此时就分为如下两种情况：
1.在读时钟域下读写指针比较，产生empty标志；
2.在写时钟域下读写指针比较，产生empty标志；
这么做的原因在于，将写指针同步到读时钟域后，此时和读指针比较其实已经不是现在实时的写指针了，意味着此时同步过来的写指针可能是5，而实际的已经变为了7，但是进行比较之后如果读指针也恰为5则产生empty，相当于更加“保险”，避免了读“空”的情况。将读指针同步到写时钟域下，读指针会滞后实际值几个周期，但这样避免了写满之后再写的情况。
考虑到多bit数据（即异步FIFO中的读写地址）跨时钟域时出现亚稳态概率高，再由于读写地址每次加1为连续变化，因此在将读写地址同步到另一个时钟域时先对其转换变为格雷码，因为格雷码每次只变化一位，可以有效改善亚稳态情况。
所以设计过程一共分为如下几个部分：
①读写地址产生；
②读写地址二进制转格雷码；
③读写地址同步到对方时钟域；
④空满标志判断；
三、接口信号定义 信号方向说明w_ckin写时钟r_clkin读时钟rst_nin复位信号wr_enin写使能rd_enin读使能w_data[7:0]out8bit写数据r_data[7:0]out8bit读数据fullout满信号emptyout空信号 四、设计代码 module asy_fifo #( parameter WIDTH = 8, parameter DEPTH = 16 ) ( input w_clk, input r_clk, input rst_n, input wr_en, input rd_en, input [WIDTH-1:0] w_data, output reg [WIDTH-1:0] r_data, output full, output empty ); localparam addr_width = $clog2(DEPTH); reg w_rst_n; reg r_rst_n; reg r_ff1; reg w_ff1; reg [WIDTH-1:0] fifo_data[DEPTH-1:0]; wire [addr_width-1:0] waddr; reg [addr_width:0] waddr_bin; wire [addr_width:0] waddr_gray; reg [addr_width:0] waddr_gray_f1; reg [addr_width:0] waddr_gray_f2; //reg [addr_width:0] waddr_bin_2; //复位信号处理 always @(posedge w_clk or negedge rst_n) begin if(~rst_n) begin {w_rst_n,w_ff1} &lt;= 2&#39;b0; end else begin {w_rst_n,w_ff1} &lt;= {w_ff1,1&#39;b1}; end end always @(posedge w_clk or negedge rst_n) begin if(~rst_n) begin {r_rst_n,r_ff1} &lt;= 2&#39;b0; end else begin {r_rst_n,r_ff1} &lt;= {r_ff1,1&#39;b1}; end end assign waddr = waddr_bin[addr_width-1:0]; //写地址产生 always @(posedge w_clk or negedge w_rst_n) begin if(~w_rst_n) begin waddr_bin &lt;= 0; end else if(wr_en &amp; ~full)begin waddr_bin &lt;= waddr_bin &#43; 1&#39;b1; end end //写地址转换成格雷码 assign waddr_gray = waddr_bin ^ (waddr_bin&gt;&gt;1); //同步处理 always @(posedge r_clk or negedge r_rst_n) begin if(~r_rst_n) begin waddr_gray_f1 &lt;= 0; waddr_gray_f1 &lt;= 0; end else begin waddr_gray_f1 &lt;= waddr_gray; waddr_gray_f2 &lt;= waddr_gray_f1; end end wire [addr_width-1:0] raddr; reg [addr_width:0] raddr_bin; wire [addr_width:0] raddr_gray; reg [addr_width:0] raddr_gray_f1; reg [addr_width:0] raddr_gray_f2; //reg [addr_width-1:0] raddr_bin_2; assign raddr = raddr_bin[addr_width-1:0]; //读地址产生 always @(posedge r_clk or negedge r_rst_n) begin if(~r_rst_n) begin raddr_bin &lt;= 0; end else if(rd_en &amp; ~empty)begin raddr_bin &lt;= raddr_bin &#43; 1&#39;b1; end end //读地址转换成格雷码 assign raddr_gray = raddr_bin ^ (raddr_bin&gt;&gt;1); //同步处理 always @(posedge w_clk or negedge w_rst_n) begin if(~w_rst_n) begin raddr_gray_f1 &lt;= 0; raddr_gray_f2 &lt;= 0; end else begin raddr_gray_f1 &lt;= raddr_gray; raddr_gray_f2 &lt;= raddr_gray_f1; end end //产生空满标志 assign empty = (waddr_gray_f2 == raddr_gray)?" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/b3e29e80cef79872d36865a28c96a2fe/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-10-31T17:41:59+08:00" />
<meta property="article:modified_time" content="2023-10-31T17:41:59+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">数字IC设计入门（四）—— 异步FIFO</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-dark">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p></p> 
<div class="toc"> 
 <h4>异步FIFO设计</h4> 
 <ul><li><ul><li><ul><li><ul><li><a href="#_1" rel="nofollow">一、设计目的</a></li><li><a href="#_5" rel="nofollow">二、设计思路</a></li><li><a href="#_29" rel="nofollow">三、接口信号定义</a></li><li><a href="#_44" rel="nofollow">四、设计代码</a></li><li><a href="#testbench_173" rel="nofollow">五、testbench文件</a></li><li><a href="#_219" rel="nofollow">六、仿真结果</a></li></ul> 
   </li></ul> 
  </li></ul> 
 </li></ul> 
</div> 
<p></p> 
<h5><a id="_1"></a>一、设计目的</h5> 
<p>设计一个读写时钟不同的异步FIFO。</p> 
<h5><a id="_5"></a>二、设计思路</h5> 
<p>FIFO设计的重难点是如何产生空满标志，在之前的同步FIFO设计中采用的是将地址扩展一位，通过比较最高位以及其他低位来得到空满标志，当最高位相反低位相同时说明写指针追了读指针一圈，FIFO写满；当所有位相同时，已将FIFO内所有数据读出，此时为空。</p> 
<p>而异步FIFO也将采取这种思路，但是由于涉及到写指针在写时钟域下产生，读指针在读时钟域产生，比较时我们需要将两者放在一个时候域下进行比较，那此时就分为如下两种情况：</p> 
<p><strong>1.在读时钟域下读写指针比较，产生empty标志；</strong></p> 
<p><strong>2.在写时钟域下读写指针比较，产生empty标志；</strong></p> 
<p>这么做的原因在于，将写指针同步到读时钟域后，此时和读指针比较其实已经不是现在实时的写指针了，意味着此时同步过来的写指针可能是5，而实际的已经变为了7，但是进行比较之后如果读指针也恰为5则产生empty，相当于更加“保险”，避免了读“空”的情况。将读指针同步到写时钟域下，读指针会滞后实际值几个周期，但这样避免了写满之后再写的情况。</p> 
<p>考虑到多bit数据（即异步FIFO中的读写地址）跨时钟域时出现亚稳态概率高，再由于读写地址每次加1为连续变化，因此在将读写地址同步到另一个时钟域时先对其转换变为格雷码，因为格雷码每次只变化一位，可以有效改善亚稳态情况。</p> 
<p><strong>所以设计过程一共分为如下几个部分：</strong></p> 
<p><strong>①读写地址产生；</strong></p> 
<p><strong>②读写地址二进制转格雷码；</strong></p> 
<p><strong>③读写地址同步到对方时钟域；</strong></p> 
<p><strong>④空满标志判断；</strong></p> 
<h5><a id="_29"></a>三、接口信号定义</h5> 
<table><thead><tr><th><strong>信号</strong></th><th><strong>方向</strong></th><th><strong>说明</strong></th></tr></thead><tbody><tr><td>w_ck</td><td>in</td><td>写时钟</td></tr><tr><td>r_clk</td><td>in</td><td>读时钟</td></tr><tr><td>rst_n</td><td>in</td><td>复位信号</td></tr><tr><td>wr_en</td><td>in</td><td>写使能</td></tr><tr><td>rd_en</td><td>in</td><td>读使能</td></tr><tr><td>w_data[7:0]</td><td>out</td><td>8bit写数据</td></tr><tr><td>r_data[7:0]</td><td>out</td><td>8bit读数据</td></tr><tr><td>full</td><td>out</td><td>满信号</td></tr><tr><td>empty</td><td>out</td><td>空信号</td></tr></tbody></table> 
<h5><a id="_44"></a>四、设计代码</h5> 
<pre><code class="prism language-Verilog">module asy_fifo
  #(
    parameter WIDTH = 8,
    parameter DEPTH = 16
  )
  (
  input w_clk,
  input r_clk,
  input rst_n,
  input wr_en,
  input rd_en,
  input [WIDTH-1:0] w_data,
  output reg [WIDTH-1:0] r_data,
  output full,
  output empty
  );

  localparam  addr_width = $clog2(DEPTH);
  
  reg w_rst_n;
  reg r_rst_n;
  reg r_ff1;
  reg w_ff1;
  reg [WIDTH-1:0] fifo_data[DEPTH-1:0];
  wire [addr_width-1:0] waddr;
  reg [addr_width:0] waddr_bin;
  wire [addr_width:0] waddr_gray;
  reg [addr_width:0] waddr_gray_f1;
  reg [addr_width:0] waddr_gray_f2;
  //reg [addr_width:0] waddr_bin_2;

  //复位信号处理
  always @(posedge w_clk or negedge rst_n) begin
    if(~rst_n) begin
      {w_rst_n,w_ff1} &lt;= 2'b0;
    end else begin
      {w_rst_n,w_ff1} &lt;= {w_ff1,1'b1};
    end
  end
  
  always @(posedge w_clk or negedge rst_n) begin
    if(~rst_n) begin
      {r_rst_n,r_ff1} &lt;= 2'b0;
    end else begin
      {r_rst_n,r_ff1} &lt;= {r_ff1,1'b1};
    end
  end
  
  assign waddr = waddr_bin[addr_width-1:0];
  //写地址产生
  always @(posedge w_clk or negedge w_rst_n) begin
    if(~w_rst_n) begin
      waddr_bin &lt;= 0;
    end else if(wr_en &amp; ~full)begin
      waddr_bin &lt;= waddr_bin + 1'b1;
    end
  end
  //写地址转换成格雷码
  assign waddr_gray = waddr_bin ^ (waddr_bin&gt;&gt;1);
//同步处理
  always @(posedge r_clk or negedge r_rst_n) begin 
    if(~r_rst_n) begin
      waddr_gray_f1 &lt;= 0;
      waddr_gray_f1 &lt;= 0;
    end else begin
      waddr_gray_f1 &lt;= waddr_gray;
      waddr_gray_f2 &lt;= waddr_gray_f1;
    end
  end
  
  wire [addr_width-1:0] raddr;
  reg [addr_width:0] raddr_bin;
  wire [addr_width:0] raddr_gray;
  reg [addr_width:0] raddr_gray_f1;
  reg [addr_width:0] raddr_gray_f2;
  //reg [addr_width-1:0] raddr_bin_2;
  
  assign raddr = raddr_bin[addr_width-1:0];
  //读地址产生
  always @(posedge r_clk or negedge r_rst_n) begin
    if(~r_rst_n) begin
      raddr_bin &lt;= 0;
    end else if(rd_en &amp; ~empty)begin
      raddr_bin &lt;= raddr_bin + 1'b1;
    end
  end
  //读地址转换成格雷码
  assign raddr_gray = raddr_bin ^ (raddr_bin&gt;&gt;1);
  //同步处理
  always @(posedge w_clk or negedge w_rst_n) begin 
    if(~w_rst_n) begin
      raddr_gray_f1 &lt;= 0;
      raddr_gray_f2 &lt;= 0;
    end else begin
      raddr_gray_f1 &lt;= raddr_gray;
      raddr_gray_f2 &lt;= raddr_gray_f1;
    end
  end

  //产生空满标志
  assign empty = (waddr_gray_f2 == raddr_gray)? 1'b1:1'b0;
  assign full = (raddr_gray_f2[addr_width:addr_width-1] == ~waddr_gray[addr_width:addr_width-1] &amp;&amp; raddr_gray_f2[addr_width-2:0]==waddr_gray[addr_width-2:0] )? 1'b1:1'b0;
  
  //写数据
  integer i;
  always @(posedge w_clk or negedge w_rst_n) begin 
    if(~w_rst_n) begin
	    for(i=0;i&lt;DEPTH;i=i+1)
	      fifo_data[i] &lt;= 0;
	end 
    else if(wr_en &amp; (~full)) begin
      fifo_data[waddr] &lt;= w_data;
    end
  end
  
  //读数据
  always @(posedge r_clk or negedge r_rst_n) begin 
    if(~r_rst_n) begin
      r_data &lt;= 0;
    end else if(rd_en &amp; (~empty)) begin
      r_data &lt;= fifo_data[raddr];
    end
  end
endmodule 
</code></pre> 
<h5><a id="testbench_173"></a>五、testbench文件</h5> 
<pre><code class="prism language-Verilog">module tb_ast_fifo();
  reg w_clk;
  reg r_clk;
  reg rst_n;
  reg wr_en;
  reg rd_en;
  reg [7:0] w_data;
  wire   [7:0] r_data;
  wire  full;
  wire  empty;

  always#15 w_clk = ~w_clk;   
  always#10 r_clk = ~r_clk;
  always#30 w_data = $random; 
  initial begin
    rst_n = 0;
    w_clk = 0;
    r_clk = 0;
    #10 rst_n =1;
    #40 wr_en = 1;
      rd_en = 0;
      #500 rd_en = 1;
      #2000 $stop;
  end
  
    asy_fifo #(
        .WIDTH(8),
        .DEPTH(16)
      ) inst_asy_fifo (
        .w_clk  (w_clk),
        .r_clk  (r_clk),
        .rst_n  (rst_n),
        .wr_en  (wr_en),
        .rd_en  (rd_en),
        .w_data (w_data),
        .r_data (r_data),
        .full   (full),
        .empty  (empty)
      );

endmodule
</code></pre> 
<h5><a id="_219"></a>六、仿真结果</h5> 
<p><img src="https://images2.imgbox.com/62/c9/V8cE2SJ6_o.png" alt=""><br> <img src="https://images2.imgbox.com/a9/13/yuASNAyG_o.png" alt="在这里插入图片描述"></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/7b323ef6f5fa366195c5412179280509/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">数字IC设计入门（三）—— 同步FIFO</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/42581ad5ae4a2a116dfa326f77d02f61/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">Vue3父子传参props和$emit</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>