<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>top_8051</header>
  <project-settings>
    <fam>Fusion</fam>
    <die>M1AFS1500</die>
    <package>484 FBGA</package>
    <speed-grade>-2</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s_ExtFlash_ExtSRAM/component/work/top_8051</location>
    <state>GENERATED ( Mon May 02 13:10:36 2016 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_utility.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagdef.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio_pkg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\coreuart_pkg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\sys\sys.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\component\work\top_8051\top_8051.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\hdl\flash_control.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\hdl\memory_mux.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\smartgen\nvm64k\nvm64k.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\smartgen\RAM4Kx8\RAM4Kx8.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\smartgen\rc_osc\rc_osc.vhd</file>
  </fileset>
  <io>
    <port-name>SWITCH[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[13]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_RPn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BLEn0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[3]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_VPEN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_CEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_WEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[4]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TDI</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[20]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[15]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[14]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[22]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_OEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>UART_TX</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[5]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[16]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[7]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TDO</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[10]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BHEn0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_OEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[11]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[23]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[17]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_WEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BLEn1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_CE2</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[18]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[6]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[1]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[0]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TRSTN</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_BYTEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[12]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[2]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[19]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TCK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TMS</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>UART_RX</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BHEn1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_CEn1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>NSYSRESET</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[21]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>memory_mux</core-exttype>
    <core-location>hdl\memory_mux.vhd</core-location>
    <core-name>memory_mux_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s_ExtFlash_ExtSRAM/smartgen/PLL_50Mh_6Mh</core-location>
    <core-name>PLL_50Mh_6Mh_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s_ExtFlash_ExtSRAM/smartgen/rc_osc</core-location>
    <core-name>rc_osc_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s_ExtFlash_ExtSRAM/component/work/sys</core-location>
    <core-name>sys_0</core-name>
  </core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreGPIO_Driver</core-intname>
    <core-ver>2.1.102</core-ver>
    <core-desc>Bare metal software driver for CoreGPIO.</core-desc>
    <core-name>CoreGPIO_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreTimer_Driver</core-intname>
    <core-ver>2.2.100</core-ver>
    <core-desc>Bare metal software driver for CoreTimer.</core-desc>
    <core-name>CoreTimer_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreUARTapb_Driver</core-intname>
    <core-ver>2.1.102</core-ver>
    <core-desc>Bare metal software driver for CoreUARTapb.</core-desc>
    <core-name>CoreUARTapb_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreWatchdog_Driver</core-intname>
    <core-ver>2.2.100</core-ver>
    <core-desc>Bare metal software driver for CoreWatchdog.</core-desc>
    <core-name>CoreWatchdog_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>HAL</core-intname>
    <core-ver>2.3.102</core-ver>
    <core-desc>The Hardware Abstraction Layer is used by drivers to access the hardware. It also allows the control of interrupts. The HAL is normally required when using bare metal drivers as part of your application.</core-desc>
    <core-param>
      <param-name>Memory Model:</param-name>
      <param-value>Small</param-value>
      <param-hdlname>MemoryModel</param-hdlname>
      <param-hdlvalue>Small</param-hdlvalue>
      <param-tag>actel-cc:variantParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Processor:</param-name>
      <param-value>Core8051s</param-value>
      <param-hdlname>Processor</param-hdlname>
      <param-hdlvalue>Core8051s</param-hdlvalue>
      <param-tag>actel-cc:variantParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Software Tool Chain:</param-name>
      <param-value>SoftConsole</param-value>
      <param-hdlname>ToolChain</param-hdlname>
      <param-hdlvalue>SoftConsole</param-hdlvalue>
      <param-tag>actel-cc:variantParameter</param-tag>
    </core-param>
    <core-name>HAL_0</core-name>
  </firmware_core>
  <memorysystem>
    <title>Memory Map for top_8051</title>
    <description>The project contains the following subsystems:</description>
    <subsystems>
      <subsystem>
        <name>CORE8051S_0</name>
        <master>CORE8051S_0</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
        <slave>
          <name>CoreUARTapb_0</name>
          <fullPinName>CoreUARTapb_0:APB_bif</fullPinName>
          <remapAddress>0x00000000</remapAddress>
          <fullAddressSpace>0x00000000 - 0x000000FF</fullAddressSpace>
          <range>0x00000100</range>
        </slave>
        <slave>
          <name>CoreGPIO_0</name>
          <fullPinName>CoreGPIO_0:APB_bif</fullPinName>
          <remapAddress>0x00000100</remapAddress>
          <fullAddressSpace>0x00000100 - 0x000001FF</fullAddressSpace>
          <range>0x00000100</range>
        </slave>
        <slave>
          <name>CoreTimer_0</name>
          <fullPinName>CoreTimer_0:APBslave</fullPinName>
          <remapAddress>0x00000200</remapAddress>
          <fullAddressSpace>0x00000200 - 0x000002FF</fullAddressSpace>
          <range>0x00000100</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x1000</range>
              <width format="long" id="width">32</width>
              <register>
                <name>TimerLoad</name>
                <addressOffset>0x00</addressOffset>
                <absoluteAddress>0x00000200</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00000000</resetValue>
                <field>
                  <name>LoadValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>Load value for counter</description>
                </field>
              </register>
              <register>
                <name>TimerValue</name>
                <addressOffset>0x04</addressOffset>
                <absoluteAddress>0x00000204</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0xFFFFFFFF</resetValue>
                <field>
                  <name>CurrentValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R</access>
                  <description>Current value of counter</description>
                </field>
              </register>
              <register>
                <name>TimerControl</name>
                <addressOffset>0x08</addressOffset>
                <absoluteAddress>0x00000208</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00</resetValue>
                <field>
                  <name>TimerEnable</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>Enable bit for timer</description>
                </field>
                <field>
                  <name>InterruptEnable</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>Interrupt enable bit for timer</description>
                </field>
                <field>
                  <name>TimerMode</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>Selects continuous or one-shot operation</description>
                </field>
              </register>
              <register>
                <name>TimerPrescale</name>
                <addressOffset>0x0C</addressOffset>
                <absoluteAddress>0x0000020C</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>Prescale</name>
                  <bitNumber>3:0</bitNumber>
                  <access>W</access>
                  <description>Determines effective clock rate for counter relative to PCLK</description>
                </field>
              </register>
              <register>
                <name>TimerIntClr</name>
                <addressOffset>0x10</addressOffset>
                <absoluteAddress>0x00000210</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TimerIntClr</name>
                  <bitNumber>31:0</bitNumber>
                  <access>W</access>
                  <description>Any write to this location will clear the interrupt</description>
                </field>
              </register>
              <register>
                <name>TimerRIS</name>
                <addressOffset>0x14</addressOffset>
                <absoluteAddress>0x00000214</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>RawTimerInterrupt</name>
                  <bitNumber>0</bitNumber>
                  <access>R</access>
                  <description>Raw timer interrupt status, active high</description>
                </field>
              </register>
              <register>
                <name>TimerMIS</name>
                <addressOffset>0x18</addressOffset>
                <absoluteAddress>0x00000218</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TimerInterrupt</name>
                  <bitNumber>0</bitNumber>
                  <access>R</access>
                  <description>Timer interrupt status, active high</description>
                </field>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
        <slave>
          <name>CoreWatchdog_0</name>
          <fullPinName>CoreWatchdog_0:APBslave</fullPinName>
          <remapAddress>0x00000300</remapAddress>
          <fullAddressSpace>0x00000300 - 0x000003FF</fullAddressSpace>
          <range>0x00000100</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x1000</range>
              <width format="long" id="width">32</width>
              <register>
                <name>WdogLoad</name>
                <addressOffset>0x00</addressOffset>
                <absoluteAddress>0x00000300</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00000000</resetValue>
                <field>
                  <name>WdogLoad</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>WdogLoad field of WdogLoad register</description>
                </field>
              </register>
              <register>
                <name>WdogValue</name>
                <addressOffset>0x04</addressOffset>
                <absoluteAddress>0x00000304</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0xFFFFFFFF</resetValue>
                <field>
                  <name>WdogValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R</access>
                  <description>WdogValue field of WdogValue register</description>
                </field>
              </register>
              <register>
                <name>WdogControl</name>
                <addressOffset>0x08</addressOffset>
                <absoluteAddress>0x00000308</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00</resetValue>
                <field>
                  <name>WdogControl</name>
                  <bitNumber>3:0</bitNumber>
                  <access>R/W</access>
                  <description>WdogControl field of WdogControl register</description>
                </field>
              </register>
              <register>
                <name>WdogRefresh</name>
                <addressOffset>0x0C</addressOffset>
                <absoluteAddress>0x0000030C</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>WdogRefresh</name>
                  <bitNumber>0</bitNumber>
                  <access>W</access>
                  <description>WdogRefresh field of WdogRefresh register</description>
                </field>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
      </subsystem>
    </subsystems>
  </memorysystem>
</datasheet>
