`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 02/24/2026 02:13:59 PM
// Design Name: 
// Module Name: iclk_genr
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`timescale 1ns / 1ps

module iclk_genr (
    input  wire CLK100MHZ,        // Nexys A7 system clock (100 MHz)
    output wire clk_4MHz          // Generated 4 MHz clock
);

    reg [4:0] counter = 5'b0;    // Counter to track clock cycles (5-bit register)
    reg       clk_reg = 1'b1;    // Internal clock register, initialized to high

    // Clock generation logic triggered on positive edge of CLK100MHZ
    always @(posedge CLK100MHZ) begin
        if (counter == 12)                   // Toggle clk_reg after 13 ticks (0-12)
            clk_reg <= ~clk_reg;

        if (counter == 24) begin             // Toggle clk_reg and reset counter after 12 more ticks (13-24)
            clk_reg    <= ~clk_reg;
            counter    <= 5'b0;               // Reset counter to zero
        end
        else
            counter <= counter + 1;           // Increment counter otherwise
    end

    // Assign internal clock register to output
    assign clk_4MHz = clk_reg;

endmodule
