// Seed: 3754143477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = ~&id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd37,
    parameter id_3  = 32'd98,
    parameter id_5  = 32'd24,
    parameter id_6  = 32'd15
) (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply0 _id_3,
    input uwire id_4,
    input uwire _id_5,
    input tri _id_6,
    input tri id_7,
    output tri0 id_8
);
  assign id_2 = 'b0 < -1'b0;
  tri1 [id_3  ==  (  id_6  +  (  -1 'b0 )  ) : id_5] id_10, _id_11, id_12, id_13, id_14, id_15;
  logic [7:0] id_16;
  assign id_13 = 1 + id_13;
  module_0 modCall_1 (
      id_10,
      id_15,
      id_15,
      id_12
  );
  wire id_17;
  assign id_16[1 : id_11] = 1'h0;
endmodule
