<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/SINEtest_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="SINEtest" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/SINEtest/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/SINEtest/en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/SINEtest/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/SINEtest/sine_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sine_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">sine_out[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SINEtest/sine_rdy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sine_rdy</obj_property>
      <obj_property name="ObjectShortName">sine_rdy</obj_property>
   </wvobject>
</wave_config>
