// SPDX-License-Identifier: GPL-3.0-or-later
// Copyright Â© 2023 Strato Team and Contributors (https://github.com/strato-emu/)

#include <common/trace.h>
#include <kernel/types/KProcess.h>
#include <kernel/svc.h>
#include "jit_core_32.h"
#include "exception.h"

namespace skyline::jit {
    JitCore32::JitCore32(const DeviceState &state, Dynarmic::ExclusiveMonitor &monitor, u32 coreId)
        : state{state}, monitor{monitor}, coreId{coreId}, jit{MakeDynarmicJit()} {}

    Dynarmic::A32::Jit JitCore32::MakeDynarmicJit() {
        coproc15 = std::make_shared<Coprocessor15>();

        Dynarmic::A32::UserConfig config;

        config.callbacks = this;
        config.processor_id = coreId;
        config.global_monitor = &monitor;

        config.coprocessors[15] = coproc15;

        // Enable "safe" unsafe optimizations
        config.optimizations |= Dynarmic::OptimizationFlag::Unsafe_UnfuseFMA;
        config.optimizations |= Dynarmic::OptimizationFlag::Unsafe_IgnoreStandardFPCRValue;
        config.optimizations |= Dynarmic::OptimizationFlag::Unsafe_InaccurateNaN;
        config.optimizations |= Dynarmic::OptimizationFlag::Unsafe_IgnoreGlobalMonitor;
        config.unsafe_optimizations = true;

        config.fastmem_pointer = state.process->memory.base.data();
        config.fastmem_exclusive_access = true;

        config.define_unpredictable_behaviour = true;

        config.wall_clock_cntpct = true;
        config.enable_cycle_counting = false;

        return Dynarmic::A32::Jit{config};
    }

    void JitCore32::Run() {
        auto haltReason{static_cast<HaltReason>(jit.Run())};
        ClearHalt(haltReason);

        switch (haltReason) {
            case HaltReason::Svc:
                SvcHandler(lastSwi);
                break;

            case HaltReason::Preempted:
                state.thread->isPreempted = false;
                return;

            default:
                LOGE("JIT halted: {}", to_string(haltReason));
                break;
        }
    }

    void JitCore32::HaltExecution(HaltReason hr) {
        jit.HaltExecution(ToDynarmicHaltReason(hr));
    }

    void JitCore32::ClearHalt(HaltReason hr) {
        jit.ClearHalt(ToDynarmicHaltReason(hr));
    }

    void JitCore32::SaveContext(ThreadContext32 &context) {
        context.gpr = jit.Regs();
        context.fpr = jit.ExtRegs();
        context.cpsr = jit.Cpsr();
        context.fpscr = jit.Fpscr();
    }

    void JitCore32::RestoreContext(const ThreadContext32 &context) {
        jit.Regs() = context.gpr;
        jit.ExtRegs() = context.fpr;
        jit.SetCpsr(context.cpsr);
        jit.SetFpscr(context.fpscr);
    }

    kernel::svc::SvcContext JitCore32::MakeSvcContext() {
        kernel::svc::SvcContext ctx{};
        const auto &jitRegs{jit.Regs()};

        for (size_t i = 0; i < ctx.regs.size(); i++)
            ctx.regs[i] = static_cast<u64>(jitRegs[i]);

        return ctx;
    }

    void JitCore32::ApplySvcContext(const kernel::svc::SvcContext &svcCtx) {
        auto &jitRegs{jit.Regs()};

        for (size_t i = 0; i < svcCtx.regs.size(); i++)
            jitRegs[i] = static_cast<u32>(svcCtx.regs[i]);
    }

    void JitCore32::SetThreadPointer(u32 threadPtr) {
        coproc15->tpidruro = threadPtr;
    }

    void JitCore32::SetTlsPointer(u32 tlsPtr) {
        coproc15->tpidrurw = tlsPtr;
    }

    u32 JitCore32::GetPC() {
        return jit.Regs()[15];
    }

    void JitCore32::SetPC(u32 pc) {
        jit.Regs()[15] = pc;
    }

    u32 JitCore32::GetSP() {
        return jit.Regs()[13];
    }

    void JitCore32::SetSP(u32 sp) {
        jit.Regs()[13] = sp;
    }

    u32 JitCore32::GetRegister(u32 reg) {
        return jit.Regs()[reg];
    }

    void JitCore32::SetRegister(u32 reg, u32 value) {
        jit.Regs()[reg] = value;
    }

    void JitCore32::SvcHandler(u32 swi) {
        auto svc{kernel::svc::SvcTable[swi]};
        if (svc) [[likely]] {
            TRACE_EVENT("kernel", perfetto::StaticString{svc.name});
            auto svcContext = MakeSvcContext();
            (svc.function)(state, svcContext);
            ApplySvcContext(svcContext);
        } else {
            throw exception("Unimplemented SVC 0x{:X}", swi);
        }
    }

    template<typename T>
    __attribute__((__always_inline__)) T ReadUnaligned(u8 *ptr) {
        T value;
        std::memcpy(&value, ptr, sizeof(T));
        return value;
    }

    template<typename T>
    __attribute__((__always_inline__)) void WriteUnaligned(u8 *ptr, T value) {
        std::memcpy(ptr, &value, sizeof(T));
    }

    template<typename T>
    __attribute__((__always_inline__)) T JitCore32::MemoryRead(u32 vaddr) {
        // The number of bits needed to encode the size of T minus 1
        constexpr u32 bits = std::bit_width(sizeof(T)) - 1;
        // Compute the mask to have "bits" number of 1s (e.g. 0b111 for 3 bits)
        constexpr u32 mask{(1 << bits) - 1};

        if ((vaddr & mask) == 0) // Aligned access
            return state.process->memory.base.cast<T>()[vaddr >> bits];
        else
            return ReadUnaligned<T>(state.process->memory.base.data() + vaddr);
    }

    template<typename T>
    __attribute__((__always_inline__)) void JitCore32::MemoryWrite(u32 vaddr, T value) {
        // The number of bits needed to encode the size of T minus 1
        constexpr u32 bits = std::bit_width(sizeof(T)) - 1;
        // Compute the mask to have "bits" number of 1s (e.g. 0b111 for 3 bits)
        constexpr u32 mask{(1 << bits) - 1};

        if ((vaddr & mask) == 0) // Aligned access
            state.process->memory.base.cast<T>()[vaddr >> bits] = value;
        else
            WriteUnaligned<T>(state.process->memory.base.data() + vaddr, value);
    }

    template<typename T>
    __attribute__((__always_inline__)) bool JitCore32::MemoryWriteExclusive(u32 vaddr, T value, T expected) {
        auto ptr = reinterpret_cast<T *>(state.process->memory.base.data() + vaddr);
        // Sync built-ins should handle unaligned accesses
        return __sync_bool_compare_and_swap(ptr, expected, value);
    }

    u8 JitCore32::MemoryRead8(u32 vaddr) {
        return MemoryRead<u8>(vaddr);
    }

    u16 JitCore32::MemoryRead16(u32 vaddr) {
        return MemoryRead<u16>(vaddr);
    }

    u32 JitCore32::MemoryRead32(u32 vaddr) {
        return MemoryRead<u32>(vaddr);
    }

    u64 JitCore32::MemoryRead64(u32 vaddr) {
        return MemoryRead<u64>(vaddr);
    }

    void JitCore32::MemoryWrite8(u32 vaddr, u8 value) {
        MemoryWrite<u8>(vaddr, value);
    }

    void JitCore32::MemoryWrite16(u32 vaddr, u16 value) {
        MemoryWrite<u16>(vaddr, value);
    }

    void JitCore32::MemoryWrite32(u32 vaddr, u32 value) {
        MemoryWrite<u32>(vaddr, value);
    }

    void JitCore32::MemoryWrite64(u32 vaddr, u64 value) {
        MemoryWrite<u64>(vaddr, value);
    }

    bool JitCore32::MemoryWriteExclusive8(u32 vaddr, std::uint8_t value, std::uint8_t expected) {
        return MemoryWriteExclusive<u8>(vaddr, value, expected);
    }

    bool JitCore32::MemoryWriteExclusive16(u32 vaddr, std::uint16_t value, std::uint16_t expected) {
        return MemoryWriteExclusive<u16>(vaddr, value, expected);
    }

    bool JitCore32::MemoryWriteExclusive32(u32 vaddr, std::uint32_t value, std::uint32_t expected) {
        return MemoryWriteExclusive<u32>(vaddr, value, expected);
    }

    bool JitCore32::MemoryWriteExclusive64(u32 vaddr, std::uint64_t value, std::uint64_t expected) {
        return MemoryWriteExclusive<u64>(vaddr, value, expected);
    }

    void JitCore32::InterpreterFallback(u32 pc, size_t numInstructions) {
        LOGE("Interpreter fallback at 0x{:X} for {} instructions is not supported", pc, numInstructions);
        state.process->Kill(false, true);
    }

    void JitCore32::CallSVC(u32 swi) {
        lastSwi = swi;
        HaltExecution(HaltReason::Svc);
    }

    void JitCore32::ExceptionRaised(u32 pc, Dynarmic::A32::Exception exception) {
        LOGE("Exception raised at 0x{:X}: {}", pc, to_string(exception));
        state.process->Kill(false, true);
    }
}
