Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 14:47:18 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|             Instance             |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level                        |                                                           (top) |        864 |        864 |       0 |    0 | 785 |      4 |      4 |          8 |
|   (top_level)                    |                                                           (top) |          4 |          4 |       0 |    0 | 111 |      0 |      0 |          0 |
|   test_reduce_compiling          |                                               montgomery_reduce |        860 |        860 |       0 |    0 | 674 |      4 |      4 |          8 |
|     (test_reduce_compiling)      |                                               montgomery_reduce |          4 |          4 |       0 |    0 |  19 |      0 |      0 |          0 |
|     T_blocks_BRAM                |                                                  bram_blocks_rw |         16 |         16 |       0 |    0 |  16 |      0 |      1 |          0 |
|       bram                       |                 xilinx_true_dual_port_read_first_2_clock_ram_18 |          0 |          0 |       0 |    0 |   0 |      0 |      1 |          0 |
|       read_address_counter       |                                                     evt_counter |          8 |          8 |       0 |    0 |   8 |      0 |      0 |          0 |
|       write_address_counter      |                                                  evt_counter_19 |          8 |          8 |       0 |    0 |   8 |      0 |      0 |          0 |
|     T_modR_modulo                |                                                 modulo_of_power |         18 |         18 |       0 |    0 |  17 |      0 |      0 |          0 |
|     adder_T_plus_mN              |                                                     great_adder |         40 |         40 |       0 |    0 |   9 |      0 |      0 |          0 |
|     compare_t_with_N             |                                              running_comparator |          9 |          9 |       0 |    0 |   9 |      0 |      0 |          0 |
|     multiplier_TmodR_times_k     |                                                  fsm_multiplier |        313 |        313 |       0 |    0 | 240 |      2 |      1 |          4 |
|       (multiplier_TmodR_times_k) |                                                  fsm_multiplier |         81 |         81 |       0 |    0 |  49 |      0 |      0 |          4 |
|       m_bram                     |                  xilinx_true_dual_port_read_first_2_clock_ram_7 |          1 |          1 |       0 |    0 |   0 |      1 |      0 |          0 |
|       mul_storer                 |                                                     mul_store_8 |        140 |        140 |       0 |    0 | 107 |      1 |      0 |          0 |
|         (mul_storer)             |                                                     mul_store_8 |         40 |         40 |       0 |    0 |  30 |      0 |      0 |          0 |
|         pip1                     |                                                    pipeliner_13 |         32 |         32 |       0 |    0 |  32 |      0 |      0 |          0 |
|         pip2                     |                                                    pipeliner_14 |          0 |          0 |       0 |    0 |  32 |      0 |      0 |          0 |
|         pip3                     |                                    pipeliner__parameterized0_15 |         60 |         60 |       0 |    0 |  12 |      0 |      0 |          0 |
|         pip4                     |                                    pipeliner__parameterized1_16 |          8 |          8 |       0 |    0 |   1 |      0 |      0 |          0 |
|         splitter_bram            | xilinx_true_dual_port_read_first_2_clock_ram__parameterized0_17 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|       prod_accumulator           |                                                   accumulator_9 |         91 |         91 |       0 |    0 |  84 |      0 |      1 |          0 |
|         (prod_accumulator)       |                                                   accumulator_9 |         47 |         47 |       0 |    0 |  18 |      0 |      0 |          0 |
|         add_input_pipeline       |                                    pipeliner__parameterized2_10 |          1 |          1 |       0 |    0 |  64 |      0 |      0 |          0 |
|         adder_bram               |                 xilinx_true_dual_port_read_first_2_clock_ram_11 |         32 |         32 |       0 |    0 |   0 |      0 |      1 |          0 |
|         valid_out_pipeline       |                                    pipeliner__parameterized3_12 |         11 |         11 |       0 |    0 |   2 |      0 |      0 |          0 |
|     multiplier_m_times_N         |                                                fsm_multiplier_0 |        313 |        313 |       0 |    0 | 240 |      2 |      1 |          4 |
|       (multiplier_m_times_N)     |                                                fsm_multiplier_0 |         84 |         84 |       0 |    0 |  49 |      0 |      0 |          4 |
|       m_bram                     |                    xilinx_true_dual_port_read_first_2_clock_ram |          1 |          1 |       0 |    0 |   0 |      1 |      0 |          0 |
|       mul_storer                 |                                                       mul_store |        137 |        137 |       0 |    0 | 107 |      1 |      0 |          0 |
|         (mul_storer)             |                                                       mul_store |         39 |         39 |       0 |    0 |  30 |      0 |      0 |          0 |
|         pip1                     |                                                       pipeliner |         32 |         32 |       0 |    0 |  32 |      0 |      0 |          0 |
|         pip2                     |                                                     pipeliner_6 |          0 |          0 |       0 |    0 |  32 |      0 |      0 |          0 |
|         pip3                     |                                       pipeliner__parameterized0 |         61 |         61 |       0 |    0 |  12 |      0 |      0 |          0 |
|         pip4                     |                                       pipeliner__parameterized1 |          5 |          5 |       0 |    0 |   1 |      0 |      0 |          0 |
|         splitter_bram            |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized0 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|       prod_accumulator           |                                                     accumulator |         91 |         91 |       0 |    0 |  84 |      0 |      1 |          0 |
|         (prod_accumulator)       |                                                     accumulator |         47 |         47 |       0 |    0 |  18 |      0 |      0 |          0 |
|         add_input_pipeline       |                                     pipeliner__parameterized2_4 |          1 |          1 |       0 |    0 |  64 |      0 |      0 |          0 |
|         adder_bram               |                  xilinx_true_dual_port_read_first_2_clock_ram_5 |         32 |         32 |       0 |    0 |   0 |      0 |      1 |          0 |
|         valid_out_pipeline       |                                       pipeliner__parameterized3 |         11 |         11 |       0 |    0 |   2 |      0 |      0 |          0 |
|     product_Mn_block_pipeline    |                                       pipeliner__parameterized2 |         45 |         45 |       0 |    0 |  64 |      0 |      0 |          0 |
|     product_Mn_valid_pipeline    |                                     pipeliner__parameterized2_1 |          0 |          0 |       0 |    0 |   2 |      0 |      0 |          0 |
|     product_Tk_modR_modulo       |                                               modulo_of_power_2 |         18 |         18 |       0 |    0 |  17 |      0 |      0 |          0 |
|     rshift_T_mN_byR              |                                                   right_shifter |         17 |         17 |       0 |    0 |  17 |      0 |      0 |          0 |
|     subtract_t_minus_N           |                                                great_subtractor |          9 |          9 |       0 |    0 |   8 |      0 |      0 |          0 |
|       add_complement             |                                     great_adder__parameterized0 |          9 |          9 |       0 |    0 |   8 |      0 |      0 |          0 |
|     t_result_blocks_BRAM         |                                  bram_blocks_rw__parameterized0 |         58 |         58 |       0 |    0 |  16 |      0 |      1 |          0 |
|       (t_result_blocks_BRAM)     |                                  bram_blocks_rw__parameterized0 |          0 |          0 |       0 |    0 |   2 |      0 |      0 |          0 |
|       bram                       |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized1 |         47 |         47 |       0 |    0 |   0 |      0 |      1 |          0 |
|       read_address_counter       |                                     evt_counter__parameterized0 |          6 |          6 |       0 |    0 |   7 |      0 |      0 |          0 |
|       write_address_counter      |                                   evt_counter__parameterized0_3 |          5 |          5 |       0 |    0 |   7 |      0 |      0 |          0 |
+----------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


