Below is the schematic
![risc_v sche](https://github.com/user-attachments/assets/b56195bc-0509-4480-b4a5-cbb13703db79)
below is the testbench for the instructions in testbench file 

![risc_v tb](https://github.com/user-attachments/assets/b7c22745-1ee4-4783-8fa9-cecc4556dd7c)
![risc_v tb 2](https://github.com/user-attachments/assets/4cd29875-3a24-47b2-96e3-faf2ef0c26d2)
