//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Wed May 31 22:57:38 CST 2017
//
// BVI format method schedule info:
// schedule lookupPort_request_put  CF ( lookupPort_response_get,
// 				      add_entry_put,
// 				      delete_entry_put,
// 				      modify_entry_put );
// schedule lookupPort_request_put  C ( lookupPort_request_put );
//
// schedule lookupPort_response_get  CF ( lookupPort_request_put,
// 				       add_entry_put,
// 				       delete_entry_put,
// 				       modify_entry_put );
// schedule lookupPort_response_get  C ( lookupPort_response_get );
//
// schedule add_entry_put  CF ( lookupPort_request_put,
// 			     lookupPort_response_get,
// 			     delete_entry_put,
// 			     modify_entry_put );
// schedule add_entry_put  C ( add_entry_put );
//
// schedule delete_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
// schedule modify_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
//
// Ports:
// Name                         I/O  size props
// RDY_lookupPort_request_put     O     1 reg
// lookupPort_response_get        O    44 reg
// RDY_lookupPort_response_get    O     1 reg
// RDY_add_entry_put              O     1
// RDY_delete_entry_put           O     1 const
// RDY_modify_entry_put           O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// lookupPort_request_put         I    36 reg
// add_entry_put                  I    79 reg
// delete_entry_put               I     8 unused
// modify_entry_put               I    51 unused
// EN_lookupPort_request_put      I     1
// EN_add_entry_put               I     1
// EN_delete_entry_put            I     1 unused
// EN_modify_entry_put            I     1 unused
// EN_lookupPort_response_get     I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMatchTable_Ipv4Lpm(CLK,
			    RST_N,

			    lookupPort_request_put,
			    EN_lookupPort_request_put,
			    RDY_lookupPort_request_put,

			    EN_lookupPort_response_get,
			    lookupPort_response_get,
			    RDY_lookupPort_response_get,

			    add_entry_put,
			    EN_add_entry_put,
			    RDY_add_entry_put,

			    delete_entry_put,
			    EN_delete_entry_put,
			    RDY_delete_entry_put,

			    modify_entry_put,
			    EN_modify_entry_put,
			    RDY_modify_entry_put);
  parameter param1 = "";
  input  CLK;
  input  RST_N;

  // action method lookupPort_request_put
  input  [35 : 0] lookupPort_request_put;
  input  EN_lookupPort_request_put;
  output RDY_lookupPort_request_put;

  // actionvalue method lookupPort_response_get
  input  EN_lookupPort_response_get;
  output [43 : 0] lookupPort_response_get;
  output RDY_lookupPort_response_get;

  // action method add_entry_put
  input  [78 : 0] add_entry_put;
  input  EN_add_entry_put;
  output RDY_add_entry_put;

  // action method delete_entry_put
  input  [7 : 0] delete_entry_put;
  input  EN_delete_entry_put;
  output RDY_delete_entry_put;

  // action method modify_entry_put
  input  [50 : 0] modify_entry_put;
  input  EN_modify_entry_put;
  output RDY_modify_entry_put;

  // signals for module outputs
  wire [43 : 0] lookupPort_response_get;
  wire RDY_add_entry_put,
       RDY_delete_entry_put,
       RDY_lookupPort_request_put,
       RDY_lookupPort_response_get,
       RDY_modify_entry_put;

  // inlined wires
  wire ret_ifc_dmhc_is_hit_wire_wget,
       ret_ifc_dmhc_ldvn_start_wire_whas,
       ret_ifc_dmhc_ldvn_state_set_pw_whas,
       ret_ifc_dmhc_mslot_replacement_start_wire_whas,
       ret_ifc_dmhc_mslot_replacement_state_set_pw_whas,
       ret_ifc_dmhc_rec_value_whas;

  // register ret_ifc_dmhc_evictee_gslots_0
  reg [60 : 0] ret_ifc_dmhc_evictee_gslots_0;
  wire [60 : 0] ret_ifc_dmhc_evictee_gslots_0_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_0_EN;

  // register ret_ifc_dmhc_evictee_gslots_1
  reg [60 : 0] ret_ifc_dmhc_evictee_gslots_1;
  wire [60 : 0] ret_ifc_dmhc_evictee_gslots_1_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_1_EN;

  // register ret_ifc_dmhc_evictee_gslots_2
  reg [60 : 0] ret_ifc_dmhc_evictee_gslots_2;
  wire [60 : 0] ret_ifc_dmhc_evictee_gslots_2_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_2_EN;

  // register ret_ifc_dmhc_evictee_gslots_3
  reg [60 : 0] ret_ifc_dmhc_evictee_gslots_3;
  wire [60 : 0] ret_ifc_dmhc_evictee_gslots_3_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_3_EN;

  // register ret_ifc_dmhc_evictee_hvals_0
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_0_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_0_EN;

  // register ret_ifc_dmhc_evictee_hvals_1
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_1_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_1_EN;

  // register ret_ifc_dmhc_evictee_hvals_2
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_2_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_2_EN;

  // register ret_ifc_dmhc_evictee_hvals_3
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_3_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_3_EN;

  // register ret_ifc_dmhc_evictee_mslot
  reg [79 : 0] ret_ifc_dmhc_evictee_mslot;
  wire [79 : 0] ret_ifc_dmhc_evictee_mslot_D_IN;
  wire ret_ifc_dmhc_evictee_mslot_EN;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_0_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_0_init
  reg ret_ifc_dmhc_hash_units_0_init;
  wire ret_ifc_dmhc_hash_units_0_init_D_IN, ret_ifc_dmhc_hash_units_0_init_EN;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  reg ret_ifc_dmhc_hash_units_0_is_miss;
  wire ret_ifc_dmhc_hash_units_0_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_0_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_1_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_1_init
  reg ret_ifc_dmhc_hash_units_1_init;
  wire ret_ifc_dmhc_hash_units_1_init_D_IN, ret_ifc_dmhc_hash_units_1_init_EN;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  reg ret_ifc_dmhc_hash_units_1_is_miss;
  wire ret_ifc_dmhc_hash_units_1_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_1_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_2_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_2_init
  reg ret_ifc_dmhc_hash_units_2_init;
  wire ret_ifc_dmhc_hash_units_2_init_D_IN, ret_ifc_dmhc_hash_units_2_init_EN;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  reg ret_ifc_dmhc_hash_units_2_is_miss;
  wire ret_ifc_dmhc_hash_units_2_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_2_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_3_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_3_init
  reg ret_ifc_dmhc_hash_units_3_init;
  wire ret_ifc_dmhc_hash_units_3_init_D_IN, ret_ifc_dmhc_hash_units_3_init_EN;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  reg ret_ifc_dmhc_hash_units_3_is_miss;
  wire ret_ifc_dmhc_hash_units_3_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_3_is_miss_EN;

  // register ret_ifc_dmhc_inited
  reg ret_ifc_dmhc_inited;
  wire ret_ifc_dmhc_inited_D_IN, ret_ifc_dmhc_inited_EN;

  // register ret_ifc_dmhc_ldvn_start_reg
  reg ret_ifc_dmhc_ldvn_start_reg;
  wire ret_ifc_dmhc_ldvn_start_reg_D_IN, ret_ifc_dmhc_ldvn_start_reg_EN;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  reg ret_ifc_dmhc_ldvn_start_reg_1;
  wire ret_ifc_dmhc_ldvn_start_reg_1_D_IN, ret_ifc_dmhc_ldvn_start_reg_1_EN;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  reg ret_ifc_dmhc_ldvn_state_can_overlap;
  wire ret_ifc_dmhc_ldvn_state_can_overlap_D_IN,
       ret_ifc_dmhc_ldvn_state_can_overlap_EN;

  // register ret_ifc_dmhc_ldvn_state_fired
  reg ret_ifc_dmhc_ldvn_state_fired;
  wire ret_ifc_dmhc_ldvn_state_fired_D_IN, ret_ifc_dmhc_ldvn_state_fired_EN;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_ldvn_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_miss_service
  reg ret_ifc_dmhc_miss_service;
  wire ret_ifc_dmhc_miss_service_D_IN, ret_ifc_dmhc_miss_service_EN;

  // register ret_ifc_dmhc_mslot_counter
  reg [7 : 0] ret_ifc_dmhc_mslot_counter;
  wire [7 : 0] ret_ifc_dmhc_mslot_counter_D_IN;
  wire ret_ifc_dmhc_mslot_counter_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  reg ret_ifc_dmhc_mslot_replacement_start_reg;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  reg ret_ifc_dmhc_mslot_replacement_start_reg_1;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_1_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  reg ret_ifc_dmhc_mslot_replacement_state_can_overlap;
  wire ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  reg ret_ifc_dmhc_mslot_replacement_state_fired;
  wire ret_ifc_dmhc_mslot_replacement_state_fired_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_fired_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_mslot_to_repair
  reg [79 : 0] ret_ifc_dmhc_mslot_to_repair;
  wire [79 : 0] ret_ifc_dmhc_mslot_to_repair_D_IN;
  wire ret_ifc_dmhc_mslot_to_repair_EN;

  // register ret_ifc_dmhc_new_gslots_0
  reg [60 : 0] ret_ifc_dmhc_new_gslots_0;
  wire [60 : 0] ret_ifc_dmhc_new_gslots_0_D_IN;
  wire ret_ifc_dmhc_new_gslots_0_EN;

  // register ret_ifc_dmhc_new_gslots_1
  reg [60 : 0] ret_ifc_dmhc_new_gslots_1;
  wire [60 : 0] ret_ifc_dmhc_new_gslots_1_D_IN;
  wire ret_ifc_dmhc_new_gslots_1_EN;

  // register ret_ifc_dmhc_new_gslots_2
  reg [60 : 0] ret_ifc_dmhc_new_gslots_2;
  wire [60 : 0] ret_ifc_dmhc_new_gslots_2_D_IN;
  wire ret_ifc_dmhc_new_gslots_2_EN;

  // register ret_ifc_dmhc_new_gslots_3
  reg [60 : 0] ret_ifc_dmhc_new_gslots_3;
  wire [60 : 0] ret_ifc_dmhc_new_gslots_3_D_IN;
  wire ret_ifc_dmhc_new_gslots_3_EN;

  // register ret_ifc_dmhc_new_hvals_0
  reg [8 : 0] ret_ifc_dmhc_new_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_0_D_IN;
  wire ret_ifc_dmhc_new_hvals_0_EN;

  // register ret_ifc_dmhc_new_hvals_1
  reg [8 : 0] ret_ifc_dmhc_new_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_1_D_IN;
  wire ret_ifc_dmhc_new_hvals_1_EN;

  // register ret_ifc_dmhc_new_hvals_2
  reg [8 : 0] ret_ifc_dmhc_new_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_2_D_IN;
  wire ret_ifc_dmhc_new_hvals_2_EN;

  // register ret_ifc_dmhc_new_hvals_3
  reg [8 : 0] ret_ifc_dmhc_new_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_3_D_IN;
  wire ret_ifc_dmhc_new_hvals_3_EN;

  // register ret_ifc_dmhc_new_mslot
  reg [79 : 0] ret_ifc_dmhc_new_mslot;
  wire [79 : 0] ret_ifc_dmhc_new_mslot_D_IN;
  wire ret_ifc_dmhc_new_mslot_EN;

  // register ret_ifc_dmhc_repair_g_index
  reg [1 : 0] ret_ifc_dmhc_repair_g_index;
  wire [1 : 0] ret_ifc_dmhc_repair_g_index_D_IN;
  wire ret_ifc_dmhc_repair_g_index_EN;

  // register ret_ifc_dmhc_repair_gslot
  reg [60 : 0] ret_ifc_dmhc_repair_gslot;
  wire [60 : 0] ret_ifc_dmhc_repair_gslot_D_IN;
  wire ret_ifc_dmhc_repair_gslot_EN;

  // register ret_ifc_dmhc_repair_gslots_0
  reg [60 : 0] ret_ifc_dmhc_repair_gslots_0;
  wire [60 : 0] ret_ifc_dmhc_repair_gslots_0_D_IN;
  wire ret_ifc_dmhc_repair_gslots_0_EN;

  // register ret_ifc_dmhc_repair_gslots_1
  reg [60 : 0] ret_ifc_dmhc_repair_gslots_1;
  wire [60 : 0] ret_ifc_dmhc_repair_gslots_1_D_IN;
  wire ret_ifc_dmhc_repair_gslots_1_EN;

  // register ret_ifc_dmhc_repair_gslots_2
  reg [60 : 0] ret_ifc_dmhc_repair_gslots_2;
  wire [60 : 0] ret_ifc_dmhc_repair_gslots_2_D_IN;
  wire ret_ifc_dmhc_repair_gslots_2_EN;

  // register ret_ifc_dmhc_repair_gslots_3
  reg [60 : 0] ret_ifc_dmhc_repair_gslots_3;
  wire [60 : 0] ret_ifc_dmhc_repair_gslots_3_D_IN;
  wire ret_ifc_dmhc_repair_gslots_3_EN;

  // register ret_ifc_dmhc_repair_hvals_0
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_0_D_IN;
  wire ret_ifc_dmhc_repair_hvals_0_EN;

  // register ret_ifc_dmhc_repair_hvals_1
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_1_D_IN;
  wire ret_ifc_dmhc_repair_hvals_1_EN;

  // register ret_ifc_dmhc_repair_hvals_2
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_2_D_IN;
  wire ret_ifc_dmhc_repair_hvals_2_EN;

  // register ret_ifc_dmhc_repair_hvals_3
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_3_D_IN;
  wire ret_ifc_dmhc_repair_hvals_3_EN;

  // register ret_ifc_dmhc_repair_mslot
  reg [79 : 0] ret_ifc_dmhc_repair_mslot;
  wire [79 : 0] ret_ifc_dmhc_repair_mslot_D_IN;
  wire ret_ifc_dmhc_repair_mslot_EN;

  // register ret_ifc_dmhc_stage
  reg [1 : 0] ret_ifc_dmhc_stage;
  wire [1 : 0] ret_ifc_dmhc_stage_D_IN;
  wire ret_ifc_dmhc_stage_EN;

  // register ret_ifc_dmhc_victim_g_index
  reg [1 : 0] ret_ifc_dmhc_victim_g_index;
  wire [1 : 0] ret_ifc_dmhc_victim_g_index_D_IN;
  wire ret_ifc_dmhc_victim_g_index_EN;

  // register ret_ifc_dmhc_victim_gslot
  reg [60 : 0] ret_ifc_dmhc_victim_gslot;
  wire [60 : 0] ret_ifc_dmhc_victim_gslot_D_IN;
  wire ret_ifc_dmhc_victim_gslot_EN;

  // register ret_ifc_dmhc_victim_mslot
  reg [79 : 0] ret_ifc_dmhc_victim_mslot;
  wire [79 : 0] ret_ifc_dmhc_victim_mslot_D_IN;
  wire ret_ifc_dmhc_victim_mslot_EN;

  // register ret_ifc_dmhc_victim_mslot_addr
  reg [7 : 0] ret_ifc_dmhc_victim_mslot_addr;
  wire [7 : 0] ret_ifc_dmhc_victim_mslot_addr_D_IN;
  wire ret_ifc_dmhc_victim_mslot_addr_EN;

  // ports of submodule ret_ifc_delay2_ff
  wire [35 : 0] ret_ifc_delay2_ff_D_IN, ret_ifc_delay2_ff_D_OUT;
  wire ret_ifc_delay2_ff_CLR,
       ret_ifc_delay2_ff_DEQ,
       ret_ifc_delay2_ff_EMPTY_N,
       ret_ifc_delay2_ff_ENQ,
       ret_ifc_delay2_ff_FULL_N;

  // ports of submodule ret_ifc_delay_ff
  wire [35 : 0] ret_ifc_delay_ff_D_IN, ret_ifc_delay_ff_D_OUT;
  wire ret_ifc_delay_ff_CLR,
       ret_ifc_delay_ff_DEQ,
       ret_ifc_delay_ff_EMPTY_N,
       ret_ifc_delay_ff_ENQ,
       ret_ifc_delay_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_hash_units_0_g_table
  reg [60 : 0] ret_ifc_dmhc_hash_units_0_g_table_DIA,
	       ret_ifc_dmhc_hash_units_0_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_0_g_table_ADDRB;
  wire [60 : 0] ret_ifc_dmhc_hash_units_0_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_0_g_table_ENA,
       ret_ifc_dmhc_hash_units_0_g_table_ENB,
       ret_ifc_dmhc_hash_units_0_g_table_WEA,
       ret_ifc_dmhc_hash_units_0_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_1_g_table
  reg [60 : 0] ret_ifc_dmhc_hash_units_1_g_table_DIA,
	       ret_ifc_dmhc_hash_units_1_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_1_g_table_ADDRB;
  wire [60 : 0] ret_ifc_dmhc_hash_units_1_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_1_g_table_ENA,
       ret_ifc_dmhc_hash_units_1_g_table_ENB,
       ret_ifc_dmhc_hash_units_1_g_table_WEA,
       ret_ifc_dmhc_hash_units_1_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_2_g_table
  reg [60 : 0] ret_ifc_dmhc_hash_units_2_g_table_DIA,
	       ret_ifc_dmhc_hash_units_2_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_2_g_table_ADDRB;
  wire [60 : 0] ret_ifc_dmhc_hash_units_2_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_2_g_table_ENA,
       ret_ifc_dmhc_hash_units_2_g_table_ENB,
       ret_ifc_dmhc_hash_units_2_g_table_WEA,
       ret_ifc_dmhc_hash_units_2_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_3_g_table
  reg [60 : 0] ret_ifc_dmhc_hash_units_3_g_table_DIA,
	       ret_ifc_dmhc_hash_units_3_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_3_g_table_ADDRB;
  wire [60 : 0] ret_ifc_dmhc_hash_units_3_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_3_g_table_ENA,
       ret_ifc_dmhc_hash_units_3_g_table_ENB,
       ret_ifc_dmhc_hash_units_3_g_table_WEA,
       ret_ifc_dmhc_hash_units_3_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_m_table
  reg [79 : 0] ret_ifc_dmhc_m_table_DIB;
  wire [79 : 0] ret_ifc_dmhc_m_table_DIA, ret_ifc_dmhc_m_table_DOA;
  wire [7 : 0] ret_ifc_dmhc_m_table_ADDRA, ret_ifc_dmhc_m_table_ADDRB;
  wire ret_ifc_dmhc_m_table_ENA,
       ret_ifc_dmhc_m_table_ENB,
       ret_ifc_dmhc_m_table_WEA,
       ret_ifc_dmhc_m_table_WEB;

  // ports of submodule ret_ifc_dmhc_stage1_ff
  wire [35 : 0] ret_ifc_dmhc_stage1_ff_D_IN, ret_ifc_dmhc_stage1_ff_D_OUT;
  wire ret_ifc_dmhc_stage1_ff_CLR,
       ret_ifc_dmhc_stage1_ff_DEQ,
       ret_ifc_dmhc_stage1_ff_EMPTY_N,
       ret_ifc_dmhc_stage1_ff_ENQ,
       ret_ifc_dmhc_stage1_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_stage2_ff
  wire [35 : 0] ret_ifc_dmhc_stage2_ff_D_IN, ret_ifc_dmhc_stage2_ff_D_OUT;
  wire ret_ifc_dmhc_stage2_ff_CLR,
       ret_ifc_dmhc_stage2_ff_DEQ,
       ret_ifc_dmhc_stage2_ff_EMPTY_N,
       ret_ifc_dmhc_stage2_ff_ENQ,
       ret_ifc_dmhc_stage2_ff_FULL_N;

  // ports of submodule ret_ifc_readDataFifo
  wire [43 : 0] ret_ifc_readDataFifo_D_IN, ret_ifc_readDataFifo_D_OUT;
  wire ret_ifc_readDataFifo_CLR,
       ret_ifc_readDataFifo_DEQ,
       ret_ifc_readDataFifo_EMPTY_N,
       ret_ifc_readDataFifo_ENQ,
       ret_ifc_readDataFifo_FULL_N;

  // ports of submodule ret_ifc_readReqFifo
  wire [35 : 0] ret_ifc_readReqFifo_D_IN, ret_ifc_readReqFifo_D_OUT;
  wire ret_ifc_readReqFifo_CLR,
       ret_ifc_readReqFifo_DEQ,
       ret_ifc_readReqFifo_EMPTY_N,
       ret_ifc_readReqFifo_ENQ,
       ret_ifc_readReqFifo_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1,
       WILL_FIRE_RL_ret_ifc_do_delay,
       WILL_FIRE_RL_ret_ifc_do_read,
       WILL_FIRE_RL_ret_ifc_do_resp;

  // inputs to muxes for submodule ports
  reg [60 : 0] MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1;
  wire [60 : 0] MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2;
  wire [8 : 0] MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
  wire [7 : 0] MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1;
  wire MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1,
       MUX_ret_ifc_dmhc_inited_write_1__SEL_1,
       MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] v___1__h85650,
	       v___1__h96520,
	       v___1__h97289,
	       v__h83595,
	       v__h84259,
	       v__h84822,
	       v__h85001,
	       v__h96430,
	       v__h96689,
	       v__h96819,
	       v__h97091;
  wire [60 : 0] IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666,
		IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218;
  wire [42 : 0] IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947,
		_theResult_____2_fst_value__h31791,
		_theResult_____2_fst_value__h31795,
		_theResult_____2_fst_value__h31799,
		_theResult_____2_fst_value__h31815,
		_theResult_____2_fst_value__h31819,
		_theResult_____2_fst_value__h31823,
		_theResult_____2_fst_value__h31827,
		_theResult_____2_fst_value__h81592,
		_theResult_____2_fst_value__h81596,
		_theResult_____2_fst_value__h81600,
		_theResult_____2_fst_value__h81616,
		_theResult_____2_fst_value__h81620,
		_theResult_____2_fst_value__h81624,
		_theResult_____2_fst_value__h81628,
		n_value__h31754,
		n_value__h81551,
		re_value__h84534,
		x_wget__h2155;
  wire [8 : 0] IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d402,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d444,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_53_43_THE_ETC___d404,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_60_93_THE_ETC___d446,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_62_45_THE_ETC___d407,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_95_THE_ETC___d449,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_47_THE_ETC___d410,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_78_97_THE_ETC___d452,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_47_THEN_1_EL_ETC__q5,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_56_THEN_1_EL_ETC__q6,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_65_THEN_1_EL_ETC__q7,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_74_THEN_1_EL_ETC__q8,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d132,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d174,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_53_3_THE_ETC___d134,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_60_23_TH_ETC___d176,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_62_5_THE_ETC___d137,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_25_TH_ETC___d179,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_7_THE_ETC___d140,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_27_TH_ETC___d182,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_47_THEN_1__ETC__q9,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_56_THEN_1__ETC__q10,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_65_THEN_1__ETC__q11,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_74_THEN_1__ETC__q12,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d584,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d626,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_53_25_THEN_1__ETC___d586,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_60_75_THEN_1__ETC___d628,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_62_27_THEN_1__ETC___d589,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_69_77_THEN_1__ETC___d631,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_71_29_THEN_1__ETC___d592,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_78_79_THEN_1__ETC___d634,
	       IF_ret_ifc_dmhc_new_mslot_BIT_47_THEN_1_ELSE_0__q13,
	       IF_ret_ifc_dmhc_new_mslot_BIT_56_THEN_1_ELSE_0__q14,
	       IF_ret_ifc_dmhc_new_mslot_BIT_65_THEN_1_ELSE_0__q15,
	       IF_ret_ifc_dmhc_new_mslot_BIT_74_THEN_1_ELSE_0__q16,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q2,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q3,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q4,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q1,
	       IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870,
	       IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912,
	       IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873,
	       IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868,
	       IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915,
	       IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876,
	       IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918,
	       IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910;
  wire [7 : 0] _theResult_____2_fst_maddr__h31792,
	       _theResult_____2_fst_maddr__h31796,
	       _theResult_____2_fst_maddr__h31800,
	       _theResult_____2_fst_maddr__h31816,
	       _theResult_____2_fst_maddr__h31820,
	       _theResult_____2_fst_maddr__h31824,
	       _theResult_____2_fst_maddr__h81593,
	       _theResult_____2_fst_maddr__h81597,
	       _theResult_____2_fst_maddr__h81601,
	       _theResult_____2_fst_maddr__h81617,
	       _theResult_____2_fst_maddr__h81621,
	       _theResult_____2_fst_maddr__h81625,
	       _theResult_____3_fst_mslot__h80707,
	       _theResult_____3_fst_mslot__h80728,
	       mslot__h31776,
	       mslot__h32048,
	       mslot__h32173,
	       mslot__h32298,
	       n_maddr__h31755,
	       n_maddr__h81552,
	       re_maddr__h84533,
	       tmp_gslot_maddr__h31788,
	       tmp_gslot_maddr__h81589,
	       x__h83187;
  wire [1 : 0] _theResult_____3_fst_degree__h31028,
	       _theResult_____3_fst_degree__h31049,
	       _theResult_____3_fst_degree__h80708,
	       _theResult_____3_fst_degree__h80729,
	       n_degree__h81561,
	       n_degree__h81858,
	       n_degree__h82006,
	       n_degree__h82154,
	       x_degree__h66467,
	       x_degree__h66766,
	       x_degree__h67065,
	       x_degree__h67364;
  wire IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d412,
       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d421,
       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d454,
       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d463,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d142,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d151,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d184,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d193,
       IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d594,
       IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d603,
       IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d636,
       IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d645,
       IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d878,
       IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d887,
       IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d920,
       IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d929,
       ret_ifc_dmhc_evictee_mslot_34_BIT_43_35_XOR_re_ETC___d341,
       ret_ifc_dmhc_evictee_mslot_34_BIT_45_49_XOR_re_ETC___d355,
       ret_ifc_dmhc_evictee_mslot_34_BIT_46_56_XOR_re_ETC___d362,
       ret_ifc_dmhc_evictee_mslot_34_BIT_47_63_XOR_re_ETC___d369,
       ret_ifc_dmhc_evictee_mslot_34_BIT_48_70_XOR_re_ETC___d376,
       ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384,
       ret_ifc_dmhc_evictee_mslot_34_BIT_50_85_XOR_re_ETC___d391,
       ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_XOR_re_ETC___d398,
       ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d279,
       ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d293,
       ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_43_5_XOR_re_ETC___d71,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_45_9_XOR_re_ETC___d85,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_46_6_XOR_re_ETC___d92,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_XOR_re_ETC___d99,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_48_00_XOR_r_ETC___d106,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_50_15_XOR_r_ETC___d121,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_XOR_r_ETC___d128,
       ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660,
       ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662,
       ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664,
       ret_ifc_dmhc_new_mslot_16_BIT_43_17_XOR_ret_if_ETC___d523,
       ret_ifc_dmhc_new_mslot_16_BIT_45_31_XOR_ret_if_ETC___d537,
       ret_ifc_dmhc_new_mslot_16_BIT_46_38_XOR_ret_if_ETC___d544,
       ret_ifc_dmhc_new_mslot_16_BIT_47_45_XOR_ret_if_ETC___d551,
       ret_ifc_dmhc_new_mslot_16_BIT_48_52_XOR_ret_if_ETC___d558,
       ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566,
       ret_ifc_dmhc_new_mslot_16_BIT_50_67_XOR_ret_if_ETC___d573,
       ret_ifc_dmhc_new_mslot_16_BIT_51_74_XOR_ret_if_ETC___d580,
       ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212,
       ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214,
       ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216,
       ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807,
       ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821,
       ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828,
       ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835,
       ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842,
       ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850,
       ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857,
       ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864;

  // action method lookupPort_request_put
  assign RDY_lookupPort_request_put = ret_ifc_readReqFifo_FULL_N ;

  // actionvalue method lookupPort_response_get
  assign lookupPort_response_get = ret_ifc_readDataFifo_D_OUT ;
  assign RDY_lookupPort_response_get = ret_ifc_readDataFifo_EMPTY_N ;

  // action method add_entry_put
  assign RDY_add_entry_put =
	     ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_miss_service ||
	      ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 &&
	      !ret_ifc_dmhc_mslot_replacement_start_reg) ;

  // action method delete_entry_put
  assign RDY_delete_entry_put = 1'd1 ;

  // action method modify_entry_put
  assign RDY_modify_entry_put = 1'd1 ;

  // submodule ret_ifc_delay2_ff
  FIFO2 #(.width(32'd36), .guarded(32'd1)) ret_ifc_delay2_ff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ret_ifc_delay2_ff_D_IN),
							     .ENQ(ret_ifc_delay2_ff_ENQ),
							     .DEQ(ret_ifc_delay2_ff_DEQ),
							     .CLR(ret_ifc_delay2_ff_CLR),
							     .D_OUT(ret_ifc_delay2_ff_D_OUT),
							     .FULL_N(ret_ifc_delay2_ff_FULL_N),
							     .EMPTY_N(ret_ifc_delay2_ff_EMPTY_N));

  // submodule ret_ifc_delay_ff
  FIFO2 #(.width(32'd36), .guarded(32'd1)) ret_ifc_delay_ff(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(ret_ifc_delay_ff_D_IN),
							    .ENQ(ret_ifc_delay_ff_ENQ),
							    .DEQ(ret_ifc_delay_ff_DEQ),
							    .CLR(ret_ifc_delay_ff_CLR),
							    .D_OUT(ret_ifc_delay_ff_D_OUT),
							    .FULL_N(ret_ifc_delay_ff_FULL_N),
							    .EMPTY_N(ret_ifc_delay_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd61),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_0_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_0_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_0_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_0_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_0_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_0_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_0_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_0_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_0_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_0_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd61),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_1_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_1_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_1_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_1_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_1_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_1_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_1_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_1_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_1_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_1_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd61),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_2_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_2_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_2_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_2_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_2_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_2_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_2_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_2_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_2_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_2_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd61),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_3_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_3_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_3_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_3_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_3_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_3_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_3_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_3_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_3_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_3_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_m_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd80),
	  .MEMSIZE(9'd256)) ret_ifc_dmhc_m_table(.CLKA(CLK),
						 .CLKB(CLK),
						 .ADDRA(ret_ifc_dmhc_m_table_ADDRA),
						 .ADDRB(ret_ifc_dmhc_m_table_ADDRB),
						 .DIA(ret_ifc_dmhc_m_table_DIA),
						 .DIB(ret_ifc_dmhc_m_table_DIB),
						 .WEA(ret_ifc_dmhc_m_table_WEA),
						 .WEB(ret_ifc_dmhc_m_table_WEB),
						 .ENA(ret_ifc_dmhc_m_table_ENA),
						 .ENB(ret_ifc_dmhc_m_table_ENB),
						 .DOA(ret_ifc_dmhc_m_table_DOA),
						 .DOB());

  // submodule ret_ifc_dmhc_stage1_ff
  FIFO2 #(.width(32'd36), .guarded(32'd1)) ret_ifc_dmhc_stage1_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage1_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage1_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage1_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage1_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage1_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage1_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage1_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_stage2_ff
  FIFO2 #(.width(32'd36), .guarded(32'd1)) ret_ifc_dmhc_stage2_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage2_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage2_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage2_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage2_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage2_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage2_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage2_ff_EMPTY_N));

  // submodule ret_ifc_readDataFifo
  FIFO2 #(.width(32'd44), .guarded(32'd1)) ret_ifc_readDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ret_ifc_readDataFifo_D_IN),
								.ENQ(ret_ifc_readDataFifo_ENQ),
								.DEQ(ret_ifc_readDataFifo_DEQ),
								.CLR(ret_ifc_readDataFifo_CLR),
								.D_OUT(ret_ifc_readDataFifo_D_OUT),
								.FULL_N(ret_ifc_readDataFifo_FULL_N),
								.EMPTY_N(ret_ifc_readDataFifo_EMPTY_N));

  // submodule ret_ifc_readReqFifo
  FIFO2 #(.width(32'd36), .guarded(32'd1)) ret_ifc_readReqFifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ret_ifc_readReqFifo_D_IN),
							       .ENQ(ret_ifc_readReqFifo_ENQ),
							       .DEQ(ret_ifc_readReqFifo_DEQ),
							       .CLR(ret_ifc_readReqFifo_CLR),
							       .D_OUT(ret_ifc_readReqFifo_D_OUT),
							       .FULL_N(ret_ifc_readReqFifo_FULL_N),
							       .EMPTY_N(ret_ifc_readReqFifo_EMPTY_N));

  // rule RL_ret_ifc_do_read
  assign WILL_FIRE_RL_ret_ifc_do_read =
	     ret_ifc_readReqFifo_EMPTY_N && ret_ifc_dmhc_stage1_ff_FULL_N &&
	     ret_ifc_delay_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_gtables
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables =
	     ret_ifc_dmhc_stage1_ff_EMPTY_N &&
	     ret_ifc_dmhc_stage2_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_mtable
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable =
	     ret_ifc_dmhc_stage2_ff_EMPTY_N && ret_ifc_dmhc_inited &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;

  // rule RL_ret_ifc_do_delay
  assign WILL_FIRE_RL_ret_ifc_do_delay =
	     ret_ifc_delay_ff_EMPTY_N && ret_ifc_delay2_ff_FULL_N ;

  // rule RL_ret_ifc_do_resp
  assign WILL_FIRE_RL_ret_ifc_do_resp =
	     ret_ifc_delay2_ff_EMPTY_N && ret_ifc_readDataFifo_FULL_N ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l30c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l99c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d279 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd5 ;

  // rule RL_ret_ifc_dmhc_ldvn_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start =
	     ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d293 &&
	     ret_ifc_dmhc_ldvn_start_reg ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l22c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 =
	     ret_ifc_dmhc_ldvn_start_wire_whas &&
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) ;

  // rule RL_ret_ifc_dmhc_ldvn_idle_l20c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 =
	     !ret_ifc_dmhc_ldvn_start_wire_whas &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l128c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l164c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d279 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd4 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l172c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd5 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l243c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d279 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l251c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd10 &&
	     !(!ret_ifc_dmhc_inited) &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l258c9
  assign CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     (ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	      ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d293 &&
	      !ret_ifc_dmhc_ldvn_start_reg) &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd11 ;
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables &&
	     !(!ret_ifc_dmhc_inited) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start =
	     ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 &&
	     ret_ifc_dmhc_mslot_replacement_start_reg &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l121c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 =
	     ret_ifc_dmhc_mslot_replacement_start_wire_whas &&
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 =
	     !ret_ifc_dmhc_mslot_replacement_start_wire_whas &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12 ;

  // inputs to muxes for submodule ports
  assign MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[79] ;
  assign MUX_ret_ifc_dmhc_inited_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ;
  assign MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ;
  always@(ret_ifc_dmhc_evictee_gslots_0 or x_degree__h66467)
  begin
    case (ret_ifc_dmhc_evictee_gslots_0[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 = 61'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_0[60:2], x_degree__h66467 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_1 or x_degree__h66766)
  begin
    case (ret_ifc_dmhc_evictee_gslots_1[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 = 61'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_1[60:2], x_degree__h66766 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_2 or x_degree__h67065)
  begin
    case (ret_ifc_dmhc_evictee_gslots_2[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 = 61'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_2[60:2], x_degree__h67065 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_3 or x_degree__h67364)
  begin
    case (ret_ifc_dmhc_evictee_gslots_3[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 = 61'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_3[60:2], x_degree__h67364 };
    endcase
  end
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_43_5_XOR_re_ETC___d71,
	       ret_ifc_dmhc_mslot_to_repair[44] ^
	       ret_ifc_dmhc_mslot_to_repair[53] ^
	       ret_ifc_dmhc_mslot_to_repair[62] ^
	       ret_ifc_dmhc_mslot_to_repair[71],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_45_9_XOR_re_ETC___d85,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_46_6_XOR_re_ETC___d92,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_XOR_re_ETC___d99,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_48_00_XOR_r_ETC___d106,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_50_15_XOR_r_ETC___d121,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_XOR_r_ETC___d128 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 =
	     { ret_ifc_dmhc_evictee_mslot_34_BIT_43_35_XOR_re_ETC___d341,
	       ret_ifc_dmhc_evictee_mslot[44] ^
	       ret_ifc_dmhc_evictee_mslot[53] ^
	       ret_ifc_dmhc_evictee_mslot[62] ^
	       ret_ifc_dmhc_evictee_mslot[71],
	       ret_ifc_dmhc_evictee_mslot_34_BIT_45_49_XOR_re_ETC___d355,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_46_56_XOR_re_ETC___d362,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_47_63_XOR_re_ETC___d369,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_48_70_XOR_re_ETC___d376,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_50_85_XOR_re_ETC___d391,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_XOR_re_ETC___d398 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 =
	     { ret_ifc_dmhc_new_mslot_16_BIT_43_17_XOR_ret_if_ETC___d523,
	       ret_ifc_dmhc_new_mslot[44] ^ ret_ifc_dmhc_new_mslot[53] ^
	       ret_ifc_dmhc_new_mslot[62] ^
	       ret_ifc_dmhc_new_mslot[71],
	       ret_ifc_dmhc_new_mslot_16_BIT_45_31_XOR_ret_if_ETC___d537,
	       ret_ifc_dmhc_new_mslot_16_BIT_46_38_XOR_ret_if_ETC___d544,
	       ret_ifc_dmhc_new_mslot_16_BIT_47_45_XOR_ret_if_ETC___d551,
	       ret_ifc_dmhc_new_mslot_16_BIT_48_52_XOR_ret_if_ETC___d558,
	       ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566,
	       ret_ifc_dmhc_new_mslot_16_BIT_50_67_XOR_ret_if_ETC___d573,
	       ret_ifc_dmhc_new_mslot_16_BIT_51_74_XOR_ret_if_ETC___d580 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4 =
	     { ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807,
	       ret_ifc_readReqFifo_D_OUT[1] ^ ret_ifc_readReqFifo_D_OUT[10] ^
	       ret_ifc_readReqFifo_D_OUT[19] ^
	       ret_ifc_readReqFifo_D_OUT[28],
	       ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821,
	       ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828,
	       ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835,
	       ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842,
	       ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850,
	       ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857,
	       ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d142,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_50_15_XOR_r_ETC___d121,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_XOR_re_ETC___d99,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_48_00_XOR_r_ETC___d106,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_45_9_XOR_re_ETC___d85,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_46_6_XOR_re_ETC___d92,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_43_5_XOR_re_ETC___d71,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d151 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d412,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_50_85_XOR_re_ETC___d391,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_47_63_XOR_re_ETC___d369,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_48_70_XOR_re_ETC___d376,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_45_49_XOR_re_ETC___d355,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_46_56_XOR_re_ETC___d362,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_43_35_XOR_re_ETC___d341,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d421 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d594,
	       ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566,
	       ret_ifc_dmhc_new_mslot_16_BIT_50_67_XOR_ret_if_ETC___d573,
	       ret_ifc_dmhc_new_mslot_16_BIT_47_45_XOR_ret_if_ETC___d551,
	       ret_ifc_dmhc_new_mslot_16_BIT_48_52_XOR_ret_if_ETC___d558,
	       ret_ifc_dmhc_new_mslot_16_BIT_45_31_XOR_ret_if_ETC___d537,
	       ret_ifc_dmhc_new_mslot_16_BIT_46_38_XOR_ret_if_ETC___d544,
	       ret_ifc_dmhc_new_mslot_16_BIT_43_17_XOR_ret_if_ETC___d523,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d603 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d878,
	       ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850,
	       ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857,
	       ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835,
	       ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842,
	       ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821,
	       ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828,
	       ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807,
	       IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d887 } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_BIT_47_THEN_1__ETC__q9[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_56_THEN_1__ETC__q10[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_65_THEN_1__ETC__q11[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_74_THEN_1__ETC__q12[8:5],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_XOR_r_ETC___d128,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114,
	       ret_ifc_dmhc_mslot_to_repair[48:46] ^
	       ret_ifc_dmhc_mslot_to_repair[57:55] ^
	       ret_ifc_dmhc_mslot_to_repair[66:64] ^
	       ret_ifc_dmhc_mslot_to_repair[75:73] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_BIT_47_THEN_1_EL_ETC__q5[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_56_THEN_1_EL_ETC__q6[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_65_THEN_1_EL_ETC__q7[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_74_THEN_1_EL_ETC__q8[8:5],
	       ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_XOR_re_ETC___d398,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384,
	       ret_ifc_dmhc_evictee_mslot[48:46] ^
	       ret_ifc_dmhc_evictee_mslot[57:55] ^
	       ret_ifc_dmhc_evictee_mslot[66:64] ^
	       ret_ifc_dmhc_evictee_mslot[75:73] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_BIT_47_THEN_1_ELSE_0__q13[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_56_THEN_1_ELSE_0__q14[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_65_THEN_1_ELSE_0__q15[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_74_THEN_1_ELSE_0__q16[8:5],
	       ret_ifc_dmhc_new_mslot_16_BIT_51_74_XOR_ret_if_ETC___d580,
	       ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566,
	       ret_ifc_dmhc_new_mslot[48:46] ^ ret_ifc_dmhc_new_mslot[57:55] ^
	       ret_ifc_dmhc_new_mslot[66:64] ^
	       ret_ifc_dmhc_new_mslot[75:73] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q1[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q2[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q3[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q4[8:5],
	       ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864,
	       ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850,
	       ret_ifc_readReqFifo_D_OUT[5:3] ^
	       ret_ifc_readReqFifo_D_OUT[14:12] ^
	       ret_ifc_readReqFifo_D_OUT[23:21] ^
	       ret_ifc_readReqFifo_D_OUT[32:30] } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d184,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_45_9_XOR_re_ETC___d85,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_XOR_re_ETC___d99,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_XOR_re_ETC___d99,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_45_9_XOR_re_ETC___d85,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_43_5_XOR_re_ETC___d71,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d193 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d454,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_45_49_XOR_re_ETC___d355,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_47_63_XOR_re_ETC___d369,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_47_63_XOR_re_ETC___d369,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_45_49_XOR_re_ETC___d355,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384,
	       ret_ifc_dmhc_evictee_mslot_34_BIT_43_35_XOR_re_ETC___d341,
	       IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d463 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d636,
	       ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566,
	       ret_ifc_dmhc_new_mslot_16_BIT_45_31_XOR_ret_if_ETC___d537,
	       ret_ifc_dmhc_new_mslot_16_BIT_47_45_XOR_ret_if_ETC___d551,
	       ret_ifc_dmhc_new_mslot_16_BIT_47_45_XOR_ret_if_ETC___d551,
	       ret_ifc_dmhc_new_mslot_16_BIT_45_31_XOR_ret_if_ETC___d537,
	       ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566,
	       ret_ifc_dmhc_new_mslot_16_BIT_43_17_XOR_ret_if_ETC___d523,
	       IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d645 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d920,
	       ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850,
	       ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821,
	       ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835,
	       ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835,
	       ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821,
	       ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850,
	       ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807,
	       IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d929 } ;
  assign MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 =
	     (ret_ifc_dmhc_mslot_counter == 8'd255) ? 8'd0 : x__h83187 ;
  assign MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       { n_value__h81551,
		 n_maddr__h81552,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_0[60:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h81561 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       { n_value__h81551,
		 n_maddr__h81552,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_1[60:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h81858 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       { n_value__h81551,
		 n_maddr__h81552,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_2[60:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h82006 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       { n_value__h81551,
		 n_maddr__h81552,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_3[60:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h82154 } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       { n_value__h31754, n_maddr__h31755, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_0[60:10],
		 mslot__h31776,
		 ret_ifc_dmhc_repair_gslots_0[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       { n_value__h31754, n_maddr__h31755, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_1[60:10],
		 mslot__h32048,
		 ret_ifc_dmhc_repair_gslots_1[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       { n_value__h31754, n_maddr__h31755, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_2[60:10],
		 mslot__h32173,
		 ret_ifc_dmhc_repair_gslots_2[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       { n_value__h31754, n_maddr__h31755, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_3[60:10],
		 mslot__h32298,
		 ret_ifc_dmhc_repair_gslots_3[1:0] } ;

  // inlined wires
  assign ret_ifc_dmhc_is_hit_wire_wget =
	     ret_ifc_dmhc_stage2_ff_D_OUT == ret_ifc_dmhc_m_table_DOA[78:43] ;
  assign ret_ifc_dmhc_rec_value_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_ldvn_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ||
	     ret_ifc_dmhc_ldvn_start_reg_1 && !ret_ifc_dmhc_ldvn_state_fired ;
  assign ret_ifc_dmhc_mslot_replacement_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ||
	     ret_ifc_dmhc_mslot_replacement_start_reg_1 &&
	     !ret_ifc_dmhc_mslot_replacement_state_fired ;
  assign ret_ifc_dmhc_ldvn_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;
  assign ret_ifc_dmhc_mslot_replacement_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_evictee_gslots_0
  assign ret_ifc_dmhc_evictee_gslots_0_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_0_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[79] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_1
  assign ret_ifc_dmhc_evictee_gslots_1_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_1_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[79] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_2
  assign ret_ifc_dmhc_evictee_gslots_2_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_2_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[79] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_3
  assign ret_ifc_dmhc_evictee_gslots_3_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_3_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[79] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_hvals_0
  assign ret_ifc_dmhc_evictee_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_1
  assign ret_ifc_dmhc_evictee_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_2
  assign ret_ifc_dmhc_evictee_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_3
  assign ret_ifc_dmhc_evictee_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_mslot
  assign ret_ifc_dmhc_evictee_mslot_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_evictee_mslot_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_0_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_init
  assign ret_ifc_dmhc_hash_units_0_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_init_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  assign ret_ifc_dmhc_hash_units_0_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_0_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_1_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_init
  assign ret_ifc_dmhc_hash_units_1_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_init_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  assign ret_ifc_dmhc_hash_units_1_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_1_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_2_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_init
  assign ret_ifc_dmhc_hash_units_2_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_init_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  assign ret_ifc_dmhc_hash_units_2_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_2_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_3_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_init
  assign ret_ifc_dmhc_hash_units_3_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_init_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  assign ret_ifc_dmhc_hash_units_3_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_3_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_inited
  assign ret_ifc_dmhc_inited_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_inited_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     !ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	     ret_ifc_dmhc_hash_units_0_init ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_ldvn_start_reg
  assign ret_ifc_dmhc_ldvn_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ;
  assign ret_ifc_dmhc_ldvn_start_reg_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  assign ret_ifc_dmhc_ldvn_start_reg_1_D_IN =
	     ret_ifc_dmhc_ldvn_start_wire_whas ;
  assign ret_ifc_dmhc_ldvn_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  assign ret_ifc_dmhc_ldvn_state_can_overlap_D_IN =
	     ret_ifc_dmhc_ldvn_state_set_pw_whas ||
	     ret_ifc_dmhc_ldvn_state_can_overlap ;
  assign ret_ifc_dmhc_ldvn_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_fired
  assign ret_ifc_dmhc_ldvn_state_fired_D_IN =
	     ret_ifc_dmhc_ldvn_state_set_pw_whas ;
  assign ret_ifc_dmhc_ldvn_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  ret_ifc_dmhc_ldvn_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd4;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd7;
      default: ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_ldvn_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_miss_service
  assign ret_ifc_dmhc_miss_service_D_IN =
	     !MUX_ret_ifc_dmhc_inited_write_1__SEL_1 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate != 4'd6 ;
  assign ret_ifc_dmhc_miss_service_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_mslot_counter
  assign ret_ifc_dmhc_mslot_counter_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 :
	       x__h83187 ;
  assign ret_ifc_dmhc_mslot_counter_EN =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  assign ret_ifc_dmhc_mslot_replacement_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_EN =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN =
	     ret_ifc_dmhc_mslot_replacement_start_wire_whas ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ||
	     ret_ifc_dmhc_mslot_replacement_state_can_overlap ;
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  assign ret_ifc_dmhc_mslot_replacement_state_fired_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ;
  assign ret_ifc_dmhc_mslot_replacement_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd4;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd7;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd8;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd9;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd10;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd11;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd12;
      default: ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ;

  // register ret_ifc_dmhc_mslot_to_repair
  assign ret_ifc_dmhc_mslot_to_repair_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_mslot_to_repair_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;

  // register ret_ifc_dmhc_new_gslots_0
  assign ret_ifc_dmhc_new_gslots_0_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_1
  assign ret_ifc_dmhc_new_gslots_1_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_2
  assign ret_ifc_dmhc_new_gslots_2_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_3
  assign ret_ifc_dmhc_new_gslots_3_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_hvals_0
  assign ret_ifc_dmhc_new_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_1
  assign ret_ifc_dmhc_new_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_2
  assign ret_ifc_dmhc_new_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_3
  assign ret_ifc_dmhc_new_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_mslot
  assign ret_ifc_dmhc_new_mslot_D_IN = { 1'd1, add_entry_put } ;
  assign ret_ifc_dmhc_new_mslot_EN = MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;

  // register ret_ifc_dmhc_repair_g_index
  assign ret_ifc_dmhc_repair_g_index_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216 ?
	       2'd3 :
	       (ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 ?
		  2'd2 :
		  (ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_repair_g_index_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslot
  assign ret_ifc_dmhc_repair_gslot_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216 ?
	       ret_ifc_dmhc_repair_gslots_3 :
	       IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218 ;
  assign ret_ifc_dmhc_repair_gslot_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslots_0
  assign ret_ifc_dmhc_repair_gslots_0_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_0_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_1
  assign ret_ifc_dmhc_repair_gslots_1_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_1_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_2
  assign ret_ifc_dmhc_repair_gslots_2_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_2_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_3
  assign ret_ifc_dmhc_repair_gslots_3_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_3_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_hvals_0
  assign ret_ifc_dmhc_repair_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_1
  assign ret_ifc_dmhc_repair_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_2
  assign ret_ifc_dmhc_repair_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_3
  assign ret_ifc_dmhc_repair_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_mslot
  assign ret_ifc_dmhc_repair_mslot_D_IN = 80'h0 ;
  assign ret_ifc_dmhc_repair_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_stage
  assign ret_ifc_dmhc_stage_D_IN = 2'd0 ;
  assign ret_ifc_dmhc_stage_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_victim_g_index
  assign ret_ifc_dmhc_victim_g_index_D_IN =
	     ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 ?
	       2'd3 :
	       (ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ?
		  2'd2 :
		  (ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_victim_g_index_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_gslot
  assign ret_ifc_dmhc_victim_gslot_D_IN =
	     ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 ?
	       ret_ifc_dmhc_new_gslots_3 :
	       IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666 ;
  assign ret_ifc_dmhc_victim_gslot_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_mslot
  assign ret_ifc_dmhc_victim_mslot_D_IN = 80'h0 ;
  assign ret_ifc_dmhc_victim_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_victim_mslot_addr
  assign ret_ifc_dmhc_victim_mslot_addr_D_IN =
	     ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 ?
	       ret_ifc_dmhc_new_gslots_3[9:2] :
	       _theResult_____3_fst_mslot__h80728 ;
  assign ret_ifc_dmhc_victim_mslot_addr_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // submodule ret_ifc_delay2_ff
  assign ret_ifc_delay2_ff_D_IN = ret_ifc_delay_ff_D_OUT ;
  assign ret_ifc_delay2_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay2_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_delay2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_delay_ff
  assign ret_ifc_delay_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_delay_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_delay_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  ret_ifc_dmhc_hash_units_0_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_0_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB = ret_ifc_dmhc_new_hvals_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIA =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = 61'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = ret_ifc_dmhc_new_gslots_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIB =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_0_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_0_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  ret_ifc_dmhc_hash_units_1_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_1_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB = ret_ifc_dmhc_new_hvals_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIA =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = 61'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = ret_ifc_dmhc_new_gslots_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIB =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_1_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_1_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  ret_ifc_dmhc_hash_units_2_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_2_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB = ret_ifc_dmhc_new_hvals_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIA =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = 61'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = ret_ifc_dmhc_new_gslots_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIB =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_2_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_2_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  ret_ifc_dmhc_hash_units_3_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_3_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB = ret_ifc_dmhc_new_hvals_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIA =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = 61'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = ret_ifc_dmhc_new_gslots_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIB =
		   61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_3_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_3_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_m_table
  assign ret_ifc_dmhc_m_table_ADDRA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       ret_ifc_dmhc_victim_mslot_addr :
	       re_maddr__h84533 ;
  assign ret_ifc_dmhc_m_table_ADDRB = ret_ifc_dmhc_mslot_counter ;
  assign ret_ifc_dmhc_m_table_DIA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       80'hAAAAAAAAAAAAAAAAAAAA /* unspecified value */  :
	       80'hAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  always@(MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 or
	  MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  ret_ifc_dmhc_new_mslot)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1:
	  ret_ifc_dmhc_m_table_DIB = 80'd0;
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2:
	  ret_ifc_dmhc_m_table_DIB =
	      80'hAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_m_table_DIB = ret_ifc_dmhc_new_mslot;
      default: ret_ifc_dmhc_m_table_DIB =
		   80'hAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_m_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_m_table_WEB = !MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_m_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_m_table_ENB =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // submodule ret_ifc_dmhc_stage1_ff
  assign ret_ifc_dmhc_stage1_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_dmhc_stage1_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_stage1_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage1_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_stage2_ff
  assign ret_ifc_dmhc_stage2_ff_D_IN = ret_ifc_dmhc_stage1_ff_D_OUT ;
  assign ret_ifc_dmhc_stage2_ff_ENQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage2_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_stage2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_readDataFifo
  assign ret_ifc_readDataFifo_D_IN =
	     { WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	       ret_ifc_dmhc_is_hit_wire_wget,
	       IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947 } ;
  assign ret_ifc_readDataFifo_ENQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_readDataFifo_DEQ = EN_lookupPort_response_get ;
  assign ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule ret_ifc_readReqFifo
  assign ret_ifc_readReqFifo_D_IN = lookupPort_request_put ;
  assign ret_ifc_readReqFifo_ENQ = EN_lookupPort_request_put ;
  assign ret_ifc_readReqFifo_DEQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_readReqFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d402 =
	     ret_ifc_dmhc_evictee_mslot[44] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d412 =
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d402[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_53_43_THE_ETC___d404[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_62_45_THE_ETC___d407[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_47_THE_ETC___d410[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d421 =
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_44_42_THE_ETC___d402[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_53_43_THE_ETC___d404[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_62_45_THE_ETC___d407[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_47_THE_ETC___d410[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d444 =
	     ret_ifc_dmhc_evictee_mslot[51] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d454 =
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d444[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_60_93_THE_ETC___d446[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_95_THE_ETC___d449[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_78_97_THE_ETC___d452[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d463 =
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_THE_ETC___d444[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_60_93_THE_ETC___d446[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_95_THE_ETC___d449[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_34_BIT_78_97_THE_ETC___d452[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_53_43_THE_ETC___d404 =
	     ret_ifc_dmhc_evictee_mslot[53] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_60_93_THE_ETC___d446 =
	     ret_ifc_dmhc_evictee_mslot[60] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_62_45_THE_ETC___d407 =
	     ret_ifc_dmhc_evictee_mslot[62] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_95_THE_ETC___d449 =
	     ret_ifc_dmhc_evictee_mslot[69] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_47_THE_ETC___d410 =
	     ret_ifc_dmhc_evictee_mslot[71] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_34_BIT_78_97_THE_ETC___d452 =
	     ret_ifc_dmhc_evictee_mslot[78] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_47_THEN_1_EL_ETC__q5 =
	     ret_ifc_dmhc_evictee_mslot[47] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_56_THEN_1_EL_ETC__q6 =
	     ret_ifc_dmhc_evictee_mslot[56] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_65_THEN_1_EL_ETC__q7 =
	     ret_ifc_dmhc_evictee_mslot[65] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_74_THEN_1_EL_ETC__q8 =
	     ret_ifc_dmhc_evictee_mslot[74] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d132 =
	     ret_ifc_dmhc_mslot_to_repair[44] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d142 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d132[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_53_3_THE_ETC___d134[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_62_5_THE_ETC___d137[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_7_THE_ETC___d140[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d151 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_44_2_THE_ETC___d132[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_53_3_THE_ETC___d134[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_62_5_THE_ETC___d137[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_7_THE_ETC___d140[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d174 =
	     ret_ifc_dmhc_mslot_to_repair[51] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d184 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d174[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_60_23_TH_ETC___d176[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_25_TH_ETC___d179[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_27_TH_ETC___d182[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d193 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_TH_ETC___d174[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_60_23_TH_ETC___d176[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_25_TH_ETC___d179[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_27_TH_ETC___d182[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_53_3_THE_ETC___d134 =
	     ret_ifc_dmhc_mslot_to_repair[53] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_60_23_TH_ETC___d176 =
	     ret_ifc_dmhc_mslot_to_repair[60] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_62_5_THE_ETC___d137 =
	     ret_ifc_dmhc_mslot_to_repair[62] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_25_TH_ETC___d179 =
	     ret_ifc_dmhc_mslot_to_repair[69] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_7_THE_ETC___d140 =
	     ret_ifc_dmhc_mslot_to_repair[71] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_27_TH_ETC___d182 =
	     ret_ifc_dmhc_mslot_to_repair[78] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_47_THEN_1__ETC__q9 =
	     ret_ifc_dmhc_mslot_to_repair[47] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_56_THEN_1__ETC__q10 =
	     ret_ifc_dmhc_mslot_to_repair[56] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_65_THEN_1__ETC__q11 =
	     ret_ifc_dmhc_mslot_to_repair[65] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_74_THEN_1__ETC__q12 =
	     ret_ifc_dmhc_mslot_to_repair[74] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666 =
	     ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ?
	       ret_ifc_dmhc_new_gslots_2 :
	       (ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ?
		  ret_ifc_dmhc_new_gslots_1 :
		  ret_ifc_dmhc_new_gslots_0) ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d584 =
	     ret_ifc_dmhc_new_mslot[44] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d594 =
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d584[8] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_53_25_THEN_1__ETC___d586[8] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_62_27_THEN_1__ETC___d589[8] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_71_29_THEN_1__ETC___d592[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d603 =
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_44_24_THEN_1__ETC___d584[0] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_53_25_THEN_1__ETC___d586[0] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_62_27_THEN_1__ETC___d589[0] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_71_29_THEN_1__ETC___d592[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d626 =
	     ret_ifc_dmhc_new_mslot[51] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d636 =
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d626[8] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_60_75_THEN_1__ETC___d628[8] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_69_77_THEN_1__ETC___d631[8] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_78_79_THEN_1__ETC___d634[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d645 =
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_51_74_THEN_1__ETC___d626[0] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_60_75_THEN_1__ETC___d628[0] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_69_77_THEN_1__ETC___d631[0] ^
	     IF_ret_ifc_dmhc_new_mslot_16_BIT_78_79_THEN_1__ETC___d634[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_53_25_THEN_1__ETC___d586 =
	     ret_ifc_dmhc_new_mslot[53] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_60_75_THEN_1__ETC___d628 =
	     ret_ifc_dmhc_new_mslot[60] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_62_27_THEN_1__ETC___d589 =
	     ret_ifc_dmhc_new_mslot[62] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_69_77_THEN_1__ETC___d631 =
	     ret_ifc_dmhc_new_mslot[69] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_71_29_THEN_1__ETC___d592 =
	     ret_ifc_dmhc_new_mslot[71] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_16_BIT_78_79_THEN_1__ETC___d634 =
	     ret_ifc_dmhc_new_mslot[78] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_47_THEN_1_ELSE_0__q13 =
	     ret_ifc_dmhc_new_mslot[47] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_56_THEN_1_ELSE_0__q14 =
	     ret_ifc_dmhc_new_mslot[56] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_65_THEN_1_ELSE_0__q15 =
	     ret_ifc_dmhc_new_mslot[65] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_74_THEN_1_ELSE_0__q16 =
	     ret_ifc_dmhc_new_mslot[74] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947 =
	     ret_ifc_dmhc_rec_value_whas ? x_wget__h2155 : 43'd0 ;
  assign IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218 =
	     ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 ?
	       ret_ifc_dmhc_repair_gslots_2 :
	       (ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 ?
		  ret_ifc_dmhc_repair_gslots_1 :
		  ret_ifc_dmhc_repair_gslots_0) ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q2 =
	     ret_ifc_readReqFifo_D_OUT[13] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q3 =
	     ret_ifc_readReqFifo_D_OUT[22] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q4 =
	     ret_ifc_readReqFifo_D_OUT[31] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q1 =
	     ret_ifc_readReqFifo_D_OUT[4] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870 =
	     ret_ifc_readReqFifo_D_OUT[10] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912 =
	     ret_ifc_readReqFifo_D_OUT[17] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873 =
	     ret_ifc_readReqFifo_D_OUT[19] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868 =
	     ret_ifc_readReqFifo_D_OUT[1] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d878 =
	     IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868[8] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870[8] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873[8] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876[8] ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d887 =
	     IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868[0] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870[0] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873[0] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876[0] ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915 =
	     ret_ifc_readReqFifo_D_OUT[26] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876 =
	     ret_ifc_readReqFifo_D_OUT[28] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918 =
	     ret_ifc_readReqFifo_D_OUT[35] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910 =
	     ret_ifc_readReqFifo_D_OUT[8] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d920 =
	     IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910[8] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912[8] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915[8] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918[8] ;
  assign IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d929 =
	     IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910[0] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912[0] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915[0] ^
	     IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918[0] ;
  assign _theResult_____2_fst_maddr__h31792 =
	     _theResult_____2_fst_maddr__h31824 ^
	     ret_ifc_dmhc_repair_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h31796 =
	     _theResult_____2_fst_maddr__h31820 ^
	     ret_ifc_dmhc_repair_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h31800 =
	     _theResult_____2_fst_maddr__h31816 ^
	     ret_ifc_dmhc_repair_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h31816 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_repair_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h31820 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h31816 :
	       _theResult_____2_fst_maddr__h31800 ;
  assign _theResult_____2_fst_maddr__h31824 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h31820 :
	       _theResult_____2_fst_maddr__h31796 ;
  assign _theResult_____2_fst_maddr__h81593 =
	     _theResult_____2_fst_maddr__h81625 ^
	     ret_ifc_dmhc_new_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h81597 =
	     _theResult_____2_fst_maddr__h81621 ^
	     ret_ifc_dmhc_new_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h81601 =
	     _theResult_____2_fst_maddr__h81617 ^
	     ret_ifc_dmhc_new_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h81617 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_new_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h81621 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h81617 :
	       _theResult_____2_fst_maddr__h81601 ;
  assign _theResult_____2_fst_maddr__h81625 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h81621 :
	       _theResult_____2_fst_maddr__h81597 ;
  assign _theResult_____2_fst_value__h31791 =
	     _theResult_____2_fst_value__h31823 ^
	     ret_ifc_dmhc_repair_gslots_3[60:18] ;
  assign _theResult_____2_fst_value__h31795 =
	     _theResult_____2_fst_value__h31819 ^
	     ret_ifc_dmhc_repair_gslots_2[60:18] ;
  assign _theResult_____2_fst_value__h31799 =
	     _theResult_____2_fst_value__h31815 ^
	     ret_ifc_dmhc_repair_gslots_1[60:18] ;
  assign _theResult_____2_fst_value__h31815 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       43'd0 :
	       ret_ifc_dmhc_repair_gslots_0[60:18] ;
  assign _theResult_____2_fst_value__h31819 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h31815 :
	       _theResult_____2_fst_value__h31799 ;
  assign _theResult_____2_fst_value__h31823 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h31819 :
	       _theResult_____2_fst_value__h31795 ;
  assign _theResult_____2_fst_value__h31827 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h31823 :
	       _theResult_____2_fst_value__h31791 ;
  assign _theResult_____2_fst_value__h81592 =
	     _theResult_____2_fst_value__h81624 ^
	     ret_ifc_dmhc_new_gslots_3[60:18] ;
  assign _theResult_____2_fst_value__h81596 =
	     _theResult_____2_fst_value__h81620 ^
	     ret_ifc_dmhc_new_gslots_2[60:18] ;
  assign _theResult_____2_fst_value__h81600 =
	     _theResult_____2_fst_value__h81616 ^
	     ret_ifc_dmhc_new_gslots_1[60:18] ;
  assign _theResult_____2_fst_value__h81616 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       43'd0 :
	       ret_ifc_dmhc_new_gslots_0[60:18] ;
  assign _theResult_____2_fst_value__h81620 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h81616 :
	       _theResult_____2_fst_value__h81600 ;
  assign _theResult_____2_fst_value__h81624 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h81620 :
	       _theResult_____2_fst_value__h81596 ;
  assign _theResult_____2_fst_value__h81628 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h81624 :
	       _theResult_____2_fst_value__h81592 ;
  assign _theResult_____3_fst_degree__h31028 =
	     ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 ?
	       ret_ifc_dmhc_repair_gslots_1[1:0] :
	       ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h31049 =
	     ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 ?
	       ret_ifc_dmhc_repair_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h31028 ;
  assign _theResult_____3_fst_degree__h80708 =
	     ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ?
	       ret_ifc_dmhc_new_gslots_1[1:0] :
	       ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h80729 =
	     ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ?
	       ret_ifc_dmhc_new_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h80708 ;
  assign _theResult_____3_fst_mslot__h80707 =
	     ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ?
	       ret_ifc_dmhc_new_gslots_1[9:2] :
	       ret_ifc_dmhc_new_gslots_0[9:2] ;
  assign _theResult_____3_fst_mslot__h80728 =
	     ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ?
	       ret_ifc_dmhc_new_gslots_2[9:2] :
	       _theResult_____3_fst_mslot__h80707 ;
  assign mslot__h31776 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       ret_ifc_dmhc_repair_gslots_0[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h32048 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       ret_ifc_dmhc_repair_gslots_1[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h32173 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       ret_ifc_dmhc_repair_gslots_2[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h32298 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       ret_ifc_dmhc_repair_gslots_3[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign n_degree__h81561 = ret_ifc_dmhc_new_gslots_0[1:0] + 2'd1 ;
  assign n_degree__h81858 = ret_ifc_dmhc_new_gslots_1[1:0] + 2'd1 ;
  assign n_degree__h82006 = ret_ifc_dmhc_new_gslots_2[1:0] + 2'd1 ;
  assign n_degree__h82154 = ret_ifc_dmhc_new_gslots_3[1:0] + 2'd1 ;
  assign n_maddr__h31755 =
	     tmp_gslot_maddr__h31788 ^ ret_ifc_dmhc_victim_mslot_addr ;
  assign n_maddr__h81552 =
	     tmp_gslot_maddr__h81589 ^ ret_ifc_dmhc_mslot_counter ;
  assign n_value__h31754 =
	     _theResult_____2_fst_value__h31827 ^
	     ret_ifc_dmhc_mslot_to_repair[42:0] ;
  assign n_value__h81551 =
	     _theResult_____2_fst_value__h81628 ^
	     ret_ifc_dmhc_new_mslot[42:0] ;
  assign re_maddr__h84533 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[17:10] ;
  assign re_value__h84534 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[60:18] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[60:18] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[60:18] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[60:18] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_43_35_XOR_re_ETC___d341 =
	     ret_ifc_dmhc_evictee_mslot[43] ^ ret_ifc_dmhc_evictee_mslot[52] ^
	     ret_ifc_dmhc_evictee_mslot[61] ^
	     ret_ifc_dmhc_evictee_mslot[70] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_45_49_XOR_re_ETC___d355 =
	     ret_ifc_dmhc_evictee_mslot[45] ^ ret_ifc_dmhc_evictee_mslot[54] ^
	     ret_ifc_dmhc_evictee_mslot[63] ^
	     ret_ifc_dmhc_evictee_mslot[72] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_46_56_XOR_re_ETC___d362 =
	     ret_ifc_dmhc_evictee_mslot[46] ^ ret_ifc_dmhc_evictee_mslot[55] ^
	     ret_ifc_dmhc_evictee_mslot[64] ^
	     ret_ifc_dmhc_evictee_mslot[73] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_47_63_XOR_re_ETC___d369 =
	     ret_ifc_dmhc_evictee_mslot[47] ^ ret_ifc_dmhc_evictee_mslot[56] ^
	     ret_ifc_dmhc_evictee_mslot[65] ^
	     ret_ifc_dmhc_evictee_mslot[74] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_48_70_XOR_re_ETC___d376 =
	     ret_ifc_dmhc_evictee_mslot[48] ^ ret_ifc_dmhc_evictee_mslot[57] ^
	     ret_ifc_dmhc_evictee_mslot[66] ^
	     ret_ifc_dmhc_evictee_mslot[75] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_49_78_XOR_re_ETC___d384 =
	     ret_ifc_dmhc_evictee_mslot[49] ^ ret_ifc_dmhc_evictee_mslot[58] ^
	     ret_ifc_dmhc_evictee_mslot[67] ^
	     ret_ifc_dmhc_evictee_mslot[76] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_50_85_XOR_re_ETC___d391 =
	     ret_ifc_dmhc_evictee_mslot[50] ^ ret_ifc_dmhc_evictee_mslot[59] ^
	     ret_ifc_dmhc_evictee_mslot[68] ^
	     ret_ifc_dmhc_evictee_mslot[77] ;
  assign ret_ifc_dmhc_evictee_mslot_34_BIT_51_92_XOR_re_ETC___d398 =
	     ret_ifc_dmhc_evictee_mslot[51] ^ ret_ifc_dmhc_evictee_mslot[60] ^
	     ret_ifc_dmhc_evictee_mslot[69] ^
	     ret_ifc_dmhc_evictee_mslot[78] ;
  assign ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d279 =
	     ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_3_init ;
  assign ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d293 =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) &&
	     (!ret_ifc_dmhc_ldvn_start_reg_1 ||
	      ret_ifc_dmhc_ldvn_state_fired) ;
  assign ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) &&
	     (!ret_ifc_dmhc_mslot_replacement_start_reg_1 ||
	      ret_ifc_dmhc_mslot_replacement_state_fired) ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_43_5_XOR_re_ETC___d71 =
	     ret_ifc_dmhc_mslot_to_repair[43] ^
	     ret_ifc_dmhc_mslot_to_repair[52] ^
	     ret_ifc_dmhc_mslot_to_repair[61] ^
	     ret_ifc_dmhc_mslot_to_repair[70] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_45_9_XOR_re_ETC___d85 =
	     ret_ifc_dmhc_mslot_to_repair[45] ^
	     ret_ifc_dmhc_mslot_to_repair[54] ^
	     ret_ifc_dmhc_mslot_to_repair[63] ^
	     ret_ifc_dmhc_mslot_to_repair[72] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_46_6_XOR_re_ETC___d92 =
	     ret_ifc_dmhc_mslot_to_repair[46] ^
	     ret_ifc_dmhc_mslot_to_repair[55] ^
	     ret_ifc_dmhc_mslot_to_repair[64] ^
	     ret_ifc_dmhc_mslot_to_repair[73] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_XOR_re_ETC___d99 =
	     ret_ifc_dmhc_mslot_to_repair[47] ^
	     ret_ifc_dmhc_mslot_to_repair[56] ^
	     ret_ifc_dmhc_mslot_to_repair[65] ^
	     ret_ifc_dmhc_mslot_to_repair[74] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_48_00_XOR_r_ETC___d106 =
	     ret_ifc_dmhc_mslot_to_repair[48] ^
	     ret_ifc_dmhc_mslot_to_repair[57] ^
	     ret_ifc_dmhc_mslot_to_repair[66] ^
	     ret_ifc_dmhc_mslot_to_repair[75] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_49_08_XOR_r_ETC___d114 =
	     ret_ifc_dmhc_mslot_to_repair[49] ^
	     ret_ifc_dmhc_mslot_to_repair[58] ^
	     ret_ifc_dmhc_mslot_to_repair[67] ^
	     ret_ifc_dmhc_mslot_to_repair[76] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_50_15_XOR_r_ETC___d121 =
	     ret_ifc_dmhc_mslot_to_repair[50] ^
	     ret_ifc_dmhc_mslot_to_repair[59] ^
	     ret_ifc_dmhc_mslot_to_repair[68] ^
	     ret_ifc_dmhc_mslot_to_repair[77] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_51_22_XOR_r_ETC___d128 =
	     ret_ifc_dmhc_mslot_to_repair[51] ^
	     ret_ifc_dmhc_mslot_to_repair[60] ^
	     ret_ifc_dmhc_mslot_to_repair[69] ^
	     ret_ifc_dmhc_mslot_to_repair[78] ;
  assign ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 =
	     ret_ifc_dmhc_new_gslots_1[1:0] < ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 =
	     ret_ifc_dmhc_new_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h80708 ;
  assign ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 =
	     ret_ifc_dmhc_new_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h80729 ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_43_17_XOR_ret_if_ETC___d523 =
	     ret_ifc_dmhc_new_mslot[43] ^ ret_ifc_dmhc_new_mslot[52] ^
	     ret_ifc_dmhc_new_mslot[61] ^
	     ret_ifc_dmhc_new_mslot[70] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_45_31_XOR_ret_if_ETC___d537 =
	     ret_ifc_dmhc_new_mslot[45] ^ ret_ifc_dmhc_new_mslot[54] ^
	     ret_ifc_dmhc_new_mslot[63] ^
	     ret_ifc_dmhc_new_mslot[72] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_46_38_XOR_ret_if_ETC___d544 =
	     ret_ifc_dmhc_new_mslot[46] ^ ret_ifc_dmhc_new_mslot[55] ^
	     ret_ifc_dmhc_new_mslot[64] ^
	     ret_ifc_dmhc_new_mslot[73] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_47_45_XOR_ret_if_ETC___d551 =
	     ret_ifc_dmhc_new_mslot[47] ^ ret_ifc_dmhc_new_mslot[56] ^
	     ret_ifc_dmhc_new_mslot[65] ^
	     ret_ifc_dmhc_new_mslot[74] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_48_52_XOR_ret_if_ETC___d558 =
	     ret_ifc_dmhc_new_mslot[48] ^ ret_ifc_dmhc_new_mslot[57] ^
	     ret_ifc_dmhc_new_mslot[66] ^
	     ret_ifc_dmhc_new_mslot[75] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_49_60_XOR_ret_if_ETC___d566 =
	     ret_ifc_dmhc_new_mslot[49] ^ ret_ifc_dmhc_new_mslot[58] ^
	     ret_ifc_dmhc_new_mslot[67] ^
	     ret_ifc_dmhc_new_mslot[76] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_50_67_XOR_ret_if_ETC___d573 =
	     ret_ifc_dmhc_new_mslot[50] ^ ret_ifc_dmhc_new_mslot[59] ^
	     ret_ifc_dmhc_new_mslot[68] ^
	     ret_ifc_dmhc_new_mslot[77] ;
  assign ret_ifc_dmhc_new_mslot_16_BIT_51_74_XOR_ret_if_ETC___d580 =
	     ret_ifc_dmhc_new_mslot[51] ^ ret_ifc_dmhc_new_mslot[60] ^
	     ret_ifc_dmhc_new_mslot[69] ^
	     ret_ifc_dmhc_new_mslot[78] ;
  assign ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 =
	     ret_ifc_dmhc_repair_gslots_1[1:0] <
	     ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 =
	     ret_ifc_dmhc_repair_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h31028 ;
  assign ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216 =
	     ret_ifc_dmhc_repair_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h31049 ;
  assign ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807 =
	     ret_ifc_readReqFifo_D_OUT[0] ^ ret_ifc_readReqFifo_D_OUT[9] ^
	     ret_ifc_readReqFifo_D_OUT[18] ^
	     ret_ifc_readReqFifo_D_OUT[27] ;
  assign ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821 =
	     ret_ifc_readReqFifo_D_OUT[2] ^ ret_ifc_readReqFifo_D_OUT[11] ^
	     ret_ifc_readReqFifo_D_OUT[20] ^
	     ret_ifc_readReqFifo_D_OUT[29] ;
  assign ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828 =
	     ret_ifc_readReqFifo_D_OUT[3] ^ ret_ifc_readReqFifo_D_OUT[12] ^
	     ret_ifc_readReqFifo_D_OUT[21] ^
	     ret_ifc_readReqFifo_D_OUT[30] ;
  assign ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835 =
	     ret_ifc_readReqFifo_D_OUT[4] ^ ret_ifc_readReqFifo_D_OUT[13] ^
	     ret_ifc_readReqFifo_D_OUT[22] ^
	     ret_ifc_readReqFifo_D_OUT[31] ;
  assign ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842 =
	     ret_ifc_readReqFifo_D_OUT[5] ^ ret_ifc_readReqFifo_D_OUT[14] ^
	     ret_ifc_readReqFifo_D_OUT[23] ^
	     ret_ifc_readReqFifo_D_OUT[32] ;
  assign ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850 =
	     ret_ifc_readReqFifo_D_OUT[6] ^ ret_ifc_readReqFifo_D_OUT[15] ^
	     ret_ifc_readReqFifo_D_OUT[24] ^
	     ret_ifc_readReqFifo_D_OUT[33] ;
  assign ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857 =
	     ret_ifc_readReqFifo_D_OUT[7] ^ ret_ifc_readReqFifo_D_OUT[16] ^
	     ret_ifc_readReqFifo_D_OUT[25] ^
	     ret_ifc_readReqFifo_D_OUT[34] ;
  assign ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864 =
	     ret_ifc_readReqFifo_D_OUT[8] ^ ret_ifc_readReqFifo_D_OUT[17] ^
	     ret_ifc_readReqFifo_D_OUT[26] ^
	     ret_ifc_readReqFifo_D_OUT[35] ;
  assign tmp_gslot_maddr__h31788 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h31824 :
	       _theResult_____2_fst_maddr__h31792 ;
  assign tmp_gslot_maddr__h81589 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h81625 :
	       _theResult_____2_fst_maddr__h81593 ;
  assign x__h83187 = ret_ifc_dmhc_mslot_counter + 8'd1 ;
  assign x_degree__h66467 = ret_ifc_dmhc_evictee_gslots_0[1:0] - 2'd1 ;
  assign x_degree__h66766 = ret_ifc_dmhc_evictee_gslots_1[1:0] - 2'd1 ;
  assign x_degree__h67065 = ret_ifc_dmhc_evictee_gslots_2[1:0] - 2'd1 ;
  assign x_degree__h67364 = ret_ifc_dmhc_evictee_gslots_3[1:0] - 2'd1 ;
  assign x_wget__h2155 =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ?
	       re_value__h84534 :
	       ret_ifc_dmhc_m_table_DOA[42:0] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY 1'd1;
	ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY 4'd0;
	ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (ret_ifc_dmhc_hash_units_0_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_0_init_EN)
	  ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_init_D_IN;
	if (ret_ifc_dmhc_hash_units_0_is_miss_EN)
	  ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_1_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_1_init_EN)
	  ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_init_D_IN;
	if (ret_ifc_dmhc_hash_units_1_is_miss_EN)
	  ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_2_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_2_init_EN)
	  ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_init_D_IN;
	if (ret_ifc_dmhc_hash_units_2_is_miss_EN)
	  ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_3_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_3_init_EN)
	  ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_init_D_IN;
	if (ret_ifc_dmhc_hash_units_3_is_miss_EN)
	  ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_is_miss_D_IN;
	if (ret_ifc_dmhc_inited_EN)
	  ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_inited_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_EN)
	  ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_1_EN)
	  ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_1_D_IN;
	if (ret_ifc_dmhc_ldvn_state_can_overlap_EN)
	  ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_ldvn_state_fired_EN)
	  ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_fired_D_IN;
	if (ret_ifc_dmhc_ldvn_state_mkFSMstate_EN)
	  ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_miss_service_EN)
	  ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_miss_service_D_IN;
	if (ret_ifc_dmhc_mslot_counter_EN)
	  ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_counter_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_1_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN)
	  ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_fired_EN)
	  ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_fired_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN)
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_stage_EN)
	  ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY ret_ifc_dmhc_stage_D_IN;
      end
    if (ret_ifc_dmhc_evictee_gslots_0_EN)
      ret_ifc_dmhc_evictee_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_0_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_1_EN)
      ret_ifc_dmhc_evictee_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_1_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_2_EN)
      ret_ifc_dmhc_evictee_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_2_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_3_EN)
      ret_ifc_dmhc_evictee_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_3_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_0_EN)
      ret_ifc_dmhc_evictee_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_0_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_1_EN)
      ret_ifc_dmhc_evictee_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_1_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_2_EN)
      ret_ifc_dmhc_evictee_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_2_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_3_EN)
      ret_ifc_dmhc_evictee_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_3_D_IN;
    if (ret_ifc_dmhc_evictee_mslot_EN)
      ret_ifc_dmhc_evictee_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_mslot_D_IN;
    if (ret_ifc_dmhc_mslot_to_repair_EN)
      ret_ifc_dmhc_mslot_to_repair <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_mslot_to_repair_D_IN;
    if (ret_ifc_dmhc_new_gslots_0_EN)
      ret_ifc_dmhc_new_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_0_D_IN;
    if (ret_ifc_dmhc_new_gslots_1_EN)
      ret_ifc_dmhc_new_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_1_D_IN;
    if (ret_ifc_dmhc_new_gslots_2_EN)
      ret_ifc_dmhc_new_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_2_D_IN;
    if (ret_ifc_dmhc_new_gslots_3_EN)
      ret_ifc_dmhc_new_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_3_D_IN;
    if (ret_ifc_dmhc_new_hvals_0_EN)
      ret_ifc_dmhc_new_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_0_D_IN;
    if (ret_ifc_dmhc_new_hvals_1_EN)
      ret_ifc_dmhc_new_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_1_D_IN;
    if (ret_ifc_dmhc_new_hvals_2_EN)
      ret_ifc_dmhc_new_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_2_D_IN;
    if (ret_ifc_dmhc_new_hvals_3_EN)
      ret_ifc_dmhc_new_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_3_D_IN;
    if (ret_ifc_dmhc_new_mslot_EN)
      ret_ifc_dmhc_new_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_mslot_D_IN;
    if (ret_ifc_dmhc_repair_g_index_EN)
      ret_ifc_dmhc_repair_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_g_index_D_IN;
    if (ret_ifc_dmhc_repair_gslot_EN)
      ret_ifc_dmhc_repair_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslot_D_IN;
    if (ret_ifc_dmhc_repair_gslots_0_EN)
      ret_ifc_dmhc_repair_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_0_D_IN;
    if (ret_ifc_dmhc_repair_gslots_1_EN)
      ret_ifc_dmhc_repair_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_1_D_IN;
    if (ret_ifc_dmhc_repair_gslots_2_EN)
      ret_ifc_dmhc_repair_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_2_D_IN;
    if (ret_ifc_dmhc_repair_gslots_3_EN)
      ret_ifc_dmhc_repair_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_3_D_IN;
    if (ret_ifc_dmhc_repair_hvals_0_EN)
      ret_ifc_dmhc_repair_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_0_D_IN;
    if (ret_ifc_dmhc_repair_hvals_1_EN)
      ret_ifc_dmhc_repair_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_1_D_IN;
    if (ret_ifc_dmhc_repair_hvals_2_EN)
      ret_ifc_dmhc_repair_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_2_D_IN;
    if (ret_ifc_dmhc_repair_hvals_3_EN)
      ret_ifc_dmhc_repair_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_3_D_IN;
    if (ret_ifc_dmhc_repair_mslot_EN)
      ret_ifc_dmhc_repair_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_mslot_D_IN;
    if (ret_ifc_dmhc_victim_g_index_EN)
      ret_ifc_dmhc_victim_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_g_index_D_IN;
    if (ret_ifc_dmhc_victim_gslot_EN)
      ret_ifc_dmhc_victim_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_gslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_EN)
      ret_ifc_dmhc_victim_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_addr_EN)
      ret_ifc_dmhc_victim_mslot_addr <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_addr_D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ret_ifc_dmhc_evictee_gslots_0 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_1 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_2 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_3 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_evictee_mslot = 80'hAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_hash_units_0_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_0_init = 1'h0;
    ret_ifc_dmhc_hash_units_0_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_1_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_1_init = 1'h0;
    ret_ifc_dmhc_hash_units_1_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_2_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_2_init = 1'h0;
    ret_ifc_dmhc_hash_units_2_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_3_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_3_init = 1'h0;
    ret_ifc_dmhc_hash_units_3_is_miss = 1'h0;
    ret_ifc_dmhc_inited = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg_1 = 1'h0;
    ret_ifc_dmhc_ldvn_state_can_overlap = 1'h0;
    ret_ifc_dmhc_ldvn_state_fired = 1'h0;
    ret_ifc_dmhc_ldvn_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_miss_service = 1'h0;
    ret_ifc_dmhc_mslot_counter = 8'hAA;
    ret_ifc_dmhc_mslot_replacement_start_reg = 1'h0;
    ret_ifc_dmhc_mslot_replacement_start_reg_1 = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_can_overlap = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_fired = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_mslot_to_repair = 80'hAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_0 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_1 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_2 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_3 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_new_mslot = 80'hAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_g_index = 2'h2;
    ret_ifc_dmhc_repair_gslot = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_0 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_1 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_2 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_3 = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_repair_mslot = 80'hAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_stage = 2'h2;
    ret_ifc_dmhc_victim_g_index = 2'h2;
    ret_ifc_dmhc_victim_gslot = 61'h0AAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot = 80'hAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot_addr = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	begin
	  v__h97091 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	$fwrite(32'h80000001, "(%0d) ", v__h97091);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, param1);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, ".deq = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && ret_ifc_readDataFifo_D_OUT[43])
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		ret_ifc_readDataFifo_D_OUT[42:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && !ret_ifc_readDataFifo_D_OUT[43])
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	begin
	  v___1__h85650 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	$display("(%0d) MatchTable:do_read %s key: %h",
		 v___1__h85650,
		 param1,
		 ret_ifc_readReqFifo_D_OUT);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	begin
	  v__h84822 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	$display("[%0d]: mslot addr: %d rec_value %h",
		 v__h84822,
		 re_maddr__h84533,
		 re_value__h84534);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	begin
	  v__h85001 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	$display("[%0d]: mslot.key: %d, mslot.value: %d",
		 v__h85001,
		 ret_ifc_dmhc_m_table_DOA[78:43],
		 ret_ifc_dmhc_m_table_DOA[42:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	begin
	  v__h96430 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	$display("(%0d) dmhc %d",
		 v__h96430,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	begin
	  v___1__h96520 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	$display("(%0d) MatchTable:do_resp %s key: %h, ishit: %d",
		 v___1__h96520,
		 param1,
		 ret_ifc_delay2_ff_D_OUT,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	begin
	  v__h96689 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(%0d) ", v__h96689);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	begin
	  v__h96819 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(%0d) ", v__h96819);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	begin
	  v___1__h97289 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	$display("(%0d) add entry %h %h",
		 v___1__h97289,
		 add_entry_put[78:43],
		 add_entry_put[42:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	begin
	  v__h84259 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	$display("(%0d) match table inited", v__h84259);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 &&
	  ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6)
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	begin
	  v__h83595 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	$display("[%d]: new (key,value) inserted at slot %d\n",
		 v__h83595,
		 ret_ifc_dmhc_mslot_counter - 8'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 &&
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/netarchlab/p4fpga/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkMatchTable_Ipv4Lpm

