Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Mar 22 13:24:02 2024
| Host         : cseelab831 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CE869_CPU_SYS_control_sets_placed.rpt
| Design       : CE869_CPU_SYS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------+---------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+---------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                         |               |                                 |                1 |              1 |         1.00 |
|  cpu_instance/contorl_unit_instance/IRMux_reg_i_2_n_0  |               |                                 |                1 |              1 |         1.00 |
|  cpu_instance/contorl_unit_instance/ZE                 |               |                                 |                1 |              1 |         1.00 |
|  cpu_instance/ir_reg_instance/IRLoad_reg_i_3_0[0]      |               |                                 |                1 |              2 |         2.00 |
|  cpu_instance/ir_reg_instance/IRLoad_reg_i_3[0]        |               |                                 |                1 |              2 |         2.00 |
|  cpu_instance/ir_reg_instance/IRLoad_reg_i_3_1[0]      |               |                                 |                1 |              2 |         2.00 |
|  freq_div/ck                                           |               | svn_sgmnt_drv_instance/state[1] |                1 |              4 |         4.00 |
|  cpu_instance/contorl_unit_instance/IE_reg[1]_i_2_0[0] |               |                                 |                1 |              4 |         4.00 |
|  cpu_instance/contorl_unit_instance/btnC[0]            |               |                                 |                2 |              4 |         2.00 |
|  freq_div/ck                                           |               |                                 |                2 |              6 |         3.00 |
|  cpu_instance/contorl_unit_instance/IRLoad_reg_i_1_n_0 |               |                                 |                3 |              7 |         2.33 |
|  cpu_instance/contorl_unit_instance/IE_reg[1]_i_2_n_0  |               |                                 |                5 |             11 |         2.20 |
|  cpu_instance/contorl_unit_instance/WA_reg[0]_0[0]     |               |                                 |                9 |             16 |         1.78 |
|  cpu_instance/contorl_unit_instance/WA_reg[0]_1[0]     |               |                                 |                8 |             16 |         2.00 |
|  cpu_instance/contorl_unit_instance/WA_reg[0]_2[0]     |               |                                 |                8 |             16 |         2.00 |
|  cpu_instance/contorl_unit_instance/WA_reg[1]_0[0]     |               |                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                                         |               | freq_div/clear                  |                8 |             32 |         4.00 |
+--------------------------------------------------------+---------------+---------------------------------+------------------+----------------+--------------+


