Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 93F698D1477
	for <lists+qemu-devel@lfdr.de>; Tue, 28 May 2024 08:35:22 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sBqQ4-0005zY-3q; Tue, 28 May 2024 02:34:49 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <SRS0=HxTW=M7=kaod.org=clg@ozlabs.org>)
 id 1sBqQ0-0005yd-Or; Tue, 28 May 2024 02:34:44 -0400
Received: from mail.ozlabs.org ([2404:9400:2221:ea00::3])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <SRS0=HxTW=M7=kaod.org=clg@ozlabs.org>)
 id 1sBqPt-0007D4-J3; Tue, 28 May 2024 02:34:43 -0400
Received: from mail.ozlabs.org (mail.ozlabs.org [IPv6:2404:9400:2221:ea00::3])
 by gandalf.ozlabs.org (Postfix) with ESMTP id 4VpN5w352pz4x0v;
 Tue, 28 May 2024 16:34:28 +1000 (AEST)
Received: from authenticated.ozlabs.org (localhost [127.0.0.1])
 (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
 key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256)
 (No client certificate requested)
 by mail.ozlabs.org (Postfix) with ESMTPSA id 4VpN5p5zkYz4x0K;
 Tue, 28 May 2024 16:34:19 +1000 (AEST)
Message-ID: <9dfa5ca2-56a9-49c4-a651-044dc952f67b@kaod.org>
Date: Tue, 28 May 2024 08:34:14 +0200
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 05/16] aspeed/sdmc: Add AST2700 support
To: Jamin Lin <jamin_lin@aspeedtech.com>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 Peter Maydell <peter.maydell@linaro.org>,
 Andrew Jeffery <andrew@codeconstruct.com.au>, Joel Stanley <joel@jms.id.au>,
 Alistair Francis <alistair@alistair23.me>, Cleber Rosa <crosa@redhat.com>,
 Wainer dos Santos Moschetta <wainersm@redhat.com>,
 Beraldo Leal <bleal@redhat.com>, "open list:ASPEED BMCs"
 <qemu-arm@nongnu.org>, "open list:All patches CC here"
 <qemu-devel@nongnu.org>
Cc: Troy Lee <troy_lee@aspeedtech.com>,
 Yunlin Tang <yunlin.tang@aspeedtech.com>
References: <20240527080231.1576609-1-jamin_lin@aspeedtech.com>
 <20240527080231.1576609-6-jamin_lin@aspeedtech.com>
 <9476cfcc-5a7c-4b76-a684-1361463bd161@linaro.org>
 <b01604af-5fa7-469f-98e9-c23b3a668a2e@kaod.org>
 <933822dc-de0e-4180-90f9-d951aed30aec@linaro.org>
 <SI2PR06MB5041CD54D31762371A757C48FCF12@SI2PR06MB5041.apcprd06.prod.outlook.com>
Content-Language: en-US, fr
From: =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>
In-Reply-To: <SI2PR06MB5041CD54D31762371A757C48FCF12@SI2PR06MB5041.apcprd06.prod.outlook.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2404:9400:2221:ea00::3;
 envelope-from=SRS0=HxTW=M7=kaod.org=clg@ozlabs.org; helo=mail.ozlabs.org
X-Spam_score_int: -39
X-Spam_score: -4.0
X-Spam_bar: ----
X-Spam_report: (-4.0 / 5.0 requ) BAYES_00=-1.9,
 HEADER_FROM_DIFFERENT_DOMAINS=0.249, RCVD_IN_DNSWL_MED=-2.3,
 SPF_HELO_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01,
 T_SPF_TEMPERROR=0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 5/28/24 03:26, Jamin Lin wrote:
> Hi Philippe, Cedric
> 
>> On 27/5/24 13:18, Cédric Le Goater wrote:
>>> On 5/27/24 12:24, Philippe Mathieu-Daudé wrote:
>>>> Hi Jamin,
>>>>
>>>> On 27/5/24 10:02, Jamin Lin wrote:
>>>>> The SDRAM memory controller(DRAMC) controls the access to external
>>>>> DDR4 and DDR5 SDRAM and power up to DDR4 and DDR5 PHY.
>>>>>
>>>>> The DRAM memory controller of AST2700 is not backward compatible to
>>>>> previous chips such AST2600, AST2500 and AST2400.
>>>>>
>>>>> Max memory is now 8GiB on the AST2700. Introduce new
>>>>> aspeed_2700_sdmc and class with read/write operation and reset
>>>>> handlers.
>>>>>
>>>>> Define DRAMC necessary protected registers and unprotected registers
>>>>> for AST2700 and increase the register set to 0x1000.
>>>>>
>>>>> Add unlocked property to change controller protected status.
>>>>>
>>>>> Signed-off-by: Troy Lee <troy_lee@aspeedtech.com>
>>>>> Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
>>>>> Reviewed-by: Cédric Le Goater <clg@kaod.org>
>>>>> ---
>>>>>    hw/misc/aspeed_sdmc.c         | 190
>>>>> +++++++++++++++++++++++++++++++++-
>>>>>    include/hw/misc/aspeed_sdmc.h |   5 +-
>>>>>    2 files changed, 193 insertions(+), 2 deletions(-)
>>>>
>>>>
>>>>> diff --git a/include/hw/misc/aspeed_sdmc.h
>>>>> b/include/hw/misc/aspeed_sdmc.h index ec2d59a14f..61c979583a 100644
>>>>> --- a/include/hw/misc/aspeed_sdmc.h
>>>>> +++ b/include/hw/misc/aspeed_sdmc.h
>>>>> @@ -17,6 +17,7 @@ OBJECT_DECLARE_TYPE(AspeedSDMCState,
>>>>> AspeedSDMCClass, ASPEED_SDMC)
>>>>>    #define TYPE_ASPEED_2400_SDMC TYPE_ASPEED_SDMC "-ast2400"
>>>>>    #define TYPE_ASPEED_2500_SDMC TYPE_ASPEED_SDMC "-ast2500"
>>>>>    #define TYPE_ASPEED_2600_SDMC TYPE_ASPEED_SDMC "-ast2600"
>>>>> +#define TYPE_ASPEED_2700_SDMC TYPE_ASPEED_SDMC "-ast2700"
>>>>>    /*
>>>>>     * SDMC has 174 documented registers. In addition the u-boot
>>>>> device tree @@ -29,7 +30,7 @@
>> OBJECT_DECLARE_TYPE(AspeedSDMCState,
>>>>> AspeedSDMCClass, ASPEED_SDMC)
>>>>>     * time, and the other is in the DDR-PHY IP which is used during
>>>>> DDR-PHY
>>>>>     * training.
>>>>>     */
>>>>> -#define ASPEED_SDMC_NR_REGS (0x500 >> 2)
>>>>> +#define ASPEED_SDMC_NR_REGS (0x1000 >> 2)
>>>>
>>>> This change breaks the migration stream.
>>>
>>> Do you mean migration compat ? We never cared much about that for the
>>> Aspeed machines.
>>
>> So let's just remove the VMSTATE to reduce code burden?
>>
>> Otherwise incrementing the vmstate.version is enough.
>>
>> Regards,
>>
>> Phil.
> If you both okay, I will remove it.
> Do I need to create a new patch or just update in this patch?

I don't think this is necessary to do so now. Possibly, increase the
version number in the vmstate when resending a v5.

Also, all Aspeed models should be addressed and that's beyond the scope
of this series.


Thanks,

C.



