//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__custom_proj_xyz_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_xyz_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<121>;
	.reg .f32 	%f<1019>;
	.reg .b32 	%r<780>;
	.reg .b64 	%rd<82>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r182, %r183}, [params+64];
	// begin inline asm
	call (%r179), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r179, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r184, %r185}, [%rd23];
	setp.ge.s32 	%p1, %r184, %r182;
	setp.ge.s32 	%p2, %r185, %r183;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_111;

	mad.lo.s32 	%r186, %r185, %r182, %r184;
	ld.const.v2.u32 	{%r187, %r188}, [params+8];
	shl.b32 	%r191, %r187, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r187, -1640531527;
	shr.u32 	%r194, %r187, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r186, %r197;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1640531527;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r187;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1013904242;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1013904242;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -626627285;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -626627285;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, 2027808484;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, 2027808484;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 387276957;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 387276957;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -1253254570;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -1253254570;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1401181199;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1401181199;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, -239350328;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, -239350328;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1879881855;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1879881855;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 774553914;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 774553914;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -865977613;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1383041155;
	add.s32 	%r361, %r358, -865977613;
	xor.b32  	%r362, %r360, %r361;
	shr.u32 	%r363, %r358, 5;
	add.s32 	%r364, %r363, 2123724318;
	xor.b32  	%r365, %r362, %r364;
	add.s32 	%r366, %r365, %r350;
	shl.b32 	%r367, %r366, 4;
	add.s32 	%r368, %r367, -1556008596;
	add.s32 	%r369, %r366, 1788458156;
	shr.u32 	%r370, %r366, 5;
	add.s32 	%r371, %r370, -939442524;
	xor.b32  	%r372, %r368, %r369;
	xor.b32  	%r373, %r372, %r371;
	add.s32 	%r374, %r373, %r358;
	shl.b32 	%r375, %r374, 4;
	add.s32 	%r376, %r375, -1383041155;
	add.s32 	%r377, %r374, 1788458156;
	xor.b32  	%r378, %r376, %r377;
	shr.u32 	%r379, %r374, 5;
	add.s32 	%r380, %r379, 2123724318;
	xor.b32  	%r381, %r378, %r380;
	add.s32 	%r382, %r381, %r366;
	shl.b32 	%r383, %r382, 4;
	add.s32 	%r384, %r383, -1556008596;
	add.s32 	%r385, %r382, 147926629;
	shr.u32 	%r386, %r382, 5;
	add.s32 	%r387, %r386, -939442524;
	xor.b32  	%r388, %r384, %r385;
	xor.b32  	%r389, %r388, %r387;
	add.s32 	%r390, %r389, %r374;
	shl.b32 	%r391, %r390, 4;
	add.s32 	%r392, %r391, -1383041155;
	add.s32 	%r393, %r390, 147926629;
	xor.b32  	%r394, %r392, %r393;
	shr.u32 	%r395, %r390, 5;
	add.s32 	%r396, %r395, 2123724318;
	xor.b32  	%r397, %r394, %r396;
	add.s32 	%r398, %r397, %r382;
	shl.b32 	%r399, %r398, 4;
	add.s32 	%r400, %r399, -1556008596;
	add.s32 	%r401, %r398, -1492604898;
	shr.u32 	%r402, %r398, 5;
	add.s32 	%r403, %r402, -939442524;
	xor.b32  	%r404, %r400, %r401;
	xor.b32  	%r405, %r404, %r403;
	add.s32 	%r406, %r405, %r390;
	shl.b32 	%r407, %r406, 4;
	add.s32 	%r408, %r407, -1383041155;
	add.s32 	%r409, %r406, -1492604898;
	xor.b32  	%r410, %r408, %r409;
	shr.u32 	%r411, %r406, 5;
	add.s32 	%r412, %r411, 2123724318;
	xor.b32  	%r413, %r410, %r412;
	add.s32 	%r414, %r413, %r398;
	shl.b32 	%r415, %r414, 4;
	add.s32 	%r416, %r415, -1556008596;
	add.s32 	%r417, %r414, 1161830871;
	shr.u32 	%r418, %r414, 5;
	add.s32 	%r419, %r418, -939442524;
	xor.b32  	%r420, %r416, %r417;
	xor.b32  	%r421, %r420, %r419;
	add.s32 	%r422, %r421, %r406;
	shl.b32 	%r423, %r422, 4;
	add.s32 	%r424, %r423, -1383041155;
	add.s32 	%r425, %r422, 1161830871;
	xor.b32  	%r426, %r424, %r425;
	shr.u32 	%r427, %r422, 5;
	add.s32 	%r428, %r427, 2123724318;
	xor.b32  	%r429, %r426, %r428;
	add.s32 	%r430, %r429, %r414;
	shl.b32 	%r431, %r430, 4;
	add.s32 	%r432, %r431, -1556008596;
	add.s32 	%r433, %r430, -478700656;
	shr.u32 	%r434, %r430, 5;
	add.s32 	%r435, %r434, -939442524;
	xor.b32  	%r436, %r432, %r433;
	xor.b32  	%r437, %r436, %r435;
	add.s32 	%r5, %r437, %r422;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r5;
	setp.eq.s32 	%p4, %r188, 0;
	mov.f32 	%f899, 0f3F000000;
	mov.f32 	%f900, %f899;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r438, %r5, 1664525, 1013904223;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32 	%f300, %r439;
	mov.f32 	%f301, 0f4B800000;
	div.approx.ftz.f32 	%f900, %f300, %f301;
	mad.lo.s32 	%r440, %r438, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r440;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f302, %r441;
	div.approx.ftz.f32 	%f899, %f302, %f301;

$L__BB0_3:
	cvt.rn.f32.s32 	%f303, %r184;
	add.ftz.f32 	%f304, %f900, %f303;
	cvt.rn.f32.s32 	%f305, %r185;
	add.ftz.f32 	%f306, %f899, %f305;
	cvt.rn.f32.s32 	%f307, %r182;
	div.approx.ftz.f32 	%f308, %f304, %f307;
	cvt.rn.f32.s32 	%f309, %r183;
	div.approx.ftz.f32 	%f310, %f306, %f309;
	ld.const.u64 	%rd26, [params+208];
	mov.f32 	%f311, 0f3F800000;
	sub.ftz.f32 	%f312, %f311, %f310;
	tex.2d.v4.f32.f32 	{%f313, %f314, %f315, %f977}, [%rd26, {%f308, %f312}];
	ld.const.v2.f32 	{%f316, %f317}, [params+80];
	sub.ftz.f32 	%f9, %f313, %f316;
	sub.ftz.f32 	%f10, %f314, %f317;
	ld.const.f32 	%f11, [params+88];
	sub.ftz.f32 	%f12, %f315, %f11;
	setp.eq.ftz.f32 	%p5, %f977, 0f00000000;
	@%p5 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_4;

$L__BB0_6:
	mul.ftz.f32 	%f319, %f10, %f10;
	fma.rn.ftz.f32 	%f320, %f9, %f9, %f319;
	fma.rn.ftz.f32 	%f321, %f12, %f12, %f320;
	sqrt.approx.ftz.f32 	%f977, %f321;
	bra.uni 	$L__BB0_7;

$L__BB0_4:
	setp.geu.ftz.f32 	%p6, %f977, 0f00000000;
	@%p6 bra 	$L__BB0_7;

	mov.f32 	%f977, 0f5A0E1BCA;

$L__BB0_7:
	mul.ftz.f32 	%f328, %f10, %f10;
	fma.rn.ftz.f32 	%f329, %f9, %f9, %f328;
	fma.rn.ftz.f32 	%f330, %f12, %f12, %f329;
	rsqrt.approx.ftz.f32 	%f331, %f330;
	mul.ftz.f32 	%f19, %f9, %f331;
	mul.ftz.f32 	%f20, %f10, %f331;
	mul.ftz.f32 	%f21, %f12, %f331;
	st.local.v2.f32 	[%rd5+68], {%f316, %f317};
	st.local.f32 	[%rd5+76], %f11;
	st.local.v2.f32 	[%rd5+20], {%f311, %f311};
	mov.u32 	%r445, 1065353216;
	st.local.u32 	[%rd5+28], %r445;
	mov.f32 	%f22, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f19, %f20, %f21, %f22};
	mov.u32 	%r745, 16777216;
	mov.u32 	%r753, 0;
	st.local.v4.u32 	[%rd5+-28], {%r753, %r753, %r753, %r745};
	st.local.v2.f32 	[%rd5+-12], {%f311, %f311};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f911, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f311, %f311, %f311, %f911};
	st.local.u32 	[%rd5+48], %r753;
	st.local.v4.f32 	[%rd5+116], {%f911, %f911, %f911, %f311};
	st.local.v4.u32 	[%rd5+4], {%r753, %r753, %r445, %r753};
	st.local.u32 	[%rd5+96], %r445;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p7, %r6, 0;
	mov.u32 	%r772, -1;
	mov.f32 	%f910, %f911;
	mov.f32 	%f909, %f911;
	mov.f32 	%f978, %f911;
	mov.f32 	%f979, %f911;
	mov.f32 	%f980, %f911;
	mov.u32 	%r773, %r772;
	@%p7 bra 	$L__BB0_35;

	add.u64 	%rd79, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f23, [params+76];
	shr.u64 	%rd28, %rd79, 32;
	cvt.u32.u64 	%r7, %rd28;
	cvt.u32.u64 	%r8, %rd79;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f342, %f343}, [params+232];
	ld.const.f32 	%f26, [params+240];
	mov.f32 	%f902, %f19;
	mov.f32 	%f903, %f20;
	mov.f32 	%f904, %f21;
	mov.f32 	%f915, %f977;
	mov.u32 	%r752, %r772;
	mov.f32 	%f922, %f311;
	mov.f32 	%f921, %f311;
	mov.f32 	%f920, %f311;
	bra.uni 	$L__BB0_9;

$L__BB0_34:
	ld.local.v4.f32 	{%f902, %f903, %f904, %f474}, [%rd5+100];
	mov.f32 	%f915, 0f5A0E1BCA;

$L__BB0_9:
	neg.ftz.f32 	%f344, %f904;
	neg.ftz.f32 	%f345, %f902;
	neg.ftz.f32 	%f346, %f903;
	st.local.v2.f32 	[%rd5+84], {%f345, %f346};
	st.local.f32 	[%rd5+92], %f344;
	st.local.v2.f32 	[%rd5+132], {%f311, %f311};
	st.local.f32 	[%rd5+80], %f915;
	and.b32  	%r14, %r745, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p8, %r752, 0;
	@%p8 bra 	$L__BB0_14;

	or.b32  	%r451, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r451;
	mul.wide.s32 	%rd29, %r752, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f348, %f349, %f350, %f351}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f356, %f357, %f358, %f359}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f356, %f357, %f358, %f359};
	mul.wide.s32 	%rd31, %r752, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f44, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f348, %f349, %f350, %f44};
	st.local.f32 	[%rd5+132], %f351;
	setp.eq.s32 	%p9, %r752, 0;
	@%p9 bra 	$L__BB0_12;

	ld.local.f32 	%f364, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f364;

$L__BB0_12:
	setp.leu.ftz.f32 	%p10, %f44, 0f00000000;
	@%p10 bra 	$L__BB0_14;

	ld.local.u32 	%r452, [%rd5];
	mad.lo.s32 	%r453, %r452, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r453;
	and.b32  	%r454, %r453, 16777215;
	cvt.rn.f32.u32 	%f365, %r454;
	mov.f32 	%f366, 0f4B800000;
	div.approx.ftz.f32 	%f367, %f365, %f366;
	lg2.approx.ftz.f32 	%f368, %f367;
	mul.ftz.f32 	%f369, %f368, 0fBF317218;
	mul.ftz.f32 	%f915, %f369, %f44;

$L__BB0_14:
	ld.local.v4.f32 	{%f379, %f380, %f381, %f382}, [%rd5+68];
	mov.u32 	%r525, 0;
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	mov.f32 	%f378, 0f00000000;
	mov.u32 	%r493, 4;
	mov.u32 	%r497, -1;
	// begin inline asm
	call(%r455,%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486),_optix_trace_typed_32,(%r525,%rd6,%f379,%f380,%f381,%f902,%f903,%f904,%f23,%f915,%f378,%r488,%r525,%r525,%r491,%r525,%r493,%r7,%r8,%r497,%r497,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525);
	// end inline asm
	ld.local.u32 	%r526, [%rd5+16];
	add.s32 	%r753, %r526, 1;
	st.local.u32 	[%rd5+16], %r753;
	setp.ne.s32 	%p11, %r526, 0;
	@%p11 bra 	$L__BB0_16;

	ld.local.v4.f32 	{%f383, %f384, %f385, %f386}, [%rd5+68];
	add.ftz.f32 	%f980, %f980, %f383;
	add.ftz.f32 	%f979, %f979, %f384;
	add.ftz.f32 	%f978, %f978, %f385;
	mov.u32 	%r772, %r458;
	mov.u32 	%r773, %r457;

$L__BB0_16:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r745, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r745;
	and.b32  	%r527, %r52, 4096;
	setp.eq.s32 	%p12, %r527, 0;
	@%p12 bra 	$L__BB0_24;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p13, %r54, 0;
	@%p13 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_18;

$L__BB0_20:
	ld.local.f32 	%f915, [%rd5+80];
	bra.uni 	$L__BB0_21;

$L__BB0_18:
	st.local.f32 	[%rd5+80], %f915;
	ld.local.v4.f32 	{%f390, %f391, %f392, %f393}, [%rd5+100];
	ld.local.v4.f32 	{%f397, %f398, %f399, %f400}, [%rd5+68];
	fma.rn.ftz.f32 	%f404, %f915, %f391, %f398;
	fma.rn.ftz.f32 	%f405, %f915, %f390, %f397;
	st.local.v2.f32 	[%rd5+68], {%f405, %f404};
	fma.rn.ftz.f32 	%f406, %f915, %f392, %f399;
	st.local.f32 	[%rd5+76], %f406;
	setp.lt.u32 	%p14, %r753, %r6;
	@%p14 bra 	$L__BB0_21;

	ld.local.v4.f32 	{%f407, %f408, %f409, %f410}, [%rd5+-28];
	add.ftz.f32 	%f414, %f343, %f408;
	add.ftz.f32 	%f415, %f342, %f407;
	st.local.v2.f32 	[%rd5+-28], {%f415, %f414};
	add.ftz.f32 	%f416, %f26, %f409;
	st.local.f32 	[%rd5+-20], %f416;

$L__BB0_21:
	ld.local.v4.f32 	{%f417, %f418, %f419, %f420}, [%rd5+36];
	add.ftz.f32 	%f424, %f417, 0f38D1B717;
	add.ftz.f32 	%f425, %f418, 0f38D1B717;
	add.ftz.f32 	%f426, %f419, 0f38D1B717;
	neg.ftz.f32 	%f427, %f915;
	div.approx.ftz.f32 	%f428, %f427, %f424;
	div.approx.ftz.f32 	%f429, %f427, %f425;
	div.approx.ftz.f32 	%f430, %f427, %f426;
	mul.ftz.f32 	%f431, %f428, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f55, %f431;
	mul.ftz.f32 	%f432, %f429, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f56, %f432;
	mul.ftz.f32 	%f433, %f430, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f57, %f433;
	mul.ftz.f32 	%f920, %f920, %f55;
	mul.ftz.f32 	%f921, %f921, %f56;
	mul.ftz.f32 	%f922, %f922, %f57;
	and.b32  	%r528, %r52, 16777216;
	setp.eq.s32 	%p15, %r528, 0;
	@%p15 bra 	$L__BB0_24;

	ld.local.v4.f32 	{%f434, %f435, %f436, %f437}, [%rd5+-12];
	mul.ftz.f32 	%f441, %f56, %f435;
	mul.ftz.f32 	%f442, %f55, %f434;
	st.local.v2.f32 	[%rd5+-12], {%f442, %f441};
	mul.ftz.f32 	%f443, %f57, %f436;
	st.local.f32 	[%rd5+-4], %f443;
	@%p13 bra 	$L__BB0_24;

	and.b32  	%r745, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r745;

$L__BB0_24:
	ld.local.v4.f32 	{%f444, %f445, %f446, %f447}, [%rd5+-28];
	fma.rn.ftz.f32 	%f909, %f920, %f444, %f909;
	fma.rn.ftz.f32 	%f910, %f921, %f445, %f910;
	fma.rn.ftz.f32 	%f911, %f922, %f446, %f911;
	ld.local.f32 	%f451, [%rd5+32];
	setp.le.ftz.f32 	%p17, %f451, 0f00000000;
	setp.lt.s32 	%p18, %r745, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	$L__BB0_35;

	ld.local.v4.f32 	{%f452, %f453, %f454, %f455}, [%rd5+20];
	setp.eq.ftz.f32 	%p20, %f452, 0f00000000;
	setp.eq.ftz.f32 	%p21, %f453, 0f00000000;
	setp.eq.ftz.f32 	%p22, %f454, 0f00000000;
	and.pred  	%p23, %p20, %p21;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_35;

	mul.ftz.f32 	%f920, %f920, %f452;
	mul.ftz.f32 	%f921, %f921, %f453;
	mul.ftz.f32 	%f922, %f922, %f454;
	setp.ge.u32 	%p25, %r9, %r753;
	@%p25 bra 	$L__BB0_29;

	max.ftz.f32 	%f456, %f920, %f921;
	max.ftz.f32 	%f73, %f456, %f922;
	ld.local.u32 	%r529, [%rd5];
	mad.lo.s32 	%r530, %r529, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r530;
	and.b32  	%r531, %r530, 16777215;
	cvt.rn.f32.u32 	%f457, %r531;
	mov.f32 	%f458, 0f4B800000;
	div.approx.ftz.f32 	%f459, %f457, %f458;
	setp.lt.ftz.f32 	%p26, %f73, %f459;
	@%p26 bra 	$L__BB0_35;

	rcp.approx.ftz.f32 	%f460, %f73;
	mul.ftz.f32 	%f920, %f920, %f460;
	mul.ftz.f32 	%f921, %f921, %f460;
	mul.ftz.f32 	%f922, %f922, %f460;

$L__BB0_29:
	and.b32  	%r532, %r745, 288;
	setp.ne.s32 	%p27, %r532, 256;
	@%p27 bra 	$L__BB0_33;

	and.b32  	%r533, %r745, 16;
	setp.eq.s32 	%p28, %r533, 0;
	@%p28 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_31;

$L__BB0_32:
	add.s32 	%r543, %r752, -1;
	max.s32 	%r752, %r543, -1;
	bra.uni 	$L__BB0_33;

$L__BB0_31:
	add.s32 	%r534, %r752, 1;
	min.s32 	%r752, %r534, 3;
	mul.wide.s32 	%rd34, %r752, 16;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.v4.u32 	{%r535, %r536, %r537, %r538}, [%rd5+116];
	st.local.v4.u32 	[%rd35], {%r535, %r536, %r537, %r538};
	ld.local.v4.f32 	{%f461, %f462, %f463, %f464}, [%rd5+52];
	add.s64 	%rd36, %rd2, %rd34;
	st.local.v4.f32 	[%rd36], {%f461, %f462, %f463, %f464};
	ld.local.f32 	%f469, [%rd5+48];
	mul.wide.s32 	%rd37, %r752, 4;
	add.s64 	%rd38, %rd3, %rd37;
	st.local.f32 	[%rd38], %f469;

$L__BB0_33:
	setp.ge.u32 	%p29, %r753, %r6;
	@%p29 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_34;

$L__BB0_35:
	ld.local.v4.f32 	{%f1003, %f1002, %f1001, %f478}, [%rd5+-12];
	ld.local.v4.f32 	{%f1006, %f1005, %f1004, %f482}, [%rd5+4];
	ld.local.f32 	%f962, [%rd5+96];
	setp.geu.ftz.f32 	%p30, %f962, 0f3F800000;
	setp.lt.s32 	%p31, %r753, 2;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB0_99;

	st.local.v2.f32 	[%rd5+68], {%f316, %f317};
	st.local.f32 	[%rd5+76], %f11;
	mov.f32 	%f486, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f486, %f486};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f19, %f20, %f21, %f22};
	mov.u32 	%r764, 16777216;
	mov.u32 	%r546, 0;
	st.local.v4.u32 	[%rd5+-28], {%r546, %r546, %r546, %r764};
	st.local.v2.f32 	[%rd5+-12], {%f486, %f486};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f938, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f486, %f486, %f486, %f938};
	st.local.u32 	[%rd5+48], %r546;
	st.local.v4.f32 	[%rd5+116], {%f938, %f938, %f938, %f486};
	st.local.v4.u32 	[%rd5+4], {%r546, %r546, %r445, %r546};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f937, %f938;
	mov.f32 	%f936, %f938;
	@%p7 bra 	$L__BB0_64;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f97, [params+76];
	shr.u64 	%rd40, %rd80, 32;
	cvt.u32.u64 	%r63, %rd40;
	cvt.u32.u64 	%r64, %rd80;
	ld.const.u32 	%r65, [params+248];
	ld.const.v2.f32 	{%f493, %f494}, [params+232];
	mov.u32 	%r763, -1;
	ld.const.f32 	%f100, [params+240];
	mov.f32 	%f932, %f19;
	mov.f32 	%f933, %f20;
	mov.f32 	%f934, %f21;
	mov.f32 	%f945, %f977;
	mov.f32 	%f952, %f486;
	mov.f32 	%f951, %f486;
	mov.f32 	%f950, %f486;
	bra.uni 	$L__BB0_38;

$L__BB0_63:
	ld.local.v4.f32 	{%f932, %f933, %f934, %f625}, [%rd5+100];
	mov.f32 	%f945, 0f5A0E1BCA;

$L__BB0_38:
	neg.ftz.f32 	%f495, %f934;
	neg.ftz.f32 	%f496, %f932;
	neg.ftz.f32 	%f497, %f933;
	st.local.v2.f32 	[%rd5+84], {%f496, %f497};
	st.local.f32 	[%rd5+92], %f495;
	st.local.v2.f32 	[%rd5+132], {%f486, %f486};
	st.local.f32 	[%rd5+80], %f945;
	and.b32  	%r70, %r764, 822083586;
	st.local.u32 	[%rd5+-16], %r70;
	setp.lt.s32 	%p34, %r763, 0;
	@%p34 bra 	$L__BB0_43;

	or.b32  	%r549, %r70, 4096;
	st.local.u32 	[%rd5+-16], %r549;
	mul.wide.s32 	%rd41, %r763, 16;
	add.s64 	%rd9, %rd1, %rd41;
	ld.local.v4.f32 	{%f499, %f500, %f501, %f502}, [%rd9];
	add.s64 	%rd42, %rd2, %rd41;
	ld.local.v4.f32 	{%f507, %f508, %f509, %f510}, [%rd42];
	st.local.v4.f32 	[%rd5+52], {%f507, %f508, %f509, %f510};
	mul.wide.s32 	%rd43, %r763, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.local.f32 	%f118, [%rd44];
	st.local.v4.f32 	[%rd5+36], {%f499, %f500, %f501, %f118};
	st.local.f32 	[%rd5+132], %f502;
	setp.eq.s32 	%p35, %r763, 0;
	@%p35 bra 	$L__BB0_41;

	ld.local.f32 	%f515, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f515;

$L__BB0_41:
	setp.leu.ftz.f32 	%p36, %f118, 0f00000000;
	@%p36 bra 	$L__BB0_43;

	ld.local.u32 	%r550, [%rd5];
	mad.lo.s32 	%r551, %r550, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r551;
	and.b32  	%r552, %r551, 16777215;
	cvt.rn.f32.u32 	%f516, %r552;
	mov.f32 	%f517, 0f4B800000;
	div.approx.ftz.f32 	%f518, %f516, %f517;
	lg2.approx.ftz.f32 	%f519, %f518;
	mul.ftz.f32 	%f520, %f519, 0fBF317218;
	mul.ftz.f32 	%f945, %f520, %f118;

$L__BB0_43:
	ld.local.v4.f32 	{%f530, %f531, %f532, %f533}, [%rd5+68];
	mov.u32 	%r586, 1;
	mov.u32 	%r589, 2;
	mov.f32 	%f529, 0f00000000;
	mov.u32 	%r591, 4;
	mov.u32 	%r595, -1;
	// begin inline asm
	call(%r553,%r554,%r555,%r556,%r557,%r558,%r559,%r560,%r561,%r562,%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584),_optix_trace_typed_32,(%r546,%rd8,%f530,%f531,%f532,%f932,%f933,%f934,%f97,%f945,%f529,%r586,%r546,%r546,%r589,%r546,%r591,%r63,%r64,%r595,%r595,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546);
	// end inline asm
	ld.local.u32 	%r624, [%rd5+16];
	add.s32 	%r103, %r624, 1;
	st.local.u32 	[%rd5+16], %r103;
	setp.ne.s32 	%p37, %r624, 0;
	@%p37 bra 	$L__BB0_45;

	ld.local.v4.f32 	{%f534, %f535, %f536, %f537}, [%rd5+68];
	add.ftz.f32 	%f980, %f980, %f534;
	add.ftz.f32 	%f979, %f979, %f535;
	add.ftz.f32 	%f978, %f978, %f536;
	mov.u32 	%r772, %r556;
	mov.u32 	%r773, %r555;

$L__BB0_45:
	ld.local.u32 	%r108, [%rd5+-16];
	and.b32  	%r764, %r108, -805306369;
	st.local.u32 	[%rd5+-16], %r764;
	and.b32  	%r625, %r108, 4096;
	setp.eq.s32 	%p38, %r625, 0;
	@%p38 bra 	$L__BB0_53;

	and.b32  	%r110, %r108, 512;
	setp.eq.s32 	%p39, %r110, 0;
	@%p39 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_47;

$L__BB0_49:
	ld.local.f32 	%f945, [%rd5+80];
	bra.uni 	$L__BB0_50;

$L__BB0_47:
	st.local.f32 	[%rd5+80], %f945;
	ld.local.v4.f32 	{%f541, %f542, %f543, %f544}, [%rd5+100];
	ld.local.v4.f32 	{%f548, %f549, %f550, %f551}, [%rd5+68];
	fma.rn.ftz.f32 	%f555, %f945, %f542, %f549;
	fma.rn.ftz.f32 	%f556, %f945, %f541, %f548;
	st.local.v2.f32 	[%rd5+68], {%f556, %f555};
	fma.rn.ftz.f32 	%f557, %f945, %f543, %f550;
	st.local.f32 	[%rd5+76], %f557;
	setp.lt.u32 	%p40, %r103, %r6;
	@%p40 bra 	$L__BB0_50;

	ld.local.v4.f32 	{%f558, %f559, %f560, %f561}, [%rd5+-28];
	add.ftz.f32 	%f565, %f494, %f559;
	add.ftz.f32 	%f566, %f493, %f558;
	st.local.v2.f32 	[%rd5+-28], {%f566, %f565};
	add.ftz.f32 	%f567, %f100, %f560;
	st.local.f32 	[%rd5+-20], %f567;

$L__BB0_50:
	ld.local.v4.f32 	{%f568, %f569, %f570, %f571}, [%rd5+36];
	add.ftz.f32 	%f575, %f568, 0f38D1B717;
	add.ftz.f32 	%f576, %f569, 0f38D1B717;
	add.ftz.f32 	%f577, %f570, 0f38D1B717;
	neg.ftz.f32 	%f578, %f945;
	div.approx.ftz.f32 	%f579, %f578, %f575;
	div.approx.ftz.f32 	%f580, %f578, %f576;
	div.approx.ftz.f32 	%f581, %f578, %f577;
	mul.ftz.f32 	%f582, %f579, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f129, %f582;
	mul.ftz.f32 	%f583, %f580, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f130, %f583;
	mul.ftz.f32 	%f584, %f581, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f131, %f584;
	mul.ftz.f32 	%f950, %f950, %f129;
	mul.ftz.f32 	%f951, %f951, %f130;
	mul.ftz.f32 	%f952, %f952, %f131;
	and.b32  	%r626, %r108, 16777216;
	setp.eq.s32 	%p41, %r626, 0;
	@%p41 bra 	$L__BB0_53;

	ld.local.v4.f32 	{%f585, %f586, %f587, %f588}, [%rd5+-12];
	mul.ftz.f32 	%f592, %f130, %f586;
	mul.ftz.f32 	%f593, %f129, %f585;
	st.local.v2.f32 	[%rd5+-12], {%f593, %f592};
	mul.ftz.f32 	%f594, %f131, %f587;
	st.local.f32 	[%rd5+-4], %f594;
	@%p39 bra 	$L__BB0_53;

	and.b32  	%r764, %r108, -822083585;
	st.local.u32 	[%rd5+-16], %r764;

$L__BB0_53:
	ld.local.v4.f32 	{%f595, %f596, %f597, %f598}, [%rd5+-28];
	fma.rn.ftz.f32 	%f936, %f950, %f595, %f936;
	fma.rn.ftz.f32 	%f937, %f951, %f596, %f937;
	fma.rn.ftz.f32 	%f938, %f952, %f597, %f938;
	ld.local.f32 	%f602, [%rd5+32];
	setp.le.ftz.f32 	%p43, %f602, 0f00000000;
	setp.lt.s32 	%p44, %r764, 0;
	or.pred  	%p45, %p44, %p43;
	@%p45 bra 	$L__BB0_64;

	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd5+20];
	setp.eq.ftz.f32 	%p46, %f603, 0f00000000;
	setp.eq.ftz.f32 	%p47, %f604, 0f00000000;
	setp.eq.ftz.f32 	%p48, %f605, 0f00000000;
	and.pred  	%p49, %p46, %p47;
	and.pred  	%p50, %p48, %p49;
	@%p50 bra 	$L__BB0_64;

	mul.ftz.f32 	%f950, %f950, %f603;
	mul.ftz.f32 	%f951, %f951, %f604;
	mul.ftz.f32 	%f952, %f952, %f605;
	setp.ge.u32 	%p51, %r65, %r103;
	@%p51 bra 	$L__BB0_58;

	max.ftz.f32 	%f607, %f950, %f951;
	max.ftz.f32 	%f147, %f607, %f952;
	ld.local.u32 	%r627, [%rd5];
	mad.lo.s32 	%r628, %r627, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r628;
	and.b32  	%r629, %r628, 16777215;
	cvt.rn.f32.u32 	%f608, %r629;
	mov.f32 	%f609, 0f4B800000;
	div.approx.ftz.f32 	%f610, %f608, %f609;
	setp.lt.ftz.f32 	%p52, %f147, %f610;
	@%p52 bra 	$L__BB0_64;

	rcp.approx.ftz.f32 	%f611, %f147;
	mul.ftz.f32 	%f950, %f950, %f611;
	mul.ftz.f32 	%f951, %f951, %f611;
	mul.ftz.f32 	%f952, %f952, %f611;

$L__BB0_58:
	and.b32  	%r630, %r764, 288;
	setp.ne.s32 	%p53, %r630, 256;
	@%p53 bra 	$L__BB0_62;

	and.b32  	%r631, %r764, 16;
	setp.eq.s32 	%p54, %r631, 0;
	@%p54 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_60;

$L__BB0_61:
	add.s32 	%r641, %r763, -1;
	max.s32 	%r763, %r641, -1;
	bra.uni 	$L__BB0_62;

$L__BB0_60:
	add.s32 	%r632, %r763, 1;
	min.s32 	%r763, %r632, 3;
	mul.wide.s32 	%rd46, %r763, 16;
	add.s64 	%rd47, %rd1, %rd46;
	ld.local.v4.u32 	{%r633, %r634, %r635, %r636}, [%rd5+116];
	st.local.v4.u32 	[%rd47], {%r633, %r634, %r635, %r636};
	ld.local.v4.f32 	{%f612, %f613, %f614, %f615}, [%rd5+52];
	add.s64 	%rd48, %rd2, %rd46;
	st.local.v4.f32 	[%rd48], {%f612, %f613, %f614, %f615};
	ld.local.f32 	%f620, [%rd5+48];
	mul.wide.s32 	%rd49, %r763, 4;
	add.s64 	%rd50, %rd3, %rd49;
	st.local.f32 	[%rd50], %f620;

$L__BB0_62:
	setp.ge.u32 	%p55, %r103, %r6;
	@%p55 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_63;

$L__BB0_64:
	ld.local.v4.f32 	{%f626, %f627, %f628, %f629}, [%rd5+-12];
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd5+4];
	ld.local.f32 	%f963, [%rd5+96];
	setp.gt.ftz.f32 	%p56, %f962, %f963;
	@%p56 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_65;

$L__BB0_67:
	mov.u32 	%r764, 268435456;
	st.local.u32 	[%rd5+-16], %r764;
	mul.ftz.f32 	%f962, %f962, 0f3F000000;
	bra.uni 	$L__BB0_68;

$L__BB0_65:
	setp.geu.ftz.f32 	%p57, %f962, %f963;
	@%p57 bra 	$L__BB0_68;

	mov.u32 	%r764, 536870912;
	st.local.u32 	[%rd5+-16], %r764;
	mul.ftz.f32 	%f963, %f963, 0f3F000000;

$L__BB0_68:
	st.local.v2.f32 	[%rd5+68], {%f316, %f317};
	st.local.f32 	[%rd5+76], %f11;
	mov.f32 	%f637, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f637, %f637};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f19, %f20, %f21, %f22};
	and.b32  	%r645, %r764, 805306368;
	or.b32  	%r768, %r645, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r546, %r546, %r546, %r768};
	st.local.v2.f32 	[%rd5+-12], {%f637, %f637};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f970, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f637, %f637, %f637, %f970};
	st.local.u32 	[%rd5+48], %r546;
	st.local.v4.f32 	[%rd5+116], {%f970, %f970, %f970, %f637};
	st.local.v4.u32 	[%rd5+4], {%r546, %r546, %r445, %r546};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f969, %f970;
	mov.f32 	%f968, %f970;
	@%p7 bra 	$L__BB0_96;

	add.u64 	%rd81, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f177, [params+76];
	shr.u64 	%rd52, %rd81, 32;
	cvt.u32.u64 	%r121, %rd52;
	cvt.u32.u64 	%r122, %rd81;
	ld.const.u32 	%r123, [params+248];
	ld.const.v2.f32 	{%f644, %f645}, [params+232];
	mov.u32 	%r775, -1;
	ld.const.f32 	%f180, [params+240];
	mov.f32 	%f964, %f19;
	mov.f32 	%f965, %f20;
	mov.f32 	%f966, %f21;
	mov.f32 	%f984, %f637;
	mov.f32 	%f983, %f637;
	mov.f32 	%f982, %f637;
	bra.uni 	$L__BB0_70;

$L__BB0_95:
	ld.local.v4.f32 	{%f964, %f965, %f966, %f776}, [%rd5+100];
	mov.f32 	%f977, 0f5A0E1BCA;

$L__BB0_70:
	neg.ftz.f32 	%f646, %f966;
	neg.ftz.f32 	%f647, %f964;
	neg.ftz.f32 	%f648, %f965;
	st.local.v2.f32 	[%rd5+84], {%f647, %f648};
	st.local.f32 	[%rd5+92], %f646;
	st.local.v2.f32 	[%rd5+132], {%f637, %f637};
	st.local.f32 	[%rd5+80], %f977;
	and.b32  	%r128, %r768, 822083586;
	st.local.u32 	[%rd5+-16], %r128;
	setp.lt.s32 	%p59, %r775, 0;
	@%p59 bra 	$L__BB0_75;

	or.b32  	%r648, %r128, 4096;
	st.local.u32 	[%rd5+-16], %r648;
	mul.wide.s32 	%rd53, %r775, 16;
	add.s64 	%rd11, %rd1, %rd53;
	ld.local.v4.f32 	{%f650, %f651, %f652, %f653}, [%rd11];
	add.s64 	%rd54, %rd2, %rd53;
	ld.local.v4.f32 	{%f658, %f659, %f660, %f661}, [%rd54];
	st.local.v4.f32 	[%rd5+52], {%f658, %f659, %f660, %f661};
	mul.wide.s32 	%rd55, %r775, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.local.f32 	%f198, [%rd56];
	st.local.v4.f32 	[%rd5+36], {%f650, %f651, %f652, %f198};
	st.local.f32 	[%rd5+132], %f653;
	setp.eq.s32 	%p60, %r775, 0;
	@%p60 bra 	$L__BB0_73;

	ld.local.f32 	%f666, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f666;

$L__BB0_73:
	setp.leu.ftz.f32 	%p61, %f198, 0f00000000;
	@%p61 bra 	$L__BB0_75;

	ld.local.u32 	%r649, [%rd5];
	mad.lo.s32 	%r650, %r649, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r650;
	and.b32  	%r651, %r650, 16777215;
	cvt.rn.f32.u32 	%f667, %r651;
	mov.f32 	%f668, 0f4B800000;
	div.approx.ftz.f32 	%f669, %f667, %f668;
	lg2.approx.ftz.f32 	%f670, %f669;
	mul.ftz.f32 	%f671, %f670, 0fBF317218;
	mul.ftz.f32 	%f977, %f671, %f198;

$L__BB0_75:
	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd5+68];
	mov.u32 	%r685, 1;
	mov.u32 	%r688, 2;
	mov.f32 	%f680, 0f00000000;
	mov.u32 	%r690, 4;
	mov.u32 	%r694, -1;
	// begin inline asm
	call(%r652,%r653,%r654,%r655,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683),_optix_trace_typed_32,(%r546,%rd10,%f681,%f682,%f683,%f964,%f965,%f966,%f177,%f977,%f680,%r685,%r546,%r546,%r688,%r546,%r690,%r121,%r122,%r694,%r694,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546);
	// end inline asm
	ld.local.u32 	%r723, [%rd5+16];
	add.s32 	%r161, %r723, 1;
	st.local.u32 	[%rd5+16], %r161;
	setp.ne.s32 	%p62, %r723, 0;
	@%p62 bra 	$L__BB0_77;

	ld.local.v4.f32 	{%f685, %f686, %f687, %f688}, [%rd5+68];
	add.ftz.f32 	%f980, %f980, %f685;
	add.ftz.f32 	%f979, %f979, %f686;
	add.ftz.f32 	%f978, %f978, %f687;
	mov.u32 	%r772, %r655;
	mov.u32 	%r773, %r654;

$L__BB0_77:
	ld.local.u32 	%r166, [%rd5+-16];
	and.b32  	%r768, %r166, -805306369;
	st.local.u32 	[%rd5+-16], %r768;
	and.b32  	%r724, %r166, 4096;
	setp.eq.s32 	%p63, %r724, 0;
	@%p63 bra 	$L__BB0_85;

	and.b32  	%r168, %r166, 512;
	setp.eq.s32 	%p64, %r168, 0;
	@%p64 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_79;

$L__BB0_81:
	ld.local.f32 	%f977, [%rd5+80];
	bra.uni 	$L__BB0_82;

$L__BB0_79:
	st.local.f32 	[%rd5+80], %f977;
	ld.local.v4.f32 	{%f692, %f693, %f694, %f695}, [%rd5+100];
	ld.local.v4.f32 	{%f699, %f700, %f701, %f702}, [%rd5+68];
	fma.rn.ftz.f32 	%f706, %f977, %f693, %f700;
	fma.rn.ftz.f32 	%f707, %f977, %f692, %f699;
	st.local.v2.f32 	[%rd5+68], {%f707, %f706};
	fma.rn.ftz.f32 	%f708, %f977, %f694, %f701;
	st.local.f32 	[%rd5+76], %f708;
	setp.lt.u32 	%p65, %r161, %r6;
	@%p65 bra 	$L__BB0_82;

	ld.local.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd5+-28];
	add.ftz.f32 	%f716, %f645, %f710;
	add.ftz.f32 	%f717, %f644, %f709;
	st.local.v2.f32 	[%rd5+-28], {%f717, %f716};
	add.ftz.f32 	%f718, %f180, %f711;
	st.local.f32 	[%rd5+-20], %f718;

$L__BB0_82:
	ld.local.v4.f32 	{%f719, %f720, %f721, %f722}, [%rd5+36];
	add.ftz.f32 	%f726, %f719, 0f38D1B717;
	add.ftz.f32 	%f727, %f720, 0f38D1B717;
	add.ftz.f32 	%f728, %f721, 0f38D1B717;
	neg.ftz.f32 	%f729, %f977;
	div.approx.ftz.f32 	%f730, %f729, %f726;
	div.approx.ftz.f32 	%f731, %f729, %f727;
	div.approx.ftz.f32 	%f732, %f729, %f728;
	mul.ftz.f32 	%f733, %f730, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f209, %f733;
	mul.ftz.f32 	%f734, %f731, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f210, %f734;
	mul.ftz.f32 	%f735, %f732, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f211, %f735;
	mul.ftz.f32 	%f982, %f982, %f209;
	mul.ftz.f32 	%f983, %f983, %f210;
	mul.ftz.f32 	%f984, %f984, %f211;
	and.b32  	%r725, %r166, 16777216;
	setp.eq.s32 	%p66, %r725, 0;
	@%p66 bra 	$L__BB0_85;

	ld.local.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd5+-12];
	mul.ftz.f32 	%f743, %f210, %f737;
	mul.ftz.f32 	%f744, %f209, %f736;
	st.local.v2.f32 	[%rd5+-12], {%f744, %f743};
	mul.ftz.f32 	%f745, %f211, %f738;
	st.local.f32 	[%rd5+-4], %f745;
	@%p64 bra 	$L__BB0_85;

	and.b32  	%r768, %r166, -822083585;
	st.local.u32 	[%rd5+-16], %r768;

$L__BB0_85:
	ld.local.v4.f32 	{%f746, %f747, %f748, %f749}, [%rd5+-28];
	fma.rn.ftz.f32 	%f968, %f982, %f746, %f968;
	fma.rn.ftz.f32 	%f969, %f983, %f747, %f969;
	fma.rn.ftz.f32 	%f970, %f984, %f748, %f970;
	ld.local.f32 	%f753, [%rd5+32];
	setp.le.ftz.f32 	%p68, %f753, 0f00000000;
	setp.lt.s32 	%p69, %r768, 0;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB0_96;

	ld.local.v4.f32 	{%f754, %f755, %f756, %f757}, [%rd5+20];
	setp.eq.ftz.f32 	%p71, %f754, 0f00000000;
	setp.eq.ftz.f32 	%p72, %f755, 0f00000000;
	setp.eq.ftz.f32 	%p73, %f756, 0f00000000;
	and.pred  	%p74, %p71, %p72;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB0_96;

	mul.ftz.f32 	%f982, %f982, %f754;
	mul.ftz.f32 	%f983, %f983, %f755;
	mul.ftz.f32 	%f984, %f984, %f756;
	setp.ge.u32 	%p76, %r123, %r161;
	@%p76 bra 	$L__BB0_90;

	max.ftz.f32 	%f758, %f982, %f983;
	max.ftz.f32 	%f227, %f758, %f984;
	ld.local.u32 	%r726, [%rd5];
	mad.lo.s32 	%r727, %r726, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r727;
	and.b32  	%r728, %r727, 16777215;
	cvt.rn.f32.u32 	%f759, %r728;
	mov.f32 	%f760, 0f4B800000;
	div.approx.ftz.f32 	%f761, %f759, %f760;
	setp.lt.ftz.f32 	%p77, %f227, %f761;
	@%p77 bra 	$L__BB0_96;

	rcp.approx.ftz.f32 	%f762, %f227;
	mul.ftz.f32 	%f982, %f982, %f762;
	mul.ftz.f32 	%f983, %f983, %f762;
	mul.ftz.f32 	%f984, %f984, %f762;

$L__BB0_90:
	and.b32  	%r729, %r768, 288;
	setp.ne.s32 	%p78, %r729, 256;
	@%p78 bra 	$L__BB0_94;

	and.b32  	%r730, %r768, 16;
	setp.eq.s32 	%p79, %r730, 0;
	@%p79 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_92;

$L__BB0_93:
	add.s32 	%r740, %r775, -1;
	max.s32 	%r775, %r740, -1;
	bra.uni 	$L__BB0_94;

$L__BB0_92:
	add.s32 	%r731, %r775, 1;
	min.s32 	%r775, %r731, 3;
	mul.wide.s32 	%rd58, %r775, 16;
	add.s64 	%rd59, %rd1, %rd58;
	ld.local.v4.u32 	{%r732, %r733, %r734, %r735}, [%rd5+116];
	st.local.v4.u32 	[%rd59], {%r732, %r733, %r734, %r735};
	ld.local.v4.f32 	{%f763, %f764, %f765, %f766}, [%rd5+52];
	add.s64 	%rd60, %rd2, %rd58;
	st.local.v4.f32 	[%rd60], {%f763, %f764, %f765, %f766};
	ld.local.f32 	%f771, [%rd5+48];
	mul.wide.s32 	%rd61, %r775, 4;
	add.s64 	%rd62, %rd3, %rd61;
	st.local.f32 	[%rd62], %f771;

$L__BB0_94:
	setp.ge.u32 	%p80, %r161, %r6;
	@%p80 bra 	$L__BB0_96;
	bra.uni 	$L__BB0_95;

$L__BB0_96:
	ld.local.f32 	%f994, [%rd5+96];
	setp.eq.ftz.f32 	%p81, %f962, %f963;
	@%p81 bra 	$L__BB0_98;

	mul.ftz.f32 	%f994, %f994, 0f3F000000;
	st.local.f32 	[%rd5+96], %f994;

$L__BB0_98:
	add.ftz.f32 	%f777, %f962, %f963;
	add.ftz.f32 	%f778, %f777, %f994;
	rcp.approx.ftz.f32 	%f779, %f778;
	mul.ftz.f32 	%f780, %f936, %f963;
	fma.rn.ftz.f32 	%f781, %f909, %f962, %f780;
	mul.ftz.f32 	%f782, %f937, %f963;
	fma.rn.ftz.f32 	%f783, %f910, %f962, %f782;
	mul.ftz.f32 	%f784, %f938, %f963;
	fma.rn.ftz.f32 	%f785, %f911, %f962, %f784;
	fma.rn.ftz.f32 	%f786, %f968, %f994, %f781;
	fma.rn.ftz.f32 	%f787, %f969, %f994, %f783;
	fma.rn.ftz.f32 	%f788, %f970, %f994, %f785;
	mul.ftz.f32 	%f909, %f779, %f786;
	mul.ftz.f32 	%f910, %f779, %f787;
	mul.ftz.f32 	%f911, %f779, %f788;
	mul.ftz.f32 	%f789, %f626, %f963;
	fma.rn.ftz.f32 	%f790, %f1003, %f962, %f789;
	mul.ftz.f32 	%f791, %f627, %f963;
	fma.rn.ftz.f32 	%f792, %f1002, %f962, %f791;
	mul.ftz.f32 	%f793, %f628, %f963;
	fma.rn.ftz.f32 	%f794, %f1001, %f962, %f793;
	ld.local.v4.f32 	{%f795, %f796, %f797, %f798}, [%rd5+-12];
	fma.rn.ftz.f32 	%f802, %f994, %f795, %f790;
	fma.rn.ftz.f32 	%f803, %f994, %f796, %f792;
	fma.rn.ftz.f32 	%f804, %f994, %f797, %f794;
	mul.ftz.f32 	%f1003, %f779, %f802;
	mul.ftz.f32 	%f1002, %f779, %f803;
	mul.ftz.f32 	%f1001, %f779, %f804;
	mul.ftz.f32 	%f805, %f630, %f963;
	fma.rn.ftz.f32 	%f806, %f1006, %f962, %f805;
	mul.ftz.f32 	%f807, %f631, %f963;
	fma.rn.ftz.f32 	%f808, %f1005, %f962, %f807;
	mul.ftz.f32 	%f809, %f632, %f963;
	fma.rn.ftz.f32 	%f810, %f1004, %f962, %f809;
	ld.local.v4.f32 	{%f811, %f812, %f813, %f814}, [%rd5+4];
	fma.rn.ftz.f32 	%f818, %f994, %f811, %f806;
	fma.rn.ftz.f32 	%f819, %f994, %f812, %f808;
	fma.rn.ftz.f32 	%f820, %f994, %f813, %f810;
	mul.ftz.f32 	%f1006, %f779, %f818;
	mul.ftz.f32 	%f1005, %f779, %f819;
	mul.ftz.f32 	%f1004, %f779, %f820;
	mul.ftz.f32 	%f980, %f980, 0f3EAAAAAB;
	mul.ftz.f32 	%f979, %f979, 0f3EAAAAAB;
	mul.ftz.f32 	%f978, %f978, 0f3EAAAAAB;

$L__BB0_99:
	cvt.u64.u32 	%rd78, %r179;
	mul.ftz.f32 	%f825, %f1006, %f1006;
	fma.rn.ftz.f32 	%f826, %f1005, %f1005, %f825;
	fma.rn.ftz.f32 	%f827, %f1004, %f1004, %f826;
	rsqrt.approx.ftz.f32 	%f828, %f827;
	mul.ftz.f32 	%f271, %f1006, %f828;
	mul.ftz.f32 	%f272, %f1005, %f828;
	mul.ftz.f32 	%f273, %f1004, %f828;
	ld.const.u32 	%r178, [params];
	setp.eq.s32 	%p82, %r178, 0;
	ld.const.u64 	%rd63, [params+24];
	cvta.to.global.u64 	%rd64, %rd63;
	shl.b64 	%rd65, %rd78, 4;
	add.s64 	%rd12, %rd64, %rd65;
	mov.f32 	%f1007, 0f00000000;
	mov.f32 	%f1008, %f1007;
	mov.f32 	%f1009, %f1007;
	mov.f32 	%f1010, %f1007;
	@%p82 bra 	$L__BB0_101;

	ld.global.v4.f32 	{%f1007, %f1008, %f1009, %f1010}, [%rd12];

$L__BB0_101:
	abs.ftz.f32 	%f833, %f909;
	abs.ftz.f32 	%f834, %f910;
	abs.ftz.f32 	%f835, %f911;
	setp.eq.ftz.f32 	%p83, %f835, 0f7F800000;
	setp.eq.ftz.f32 	%p84, %f834, 0f7F800000;
	setp.eq.ftz.f32 	%p85, %f833, 0f7F800000;
	setp.gtu.ftz.f32 	%p86, %f835, 0f7F800000;
	setp.gtu.ftz.f32 	%p87, %f834, 0f7F800000;
	setp.gtu.ftz.f32 	%p88, %f833, 0f7F800000;
	or.pred  	%p89, %p88, %p87;
	or.pred  	%p90, %p89, %p86;
	or.pred  	%p91, %p90, %p85;
	or.pred  	%p92, %p91, %p84;
	or.pred  	%p93, %p92, %p83;
	selp.f32 	%f836, 0f00000000, %f909, %p93;
	selp.f32 	%f837, 0f00000000, %f910, %p93;
	selp.f32 	%f838, 0f00000000, %f911, %p93;
	selp.f32 	%f839, 0f00000000, 0f3F800000, %p93;
	add.ftz.f32 	%f840, %f839, %f1010;
	add.ftz.f32 	%f841, %f838, %f1009;
	add.ftz.f32 	%f842, %f837, %f1008;
	add.ftz.f32 	%f843, %f836, %f1007;
	st.global.v4.f32 	[%rd12], {%f843, %f842, %f841, %f840};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p94, %rd13, 0;
	@%p94 bra 	$L__BB0_105;

	cvta.to.global.u64 	%rd66, %rd13;
	add.s64 	%rd14, %rd66, %rd65;
	mov.f32 	%f1011, 0f00000000;
	mov.f32 	%f1012, %f1011;
	mov.f32 	%f1013, %f1011;
	mov.f32 	%f1014, %f1011;
	@%p82 bra 	$L__BB0_104;

	ld.global.v4.f32 	{%f1011, %f1012, %f1013, %f851}, [%rd14];
	add.ftz.f32 	%f1014, %f851, 0f00000000;

$L__BB0_104:
	abs.ftz.f32 	%f853, %f1003;
	abs.ftz.f32 	%f854, %f1002;
	abs.ftz.f32 	%f855, %f1001;
	setp.eq.ftz.f32 	%p96, %f855, 0f7F800000;
	setp.eq.ftz.f32 	%p97, %f854, 0f7F800000;
	setp.eq.ftz.f32 	%p98, %f853, 0f7F800000;
	setp.gtu.ftz.f32 	%p99, %f855, 0f7F800000;
	setp.gtu.ftz.f32 	%p100, %f854, 0f7F800000;
	setp.gtu.ftz.f32 	%p101, %f853, 0f7F800000;
	or.pred  	%p102, %p101, %p100;
	or.pred  	%p103, %p102, %p99;
	or.pred  	%p104, %p103, %p98;
	or.pred  	%p105, %p104, %p97;
	or.pred  	%p106, %p105, %p96;
	selp.f32 	%f856, 0f00000000, %f1003, %p106;
	selp.f32 	%f857, 0f00000000, %f1002, %p106;
	selp.f32 	%f858, 0f00000000, %f1001, %p106;
	add.ftz.f32 	%f859, %f858, %f1013;
	add.ftz.f32 	%f860, %f857, %f1012;
	add.ftz.f32 	%f861, %f856, %f1011;
	st.global.v4.f32 	[%rd14], {%f861, %f860, %f859, %f1014};

$L__BB0_105:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p107, %rd15, 0;
	@%p107 bra 	$L__BB0_109;

	cvta.to.global.u64 	%rd68, %rd15;
	add.s64 	%rd16, %rd68, %rd65;
	mov.f32 	%f1015, 0f00000000;
	mov.f32 	%f1016, %f1015;
	mov.f32 	%f1017, %f1015;
	mov.f32 	%f1018, %f1015;
	@%p82 bra 	$L__BB0_108;

	ld.global.v4.f32 	{%f1015, %f1016, %f1017, %f869}, [%rd16];
	add.ftz.f32 	%f1018, %f869, 0f00000000;

$L__BB0_108:
	abs.ftz.f32 	%f871, %f271;
	abs.ftz.f32 	%f872, %f272;
	abs.ftz.f32 	%f873, %f273;
	setp.eq.ftz.f32 	%p109, %f873, 0f7F800000;
	setp.eq.ftz.f32 	%p110, %f872, 0f7F800000;
	setp.eq.ftz.f32 	%p111, %f871, 0f7F800000;
	setp.gtu.ftz.f32 	%p112, %f873, 0f7F800000;
	setp.gtu.ftz.f32 	%p113, %f872, 0f7F800000;
	setp.gtu.ftz.f32 	%p114, %f871, 0f7F800000;
	or.pred  	%p115, %p114, %p113;
	or.pred  	%p116, %p115, %p112;
	or.pred  	%p117, %p116, %p111;
	or.pred  	%p118, %p117, %p110;
	or.pred  	%p119, %p118, %p109;
	selp.f32 	%f874, 0f00000000, %f271, %p119;
	selp.f32 	%f875, 0f00000000, %f272, %p119;
	selp.f32 	%f876, 0f00000000, %f273, %p119;
	add.ftz.f32 	%f877, %f876, %f1017;
	add.ftz.f32 	%f878, %f875, %f1016;
	add.ftz.f32 	%f879, %f874, %f1015;
	st.global.v4.f32 	[%rd16], {%f879, %f878, %f877, %f1018};

$L__BB0_109:
	ld.const.u32 	%r741, [params+4];
	setp.eq.s32 	%p120, %r741, 0;
	@%p120 bra 	$L__BB0_111;

	not.b32 	%r742, %r185;
	add.s32 	%r743, %r183, %r742;
	mad.lo.s32 	%r744, %r743, %r182, %r184;
	sub.ftz.f32 	%f880, %f980, %f316;
	sub.ftz.f32 	%f881, %f979, %f317;
	mul.ftz.f32 	%f882, %f881, %f881;
	fma.rn.ftz.f32 	%f883, %f880, %f880, %f882;
	sub.ftz.f32 	%f884, %f978, %f11;
	fma.rn.ftz.f32 	%f885, %f884, %f884, %f883;
	sqrt.approx.ftz.f32 	%f886, %f885;
	ld.const.v2.f32 	{%f887, %f888}, [params+176];
	mul.ftz.f32 	%f891, %f19, %f887;
	mul.ftz.f32 	%f892, %f20, %f888;
	neg.ftz.f32 	%f893, %f892;
	sub.ftz.f32 	%f894, %f893, %f891;
	ld.const.f32 	%f895, [params+184];
	mul.ftz.f32 	%f896, %f21, %f895;
	sub.ftz.f32 	%f897, %f894, %f896;
	ld.const.u64 	%rd70, [params+48];
	cvta.to.global.u64 	%rd71, %rd70;
	mul.wide.u32 	%rd72, %r744, 16;
	add.s64 	%rd73, %rd71, %rd72;
	mul.ftz.f32 	%f898, %f886, %f897;
	st.global.v4.f32 	[%rd73], {%f980, %f979, %f978, %f898};
	ld.const.u64 	%rd74, [params+56];
	cvta.to.global.u64 	%rd75, %rd74;
	mul.wide.u32 	%rd76, %r744, 8;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.v2.u32 	[%rd77], {%r773, %r772};

$L__BB0_111:
	ret;

}

