// Seed: 3646478846
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    output wand id_6,
    output wor module_0
);
  wire  id_9;
  tri0  id_10;
  wire  id_11 = id_2;
  logic id_12;
  logic id_13;
  assign id_10 = -1;
  id_14 :
  assert property (@(posedge id_13) -1'b0)
  else $unsigned(33);
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_5,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
