#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 15:55:18 2023
# Process ID: 2944
# Current directory: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/if_loop_1/xsim_script.tcl}
# Log file: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl\xsim.jou
# Running On: Frostspark, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17116 MB
#-----------------------------------------------------------
source xsim.dir/if_loop_1/xsim_script.tcl
# xsim {if_loop_1} -autoloadwcfg -tclbatch {if_loop_1.tcl}
Time resolution is 1 ps
source if_loop_1.tcl
## run all
Note: simulation done!
Time: 662500 ps  Iteration: 1  Process: /apatb_if_loop_1_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/if_loop_1.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 662500 ps  Iteration: 1  Process: /apatb_if_loop_1_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/if_loop_1.autotb.vhd
$finish called at time : 662500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 19 15:55:22 2023...
