static irqreturn_t p2wi_interrupt(int irq, void *dev_id)\r\n{\r\nstruct p2wi *p2wi = dev_id;\r\nunsigned long status;\r\nstatus = readl(p2wi->regs + P2WI_INTS);\r\np2wi->status = status;\r\nstatus &= (P2WI_INTS_LOAD_BSY | P2WI_INTS_TRANS_ERR |\r\nP2WI_INTS_TRANS_OVER);\r\nwritel(status, p2wi->regs + P2WI_INTS);\r\ncomplete(&p2wi->complete);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic u32 p2wi_functionality(struct i2c_adapter *adap)\r\n{\r\nreturn I2C_FUNC_SMBUS_BYTE_DATA;\r\n}\r\nstatic int p2wi_smbus_xfer(struct i2c_adapter *adap, u16 addr,\r\nunsigned short flags, char read_write,\r\nu8 command, int size, union i2c_smbus_data *data)\r\n{\r\nstruct p2wi *p2wi = i2c_get_adapdata(adap);\r\nunsigned long dlen = P2WI_DLEN_DATA_LENGTH(1);\r\nif (p2wi->slave_addr >= 0 && addr != p2wi->slave_addr) {\r\ndev_err(&adap->dev, "invalid P2WI address\n");\r\nreturn -EINVAL;\r\n}\r\nif (!data)\r\nreturn -EINVAL;\r\nwritel(command, p2wi->regs + P2WI_DADDR0);\r\nif (read_write == I2C_SMBUS_READ)\r\ndlen |= P2WI_DLEN_READ;\r\nelse\r\nwritel(data->byte, p2wi->regs + P2WI_DATA0);\r\nwritel(dlen, p2wi->regs + P2WI_DLEN);\r\nif (readl(p2wi->regs + P2WI_CTRL) & P2WI_CTRL_START_TRANS) {\r\ndev_err(&adap->dev, "P2WI bus busy\n");\r\nreturn -EBUSY;\r\n}\r\nreinit_completion(&p2wi->complete);\r\nwritel(P2WI_INTS_LOAD_BSY | P2WI_INTS_TRANS_ERR | P2WI_INTS_TRANS_OVER,\r\np2wi->regs + P2WI_INTE);\r\nwritel(P2WI_CTRL_START_TRANS | P2WI_CTRL_GLOBAL_INT_ENB,\r\np2wi->regs + P2WI_CTRL);\r\nwait_for_completion(&p2wi->complete);\r\nif (p2wi->status & P2WI_INTS_LOAD_BSY) {\r\ndev_err(&adap->dev, "P2WI bus busy\n");\r\nreturn -EBUSY;\r\n}\r\nif (p2wi->status & P2WI_INTS_TRANS_ERR) {\r\ndev_err(&adap->dev, "P2WI bus xfer error\n");\r\nreturn -ENXIO;\r\n}\r\nif (read_write == I2C_SMBUS_READ)\r\ndata->byte = readl(p2wi->regs + P2WI_DATA0);\r\nreturn 0;\r\n}\r\nstatic int p2wi_probe(struct platform_device *pdev)\r\n{\r\nstruct device *dev = &pdev->dev;\r\nstruct device_node *np = dev->of_node;\r\nstruct device_node *childnp;\r\nunsigned long parent_clk_freq;\r\nu32 clk_freq = 100000;\r\nstruct resource *r;\r\nstruct p2wi *p2wi;\r\nu32 slave_addr;\r\nint clk_div;\r\nint irq;\r\nint ret;\r\nof_property_read_u32(np, "clock-frequency", &clk_freq);\r\nif (clk_freq > P2WI_MAX_FREQ) {\r\ndev_err(dev,\r\n"required clock-frequency (%u Hz) is too high (max = 6MHz)",\r\nclk_freq);\r\nreturn -EINVAL;\r\n}\r\nif (of_get_child_count(np) > 1) {\r\ndev_err(dev, "P2WI only supports one slave device\n");\r\nreturn -EINVAL;\r\n}\r\np2wi = devm_kzalloc(dev, sizeof(struct p2wi), GFP_KERNEL);\r\nif (!p2wi)\r\nreturn -ENOMEM;\r\np2wi->slave_addr = -1;\r\nchildnp = of_get_next_available_child(np, NULL);\r\nif (childnp) {\r\nret = of_property_read_u32(childnp, "reg", &slave_addr);\r\nif (ret) {\r\ndev_err(dev, "invalid slave address on node %s\n",\r\nchildnp->full_name);\r\nreturn -EINVAL;\r\n}\r\np2wi->slave_addr = slave_addr;\r\n}\r\nr = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\np2wi->regs = devm_ioremap_resource(dev, r);\r\nif (IS_ERR(p2wi->regs))\r\nreturn PTR_ERR(p2wi->regs);\r\nstrlcpy(p2wi->adapter.name, pdev->name, sizeof(p2wi->adapter.name));\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq < 0) {\r\ndev_err(dev, "failed to retrieve irq: %d\n", irq);\r\nreturn irq;\r\n}\r\np2wi->clk = devm_clk_get(dev, NULL);\r\nif (IS_ERR(p2wi->clk)) {\r\nret = PTR_ERR(p2wi->clk);\r\ndev_err(dev, "failed to retrieve clk: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = clk_prepare_enable(p2wi->clk);\r\nif (ret) {\r\ndev_err(dev, "failed to enable clk: %d\n", ret);\r\nreturn ret;\r\n}\r\nparent_clk_freq = clk_get_rate(p2wi->clk);\r\np2wi->rstc = devm_reset_control_get(dev, NULL);\r\nif (IS_ERR(p2wi->rstc)) {\r\nret = PTR_ERR(p2wi->rstc);\r\ndev_err(dev, "failed to retrieve reset controller: %d\n", ret);\r\ngoto err_clk_disable;\r\n}\r\nret = reset_control_deassert(p2wi->rstc);\r\nif (ret) {\r\ndev_err(dev, "failed to deassert reset line: %d\n", ret);\r\ngoto err_clk_disable;\r\n}\r\ninit_completion(&p2wi->complete);\r\np2wi->adapter.dev.parent = dev;\r\np2wi->adapter.algo = &p2wi_algo;\r\np2wi->adapter.owner = THIS_MODULE;\r\np2wi->adapter.dev.of_node = pdev->dev.of_node;\r\nplatform_set_drvdata(pdev, p2wi);\r\ni2c_set_adapdata(&p2wi->adapter, p2wi);\r\nret = devm_request_irq(dev, irq, p2wi_interrupt, 0, pdev->name, p2wi);\r\nif (ret) {\r\ndev_err(dev, "can't register interrupt handler irq%d: %d\n",\r\nirq, ret);\r\ngoto err_reset_assert;\r\n}\r\nwritel(P2WI_CTRL_SOFT_RST, p2wi->regs + P2WI_CTRL);\r\nclk_div = parent_clk_freq / clk_freq;\r\nif (!clk_div) {\r\ndev_warn(dev,\r\n"clock-frequency is too high, setting it to %lu Hz\n",\r\nparent_clk_freq);\r\nclk_div = 1;\r\n} else if (clk_div > P2WI_CCR_MAX_CLK_DIV) {\r\ndev_warn(dev,\r\n"clock-frequency is too low, setting it to %lu Hz\n",\r\nparent_clk_freq / P2WI_CCR_MAX_CLK_DIV);\r\nclk_div = P2WI_CCR_MAX_CLK_DIV;\r\n}\r\nwritel(P2WI_CCR_SDA_OUT_DELAY(1) | P2WI_CCR_CLK_DIV(clk_div),\r\np2wi->regs + P2WI_CCR);\r\nret = i2c_add_adapter(&p2wi->adapter);\r\nif (!ret)\r\nreturn 0;\r\nerr_reset_assert:\r\nreset_control_assert(p2wi->rstc);\r\nerr_clk_disable:\r\nclk_disable_unprepare(p2wi->clk);\r\nreturn ret;\r\n}\r\nstatic int p2wi_remove(struct platform_device *dev)\r\n{\r\nstruct p2wi *p2wi = platform_get_drvdata(dev);\r\nreset_control_assert(p2wi->rstc);\r\nclk_disable_unprepare(p2wi->clk);\r\ni2c_del_adapter(&p2wi->adapter);\r\nreturn 0;\r\n}
