// Seed: 2809131393
module module_0 ();
  always @(posedge id_1 == 1 or posedge {1{1 << 1}}) begin
    if (1) id_1 = id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  reg  id_6;
  always #1 begin
    if (1 == id_2) id_2 <= id_4;
    else id_6 <= 1'h0;
  end
  wire id_7;
  wire id_8;
  module_0();
endmodule
