#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jun  6 20:36:56 2024
# Process ID: 11032
# Current directory: C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1
# Command line: vivado.exe -log fft_seq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fft_seq_wrapper.tcl -notrace
# Log file: C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper.vdi
# Journal file: C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1\vivado.jou
# Running On: Maciek, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
source fft_seq_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.168 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/macie/Desktop/SDUP/ip_repo/fft_seq_ip_3.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top fft_seq_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_fft_seq_ip_0_0/fft_seq_fft_seq_ip_0_0.dcp' for cell 'fft_seq_i/fft_seq_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_rst_ps8_0_99M_0/fft_seq_rst_ps8_0_99M_0.dcp' for cell 'fft_seq_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_zynq_ultra_ps_e_0_0/fft_seq_zynq_ultra_ps_e_0_0.dcp' for cell 'fft_seq_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_xbar_0/fft_seq_xbar_0.dcp' for cell 'fft_seq_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_ds_0/fft_seq_auto_ds_0.dcp' for cell 'fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_pc_0/fft_seq_auto_pc_0.dcp' for cell 'fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_ds_1/fft_seq_auto_ds_1.dcp' for cell 'fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_pc_1/fft_seq_auto_pc_1.dcp' for cell 'fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1421.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_zynq_ultra_ps_e_0_0/fft_seq_zynq_ultra_ps_e_0_0.xdc] for cell 'fft_seq_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.266 ; gain = 32.453
Finished Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_zynq_ultra_ps_e_0_0/fft_seq_zynq_ultra_ps_e_0_0.xdc] for cell 'fft_seq_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_rst_ps8_0_99M_0/fft_seq_rst_ps8_0_99M_0_board.xdc] for cell 'fft_seq_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_rst_ps8_0_99M_0/fft_seq_rst_ps8_0_99M_0_board.xdc] for cell 'fft_seq_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_rst_ps8_0_99M_0/fft_seq_rst_ps8_0_99M_0.xdc] for cell 'fft_seq_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_rst_ps8_0_99M_0/fft_seq_rst_ps8_0_99M_0.xdc] for cell 'fft_seq_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_ds_0/fft_seq_auto_ds_0_clocks.xdc] for cell 'fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_ds_0/fft_seq_auto_ds_0_clocks.xdc] for cell 'fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_ds_1/fft_seq_auto_ds_1_clocks.xdc] for cell 'fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.gen/sources_1/bd/fft_seq/ip/fft_seq_auto_ds_1/fft_seq_auto_ds_1_clocks.xdc] for cell 'fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1559.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1559.320 ; gain = 275.152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.227 ; gain = 32.906

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d1e08f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.277 ; gain = 282.051

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 1094 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e1a81408

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2188.176 ; gain = 0.031
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 300 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10fc00cde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2188.176 ; gain = 0.031
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: bbd28155

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.176 ; gain = 0.031
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 559 cells
INFO: [Opt 31-1021] In phase Sweep, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: bbd28155

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.176 ; gain = 0.031
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bbd28155

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.176 ; gain = 0.031
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bbd28155

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.176 ; gain = 0.031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             300  |                                             54  |
|  Constant propagation         |               2  |              18  |                                             54  |
|  Sweep                        |               0  |             559  |                                            193  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2188.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 122c49308

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.176 ; gain = 0.031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122c49308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2188.176 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122c49308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2188.176 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2188.176 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 122c49308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2188.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2188.176 ; gain = 628.855
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fft_seq_wrapper_drc_opted.rpt -pb fft_seq_wrapper_drc_opted.pb -rpx fft_seq_wrapper_drc_opted.rpx
Command: report_drc -file fft_seq_wrapper_drc_opted.rpt -pb fft_seq_wrapper_drc_opted.pb -rpx fft_seq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 3842.676 ; gain = 1654.500
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55ad6813

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3842.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ef185c4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c31852d5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c31852d5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c31852d5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1ed46c5f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 176487077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 176487077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1e8841054

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1e8841054

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1e8841054

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 13730c5a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13730c5a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13730c5a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 270 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 71 nets or LUTs. Breaked 0 LUT, combined 71 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3842.676 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             71  |                    71  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             71  |                    71  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 163f43a80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 177b40ac8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 2 Global Placement | Checksum: 177b40ac8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f596c5b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f28618f5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: c1994586

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 15a985c5d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: b8a8f5f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: b8a8f5f2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 13745a3f9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: e994d5e1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a5273957

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a5273957

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215db56a1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.424 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 28841bfc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f88ccae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 215db56a1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.424. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15b0e1b69

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3842.676 ; gain = 0.000

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15b0e1b69

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3842.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24017bc63

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24017bc63

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 24017bc63

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3842.676 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f1c6578f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3842.676 ; gain = 0.000
Ending Placer Task | Checksum: 1c22ddc13

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fft_seq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fft_seq_wrapper_utilization_placed.rpt -pb fft_seq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fft_seq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3842.676 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5ab0c1d0 ConstDB: 0 ShapeSum: 82737949 RouteDB: e509a0fa
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3842.676 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1f0fd4d NumContArr: 112a1b33 Constraints: 5a339857 Timing: 0
Phase 1 Build RT Design | Checksum: 6d4eb0d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6d4eb0d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6d4eb0d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 19d96dc3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 297bdbf40

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.443  | TNS=0.000  | WHS=-0.072 | THS=-31.457|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7713
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5413
  Number of Partially Routed Nets     = 2300
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2adc57a7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2adc57a7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 29d580b44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1686
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.846  | TNS=0.000  | WHS=-0.008 | THS=-0.019 |

Phase 4.1 Global Iteration 0 | Checksum: a2f63204

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 8ca5d81b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 8ca5d81b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15aef2c6c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.846  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 15aef2c6c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15aef2c6c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15aef2c6c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11ac68afa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.846  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 138120d8a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 3842.676 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 138120d8a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.640247 %
  Global Horizontal Routing Utilization  = 0.722229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f678272c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f678272c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f678272c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: f678272c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 3842.676 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.846  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: f678272c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3842.676 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fft_seq_wrapper_drc_routed.rpt -pb fft_seq_wrapper_drc_routed.pb -rpx fft_seq_wrapper_drc_routed.rpx
Command: report_drc -file fft_seq_wrapper_drc_routed.rpt -pb fft_seq_wrapper_drc_routed.pb -rpx fft_seq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file fft_seq_wrapper_methodology_drc_routed.rpt -pb fft_seq_wrapper_methodology_drc_routed.pb -rpx fft_seq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file fft_seq_wrapper_methodology_drc_routed.rpt -pb fft_seq_wrapper_methodology_drc_routed.pb -rpx fft_seq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/macie/Desktop/SDUP/Sekwencyjny_1_motyl/fft_seq/fft_seq.runs/impl_1/fft_seq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fft_seq_wrapper_power_routed.rpt -pb fft_seq_wrapper_power_summary_routed.pb -rpx fft_seq_wrapper_power_routed.rpx
Command: report_power -file fft_seq_wrapper_power_routed.rpt -pb fft_seq_wrapper_power_summary_routed.pb -rpx fft_seq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file fft_seq_wrapper_route_status.rpt -pb fft_seq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fft_seq_wrapper_timing_summary_routed.rpt -pb fft_seq_wrapper_timing_summary_routed.pb -rpx fft_seq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fft_seq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fft_seq_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fft_seq_wrapper_bus_skew_routed.rpt -pb fft_seq_wrapper_bus_skew_routed.pb -rpx fft_seq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force fft_seq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0 input fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg input fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0 input fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg input fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0 input fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg input fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0 output fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0 output fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0 output fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0 multiplier stage fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg multiplier stage fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0 multiplier stage fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg multiplier stage fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0 multiplier stage fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg multiplier stage fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fft_seq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3842.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 20:41:34 2024...
