Fitter report for mips
Sat Feb 07 17:02:04 2026
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Feb 07 17:02:04 2026           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mips                                            ;
; Top-level Entity Name              ; mips                                            ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5T144C6                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,340 / 4,608 ( 51 % )                          ;
;     Total combinational functions  ; 1,800 / 4,608 ( 39 % )                          ;
;     Dedicated logic registers      ; 1,034 / 4,608 ( 22 % )                          ;
; Total registers                    ; 1034                                            ;
; Total pins                         ; 34 / 89 ( 38 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536 / 119,808 ( 55 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; AUTO                           ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2937 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2937 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2934    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Gabriel/Desktop/Trabalho-/mips-sda/output_files/mips.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,340 / 4,608 ( 51 % )    ;
;     -- Combinational with no register       ; 1306                      ;
;     -- Register only                        ; 540                       ;
;     -- Combinational with a register        ; 494                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1522                      ;
;     -- 3 input functions                    ; 226                       ;
;     -- <=2 input functions                  ; 52                        ;
;     -- Register only                        ; 540                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1720                      ;
;     -- arithmetic mode                      ; 80                        ;
;                                             ;                           ;
; Total registers*                            ; 1,034 / 4,851 ( 21 % )    ;
;     -- Dedicated logic registers            ; 1,034 / 4,608 ( 22 % )    ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 195 / 288 ( 68 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 34 / 89 ( 38 % )          ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M4Ks                                        ; 16 / 26 ( 62 % )          ;
; Total block memory bits                     ; 65,536 / 119,808 ( 55 % ) ;
; Total block memory implementation bits      ; 73,728 / 119,808 ( 62 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 2 / 8 ( 25 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 29% / 30% / 28%           ;
; Peak interconnect usage (total/H/V)         ; 32% / 34% / 30%           ;
; Maximum fan-out                             ; 1050                      ;
; Highest non-global fan-out                  ; 242                       ;
; Total fan-out                               ; 11102                     ;
; Average fan-out                             ; 3.44                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2340 / 4608 ( 51 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 1306                 ; 0                              ;
;     -- Register only                        ; 540                  ; 0                              ;
;     -- Combinational with a register        ; 494                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1522                 ; 0                              ;
;     -- 3 input functions                    ; 226                  ; 0                              ;
;     -- <=2 input functions                  ; 52                   ; 0                              ;
;     -- Register only                        ; 540                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1720                 ; 0                              ;
;     -- arithmetic mode                      ; 80                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1034                 ; 0                              ;
;     -- Dedicated logic registers            ; 1034 / 4608 ( 22 % ) ; 0 / 4608 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 195 / 288 ( 68 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 34                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )       ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 65536                ; 0                              ;
; Total RAM block bits                        ; 73728                ; 0                              ;
; M4K                                         ; 16 / 26 ( 61 % )     ; 0 / 26 ( 0 % )                 ;
; Clock control block                         ; 2 / 10 ( 20 % )      ; 0 / 10 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 11795                ; 0                              ;
;     -- Registered Connections               ; 2170                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 32                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                  ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clock ; 17    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset ; 18    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; instr_debug[0]  ; 81    ; 3        ; 28           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[10] ; 129   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[11] ; 96    ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[12] ; 63    ; 4        ; 19           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[13] ; 64    ; 4        ; 21           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[14] ; 58    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[15] ; 65    ; 4        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[16] ; 121   ; 2        ; 19           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[17] ; 132   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[18] ; 48    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[19] ; 47    ; 4        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[1]  ; 60    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[20] ; 118   ; 2        ; 21           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[21] ; 136   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[22] ; 133   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[23] ; 55    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[24] ; 53    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[25] ; 51    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[26] ; 79    ; 3        ; 28           ; 5            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[27] ; 80    ; 3        ; 28           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[28] ; 86    ; 3        ; 28           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[29] ; 93    ; 3        ; 28           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[2]  ; 120   ; 2        ; 19           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[30] ; 57    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[31] ; 59    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[3]  ; 99    ; 3        ; 28           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[4]  ; 87    ; 3        ; 28           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[5]  ; 122   ; 2        ; 19           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[6]  ; 134   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[7]  ; 125   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[8]  ; 126   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; instr_debug[9]  ; 135   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 19 ( 21 % )  ; 3.3V          ; --           ;
; 2        ; 12 / 23 ( 52 % ) ; 3.3V          ; --           ;
; 3        ; 9 / 23 ( 39 % )  ; 3.3V          ; --           ;
; 4        ; 12 / 24 ( 50 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; clock                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 18       ; 21         ; 1        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; instr_debug[19]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 48       ; 50         ; 4        ; instr_debug[18]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; instr_debug[25]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; instr_debug[24]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; instr_debug[23]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; instr_debug[30]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 58       ; 60         ; 4        ; instr_debug[14]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 63         ; 4        ; instr_debug[31]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 64         ; 4        ; instr_debug[1]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; instr_debug[12]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 64       ; 75         ; 4        ; instr_debug[13]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 76         ; 4        ; instr_debug[15]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; instr_debug[26]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 80       ; 97         ; 3        ; instr_debug[27]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ; 98         ; 3        ; instr_debug[0]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; instr_debug[28]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 104        ; 3        ; instr_debug[4]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; instr_debug[29]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 94       ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; instr_debug[11]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 97       ; 113        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; instr_debug[3]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; instr_debug[20]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 119      ; 135        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; instr_debug[2]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 138        ; 2        ; instr_debug[16]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ; 139        ; 2        ; instr_debug[5]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; instr_debug[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 145        ; 2        ; instr_debug[8]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; instr_debug[10]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; instr_debug[17]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 154        ; 2        ; instr_debug[22]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ; 155        ; 2        ; instr_debug[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 135      ; 162        ; 2        ; instr_debug[9]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 163        ; 2        ; instr_debug[21]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                  ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |mips                                           ; 2340 (0)    ; 1034 (0)                  ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 34   ; 0            ; 1306 (0)     ; 540 (0)           ; 494 (1)          ; |mips                                                                                                                ; work         ;
;    |control_unit:PCU|                           ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 3 (3)            ; |mips|control_unit:PCU                                                                                               ; work         ;
;    |datapath:PO|                                ; 2320 (33)   ; 1034 (10)                 ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1286 (22)    ; 540 (0)           ; 494 (11)         ; |mips|datapath:PO                                                                                                    ; work         ;
;       |arithmetic_logic_unit:alu|               ; 273 (273)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 266 (266)    ; 0 (0)             ; 7 (7)            ; |mips|datapath:PO|arithmetic_logic_unit:alu                                                                          ; work         ;
;       |data_memory:dmem|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|data_memory:dmem                                                                                   ; work         ;
;          |memory2:mem|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|data_memory:dmem|memory2:mem                                                                       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component                                       ; work         ;
;                |altsyncram_upq1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated        ; work         ;
;       |instructions_memory:imem|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|instructions_memory:imem                                                                           ; work         ;
;          |memory:mem|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|instructions_memory:imem|memory:mem                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_r9s1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated ; work         ;
;       |mux2_1:mux_alu|                          ; 40 (40)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|mux2_1:mux_alu                                                                                     ; work         ;
;       |mux2_1:mux_rd|                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |mips|datapath:PO|mux2_1:mux_rd                                                                                      ; work         ;
;       |mux2_1:mux_wb|                           ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; |mips|datapath:PO|mux2_1:mux_wb                                                                                      ; work         ;
;       |register_file:regs|                      ; 1962 (0)    ; 1024 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 938 (0)      ; 540 (0)           ; 484 (0)          ; |mips|datapath:PO|register_file:regs                                                                                 ; work         ;
;          |decoder5_32:DECO|                     ; 50 (50)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 11 (11)          ; |mips|datapath:PO|register_file:regs|decoder5_32:DECO                                                                ; work         ;
;          |mux32_1:MUX_A|                        ; 672 (672)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 480 (480)    ; 0 (0)             ; 192 (192)        ; |mips|datapath:PO|register_file:regs|mux32_1:MUX_A                                                                   ; work         ;
;          |mux32_1:MUX_B|                        ; 672 (672)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 419 (419)    ; 0 (0)             ; 253 (253)        ; |mips|datapath:PO|register_file:regs|mux32_1:MUX_B                                                                   ; work         ;
;          |regis:R0|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |mips|datapath:PO|register_file:regs|regis:R0                                                                        ; work         ;
;          |regis:R10|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 20 (20)          ; |mips|datapath:PO|register_file:regs|regis:R10                                                                       ; work         ;
;          |regis:R11|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |mips|datapath:PO|register_file:regs|regis:R11                                                                       ; work         ;
;          |regis:R12|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 17 (17)          ; |mips|datapath:PO|register_file:regs|regis:R12                                                                       ; work         ;
;          |regis:R13|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 8 (8)            ; |mips|datapath:PO|register_file:regs|regis:R13                                                                       ; work         ;
;          |regis:R14|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |mips|datapath:PO|register_file:regs|regis:R14                                                                       ; work         ;
;          |regis:R15|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |mips|datapath:PO|register_file:regs|regis:R15                                                                       ; work         ;
;          |regis:R16|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |mips|datapath:PO|register_file:regs|regis:R16                                                                       ; work         ;
;          |regis:R17|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 23 (23)          ; |mips|datapath:PO|register_file:regs|regis:R17                                                                       ; work         ;
;          |regis:R18|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 22 (22)          ; |mips|datapath:PO|register_file:regs|regis:R18                                                                       ; work         ;
;          |regis:R19|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |mips|datapath:PO|register_file:regs|regis:R19                                                                       ; work         ;
;          |regis:R1|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |mips|datapath:PO|register_file:regs|regis:R1                                                                        ; work         ;
;          |regis:R20|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |mips|datapath:PO|register_file:regs|regis:R20                                                                       ; work         ;
;          |regis:R21|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |mips|datapath:PO|register_file:regs|regis:R21                                                                       ; work         ;
;          |regis:R22|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |mips|datapath:PO|register_file:regs|regis:R22                                                                       ; work         ;
;          |regis:R23|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 8 (8)            ; |mips|datapath:PO|register_file:regs|regis:R23                                                                       ; work         ;
;          |regis:R24|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips|datapath:PO|register_file:regs|regis:R24                                                                       ; work         ;
;          |regis:R25|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 22 (22)          ; |mips|datapath:PO|register_file:regs|regis:R25                                                                       ; work         ;
;          |regis:R26|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |mips|datapath:PO|register_file:regs|regis:R26                                                                       ; work         ;
;          |regis:R27|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |mips|datapath:PO|register_file:regs|regis:R27                                                                       ; work         ;
;          |regis:R28|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |mips|datapath:PO|register_file:regs|regis:R28                                                                       ; work         ;
;          |regis:R29|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |mips|datapath:PO|register_file:regs|regis:R29                                                                       ; work         ;
;          |regis:R2|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips|datapath:PO|register_file:regs|regis:R2                                                                        ; work         ;
;          |regis:R30|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |mips|datapath:PO|register_file:regs|regis:R30                                                                       ; work         ;
;          |regis:R31|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |mips|datapath:PO|register_file:regs|regis:R31                                                                       ; work         ;
;          |regis:R3|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips|datapath:PO|register_file:regs|regis:R3                                                                        ; work         ;
;          |regis:R4|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |mips|datapath:PO|register_file:regs|regis:R4                                                                        ; work         ;
;          |regis:R5|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |mips|datapath:PO|register_file:regs|regis:R5                                                                        ; work         ;
;          |regis:R6|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 17 (17)          ; |mips|datapath:PO|register_file:regs|regis:R6                                                                        ; work         ;
;          |regis:R7|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |mips|datapath:PO|register_file:regs|regis:R7                                                                        ; work         ;
;          |regis:R8|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 23 (23)          ; |mips|datapath:PO|register_file:regs|regis:R8                                                                        ; work         ;
;          |regis:R9|                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |mips|datapath:PO|register_file:regs|regis:R9                                                                        ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; instr_debug[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[10] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[11] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[12] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[13] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[14] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[15] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[16] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[17] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[18] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[19] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[20] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[21] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[22] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[23] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[24] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[25] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[26] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[27] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[28] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[29] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[30] ; Output   ; --            ; --            ; --                    ; --  ;
; instr_debug[31] ; Output   ; --            ; --            ; --                    ; --  ;
; clock           ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; reset           ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+-----------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clock               ;                   ;         ;
; reset               ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                ;
+--------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                               ; Location          ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clock                                                              ; PIN_17            ; 1050    ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; control_unit:PCU|Mux10~0                                           ; LCCOMB_X22_Y8_N18 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; control_unit:PCU|Mux11~1                                           ; LCCOMB_X24_Y5_N0  ; 10      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[0]~28  ; LCCOMB_X20_Y4_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[10]~18 ; LCCOMB_X22_Y4_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[11]~21 ; LCCOMB_X20_Y6_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[12]~32 ; LCCOMB_X22_Y5_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[13]~30 ; LCCOMB_X24_Y5_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[14]~31 ; LCCOMB_X24_Y5_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[15]~33 ; LCCOMB_X24_Y5_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[16]~11 ; LCCOMB_X21_Y4_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[17]~7  ; LCCOMB_X24_Y5_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[18]~3  ; LCCOMB_X20_Y4_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[19]~15 ; LCCOMB_X24_Y5_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[1]~27  ; LCCOMB_X25_Y5_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[20]~9  ; LCCOMB_X20_Y5_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[21]~6  ; LCCOMB_X22_Y7_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[22]~1  ; LCCOMB_X20_Y4_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[23]~14 ; LCCOMB_X24_Y5_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[24]~10 ; LCCOMB_X20_Y4_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[25]~5  ; LCCOMB_X20_Y4_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[26]~2  ; LCCOMB_X22_Y4_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[27]~13 ; LCCOMB_X20_Y6_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[28]~12 ; LCCOMB_X22_Y6_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[29]~8  ; LCCOMB_X22_Y7_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[2]~26  ; LCCOMB_X20_Y4_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[30]~4  ; LCCOMB_X24_Y5_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[31]~16 ; LCCOMB_X24_Y5_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[3]~29  ; LCCOMB_X25_Y5_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[4]~24  ; LCCOMB_X20_Y5_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[5]~22  ; LCCOMB_X22_Y5_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[6]~23  ; LCCOMB_X20_Y4_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[7]~25  ; LCCOMB_X24_Y5_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[8]~20  ; LCCOMB_X20_Y4_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[9]~19  ; LCCOMB_X20_Y4_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reset                                                              ; PIN_18            ; 1034    ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; clock ; PIN_17   ; 1050    ; Global Clock         ; GCLK2            ; --                        ;
; reset ; PIN_18   ; 1034    ; Global Clock         ; GCLK1            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[17] ; 242     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[18] ; 242     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[19] ; 242     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[16] ; 242     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[24] ; 241     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[21] ; 241     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[22] ; 241     ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[23] ; 241     ;
; ~GND                                                                                                                   ; 112     ;
; control_unit:PCU|Mux8~1                                                                                                ; 61      ;
; control_unit:PCU|Mux6~2                                                                                                ; 55      ;
; control_unit:PCU|Mux7~1                                                                                                ; 46      ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[20] ; 43      ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[25] ; 33      ;
; datapath:PO|mux2_1:mux_wb|out_mux[3]~31                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[2]~30                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[1]~29                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[4]~28                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[5]~27                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[6]~26                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[7]~25                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[8]~24                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[9]~23                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[10]~22                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[11]~21                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[12]~20                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[14]~19                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[13]~18                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[15]~17                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[16]~16                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[17]~15                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[19]~14                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[18]~13                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[21]~12                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[20]~11                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[22]~10                                                                               ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[23]~9                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[24]~8                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[25]~7                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[26]~6                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[28]~5                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[27]~4                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[31]~3                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[29]~2                                                                                ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[30]~1                                                                                ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[15]~33                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[12]~32                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[14]~31                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[13]~30                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[3]~29                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[0]~28                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[1]~27                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[2]~26                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[7]~25                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[4]~24                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[6]~23                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[5]~22                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[11]~21                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[8]~20                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[9]~19                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[10]~18                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[31]~16                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[19]~15                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[23]~14                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[27]~13                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[28]~12                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[16]~11                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[24]~10                                                     ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[20]~9                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[29]~8                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[17]~7                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[21]~6                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[25]~5                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[30]~4                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[18]~3                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[26]~2                                                      ; 32      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[22]~1                                                      ; 32      ;
; datapath:PO|mux2_1:mux_wb|out_mux[0]~0                                                                                 ; 32      ;
; control_unit:PCU|Mux9~1                                                                                                ; 32      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux2~2                                                                           ; 31      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux2~1                                                                           ; 31      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux2~0                                                                           ; 31      ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[15] ; 29      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux30                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux29                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux28                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux27                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux26                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux25                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux24                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux23                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux22                                                                            ; 18      ;
; datapath:PO|arithmetic_logic_unit:alu|Mux31~4                                                                          ; 18      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[0]~17                                                      ; 16      ;
; datapath:PO|register_file:regs|decoder5_32:DECO|out_decoder[16]~0                                                      ; 16      ;
; datapath:PO|mux2_1:mux_rd|out_mux[3]~3                                                                                 ; 16      ;
; datapath:PO|mux2_1:mux_rd|out_mux[2]~2                                                                                 ; 16      ;
; datapath:PO|mux2_1:mux_rd|out_mux[1]~1                                                                                 ; 16      ;
; datapath:PO|mux2_1:mux_rd|out_mux[0]~0                                                                                 ; 16      ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[27] ; 14      ;
; control_unit:PCU|Mux5~2                                                                                                ; 13      ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[29] ; 11      ;
; control_unit:PCU|Mux11~1                                                                                               ; 10      ;
; datapath:PO|PCSrc~2                                                                                                    ; 10      ;
; datapath:PO|PC[9]                                                                                                      ; 9       ;
; datapath:PO|PC[8]                                                                                                      ; 9       ;
; datapath:PO|PC[7]                                                                                                      ; 9       ;
; datapath:PO|PC[6]                                                                                                      ; 9       ;
; datapath:PO|PC[5]                                                                                                      ; 9       ;
; datapath:PO|PC[4]                                                                                                      ; 9       ;
; datapath:PO|PC[3]                                                                                                      ; 9       ;
; datapath:PO|PC[2]                                                                                                      ; 9       ;
; datapath:PO|PC[1]                                                                                                      ; 9       ;
; datapath:PO|PC[0]                                                                                                      ; 9       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[26] ; 9       ;
; control_unit:PCU|Mux10~0                                                                                               ; 8       ;
; datapath:PO|mux2_1:mux_alu|out_mux[21]~8                                                                               ; 8       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[30] ; 8       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[28] ; 8       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[3]  ; 8       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[0]  ; 8       ;
; datapath:PO|mux2_1:mux_alu|out_mux[2]~29                                                                               ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[10]~18                                                                              ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[11]~17                                                                              ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[12]~16                                                                              ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[13]~15                                                                              ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[14]~14                                                                              ; 7       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux17~20                                                                  ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[17]~11                                                                              ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[18]~10                                                                              ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[20]~9                                                                               ; 7       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux10~20                                                                  ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[24]~7                                                                               ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[25]~6                                                                               ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[26]~5                                                                               ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[27]~4                                                                               ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[28]~3                                                                               ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[30]~2                                                                               ; 7       ;
; control_unit:PCU|Mux11~0                                                                                               ; 7       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[31] ; 7       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[1]  ; 7       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[2]  ; 7       ;
; datapath:PO|mux2_1:mux_alu|out_mux[31]~33                                                                              ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[22]~32                                                                              ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[3]~31                                                                               ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux28~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux29~20                                                                  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[1]~27                                                                               ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[4]~25                                                                               ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux27~20                                                                  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[5]~23                                                                               ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux25~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux26~20                                                                  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[6]~21                                                                               ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux24~20                                                                  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[8]~19                                                                               ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux22~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux21~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux20~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux19~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux18~20                                                                  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[15]~13                                                                              ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux16~20                                                                  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[19]~12                                                                              ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux14~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux15~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux12~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux13~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux11~20                                                                  ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux9~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux8~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux7~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux6~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux5~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux3~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux4~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux0~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux2~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux1~20                                                                   ; 6       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux31~20                                                                  ; 6       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[9]  ; 6       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[5]  ; 6       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[7]  ; 6       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[4]  ; 6       ;
; datapath:PO|mux2_1:mux_alu|out_mux[23]~39                                                                              ; 5       ;
; datapath:PO|mux2_1:mux_alu|out_mux[29]~38                                                                              ; 5       ;
; datapath:PO|mux2_1:mux_alu|out_mux[7]~37                                                                               ; 5       ;
; datapath:PO|mux2_1:mux_alu|out_mux[9]~35                                                                               ; 5       ;
; datapath:PO|mux2_1:mux_alu|out_mux[16]~34                                                                              ; 5       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux23~20                                                                  ; 5       ;
; datapath:PO|register_file:regs|mux32_1:MUX_A|Mux30~20                                                                  ; 5       ;
; datapath:PO|mux2_1:mux_alu|out_mux[0]~1                                                                                ; 5       ;
; control_unit:PCU|Mux9~0                                                                                                ; 5       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[6]  ; 5       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux22~20                                                                  ; 4       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux15~20                                                                  ; 4       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux8~20                                                                   ; 4       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux2~20                                                                   ; 4       ;
; control_unit:PCU|Mux7~0                                                                                                ; 4       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[14] ; 4       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[8]  ; 4       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux24~20                                                                  ; 3       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux17~20                                                                  ; 3       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux16~20                                                                  ; 3       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux12~20                                                                  ; 3       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~14                                                                     ; 3       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux9~20                                                                   ; 3       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux0~20                                                                   ; 3       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[13] ; 3       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[12] ; 3       ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|q_b[11] ; 3       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~15                                                            ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~14                                                            ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~13                                                            ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~12                                                            ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~11                                                            ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~10                                                            ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~9                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~8                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~7                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~6                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~5                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~4                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~3                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~2                                                             ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~1                                                             ; 2       ;
; control_unit:PCU|Mux7~2                                                                                                ; 2       ;
; control_unit:PCU|Mux4~2                                                                                                ; 2       ;
; datapath:PO|register_file:regs|decoder5_32:DECO|Decoder0~0                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux9                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux17                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux16                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux15                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux14                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux5~10                                                                          ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux5~8                                                                           ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux4                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux3~10                                                                          ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux3~8                                                                           ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux2                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux21                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux20                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux19                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux18                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux8                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux7~10                                                                          ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux7~8                                                                           ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux6                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux1                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux0                                                                             ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux13                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux12                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux11                                                                            ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|Mux10                                                                            ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux28~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux28~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[3]                                                                           ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux28~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[3]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux29~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux29~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[2]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[2]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux30~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[1]                                                                           ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux30~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[1]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux27~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux27~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[4]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux27~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[4]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[4]                                                                          ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~38                                                                     ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux25~20                                                                  ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~35                                                                     ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux26~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux26~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[5]                                                                           ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux26~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[5]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux25~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[6]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux25~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[6]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux24~19                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[7]                                                                           ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux24~9                                                                   ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[7]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux23~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[8]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[8]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[9]                                                                           ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[9]                                                                          ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux21~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[10]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[10]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[10]                                                                         ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~30                                                                     ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux20~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[11]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[11]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[11]                                                                         ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~29                                                                     ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux19~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[12]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[12]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[12]                                                                         ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~28                                                                     ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux18~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[14]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[14]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[13]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[13]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[15]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[15]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[15]                                                                         ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~24                                                                     ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[16]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[16]                                                                         ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux14~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[17]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[17]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[17]                                                                         ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~16                                                                     ; 2       ;
; datapath:PO|arithmetic_logic_unit:alu|LessThan0~15                                                                     ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[19]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[19]                                                                         ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux13~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[18]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[18]                                                                         ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux11~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|mux32_1:MUX_B|Mux10~20                                                                  ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[21]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[21]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[20]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[20]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R1|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R7|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R4|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R6|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R5|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R11|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R8|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R9|Q[22]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R10|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R31|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R19|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R23|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R27|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R28|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R16|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R24|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R20|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R29|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R17|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R21|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R25|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R30|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R18|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R26|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R22|Q[22]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R15|Q[23]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R12|Q[23]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R13|Q[23]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R14|Q[23]                                                                         ; 2       ;
; datapath:PO|register_file:regs|regis:R3|Q[23]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R0|Q[23]                                                                          ; 2       ;
; datapath:PO|register_file:regs|regis:R2|Q[23]                                                                          ; 2       ;
+------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+-------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                 ; Location                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+-------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 8    ; data_mem.mif        ; M4K_X23_Y2, M4K_X23_Y4, M4K_X23_Y10, M4K_X23_Y7, M4K_X23_Y8, M4K_X23_Y9, M4K_X23_Y6, M4K_X23_Y5 ; Don't care           ; Don't care      ; Don't care      ;
; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 8    ; instruction_mem.mif ; M4K_X11_Y4, M4K_X11_Y9, M4K_X11_Y10, M4K_X11_Y3, M4K_X11_Y6, M4K_X11_Y7, M4K_X11_Y8, M4K_X11_Y5 ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+-------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,562 / 15,666 ( 29 % ) ;
; C16 interconnects           ; 57 / 812 ( 7 % )        ;
; C4 interconnects            ; 3,035 / 11,424 ( 27 % ) ;
; Direct links                ; 311 / 15,666 ( 2 % )    ;
; Global clocks               ; 2 / 8 ( 25 % )          ;
; Local interconnects         ; 1,400 / 4,608 ( 30 % )  ;
; R24 interconnects           ; 103 / 652 ( 16 % )      ;
; R4 interconnects            ; 3,913 / 13,328 ( 29 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.00) ; Number of LABs  (Total = 195) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 9                             ;
; 3                                           ; 2                             ;
; 4                                           ; 12                            ;
; 5                                           ; 6                             ;
; 6                                           ; 9                             ;
; 7                                           ; 7                             ;
; 8                                           ; 6                             ;
; 9                                           ; 4                             ;
; 10                                          ; 8                             ;
; 11                                          ; 6                             ;
; 12                                          ; 2                             ;
; 13                                          ; 0                             ;
; 14                                          ; 8                             ;
; 15                                          ; 12                            ;
; 16                                          ; 99                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.86) ; Number of LABs  (Total = 195) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 186                           ;
; 1 Clock                            ; 186                           ;
; 1 Clock enable                     ; 19                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 164                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.28) ; Number of LABs  (Total = 195) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 15                            ;
; 7                                            ; 7                             ;
; 8                                            ; 6                             ;
; 9                                            ; 5                             ;
; 10                                           ; 7                             ;
; 11                                           ; 4                             ;
; 12                                           ; 8                             ;
; 13                                           ; 3                             ;
; 14                                           ; 4                             ;
; 15                                           ; 5                             ;
; 16                                           ; 12                            ;
; 17                                           ; 11                            ;
; 18                                           ; 17                            ;
; 19                                           ; 8                             ;
; 20                                           ; 5                             ;
; 21                                           ; 8                             ;
; 22                                           ; 10                            ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 7                             ;
; 26                                           ; 3                             ;
; 27                                           ; 8                             ;
; 28                                           ; 4                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.25) ; Number of LABs  (Total = 195) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 6                             ;
; 2                                               ; 12                            ;
; 3                                               ; 12                            ;
; 4                                               ; 10                            ;
; 5                                               ; 18                            ;
; 6                                               ; 17                            ;
; 7                                               ; 17                            ;
; 8                                               ; 11                            ;
; 9                                               ; 11                            ;
; 10                                              ; 11                            ;
; 11                                              ; 6                             ;
; 12                                              ; 7                             ;
; 13                                              ; 5                             ;
; 14                                              ; 12                            ;
; 15                                              ; 4                             ;
; 16                                              ; 9                             ;
; 17                                              ; 9                             ;
; 18                                              ; 6                             ;
; 19                                              ; 7                             ;
; 20                                              ; 2                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.97) ; Number of LABs  (Total = 195) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 0                             ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 5                             ;
; 8                                            ; 0                             ;
; 9                                            ; 11                            ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 5                             ;
; 13                                           ; 5                             ;
; 14                                           ; 1                             ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 7                             ;
; 18                                           ; 8                             ;
; 19                                           ; 3                             ;
; 20                                           ; 5                             ;
; 21                                           ; 5                             ;
; 22                                           ; 3                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 5                             ;
; 26                                           ; 4                             ;
; 27                                           ; 9                             ;
; 28                                           ; 13                            ;
; 29                                           ; 5                             ;
; 30                                           ; 15                            ;
; 31                                           ; 17                            ;
; 32                                           ; 26                            ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
; 38                                           ; 0                             ;
; 39                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP2C5T144C6 for design mips
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C8T144C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 34 pins of 34 total pins
    Info (169086): Pin instr_debug[0] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[1] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[2] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[3] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[4] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[5] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[6] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[7] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[8] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[9] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[10] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[11] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[12] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[13] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[14] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[15] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[16] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[17] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[18] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[19] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[20] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[21] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[22] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[23] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[24] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[25] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[26] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[27] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[28] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[29] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[30] not assigned to an exact location on the device
    Info (169086): Pin instr_debug[31] not assigned to an exact location on the device
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 25% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.06 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 32 output pins without output pin load capacitance assignment
    Info (306007): Pin "instr_debug[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instr_debug[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/Gabriel/Desktop/Trabalho-/mips-sda/output_files/mips.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Sat Feb 07 17:02:04 2026
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Gabriel/Desktop/Trabalho-/mips-sda/output_files/mips.fit.smsg.


