boolean satisfi transit constraint consid variant boolean satisfi problem subset epsiv proposit variabl appear formula fsat encod symmetr transit binari relat n element relat variabl eij 1 j n express whether relat hold element j task either find satisfi assign fsat also satisfi transit constraint relat variabl eg e12 wedg e23 e13 prove assign exist solv satisfi problem final difficult step decis procedur logic equal uninterpret function procedur form core tool verifi pipelin microprocessorsto use convent boolean satisfi checker augment set claus express fsat claus express transit constraint consid method reduc number claus base spars structur relat variablesto use order binari decis diagram obdd show set epsiv obdd represent transit constraint exponenti size possibl variabl order consid relat variabl occur obdd represent fsat experi show readili construct obdd represent relev transit constraint thu solv constrain satisfi problem b introduct consid follow variant boolean satisfi problem given boolean formula f sat set variabl v subset symbol encod binari relat n element reflex symmetr transit relat variabl whether relat hold element j typic e spars contain much fewer nn gamma 12 possibl variabl note e ij 62 e valu j impli relat hold element j simpli indic f sat directli depend relat element j transit constraint formula form denot set transit constraint form relat variabl task find assign v f0 1g satisfi f sat well everi constraint trans goel et al gszas98 shown problem nphard even f sat given order binari decis diagram obdd bry86 normal boolean satisfi trivial given obdd represent formula motiv solv problem part tool verifi pipelin microprocessor vb99 tool abstract oper datapath set uninterpret function uninterpret predic oper symbol data prove pipelin processor behavior match unpipelin refer model use symbol flush techniqu develop burch dill bd94 major comput task decid valid formula fver logic equal uninterpret function bgv99a bgv99b decis procedur transform fver first replac function applic term term set domain variabl fv j1 ng similarli predic applic replac formula set newlygener proposit variabl result formula f ver contain equat form v equat encod introduc relat variabl e ij similar method propos goel et al gszas98 result translat proposit formula encf ver express verif condit relat variabl proposit variabl appear f ver let f sat denot encf ver complement formula express translat verif condit captur transit equal eg v transit constraint form e ij e jk e ik find satisfi assign f sat also satisfi transit constraint give us counterexampl origin verif condit fver hand prove assign prove fver univers valid consid three method gener boolean formula f tran encod transit constraint direct method enumer set chordfre cycl undirect graph edg relat variabl e method avoid introduc addit relat variabl lead formula exponenti size dens method use relat variabl e ij possibl valu j 1 axiomat transit form constraint form e ij e jk e ik distinct valu j k yield formula cubic n spars method augment e addit relat variabl form set variabl result graph chordal rose70 requir transit constraint form e ij e jk e ik spars method guarante gener smaller formula dens method use convent boolean satisfi sat procedur solv constrain satisfi problem run checker set claus encod f sat f tran latest version fgrasp sat checker m99 abl complet benchmark although run time increas significantli transit constraint enforc use order binari decis diagram evalu satisfi could gener obdd represent f sat f tran use appli algorithm comput obdd represent conjunct obdd find satisfi solut would trivial show approach feasibl gener obdd represent f tran intract set relat variabl obdd represent transit constraint formula f tran exponenti size regardless variabl order npcomplet result goel et al show obdd represent f tran may exponenti size use order previous select repres f sat obdd leav open possibl could variabl order would yield effici obdd represent f sat f tran result show transit constraint intrins intract repres obdd independ structur f sat present experiment result complex construct obdd transit constraint aris actual microprocessor verif result show obdd inde quit larg consid two techniqu avoid construct obdd represent transit constraint first propos goel et al gszas98 gener implic cube f sat reject violat transit constraint although method suffic small benchmark find number implic gener larger benchmark grow unaccept larg second method determin relat variabl actual occur obdd represent f sat appli one three techniqu encod transit constraint order gener boolean formula transit constraint reduc set relat variabl obdd represent formula gener tractabl even larger benchmark benchmark benchmark vb99 base appli verifi set highlevel microprocessor design base dlx risc processor describ hennessi patterson hp96 1thetadlxc singleissu fivestag pipelin capabl fetch one new instruct everi clock cycl implement six instruct type registerregist registerimmedi circuit domain proposit equat variabl variabl buggi min 22 56 89 2thetadlxcc avg 25 69 124 max tabl 1 microprocessor verif benchmark benchmark suffix modifi requir enforc transit load store branch jump pipelin stage fetch decod execut memori writeback interlock caus instruct follow load stall one cycl requir load result branch jump predict nottaken 3 instruct squash mispredict exampl compar dlx exampl first verifi burch dill bd94 2thetadlxca complet first pipelin capabl execut six instruct type second pipelin capabl execut arithmet instruct 0 2 new instruct issu cycl depend type sourc regist well type destin regist preced instruct exampl compar one verifi burch bur96 2thetadlxcc two complet pipelin ie execut six instruct type four load interlocksbetween load execut either pipelin instruct decod either pipelin cycl 0 2 instruct issu exampl domain variabl v 1 n f ver encod regist identifi describ bgv99a bgv99b encod symbol term repres program data address distinct valu avoid need equat among variabl equat aris model read write oper regist file bypass logic implement data forward load interlock pipelin issu logic origin processor benchmark verifi without enforc transit con straint unconstrain formula f sat unsatisfi everi case nonetheless motiv studi problem constrain satisfi two reason first processor design might reli transit eg due sophist issu logic second aid design debug pipelin essenti gener counterexampl satisfi transit constraint otherwis design unabl determin whether counterexampl repres true bug weak verifi creat challeng benchmark gener variant circuit requir enforc transit verif exampl normal forward logic execut stage 1thetadlxc must determin whether forward result memori stage instruct either one operand execut stage instruct compar two sourc regist esrc1 esrc2 instruct execut stage destin regist mdest instruct memori stage modifi circuit chang bypass condit esrc1mdest esrc1mdest esrc1esrc2esrc2mdest given transit two express equival pipelin introduc four modif forward logic differ combin sourc destin regist modifi circuit name 1thetadlxct 2thetadlxcat 2thetadlxcct studi problem counterexampl gener buggi circuit gener 105 variant 2thetadlxcc contain small modif control logic 5 found function correct eg modif caus processor stall un necessarili yield total 100 benchmark circuit counterexampl gener tabl 1 give statist benchmark number domain variabl n rang 13 25 number equat rang 27 143 verif condit formula f ver also contain 42 77 proposit variabl express oper control logic variabl plu relat variabl compris set variabl v proposit formula f sat circuit modif requir enforc transit yield formula contain 19 addit equat final three line summar complex 100 buggi variant 2thetadlxcc appli number simplif gener formula f sat henc small chang circuit yield signific variat formula complex 3 graph formul definit trans equat 1 place restrict length form transit constraint henc infinit number show construct graph represent relat variabl identifi reduc set transit constraint satisfi guarante possibl transit constraint satisfi introduc relat variabl alter graph structur reduc number transit constraint must consid variabl set e defin undirect graph ge contain vertex edg variabl e assign boolean valu relat variabl defin label graph ge graph ge edg label 1edg e ij 0edg e ij path sequenc vertic edg success element element p sequenc 1 p success pair element form edg consid edg also part path cycl path form proposit 1 assign variabl e violat transit cycl ge contain exactli one 0edg proof suppos cycl let 1 vertex one end 0edg trace around cycl give sequenc vertic vertex end 0edg assign e j j1 henc violat equat 1 suppos assign violat transit constraint given equat 1 construct cycl vertic edg path said acycl said simpl prefix proposit 2 assign variabl e violat transit simpl cycl ge contain exactli one 0edg proof portion proof cover proposit 1 portion prove induct number variabl anteced transit constraint equat 1 assum transit constraint contain k variabl anteced violat violat constraint least k variabl anteced valu p q 1 cycl valu p q exist form transit constraint transit constraint contain fewer k variabl anteced also violat contradict assumpt violat transit constraint fewer k variabl anteced 2 defin chord simpl cycl edg connect two vertic adjac cycl precis simpl cycl chord edg ge 1 cycl said chordfre simpl chord proposit 3 assign variabl e violat transit chord contain exactli one 0edg proof portion proof cover proposit 1 portion prove induct number variabl anteced transit constraint equat 1 assum transit constraint k variabl violat transit constraint fewer variabl anteced violat valu p q variabl e p q correspond cycl chordfre valu p q exist consid two case illustr figur 1 0edg shown dash line 1edg shown solid line wavi line 0edg 1edg figur 1 case analysi proposit 3 0edg shown dash line cycl repres transit violat contain chord find smaller cycl also repres transit violat repres sequenc 1edg case 1 edg 0edg shown left transit constraint violat fewer k variabl anteced case 2 edg 1edg shown right transit constraint violat fewer k variabl case contradict assumpt violat transit constraint fewer k variabl anteced 2 length k cycl given follow claus claus deriv express equat 1 disjunct 2 set relat variabl e defin f tran e conjunct transit constraint chordfre cycl graph ge theorem 1 assign relat variabl e satisfi transit constraint given equat 1 satisfi f tran e theorem follow directli proposit 3 encod given equat 2 31 enumer chordfre cycl enumer chordfre cycl graph exploit follow properti acycl path said chord edg classifi chordfre path termin ge extens otherwis proposit 4 path chordfre termin cycl chordfre follow note condit impos chordfre path ident chordfre cycl except latter includ close edg proper prefix path proposit 5 everi proper prefix chordfre path chordfre extens clearli prefix chordfre path also chordfre prefix termin attempt add edg would yield either simpl cycl path chord given properti enumer set chordfre path breadth first expan sion enumer path also gener c set chordfre cycl defin p k set extens chordfre path k vertic 1 k n initi given set p k gener set p k1 add cycl length k 1 c path consid path edg classifi path cyclic edg classifi path chord edg add cycl c otherwis add path p k1 gener path use set c gener set chordfre cycl termin chordfre cycl k vertic 2k member c k edg cycl serv close edg cycl travers close edg either direct gener set claus given equat 2 simpli need choos one element c close edg eg consid cycl figur 2 indic exponenti number chordfre cycl graph particular figur illustr famili graph 3n vertic consid cycl pass n diamondshap face well edg along bottom diamondshap face f cycl pass either upper vertex lower vertex thu 2 n cycl addit edg form perimet face f creat chordfre cycl give total cycl column label direct tabl 2 show result enumer chordfre cycl benchmark correct microprocessor two graph one transit constraint play role verif one indic end name modifi requir enforc transit constraint summar result transit oe ae figur 2 class graph mani chordfre cycl graph n diamondshap face cycl circuit direct dens spars edg cycl claus edg cycl claus edg cycl claus 1thetadlxct 37 95 348 78 286 858 42 68 204 2thetadlxcct 143 2136 8364 300 2300 6900 193 858 2574 full min 89 1446 6360 231 1540 4620 132 430 1290 buggi avg 124 2562 10270 300 2300 6900 182 750 2244 tabl 2 cycl origin augment benchmark graph result given three differ method encod transit constraint constraint 100 buggi variant 2thetadlxcc term minimum averag maximum measur also show result five synthet benchmark consist n theta n planar mesh n n rang 4 8 mesh figur 3 circuit benchmark number cycl although larg appear manag moreov cycl 4 edg synthet benchmark hand demonstr exponenti growth predict worst case behavior number cycl grow quickli mesh grow larger furthermor cycl much longer caus number claus grow even rapidli 32 ad relat variabl enumer transit constraint base variabl e run risk gener boolean formula exponenti size guarante polynomi growth consid larger set relat variabl gener let e 0 set relat variabl let f tran transit constraint formula gener enumer chordfre cycl graph ge 0 theorem 2 e set relat variabl f sat f tran e satisfi f sat f tran introduc seri lemma prove theorem proposit formula f set variabl assign f0 1g defin valuat f denot result evalu formula f accord assign first prove extend assign set relat variabl one superset variabl yield ident valuat transist constraint formula lemma 1 set relat variabl e 1 e 2 assign 1g f tran assign f tran proof consid case g gener statement proposit hold induct je assign 2 graph ge 1 path 1edg node node j consid two case 1 2 e ij cycl ge must contain 0edg e ij henc ad edg introduc transit violat 2 2 e ij must path p 1 1edg node j order introduct 1edg e ij creat transit violat must also path p 2 node j ge exactli one 0 edg could concaten path p 1 p 2 form cycl ge exactli one 0edg impli f tran conclud therefor ad 1edg e ij introduc transit violationslemma 2 assign f tran also f tran proof note cycl ge must present ge edg label thu ge cycl singl 0edg neither ge return proof theorem 2 proof suppos f sat f tran e satisfi ie assign f sat 1 lemma 1 find assign 0 f tran furthermor sinc construct 0 lemma 1 preserv valu assign variabl e relat variabl occur f sat conclud f sat suppos hand f sat f tran assign 0 f sat henc f sat f tran e satisfi 2 goal add relat variabl possibl order reduc size transit formula continu use path enumer algorithm gener transit formula 33 dens enumer dens enumer method let en denot set variabl e ij valu j 1 graph gen complet undirect graph graph cycl length greater three must chord henc algorithm enumer transit constraint form e ij e jk e ik distinct valu j k graph yield total column label dens tabl 2 show complex method benchmark circuit smaller graph 1thetadlxc 1thetadlxct 4 5 method yield claus direct enumer cycl origin graph larger graph howev yield fewer claus advantag dens method evid mesh graph cubic complex far superior exponenti 34 spars enumer improv method exploit spars structur ge like dens method want introduc addit relat variabl give set variabl result graph graph properti everi cycl length greater three chord chordal graph studi extens context spars gaussian elimin fact problem find minimum set addit variabl add set ident problem find elimin order gaussian elimin minim amount fillin although problem npcomplet yan81 good heurist solut satisfi sec satisfi sec full min buggi avg 125 1517 23 tabl 3 perform fgrasp benchmark circuit result given without transit constraint particular implement proce seri elimin step step remov vertex graph everi pair distinct unelimin vertic j k graph contain edg j k add edg j alreadi exist origin graph plu ad edg form chordal graph choos vertex elimin given step implement use simpl heurist choos vertex minimum degre one vertex minimum degre choos one minim number new edg ad column tabl 2 label spars show effect make benchmark graph chordal method observ method give superior result either two method implement therefor use spars method gener transit constraint formula satbas decis procedur boolean satisfi sat checker take input formula express clausal form claus set liter liter either variabl complement claus denot disjunct liter task checker either find assign variabl satisfi claus determin assign exist solv constrain satisfi problem use convent sat checker gener set claus c tran repres f tran set claus c sat repres formula f sat run checker combin claus set c sat c tran find satisfi solut experi number boolean satisfi checker found fgrasp ms99 best overal perform recent version direct period restart search use randomlygener variabl assign m99 first sat checker test complet benchmark experi conduct 336 mhz sun ultrasparc ii 12gb primari memori indic tabl 3 ran fgrasp claus set c sat c tran c sat ie without transit constraint benchmark 1thetadlxc 2thetadlxca 2thetadlxcc formula f sat unsatisfi seen includ transit constraint increas run time significantli benchmark 1thetadlxct 2thetadlxcat 2thetadlxcct formula f sat satisfi transit enforc add claus f tran formula becom unsatisfi buggi circuit run time c sat rang 1 second 36 minut run time c tran c sat rang less one second 12 hour case ad transit constraint actual decreas time much factor 5 case cpu time increas much factor 69 averag use geometr mean ad transit constraint increas time factor 23 therefor conclud satisfi check transit constraint difficult convent satisfi check ad complex overwhelm 5 obddbas decis procedur simplemind approach solv satisfi transit constraint use obdd would gener separ obdd represent f tran f sat could use appli oper gener obdd f tran f sat either find satisfi assign determin function unsatisfi show set relat variabl e obdd represent f tran e larg repres manipul experi use cudd obdd packag dynam variabl reorder sift 51 lower bound obdd represent f tran e prove set e obdd represent f tran e may exponenti size possibl variabl order mention earlier npcomplet result prove goel et al gszas98 implic complex repres f tran e obdd show given obdd g sat repres formula f sat task find satisfi assign f sat also satisfi transit constraint trans npcomplet size g sat assum p 6 np infer obdd represent f tran e may exponenti size use variabl order use g sat result extend lower bound arbitrari variabl order independ vs np problem let n denot planar mesh consist squar array n theta n vertic exampl figur 3 show graph planar graph edg partit plane face shown figur 3 label f ij 1 1 total n face one see set edg form border face form chordfre cycl n shown tabl 2 mani cycl also chordfre eg perimet rectangular region height width greater 1 consid cycl f 11 f 12 f 13 f 14 f 15 f 31 f 32 f 33 f 34 f 35 f 41 f 42 f 43 f 44 f 45 f 51 f 52 f 53 f 54 f 55 figur 3 mesh graph 6 correspond singl face nthetan set relat variabl correspond edg n f tran e nthetan encod transit constraint variabl theorem 3 obdd represent f tran e nthetan must vertic prove theorem consid order variabl repres edg n let denot first half order b denot second half classifi face accord four edg form border b b c other b call split face observ type face adjac type b face sinc share edg b therefor must split face separ region type face region type b face exampl figur 4 show three possibl partit edg 6 result classif face let b c denot number face respect type see alway c particular minimum valu c achiev partit edg correspond partit graph region type face region type b face nearli equal size split face form boundari two region c figur 4 partit edg set solid b dash face classifi type solid b dash c mix lemma 3 partit edg mesh graph n equallys set b must least n gamma 32 split face note lower bound somewhat weakit seem clear must c n gamma 1 howev weaker bound suffic prove exponenti lower bound obdd size proof proof adapt proof leighton lei92 theorem 121 n bisect bandwidth least n one would remov least n edg split graph two part equal size observ n n 2 vertic 2nn gamma 1 edg edg split nn gamma 1 nn gamma 1 b let n denot planar dual n contain vertex u ij face f ij n edg pair vertic correspond face n common edg fact one readili see graph isomorph ngamma1 partit vertic n set u u b u c accord type correspond face let b c denot number element set face n four border edg edg border two face thu upper bound must 4a 2nn gamma 1 give nn gamma 12 similarli b addit sinc face type adjac n one type b vertex u adjac one u b consid complet direct bipartit graph edg set u theta u b u b theta u ie total 2ab edg given bound 12 minimum valu 2ab achiev either give lower bound emb bipartit graph n form path vertex u ij vertex either u ij 2 u u viceversa convent use path first follow vertic edg u 0 j follow horizont edg u 0 j 0 must least one vertex u c along path therefor remov vertic u c would cut 2ab path vertex u ij 2 u c bound total number path pass separ consid path enter bottom top left right enter bottom vertic gamma 1 destin vertic give path quantiti maxim give upper bound n gamma 1 3 4 similar argument show n gamma 1 3 4 path enter top vertex path enter left j vertic n gamma destin give j gamma 1n path quantiti maxim give upper bound n gamma 1 3 4 bound also hold path enter right thu remov singl vertex would cut n gamma 1 3 path combin lower bound number path 2ab upper bound number path cut remov singl vertex fact remov c vertic rewrit valu n set face said edg independ two member set share edg lemma 4 partit edg mesh graph n equallys set b must edgeindepend set split face contain least n gamma 34 element proof classifi pariti face f ij even even odd otherwis observ two face pariti common edg divid set split face two subset even pariti odd subset edg independ one must least 12 element set split face 2 complet proof theorem 3 proof suppos edgeindepend set k split face split face choos one edg one edg b border face valu 2 f0 1g k defin assign ff respect fi variabl repres edg resp b follow edg e part k split face defin ff 0 edg e part split face one one chosen special let ff 1 edg e chosen variabl face let ff give us assign ff delta fi variabl evalu 1 independ split face f two 1edg cycl graph least two 0edg hand z 2 f0 1g k 6 z assign ff delta fi z caus evalu 0 face 6 z one edg assign valu 1 thu set assign fff jy 2 f0 1g k g form obdd fool set defin bry91 impli obdd must least 2 k 2 ngamma34 seen ad relat variabl reduc number cycl therefor simplifi transit constraint formula rais question ad relat variabl affect bdd represent transit constraint unfortun exponenti lower bound still hold corollari 1 set relat variabl e e nthetan e obdd represent f tran e must vertic extra edg e introduc complic creat cycl contain edg differ face result lower bound weaker defin set face vertex independ two member share vertex lemma 5 partit edg mesh graph n equals set b must vertexindepend set split face contain least n gamma 38 element proof partit set split face four set ee eo oe oo face f ij assign set accord valu j ee j even eo even j odd oe odd j even oo j odd set vertex independ least one set must contain least 14 element sinc least n gamma 32 split face one set must contain least vertexindepend split face 2 prove corollari 1 proof order variabl e partit two set b come b number variabl e nthetan equal split b suppos vertexindepend set k split face valu 2 f0 1g k defin assign ff variabl fi variabl b assign defin proof theorem 3 addit variabl e ij nthetan assign valu 0 consid set assign ff delta fi z valu z 2 f0 1g k cycl ge ff delta fi z less two 0edg correspond perimet split face proof theorem 3 set fff jy 2 f0 1g k g form obdd fool set defin bry91 impli obdd must least 2 k 2 ngamma38 lower bound fairli weak reflect difficulti prove lower bound found practic obdd represent transit constraint function aris benchmark tend larg rel encount evalu f sat exampl although obdd represent f tran 1thetadlxct 2692 node function 42 variabl unabl construct obdd represent function either 2thetadlxcat 178 variabl 2thetadlxcct 193 variabl despit run 24 hour 52 enumer elimin violat goel et al gszas98 propos method gener implic cube function f sat obdd represent implic examin discard violat transit constraint experi found approach work well normal correctli design pipelin ie circuit 1thetadlxc 2thetadlxca 2thetadlxcc sinc formula f sat unsatisfi henc implic 100 buggi circuit first implic gener contain transit violat henc valid counterexampl circuit requir enforc transit constraint found approach im practic exampl verifi 1thetadlxct mean gener 253216 implic requir total 35 second cpu time vs 02 second 1thetadlxc benchmark 2thetadlxcat 2thetadlxcct program ran 24 hour without gener implic contrast circuit 2thetadlxca 2thetadlxcc verifi 11 29 second respect implement could improv make sure gener implic irredund prime gener howev believ verifi gener individu implic robust complex control logic pipelin lead formula f sat contain larg number implic even transit play minor role correct design 53 enforc reduc set transit constraint one advantag obdd represent boolean function readili determin true support function ie set variabl function depend lead strategi comput obdd represent f sat intersect support e give set relat variabl could potenti lead transit violat augment variabl make graph chordal yield set variabl circuit vert direct dens spars edg cycl claus edg cycl claus edg cycl claus 1thetadlxct 9 reduc min 3 buggi avg 12 17 19 75 73 303 910 21 14 42 2thetadlxcc max 19 52 378 1512 171 969 2907 68 140 420 tabl 4 graph reduc transit constraint result given three differ method encod transit constraint base variabl true support f sat circuit obdd node cpu reduc min 20 1 20 7 buggi avg 3173 1483 25057 107 2thetadlxcc max 15784 93937 438870 2466 tabl 5 obddbas verif transit constraint gener reduc set variabl gener obdd represent f tran satisfi gener counterexampl tabl 4 show complex graph gener method benchmark cir cuit compar full graph shown tabl 2 see typic reduc number relat vertic ie edg factor 3 benchmark modifi requir transit even greater factor buggi circuit benchmark result graph also spars exampl see direct spars method encod transit constraint greatli outperform dens method tabl 5 show complex appli obddbas method bench mark origin circuit 1thetadlxc 2thetadlxca 2thetadlxcc yield formula f sat unsatisfi henc transit constraint requir 3 modifi circuit 1thetadlxct 2thetadlxcat 2thetadlxcct interest reduct number relat variabl make feasibl gener obdd represent transit constraint compar benchmark 1thetadlxc 2thetadlxca 2thetadlxcc see signific although toler increas comput requir verifi modifi circuit attribut complex control logic need appli transit constraint 100 buggi variant 2thetadlxcc f sat depend 52 relat variabl averag 17 yield obdd f tran rang 93937 node averag 1483 obdd f sat f tran rang 438870 node averag 25057 show ad transit constraint significantli increas complex obdd represent howev one obdd end sequenc obdd oper worst case impos transit constraint increas total cpu time factor 2 averag increas 2 memori requir gener f sat rang 98 509 mb averag 155 even worst case total memori requir increas 2 6 conclus formul graphic interpret relat variabl shown gener set claus express transit constraint exploit spars structur relat ad relat variabl make graph chordal elimin theoret possibl exponenti number claus also work well practic convent sat checker solv constrain satisfi problem although run time increas significantli compar unconstrain satisfi best result obtain use obdd consid relat variabl true support f sat enforc transit constraint small increas cpu time r graphbas algorithm boolean function manipul complex vlsi implement graph represent boolean function applic integ multipl exploit posit equal logic equal uninterpret function processor verif use effici reduct logic uninterpret function proposit logic autom verif pipelin microprocessor control techniqu verifi superscalar microprocessor bdd base procedur theori equal uninterpret function comput architectur quantit ap proach introduct parallel algorithm architectur array grasp search algorithm proposit satisfi impact branch heurist proposit satisfi algorithm triangul graph elimin process superscalar processor verif use effici reduct logic equal uninterpret function comput minimum fillin npcomplet tr graphbas algorithm boolean function manipul complex vlsi implement graph represent boolean function applic integ multipl introduct parallel algorithm architectur techniqu verifi superscalar microprocessor comput architectur 2nd ed grasp processor verif use effici reduct logic uninterpret function proposit logic effect use boolean satisfi procedur formal verif superscalar vliw chaff impact branch heurist proposit satisfi algorithm superscalar processor verif use effici reduct logic equal uninterpret function proposit logic bdd base procedur theori equal uninterpret function automat verif pipelin microprocessor control exploit posit equal logic equal uninterpret function ctr miroslav n velev effici formal verif pipelin processor instruct queue proceed 14th acm great lake symposium vlsi april 2628 2004 boston usa miroslav n velev use posit equal prove live pipelin microprocessor proceed 2004 confer asia south pacif design autom electron design solut fair p316321 januari 2730 2004 yokohama japan miroslav n velev use abstract effici formal verif pipelin processor valu predict proceed 7th intern symposium qualiti electron design p5156 march 2729 2006 miroslav n velev effici translat boolean formula cnf formal verif microprocessor proceed 2004 confer asia south pacif design autom electron design solut fair p310315 januari 2730 2004 yokohama japan miroslav n velev randal e bryant effect use boolean satisfi procedur formal verif superscalar vliw microprocessor journal symbol comput v35 n2 p73106 februari miroslav n velev exploit signal unobserv effici translat cnf formal verif microprocessor proceed confer design autom test europ p10266 februari 1620 2004 robert nieuwenhui albert olivera cesar tinelli solv sat sat modulo theori abstract davisputnamlogemannloveland procedur dpllt journal acm jacm v53 n6 p937977 novemb 2006