{
  "peripheral_name": "SPI",
  "version" : 0.1,
  "registers" : [
      {
          "register_name": "control register",
          "offset": "0x0",
          "direction": "R/W",
          "description": "Main control register of the peripheral",
          "register_format": "complex"
      },
      {
          "register_name": "chip select delay register",
          "offset": "0x4",
          "direction": "R/W",
          "description": "When the SPI is in normal mode this register controls the delay between the chip select pulse and the first clock edge, when in ADC mode it controls the lenght of the conversion (chip select) pulse",
          "register_format": "single"
      },
      {
          "register_name": "SPI data out",
          "offset": "0x8",
          "direction": "R/W",
          "description": "The content of this register will be sent in the next transfer",
          "register_format": "single"
      },
      {
          "register_name": "start conversion",
          "offset": "0xC",
          "direction": "W",
          "description": "A write to this register triggers an SPI transfer",
          "register_format": "single"
      },
      {
          "register_name": "SPI data in",
          "offset": "0x10",
          "direction": "R",
          "description": "This register stores the last received data",
          "register_format": "single"
      },
      {
          "register_name": "Clock period",
          "offset": "0x14",
          "direction": "R/W",
          "description": "This register controls the SPI clock period length",
          "register_format": "single"
      }
  ]


}