# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jan 08 10:21:24 2019


##### DESIGN INFO #######################################################

Top View:                "TOP_LV_REGUL_CNTL"
Constraint File(s):      "C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\TOP_LVRegul_cntl.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start            Requested     Requested     Clock        Clock                Clock
Clock            Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------------
ext_clk40mhz     50.0 MHz      20.000        declared     default_clkgroup     5    
int_clk5mhz      6.3 MHz       160.000       declared     default_clkgroup     369  
====================================================================================
