
raspbian-preinstalled/troff:     file format elf32-littlearm


Disassembly of section .init:

000112ec <.init>:
   112ec:	push	{r3, lr}
   112f0:	bl	131fc <__printf_chk@plt+0x1b3c>
   112f4:	pop	{r3, pc}

Disassembly of section .plt:

000112f8 <sqrt@plt-0x14>:
   112f8:	push	{lr}		; (str lr, [sp, #-4]!)
   112fc:	ldr	lr, [pc, #4]	; 11308 <sqrt@plt-0x4>
   11300:	add	lr, pc, lr
   11304:	ldr	pc, [lr, #8]!
   11308:	andeq	fp, r6, r8, lsr #23

0001130c <sqrt@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #438272	; 0x6b000
   11314:	ldr	pc, [ip, #2984]!	; 0xba8

00011318 <popen@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #438272	; 0x6b000
   11320:	ldr	pc, [ip, #2976]!	; 0xba0

00011324 <getpid@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #438272	; 0x6b000
   1132c:	ldr	pc, [ip, #2968]!	; 0xb98

00011330 <__memcpy_chk@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #438272	; 0x6b000
   11338:	ldr	pc, [ip, #2960]!	; 0xb90

0001133c <__aeabi_atexit@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #438272	; 0x6b000
   11344:	ldr	pc, [ip, #2952]!	; 0xb88

00011348 <strcasecmp@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #438272	; 0x6b000
   11350:	ldr	pc, [ip, #2944]!	; 0xb80

00011354 <strtol@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #438272	; 0x6b000
   1135c:	ldr	pc, [ip, #2936]!	; 0xb78

00011360 <free@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #438272	; 0x6b000
   11368:	ldr	pc, [ip, #2928]!	; 0xb70

0001136c <fseek@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #438272	; 0x6b000
   11374:	ldr	pc, [ip, #2920]!	; 0xb68

00011378 <qsort@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #438272	; 0x6b000
   11380:	ldr	pc, [ip, #2912]!	; 0xb60

00011384 <strncmp@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #438272	; 0x6b000
   1138c:	ldr	pc, [ip, #2904]!	; 0xb58

00011390 <__aeabi_uidivmod@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #438272	; 0x6b000
   11398:	ldr	pc, [ip, #2896]!	; 0xb50

0001139c <exit@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #438272	; 0x6b000
   113a4:	ldr	pc, [ip, #2888]!	; 0xb48

000113a8 <strerror@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #438272	; 0x6b000
   113b0:	ldr	pc, [ip, #2880]!	; 0xb40

000113b4 <stpcpy@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #438272	; 0x6b000
   113bc:	ldr	pc, [ip, #2872]!	; 0xb38

000113c0 <strtok@plt>:
   113c0:	add	ip, pc, #0, 12
   113c4:	add	ip, ip, #438272	; 0x6b000
   113c8:	ldr	pc, [ip, #2864]!	; 0xb30

000113cc <gmtime@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #438272	; 0x6b000
   113d4:	ldr	pc, [ip, #2856]!	; 0xb28

000113d8 <_Znaj@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #438272	; 0x6b000
   113e0:	ldr	pc, [ip, #2848]!	; 0xb20

000113e4 <clearerr@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #438272	; 0x6b000
   113ec:	ldr	pc, [ip, #2840]!	; 0xb18

000113f0 <abort@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #438272	; 0x6b000
   113f8:	ldr	pc, [ip, #2832]!	; 0xb10

000113fc <__ctype_toupper_loc@plt>:
   113fc:	add	ip, pc, #0, 12
   11400:	add	ip, ip, #438272	; 0x6b000
   11404:	ldr	pc, [ip, #2824]!	; 0xb08

00011408 <memmove@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #438272	; 0x6b000
   11410:	ldr	pc, [ip, #2816]!	; 0xb00

00011414 <setbuf@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #438272	; 0x6b000
   1141c:	ldr	pc, [ip, #2808]!	; 0xaf8

00011420 <wcwidth@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #438272	; 0x6b000
   11428:	ldr	pc, [ip, #2800]!	; 0xaf0

0001142c <system@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #438272	; 0x6b000
   11434:	ldr	pc, [ip, #2792]!	; 0xae8

00011438 <realloc@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #438272	; 0x6b000
   11440:	ldr	pc, [ip, #2784]!	; 0xae0

00011444 <strcpy@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #438272	; 0x6b000
   1144c:	ldr	pc, [ip, #2776]!	; 0xad8

00011450 <ceil@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #438272	; 0x6b000
   11458:	ldr	pc, [ip, #2768]!	; 0xad0

0001145c <strcat@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #438272	; 0x6b000
   11464:	ldr	pc, [ip, #2760]!	; 0xac8

00011468 <rewind@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #438272	; 0x6b000
   11470:	ldr	pc, [ip, #2752]!	; 0xac0

00011474 <ungetc@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #438272	; 0x6b000
   1147c:	ldr	pc, [ip, #2744]!	; 0xab8

00011480 <fileno@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #438272	; 0x6b000
   11488:	ldr	pc, [ip, #2736]!	; 0xab0

0001148c <__stack_chk_fail@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #438272	; 0x6b000
   11494:	ldr	pc, [ip, #2728]!	; 0xaa8

00011498 <__cxa_end_cleanup@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #438272	; 0x6b000
   114a0:	ldr	pc, [ip, #2720]!	; 0xaa0

000114a4 <putc@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #438272	; 0x6b000
   114ac:	ldr	pc, [ip, #2712]!	; 0xa98

000114b0 <isatty@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #438272	; 0x6b000
   114b8:	ldr	pc, [ip, #2704]!	; 0xa90

000114bc <__strcpy_chk@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #438272	; 0x6b000
   114c4:	ldr	pc, [ip, #2696]!	; 0xa88

000114c8 <getc@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #438272	; 0x6b000
   114d0:	ldr	pc, [ip, #2688]!	; 0xa80

000114d4 <strstr@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #438272	; 0x6b000
   114dc:	ldr	pc, [ip, #2680]!	; 0xa78

000114e0 <strncasecmp@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #438272	; 0x6b000
   114e8:	ldr	pc, [ip, #2672]!	; 0xa70

000114ec <pclose@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #438272	; 0x6b000
   114f4:	ldr	pc, [ip, #2664]!	; 0xa68

000114f8 <_ZdaPv@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #438272	; 0x6b000
   11500:	ldr	pc, [ip, #2656]!	; 0xa60

00011504 <__aeabi_idivmod@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #438272	; 0x6b000
   1150c:	ldr	pc, [ip, #2648]!	; 0xa58

00011510 <__ctype_b_loc@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #438272	; 0x6b000
   11518:	ldr	pc, [ip, #2640]!	; 0xa50

0001151c <strncat@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #438272	; 0x6b000
   11524:	ldr	pc, [ip, #2632]!	; 0xa48

00011528 <setlocale@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #438272	; 0x6b000
   11530:	ldr	pc, [ip, #2624]!	; 0xa40

00011534 <ferror@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #438272	; 0x6b000
   1153c:	ldr	pc, [ip, #2616]!	; 0xa38

00011540 <__aeabi_uidiv@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #438272	; 0x6b000
   11548:	ldr	pc, [ip, #2608]!	; 0xa30

0001154c <fgets@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #438272	; 0x6b000
   11554:	ldr	pc, [ip, #2600]!	; 0xa28

00011558 <__aeabi_idiv@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #438272	; 0x6b000
   11560:	ldr	pc, [ip, #2592]!	; 0xa20

00011564 <fputc@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #438272	; 0x6b000
   1156c:	ldr	pc, [ip, #2584]!	; 0xa18

00011570 <fwrite@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #438272	; 0x6b000
   11578:	ldr	pc, [ip, #2576]!	; 0xa10

0001157c <memcpy@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #438272	; 0x6b000
   11584:	ldr	pc, [ip, #2568]!	; 0xa08

00011588 <tan@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #438272	; 0x6b000
   11590:	ldr	pc, [ip, #2560]!	; 0xa00

00011594 <malloc@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #438272	; 0x6b000
   1159c:	ldr	pc, [ip, #2552]!	; 0x9f8

000115a0 <strlen@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #438272	; 0x6b000
   115a8:	ldr	pc, [ip, #2544]!	; 0x9f0

000115ac <__snprintf_chk@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #438272	; 0x6b000
   115b4:	ldr	pc, [ip, #2536]!	; 0x9e8

000115b8 <fclose@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #438272	; 0x6b000
   115c0:	ldr	pc, [ip, #2528]!	; 0x9e0

000115c4 <write@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #438272	; 0x6b000
   115cc:	ldr	pc, [ip, #2520]!	; 0x9d8

000115d0 <__stpcpy_chk@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #438272	; 0x6b000
   115d8:	ldr	pc, [ip, #2512]!	; 0x9d0

000115dc <__gxx_personality_v0@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #438272	; 0x6b000
   115e4:	ldr	pc, [ip, #2504]!	; 0x9c8

000115e8 <_exit@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #438272	; 0x6b000
   115f0:	ldr	pc, [ip, #2496]!	; 0x9c0

000115f4 <strcmp@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #438272	; 0x6b000
   115fc:	ldr	pc, [ip, #2488]!	; 0x9b8

00011600 <time@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #438272	; 0x6b000
   11608:	ldr	pc, [ip, #2480]!	; 0x9b0

0001160c <__errno_location@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #438272	; 0x6b000
   11614:	ldr	pc, [ip, #2472]!	; 0x9a8

00011618 <putenv@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #438272	; 0x6b000
   11620:	ldr	pc, [ip, #2464]!	; 0x9a0

00011624 <memchr@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #438272	; 0x6b000
   1162c:	ldr	pc, [ip, #2456]!	; 0x998

00011630 <sscanf@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #438272	; 0x6b000
   11638:	ldr	pc, [ip, #2448]!	; 0x990

0001163c <fflush@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #438272	; 0x6b000
   11644:	ldr	pc, [ip, #2440]!	; 0x988

00011648 <fopen64@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #438272	; 0x6b000
   11650:	ldr	pc, [ip, #2432]!	; 0x980

00011654 <memcmp@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #438272	; 0x6b000
   1165c:	ldr	pc, [ip, #2424]!	; 0x978

00011660 <__sprintf_chk@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #438272	; 0x6b000
   11668:	ldr	pc, [ip, #2416]!	; 0x970

0001166c <__ctype_tolower_loc@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #438272	; 0x6b000
   11674:	ldr	pc, [ip, #2408]!	; 0x968

00011678 <fputs@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #438272	; 0x6b000
   11680:	ldr	pc, [ip, #2400]!	; 0x960

00011684 <getenv@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #438272	; 0x6b000
   1168c:	ldr	pc, [ip, #2392]!	; 0x958

00011690 <__libc_start_main@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #438272	; 0x6b000
   11698:	ldr	pc, [ip, #2384]!	; 0x950

0001169c <__gmon_start__@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #438272	; 0x6b000
   116a4:	ldr	pc, [ip, #2376]!	; 0x948

000116a8 <__cxa_pure_virtual@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #438272	; 0x6b000
   116b0:	ldr	pc, [ip, #2368]!	; 0x940

000116b4 <strchr@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #438272	; 0x6b000
   116bc:	ldr	pc, [ip, #2360]!	; 0x938

000116c0 <__printf_chk@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #438272	; 0x6b000
   116c8:	ldr	pc, [ip, #2352]!	; 0x930

Disassembly of section .text:

000116d0 <_Znwj@@Base-0x3fc3c>:
   116d0:	push	{r4, lr}
   116d4:	ldr	r4, [pc, #16]	; 116ec <__printf_chk@plt+0x2c>
   116d8:	mov	r0, r4
   116dc:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   116e0:	add	r0, r4, #4
   116e4:	pop	{r4, lr}
   116e8:	b	4b828 <__printf_chk@plt+0x3a168>
   116ec:			; <UNDEFINED> instruction: 0x00082bb4
   116f0:	push	{r4, lr}
   116f4:	ldr	r4, [pc, #32]	; 1171c <__printf_chk@plt+0x5c>
   116f8:	add	r0, r4, #52	; 0x34
   116fc:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   11700:	add	r0, r4, #56	; 0x38
   11704:	bl	4b828 <__printf_chk@plt+0x3a168>
   11708:	mov	r3, #0
   1170c:	str	r3, [r4, #12]
   11710:	str	r3, [r4, #28]
   11714:	str	r3, [r4, #24]
   11718:	pop	{r4, pc}
   1171c:			; <UNDEFINED> instruction: 0x00082bbc
   11720:	push	{r4, lr}
   11724:	ldr	r4, [pc, #72]	; 11774 <__printf_chk@plt+0xb4>
   11728:	add	r0, r4, #188	; 0xbc
   1172c:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   11730:	add	r0, r4, #192	; 0xc0
   11734:	bl	4b828 <__printf_chk@plt+0x3a168>
   11738:	mov	r2, #0
   1173c:	add	r0, r4, #100	; 0x64
   11740:	ldr	r1, [pc, #48]	; 11778 <__printf_chk@plt+0xb8>
   11744:	bl	52830 <_ZdlPv@@Base+0x14d4>
   11748:	add	r0, r4, #152	; 0x98
   1174c:	mov	r1, #10
   11750:	bl	132e8 <__printf_chk@plt+0x1c28>
   11754:	add	r0, r4, #196	; 0xc4
   11758:	ldr	r1, [pc, #28]	; 1177c <__printf_chk@plt+0xbc>
   1175c:	mov	r2, #0
   11760:	bl	52830 <_ZdlPv@@Base+0x14d4>
   11764:	add	r0, r4, #24
   11768:	mov	r1, #5
   1176c:	pop	{r4, lr}
   11770:	b	132e8 <__printf_chk@plt+0x1c28>
   11774:	strdeq	r2, [r8], -r8
   11778:	andeq	r7, r5, ip, ror #1
   1177c:	strdeq	r7, [r5], -r0
   11780:	push	{r4, r5, r6, r7, r8, lr}
   11784:	sub	sp, sp, #8
   11788:	ldr	r4, [pc, #340]	; 118e4 <__printf_chk@plt+0x224>
   1178c:	ldr	r7, [pc, #340]	; 118e8 <__printf_chk@plt+0x228>
   11790:	add	r5, r4, #2736	; 0xab0
   11794:	mov	r0, r5
   11798:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   1179c:	add	r0, r5, #4
   117a0:	bl	4b828 <__printf_chk@plt+0x3a168>
   117a4:	mov	r5, #0
   117a8:	mov	r3, #4
   117ac:	mov	r2, r7
   117b0:	add	r0, r4, #104	; 0x68
   117b4:	ldr	r1, [pc, #304]	; 118ec <__printf_chk@plt+0x22c>
   117b8:	add	r6, r4, #440	; 0x1b8
   117bc:	str	r3, [r4, #124]	; 0x7c
   117c0:	str	r5, [r4, #104]	; 0x68
   117c4:	str	r5, [r4, #108]	; 0x6c
   117c8:	bl	1133c <__aeabi_atexit@plt>
   117cc:	mov	ip, #1
   117d0:	str	ip, [sp]
   117d4:	mov	r3, r5
   117d8:	mov	r2, r5
   117dc:	mov	r1, r5
   117e0:	mov	r0, r6
   117e4:	str	r5, [r4, #2744]	; 0xab8
   117e8:	str	r5, [r4, #176]	; 0xb0
   117ec:	str	r5, [r4, #2748]	; 0xabc
   117f0:	bl	51720 <_ZdlPv@@Base+0x3c4>
   117f4:	mov	r2, r7
   117f8:	mov	r0, r6
   117fc:	ldr	r1, [pc, #236]	; 118f0 <__printf_chk@plt+0x230>
   11800:	bl	1133c <__aeabi_atexit@plt>
   11804:	ldr	r6, [pc, #232]	; 118f4 <__printf_chk@plt+0x234>
   11808:	ldr	r3, [pc, #232]	; 118f8 <__printf_chk@plt+0x238>
   1180c:	mov	r2, r7
   11810:	add	r0, r4, #8
   11814:	ldr	r1, [pc, #224]	; 118fc <__printf_chk@plt+0x23c>
   11818:	str	r3, [r4, #8]
   1181c:	str	r5, [r4, #12]
   11820:	str	r5, [r4, #20]
   11824:	str	r5, [r4, #24]
   11828:	bl	1133c <__aeabi_atexit@plt>
   1182c:	mov	r1, r6
   11830:	add	r0, r4, #64	; 0x40
   11834:	bl	132e8 <__printf_chk@plt+0x1c28>
   11838:	add	r8, r4, #2752	; 0xac0
   1183c:	add	r0, r4, #520	; 0x208
   11840:	mov	r1, #17
   11844:	bl	132e8 <__printf_chk@plt+0x1c28>
   11848:	mov	r2, r5
   1184c:	mov	r0, r8
   11850:	ldr	r1, [pc, #168]	; 11900 <__printf_chk@plt+0x240>
   11854:	str	r5, [r4, #172]	; 0xac
   11858:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1185c:	mov	r2, r5
   11860:	add	r0, r8, #4
   11864:	ldr	r1, [pc, #152]	; 11904 <__printf_chk@plt+0x244>
   11868:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1186c:	mov	r2, r7
   11870:	add	r0, r8, #8
   11874:	ldr	r1, [pc, #140]	; 11908 <__printf_chk@plt+0x248>
   11878:	str	r5, [r4, #2760]	; 0xac8
   1187c:	bl	1133c <__aeabi_atexit@plt>
   11880:	add	r0, r4, #184	; 0xb8
   11884:	ldr	r1, [pc, #128]	; 1190c <__printf_chk@plt+0x24c>
   11888:	bl	4c4f4 <__printf_chk@plt+0x3ae34>
   1188c:	add	r0, r4, #2768	; 0xad0
   11890:	mov	r1, #20
   11894:	bl	132e8 <__printf_chk@plt+0x1c28>
   11898:	mov	r1, r6
   1189c:	add	r0, r4, #576	; 0x240
   118a0:	bl	132e8 <__printf_chk@plt+0x1c28>
   118a4:	mov	r1, r6
   118a8:	add	r0, r4, #128	; 0x80
   118ac:	bl	13780 <__printf_chk@plt+0x20c0>
   118b0:	mov	r1, r6
   118b4:	add	r0, r4, #608	; 0x260
   118b8:	bl	132e8 <__printf_chk@plt+0x1c28>
   118bc:	add	r0, r4, #1664	; 0x680
   118c0:	mov	r2, r5
   118c4:	ldr	r1, [pc, #68]	; 11910 <__printf_chk@plt+0x250>
   118c8:	add	r0, r0, #8
   118cc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   118d0:	add	r0, r4, #1680	; 0x690
   118d4:	mov	r1, #11
   118d8:	add	sp, sp, #8
   118dc:	pop	{r4, r5, r6, r7, r8, lr}
   118e0:	b	132e8 <__printf_chk@plt+0x1c28>
   118e4:	andeq	r2, r8, r0, asr #25
   118e8:	andeq	sp, r7, r4
   118ec:	andeq	r1, r2, r4, lsl #18
   118f0:	ldrdeq	r1, [r5], -r4
   118f4:	strdeq	r0, [r0], -r5
   118f8:	andeq	r7, r5, r4, asr #11
   118fc:	andeq	r6, r3, r0, lsl #22
   11900:	andeq	r9, r5, ip, lsr #6
   11904:	muleq	r5, r8, sp
   11908:	strdeq	r1, [r2], -r4
   1190c:	andeq	r8, r5, r0, asr #14
   11910:	andeq	r8, r5, r8, asr #14
   11914:	ldr	r2, [pc, #4080]	; 1290c <__printf_chk@plt+0x124c>
   11918:	ldr	ip, [r1]
   1191c:	ldr	r3, [pc, #4076]	; 12910 <__printf_chk@plt+0x1250>
   11920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11924:	sub	sp, sp, #108	; 0x6c
   11928:	str	ip, [r2]
   1192c:	ldr	r2, [pc, #4064]	; 12914 <__printf_chk@plt+0x1254>
   11930:	ldr	r3, [r3]
   11934:	str	r1, [sp, #16]
   11938:	str	r0, [sp, #12]
   1193c:	ldr	r1, [pc, #4052]	; 12918 <__printf_chk@plt+0x1258>
   11940:	ldr	r0, [r2]
   11944:	str	r3, [sp, #100]	; 0x64
   11948:	bl	11414 <setbuf@plt>
   1194c:	ldr	r2, [pc, #4040]	; 1291c <__printf_chk@plt+0x125c>
   11950:	mov	r3, #0
   11954:	str	r3, [sp, #44]	; 0x2c
   11958:	str	r3, [r2]
   1195c:	str	r3, [sp, #48]	; 0x30
   11960:	str	r3, [sp, #52]	; 0x34
   11964:	str	r3, [sp, #56]	; 0x38
   11968:	ldr	r3, [pc, #4016]	; 12920 <__printf_chk@plt+0x1260>
   1196c:	mov	r2, #1
   11970:	ldr	r0, [pc, #4012]	; 12924 <__printf_chk@plt+0x1264>
   11974:	str	r2, [r3]
   11978:	ldr	r3, [pc, #4008]	; 12928 <__printf_chk@plt+0x1268>
   1197c:	str	r2, [r3]
   11980:	bl	11684 <getenv@plt>
   11984:	subs	r5, r0, #0
   11988:	beq	11a0c <__printf_chk@plt+0x34c>
   1198c:	add	r4, sp, #64	; 0x40
   11990:	mov	r0, r4
   11994:	ldr	r1, [pc, #3984]	; 1292c <__printf_chk@plt+0x126c>
   11998:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   1199c:	ldr	r3, [sp, #68]	; 0x44
   119a0:	ldr	r2, [sp, #72]	; 0x48
   119a4:	cmp	r3, r2
   119a8:	bge	12100 <__printf_chk@plt+0xa40>
   119ac:	ldr	r2, [sp, #64]	; 0x40
   119b0:	add	r0, r3, #1
   119b4:	mov	r1, #61	; 0x3d
   119b8:	str	r0, [sp, #68]	; 0x44
   119bc:	strb	r1, [r2, r3]
   119c0:	ldrb	r3, [r5]
   119c4:	cmp	r3, #0
   119c8:	bne	120f0 <__printf_chk@plt+0xa30>
   119cc:	ldr	r3, [sp, #68]	; 0x44
   119d0:	ldr	r2, [sp, #72]	; 0x48
   119d4:	cmp	r3, r2
   119d8:	bge	120e0 <__printf_chk@plt+0xa20>
   119dc:	ldr	r2, [sp, #64]	; 0x40
   119e0:	add	r0, r3, #1
   119e4:	mov	r1, #0
   119e8:	str	r0, [sp, #68]	; 0x44
   119ec:	strb	r1, [r2, r3]
   119f0:	ldr	r0, [sp, #64]	; 0x40
   119f4:	bl	527f8 <_ZdlPv@@Base+0x149c>
   119f8:	bl	11618 <putenv@plt>
   119fc:	cmp	r0, #0
   11a00:	bne	120c4 <__printf_chk@plt+0xa04>
   11a04:	mov	r0, r4
   11a08:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   11a0c:	ldr	r7, [pc, #3868]	; 12930 <__printf_chk@plt+0x1270>
   11a10:	ldr	r6, [pc, #3868]	; 12934 <__printf_chk@plt+0x1274>
   11a14:	ldr	r5, [pc, #3868]	; 12938 <__printf_chk@plt+0x1278>
   11a18:	ldr	r8, [pc, #3868]	; 1293c <__printf_chk@plt+0x127c>
   11a1c:	ldr	r1, [pc, #3868]	; 12940 <__printf_chk@plt+0x1280>
   11a20:	mov	r0, #0
   11a24:	bl	11528 <setlocale@plt>
   11a28:	mov	r3, #0
   11a2c:	str	r3, [sp, #20]
   11a30:	str	r3, [sp, #36]	; 0x24
   11a34:	str	r3, [sp, #24]
   11a38:	str	r3, [sp, #28]
   11a3c:	str	r3, [sp, #32]
   11a40:	mov	r3, #0
   11a44:	str	r3, [sp]
   11a48:	mov	r2, r6
   11a4c:	add	r3, r7, #4
   11a50:	ldrd	r0, [sp, #12]
   11a54:	bl	50b5c <__printf_chk@plt+0x3f49c>
   11a58:	cmn	r0, #1
   11a5c:	beq	12174 <__printf_chk@plt+0xab4>
   11a60:	sub	r0, r0, #63	; 0x3f
   11a64:	cmp	r0, #193	; 0xc1
   11a68:	ldrls	pc, [pc, r0, lsl #2]
   11a6c:	b	12110 <__printf_chk@plt+0xa50>
   11a70:	andeq	r2, r1, r8, lsr sp
   11a74:	andeq	r2, r1, r0, lsl r1
   11a78:	andeq	r2, r1, r0, lsl r1
   11a7c:	andeq	r2, r1, r0, lsl r1
   11a80:	andeq	r1, r1, r8, ror sp
   11a84:	strheq	r2, [r1], -r8
   11a88:	andeq	r2, r1, ip, lsr #1
   11a8c:	muleq	r1, ip, r0
   11a90:	andeq	r2, r1, r0, lsl r1
   11a94:	andeq	r2, r1, r0, lsl r1
   11a98:	andeq	r2, r1, r8, lsl #1
   11a9c:	andeq	r2, r1, r0, lsl r1
   11aa0:	andeq	r2, r1, r0, lsl r1
   11aa4:	andeq	r2, r1, r0, lsl r1
   11aa8:	andeq	r2, r1, ip, asr r0
   11aac:	andeq	r2, r1, r0, lsl r1
   11ab0:	andeq	r2, r1, r0, lsl r1
   11ab4:	andeq	r2, r1, r0, lsl r1
   11ab8:	andeq	r2, r1, r0, lsl r1
   11abc:	andeq	r2, r1, r0, asr r0
   11ac0:	andeq	r2, r1, r0, lsl r1
   11ac4:	andeq	r2, r1, r0, lsr #32
   11ac8:			; <UNDEFINED> instruction: 0x00011fb8
   11acc:	andeq	r2, r1, r0, lsl r1
   11ad0:	andeq	r1, r1, ip, lsl #31
   11ad4:	andeq	r2, r1, r0, lsl r1
   11ad8:	andeq	r2, r1, r0, lsl r1
   11adc:	andeq	r2, r1, r0, lsl r1
   11ae0:	andeq	r2, r1, r0, lsl r1
   11ae4:	andeq	r2, r1, r0, lsl r1
   11ae8:	andeq	r2, r1, r0, lsl r1
   11aec:	andeq	r2, r1, r0, lsl r1
   11af0:	andeq	r2, r1, r0, lsl r1
   11af4:	andeq	r2, r1, r0, lsl r1
   11af8:	andeq	r1, r1, r0, lsl #31
   11afc:	andeq	r1, r1, r4, ror pc
   11b00:	andeq	r1, r1, r0, lsl #27
   11b04:	strdeq	r1, [r1], -r0
   11b08:	andeq	r2, r1, r0, lsl r1
   11b0c:	andeq	r1, r1, r4, asr #31
   11b10:	andeq	r2, r1, r0, lsl r1
   11b14:	andeq	r2, r1, r0, lsl r1
   11b18:	andeq	r1, r1, r8, ror #30
   11b1c:	andeq	r2, r1, r0, lsl r1
   11b20:	andeq	r2, r1, r0, lsl r1
   11b24:	andeq	r2, r1, r0, lsl r1
   11b28:	andeq	r1, r1, r0, lsr #30
   11b2c:	andeq	r1, r1, r4, asr #29
   11b30:	andeq	r1, r1, r4, lsl #28
   11b34:	andeq	r2, r1, r0, lsl r1
   11b38:	andeq	r1, r1, r0, asr #20
   11b3c:	strdeq	r1, [r1], -r0
   11b40:	andeq	r1, r1, r0, asr #20
   11b44:	andeq	r1, r1, r0, asr #20
   11b48:	andeq	r2, r1, r0, lsl r1
   11b4c:	andeq	r1, r1, r8, ror #27
   11b50:			; <UNDEFINED> instruction: 0x00011dbc
   11b54:	andeq	r2, r1, r0, lsl r1
   11b58:	andeq	r2, r1, r0, lsl r1
   11b5c:			; <UNDEFINED> instruction: 0x00011db0
   11b60:	andeq	r2, r1, r0, lsl r1
   11b64:	andeq	r2, r1, r0, lsl r1
   11b68:	andeq	r2, r1, r0, lsl r1
   11b6c:	andeq	r2, r1, r0, lsl r1
   11b70:	andeq	r2, r1, r0, lsl r1
   11b74:	andeq	r2, r1, r0, lsl r1
   11b78:	andeq	r2, r1, r0, lsl r1
   11b7c:	andeq	r2, r1, r0, lsl r1
   11b80:	andeq	r2, r1, r0, lsl r1
   11b84:	andeq	r2, r1, r0, lsl r1
   11b88:	andeq	r2, r1, r0, lsl r1
   11b8c:	andeq	r2, r1, r0, lsl r1
   11b90:	andeq	r2, r1, r0, lsl r1
   11b94:	andeq	r2, r1, r0, lsl r1
   11b98:	andeq	r2, r1, r0, lsl r1
   11b9c:	andeq	r2, r1, r0, lsl r1
   11ba0:	andeq	r2, r1, r0, lsl r1
   11ba4:	andeq	r2, r1, r0, lsl r1
   11ba8:	andeq	r2, r1, r0, lsl r1
   11bac:	andeq	r2, r1, r0, lsl r1
   11bb0:	andeq	r2, r1, r0, lsl r1
   11bb4:	andeq	r2, r1, r0, lsl r1
   11bb8:	andeq	r2, r1, r0, lsl r1
   11bbc:	andeq	r2, r1, r0, lsl r1
   11bc0:	andeq	r2, r1, r0, lsl r1
   11bc4:	andeq	r2, r1, r0, lsl r1
   11bc8:	andeq	r2, r1, r0, lsl r1
   11bcc:	andeq	r2, r1, r0, lsl r1
   11bd0:	andeq	r2, r1, r0, lsl r1
   11bd4:	andeq	r2, r1, r0, lsl r1
   11bd8:	andeq	r2, r1, r0, lsl r1
   11bdc:	andeq	r2, r1, r0, lsl r1
   11be0:	andeq	r2, r1, r0, lsl r1
   11be4:	andeq	r2, r1, r0, lsl r1
   11be8:	andeq	r2, r1, r0, lsl r1
   11bec:	andeq	r2, r1, r0, lsl r1
   11bf0:	andeq	r2, r1, r0, lsl r1
   11bf4:	andeq	r2, r1, r0, lsl r1
   11bf8:	andeq	r2, r1, r0, lsl r1
   11bfc:	andeq	r2, r1, r0, lsl r1
   11c00:	andeq	r2, r1, r0, lsl r1
   11c04:	andeq	r2, r1, r0, lsl r1
   11c08:	andeq	r2, r1, r0, lsl r1
   11c0c:	andeq	r2, r1, r0, lsl r1
   11c10:	andeq	r2, r1, r0, lsl r1
   11c14:	andeq	r2, r1, r0, lsl r1
   11c18:	andeq	r2, r1, r0, lsl r1
   11c1c:	andeq	r2, r1, r0, lsl r1
   11c20:	andeq	r2, r1, r0, lsl r1
   11c24:	andeq	r2, r1, r0, lsl r1
   11c28:	andeq	r2, r1, r0, lsl r1
   11c2c:	andeq	r2, r1, r0, lsl r1
   11c30:	andeq	r2, r1, r0, lsl r1
   11c34:	andeq	r2, r1, r0, lsl r1
   11c38:	andeq	r2, r1, r0, lsl r1
   11c3c:	andeq	r2, r1, r0, lsl r1
   11c40:	andeq	r2, r1, r0, lsl r1
   11c44:	andeq	r2, r1, r0, lsl r1
   11c48:	andeq	r2, r1, r0, lsl r1
   11c4c:	andeq	r2, r1, r0, lsl r1
   11c50:	andeq	r2, r1, r0, lsl r1
   11c54:	andeq	r2, r1, r0, lsl r1
   11c58:	andeq	r2, r1, r0, lsl r1
   11c5c:	andeq	r2, r1, r0, lsl r1
   11c60:	andeq	r2, r1, r0, lsl r1
   11c64:	andeq	r2, r1, r0, lsl r1
   11c68:	andeq	r2, r1, r0, lsl r1
   11c6c:	andeq	r2, r1, r0, lsl r1
   11c70:	andeq	r2, r1, r0, lsl r1
   11c74:	andeq	r2, r1, r0, lsl r1
   11c78:	andeq	r2, r1, r0, lsl r1
   11c7c:	andeq	r2, r1, r0, lsl r1
   11c80:	andeq	r2, r1, r0, lsl r1
   11c84:	andeq	r2, r1, r0, lsl r1
   11c88:	andeq	r2, r1, r0, lsl r1
   11c8c:	andeq	r2, r1, r0, lsl r1
   11c90:	andeq	r2, r1, r0, lsl r1
   11c94:	andeq	r2, r1, r0, lsl r1
   11c98:	andeq	r2, r1, r0, lsl r1
   11c9c:	andeq	r2, r1, r0, lsl r1
   11ca0:	andeq	r2, r1, r0, lsl r1
   11ca4:	andeq	r2, r1, r0, lsl r1
   11ca8:	andeq	r2, r1, r0, lsl r1
   11cac:	andeq	r2, r1, r0, lsl r1
   11cb0:	andeq	r2, r1, r0, lsl r1
   11cb4:	andeq	r2, r1, r0, lsl r1
   11cb8:	andeq	r2, r1, r0, lsl r1
   11cbc:	andeq	r2, r1, r0, lsl r1
   11cc0:	andeq	r2, r1, r0, lsl r1
   11cc4:	andeq	r2, r1, r0, lsl r1
   11cc8:	andeq	r2, r1, r0, lsl r1
   11ccc:	andeq	r2, r1, r0, lsl r1
   11cd0:	andeq	r2, r1, r0, lsl r1
   11cd4:	andeq	r2, r1, r0, lsl r1
   11cd8:	andeq	r2, r1, r0, lsl r1
   11cdc:	andeq	r2, r1, r0, lsl r1
   11ce0:	andeq	r2, r1, r0, lsl r1
   11ce4:	andeq	r2, r1, r0, lsl r1
   11ce8:	andeq	r2, r1, r0, lsl r1
   11cec:	andeq	r2, r1, r0, lsl r1
   11cf0:	andeq	r2, r1, r0, lsl r1
   11cf4:	andeq	r2, r1, r0, lsl r1
   11cf8:	andeq	r2, r1, r0, lsl r1
   11cfc:	andeq	r2, r1, r0, lsl r1
   11d00:	andeq	r2, r1, r0, lsl r1
   11d04:	andeq	r2, r1, r0, lsl r1
   11d08:	andeq	r2, r1, r0, lsl r1
   11d0c:	andeq	r2, r1, r0, lsl r1
   11d10:	andeq	r2, r1, r0, lsl r1
   11d14:	andeq	r2, r1, r0, lsl r1
   11d18:	andeq	r2, r1, r0, lsl r1
   11d1c:	andeq	r2, r1, r0, lsl r1
   11d20:	andeq	r2, r1, r0, lsl r1
   11d24:	andeq	r2, r1, r0, lsl r1
   11d28:	andeq	r2, r1, r0, lsl r1
   11d2c:	andeq	r2, r1, r0, lsl r1
   11d30:	andeq	r2, r1, r0, lsl r1
   11d34:	andeq	r2, r1, r0, lsl r1
   11d38:	andeq	r2, r1, r0, lsl r1
   11d3c:	andeq	r2, r1, r0, lsl r1
   11d40:	andeq	r2, r1, r0, lsl r1
   11d44:	andeq	r2, r1, r0, lsl r1
   11d48:	andeq	r2, r1, r0, lsl r1
   11d4c:	andeq	r2, r1, r0, lsl r1
   11d50:	andeq	r2, r1, r0, lsl r1
   11d54:	andeq	r2, r1, r0, lsl r1
   11d58:	andeq	r2, r1, r0, lsl r1
   11d5c:	andeq	r2, r1, r0, lsl r1
   11d60:	andeq	r2, r1, r0, lsl r1
   11d64:	andeq	r2, r1, r0, lsl r1
   11d68:	andeq	r2, r1, r0, lsl r1
   11d6c:	andeq	r2, r1, r0, lsl r1
   11d70:	andeq	r2, r1, r0, lsl r1
   11d74:	muleq	r1, r0, sp
   11d78:	mov	r3, #1
   11d7c:	str	r3, [r5, #508]	; 0x1fc
   11d80:	ldr	r3, [pc, #3272]	; 12a50 <__printf_chk@plt+0x1390>
   11d84:	mov	r2, #0
   11d88:	str	r2, [r3, #44]	; 0x2c
   11d8c:	b	11a40 <__printf_chk@plt+0x380>
   11d90:	ldr	r3, [pc, #2988]	; 12944 <__printf_chk@plt+0x1284>
   11d94:	ldr	r2, [sp, #16]
   11d98:	ldr	r1, [pc, #3296]	; 12a80 <__printf_chk@plt+0x13c0>
   11d9c:	ldr	r0, [r3]
   11da0:	ldr	r2, [r2]
   11da4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   11da8:	mov	r0, #0
   11dac:	bl	1139c <exit@plt>
   11db0:	mov	r3, #1
   11db4:	str	r3, [r5, #3084]	; 0xc0c
   11db8:	b	11a40 <__printf_chk@plt+0x380>
   11dbc:	ldr	r3, [pc, #2948]	; 12948 <__printf_chk@plt+0x1288>
   11dc0:	ldr	r4, [r3]
   11dc4:	mov	r0, r4
   11dc8:	bl	21d70 <__printf_chk@plt+0x106b0>
   11dcc:	cmp	r0, #0
   11dd0:	beq	12534 <__printf_chk@plt+0xe74>
   11dd4:	ldr	r3, [pc, #3188]	; 12a50 <__printf_chk@plt+0x1390>
   11dd8:	ldr	r2, [r3, #4]
   11ddc:	orr	r2, r2, r0
   11de0:	str	r2, [r3, #4]
   11de4:	b	11a40 <__printf_chk@plt+0x380>
   11de8:	ldr	r3, [pc, #2908]	; 1294c <__printf_chk@plt+0x128c>
   11dec:	ldr	r1, [pc, #2908]	; 12950 <__printf_chk@plt+0x1290>
   11df0:	mov	r0, #1
   11df4:	ldr	r2, [r3]
   11df8:	bl	116c0 <__printf_chk@plt>
   11dfc:	mov	r0, #0
   11e00:	bl	1139c <exit@plt>
   11e04:	ldr	r3, [pc, #2876]	; 12948 <__printf_chk@plt+0x1288>
   11e08:	ldr	fp, [pc, #2884]	; 12954 <__printf_chk@plt+0x1294>
   11e0c:	ldr	sl, [r3]
   11e10:	b	11e60 <__printf_chk@plt+0x7a0>
   11e14:	ldrb	r3, [sl, #1]
   11e18:	add	sl, sl, #1
   11e1c:	ldrb	r2, [fp, r3]
   11e20:	cmp	r2, #0
   11e24:	bne	12120 <__printf_chk@plt+0xa60>
   11e28:	mov	r4, #0
   11e2c:	mvn	r3, #0
   11e30:	str	r3, [r8]
   11e34:	mov	r0, #12
   11e38:	bl	5130c <_Znwj@@Base>
   11e3c:	ldr	r3, [r5, #552]	; 0x228
   11e40:	str	r9, [r0]
   11e44:	str	r4, [r0, #4]
   11e48:	str	r3, [r0, #8]
   11e4c:	str	r0, [r5, #552]	; 0x228
   11e50:	ldrb	r3, [sl]
   11e54:	cmp	r3, #44	; 0x2c
   11e58:	bne	12144 <__printf_chk@plt+0xa84>
   11e5c:	add	sl, sl, #1
   11e60:	ldrb	r3, [sl]
   11e64:	cmp	r3, #45	; 0x2d
   11e68:	moveq	r9, #1
   11e6c:	beq	11e14 <__printf_chk@plt+0x754>
   11e70:	ldrb	r2, [fp, r3]
   11e74:	cmp	r2, #0
   11e78:	beq	12144 <__printf_chk@plt+0xa84>
   11e7c:	mov	r4, #0
   11e80:	add	r4, r4, r4, lsl #2
   11e84:	add	r4, r3, r4, lsl #1
   11e88:	ldrb	r3, [sl, #1]!
   11e8c:	sub	r4, r4, #48	; 0x30
   11e90:	ldrb	r2, [fp, r3]
   11e94:	cmp	r2, #0
   11e98:	bne	11e80 <__printf_chk@plt+0x7c0>
   11e9c:	cmp	r3, #45	; 0x2d
   11ea0:	mov	r9, r4
   11ea4:	beq	11e14 <__printf_chk@plt+0x754>
   11ea8:	cmp	r4, #0
   11eac:	beq	11e28 <__printf_chk@plt+0x768>
   11eb0:	ldr	r3, [r8]
   11eb4:	cmp	r3, #0
   11eb8:	cmpge	r4, r3
   11ebc:	strgt	r4, [r8]
   11ec0:	b	11e34 <__printf_chk@plt+0x774>
   11ec4:	ldr	r3, [pc, #2684]	; 12948 <__printf_chk@plt+0x1288>
   11ec8:	add	r2, sp, #56	; 0x38
   11ecc:	ldr	r1, [pc, #2692]	; 12958 <__printf_chk@plt+0x1298>
   11ed0:	ldr	r0, [r3]
   11ed4:	bl	11630 <sscanf@plt>
   11ed8:	cmp	r0, #1
   11edc:	bne	12560 <__printf_chk@plt+0xea0>
   11ee0:	ldr	r3, [sp, #36]	; 0x24
   11ee4:	add	r3, r3, #1
   11ee8:	str	r3, [sp, #36]	; 0x24
   11eec:	b	11a40 <__printf_chk@plt+0x380>
   11ef0:	ldr	r3, [pc, #2640]	; 12948 <__printf_chk@plt+0x1288>
   11ef4:	ldr	r9, [r3]
   11ef8:	ldrb	r3, [r9]
   11efc:	cmp	r3, #0
   11f00:	bne	12cd4 <__printf_chk@plt+0x1614>
   11f04:	ldr	r3, [pc, #2900]	; 12a60 <__printf_chk@plt+0x13a0>
   11f08:	ldr	r1, [pc, #2636]	; 1295c <__printf_chk@plt+0x129c>
   11f0c:	str	r3, [sp]
   11f10:	mov	r2, r3
   11f14:	mov	r0, #2
   11f18:	bl	22bc0 <__printf_chk@plt+0x11500>
   11f1c:	b	11a40 <__printf_chk@plt+0x380>
   11f20:	ldr	r3, [pc, #2592]	; 12948 <__printf_chk@plt+0x1288>
   11f24:	ldr	r2, [sp, #44]	; 0x2c
   11f28:	cmp	r2, #0
   11f2c:	ldr	r9, [r3]
   11f30:	bne	11f3c <__printf_chk@plt+0x87c>
   11f34:	b	12d58 <__printf_chk@plt+0x1698>
   11f38:	mov	r2, r3
   11f3c:	ldr	r3, [r2, #4]
   11f40:	cmp	r3, #0
   11f44:	bne	11f38 <__printf_chk@plt+0x878>
   11f48:	add	r4, r2, #4
   11f4c:	mov	r0, #8
   11f50:	bl	5130c <_Znwj@@Base>
   11f54:	mov	r3, #0
   11f58:	str	r9, [r0]
   11f5c:	str	r3, [r0, #4]
   11f60:	str	r0, [r4]
   11f64:	b	11a40 <__printf_chk@plt+0x380>
   11f68:	mov	r3, #1
   11f6c:	str	r3, [sp, #32]
   11f70:	b	11a40 <__printf_chk@plt+0x380>
   11f74:	mov	r3, #1
   11f78:	str	r3, [r5, #44]	; 0x2c
   11f7c:	b	11a40 <__printf_chk@plt+0x380>
   11f80:	mov	r3, #1
   11f84:	str	r3, [r5, #3080]	; 0xc08
   11f88:	b	11a40 <__printf_chk@plt+0x380>
   11f8c:	ldr	r3, [pc, #2484]	; 12948 <__printf_chk@plt+0x1288>
   11f90:	ldr	r4, [r3]
   11f94:	mov	r0, r4
   11f98:	bl	21d70 <__printf_chk@plt+0x106b0>
   11f9c:	cmp	r0, #0
   11fa0:	beq	12534 <__printf_chk@plt+0xe74>
   11fa4:	ldr	r3, [pc, #2724]	; 12a50 <__printf_chk@plt+0x1390>
   11fa8:	ldr	r2, [r3, #4]
   11fac:	bic	r2, r2, r0
   11fb0:	str	r2, [r3, #4]
   11fb4:	b	11a40 <__printf_chk@plt+0x380>
   11fb8:	mov	r3, #1
   11fbc:	str	r3, [r5, #560]	; 0x230
   11fc0:	b	11a40 <__printf_chk@plt+0x380>
   11fc4:	ldr	r3, [pc, #2428]	; 12948 <__printf_chk@plt+0x1288>
   11fc8:	mov	r2, #0
   11fcc:	add	r0, sp, #64	; 0x40
   11fd0:	ldr	r1, [r3]
   11fd4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   11fd8:	ldr	r3, [pc, #2716]	; 12a7c <__printf_chk@plt+0x13bc>
   11fdc:	ldr	r2, [sp, #64]	; 0x40
   11fe0:	mov	r1, #1
   11fe4:	str	r1, [sp, #24]
   11fe8:	str	r2, [r3]
   11fec:	b	11a40 <__printf_chk@plt+0x380>
   11ff0:	ldr	r3, [pc, #2384]	; 12948 <__printf_chk@plt+0x1288>
   11ff4:	ldr	r9, [r3]
   11ff8:	ldrb	r3, [r9]
   11ffc:	cmp	r3, #0
   12000:	bne	12cb0 <__printf_chk@plt+0x15f0>
   12004:	ldr	r3, [pc, #2644]	; 12a60 <__printf_chk@plt+0x13a0>
   12008:	ldr	r1, [pc, #2384]	; 12960 <__printf_chk@plt+0x12a0>
   1200c:	str	r3, [sp]
   12010:	mov	r2, r3
   12014:	mov	r0, #2
   12018:	bl	22bc0 <__printf_chk@plt+0x11500>
   1201c:	b	11a40 <__printf_chk@plt+0x380>
   12020:	ldr	r2, [pc, #2336]	; 12948 <__printf_chk@plt+0x1288>
   12024:	ldr	r3, [pc, #2360]	; 12964 <__printf_chk@plt+0x12a4>
   12028:	ldr	r1, [pc, #2360]	; 12968 <__printf_chk@plt+0x12a8>
   1202c:	ldr	r0, [r2]
   12030:	str	r0, [r3]
   12034:	bl	115f4 <strcmp@plt>
   12038:	mov	r3, #1
   1203c:	str	r3, [sp, #28]
   12040:	clz	r0, r0
   12044:	lsr	r0, r0, #5
   12048:	str	r0, [r5, #3076]	; 0xc04
   1204c:	b	11a40 <__printf_chk@plt+0x380>
   12050:	mov	r3, #1
   12054:	str	r3, [sp, #20]
   12058:	b	11a40 <__printf_chk@plt+0x380>
   1205c:	ldr	r4, [pc, #2276]	; 12948 <__printf_chk@plt+0x1288>
   12060:	ldr	r0, [pc, #2308]	; 1296c <__printf_chk@plt+0x12ac>
   12064:	ldr	r1, [r4]
   12068:	bl	518f4 <_ZdlPv@@Base+0x598>
   1206c:	ldr	r1, [r4]
   12070:	ldr	r0, [pc, #2296]	; 12970 <__printf_chk@plt+0x12b0>
   12074:	bl	518f4 <_ZdlPv@@Base+0x598>
   12078:	ldr	r1, [r4]
   1207c:	ldr	r0, [pc, #2288]	; 12974 <__printf_chk@plt+0x12b4>
   12080:	bl	518f4 <_ZdlPv@@Base+0x598>
   12084:	b	11a40 <__printf_chk@plt+0x380>
   12088:	ldr	r3, [pc, #2232]	; 12948 <__printf_chk@plt+0x1288>
   1208c:	ldr	r0, [pc, #2276]	; 12978 <__printf_chk@plt+0x12b8>
   12090:	ldr	r1, [r3]
   12094:	bl	518f4 <_ZdlPv@@Base+0x598>
   12098:	b	11a40 <__printf_chk@plt+0x380>
   1209c:	ldr	r3, [pc, #2212]	; 12948 <__printf_chk@plt+0x1288>
   120a0:	ldr	r0, [r3]
   120a4:	bl	4fb48 <__printf_chk@plt+0x3e488>
   120a8:	b	11a40 <__printf_chk@plt+0x380>
   120ac:	mov	r3, #1
   120b0:	str	r3, [r5, #40]	; 0x28
   120b4:	b	11a40 <__printf_chk@plt+0x380>
   120b8:	mov	r3, #1
   120bc:	str	r3, [r5, #32]
   120c0:	b	11a40 <__printf_chk@plt+0x380>
   120c4:	ldr	r3, [pc, #2452]	; 12a60 <__printf_chk@plt+0x13a0>
   120c8:	ldr	r1, [pc, #2220]	; 1297c <__printf_chk@plt+0x12bc>
   120cc:	str	r3, [sp]
   120d0:	mov	r2, r3
   120d4:	mov	r0, #3
   120d8:	bl	22bc0 <__printf_chk@plt+0x11500>
   120dc:	b	11a04 <__printf_chk@plt+0x344>
   120e0:	mov	r0, r4
   120e4:	bl	52138 <_ZdlPv@@Base+0xddc>
   120e8:	ldr	r3, [sp, #68]	; 0x44
   120ec:	b	119dc <__printf_chk@plt+0x31c>
   120f0:	mov	r1, r5
   120f4:	mov	r0, r4
   120f8:	bl	5216c <_ZdlPv@@Base+0xe10>
   120fc:	b	119cc <__printf_chk@plt+0x30c>
   12100:	mov	r0, r4
   12104:	bl	52138 <_ZdlPv@@Base+0xddc>
   12108:	ldr	r3, [sp, #68]	; 0x44
   1210c:	b	119ac <__printf_chk@plt+0x2ec>
   12110:	ldr	r1, [pc, #2152]	; 12980 <__printf_chk@plt+0x12c0>
   12114:	ldr	r0, [pc, #2152]	; 12984 <__printf_chk@plt+0x12c4>
   12118:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1211c:	b	11a40 <__printf_chk@plt+0x380>
   12120:	mov	r4, #0
   12124:	add	r4, r4, r4, lsl #2
   12128:	add	r4, r3, r4, lsl #1
   1212c:	ldrb	r3, [sl, #1]!
   12130:	sub	r4, r4, #48	; 0x30
   12134:	ldrb	r2, [fp, r3]
   12138:	cmp	r2, #0
   1213c:	bne	12124 <__printf_chk@plt+0xa64>
   12140:	b	11ea8 <__printf_chk@plt+0x7e8>
   12144:	ldrb	r3, [sl]
   12148:	cmp	r3, #0
   1214c:	beq	11a40 <__printf_chk@plt+0x380>
   12150:	ldr	r3, [pc, #2312]	; 12a60 <__printf_chk@plt+0x13a0>
   12154:	ldr	r1, [pc, #2092]	; 12988 <__printf_chk@plt+0x12c8>
   12158:	str	r3, [sp]
   1215c:	mov	r2, r3
   12160:	mov	r0, #2
   12164:	bl	22bc0 <__printf_chk@plt+0x11500>
   12168:	mov	r3, #0
   1216c:	str	r3, [r5, #552]	; 0x228
   12170:	b	11a40 <__printf_chk@plt+0x380>
   12174:	ldr	r6, [pc, #1980]	; 12938 <__printf_chk@plt+0x1278>
   12178:	ldr	r0, [pc, #2060]	; 1298c <__printf_chk@plt+0x12cc>
   1217c:	ldr	r7, [pc, #2060]	; 12990 <__printf_chk@plt+0x12d0>
   12180:	ldr	r3, [r6, #560]	; 0x230
   12184:	ldr	r9, [pc, #2056]	; 12994 <__printf_chk@plt+0x12d4>
   12188:	cmp	r3, #0
   1218c:	ldr	r8, [pc, #2052]	; 12998 <__printf_chk@plt+0x12d8>
   12190:	ldrne	sl, [pc, #2232]	; 12a50 <__printf_chk@plt+0x1390>
   12194:	ldrne	r3, [pc, #2000]	; 1296c <__printf_chk@plt+0x12ac>
   12198:	mov	r5, #0
   1219c:	strne	r3, [sl, #64]	; 0x40
   121a0:	ldr	r3, [pc, #1980]	; 12964 <__printf_chk@plt+0x12a4>
   121a4:	add	r4, sp, #64	; 0x40
   121a8:	ldr	r1, [r3]
   121ac:	bl	24c70 <__printf_chk@plt+0x135b0>
   121b0:	ldr	r3, [pc, #2020]	; 1299c <__printf_chk@plt+0x12dc>
   121b4:	ldm	r3, {r0, r1}
   121b8:	str	r0, [sp, #84]	; 0x54
   121bc:	strb	r1, [sp, #88]	; 0x58
   121c0:	mov	r0, r5
   121c4:	bl	51224 <__printf_chk@plt+0x3fb64>
   121c8:	mov	r2, #12
   121cc:	mov	r1, r0
   121d0:	add	r0, sp, #88	; 0x58
   121d4:	bl	114bc <__strcpy_chk@plt>
   121d8:	mov	r2, #0
   121dc:	add	r1, sp, #84	; 0x54
   121e0:	mov	r0, r4
   121e4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   121e8:	ldr	r0, [sp, #64]	; 0x40
   121ec:	bl	2a55c <__printf_chk@plt+0x18e9c>
   121f0:	str	r0, [r7, #4]!
   121f4:	strb	r5, [r0, #24]
   121f8:	ldrb	r3, [r9, #1]!
   121fc:	cmp	r3, #0
   12200:	ldrbne	r3, [r5, r8]
   12204:	add	r5, r5, #1
   12208:	strbne	r3, [r0, #17]
   1220c:	cmp	r5, #256	; 0x100
   12210:	bne	121c0 <__printf_chk@plt+0xb00>
   12214:	ldr	r2, [r6, #1896]	; 0x768
   12218:	ldr	r1, [r6, #1964]	; 0x7ac
   1221c:	ldr	r5, [r6, #1844]	; 0x734
   12220:	mov	r3, #1
   12224:	ldr	lr, [r6, #1892]	; 0x764
   12228:	ldr	ip, [r6, #1848]	; 0x738
   1222c:	ldr	r0, [r6, #1868]	; 0x74c
   12230:	str	r3, [r2, #20]
   12234:	ldr	r2, [r6, #1876]	; 0x754
   12238:	str	r3, [r1, #20]
   1223c:	ldr	r1, [r6, #2084]	; 0x824
   12240:	str	r3, [r5, #20]
   12244:	ldr	r3, [r6, #1880]	; 0x758
   12248:	mov	r5, #32
   1224c:	mov	r8, #4
   12250:	str	r8, [lr, #20]
   12254:	str	r5, [ip, #20]
   12258:	str	r5, [r0, #20]
   1225c:	str	r5, [r2, #20]
   12260:	mov	r0, r4
   12264:	mov	r2, #0
   12268:	str	r5, [r1, #20]
   1226c:	str	r5, [r3, #20]
   12270:	ldr	r1, [pc, #1832]	; 129a0 <__printf_chk@plt+0x12e0>
   12274:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12278:	ldr	r0, [sp, #64]	; 0x40
   1227c:	bl	2a55c <__printf_chk@plt+0x18e9c>
   12280:	mov	r2, #0
   12284:	ldr	r1, [pc, #1816]	; 129a4 <__printf_chk@plt+0x12e4>
   12288:	mov	r7, #8
   1228c:	str	r5, [r0, #20]
   12290:	mov	r0, r4
   12294:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12298:	ldr	r0, [sp, #64]	; 0x40
   1229c:	bl	2a55c <__printf_chk@plt+0x18e9c>
   122a0:	mov	r2, #0
   122a4:	ldr	r1, [pc, #1788]	; 129a8 <__printf_chk@plt+0x12e8>
   122a8:	str	r5, [r0, #20]
   122ac:	mov	r0, r4
   122b0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   122b4:	ldr	r0, [sp, #64]	; 0x40
   122b8:	bl	2a55c <__printf_chk@plt+0x18e9c>
   122bc:	mov	r2, #0
   122c0:	ldr	r1, [pc, #1764]	; 129ac <__printf_chk@plt+0x12ec>
   122c4:	str	r5, [r0, #20]
   122c8:	mov	r0, r4
   122cc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   122d0:	ldr	r0, [sp, #64]	; 0x40
   122d4:	bl	2a55c <__printf_chk@plt+0x18e9c>
   122d8:	mov	r2, #0
   122dc:	ldr	r1, [pc, #1740]	; 129b0 <__printf_chk@plt+0x12f0>
   122e0:	str	r8, [r0, #20]
   122e4:	mov	r0, r4
   122e8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   122ec:	ldr	r0, [sp, #64]	; 0x40
   122f0:	bl	2a55c <__printf_chk@plt+0x18e9c>
   122f4:	mov	r2, #0
   122f8:	ldr	r1, [pc, #1716]	; 129b4 <__printf_chk@plt+0x12f4>
   122fc:	str	r8, [r0, #20]
   12300:	mov	r0, r4
   12304:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12308:	ldr	r0, [sp, #64]	; 0x40
   1230c:	bl	2a55c <__printf_chk@plt+0x18e9c>
   12310:	mov	r2, #0
   12314:	ldr	r1, [pc, #1692]	; 129b8 <__printf_chk@plt+0x12f8>
   12318:	str	r7, [r0, #20]
   1231c:	mov	r0, r4
   12320:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12324:	ldr	r0, [sp, #64]	; 0x40
   12328:	bl	2a55c <__printf_chk@plt+0x18e9c>
   1232c:	mov	r2, #0
   12330:	ldr	r1, [pc, #1668]	; 129bc <__printf_chk@plt+0x12fc>
   12334:	str	r7, [r0, #20]
   12338:	mov	r0, r4
   1233c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12340:	ldr	r0, [sp, #64]	; 0x40
   12344:	bl	2a55c <__printf_chk@plt+0x18e9c>
   12348:	mov	r2, #0
   1234c:	ldr	r1, [pc, #1644]	; 129c0 <__printf_chk@plt+0x1300>
   12350:	str	r7, [r0, #20]
   12354:	mov	r0, r4
   12358:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1235c:	ldr	r0, [sp, #64]	; 0x40
   12360:	bl	2a55c <__printf_chk@plt+0x18e9c>
   12364:	mov	r2, #0
   12368:	ldr	r1, [pc, #1620]	; 129c4 <__printf_chk@plt+0x1304>
   1236c:	str	r7, [r0, #20]
   12370:	mov	r0, r4
   12374:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12378:	ldr	r0, [sp, #64]	; 0x40
   1237c:	bl	2a55c <__printf_chk@plt+0x18e9c>
   12380:	mov	r2, #0
   12384:	ldr	r1, [pc, #1596]	; 129c8 <__printf_chk@plt+0x1308>
   12388:	str	r7, [r0, #20]
   1238c:	mov	r0, r4
   12390:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12394:	ldr	r0, [sp, #64]	; 0x40
   12398:	bl	2a55c <__printf_chk@plt+0x18e9c>
   1239c:	ldr	r3, [pc, #1576]	; 129cc <__printf_chk@plt+0x130c>
   123a0:	ldr	r2, [pc, #1576]	; 129d0 <__printf_chk@plt+0x1310>
   123a4:	ldr	lr, [r6, #1860]	; 0x744
   123a8:	add	ip, r3, #256	; 0x100
   123ac:	mov	r1, #16
   123b0:	str	lr, [r6, #3068]	; 0xbfc
   123b4:	str	r1, [r0, #20]
   123b8:	ldrb	r1, [r3, #1]!
   123bc:	cmp	ip, r3
   123c0:	strb	r1, [r2, #1]!
   123c4:	bne	123b8 <__printf_chk@plt+0xcf8>
   123c8:	bl	4ef90 <__printf_chk@plt+0x3d8d0>
   123cc:	cmp	r0, #0
   123d0:	beq	1257c <__printf_chk@plt+0xebc>
   123d4:	ldr	r3, [pc, #1528]	; 129d4 <__printf_chk@plt+0x1314>
   123d8:	ldr	r1, [sp, #24]
   123dc:	ldr	r2, [pc, #1524]	; 129d8 <__printf_chk@plt+0x1318>
   123e0:	ldr	r3, [r3]
   123e4:	cmp	r1, #0
   123e8:	ldr	r1, [pc, #1516]	; 129dc <__printf_chk@plt+0x131c>
   123ec:	vmov	s15, r3
   123f0:	ldr	ip, [pc, #1328]	; 12928 <__printf_chk@plt+0x1268>
   123f4:	str	r3, [r2]
   123f8:	ldr	r1, [r1]
   123fc:	vcvt.f64.s32	d7, s15
   12400:	ldr	r3, [pc, #1496]	; 129e0 <__printf_chk@plt+0x1320>
   12404:	ldr	r0, [pc, #1496]	; 129e4 <__printf_chk@plt+0x1324>
   12408:	ldr	r2, [pc, #1496]	; 129e8 <__printf_chk@plt+0x1328>
   1240c:	str	r1, [ip]
   12410:	ldr	ip, [pc, #1288]	; 12920 <__printf_chk@plt+0x1260>
   12414:	ldr	r3, [r3]
   12418:	ldr	r1, [pc, #1484]	; 129ec <__printf_chk@plt+0x132c>
   1241c:	ldr	r0, [r0]
   12420:	ldr	r2, [r2]
   12424:	str	r3, [ip]
   12428:	mov	r3, #105	; 0x69
   1242c:	vstr	d7, [r6, #56]	; 0x38
   12430:	str	r0, [r1]
   12434:	str	r2, [r6, #3088]	; 0xc10
   12438:	strb	r3, [r6, #48]	; 0x30
   1243c:	bne	1245c <__printf_chk@plt+0xd9c>
   12440:	ldr	r3, [pc, #1448]	; 129f0 <__printf_chk@plt+0x1330>
   12444:	ldr	r1, [r3]
   12448:	cmp	r1, #0
   1244c:	beq	1245c <__printf_chk@plt+0xd9c>
   12450:	ldrb	r3, [r1]
   12454:	cmp	r3, #0
   12458:	bne	12d1c <__printf_chk@plt+0x165c>
   1245c:	ldr	r3, [pc, #1424]	; 129f4 <__printf_chk@plt+0x1334>
   12460:	ldr	r9, [pc, #1424]	; 129f8 <__printf_chk@plt+0x1338>
   12464:	ldr	r0, [r3]
   12468:	bl	18cfc <__printf_chk@plt+0x763c>
   1246c:	ldr	r3, [r9]
   12470:	cmp	r3, #0
   12474:	beq	12598 <__printf_chk@plt+0xed8>
   12478:	ldr	r1, [r3]
   1247c:	cmp	r1, #0
   12480:	movne	r8, #4
   12484:	movne	r7, #1
   12488:	beq	12598 <__printf_chk@plt+0xed8>
   1248c:	mov	r2, #0
   12490:	mov	r0, r4
   12494:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12498:	ldr	r1, [sp, #64]	; 0x40
   1249c:	mov	r0, r7
   124a0:	bl	4631c <__printf_chk@plt+0x34c5c>
   124a4:	ldr	r3, [r9]
   124a8:	add	r5, r7, #1
   124ac:	mov	r7, r5
   124b0:	ldr	r1, [r3, r8]
   124b4:	add	r8, r8, #4
   124b8:	cmp	r1, #0
   124bc:	bne	1248c <__printf_chk@plt+0xdcc>
   124c0:	ldr	r7, [pc, #1332]	; 129fc <__printf_chk@plt+0x133c>
   124c4:	ldr	r3, [r7]
   124c8:	ldr	fp, [r3]
   124cc:	cmp	fp, #0
   124d0:	beq	125a0 <__printf_chk@plt+0xee0>
   124d4:	ldr	r8, [pc, #1316]	; 12a00 <__printf_chk@plt+0x1340>
   124d8:	ldr	r9, [pc, #1316]	; 12a04 <__printf_chk@plt+0x1344>
   124dc:	mov	sl, #4
   124e0:	b	124fc <__printf_chk@plt+0xe3c>
   124e4:	ldr	r3, [r7]
   124e8:	add	r5, r5, #1
   124ec:	ldr	fp, [r3, sl]
   124f0:	add	sl, sl, #4
   124f4:	cmp	fp, #0
   124f8:	beq	125a0 <__printf_chk@plt+0xee0>
   124fc:	mov	r1, r8
   12500:	mov	r0, fp
   12504:	bl	115f4 <strcmp@plt>
   12508:	cmp	r0, #0
   1250c:	beq	124e4 <__printf_chk@plt+0xe24>
   12510:	mov	r1, fp
   12514:	mov	r2, #0
   12518:	mov	r0, r4
   1251c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12520:	ldr	r2, [r9]
   12524:	ldr	r1, [sp, #64]	; 0x40
   12528:	mov	r0, r5
   1252c:	bl	4598c <__printf_chk@plt+0x342cc>
   12530:	b	124e4 <__printf_chk@plt+0xe24>
   12534:	add	r9, sp, #64	; 0x40
   12538:	mov	r1, r4
   1253c:	mov	r0, r9
   12540:	bl	4c730 <__printf_chk@plt+0x3b070>
   12544:	ldr	r3, [pc, #1300]	; 12a60 <__printf_chk@plt+0x13a0>
   12548:	mov	r2, r9
   1254c:	str	r3, [sp]
   12550:	ldr	r1, [pc, #1200]	; 12a08 <__printf_chk@plt+0x1348>
   12554:	mov	r0, #2
   12558:	bl	22bc0 <__printf_chk@plt+0x11500>
   1255c:	b	11a40 <__printf_chk@plt+0x380>
   12560:	ldr	r3, [pc, #1272]	; 12a60 <__printf_chk@plt+0x13a0>
   12564:	ldr	r1, [pc, #1184]	; 12a0c <__printf_chk@plt+0x134c>
   12568:	str	r3, [sp]
   1256c:	mov	r2, r3
   12570:	mov	r0, #2
   12574:	bl	22bc0 <__printf_chk@plt+0x11500>
   12578:	b	11a40 <__printf_chk@plt+0x380>
   1257c:	ldr	r3, [pc, #1244]	; 12a60 <__printf_chk@plt+0x13a0>
   12580:	ldr	r1, [pc, #1160]	; 12a10 <__printf_chk@plt+0x1350>
   12584:	str	r3, [sp]
   12588:	mov	r2, r3
   1258c:	mov	r0, #3
   12590:	bl	22bc0 <__printf_chk@plt+0x11500>
   12594:	b	123d4 <__printf_chk@plt+0xd14>
   12598:	mov	r5, #1
   1259c:	b	124c0 <__printf_chk@plt+0xe00>
   125a0:	mov	r0, #136	; 0x88
   125a4:	bl	5130c <_Znwj@@Base>
   125a8:	mov	r5, r0
   125ac:	bl	14e90 <__printf_chk@plt+0x37d0>
   125b0:	ldr	r3, [sp, #36]	; 0x24
   125b4:	ldr	r2, [pc, #1112]	; 12a14 <__printf_chk@plt+0x1354>
   125b8:	cmp	r3, #0
   125bc:	ldr	r3, [pc, #1108]	; 12a18 <__printf_chk@plt+0x1358>
   125c0:	str	r5, [r2]
   125c4:	str	r5, [r3]
   125c8:	bne	12d0c <__printf_chk@plt+0x164c>
   125cc:	bl	29064 <__printf_chk@plt+0x179a4>
   125d0:	bl	1d618 <__printf_chk@plt+0xbf58>
   125d4:	bl	15fa4 <__printf_chk@plt+0x48e4>
   125d8:	bl	479dc <__printf_chk@plt+0x3631c>
   125dc:	mov	r2, #0
   125e0:	ldr	r1, [pc, #932]	; 1298c <__printf_chk@plt+0x12cc>
   125e4:	mov	r0, r4
   125e8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   125ec:	mov	r0, #12
   125f0:	bl	5130c <_Znwj@@Base>
   125f4:	ldr	r2, [sp, #28]
   125f8:	ldr	r3, [pc, #1024]	; 12a00 <__printf_chk@plt+0x1340>
   125fc:	cmp	r2, #0
   12600:	ldr	r8, [pc, #1044]	; 12a1c <__printf_chk@plt+0x135c>
   12604:	moveq	r8, r3
   12608:	mov	r7, r0
   1260c:	bl	13744 <__printf_chk@plt+0x2084>
   12610:	ldr	r5, [pc, #1032]	; 12a20 <__printf_chk@plt+0x1360>
   12614:	mov	r2, r7
   12618:	add	r3, r5, #12
   1261c:	str	r3, [r7]
   12620:	ldr	r1, [sp, #64]	; 0x40
   12624:	ldr	r0, [pc, #1016]	; 12a24 <__printf_chk@plt+0x1364>
   12628:	str	r8, [r7, #8]
   1262c:	bl	1379c <__printf_chk@plt+0x20dc>
   12630:	bl	4c5c8 <__printf_chk@plt+0x3af08>
   12634:	str	r0, [sp, #60]	; 0x3c
   12638:	add	r0, sp, #60	; 0x3c
   1263c:	bl	113cc <gmtime@plt>
   12640:	mov	r2, #0
   12644:	ldr	r1, [pc, #988]	; 12a28 <__printf_chk@plt+0x1368>
   12648:	mov	r7, r0
   1264c:	mov	r0, r4
   12650:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12654:	ldr	r1, [r7]
   12658:	ldr	r0, [sp, #64]	; 0x40
   1265c:	bl	4b468 <__printf_chk@plt+0x39da8>
   12660:	mov	r2, #0
   12664:	ldr	r1, [pc, #960]	; 12a2c <__printf_chk@plt+0x136c>
   12668:	mov	r0, r4
   1266c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12670:	ldr	r1, [r7, #4]
   12674:	ldr	r0, [sp, #64]	; 0x40
   12678:	bl	4b468 <__printf_chk@plt+0x39da8>
   1267c:	mov	r2, #0
   12680:	ldr	r1, [pc, #936]	; 12a30 <__printf_chk@plt+0x1370>
   12684:	mov	r0, r4
   12688:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1268c:	ldr	r1, [r7, #8]
   12690:	ldr	r0, [sp, #64]	; 0x40
   12694:	bl	4b468 <__printf_chk@plt+0x39da8>
   12698:	mov	r2, #0
   1269c:	ldr	r1, [pc, #912]	; 12a34 <__printf_chk@plt+0x1374>
   126a0:	mov	r0, r4
   126a4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   126a8:	ldr	r1, [r7, #24]
   126ac:	ldr	r0, [sp, #64]	; 0x40
   126b0:	add	r1, r1, #1
   126b4:	bl	4b468 <__printf_chk@plt+0x39da8>
   126b8:	mov	r2, #0
   126bc:	ldr	r1, [pc, #884]	; 12a38 <__printf_chk@plt+0x1378>
   126c0:	mov	r0, r4
   126c4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   126c8:	ldr	r1, [r7, #12]
   126cc:	ldr	r0, [sp, #64]	; 0x40
   126d0:	bl	4b468 <__printf_chk@plt+0x39da8>
   126d4:	mov	r2, #0
   126d8:	ldr	r1, [pc, #860]	; 12a3c <__printf_chk@plt+0x137c>
   126dc:	mov	r0, r4
   126e0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   126e4:	ldr	r1, [r7, #16]
   126e8:	ldr	r0, [sp, #64]	; 0x40
   126ec:	add	r1, r1, #1
   126f0:	bl	4b468 <__printf_chk@plt+0x39da8>
   126f4:	mov	r2, #0
   126f8:	ldr	r1, [pc, #832]	; 12a40 <__printf_chk@plt+0x1380>
   126fc:	mov	r0, r4
   12700:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12704:	ldr	r1, [r7, #20]
   12708:	ldr	r0, [sp, #64]	; 0x40
   1270c:	add	r1, r1, #1888	; 0x760
   12710:	add	r1, r1, #12
   12714:	bl	4b468 <__printf_chk@plt+0x39da8>
   12718:	mov	r2, #0
   1271c:	ldr	r1, [pc, #800]	; 12a44 <__printf_chk@plt+0x1384>
   12720:	mov	r0, r4
   12724:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12728:	ldr	r1, [r7, #20]
   1272c:	ldr	r0, [sp, #64]	; 0x40
   12730:	bl	4b468 <__printf_chk@plt+0x39da8>
   12734:	mov	r2, #0
   12738:	ldr	r1, [pc, #776]	; 12a48 <__printf_chk@plt+0x1388>
   1273c:	mov	r0, r4
   12740:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12744:	bl	11324 <getpid@plt>
   12748:	mov	r1, r0
   1274c:	ldr	r0, [sp, #64]	; 0x40
   12750:	bl	4b468 <__printf_chk@plt+0x39da8>
   12754:	mov	r2, #0
   12758:	ldr	r1, [pc, #748]	; 12a4c <__printf_chk@plt+0x138c>
   1275c:	mov	r0, r4
   12760:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12764:	mov	r0, #12
   12768:	bl	5130c <_Znwj@@Base>
   1276c:	ldr	r2, [r6, #3080]	; 0xc08
   12770:	ldr	r3, [pc, #648]	; 12a00 <__printf_chk@plt+0x1340>
   12774:	cmp	r2, #0
   12778:	ldr	r6, [pc, #668]	; 12a1c <__printf_chk@plt+0x135c>
   1277c:	moveq	r6, r3
   12780:	mov	r7, r0
   12784:	bl	13744 <__printf_chk@plt+0x2084>
   12788:	add	r5, r5, #12
   1278c:	mov	r2, r7
   12790:	ldr	r1, [sp, #64]	; 0x40
   12794:	ldr	r0, [pc, #648]	; 12a24 <__printf_chk@plt+0x1364>
   12798:	str	r6, [r7, #8]
   1279c:	str	r5, [r7]
   127a0:	bl	1379c <__printf_chk@plt+0x20dc>
   127a4:	bl	4b5cc <__printf_chk@plt+0x39f0c>
   127a8:	bl	20b30 <__printf_chk@plt+0xf470>
   127ac:	bl	1aee8 <__printf_chk@plt+0x9828>
   127b0:	ldr	r6, [sp, #52]	; 0x34
   127b4:	cmp	r6, #0
   127b8:	beq	12848 <__printf_chk@plt+0x1188>
   127bc:	mov	r9, #0
   127c0:	b	12814 <__printf_chk@plt+0x1154>
   127c4:	sub	r8, sl, r5
   127c8:	add	r0, r8, #1
   127cc:	bl	113d8 <_Znaj@plt>
   127d0:	mov	r2, r8
   127d4:	mov	r1, r5
   127d8:	mov	r7, r0
   127dc:	bl	1157c <memcpy@plt>
   127e0:	mov	r0, r7
   127e4:	add	r1, sl, #1
   127e8:	strb	r9, [r7, r8]
   127ec:	bl	24c70 <__printf_chk@plt+0x135b0>
   127f0:	mov	r0, r7
   127f4:	bl	114f8 <_ZdaPv@plt>
   127f8:	ldr	r5, [r6, #4]
   127fc:	mov	r0, r6
   12800:	str	r5, [sp, #52]	; 0x34
   12804:	bl	5135c <_ZdlPv@@Base>
   12808:	cmp	r5, #0
   1280c:	beq	12848 <__printf_chk@plt+0x1188>
   12810:	mov	r6, r5
   12814:	ldr	r5, [r6]
   12818:	mov	r1, #61	; 0x3d
   1281c:	mov	r0, r5
   12820:	bl	116b4 <strchr@plt>
   12824:	subs	sl, r0, #0
   12828:	bne	127c4 <__printf_chk@plt+0x1104>
   1282c:	mov	r1, r5
   12830:	add	r0, sp, #84	; 0x54
   12834:	ldrb	r3, [r1], #1
   12838:	strb	sl, [sp, #85]	; 0x55
   1283c:	strb	r3, [sp, #84]	; 0x54
   12840:	bl	24c70 <__printf_chk@plt+0x135b0>
   12844:	b	127f8 <__printf_chk@plt+0x1138>
   12848:	ldr	r6, [sp, #48]	; 0x30
   1284c:	cmp	r6, #0
   12850:	beq	12aa8 <__printf_chk@plt+0x13e8>
   12854:	mov	r9, #0
   12858:	b	128b4 <__printf_chk@plt+0x11f4>
   1285c:	sub	r7, r8, r5
   12860:	add	r0, r7, #1
   12864:	bl	113d8 <_Znaj@plt>
   12868:	mov	r2, r7
   1286c:	mov	r1, r5
   12870:	mov	sl, r0
   12874:	bl	1157c <memcpy@plt>
   12878:	add	r0, r8, #1
   1287c:	add	r1, sp, #60	; 0x3c
   12880:	strb	r9, [sl, r7]
   12884:	bl	34948 <__printf_chk@plt+0x23288>
   12888:	cmp	r0, #0
   1288c:	bne	12a88 <__printf_chk@plt+0x13c8>
   12890:	mov	r0, sl
   12894:	bl	114f8 <_ZdaPv@plt>
   12898:	ldr	r5, [r6, #4]
   1289c:	mov	r0, r6
   128a0:	str	r5, [sp, #48]	; 0x30
   128a4:	bl	5135c <_ZdlPv@@Base>
   128a8:	cmp	r5, #0
   128ac:	beq	12aa8 <__printf_chk@plt+0x13e8>
   128b0:	mov	r6, r5
   128b4:	ldr	r5, [r6]
   128b8:	mov	r1, #61	; 0x3d
   128bc:	mov	r0, r5
   128c0:	bl	116b4 <strchr@plt>
   128c4:	subs	r8, r0, #0
   128c8:	bne	1285c <__printf_chk@plt+0x119c>
   128cc:	mov	r0, r5
   128d0:	add	r1, sp, #60	; 0x3c
   128d4:	ldrb	r3, [r0], #1
   128d8:	strb	r8, [sp, #85]	; 0x55
   128dc:	strb	r3, [sp, #84]	; 0x54
   128e0:	bl	34948 <__printf_chk@plt+0x23288>
   128e4:	cmp	r0, #0
   128e8:	beq	12898 <__printf_chk@plt+0x11d8>
   128ec:	add	r1, sp, #84	; 0x54
   128f0:	mov	r2, r8
   128f4:	mov	r0, r4
   128f8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   128fc:	ldr	r1, [sp, #60]	; 0x3c
   12900:	ldr	r0, [sp, #64]	; 0x40
   12904:	bl	4b468 <__printf_chk@plt+0x39da8>
   12908:	b	12898 <__printf_chk@plt+0x11d8>
   1290c:	andeq	r6, r8, ip, ror ip
   12910:	andeq	ip, r7, r0, lsl sp
   12914:	andeq	r2, r8, r8, lsr #23
   12918:	ldrdeq	r3, [r8], -r8
   1291c:	andeq	sp, r7, ip, lsl #1
   12920:	andeq	sp, r7, r4, rrx
   12924:	andeq	r9, r5, ip, ror #10
   12928:	andeq	sp, r7, r8, rrx
   1292c:	andeq	r9, r5, ip, ror r5
   12930:	andeq	r7, r5, r8, lsr #17
   12934:	muleq	r5, r4, r5
   12938:	andeq	r2, r8, r0, asr #25
   1293c:	andeq	r2, r8, ip, ror #23
   12940:	andeq	r8, r5, r4, asr #14
   12944:	andeq	r2, r8, ip, lsr #23
   12948:	ldrdeq	r6, [r8], -r0
   1294c:	muleq	r8, r4, fp
   12950:			; <UNDEFINED> instruction: 0x000595bc
   12954:	muleq	r8, r8, r0
   12958:	andeq	fp, r5, r0, ror #22
   1295c:	andeq	r9, r5, r8, asr #12
   12960:	andeq	r9, r5, r4, lsr #12
   12964:	andeq	sp, r7, r8, ror r0
   12968:	ldrdeq	r9, [r5], -ip
   1296c:	andeq	r6, r8, r8, lsl #17
   12970:	muleq	r8, r0, r8
   12974:	muleq	r8, r8, r8
   12978:	andeq	r2, r8, r8, ror lr
   1297c:	andeq	r9, r5, r4, lsl #11
   12980:	muleq	r5, r8, fp
   12984:	andeq	r1, r0, r4, lsr pc
   12988:	andeq	r9, r5, ip, lsl #12
   1298c:	andeq	r9, r5, ip, ror #12
   12990:	andeq	r3, r8, ip, ror #6
   12994:	muleq	r8, r7, sp
   12998:	andeq	r5, r8, r4, ror sl
   1299c:			; <UNDEFINED> instruction: 0x00056cbc
   129a0:	andeq	r9, r5, r0, ror r6
   129a4:	andeq	r9, r5, r4, ror r6
   129a8:	andeq	r9, r5, r8, ror r6
   129ac:	andeq	r8, r5, r8, lsl #11
   129b0:	andeq	r6, r5, r0, lsl lr
   129b4:	andeq	r6, r5, r0, ror lr
   129b8:	andeq	r8, r5, r0, lsl #10
   129bc:	andeq	r9, r5, ip, ror r6
   129c0:	andeq	r9, r5, r8, lsl #13
   129c4:	andeq	r8, r5, ip, asr #14
   129c8:	andeq	r9, r5, r4, asr r8
   129cc:	andeq	r5, r8, r3, ror sl
   129d0:			; <UNDEFINED> instruction: 0x000837b3
   129d4:	andeq	r6, r8, r4, lsl #16
   129d8:	muleq	r8, r8, r9
   129dc:	andeq	sp, r7, r4, lsl #1
   129e0:	andeq	sp, r7, r0, lsl #1
   129e4:	andeq	sp, r7, ip, ror r0
   129e8:	andeq	r6, r8, r8, ror #15
   129ec:	muleq	r8, ip, r9
   129f0:	andeq	r6, r8, r8, asr #15
   129f4:	andeq	r6, r8, ip, asr #15
   129f8:	andeq	r6, r8, r4, asr #15
   129fc:	ldrdeq	r6, [r8], -r0
   12a00:			; <UNDEFINED> instruction: 0x000585bc
   12a04:	andeq	r6, r8, r0, lsr #25
   12a08:	andeq	r9, r5, r4, ror #11
   12a0c:	strdeq	r9, [r5], -ip
   12a10:	muleq	r5, r0, r6
   12a14:			; <UNDEFINED> instruction: 0x00082bbc
   12a18:	andeq	r2, r8, r0, asr #23
   12a1c:	andeq	r8, r5, ip, lsr pc
   12a20:	andeq	r7, r5, r8, lsl #15
   12a24:	andeq	r5, r8, r8, asr #20
   12a28:	andeq	r9, r5, r8, lsr #13
   12a2c:			; <UNDEFINED> instruction: 0x000596b0
   12a30:			; <UNDEFINED> instruction: 0x000596b8
   12a34:	andeq	r9, r5, r0, asr #13
   12a38:	andeq	r9, r5, r4, asr #13
   12a3c:	andeq	r9, r5, r8, asr #13
   12a40:	andeq	r9, r5, ip, asr #13
   12a44:	ldrdeq	r9, [r5], -r4
   12a48:	ldrdeq	r9, [r5], -r8
   12a4c:	ldrdeq	r9, [r5], -ip
   12a50:	andeq	sp, r7, r0, lsl r0
   12a54:	andeq	r9, r5, r0, lsr r3
   12a58:	andeq	r2, r8, r8, lsr #26
   12a5c:	andeq	r9, r5, r8, lsr #6
   12a60:	andeq	r6, r8, r0, lsr #15
   12a64:	strdeq	r9, [r5], -r4
   12a68:	andeq	r9, r5, r8, ror #13
   12a6c:	andeq	sp, r7, r8, lsl #1
   12a70:	andeq	r7, r5, r8, asr #22
   12a74:	andeq	ip, r7, r0, lsl sp
   12a78:	andeq	r9, r5, r0, ror #13
   12a7c:	andeq	r2, r8, ip, asr ip
   12a80:	andeq	r8, r5, r8, lsl r3
   12a84:	andeq	r2, r8, r8, lsr #23
   12a88:	mov	r1, sl
   12a8c:	mov	r2, #0
   12a90:	mov	r0, r4
   12a94:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12a98:	ldr	r1, [sp, #60]	; 0x3c
   12a9c:	ldr	r0, [sp, #64]	; 0x40
   12aa0:	bl	4b468 <__printf_chk@plt+0x39da8>
   12aa4:	b	12890 <__printf_chk@plt+0x11d0>
   12aa8:	ldr	r3, [sp, #20]
   12aac:	ldr	r5, [sp, #44]	; 0x2c
   12ab0:	cmp	r3, #0
   12ab4:	beq	12cf8 <__printf_chk@plt+0x1638>
   12ab8:	cmp	r5, #0
   12abc:	beq	12c2c <__printf_chk@plt+0x156c>
   12ac0:	ldr	sl, [pc, #-120]	; 12a50 <__printf_chk@plt+0x1390>
   12ac4:	ldr	r9, [pc, #-120]	; 12a54 <__printf_chk@plt+0x1394>
   12ac8:	ldr	fp, [pc, #-120]	; 12a58 <__printf_chk@plt+0x1398>
   12acc:	b	12b40 <__printf_chk@plt+0x1480>
   12ad0:	mov	r2, #0
   12ad4:	ldr	r1, [sp, #60]	; 0x3c
   12ad8:	mov	r0, r4
   12adc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12ae0:	ldr	r0, [sp, #60]	; 0x3c
   12ae4:	ldr	r7, [sp, #64]	; 0x40
   12ae8:	cmp	r0, #0
   12aec:	beq	12af4 <__printf_chk@plt+0x1434>
   12af0:	bl	114f8 <_ZdaPv@plt>
   12af4:	mov	r0, #560	; 0x230
   12af8:	bl	5130c <_Znwj@@Base>
   12afc:	mov	r2, r7
   12b00:	mov	r1, r8
   12b04:	mov	r3, #0
   12b08:	mov	r6, r0
   12b0c:	bl	2235c <__printf_chk@plt+0x10c9c>
   12b10:	mov	r0, r6
   12b14:	bl	231a0 <__printf_chk@plt+0x11ae0>
   12b18:	mov	r0, fp
   12b1c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   12b20:	bl	351b0 <__printf_chk@plt+0x23af0>
   12b24:	ldr	r6, [r5, #4]
   12b28:	mov	r0, r5
   12b2c:	str	r6, [sp, #44]	; 0x2c
   12b30:	bl	5135c <_ZdlPv@@Base>
   12b34:	cmp	r6, #0
   12b38:	beq	12c18 <__printf_chk@plt+0x1558>
   12b3c:	mov	r5, r6
   12b40:	ldr	r6, [r5]
   12b44:	mov	r0, r6
   12b48:	bl	115a0 <strlen@plt>
   12b4c:	add	r0, r0, #6
   12b50:	bl	113d8 <_Znaj@plt>
   12b54:	mov	r1, r6
   12b58:	mov	r7, r0
   12b5c:	bl	113b4 <stpcpy@plt>
   12b60:	ldrh	r3, [r9, #4]
   12b64:	mov	r1, r7
   12b68:	mov	r2, r0
   12b6c:	ldr	r0, [r9]
   12b70:	strh	r3, [r2, #4]
   12b74:	str	r0, [r2]
   12b78:	add	r2, sp, #60	; 0x3c
   12b7c:	ldr	r0, [sl, #64]	; 0x40
   12b80:	bl	519c0 <_ZdlPv@@Base+0x664>
   12b84:	mov	r8, r0
   12b88:	mov	r0, r7
   12b8c:	bl	114f8 <_ZdaPv@plt>
   12b90:	cmp	r8, #0
   12b94:	bne	12ad0 <__printf_chk@plt+0x1410>
   12b98:	mov	r0, r6
   12b9c:	bl	115a0 <strlen@plt>
   12ba0:	add	r0, r0, #6
   12ba4:	bl	113d8 <_Znaj@plt>
   12ba8:	ldr	r2, [pc, #-340]	; 12a5c <__printf_chk@plt+0x139c>
   12bac:	mov	r1, r6
   12bb0:	ldrb	r3, [r2, #4]
   12bb4:	mov	r7, r0
   12bb8:	ldr	r0, [r2]
   12bbc:	strb	r3, [r7, #4]
   12bc0:	str	r0, [r7]
   12bc4:	add	r0, r7, #5
   12bc8:	bl	11444 <strcpy@plt>
   12bcc:	add	r2, sp, #60	; 0x3c
   12bd0:	mov	r1, r7
   12bd4:	ldr	r0, [sl, #64]	; 0x40
   12bd8:	bl	519c0 <_ZdlPv@@Base+0x664>
   12bdc:	mov	r8, r0
   12be0:	mov	r0, r7
   12be4:	bl	114f8 <_ZdaPv@plt>
   12be8:	cmp	r8, #0
   12bec:	bne	12ad0 <__printf_chk@plt+0x1410>
   12bf0:	mov	r1, r6
   12bf4:	mov	r0, r4
   12bf8:	bl	4c730 <__printf_chk@plt+0x3b070>
   12bfc:	ldr	r3, [pc, #-420]	; 12a60 <__printf_chk@plt+0x13a0>
   12c00:	mov	r2, r4
   12c04:	str	r3, [sp]
   12c08:	ldr	r1, [pc, #-428]	; 12a64 <__printf_chk@plt+0x13a4>
   12c0c:	mov	r0, #3
   12c10:	bl	22bc0 <__printf_chk@plt+0x11500>
   12c14:	b	12ad0 <__printf_chk@plt+0x1410>
   12c18:	ldr	r3, [sp, #20]
   12c1c:	cmp	r3, #0
   12c20:	bne	12c2c <__printf_chk@plt+0x156c>
   12c24:	ldr	r0, [pc, #-452]	; 12a68 <__printf_chk@plt+0x13a8>
   12c28:	bl	35b38 <__printf_chk@plt+0x24478>
   12c2c:	ldr	r5, [pc, #-456]	; 12a6c <__printf_chk@plt+0x13ac>
   12c30:	ldr	r2, [sp, #12]
   12c34:	ldr	r3, [r5]
   12c38:	cmp	r2, r3
   12c3c:	ble	12c68 <__printf_chk@plt+0x15a8>
   12c40:	ldr	r1, [sp, #12]
   12c44:	ldr	r2, [sp, #16]
   12c48:	sub	r3, r3, #-1073741823	; 0xc0000001
   12c4c:	add	r6, r2, r1, lsl #2
   12c50:	add	r4, r2, r3, lsl #2
   12c54:	sub	r6, r6, #4
   12c58:	ldr	r0, [r4, #4]!
   12c5c:	bl	35c04 <__printf_chk@plt+0x24544>
   12c60:	cmp	r6, r4
   12c64:	bne	12c58 <__printf_chk@plt+0x1598>
   12c68:	ldr	r3, [r5]
   12c6c:	ldr	r2, [sp, #32]
   12c70:	ldr	r1, [sp, #12]
   12c74:	cmp	r3, r1
   12c78:	orrge	r2, r2, #1
   12c7c:	cmp	r2, #0
   12c80:	beq	12c8c <__printf_chk@plt+0x15cc>
   12c84:	ldr	r0, [pc, #-540]	; 12a70 <__printf_chk@plt+0x13b0>
   12c88:	bl	35c04 <__printf_chk@plt+0x24544>
   12c8c:	bl	3599c <__printf_chk@plt+0x242dc>
   12c90:	ldr	r3, [pc, #-548]	; 12a74 <__printf_chk@plt+0x13b4>
   12c94:	ldr	r2, [sp, #100]	; 0x64
   12c98:	mov	r0, #0
   12c9c:	ldr	r3, [r3]
   12ca0:	cmp	r2, r3
   12ca4:	bne	12d70 <__printf_chk@plt+0x16b0>
   12ca8:	add	sp, sp, #108	; 0x6c
   12cac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cb0:	ldr	r2, [sp, #52]	; 0x34
   12cb4:	cmp	r2, #0
   12cb8:	bne	12cc4 <__printf_chk@plt+0x1604>
   12cbc:	b	12d68 <__printf_chk@plt+0x16a8>
   12cc0:	mov	r2, r3
   12cc4:	ldr	r3, [r2, #4]
   12cc8:	cmp	r3, #0
   12ccc:	bne	12cc0 <__printf_chk@plt+0x1600>
   12cd0:	b	11f48 <__printf_chk@plt+0x888>
   12cd4:	ldr	r2, [sp, #48]	; 0x30
   12cd8:	cmp	r2, #0
   12cdc:	bne	12ce8 <__printf_chk@plt+0x1628>
   12ce0:	b	12d60 <__printf_chk@plt+0x16a0>
   12ce4:	mov	r2, r3
   12ce8:	ldr	r3, [r2, #4]
   12cec:	cmp	r3, #0
   12cf0:	bne	12ce4 <__printf_chk@plt+0x1624>
   12cf4:	b	11f48 <__printf_chk@plt+0x888>
   12cf8:	ldr	r0, [pc, #-648]	; 12a78 <__printf_chk@plt+0x13b8>
   12cfc:	bl	35b38 <__printf_chk@plt+0x24478>
   12d00:	cmp	r5, #0
   12d04:	bne	12ac0 <__printf_chk@plt+0x1400>
   12d08:	b	12c24 <__printf_chk@plt+0x1564>
   12d0c:	mov	r0, r5
   12d10:	ldr	r1, [sp, #56]	; 0x38
   12d14:	bl	15e24 <__printf_chk@plt+0x4764>
   12d18:	b	125cc <__printf_chk@plt+0xf0c>
   12d1c:	ldr	r2, [sp, #24]
   12d20:	mov	r0, r4
   12d24:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12d28:	ldr	r3, [pc, #-692]	; 12a7c <__printf_chk@plt+0x13bc>
   12d2c:	ldr	r2, [sp, #64]	; 0x40
   12d30:	str	r2, [r3]
   12d34:	b	1245c <__printf_chk@plt+0xd9c>
   12d38:	ldr	r3, [sp, #16]
   12d3c:	ldr	r1, [pc, #-708]	; 12a80 <__printf_chk@plt+0x13c0>
   12d40:	ldr	r2, [r3]
   12d44:	ldr	r3, [pc, #-712]	; 12a84 <__printf_chk@plt+0x13c4>
   12d48:	ldr	r0, [r3]
   12d4c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   12d50:	mov	r0, #1
   12d54:	bl	1139c <exit@plt>
   12d58:	add	r4, sp, #44	; 0x2c
   12d5c:	b	11f4c <__printf_chk@plt+0x88c>
   12d60:	add	r4, sp, #48	; 0x30
   12d64:	b	11f4c <__printf_chk@plt+0x88c>
   12d68:	add	r4, sp, #52	; 0x34
   12d6c:	b	11f4c <__printf_chk@plt+0x88c>
   12d70:	bl	1148c <__stack_chk_fail@plt>
   12d74:	mov	r0, r6
   12d78:	bl	5135c <_ZdlPv@@Base>
   12d7c:	bl	11498 <__cxa_end_cleanup@plt>
   12d80:	mov	r0, r5
   12d84:	bl	5135c <_ZdlPv@@Base>
   12d88:	bl	11498 <__cxa_end_cleanup@plt>
   12d8c:	mov	r0, r4
   12d90:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   12d94:	bl	11498 <__cxa_end_cleanup@plt>
   12d98:	mov	r0, r7
   12d9c:	bl	5135c <_ZdlPv@@Base>
   12da0:	bl	11498 <__cxa_end_cleanup@plt>
   12da4:	b	12d98 <__printf_chk@plt+0x16d8>
   12da8:	push	{r4, lr}
   12dac:	ldr	r4, [pc, #16]	; 12dc4 <__printf_chk@plt+0x1704>
   12db0:	add	r0, r4, #4
   12db4:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   12db8:	add	r0, r4, #8
   12dbc:	pop	{r4, lr}
   12dc0:	b	4b828 <__printf_chk@plt+0x3a168>
   12dc4:	ldrdeq	r5, [r8], -r8
   12dc8:	push	{r4, lr}
   12dcc:	ldr	r4, [pc, #148]	; 12e68 <__printf_chk@plt+0x17a8>
   12dd0:	add	r0, r4, #168	; 0xa8
   12dd4:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   12dd8:	add	r0, r4, #172	; 0xac
   12ddc:	bl	4b828 <__printf_chk@plt+0x3a168>
   12de0:	add	r0, r4, #44	; 0x2c
   12de4:	mov	r2, #0
   12de8:	ldr	r1, [pc, #124]	; 12e6c <__printf_chk@plt+0x17ac>
   12dec:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12df0:	add	r0, r4, #52	; 0x34
   12df4:	mov	r2, #0
   12df8:	ldr	r1, [pc, #112]	; 12e70 <__printf_chk@plt+0x17b0>
   12dfc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12e00:	add	r0, r4, #56	; 0x38
   12e04:	mov	r2, #0
   12e08:	ldr	r1, [pc, #100]	; 12e74 <__printf_chk@plt+0x17b4>
   12e0c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12e10:	add	r0, r4, #60	; 0x3c
   12e14:	mov	r2, #0
   12e18:	ldr	r1, [pc, #88]	; 12e78 <__printf_chk@plt+0x17b8>
   12e1c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12e20:	add	r0, r4, #64	; 0x40
   12e24:	mov	r2, #0
   12e28:	ldr	r1, [pc, #76]	; 12e7c <__printf_chk@plt+0x17bc>
   12e2c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12e30:	mov	r2, #0
   12e34:	add	r0, r4, #68	; 0x44
   12e38:	ldr	r1, [pc, #64]	; 12e80 <__printf_chk@plt+0x17c0>
   12e3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   12e40:	add	r0, r4, #8
   12e44:	mov	r1, #17
   12e48:	bl	132e8 <__printf_chk@plt+0x1c28>
   12e4c:	add	r0, r4, #128	; 0x80
   12e50:	mov	r1, #50	; 0x32
   12e54:	bl	132e8 <__printf_chk@plt+0x1c28>
   12e58:	add	r0, r4, #96	; 0x60
   12e5c:	mov	r1, #5
   12e60:	pop	{r4, lr}
   12e64:	b	132e8 <__printf_chk@plt+0x1c28>
   12e68:	andeq	r5, r8, r8, ror #17
   12e6c:	andeq	r6, r5, r0, lsl lr
   12e70:	andeq	ip, r5, r4, asr r5
   12e74:	ldrdeq	r9, [r5], -ip
   12e78:	andeq	r5, r5, r0, lsr #26
   12e7c:	andeq	fp, r5, ip, asr #31
   12e80:	ldrdeq	fp, [r5], -r0
   12e84:	push	{r4, lr}
   12e88:	ldr	r4, [pc, #28]	; 12eac <__printf_chk@plt+0x17ec>
   12e8c:	add	r0, r4, #8
   12e90:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   12e94:	add	r0, r4, #12
   12e98:	bl	4b828 <__printf_chk@plt+0x3a168>
   12e9c:	mov	r3, #0
   12ea0:	str	r3, [r4, #16]
   12ea4:	str	r3, [r4, #20]
   12ea8:	pop	{r4, pc}
   12eac:	muleq	r8, r8, r9
   12eb0:	push	{r4, lr}
   12eb4:	ldr	r4, [pc, #28]	; 12ed8 <__printf_chk@plt+0x1818>
   12eb8:	add	r0, r4, #184	; 0xb8
   12ebc:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   12ec0:	add	r0, r4, #188	; 0xbc
   12ec4:	bl	4b828 <__printf_chk@plt+0x3a168>
   12ec8:	add	r0, r4, #152	; 0x98
   12ecc:	mov	r1, #101	; 0x65
   12ed0:	pop	{r4, lr}
   12ed4:	b	13780 <__printf_chk@plt+0x20c0>
   12ed8:			; <UNDEFINED> instruction: 0x000859b0
   12edc:	ldr	r3, [pc, #12]	; 12ef0 <__printf_chk@plt+0x1830>
   12ee0:	ldr	r3, [r3]
   12ee4:	cmp	r3, #0
   12ee8:	bxne	lr
   12eec:	b	4b750 <__printf_chk@plt+0x3a090>
   12ef0:	andeq	r5, r8, r0, ror sl
   12ef4:	push	{r4, lr}
   12ef8:	ldr	r4, [pc, #44]	; 12f2c <__printf_chk@plt+0x186c>
   12efc:	mov	r0, r4
   12f00:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   12f04:	ldr	r3, [pc, #36]	; 12f30 <__printf_chk@plt+0x1870>
   12f08:	mov	ip, #0
   12f0c:	add	r0, r4, #4
   12f10:	ldr	r3, [r3]
   12f14:	str	ip, [r4, #4]
   12f18:	str	r3, [r4, #28]
   12f1c:	ldr	r2, [pc, #16]	; 12f34 <__printf_chk@plt+0x1874>
   12f20:	ldr	r1, [pc, #16]	; 12f38 <__printf_chk@plt+0x1878>
   12f24:	pop	{r4, lr}
   12f28:	b	1133c <__aeabi_atexit@plt>
   12f2c:	andeq	r5, r8, r4, ror ip
   12f30:	andeq	r6, r8, r8, lsr #25
   12f34:	andeq	sp, r7, r4
   12f38:	andeq	fp, r4, r0, asr r8
   12f3c:	ldr	r3, [pc, #12]	; 12f50 <__printf_chk@plt+0x1890>
   12f40:	ldr	r3, [r3]
   12f44:	cmp	r3, #0
   12f48:	bxne	lr
   12f4c:	b	4c254 <__printf_chk@plt+0x3ab94>
   12f50:	muleq	r8, r4, ip
   12f54:	push	{r4, lr}
   12f58:	ldr	r0, [pc, #16]	; 12f70 <__printf_chk@plt+0x18b0>
   12f5c:	bl	11684 <getenv@plt>
   12f60:	cmp	r0, #0
   12f64:	ldrne	r3, [pc, #8]	; 12f74 <__printf_chk@plt+0x18b4>
   12f68:	strne	r0, [r3]
   12f6c:	pop	{r4, pc}
   12f70:	andeq	ip, r5, r0, ror #11
   12f74:	andeq	sp, r7, r8, ror r0
   12f78:	ldr	r3, [pc, #8]	; 12f88 <__printf_chk@plt+0x18c8>
   12f7c:	mov	r2, #0
   12f80:	str	r2, [r3]
   12f84:	bx	lr
   12f88:	andeq	r6, r8, r0, lsr #15
   12f8c:	push	{r4, lr}
   12f90:	ldr	r4, [pc, #16]	; 12fa8 <__printf_chk@plt+0x18e8>
   12f94:	mov	r0, r4
   12f98:	bl	4c5a0 <__printf_chk@plt+0x3aee0>
   12f9c:	add	r0, r4, #4
   12fa0:	pop	{r4, lr}
   12fa4:	b	51644 <_ZdlPv@@Base+0x2e8>
   12fa8:			; <UNDEFINED> instruction: 0x000867b0
   12fac:	push	{r4, lr}
   12fb0:	sub	sp, sp, #8
   12fb4:	ldr	r4, [pc, #44]	; 12fe8 <__printf_chk@plt+0x1928>
   12fb8:	mov	r3, #0
   12fbc:	mov	r0, r4
   12fc0:	str	r3, [sp]
   12fc4:	ldr	r2, [pc, #32]	; 12fec <__printf_chk@plt+0x192c>
   12fc8:	ldr	r1, [pc, #32]	; 12ff0 <__printf_chk@plt+0x1930>
   12fcc:	bl	51720 <_ZdlPv@@Base+0x3c4>
   12fd0:	mov	r0, r4
   12fd4:	ldr	r2, [pc, #24]	; 12ff4 <__printf_chk@plt+0x1934>
   12fd8:	ldr	r1, [pc, #24]	; 12ff8 <__printf_chk@plt+0x1938>
   12fdc:	add	sp, sp, #8
   12fe0:	pop	{r4, lr}
   12fe4:	b	1133c <__aeabi_atexit@plt>
   12fe8:			; <UNDEFINED> instruction: 0x000867b8
   12fec:	andeq	ip, r5, r0, lsr #26
   12ff0:	andeq	ip, r5, r8, ror #26
   12ff4:	andeq	sp, r7, r4
   12ff8:	ldrdeq	r1, [r5], -r4
   12ffc:	push	{r4, lr}
   13000:	ldr	r4, [pc, #32]	; 13028 <__printf_chk@plt+0x1968>
   13004:	mov	r0, r4
   13008:	bl	50c68 <__printf_chk@plt+0x3f5a8>
   1300c:	mov	r0, r4
   13010:	ldr	r2, [pc, #20]	; 1302c <__printf_chk@plt+0x196c>
   13014:	ldr	r1, [pc, #20]	; 13030 <__printf_chk@plt+0x1970>
   13018:	bl	1133c <__aeabi_atexit@plt>
   1301c:	add	r0, r4, #12
   13020:	pop	{r4, lr}
   13024:	b	51074 <__printf_chk@plt+0x3f9b4>
   13028:	andeq	r6, r8, r0, lsr r8
   1302c:	andeq	sp, r7, r4
   13030:	andeq	r0, r5, ip, lsl #24
   13034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13038:	sub	sp, sp, #12
   1303c:	ldr	r8, [pc, #156]	; 130e0 <__printf_chk@plt+0x1a20>
   13040:	ldr	r7, [pc, #156]	; 130e4 <__printf_chk@plt+0x1a24>
   13044:	ldr	r4, [pc, #156]	; 130e8 <__printf_chk@plt+0x1a28>
   13048:	mov	fp, #1
   1304c:	ldr	r6, [pc, #152]	; 130ec <__printf_chk@plt+0x1a2c>
   13050:	ldr	r5, [pc, #152]	; 130f0 <__printf_chk@plt+0x1a30>
   13054:	mov	r3, fp
   13058:	mov	r2, r8
   1305c:	mov	r1, r7
   13060:	mov	r0, r4
   13064:	str	fp, [sp]
   13068:	bl	51720 <_ZdlPv@@Base+0x3c4>
   1306c:	add	sl, r4, #8
   13070:	mov	r9, #0
   13074:	mov	r2, r6
   13078:	mov	r1, r5
   1307c:	mov	r0, r4
   13080:	bl	1133c <__aeabi_atexit@plt>
   13084:	mov	r3, fp
   13088:	mov	r2, r8
   1308c:	mov	r1, r7
   13090:	mov	r0, sl
   13094:	str	r9, [sp]
   13098:	bl	51720 <_ZdlPv@@Base+0x3c4>
   1309c:	add	r4, r4, #16
   130a0:	mov	r2, r6
   130a4:	mov	r1, r5
   130a8:	mov	r0, sl
   130ac:	bl	1133c <__aeabi_atexit@plt>
   130b0:	mov	r2, r8
   130b4:	mov	r1, r7
   130b8:	str	r9, [sp]
   130bc:	mov	r3, r9
   130c0:	mov	r0, r4
   130c4:	bl	51720 <_ZdlPv@@Base+0x3c4>
   130c8:	mov	r2, r6
   130cc:	mov	r1, r5
   130d0:	mov	r0, r4
   130d4:	add	sp, sp, #12
   130d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130dc:	b	1133c <__aeabi_atexit@plt>
   130e0:	andeq	lr, r5, r8, lsr #3
   130e4:	andeq	lr, r5, r0, lsl r2
   130e8:	andeq	r6, r8, r8, lsl #17
   130ec:	andeq	sp, r7, r4
   130f0:	ldrdeq	r1, [r5], -r4
   130f4:	ldr	r3, [pc, #12]	; 13108 <__printf_chk@plt+0x1a48>
   130f8:	ldr	r3, [r3, #984]	; 0x3d8
   130fc:	cmp	r3, #0
   13100:	bxne	lr
   13104:	b	5146c <_ZdlPv@@Base+0x110>
   13108:	andeq	r6, r8, r0, lsr #17
   1310c:	ldr	r3, [pc, #36]	; 13138 <__printf_chk@plt+0x1a78>
   13110:	push	{lr}		; (str lr, [sp, #-4]!)
   13114:	mov	ip, #0
   13118:	ldr	lr, [pc, #28]	; 1313c <__printf_chk@plt+0x1a7c>
   1311c:	add	r0, r3, #28
   13120:	str	lr, [r3, #24]
   13124:	mov	r2, ip
   13128:	ldr	r1, [pc, #16]	; 13140 <__printf_chk@plt+0x1a80>
   1312c:	pop	{lr}		; (ldr lr, [sp], #4)
   13130:	str	ip, [r3, #20]
   13134:	b	5286c <_ZdlPv@@Base+0x1510>
   13138:	andeq	r6, r8, ip, lsl #25
   1313c:	andeq	r8, r5, r4, asr #14
   13140:			; <UNDEFINED> instruction: 0x000597bc
   13144:	ldr	r0, [pc]	; 1314c <__printf_chk@plt+0x1a8c>
   13148:	b	4c5a0 <__printf_chk@plt+0x3aee0>
   1314c:	andeq	r6, r8, ip, lsr #25
   13150:	push	{r4, lr}
   13154:	ldr	r4, [pc, #32]	; 1317c <__printf_chk@plt+0x1abc>
   13158:	mov	r0, r4
   1315c:	bl	52dbc <_ZdlPv@@Base+0x1a60>
   13160:	mov	r0, r4
   13164:	ldr	r2, [pc, #20]	; 13180 <__printf_chk@plt+0x1ac0>
   13168:	ldr	r1, [pc, #20]	; 13184 <__printf_chk@plt+0x1ac4>
   1316c:	bl	1133c <__aeabi_atexit@plt>
   13170:	add	r0, r4, #12
   13174:	pop	{r4, lr}
   13178:	b	531c8 <_ZdlPv@@Base+0x1e6c>
   1317c:			; <UNDEFINED> instruction: 0x00086cb0
   13180:	andeq	sp, r7, r4
   13184:	andeq	r2, r5, r0, ror #26
   13188:	push	{r4, lr}
   1318c:	ldr	r4, [pc, #32]	; 131b4 <__printf_chk@plt+0x1af4>
   13190:	mov	r0, r4
   13194:	bl	53294 <_ZdlPv@@Base+0x1f38>
   13198:	mov	r0, r4
   1319c:	ldr	r2, [pc, #20]	; 131b8 <__printf_chk@plt+0x1af8>
   131a0:	ldr	r1, [pc, #20]	; 131bc <__printf_chk@plt+0x1afc>
   131a4:	bl	1133c <__aeabi_atexit@plt>
   131a8:	add	r0, r4, #12
   131ac:	pop	{r4, lr}
   131b0:	b	536a0 <_ZdlPv@@Base+0x2344>
   131b4:	andeq	r6, r8, r0, asr #25
   131b8:	andeq	sp, r7, r4
   131bc:	andeq	r3, r5, r8, lsr r2
   131c0:	mov	fp, #0
   131c4:	mov	lr, #0
   131c8:	pop	{r1}		; (ldr r1, [sp], #4)
   131cc:	mov	r2, sp
   131d0:	push	{r2}		; (str r2, [sp, #-4]!)
   131d4:	push	{r0}		; (str r0, [sp, #-4]!)
   131d8:	ldr	ip, [pc, #16]	; 131f0 <__printf_chk@plt+0x1b30>
   131dc:	push	{ip}		; (str ip, [sp, #-4]!)
   131e0:	ldr	r0, [pc, #12]	; 131f4 <__printf_chk@plt+0x1b34>
   131e4:	ldr	r3, [pc, #12]	; 131f8 <__printf_chk@plt+0x1b38>
   131e8:	bl	11690 <__libc_start_main@plt>
   131ec:	bl	113f0 <abort@plt>
   131f0:	andeq	r5, r5, r4, lsl #9
   131f4:	andeq	r1, r1, r4, lsl r9
   131f8:	andeq	r5, r5, r4, lsr #8
   131fc:	ldr	r3, [pc, #20]	; 13218 <__printf_chk@plt+0x1b58>
   13200:	ldr	r2, [pc, #20]	; 1321c <__printf_chk@plt+0x1b5c>
   13204:	add	r3, pc, r3
   13208:	ldr	r2, [r3, r2]
   1320c:	cmp	r2, #0
   13210:	bxeq	lr
   13214:	b	1169c <__gmon_start__@plt>
   13218:	andeq	r9, r6, r4, lsr #25
   1321c:	andeq	r0, r0, ip, asr #2
   13220:	ldr	r0, [pc, #24]	; 13240 <__printf_chk@plt+0x1b80>
   13224:	ldr	r3, [pc, #24]	; 13244 <__printf_chk@plt+0x1b84>
   13228:	cmp	r3, r0
   1322c:	bxeq	lr
   13230:	ldr	r3, [pc, #16]	; 13248 <__printf_chk@plt+0x1b88>
   13234:	cmp	r3, #0
   13238:	bxeq	lr
   1323c:	bx	r3
   13240:	andeq	r2, r8, r0, lsr #23
   13244:	andeq	r2, r8, r0, lsr #23
   13248:	andeq	r0, r0, r0
   1324c:	ldr	r0, [pc, #36]	; 13278 <__printf_chk@plt+0x1bb8>
   13250:	ldr	r1, [pc, #36]	; 1327c <__printf_chk@plt+0x1bbc>
   13254:	sub	r1, r1, r0
   13258:	asr	r1, r1, #2
   1325c:	add	r1, r1, r1, lsr #31
   13260:	asrs	r1, r1, #1
   13264:	bxeq	lr
   13268:	ldr	r3, [pc, #16]	; 13280 <__printf_chk@plt+0x1bc0>
   1326c:	cmp	r3, #0
   13270:	bxeq	lr
   13274:	bx	r3
   13278:	andeq	r2, r8, r0, lsr #23
   1327c:	andeq	r2, r8, r0, lsr #23
   13280:	andeq	r0, r0, r0
   13284:	push	{r4, lr}
   13288:	ldr	r4, [pc, #24]	; 132a8 <__printf_chk@plt+0x1be8>
   1328c:	ldrb	r3, [r4]
   13290:	cmp	r3, #0
   13294:	popne	{r4, pc}
   13298:	bl	13220 <__printf_chk@plt+0x1b60>
   1329c:	mov	r3, #1
   132a0:	strb	r3, [r4]
   132a4:	pop	{r4, pc}
   132a8:			; <UNDEFINED> instruction: 0x00082bb0
   132ac:	b	1324c <__printf_chk@plt+0x1b8c>
   132b0:	bx	lr
   132b4:	push	{r4, lr}
   132b8:	mov	r4, r0
   132bc:	bl	5135c <_ZdlPv@@Base>
   132c0:	mov	r0, r4
   132c4:	pop	{r4, pc}
   132c8:	ldr	r3, [r0]
   132cc:	ldr	r2, [pc, #16]	; 132e4 <__printf_chk@plt+0x1c24>
   132d0:	ldr	r3, [r3, #4]
   132d4:	cmp	r3, r2
   132d8:	bne	132e0 <__printf_chk@plt+0x1c20>
   132dc:	b	5135c <_ZdlPv@@Base>
   132e0:	bx	r3
   132e4:			; <UNDEFINED> instruction: 0x000132b4
   132e8:	push	{r4, r5, r6, r7, r8, lr}
   132ec:	mov	r2, #0
   132f0:	ldr	r3, [pc, #100]	; 1335c <__printf_chk@plt+0x1c9c>
   132f4:	ldr	r7, [pc, #100]	; 13360 <__printf_chk@plt+0x1ca0>
   132f8:	mov	r4, r1
   132fc:	mov	r6, #0
   13300:	cmn	r1, #-268435455	; 0xf0000001
   13304:	mov	r1, #0
   13308:	str	r1, [r0, #4]
   1330c:	mov	r5, r0
   13310:	str	r4, [r0]
   13314:	strd	r6, [r0, #8]
   13318:	strd	r2, [r0, #16]
   1331c:	lslls	r0, r4, #3
   13320:	mvnhi	r0, #0
   13324:	bl	113d8 <_Znaj@plt>
   13328:	subs	r1, r4, #1
   1332c:	bmi	13350 <__printf_chk@plt+0x1c90>
   13330:	mov	r3, r0
   13334:	mov	r2, #0
   13338:	sub	r1, r1, #1
   1333c:	cmn	r1, #1
   13340:	str	r2, [r3]
   13344:	str	r2, [r3, #4]
   13348:	add	r3, r3, #8
   1334c:	bne	13338 <__printf_chk@plt+0x1c78>
   13350:	str	r0, [r5, #24]
   13354:	mov	r0, r5
   13358:	pop	{r4, r5, r6, r7, r8, pc}
   1335c:	svccc	0x00f80000
   13360:	svccc	0x00e00000
   13364:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13368:	mov	r8, r0
   1336c:	ldr	r9, [r0]
   13370:	mov	r4, r1
   13374:	mov	r0, r1
   13378:	mov	r1, r9
   1337c:	mov	r5, r2
   13380:	bl	11390 <__aeabi_uidivmod@plt>
   13384:	ldr	r6, [r8, #24]
   13388:	b	133a4 <__printf_chk@plt+0x1ce4>
   1338c:	ldr	r0, [r6, r1, lsl #3]
   13390:	cmp	r0, r4
   13394:	beq	1351c <__printf_chk@plt+0x1e5c>
   13398:	cmp	r1, #0
   1339c:	subeq	r1, r9, #1
   133a0:	subne	r1, r1, #1
   133a4:	add	r3, r6, r1, lsl #3
   133a8:	ldr	r7, [r3, #4]
   133ac:	cmp	r7, #0
   133b0:	bne	1338c <__printf_chk@plt+0x1ccc>
   133b4:	cmp	r5, #0
   133b8:	beq	13508 <__printf_chk@plt+0x1e48>
   133bc:	ldr	r2, [r8, #4]
   133c0:	vmov	s15, r9
   133c4:	add	r1, r2, #1
   133c8:	vldr	d6, [r8, #8]
   133cc:	vmov	s11, r1
   133d0:	vcvt.f64.s32	d7, s15
   133d4:	str	r1, [r8, #4]
   133d8:	strd	r4, [r3]
   133dc:	vcvt.f64.s32	d4, s11
   133e0:	vdiv.f64	d5, d4, d7
   133e4:	vcmpe.f64	d5, d6
   133e8:	vmrs	APSR_nzcv, fpscr
   133ec:	bge	133fc <__printf_chk@plt+0x1d3c>
   133f0:	add	r2, r2, #2
   133f4:	cmp	r9, r2
   133f8:	bgt	13508 <__printf_chk@plt+0x1e48>
   133fc:	vldr	d6, [r8, #16]
   13400:	vmul.f64	d7, d7, d6
   13404:	vcvt.s32.f64	s15, d7
   13408:	vmov	r5, s15
   1340c:	vstr	s15, [r8]
   13410:	lsr	sl, r5, #1
   13414:	cmp	sl, #1
   13418:	bls	1344c <__printf_chk@plt+0x1d8c>
   1341c:	tst	r5, #1
   13420:	beq	13510 <__printf_chk@plt+0x1e50>
   13424:	mov	r4, #2
   13428:	b	13438 <__printf_chk@plt+0x1d78>
   1342c:	bl	11390 <__aeabi_uidivmod@plt>
   13430:	cmp	r1, #0
   13434:	beq	13510 <__printf_chk@plt+0x1e50>
   13438:	cmp	sl, r4
   1343c:	add	r4, r4, #1
   13440:	mov	r0, r5
   13444:	mov	r1, r4
   13448:	bne	1342c <__printf_chk@plt+0x1d6c>
   1344c:	mov	sl, #3
   13450:	mov	r4, #256	; 0x100
   13454:	sub	fp, r5, #10
   13458:	mov	r1, r5
   1345c:	mov	r0, r4
   13460:	bl	11390 <__aeabi_uidivmod@plt>
   13464:	cmp	r1, #10
   13468:	bls	13510 <__printf_chk@plt+0x1e50>
   1346c:	cmp	fp, r1
   13470:	bcc	13510 <__printf_chk@plt+0x1e50>
   13474:	subs	sl, sl, #1
   13478:	lsl	r4, r4, #8
   1347c:	bne	13458 <__printf_chk@plt+0x1d98>
   13480:	cmn	r5, #-268435455	; 0xf0000001
   13484:	mvnhi	r0, #0
   13488:	lslls	r0, r5, #3
   1348c:	bl	113d8 <_Znaj@plt>
   13490:	subs	r5, r5, #1
   13494:	movpl	r2, #0
   13498:	movpl	r3, r0
   1349c:	bmi	134b8 <__printf_chk@plt+0x1df8>
   134a0:	sub	r5, r5, #1
   134a4:	cmn	r5, #1
   134a8:	str	r2, [r3]
   134ac:	str	r2, [r3, #4]
   134b0:	add	r3, r3, #8
   134b4:	bne	134a0 <__printf_chk@plt+0x1de0>
   134b8:	cmp	r9, #0
   134bc:	mov	r3, #0
   134c0:	str	r0, [r8, #24]
   134c4:	str	r3, [r8, #4]
   134c8:	addgt	r9, r6, r9, lsl #3
   134cc:	movgt	r4, r6
   134d0:	ble	134f8 <__printf_chk@plt+0x1e38>
   134d4:	ldr	r3, [r4, #4]
   134d8:	mov	r0, r8
   134dc:	subs	r2, r3, #0
   134e0:	beq	134ec <__printf_chk@plt+0x1e2c>
   134e4:	ldr	r1, [r4]
   134e8:	bl	13364 <__printf_chk@plt+0x1ca4>
   134ec:	add	r4, r4, #8
   134f0:	cmp	r9, r4
   134f4:	bne	134d4 <__printf_chk@plt+0x1e14>
   134f8:	cmp	r6, #0
   134fc:	beq	13508 <__printf_chk@plt+0x1e48>
   13500:	mov	r0, r6
   13504:	bl	114f8 <_ZdaPv@plt>
   13508:	mov	r0, r7
   1350c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13510:	add	r5, r5, #1
   13514:	str	r5, [r8]
   13518:	b	13410 <__printf_chk@plt+0x1d50>
   1351c:	cmp	r5, #0
   13520:	strne	r5, [r3, #4]
   13524:	mov	r0, r7
   13528:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1352c:	push	{r4, r5, lr}
   13530:	sub	sp, sp, #12
   13534:	ldr	r4, [pc, #76]	; 13588 <__printf_chk@plt+0x1ec8>
   13538:	mov	r5, r0
   1353c:	mov	r2, #2
   13540:	ldr	r3, [r4]
   13544:	mov	r0, sp
   13548:	str	r3, [sp, #4]
   1354c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   13550:	ldr	r0, [sp]
   13554:	cmp	r0, #0
   13558:	beq	1356c <__printf_chk@plt+0x1eac>
   1355c:	mov	r1, r0
   13560:	mov	r2, #0
   13564:	mov	r0, r5
   13568:	bl	13364 <__printf_chk@plt+0x1ca4>
   1356c:	ldr	r2, [sp, #4]
   13570:	ldr	r3, [r4]
   13574:	cmp	r2, r3
   13578:	bne	13584 <__printf_chk@plt+0x1ec4>
   1357c:	add	sp, sp, #12
   13580:	pop	{r4, r5, pc}
   13584:	bl	1148c <__stack_chk_fail@plt>
   13588:	andeq	ip, r7, r0, lsl sp
   1358c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13590:	sub	sp, sp, #12
   13594:	ldr	r6, [r0]
   13598:	mov	r5, r0
   1359c:	str	r0, [sp, #4]
   135a0:	mov	r4, r1
   135a4:	mov	r0, r1
   135a8:	mov	r1, r6
   135ac:	bl	11390 <__aeabi_uidivmod@plt>
   135b0:	ldr	fp, [r5, #24]
   135b4:	mov	sl, r1
   135b8:	b	135d4 <__printf_chk@plt+0x1f14>
   135bc:	ldr	r2, [fp, sl, lsl #3]
   135c0:	cmp	r4, r2
   135c4:	beq	135f0 <__printf_chk@plt+0x1f30>
   135c8:	cmp	sl, #0
   135cc:	subeq	sl, r6, #1
   135d0:	subne	sl, sl, #1
   135d4:	add	r7, fp, sl, lsl #3
   135d8:	ldr	r8, [r7, #4]
   135dc:	cmp	r8, #0
   135e0:	bne	135bc <__printf_chk@plt+0x1efc>
   135e4:	mov	r0, r8
   135e8:	add	sp, sp, #12
   135ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   135f0:	mov	r9, #0
   135f4:	mov	r4, sl
   135f8:	str	r9, [r7, #4]
   135fc:	subs	r4, r4, #1
   13600:	submi	r4, r6, #1
   13604:	mov	r1, r6
   13608:	add	r5, fp, r4, lsl #3
   1360c:	ldr	r2, [r5, #4]
   13610:	cmp	r2, #0
   13614:	beq	1365c <__printf_chk@plt+0x1f9c>
   13618:	ldr	r0, [fp, r4, lsl #3]
   1361c:	bl	11390 <__aeabi_uidivmod@plt>
   13620:	cmp	r4, r1
   13624:	movle	r2, #0
   13628:	movgt	r2, #1
   1362c:	cmp	r1, sl
   13630:	movlt	r1, #0
   13634:	movge	r1, #1
   13638:	orrs	r3, r2, r1
   1363c:	beq	135fc <__printf_chk@plt+0x1f3c>
   13640:	cmp	r4, sl
   13644:	movgt	r0, #0
   13648:	movle	r0, #1
   1364c:	orrs	r3, r1, r0
   13650:	beq	135fc <__printf_chk@plt+0x1f3c>
   13654:	orrs	r3, r2, r0
   13658:	beq	135fc <__printf_chk@plt+0x1f3c>
   1365c:	ldm	r5, {r0, r1}
   13660:	stm	r7, {r0, r1}
   13664:	ldr	r3, [r5, #4]
   13668:	cmp	r3, #0
   1366c:	movne	sl, r4
   13670:	movne	r7, r5
   13674:	bne	135f4 <__printf_chk@plt+0x1f34>
   13678:	ldr	r2, [sp, #4]
   1367c:	mov	r0, r8
   13680:	ldr	r3, [r2, #4]
   13684:	sub	r3, r3, #1
   13688:	str	r3, [r2, #4]
   1368c:	add	sp, sp, #12
   13690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13694:	mov	r2, #0
   13698:	stm	r0, {r1, r2}
   1369c:	bx	lr
   136a0:	push	{r4, r5, r6, lr}
   136a4:	ldm	r0, {r3, r4}
   136a8:	ldr	r5, [r3]
   136ac:	cmp	r4, r5
   136b0:	bge	13730 <__printf_chk@plt+0x2070>
   136b4:	ldr	r3, [r3, #24]
   136b8:	lsl	ip, r4, #3
   136bc:	add	r6, r3, ip
   136c0:	ldr	lr, [r6, #4]
   136c4:	cmp	lr, #0
   136c8:	addeq	ip, ip, #8
   136cc:	addeq	r3, r3, ip
   136d0:	addeq	ip, r4, #1
   136d4:	beq	136f4 <__printf_chk@plt+0x2034>
   136d8:	b	13710 <__printf_chk@plt+0x2050>
   136dc:	ldr	lr, [r3, #4]
   136e0:	mov	r6, r3
   136e4:	cmp	lr, #0
   136e8:	add	ip, ip, #1
   136ec:	add	r3, r3, #8
   136f0:	bne	13710 <__printf_chk@plt+0x2050>
   136f4:	cmp	ip, r5
   136f8:	mov	r4, ip
   136fc:	bne	136dc <__printf_chk@plt+0x201c>
   13700:	mov	r3, #0
   13704:	str	ip, [r0, #4]
   13708:	mov	r0, r3
   1370c:	pop	{r4, r5, r6, pc}
   13710:	ldr	r3, [r6]
   13714:	add	r4, r4, #1
   13718:	str	r3, [r1]
   1371c:	mov	r3, #1
   13720:	str	lr, [r2]
   13724:	str	r4, [r0, #4]
   13728:	mov	r0, r3
   1372c:	pop	{r4, r5, r6, pc}
   13730:	mov	r3, #0
   13734:	b	13708 <__printf_chk@plt+0x2048>
   13738:	mov	r2, #0
   1373c:	stm	r0, {r1, r2}
   13740:	bx	lr
   13744:	ldr	r1, [pc, #8]	; 13754 <__printf_chk@plt+0x2094>
   13748:	mov	r2, #0
   1374c:	stm	r0, {r1, r2}
   13750:	bx	lr
   13754:	muleq	r5, ip, r4
   13758:	ldr	r3, [r0, #4]
   1375c:	add	r3, r3, #1
   13760:	str	r3, [r0, #4]
   13764:	bx	lr
   13768:	ldr	r3, [r0, #4]
   1376c:	sub	r3, r3, #1
   13770:	cmp	r3, #0
   13774:	str	r3, [r0, #4]
   13778:	bxne	lr
   1377c:	b	132c8 <__printf_chk@plt+0x1c08>
   13780:	push	{r4, lr}
   13784:	mov	r4, r0
   13788:	bl	132e8 <__printf_chk@plt+0x1c28>
   1378c:	mov	r0, r4
   13790:	pop	{r4, pc}
   13794:	mov	r2, #0
   13798:	b	13364 <__printf_chk@plt+0x1ca4>
   1379c:	ldr	r3, [r2, #4]
   137a0:	push	{r4, lr}
   137a4:	add	r3, r3, #1
   137a8:	str	r3, [r2, #4]
   137ac:	bl	13364 <__printf_chk@plt+0x1ca4>
   137b0:	subs	r2, r0, #0
   137b4:	popeq	{r4, pc}
   137b8:	ldr	r3, [r2, #4]
   137bc:	sub	r3, r3, #1
   137c0:	cmp	r3, #0
   137c4:	str	r3, [r2, #4]
   137c8:	popne	{r4, pc}
   137cc:	pop	{r4, lr}
   137d0:	b	132c8 <__printf_chk@plt+0x1c08>
   137d4:	push	{r4, r5, r6, lr}
   137d8:	mov	r5, r2
   137dc:	mov	r4, r0
   137e0:	bl	1358c <__printf_chk@plt+0x1ecc>
   137e4:	subs	r2, r0, #0
   137e8:	popeq	{r4, r5, r6, pc}
   137ec:	mov	r1, r5
   137f0:	mov	r0, r4
   137f4:	bl	13364 <__printf_chk@plt+0x1ca4>
   137f8:	subs	r2, r0, #0
   137fc:	popeq	{r4, r5, r6, pc}
   13800:	ldr	r3, [r2, #4]
   13804:	sub	r3, r3, #1
   13808:	cmp	r3, #0
   1380c:	str	r3, [r2, #4]
   13810:	popne	{r4, r5, r6, pc}
   13814:	pop	{r4, r5, r6, lr}
   13818:	b	132c8 <__printf_chk@plt+0x1c08>
   1381c:	push	{r4, lr}
   13820:	bl	1358c <__printf_chk@plt+0x1ecc>
   13824:	subs	r2, r0, #0
   13828:	popeq	{r4, pc}
   1382c:	ldr	r3, [r2, #4]
   13830:	sub	r3, r3, #1
   13834:	cmp	r3, #0
   13838:	str	r3, [r2, #4]
   1383c:	popne	{r4, pc}
   13840:	pop	{r4, lr}
   13844:	b	132c8 <__printf_chk@plt+0x1c08>
   13848:	mov	r3, r2
   1384c:	push	{r4, r5, r6, lr}
   13850:	mov	r2, #0
   13854:	mov	r5, r1
   13858:	mov	r1, r3
   1385c:	mov	r4, r0
   13860:	bl	13364 <__printf_chk@plt+0x1ca4>
   13864:	subs	r2, r0, #0
   13868:	bne	13874 <__printf_chk@plt+0x21b4>
   1386c:	mov	r0, r2
   13870:	pop	{r4, r5, r6, pc}
   13874:	ldr	r3, [r2, #4]
   13878:	mov	r1, r5
   1387c:	add	r3, r3, #1
   13880:	str	r3, [r2, #4]
   13884:	mov	r0, r4
   13888:	bl	13364 <__printf_chk@plt+0x1ca4>
   1388c:	subs	r2, r0, #0
   13890:	beq	138ac <__printf_chk@plt+0x21ec>
   13894:	ldr	r3, [r2, #4]
   13898:	sub	r3, r3, #1
   1389c:	cmp	r3, #0
   138a0:	str	r3, [r2, #4]
   138a4:	bne	138ac <__printf_chk@plt+0x21ec>
   138a8:	bl	132c8 <__printf_chk@plt+0x1c08>
   138ac:	mov	r0, #1
   138b0:	pop	{r4, r5, r6, pc}
   138b4:	ldr	r2, [pc, #48]	; 138ec <__printf_chk@plt+0x222c>
   138b8:	ldr	r3, [r0, #28]
   138bc:	ldr	r2, [r2]
   138c0:	cmp	r3, r2
   138c4:	bge	138dc <__printf_chk@plt+0x221c>
   138c8:	ldr	r2, [r1]
   138cc:	rsb	r3, r3, #0
   138d0:	cmp	r2, r3
   138d4:	strlt	r3, [r1]
   138d8:	bx	lr
   138dc:	ldr	r2, [r1, #4]
   138e0:	cmp	r3, r2
   138e4:	strgt	r3, [r1, #4]
   138e8:	bx	lr
   138ec:	andeq	r5, r8, r8, lsr #19
   138f0:	ldr	r2, [pc, #24]	; 13910 <__printf_chk@plt+0x2250>
   138f4:	ldr	r3, [r0, #28]
   138f8:	ldr	r2, [r2]
   138fc:	cmp	r3, r2
   13900:	rsblt	r3, r3, #0
   13904:	strlt	r3, [r1, #8]
   13908:	strge	r3, [r1, #12]
   1390c:	bx	lr
   13910:	andeq	r5, r8, r8, lsr #19
   13914:	str	r1, [r0, #100]	; 0x64
   13918:	str	r2, [r0, #104]	; 0x68
   1391c:	bx	lr
   13920:	ldr	r3, [pc, #8]	; 13930 <__printf_chk@plt+0x2270>
   13924:	ldr	r3, [r3]
   13928:	str	r3, [r0, #100]	; 0x64
   1392c:	bx	lr
   13930:	andeq	r6, r8, r0, lsr #25
   13934:	ldr	r2, [pc, #28]	; 13958 <__printf_chk@plt+0x2298>
   13938:	ldr	r3, [pc, #28]	; 1395c <__printf_chk@plt+0x229c>
   1393c:	mov	r0, #1
   13940:	ldr	r2, [r2]
   13944:	ldr	r3, [r3]
   13948:	ldr	r2, [r2, #112]	; 0x70
   1394c:	mul	r3, r3, r2
   13950:	str	r3, [r1]
   13954:	bx	lr
   13958:			; <UNDEFINED> instruction: 0x00082bbc
   1395c:	andeq	sp, r7, r8, rrx
   13960:	ldr	r2, [pc, #28]	; 13984 <__printf_chk@plt+0x22c4>
   13964:	ldr	r3, [pc, #28]	; 13988 <__printf_chk@plt+0x22c8>
   13968:	mov	r0, #1
   1396c:	ldr	r2, [r2]
   13970:	ldr	r3, [r3]
   13974:	ldr	r2, [r2, #104]	; 0x68
   13978:	mul	r3, r3, r2
   1397c:	str	r3, [r1]
   13980:	bx	lr
   13984:			; <UNDEFINED> instruction: 0x00082bbc
   13988:	andeq	sp, r7, r4, rrx
   1398c:	ldr	r2, [pc, #56]	; 139cc <__printf_chk@plt+0x230c>
   13990:	ldrd	r2, [r2]
   13994:	cmp	r3, r2
   13998:	beq	139b8 <__printf_chk@plt+0x22f8>
   1399c:	ldr	r0, [pc, #44]	; 139d0 <__printf_chk@plt+0x2310>
   139a0:	ldr	r2, [r3, #36]	; 0x24
   139a4:	ldr	r3, [r0]
   139a8:	mul	r3, r3, r2
   139ac:	str	r3, [r1]
   139b0:	mov	r0, #1
   139b4:	bx	lr
   139b8:	ldr	r2, [r3, #132]	; 0x84
   139bc:	cmp	r2, #0
   139c0:	mvnne	r3, #0
   139c4:	bne	139ac <__printf_chk@plt+0x22ec>
   139c8:	b	1399c <__printf_chk@plt+0x22dc>
   139cc:			; <UNDEFINED> instruction: 0x00082bbc
   139d0:	andeq	sp, r7, r4, rrx
   139d4:	ldr	r2, [pc, #28]	; 139f8 <__printf_chk@plt+0x2338>
   139d8:	ldr	r3, [pc, #28]	; 139fc <__printf_chk@plt+0x233c>
   139dc:	mov	r0, #1
   139e0:	ldr	r2, [r2, #4]
   139e4:	ldr	r3, [r3]
   139e8:	ldr	r2, [r2, #40]	; 0x28
   139ec:	mul	r3, r3, r2
   139f0:	str	r3, [r1]
   139f4:	bx	lr
   139f8:			; <UNDEFINED> instruction: 0x00082bbc
   139fc:	andeq	sp, r7, r4, rrx
   13a00:	ldr	r3, [pc, #48]	; 13a38 <__printf_chk@plt+0x2378>
   13a04:	push	{r4, lr}
   13a08:	mov	r4, r1
   13a0c:	ldr	r3, [r3, #4]
   13a10:	mov	r0, r3
   13a14:	ldr	r3, [r3]
   13a18:	ldr	r3, [r3, #24]
   13a1c:	blx	r3
   13a20:	ldr	r3, [pc, #20]	; 13a3c <__printf_chk@plt+0x237c>
   13a24:	ldr	r3, [r3]
   13a28:	mul	r3, r3, r0
   13a2c:	mov	r0, #1
   13a30:	str	r3, [r4]
   13a34:	pop	{r4, pc}
   13a38:			; <UNDEFINED> instruction: 0x00082bbc
   13a3c:	andeq	sp, r7, r4, rrx
   13a40:	ldr	r3, [pc, #8]	; 13a50 <__printf_chk@plt+0x2390>
   13a44:	ldr	r3, [r3, #4]
   13a48:	ldr	r0, [r3, #32]
   13a4c:	bx	lr
   13a50:			; <UNDEFINED> instruction: 0x00082bbc
   13a54:	ldr	r3, [pc, #8]	; 13a64 <__printf_chk@plt+0x23a4>
   13a58:	ldr	r3, [r3]
   13a5c:	str	r1, [r3, #92]	; 0x5c
   13a60:	bx	lr
   13a64:			; <UNDEFINED> instruction: 0x00082bbc
   13a68:	ldr	r3, [pc, #16]	; 13a80 <__printf_chk@plt+0x23c0>
   13a6c:	mov	r0, #1
   13a70:	ldr	r3, [r3]
   13a74:	ldr	r3, [r3, #92]	; 0x5c
   13a78:	str	r3, [r1]
   13a7c:	bx	lr
   13a80:			; <UNDEFINED> instruction: 0x00082bbc
   13a84:	ldr	r3, [pc, #16]	; 13a9c <__printf_chk@plt+0x23dc>
   13a88:	mov	r0, #1
   13a8c:	ldr	r3, [r3, #4]
   13a90:	ldr	r3, [r3, #48]	; 0x30
   13a94:	str	r3, [r1]
   13a98:	bx	lr
   13a9c:			; <UNDEFINED> instruction: 0x00082bbc
   13aa0:	ldr	r1, [pc, #28]	; 13ac4 <__printf_chk@plt+0x2404>
   13aa4:	ldr	r2, [pc, #28]	; 13ac8 <__printf_chk@plt+0x2408>
   13aa8:	ldr	r3, [pc, #28]	; 13acc <__printf_chk@plt+0x240c>
   13aac:	ldr	r1, [r1, #4]
   13ab0:	ldr	r0, [r1, #48]	; 0x30
   13ab4:	cmp	r0, #0
   13ab8:	movne	r0, r2
   13abc:	moveq	r0, r3
   13ac0:	bx	lr
   13ac4:			; <UNDEFINED> instruction: 0x00082bbc
   13ac8:	andeq	r8, r5, ip, lsr pc
   13acc:			; <UNDEFINED> instruction: 0x000585bc
   13ad0:	ldr	r3, [pc, #12]	; 13ae4 <__printf_chk@plt+0x2424>
   13ad4:	mov	r2, #1
   13ad8:	ldr	r3, [r3, #4]
   13adc:	str	r2, [r3, #48]	; 0x30
   13ae0:	b	2fb28 <__printf_chk@plt+0x1e468>
   13ae4:			; <UNDEFINED> instruction: 0x00082bbc
   13ae8:	ldr	r3, [pc, #12]	; 13afc <__printf_chk@plt+0x243c>
   13aec:	mov	r2, #0
   13af0:	ldr	r3, [r3, #4]
   13af4:	str	r2, [r3, #48]	; 0x30
   13af8:	b	2fb28 <__printf_chk@plt+0x1e468>
   13afc:			; <UNDEFINED> instruction: 0x00082bbc
   13b00:	ldr	r0, [r0, #92]	; 0x5c
   13b04:	b	24a54 <__printf_chk@plt+0x13394>
   13b08:	ldr	r0, [r0, #92]	; 0x5c
   13b0c:	b	24d20 <__printf_chk@plt+0x13660>
   13b10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b14:	sub	sp, sp, #28
   13b18:	ldr	r7, [pc, #516]	; 13d24 <__printf_chk@plt+0x2664>
   13b1c:	ldr	lr, [pc, #516]	; 13d28 <__printf_chk@plt+0x2668>
   13b20:	mov	r6, r0
   13b24:	ldr	ip, [r7]
   13b28:	ldr	r0, [lr]
   13b2c:	ldr	r9, [sp, #64]	; 0x40
   13b30:	mov	sl, r3
   13b34:	subs	r4, r1, #0
   13b38:	mov	r3, #0
   13b3c:	str	sl, [sp, #12]
   13b40:	mov	fp, r2
   13b44:	str	r3, [r6, #48]	; 0x30
   13b48:	str	ip, [sp, #20]
   13b4c:	str	r0, [sp, #4]
   13b50:	str	r0, [sp, #8]
   13b54:	str	r9, [sp, #16]
   13b58:	ldr	r8, [sp, #68]	; 0x44
   13b5c:	bne	13b74 <__printf_chk@plt+0x24b4>
   13b60:	b	13bcc <__printf_chk@plt+0x250c>
   13b64:	ldr	r3, [r3, #4]
   13b68:	blx	r3
   13b6c:	subs	r4, r5, #0
   13b70:	beq	13bcc <__printf_chk@plt+0x250c>
   13b74:	ldr	r3, [r4]
   13b78:	add	r1, sp, #4
   13b7c:	mov	r0, r4
   13b80:	ldr	r3, [r3, #72]	; 0x48
   13b84:	blx	r3
   13b88:	ldr	r3, [r4]
   13b8c:	ldr	r1, [r6, #92]	; 0x5c
   13b90:	mov	r0, r4
   13b94:	ldr	r3, [r3, #156]	; 0x9c
   13b98:	ldr	r5, [r4, #4]
   13b9c:	blx	r3
   13ba0:	ldr	r3, [r4]
   13ba4:	cmp	r0, #0
   13ba8:	mov	r0, r4
   13bac:	bne	13b64 <__printf_chk@plt+0x24a4>
   13bb0:	ldr	r3, [r3, #112]	; 0x70
   13bb4:	blx	r3
   13bb8:	mov	r1, r4
   13bbc:	ldr	r0, [r6, #92]	; 0x5c
   13bc0:	bl	24d20 <__printf_chk@plt+0x13660>
   13bc4:	subs	r4, r5, #0
   13bc8:	bne	13b74 <__printf_chk@plt+0x24b4>
   13bcc:	ldr	r3, [pc, #344]	; 13d2c <__printf_chk@plt+0x266c>
   13bd0:	ldr	r4, [sp, #8]
   13bd4:	ldr	ip, [pc, #340]	; 13d30 <__printf_chk@plt+0x2670>
   13bd8:	ldr	r2, [r3]
   13bdc:	ldr	r0, [pc, #336]	; 13d34 <__printf_chk@plt+0x2674>
   13be0:	ldr	r3, [r6, #96]	; 0x60
   13be4:	mul	r2, r4, r2
   13be8:	cmp	fp, #0
   13bec:	streq	sl, [sp, #12]
   13bf0:	streq	r9, [sp, #16]
   13bf4:	ldr	r1, [sp, #12]
   13bf8:	cmp	r8, r3
   13bfc:	ldr	r3, [sp, #4]
   13c00:	str	r2, [ip, #8]
   13c04:	ldr	r0, [r0]
   13c08:	ldr	r2, [sp, #16]
   13c0c:	add	r3, r1, r3
   13c10:	strgt	r8, [r6, #96]	; 0x60
   13c14:	add	r3, r3, r2
   13c18:	cmp	r0, #0
   13c1c:	add	r4, r3, r4
   13c20:	beq	13c40 <__printf_chk@plt+0x2580>
   13c24:	ldr	r0, [r6, #100]	; 0x64
   13c28:	cmp	r0, #0
   13c2c:	beq	13c40 <__printf_chk@plt+0x2580>
   13c30:	ldr	lr, [r6, #104]	; 0x68
   13c34:	ldr	r3, [r6, #36]	; 0x24
   13c38:	cmp	lr, r3
   13c3c:	bgt	13cd4 <__printf_chk@plt+0x2614>
   13c40:	mov	r0, #32
   13c44:	rsb	r5, r1, #0
   13c48:	ldr	r9, [r6, #92]	; 0x5c
   13c4c:	bl	5130c <_Znwj@@Base>
   13c50:	mov	r1, r5
   13c54:	mov	r8, r0
   13c58:	bl	439cc <__printf_chk@plt+0x3230c>
   13c5c:	mov	r1, r8
   13c60:	mov	r0, r9
   13c64:	bl	24d20 <__printf_chk@plt+0x13660>
   13c68:	mov	r0, #32
   13c6c:	ldr	r9, [sp, #16]
   13c70:	ldr	r8, [r6, #92]	; 0x5c
   13c74:	bl	5130c <_Znwj@@Base>
   13c78:	mov	r1, r9
   13c7c:	mov	r5, r0
   13c80:	bl	439cc <__printf_chk@plt+0x3230c>
   13c84:	mov	r1, r5
   13c88:	mov	r0, r8
   13c8c:	bl	24d20 <__printf_chk@plt+0x13660>
   13c90:	mov	r1, #10
   13c94:	ldr	r0, [r6, #92]	; 0x5c
   13c98:	bl	24a54 <__printf_chk@plt+0x13394>
   13c9c:	ldr	r3, [r6, #36]	; 0x24
   13ca0:	ldr	r2, [sp, #16]
   13ca4:	add	r3, r4, r3
   13ca8:	ldr	r1, [r6, #40]	; 0x28
   13cac:	sub	r2, r3, r2
   13cb0:	cmp	r1, r2
   13cb4:	strlt	r2, [r6, #40]	; 0x28
   13cb8:	str	r3, [r6, #36]	; 0x24
   13cbc:	ldr	r2, [sp, #20]
   13cc0:	ldr	r3, [r7]
   13cc4:	cmp	r2, r3
   13cc8:	bne	13d08 <__printf_chk@plt+0x2648>
   13ccc:	add	sp, sp, #28
   13cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13cd4:	add	r3, r3, r4
   13cd8:	cmp	lr, r3
   13cdc:	bgt	13c40 <__printf_chk@plt+0x2580>
   13ce0:	sub	r3, r3, lr
   13ce4:	cmp	r3, r2
   13ce8:	movge	r3, r2
   13cec:	sub	r2, r2, r3
   13cf0:	str	r3, [ip, #12]
   13cf4:	str	r2, [sp, #16]
   13cf8:	sub	r4, r4, r3
   13cfc:	bl	25f34 <__printf_chk@plt+0x14874>
   13d00:	ldr	r1, [sp, #12]
   13d04:	b	13c40 <__printf_chk@plt+0x2580>
   13d08:	bl	1148c <__stack_chk_fail@plt>
   13d0c:	mov	r0, r5
   13d10:	bl	5135c <_ZdlPv@@Base>
   13d14:	bl	11498 <__cxa_end_cleanup@plt>
   13d18:	mov	r0, r8
   13d1c:	bl	5135c <_ZdlPv@@Base>
   13d20:	bl	11498 <__cxa_end_cleanup@plt>
   13d24:	andeq	ip, r7, r0, lsl sp
   13d28:	andeq	r5, r8, r8, lsr #19
   13d2c:	andeq	sp, r7, r4, rrx
   13d30:			; <UNDEFINED> instruction: 0x00082bbc
   13d34:	andeq	sp, r7, r8
   13d38:	ldr	r3, [pc, #168]	; 13de8 <__printf_chk@plt+0x2728>
   13d3c:	push	{r4, r5, r6, r7, r8, lr}
   13d40:	mov	r4, r0
   13d44:	ldr	r2, [r3]
   13d48:	ldr	r3, [r0, #36]	; 0x24
   13d4c:	cmp	r2, #0
   13d50:	mov	r5, r1
   13d54:	add	r2, r1, r3
   13d58:	beq	13d74 <__printf_chk@plt+0x26b4>
   13d5c:	ldr	r0, [r0, #100]	; 0x64
   13d60:	cmp	r0, #0
   13d64:	beq	13d74 <__printf_chk@plt+0x26b4>
   13d68:	ldr	r1, [r4, #104]	; 0x68
   13d6c:	cmp	r1, r3
   13d70:	bgt	13dbc <__printf_chk@plt+0x26fc>
   13d74:	ldr	r1, [pc, #112]	; 13dec <__printf_chk@plt+0x272c>
   13d78:	ldr	r1, [r1]
   13d7c:	cmp	r1, r2
   13d80:	rsbgt	r5, r3, #0
   13d84:	mov	r0, #32
   13d88:	ldr	r7, [r4, #92]	; 0x5c
   13d8c:	bl	5130c <_Znwj@@Base>
   13d90:	mov	r2, #0
   13d94:	mov	r1, r5
   13d98:	mov	r6, r0
   13d9c:	bl	442e4 <__printf_chk@plt+0x32c24>
   13da0:	mov	r1, r6
   13da4:	mov	r0, r7
   13da8:	bl	24d20 <__printf_chk@plt+0x13660>
   13dac:	ldr	r3, [r4, #36]	; 0x24
   13db0:	add	r5, r3, r5
   13db4:	str	r5, [r4, #36]	; 0x24
   13db8:	pop	{r4, r5, r6, r7, r8, pc}
   13dbc:	cmp	r1, r2
   13dc0:	bgt	13d74 <__printf_chk@plt+0x26b4>
   13dc4:	ldr	ip, [pc, #36]	; 13df0 <__printf_chk@plt+0x2730>
   13dc8:	sub	r2, r2, r1
   13dcc:	sub	r5, r1, r3
   13dd0:	str	r2, [ip, #12]
   13dd4:	bl	25f34 <__printf_chk@plt+0x14874>
   13dd8:	b	13d84 <__printf_chk@plt+0x26c4>
   13ddc:	mov	r0, r6
   13de0:	bl	5135c <_ZdlPv@@Base>
   13de4:	bl	11498 <__cxa_end_cleanup@plt>
   13de8:	andeq	sp, r7, r8
   13dec:	andeq	r5, r8, r8, lsr #19
   13df0:			; <UNDEFINED> instruction: 0x00082bbc
   13df4:	push	{r4, r5, r6, lr}
   13df8:	sub	sp, sp, #8
   13dfc:	ldr	r4, [pc, #96]	; 13e64 <__printf_chk@plt+0x27a4>
   13e00:	mov	r2, #0
   13e04:	ldr	r6, [r0, #92]	; 0x5c
   13e08:	ldr	r3, [r4]
   13e0c:	mov	r0, sp
   13e10:	str	r3, [sp, #4]
   13e14:	bl	52830 <_ZdlPv@@Base+0x14d4>
   13e18:	mov	r0, #36	; 0x24
   13e1c:	bl	5130c <_Znwj@@Base>
   13e20:	mov	r2, #0
   13e24:	ldr	r1, [sp]
   13e28:	mov	r5, r0
   13e2c:	bl	4439c <__printf_chk@plt+0x32cdc>
   13e30:	mov	r1, r5
   13e34:	mov	r0, r6
   13e38:	bl	24d20 <__printf_chk@plt+0x13660>
   13e3c:	ldr	r2, [sp, #4]
   13e40:	ldr	r3, [r4]
   13e44:	cmp	r2, r3
   13e48:	bne	13e54 <__printf_chk@plt+0x2794>
   13e4c:	add	sp, sp, #8
   13e50:	pop	{r4, r5, r6, pc}
   13e54:	bl	1148c <__stack_chk_fail@plt>
   13e58:	mov	r0, r5
   13e5c:	bl	5135c <_ZdlPv@@Base>
   13e60:	bl	11498 <__cxa_end_cleanup@plt>
   13e64:	andeq	ip, r7, r0, lsl sp
   13e68:	ldr	r3, [pc, #12]	; 13e7c <__printf_chk@plt+0x27bc>
   13e6c:	ldr	r0, [pc, #12]	; 13e80 <__printf_chk@plt+0x27c0>
   13e70:	mov	r2, r3
   13e74:	mov	r1, r3
   13e78:	b	29fe4 <__printf_chk@plt+0x18924>
   13e7c:	andeq	r6, r8, r0, lsr #15
   13e80:	andeq	r5, r5, ip, asr fp
   13e84:	ldr	r3, [pc, #12]	; 13e98 <__printf_chk@plt+0x27d8>
   13e88:	ldr	r0, [pc, #12]	; 13e9c <__printf_chk@plt+0x27dc>
   13e8c:	mov	r2, r3
   13e90:	mov	r1, r3
   13e94:	b	29fe4 <__printf_chk@plt+0x18924>
   13e98:	andeq	r6, r8, r0, lsr #15
   13e9c:	andeq	r5, r5, ip, lsl #23
   13ea0:	ldr	r3, [pc, #12]	; 13eb4 <__printf_chk@plt+0x27f4>
   13ea4:	ldr	r0, [pc, #12]	; 13eb8 <__printf_chk@plt+0x27f8>
   13ea8:	mov	r2, r3
   13eac:	mov	r1, r3
   13eb0:	b	29fe4 <__printf_chk@plt+0x18924>
   13eb4:	andeq	r6, r8, r0, lsr #15
   13eb8:	andeq	r5, r5, ip, lsl #23
   13ebc:	ldr	r3, [pc, #200]	; 13f8c <__printf_chk@plt+0x28cc>
   13ec0:	push	{r4, lr}
   13ec4:	mov	r4, r0
   13ec8:	ldr	r1, [r0, #32]
   13ecc:	str	r3, [r0]
   13ed0:	ldr	r0, [pc, #184]	; 13f90 <__printf_chk@plt+0x28d0>
   13ed4:	bl	13794 <__printf_chk@plt+0x20d4>
   13ed8:	subs	r3, r0, #0
   13edc:	beq	13f1c <__printf_chk@plt+0x285c>
   13ee0:	ldr	r3, [r3]
   13ee4:	ldr	r3, [r3, #12]
   13ee8:	blx	r3
   13eec:	cmp	r0, #0
   13ef0:	ldr	r2, [r4, #92]	; 0x5c
   13ef4:	beq	13f20 <__printf_chk@plt+0x2860>
   13ef8:	mov	r1, r2
   13efc:	bl	2478c <__printf_chk@plt+0x130cc>
   13f00:	ldr	r0, [r4, #92]	; 0x5c
   13f04:	cmp	r0, #0
   13f08:	beq	13f2c <__printf_chk@plt+0x286c>
   13f0c:	ldr	r3, [r0]
   13f10:	ldr	r3, [r3, #4]
   13f14:	blx	r3
   13f18:	b	13f2c <__printf_chk@plt+0x286c>
   13f1c:	ldr	r2, [r4, #92]	; 0x5c
   13f20:	ldr	r1, [r4, #32]
   13f24:	ldr	r0, [pc, #100]	; 13f90 <__printf_chk@plt+0x28d0>
   13f28:	bl	1379c <__printf_chk@plt+0x20dc>
   13f2c:	ldr	r2, [pc, #96]	; 13f94 <__printf_chk@plt+0x28d4>
   13f30:	ldr	r3, [pc, #96]	; 13f98 <__printf_chk@plt+0x28d8>
   13f34:	ldr	r1, [r4, #96]	; 0x60
   13f38:	ldr	r2, [r2]
   13f3c:	ldr	r0, [r4, #36]	; 0x24
   13f40:	ldr	r3, [r3]
   13f44:	mul	r2, r2, r1
   13f48:	ldr	r1, [pc, #76]	; 13f9c <__printf_chk@plt+0x28dc>
   13f4c:	mul	r3, r3, r0
   13f50:	ldr	ip, [pc, #72]	; 13fa0 <__printf_chk@plt+0x28e0>
   13f54:	mov	r0, r4
   13f58:	str	r2, [r1, #16]
   13f5c:	mov	r2, #0
   13f60:	str	r3, [r1, #20]
   13f64:	str	r2, [r4, #92]	; 0x5c
   13f68:	str	ip, [r0], #72	; 0x48
   13f6c:	bl	38e2c <__printf_chk@plt+0x2776c>
   13f70:	mov	r0, r4
   13f74:	pop	{r4, pc}
   13f78:	ldr	r3, [pc, #32]	; 13fa0 <__printf_chk@plt+0x28e0>
   13f7c:	mov	r0, r4
   13f80:	str	r3, [r0], #72	; 0x48
   13f84:	bl	38e2c <__printf_chk@plt+0x2776c>
   13f88:	bl	11498 <__cxa_end_cleanup@plt>
   13f8c:	strdeq	r5, [r5], -r0
   13f90:	andeq	r2, r8, r0, asr #26
   13f94:	andeq	sp, r7, r8, rrx
   13f98:	andeq	sp, r7, r4, rrx
   13f9c:			; <UNDEFINED> instruction: 0x00082bbc
   13fa0:			; <UNDEFINED> instruction: 0x000554bc
   13fa4:	push	{r4, lr}
   13fa8:	mov	r4, r0
   13fac:	bl	13ebc <__printf_chk@plt+0x27fc>
   13fb0:	mov	r0, r4
   13fb4:	bl	5135c <_ZdlPv@@Base>
   13fb8:	mov	r0, r4
   13fbc:	pop	{r4, pc}
   13fc0:	mov	r0, r4
   13fc4:	bl	5135c <_ZdlPv@@Base>
   13fc8:	bl	11498 <__cxa_end_cleanup@plt>
   13fcc:	push	{r4, r5, lr}
   13fd0:	sub	sp, sp, #12
   13fd4:	ldr	r4, [pc, #132]	; 14060 <__printf_chk@plt+0x29a0>
   13fd8:	mov	r3, #0
   13fdc:	str	r3, [sp]
   13fe0:	ldr	r3, [r4]
   13fe4:	ldr	r5, [pc, #120]	; 14064 <__printf_chk@plt+0x29a4>
   13fe8:	str	r3, [sp, #4]
   13fec:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   13ff0:	cmp	r0, #0
   13ff4:	bne	14038 <__printf_chk@plt+0x2978>
   13ff8:	ldr	r0, [r5]
   13ffc:	ldr	r3, [r0, #108]	; 0x6c
   14000:	str	r3, [sp]
   14004:	ldr	r2, [r0, #112]	; 0x70
   14008:	ldr	r3, [sp]
   1400c:	add	r0, r0, #72	; 0x48
   14010:	mov	r1, #2
   14014:	strd	r2, [r0, #36]	; 0x24
   14018:	bl	38e58 <__printf_chk@plt+0x27798>
   1401c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   14020:	ldr	r2, [sp, #4]
   14024:	ldr	r3, [r4]
   14028:	cmp	r2, r3
   1402c:	bne	1405c <__printf_chk@plt+0x299c>
   14030:	add	sp, sp, #12
   14034:	pop	{r4, r5, pc}
   14038:	ldr	r3, [r5]
   1403c:	mov	r1, #109	; 0x6d
   14040:	mov	r0, sp
   14044:	ldr	r2, [r3, #112]	; 0x70
   14048:	bl	4a54c <__printf_chk@plt+0x38e8c>
   1404c:	cmp	r0, #0
   14050:	beq	13ff8 <__printf_chk@plt+0x2938>
   14054:	ldr	r0, [r5]
   14058:	b	14004 <__printf_chk@plt+0x2944>
   1405c:	bl	1148c <__stack_chk_fail@plt>
   14060:	andeq	ip, r7, r0, lsl sp
   14064:			; <UNDEFINED> instruction: 0x00082bbc
   14068:	push	{r4, r5, lr}
   1406c:	sub	sp, sp, #20
   14070:	ldr	r4, [pc, #140]	; 14104 <__printf_chk@plt+0x2a44>
   14074:	mov	r3, #0
   14078:	str	r3, [sp, #4]
   1407c:	ldr	r3, [r4]
   14080:	ldr	r5, [pc, #128]	; 14108 <__printf_chk@plt+0x2a48>
   14084:	str	r3, [sp, #12]
   14088:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1408c:	cmp	r0, #0
   14090:	beq	140b0 <__printf_chk@plt+0x29f0>
   14094:	ldr	r3, [r5]
   14098:	mov	r1, #118	; 0x76
   1409c:	add	r0, sp, #4
   140a0:	ldr	r2, [r3, #104]	; 0x68
   140a4:	bl	4a23c <__printf_chk@plt+0x38b7c>
   140a8:	cmp	r0, #0
   140ac:	bne	140f0 <__printf_chk@plt+0x2a30>
   140b0:	ldr	r3, [pc, #84]	; 1410c <__printf_chk@plt+0x2a4c>
   140b4:	ldr	r5, [r5]
   140b8:	add	r0, sp, #8
   140bc:	ldr	r3, [r3]
   140c0:	add	r1, r3, r3, lsl #2
   140c4:	add	r1, r3, r1, lsl #1
   140c8:	bl	4a790 <__printf_chk@plt+0x390d0>
   140cc:	ldr	r3, [sp, #8]
   140d0:	str	r3, [r5, #104]	; 0x68
   140d4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   140d8:	ldr	r2, [sp, #12]
   140dc:	ldr	r3, [r4]
   140e0:	cmp	r2, r3
   140e4:	bne	14100 <__printf_chk@plt+0x2a40>
   140e8:	add	sp, sp, #20
   140ec:	pop	{r4, r5, pc}
   140f0:	ldr	r3, [r5]
   140f4:	ldr	r2, [sp, #4]
   140f8:	str	r2, [r3, #104]	; 0x68
   140fc:	b	140d4 <__printf_chk@plt+0x2a14>
   14100:	bl	1148c <__stack_chk_fail@plt>
   14104:	andeq	ip, r7, r0, lsl sp
   14108:			; <UNDEFINED> instruction: 0x00082bbc
   1410c:	muleq	r8, r8, r9
   14110:	push	{r4, r5, lr}
   14114:	sub	sp, sp, #12
   14118:	ldr	r4, [pc, #148]	; 141b4 <__printf_chk@plt+0x2af4>
   1411c:	mov	r5, #0
   14120:	str	r5, [sp]
   14124:	ldr	r3, [r4]
   14128:	str	r3, [sp, #4]
   1412c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   14130:	cmp	r0, r5
   14134:	bne	1416c <__printf_chk@plt+0x2aac>
   14138:	ldr	r3, [pc, #120]	; 141b8 <__printf_chk@plt+0x2af8>
   1413c:	ldr	r3, [r3, #4]
   14140:	mov	r0, r3
   14144:	ldr	r3, [r3]
   14148:	ldr	r3, [r3, #32]
   1414c:	blx	r3
   14150:	bl	2fb28 <__printf_chk@plt+0x1e468>
   14154:	ldr	r2, [sp, #4]
   14158:	ldr	r3, [r4]
   1415c:	cmp	r2, r3
   14160:	bne	141b0 <__printf_chk@plt+0x2af0>
   14164:	add	sp, sp, #12
   14168:	pop	{r4, r5, pc}
   1416c:	mov	r1, #118	; 0x76
   14170:	mov	r0, sp
   14174:	bl	49f90 <__printf_chk@plt+0x388d0>
   14178:	cmp	r0, r5
   1417c:	beq	14138 <__printf_chk@plt+0x2a78>
   14180:	mov	r0, r5
   14184:	bl	30944 <__printf_chk@plt+0x1f284>
   14188:	subs	r1, r0, #0
   1418c:	beq	14138 <__printf_chk@plt+0x2a78>
   14190:	ldr	r3, [pc, #32]	; 141b8 <__printf_chk@plt+0x2af8>
   14194:	ldr	r2, [sp]
   14198:	ldr	r3, [r3, #4]
   1419c:	mov	r0, r3
   141a0:	ldr	r3, [r3]
   141a4:	ldr	r3, [r3, #28]
   141a8:	blx	r3
   141ac:	b	14150 <__printf_chk@plt+0x2a90>
   141b0:	bl	1148c <__stack_chk_fail@plt>
   141b4:	andeq	ip, r7, r0, lsl sp
   141b8:			; <UNDEFINED> instruction: 0x00082bbc
   141bc:	push	{r4, r5, lr}
   141c0:	sub	sp, sp, #12
   141c4:	ldr	r4, [pc, #160]	; 1426c <__printf_chk@plt+0x2bac>
   141c8:	mov	r3, #0
   141cc:	str	r3, [sp]
   141d0:	ldr	r3, [r4]
   141d4:	str	r3, [sp, #4]
   141d8:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   141dc:	cmp	r0, #0
   141e0:	beq	14254 <__printf_chk@plt+0x2b94>
   141e4:	mov	r1, #118	; 0x76
   141e8:	mov	r0, sp
   141ec:	bl	49f90 <__printf_chk@plt+0x388d0>
   141f0:	cmp	r0, #0
   141f4:	beq	14254 <__printf_chk@plt+0x2b94>
   141f8:	ldr	r5, [pc, #112]	; 14270 <__printf_chk@plt+0x2bb0>
   141fc:	ldr	r3, [r5, #4]
   14200:	mov	r0, r3
   14204:	ldr	r3, [r3]
   14208:	ldr	r3, [r3, #24]
   1420c:	blx	r3
   14210:	ldr	r1, [sp]
   14214:	cmp	r0, r1
   14218:	strle	r1, [r5, #24]
   1421c:	ble	14238 <__printf_chk@plt+0x2b78>
   14220:	ldr	r3, [r5, #4]
   14224:	mov	r2, #1
   14228:	mov	r0, r3
   1422c:	ldr	r3, [r3]
   14230:	ldr	r3, [r3, #20]
   14234:	blx	r3
   14238:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1423c:	ldr	r2, [sp, #4]
   14240:	ldr	r3, [r4]
   14244:	cmp	r2, r3
   14248:	bne	14268 <__printf_chk@plt+0x2ba8>
   1424c:	add	sp, sp, #12
   14250:	pop	{r4, r5, pc}
   14254:	ldr	r3, [pc, #24]	; 14274 <__printf_chk@plt+0x2bb4>
   14258:	ldr	r0, [r3]
   1425c:	bl	16c64 <__printf_chk@plt+0x55a4>
   14260:	str	r0, [sp]
   14264:	b	141f8 <__printf_chk@plt+0x2b38>
   14268:	bl	1148c <__stack_chk_fail@plt>
   1426c:	andeq	ip, r7, r0, lsl sp
   14270:			; <UNDEFINED> instruction: 0x00082bbc
   14274:	strdeq	r2, [r8], -r8
   14278:	push	{r4, r5, lr}
   1427c:	sub	sp, sp, #12
   14280:	ldr	r5, [pc, #228]	; 1436c <__printf_chk@plt+0x2cac>
   14284:	mov	r0, #1
   14288:	ldr	r3, [r5]
   1428c:	str	r3, [sp, #4]
   14290:	bl	30944 <__printf_chk@plt+0x1f284>
   14294:	subs	r4, r0, #0
   14298:	beq	142ec <__printf_chk@plt+0x2c2c>
   1429c:	mov	r3, #0
   142a0:	str	r3, [sp]
   142a4:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   142a8:	cmp	r0, #0
   142ac:	bne	14308 <__printf_chk@plt+0x2c48>
   142b0:	ldr	r3, [pc, #184]	; 14370 <__printf_chk@plt+0x2cb0>
   142b4:	ldr	r3, [r3]
   142b8:	ldr	r3, [r3, #116]	; 0x74
   142bc:	cmp	r3, #0
   142c0:	bne	142d4 <__printf_chk@plt+0x2c14>
   142c4:	b	142ec <__printf_chk@plt+0x2c2c>
   142c8:	ldr	r3, [r3]
   142cc:	cmp	r3, #0
   142d0:	beq	142ec <__printf_chk@plt+0x2c2c>
   142d4:	ldr	r2, [r3, #8]
   142d8:	cmp	r4, r2
   142dc:	bne	142c8 <__printf_chk@plt+0x2c08>
   142e0:	ldr	r2, [pc, #140]	; 14374 <__printf_chk@plt+0x2cb4>
   142e4:	ldr	r2, [r2]
   142e8:	str	r2, [r3, #8]
   142ec:	bl	2fb28 <__printf_chk@plt+0x1e468>
   142f0:	ldr	r2, [sp, #4]
   142f4:	ldr	r3, [r5]
   142f8:	cmp	r2, r3
   142fc:	bne	14368 <__printf_chk@plt+0x2ca8>
   14300:	add	sp, sp, #12
   14304:	pop	{r4, r5, pc}
   14308:	mov	r1, #118	; 0x76
   1430c:	mov	r0, sp
   14310:	bl	49f90 <__printf_chk@plt+0x388d0>
   14314:	cmp	r0, #0
   14318:	beq	142b0 <__printf_chk@plt+0x2bf0>
   1431c:	ldr	r3, [pc, #76]	; 14370 <__printf_chk@plt+0x2cb0>
   14320:	ldr	r3, [r3]
   14324:	ldr	r3, [r3, #116]	; 0x74
   14328:	cmp	r3, #0
   1432c:	beq	142ec <__printf_chk@plt+0x2c2c>
   14330:	ldr	r2, [r3, #8]
   14334:	cmp	r2, r4
   14338:	bne	1434c <__printf_chk@plt+0x2c8c>
   1433c:	b	1435c <__printf_chk@plt+0x2c9c>
   14340:	ldr	r2, [r3, #8]
   14344:	cmp	r4, r2
   14348:	beq	1435c <__printf_chk@plt+0x2c9c>
   1434c:	ldr	r3, [r3]
   14350:	cmp	r3, #0
   14354:	bne	14340 <__printf_chk@plt+0x2c80>
   14358:	b	142ec <__printf_chk@plt+0x2c2c>
   1435c:	ldr	r2, [sp]
   14360:	str	r2, [r3, #4]
   14364:	b	142ec <__printf_chk@plt+0x2c2c>
   14368:	bl	1148c <__stack_chk_fail@plt>
   1436c:	andeq	ip, r7, r0, lsl sp
   14370:			; <UNDEFINED> instruction: 0x00082bbc
   14374:	andeq	r6, r8, r0, lsr #25
   14378:	push	{r4, r5, lr}
   1437c:	sub	sp, sp, #12
   14380:	ldr	r4, [pc, #132]	; 1440c <__printf_chk@plt+0x2d4c>
   14384:	mov	r2, #0
   14388:	ldr	r1, [pc, #128]	; 14410 <__printf_chk@plt+0x2d50>
   1438c:	ldr	r3, [r4]
   14390:	mov	r0, sp
   14394:	str	r3, [sp, #4]
   14398:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1439c:	ldr	r1, [sp]
   143a0:	ldr	r0, [pc, #108]	; 14414 <__printf_chk@plt+0x2d54>
   143a4:	bl	13794 <__printf_chk@plt+0x20d4>
   143a8:	cmp	r0, #0
   143ac:	beq	143cc <__printf_chk@plt+0x2d0c>
   143b0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   143b4:	ldr	r2, [sp, #4]
   143b8:	ldr	r3, [r4]
   143bc:	cmp	r2, r3
   143c0:	bne	14408 <__printf_chk@plt+0x2d48>
   143c4:	add	sp, sp, #12
   143c8:	pop	{r4, r5, pc}
   143cc:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   143d0:	cmp	r0, #0
   143d4:	beq	143b0 <__printf_chk@plt+0x2cf0>
   143d8:	ldr	r5, [pc, #56]	; 14418 <__printf_chk@plt+0x2d58>
   143dc:	mov	r0, sp
   143e0:	ldr	r3, [r5]
   143e4:	ldr	r1, [r3, #92]	; 0x5c
   143e8:	bl	4a488 <__printf_chk@plt+0x38dc8>
   143ec:	cmp	r0, #0
   143f0:	movne	r2, #1
   143f4:	ldrne	r3, [r5]
   143f8:	ldrne	r1, [sp]
   143fc:	strne	r2, [r3, #120]	; 0x78
   14400:	strne	r1, [r3, #124]	; 0x7c
   14404:	b	143b0 <__printf_chk@plt+0x2cf0>
   14408:	bl	1148c <__stack_chk_fail@plt>
   1440c:	andeq	ip, r7, r0, lsl sp
   14410:	andeq	r5, r5, r0, asr #23
   14414:	andeq	r5, r8, r8, asr #20
   14418:			; <UNDEFINED> instruction: 0x00082bbc
   1441c:	push	{r4, r5, r6, lr}
   14420:	ldr	r4, [pc, #108]	; 14494 <__printf_chk@plt+0x2dd4>
   14424:	ldr	r3, [r4, #20]
   14428:	bic	r3, r3, #16
   1442c:	cmp	r3, #13
   14430:	beq	14450 <__printf_chk@plt+0x2d90>
   14434:	mov	r5, r4
   14438:	mov	r0, r5
   1443c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   14440:	ldr	r3, [r4, #20]
   14444:	bic	r3, r3, #16
   14448:	cmp	r3, #13
   1444c:	bne	14438 <__printf_chk@plt+0x2d78>
   14450:	ldr	r4, [pc, #64]	; 14498 <__printf_chk@plt+0x2dd8>
   14454:	ldr	r5, [pc, #64]	; 1449c <__printf_chk@plt+0x2ddc>
   14458:	ldr	r1, [r4, #24]
   1445c:	ldr	r3, [r5]
   14460:	cmp	r1, r3
   14464:	ble	14480 <__printf_chk@plt+0x2dc0>
   14468:	ldr	r3, [r4, #4]
   1446c:	mov	r2, #1
   14470:	mov	r0, r3
   14474:	ldr	r3, [r3]
   14478:	ldr	r3, [r3, #20]
   1447c:	blx	r3
   14480:	ldr	r3, [r5]
   14484:	ldr	r0, [pc, #8]	; 14494 <__printf_chk@plt+0x2dd4>
   14488:	str	r3, [r4, #24]
   1448c:	pop	{r4, r5, r6, lr}
   14490:	b	2b1d0 <__printf_chk@plt+0x19b10>
   14494:	andeq	r2, r8, r8, lsr #26
   14498:			; <UNDEFINED> instruction: 0x00082bbc
   1449c:	andeq	r5, r8, r8, lsr #19
   144a0:	push	{r4, r5, r6, lr}
   144a4:	sub	sp, sp, #8
   144a8:	ldr	r6, [pc, #256]	; 145b0 <__printf_chk@plt+0x2ef0>
   144ac:	ldr	r5, [pc, #256]	; 145b4 <__printf_chk@plt+0x2ef4>
   144b0:	ldr	r3, [r6, #4]
   144b4:	ldr	r2, [r5]
   144b8:	ldr	r4, [r3, #88]	; 0x58
   144bc:	ldr	r3, [r3, #36]	; 0x24
   144c0:	str	r2, [sp, #4]
   144c4:	sub	r4, r4, r3
   144c8:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   144cc:	cmp	r0, #0
   144d0:	beq	1455c <__printf_chk@plt+0x2e9c>
   144d4:	ldr	r0, [pc, #220]	; 145b8 <__printf_chk@plt+0x2ef8>
   144d8:	ldrb	r3, [r0, #8]
   144dc:	ldr	r2, [r0, #20]
   144e0:	cmp	r3, #45	; 0x2d
   144e4:	cmpeq	r2, #2
   144e8:	moveq	r3, #1
   144ec:	movne	r3, #0
   144f0:	beq	14538 <__printf_chk@plt+0x2e78>
   144f4:	mov	r1, #118	; 0x76
   144f8:	mov	r0, sp
   144fc:	str	r3, [sp]
   14500:	bl	49f90 <__printf_chk@plt+0x388d0>
   14504:	ldr	r3, [pc, #176]	; 145bc <__printf_chk@plt+0x2efc>
   14508:	cmp	r0, #0
   1450c:	bne	1458c <__printf_chk@plt+0x2ecc>
   14510:	ldr	r3, [r3]
   14514:	cmp	r4, r3
   14518:	blt	1456c <__printf_chk@plt+0x2eac>
   1451c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   14520:	ldr	r2, [sp, #4]
   14524:	ldr	r3, [r5]
   14528:	cmp	r2, r3
   1452c:	bne	145ac <__printf_chk@plt+0x2eec>
   14530:	add	sp, sp, #8
   14534:	pop	{r4, r5, r6, pc}
   14538:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1453c:	mov	r3, #0
   14540:	mov	r1, #118	; 0x76
   14544:	mov	r0, sp
   14548:	str	r3, [sp]
   1454c:	bl	49f90 <__printf_chk@plt+0x388d0>
   14550:	cmp	r0, #0
   14554:	ldrne	r4, [sp]
   14558:	rsbne	r4, r4, #0
   1455c:	ldr	r3, [pc, #88]	; 145bc <__printf_chk@plt+0x2efc>
   14560:	ldr	r3, [r3]
   14564:	cmp	r4, r3
   14568:	bge	1451c <__printf_chk@plt+0x2e5c>
   1456c:	ldr	r3, [r6, #4]
   14570:	mov	r1, r4
   14574:	mov	r0, r3
   14578:	ldr	r3, [r3]
   1457c:	mov	r2, #0
   14580:	ldr	r3, [r3, #20]
   14584:	blx	r3
   14588:	b	1451c <__printf_chk@plt+0x2e5c>
   1458c:	ldr	r4, [sp]
   14590:	ldr	r3, [r3]
   14594:	cmp	r4, r3
   14598:	movlt	r4, r3
   1459c:	ldrge	r2, [r6, #4]
   145a0:	ldrge	r2, [r2, #36]	; 0x24
   145a4:	subge	r4, r4, r2
   145a8:	b	14564 <__printf_chk@plt+0x2ea4>
   145ac:	bl	1148c <__stack_chk_fail@plt>
   145b0:			; <UNDEFINED> instruction: 0x00082bbc
   145b4:	andeq	ip, r7, r0, lsl sp
   145b8:	andeq	r2, r8, r8, lsr #26
   145bc:	andeq	r5, r8, r8, lsr #19
   145c0:	push	{r4, r5, r6, lr}
   145c4:	ldr	r4, [pc, #116]	; 14640 <__printf_chk@plt+0x2f80>
   145c8:	ldr	r3, [r4, #20]
   145cc:	bic	r3, r3, #16
   145d0:	cmp	r3, #13
   145d4:	beq	145f4 <__printf_chk@plt+0x2f34>
   145d8:	mov	r5, r4
   145dc:	mov	r0, r5
   145e0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   145e4:	ldr	r3, [r4, #20]
   145e8:	bic	r3, r3, #16
   145ec:	cmp	r3, #13
   145f0:	bne	145dc <__printf_chk@plt+0x2f1c>
   145f4:	ldr	r3, [pc, #72]	; 14644 <__printf_chk@plt+0x2f84>
   145f8:	ldr	r3, [r3]
   145fc:	cmp	r3, #0
   14600:	bne	1462c <__printf_chk@plt+0x2f6c>
   14604:	ldr	r3, [pc, #60]	; 14648 <__printf_chk@plt+0x2f88>
   14608:	ldr	r0, [r3]
   1460c:	cmp	r0, #0
   14610:	beq	14620 <__printf_chk@plt+0x2f60>
   14614:	ldr	r3, [r0]
   14618:	ldr	r3, [r3, #12]
   1461c:	blx	r3
   14620:	ldr	r0, [pc, #24]	; 14640 <__printf_chk@plt+0x2f80>
   14624:	pop	{r4, r5, r6, lr}
   14628:	b	2b1d0 <__printf_chk@plt+0x19b10>
   1462c:	ldr	r3, [pc, #24]	; 1464c <__printf_chk@plt+0x2f8c>
   14630:	mov	r1, #0
   14634:	ldr	r0, [r3]
   14638:	bl	1faac <__printf_chk@plt+0xe3ec>
   1463c:	b	14604 <__printf_chk@plt+0x2f44>
   14640:	andeq	r2, r8, r8, lsr #26
   14644:	andeq	r2, r8, r0, ror #26
   14648:	andeq	r5, r8, r8, lsl r9
   1464c:	strdeq	r2, [r8], -r8
   14650:	push	{r4, r5, r6, lr}
   14654:	sub	sp, sp, #8
   14658:	ldr	r6, [pc, #256]	; 14760 <__printf_chk@plt+0x30a0>
   1465c:	ldr	r3, [r6]
   14660:	str	r3, [sp, #4]
   14664:	bl	260b4 <__printf_chk@plt+0x149f4>
   14668:	ldr	r3, [pc, #244]	; 14764 <__printf_chk@plt+0x30a4>
   1466c:	ldr	r3, [r3]
   14670:	cmp	r3, #0
   14674:	bne	14748 <__printf_chk@plt+0x3088>
   14678:	mov	r3, #0
   1467c:	str	r3, [sp]
   14680:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   14684:	cmp	r0, #0
   14688:	beq	14720 <__printf_chk@plt+0x3060>
   1468c:	mov	r1, #118	; 0x76
   14690:	mov	r0, sp
   14694:	bl	49f90 <__printf_chk@plt+0x388d0>
   14698:	cmp	r0, #0
   1469c:	beq	14720 <__printf_chk@plt+0x3060>
   146a0:	ldr	r4, [pc, #192]	; 14768 <__printf_chk@plt+0x30a8>
   146a4:	ldr	r3, [r4, #20]
   146a8:	bic	r3, r3, #16
   146ac:	cmp	r3, #13
   146b0:	beq	146d0 <__printf_chk@plt+0x3010>
   146b4:	mov	r5, r4
   146b8:	mov	r0, r5
   146bc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   146c0:	ldr	r3, [r4, #20]
   146c4:	bic	r3, r3, #16
   146c8:	cmp	r3, #13
   146cc:	bne	146b8 <__printf_chk@plt+0x2ff8>
   146d0:	bl	260c8 <__printf_chk@plt+0x14a08>
   146d4:	ldr	r1, [pc, #144]	; 1476c <__printf_chk@plt+0x30ac>
   146d8:	cmp	r0, #0
   146dc:	bne	146f0 <__printf_chk@plt+0x3030>
   146e0:	ldr	r0, [r1, #4]
   146e4:	ldr	r2, [r0, #48]	; 0x30
   146e8:	cmp	r2, #0
   146ec:	beq	14734 <__printf_chk@plt+0x3074>
   146f0:	ldr	r2, [r1, #12]
   146f4:	ldr	r3, [sp]
   146f8:	add	r3, r3, r2
   146fc:	str	r3, [r1, #12]
   14700:	ldr	r0, [pc, #96]	; 14768 <__printf_chk@plt+0x30a8>
   14704:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   14708:	ldr	r2, [sp, #4]
   1470c:	ldr	r3, [r6]
   14710:	cmp	r2, r3
   14714:	bne	1475c <__printf_chk@plt+0x309c>
   14718:	add	sp, sp, #8
   1471c:	pop	{r4, r5, r6, pc}
   14720:	ldr	r3, [pc, #72]	; 14770 <__printf_chk@plt+0x30b0>
   14724:	ldr	r0, [r3]
   14728:	bl	16c64 <__printf_chk@plt+0x55a4>
   1472c:	str	r0, [sp]
   14730:	b	146a0 <__printf_chk@plt+0x2fe0>
   14734:	ldr	r3, [r0]
   14738:	ldr	r1, [sp]
   1473c:	ldr	r3, [r3, #20]
   14740:	blx	r3
   14744:	b	14700 <__printf_chk@plt+0x3040>
   14748:	ldr	r3, [pc, #32]	; 14770 <__printf_chk@plt+0x30b0>
   1474c:	mov	r1, #0
   14750:	ldr	r0, [r3]
   14754:	bl	1faac <__printf_chk@plt+0xe3ec>
   14758:	b	14678 <__printf_chk@plt+0x2fb8>
   1475c:	bl	1148c <__stack_chk_fail@plt>
   14760:	andeq	ip, r7, r0, lsl sp
   14764:	andeq	r2, r8, r0, ror #26
   14768:	andeq	r2, r8, r8, lsr #26
   1476c:			; <UNDEFINED> instruction: 0x00082bbc
   14770:	strdeq	r2, [r8], -r8
   14774:	push	{r4, lr}
   14778:	mov	r0, #0
   1477c:	bl	30944 <__printf_chk@plt+0x1f284>
   14780:	ldr	r3, [pc, #72]	; 147d0 <__printf_chk@plt+0x3110>
   14784:	cmp	r0, #0
   14788:	beq	147bc <__printf_chk@plt+0x30fc>
   1478c:	ldr	r2, [r3, #4]
   14790:	ldr	r3, [r3]
   14794:	cmp	r2, r3
   14798:	ldrne	r1, [pc, #52]	; 147d4 <__printf_chk@plt+0x3114>
   1479c:	ldreq	r3, [pc, #52]	; 147d8 <__printf_chk@plt+0x3118>
   147a0:	ldrne	r3, [r2, #36]	; 0x24
   147a4:	ldrne	r1, [r1]
   147a8:	ldreq	r1, [r3, #4]
   147ac:	mulne	r1, r1, r3
   147b0:	bl	4b468 <__printf_chk@plt+0x39da8>
   147b4:	pop	{r4, lr}
   147b8:	b	2fb28 <__printf_chk@plt+0x1e468>
   147bc:	ldr	r3, [r3, #4]
   147c0:	pop	{r4, lr}
   147c4:	ldr	r2, [r3, #36]	; 0x24
   147c8:	str	r2, [r3, #88]	; 0x58
   147cc:	b	2fb28 <__printf_chk@plt+0x1e468>
   147d0:			; <UNDEFINED> instruction: 0x00082bbc
   147d4:	andeq	sp, r7, r4, rrx
   147d8:	andeq	sp, r7, r8
   147dc:	push	{r4, lr}
   147e0:	sub	sp, sp, #8
   147e4:	ldr	r4, [pc, #92]	; 14848 <__printf_chk@plt+0x3188>
   147e8:	ldr	r3, [r4]
   147ec:	str	r3, [sp, #4]
   147f0:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   147f4:	cmp	r0, #0
   147f8:	bne	14824 <__printf_chk@plt+0x3164>
   147fc:	mov	r3, #1
   14800:	ldr	r2, [pc, #68]	; 1484c <__printf_chk@plt+0x318c>
   14804:	str	r3, [r2]
   14808:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1480c:	ldr	r2, [sp, #4]
   14810:	ldr	r3, [r4]
   14814:	cmp	r2, r3
   14818:	bne	14844 <__printf_chk@plt+0x3184>
   1481c:	add	sp, sp, #8
   14820:	pop	{r4, pc}
   14824:	mov	r0, sp
   14828:	bl	4a140 <__printf_chk@plt+0x38a80>
   1482c:	cmp	r0, #0
   14830:	beq	147fc <__printf_chk@plt+0x313c>
   14834:	ldr	r3, [sp]
   14838:	adds	r3, r3, #0
   1483c:	movne	r3, #1
   14840:	b	14800 <__printf_chk@plt+0x3140>
   14844:	bl	1148c <__stack_chk_fail@plt>
   14848:	andeq	ip, r7, r0, lsl sp
   1484c:	andeq	sp, r7, r8
   14850:	ldr	r3, [pc, #40]	; 14880 <__printf_chk@plt+0x31c0>
   14854:	push	{r4, lr}
   14858:	ldr	r3, [r3, #4]
   1485c:	mov	r0, r3
   14860:	ldr	r3, [r3]
   14864:	ldr	r3, [r3, #24]
   14868:	blx	r3
   1486c:	ldr	r3, [pc, #16]	; 14884 <__printf_chk@plt+0x31c4>
   14870:	pop	{r4, lr}
   14874:	ldr	r3, [r3]
   14878:	mul	r0, r3, r0
   1487c:	b	51224 <__printf_chk@plt+0x3fb64>
   14880:			; <UNDEFINED> instruction: 0x00082bbc
   14884:	andeq	sp, r7, r4, rrx
   14888:	ldr	r3, [r0, #8]
   1488c:	ldr	r2, [pc, #12]	; 148a0 <__printf_chk@plt+0x31e0>
   14890:	ldr	r3, [r3]
   14894:	ldr	r0, [r2]
   14898:	mul	r0, r0, r3
   1489c:	b	51224 <__printf_chk@plt+0x3fb64>
   148a0:	andeq	sp, r7, r4, rrx
   148a4:	ldr	r2, [pc, #48]	; 148dc <__printf_chk@plt+0x321c>
   148a8:	ldrd	r2, [r2]
   148ac:	cmp	r3, r2
   148b0:	beq	148c8 <__printf_chk@plt+0x3208>
   148b4:	ldr	r2, [pc, #36]	; 148e0 <__printf_chk@plt+0x3220>
   148b8:	ldr	r3, [r3, #36]	; 0x24
   148bc:	ldr	r0, [r2]
   148c0:	mul	r0, r0, r3
   148c4:	b	51224 <__printf_chk@plt+0x3fb64>
   148c8:	ldr	r2, [r3, #132]	; 0x84
   148cc:	cmp	r2, #0
   148d0:	beq	148b4 <__printf_chk@plt+0x31f4>
   148d4:	ldr	r0, [pc, #8]	; 148e4 <__printf_chk@plt+0x3224>
   148d8:	bx	lr
   148dc:			; <UNDEFINED> instruction: 0x00082bbc
   148e0:	andeq	sp, r7, r4, rrx
   148e4:	andeq	r5, r5, r8, asr #23
   148e8:	ldr	r3, [pc, #20]	; 14904 <__printf_chk@plt+0x3244>
   148ec:	ldr	r2, [pc, #20]	; 14908 <__printf_chk@plt+0x3248>
   148f0:	ldr	r3, [r3, #4]
   148f4:	ldr	r0, [r2]
   148f8:	ldr	r3, [r3, #40]	; 0x28
   148fc:	mul	r0, r0, r3
   14900:	b	51224 <__printf_chk@plt+0x3fb64>
   14904:			; <UNDEFINED> instruction: 0x00082bbc
   14908:	andeq	sp, r7, r4, rrx
   1490c:	ldr	r3, [pc, #20]	; 14928 <__printf_chk@plt+0x3268>
   14910:	ldr	r2, [pc, #20]	; 1492c <__printf_chk@plt+0x326c>
   14914:	ldr	r3, [r3]
   14918:	ldr	r0, [r2]
   1491c:	ldr	r3, [r3, #112]	; 0x70
   14920:	mul	r0, r0, r3
   14924:	b	51224 <__printf_chk@plt+0x3fb64>
   14928:			; <UNDEFINED> instruction: 0x00082bbc
   1492c:	andeq	sp, r7, r8, rrx
   14930:	ldr	r3, [pc, #20]	; 1494c <__printf_chk@plt+0x328c>
   14934:	ldr	r2, [pc, #20]	; 14950 <__printf_chk@plt+0x3290>
   14938:	ldr	r3, [r3]
   1493c:	ldr	r0, [r2]
   14940:	ldr	r3, [r3, #104]	; 0x68
   14944:	mul	r0, r0, r3
   14948:	b	51224 <__printf_chk@plt+0x3fb64>
   1494c:			; <UNDEFINED> instruction: 0x00082bbc
   14950:	andeq	sp, r7, r4, rrx
   14954:	ldr	r3, [pc, #8]	; 14964 <__printf_chk@plt+0x32a4>
   14958:	ldr	r3, [r3]
   1495c:	ldr	r0, [r3, #128]	; 0x80
   14960:	b	51224 <__printf_chk@plt+0x3fb64>
   14964:			; <UNDEFINED> instruction: 0x00082bbc
   14968:	ldr	r3, [pc, #24]	; 14988 <__printf_chk@plt+0x32c8>
   1496c:	ldr	r3, [r3]
   14970:	ldr	r2, [r3, #120]	; 0x78
   14974:	cmp	r2, #0
   14978:	ldreq	r0, [r3, #92]	; 0x5c
   1497c:	ldrne	r0, [r3, #124]	; 0x7c
   14980:	addeq	r0, r0, #1
   14984:	b	51224 <__printf_chk@plt+0x3fb64>
   14988:			; <UNDEFINED> instruction: 0x00082bbc
   1498c:	push	{r4, lr}
   14990:	sub	sp, sp, #8
   14994:	ldr	r4, [pc, #96]	; 149fc <__printf_chk@plt+0x333c>
   14998:	ldr	r2, [r0, #100]	; 0x64
   1499c:	ldr	r3, [r4]
   149a0:	cmp	r2, #0
   149a4:	str	r3, [sp, #4]
   149a8:	beq	149d8 <__printf_chk@plt+0x3318>
   149ac:	ldr	r3, [r0, #104]	; 0x68
   149b0:	ldr	r0, [r0, #36]	; 0x24
   149b4:	cmp	r3, r0
   149b8:	subgt	r0, r3, r0
   149bc:	ble	149d8 <__printf_chk@plt+0x3318>
   149c0:	ldr	r2, [sp, #4]
   149c4:	ldr	r3, [r4]
   149c8:	cmp	r2, r3
   149cc:	bne	149f8 <__printf_chk@plt+0x3338>
   149d0:	add	sp, sp, #8
   149d4:	pop	{r4, pc}
   149d8:	ldr	r3, [pc, #32]	; 14a00 <__printf_chk@plt+0x3340>
   149dc:	mvn	r1, #-2147483648	; 0x80000000
   149e0:	mov	r0, sp
   149e4:	ldr	r3, [r3]
   149e8:	sub	r1, r1, r3
   149ec:	bl	4a790 <__printf_chk@plt+0x390d0>
   149f0:	ldr	r0, [sp]
   149f4:	b	149c0 <__printf_chk@plt+0x3300>
   149f8:	bl	1148c <__stack_chk_fail@plt>
   149fc:	andeq	ip, r7, r0, lsl sp
   14a00:	andeq	sp, r7, r4, rrx
   14a04:	push	{r4, lr}
   14a08:	mov	r4, r1
   14a0c:	bl	4a970 <__printf_chk@plt+0x392b0>
   14a10:	cmp	r4, #0
   14a14:	popge	{r4, pc}
   14a18:	ldr	r3, [pc, #28]	; 14a3c <__printf_chk@plt+0x337c>
   14a1c:	ldr	r2, [pc, #28]	; 14a40 <__printf_chk@plt+0x3380>
   14a20:	ldr	r3, [r3]
   14a24:	ldr	r2, [r2]
   14a28:	ldr	r1, [r3, #36]	; 0x24
   14a2c:	cmp	r1, r2
   14a30:	moveq	r2, #2
   14a34:	streq	r2, [r3, #132]	; 0x84
   14a38:	pop	{r4, pc}
   14a3c:			; <UNDEFINED> instruction: 0x00082bbc
   14a40:	andeq	r5, r8, r8, lsr #19
   14a44:	push	{r4, r5, r6, lr}
   14a48:	mov	r4, r0
   14a4c:	ldr	r5, [pc, #92]	; 14ab0 <__printf_chk@plt+0x33f0>
   14a50:	ldr	r0, [pc, #92]	; 14ab4 <__printf_chk@plt+0x33f4>
   14a54:	mov	r3, #0
   14a58:	ldr	r2, [r5]
   14a5c:	str	r3, [r4, #4]
   14a60:	str	r0, [r4]
   14a64:	str	r3, [r4, #12]
   14a68:	str	r3, [r4, #20]
   14a6c:	str	r3, [r4, #24]
   14a70:	str	r3, [r4, #44]	; 0x2c
   14a74:	str	r3, [r4, #48]	; 0x30
   14a78:	str	r3, [r4, #52]	; 0x34
   14a7c:	str	r3, [r4, #56]	; 0x38
   14a80:	str	r3, [r4, #60]	; 0x3c
   14a84:	str	r3, [r4, #64]	; 0x40
   14a88:	str	r3, [r4, #68]	; 0x44
   14a8c:	str	r1, [r4, #32]
   14a90:	str	r2, [r4, #36]	; 0x24
   14a94:	str	r2, [r4, #40]	; 0x28
   14a98:	add	r0, r4, #72	; 0x48
   14a9c:	bl	38e14 <__printf_chk@plt+0x27754>
   14aa0:	ldr	r3, [r5]
   14aa4:	mov	r0, r4
   14aa8:	str	r3, [r4, #88]	; 0x58
   14aac:	pop	{r4, r5, r6, pc}
   14ab0:	andeq	r5, r8, r8, lsr #19
   14ab4:			; <UNDEFINED> instruction: 0x000554bc
   14ab8:	ldr	ip, [pc, #28]	; 14adc <__printf_chk@plt+0x341c>
   14abc:	push	{lr}		; (str lr, [sp, #-4]!)
   14ac0:	mov	r3, r0
   14ac4:	ldr	lr, [ip]
   14ac8:	str	lr, [r0]
   14acc:	str	lr, [r3, #4]
   14ad0:	str	r1, [r0, #8]
   14ad4:	str	r2, [r0, #12]
   14ad8:	pop	{pc}		; (ldr pc, [sp], #4)
   14adc:	andeq	r5, r8, r8, lsr #19
   14ae0:	bx	lr
   14ae4:	ldr	r3, [r0]
   14ae8:	push	{r4, r5, r6, lr}
   14aec:	mov	r5, r1
   14af0:	ldr	r3, [r3, #24]
   14af4:	mov	r4, r0
   14af8:	blx	r3
   14afc:	cmp	r0, r5
   14b00:	popge	{r4, r5, r6, pc}
   14b04:	ldr	r2, [r4]
   14b08:	ldr	r3, [pc, #32]	; 14b30 <__printf_chk@plt+0x3470>
   14b0c:	rsb	r1, r0, #0
   14b10:	str	r5, [r3, #28]
   14b14:	str	r1, [r3, #12]
   14b18:	mov	r1, r0
   14b1c:	ldr	r3, [r2, #20]
   14b20:	mov	r0, r4
   14b24:	mov	r2, #1
   14b28:	pop	{r4, r5, r6, lr}
   14b2c:	bx	r3
   14b30:			; <UNDEFINED> instruction: 0x00082bbc
   14b34:	push	{r4, r5, r6, lr}
   14b38:	sub	sp, sp, #8
   14b3c:	ldr	r6, [pc, #164]	; 14be8 <__printf_chk@plt+0x3528>
   14b40:	mov	r3, #0
   14b44:	str	r3, [sp]
   14b48:	ldr	r3, [r6]
   14b4c:	str	r3, [sp, #4]
   14b50:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   14b54:	cmp	r0, #0
   14b58:	beq	14bd0 <__printf_chk@plt+0x3510>
   14b5c:	mov	r1, #118	; 0x76
   14b60:	mov	r0, sp
   14b64:	bl	49f90 <__printf_chk@plt+0x388d0>
   14b68:	cmp	r0, #0
   14b6c:	beq	14bd0 <__printf_chk@plt+0x3510>
   14b70:	ldr	r4, [pc, #116]	; 14bec <__printf_chk@plt+0x352c>
   14b74:	ldr	r3, [r4, #20]
   14b78:	bic	r3, r3, #16
   14b7c:	cmp	r3, #13
   14b80:	beq	14ba0 <__printf_chk@plt+0x34e0>
   14b84:	mov	r5, r4
   14b88:	mov	r0, r5
   14b8c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   14b90:	ldr	r3, [r4, #20]
   14b94:	bic	r3, r3, #16
   14b98:	cmp	r3, #13
   14b9c:	bne	14b88 <__printf_chk@plt+0x34c8>
   14ba0:	ldr	r3, [pc, #72]	; 14bf0 <__printf_chk@plt+0x3530>
   14ba4:	ldr	r1, [sp]
   14ba8:	ldr	r0, [r3, #4]
   14bac:	bl	14ae4 <__printf_chk@plt+0x3424>
   14bb0:	ldr	r0, [pc, #52]	; 14bec <__printf_chk@plt+0x352c>
   14bb4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   14bb8:	ldr	r2, [sp, #4]
   14bbc:	ldr	r3, [r6]
   14bc0:	cmp	r2, r3
   14bc4:	bne	14be4 <__printf_chk@plt+0x3524>
   14bc8:	add	sp, sp, #8
   14bcc:	pop	{r4, r5, r6, pc}
   14bd0:	ldr	r3, [pc, #28]	; 14bf4 <__printf_chk@plt+0x3534>
   14bd4:	ldr	r0, [r3]
   14bd8:	bl	16c64 <__printf_chk@plt+0x55a4>
   14bdc:	str	r0, [sp]
   14be0:	b	14b70 <__printf_chk@plt+0x34b0>
   14be4:	bl	1148c <__stack_chk_fail@plt>
   14be8:	andeq	ip, r7, r0, lsl sp
   14bec:	andeq	r2, r8, r8, lsr #26
   14bf0:			; <UNDEFINED> instruction: 0x00082bbc
   14bf4:	strdeq	r2, [r8], -r8
   14bf8:	push	{r4, r5, r6, r7, r8, lr}
   14bfc:	mov	r4, r0
   14c00:	mov	r6, r2
   14c04:	mov	r7, r1
   14c08:	bl	14a44 <__printf_chk@plt+0x3384>
   14c0c:	ldr	r2, [pc, #148]	; 14ca8 <__printf_chk@plt+0x35e8>
   14c10:	mov	r3, #0
   14c14:	ldr	r1, [pc, #144]	; 14cac <__printf_chk@plt+0x35ec>
   14c18:	ldr	r2, [r2]
   14c1c:	str	r3, [r4, #104]	; 0x68
   14c20:	str	r1, [r4]
   14c24:	strd	r2, [r4, #96]	; 0x60
   14c28:	mov	r0, #36	; 0x24
   14c2c:	bl	5130c <_Znwj@@Base>
   14c30:	mov	r1, #1
   14c34:	mov	r5, r0
   14c38:	bl	246b8 <__printf_chk@plt+0x12ff8>
   14c3c:	cmp	r6, #0
   14c40:	str	r5, [r4, #92]	; 0x5c
   14c44:	bne	14c50 <__printf_chk@plt+0x3590>
   14c48:	mov	r0, r4
   14c4c:	pop	{r4, r5, r6, r7, r8, pc}
   14c50:	mov	r1, r7
   14c54:	ldr	r0, [pc, #84]	; 14cb0 <__printf_chk@plt+0x35f0>
   14c58:	bl	13794 <__printf_chk@plt+0x20d4>
   14c5c:	subs	r3, r0, #0
   14c60:	beq	14c48 <__printf_chk@plt+0x3588>
   14c64:	ldr	r3, [r3]
   14c68:	ldr	r3, [r3, #12]
   14c6c:	blx	r3
   14c70:	subs	r1, r0, #0
   14c74:	beq	14c48 <__printf_chk@plt+0x3588>
   14c78:	ldr	r0, [r4, #92]	; 0x5c
   14c7c:	bl	2478c <__printf_chk@plt+0x130cc>
   14c80:	mov	r0, r4
   14c84:	pop	{r4, r5, r6, r7, r8, pc}
   14c88:	b	14c94 <__printf_chk@plt+0x35d4>
   14c8c:	mov	r0, r5
   14c90:	bl	5135c <_ZdlPv@@Base>
   14c94:	ldr	r3, [pc, #24]	; 14cb4 <__printf_chk@plt+0x35f4>
   14c98:	mov	r0, r4
   14c9c:	str	r3, [r0], #72	; 0x48
   14ca0:	bl	38e2c <__printf_chk@plt+0x2776c>
   14ca4:	bl	11498 <__cxa_end_cleanup@plt>
   14ca8:	andeq	r5, r8, ip, lsr #19
   14cac:	strdeq	r5, [r5], -r0
   14cb0:	andeq	r2, r8, r0, asr #26
   14cb4:			; <UNDEFINED> instruction: 0x000554bc
   14cb8:	push	{r4, r5, r6, r7, lr}
   14cbc:	mov	r7, r0
   14cc0:	sub	sp, sp, #12
   14cc4:	ldr	r0, [pc, #384]	; 14e4c <__printf_chk@plt+0x378c>
   14cc8:	mov	r5, r1
   14ccc:	bl	2de4c <__printf_chk@plt+0x1c78c>
   14cd0:	mov	r0, #0
   14cd4:	bl	30944 <__printf_chk@plt+0x1f284>
   14cd8:	subs	r6, r0, #0
   14cdc:	beq	14d54 <__printf_chk@plt+0x3694>
   14ce0:	mov	r0, #108	; 0x6c
   14ce4:	bl	5130c <_Znwj@@Base>
   14ce8:	mov	r2, r7
   14cec:	mov	r1, r6
   14cf0:	mov	r4, r0
   14cf4:	bl	14bf8 <__printf_chk@plt+0x3538>
   14cf8:	ldr	r3, [pc, #336]	; 14e50 <__printf_chk@plt+0x3790>
   14cfc:	ldr	r2, [pc, #336]	; 14e54 <__printf_chk@plt+0x3794>
   14d00:	cmp	r5, #0
   14d04:	ldr	r3, [r3]
   14d08:	ldr	r1, [r2, #4]
   14d0c:	str	r4, [r2, #4]
   14d10:	ldr	r0, [r3, #340]	; 0x154
   14d14:	ldr	r2, [r3, #328]	; 0x148
   14d18:	ldr	ip, [r3, #332]	; 0x14c
   14d1c:	str	r0, [r4, #56]	; 0x38
   14d20:	ldr	r0, [r3, #336]	; 0x150
   14d24:	str	r2, [r4, #60]	; 0x3c
   14d28:	mov	r2, #0
   14d2c:	str	ip, [r4, #64]	; 0x40
   14d30:	str	r0, [r4, #68]	; 0x44
   14d34:	str	r1, [r4, #4]
   14d38:	str	r2, [r3, #340]	; 0x154
   14d3c:	str	r2, [r3, #328]	; 0x148
   14d40:	str	r2, [r3, #332]	; 0x14c
   14d44:	bne	14de4 <__printf_chk@plt+0x3724>
   14d48:	add	sp, sp, #12
   14d4c:	pop	{r4, r5, r6, r7, lr}
   14d50:	b	2fb28 <__printf_chk@plt+0x1e468>
   14d54:	ldr	r2, [pc, #248]	; 14e54 <__printf_chk@plt+0x3794>
   14d58:	ldr	r0, [r2, #4]
   14d5c:	ldr	r1, [r0, #4]
   14d60:	cmp	r1, #0
   14d64:	beq	14e24 <__printf_chk@plt+0x3764>
   14d68:	ldr	r3, [pc, #224]	; 14e50 <__printf_chk@plt+0x3790>
   14d6c:	ldr	ip, [r0, #60]	; 0x3c
   14d70:	ldr	r4, [r0, #56]	; 0x38
   14d74:	ldr	r3, [r3]
   14d78:	ldr	lr, [r0, #64]	; 0x40
   14d7c:	cmp	r5, #0
   14d80:	str	ip, [r3, #328]	; 0x148
   14d84:	ldr	ip, [r0, #68]	; 0x44
   14d88:	str	r4, [r3, #340]	; 0x154
   14d8c:	str	lr, [r3, #332]	; 0x14c
   14d90:	str	ip, [r3, #336]	; 0x150
   14d94:	beq	14dc8 <__printf_chk@plt+0x3708>
   14d98:	ldr	lr, [r0, #8]
   14d9c:	ldr	ip, [r0, #12]
   14da0:	str	lr, [r3, #164]	; 0xa4
   14da4:	ldr	lr, [r0, #16]
   14da8:	str	ip, [r3, #172]	; 0xac
   14dac:	ldr	ip, [r0, #20]
   14db0:	str	lr, [r3, #176]	; 0xb0
   14db4:	ldr	lr, [r0, #24]
   14db8:	str	ip, [r3, #132]	; 0x84
   14dbc:	ldr	ip, [r0, #28]
   14dc0:	str	lr, [r3, #136]	; 0x88
   14dc4:	str	ip, [r3, #80]	; 0x50
   14dc8:	ldr	r3, [r0]
   14dcc:	str	r1, [r2, #4]
   14dd0:	ldr	r3, [r3, #4]
   14dd4:	blx	r3
   14dd8:	add	sp, sp, #12
   14ddc:	pop	{r4, r5, r6, r7, lr}
   14de0:	b	2fb28 <__printf_chk@plt+0x1e468>
   14de4:	ldrd	r0, [r3, #172]	; 0xac
   14de8:	ldr	ip, [r3, #164]	; 0xa4
   14dec:	str	ip, [r4, #8]
   14df0:	ldr	ip, [r3, #132]	; 0x84
   14df4:	str	r0, [r4, #12]
   14df8:	ldr	r0, [r3, #136]	; 0x88
   14dfc:	str	r1, [r4, #16]
   14e00:	ldr	r1, [r3, #80]	; 0x50
   14e04:	str	ip, [r4, #20]
   14e08:	strd	r0, [r4, #24]
   14e0c:	mov	r0, r3
   14e10:	str	r2, [r3, #164]	; 0xa4
   14e14:	bl	19a48 <__printf_chk@plt+0x8388>
   14e18:	add	sp, sp, #12
   14e1c:	pop	{r4, r5, r6, r7, lr}
   14e20:	b	2fb28 <__printf_chk@plt+0x1e468>
   14e24:	ldr	r3, [pc, #44]	; 14e58 <__printf_chk@plt+0x3798>
   14e28:	ldr	r1, [pc, #44]	; 14e5c <__printf_chk@plt+0x379c>
   14e2c:	str	r3, [sp]
   14e30:	mov	r2, r3
   14e34:	mov	r0, #256	; 0x100
   14e38:	bl	29f74 <__printf_chk@plt+0x188b4>
   14e3c:	b	14d48 <__printf_chk@plt+0x3688>
   14e40:	mov	r0, r4
   14e44:	bl	5135c <_ZdlPv@@Base>
   14e48:	bl	11498 <__cxa_end_cleanup@plt>
   14e4c:	andeq	r2, r8, r8, lsr #26
   14e50:	strdeq	r2, [r8], -r8
   14e54:			; <UNDEFINED> instruction: 0x00082bbc
   14e58:	andeq	r6, r8, r0, lsr #15
   14e5c:	andeq	r5, r5, ip, asr #23
   14e60:	mov	r1, #0
   14e64:	mov	r0, r1
   14e68:	b	14cb8 <__printf_chk@plt+0x35f8>
   14e6c:	mov	r1, #0
   14e70:	mov	r0, #1
   14e74:	b	14cb8 <__printf_chk@plt+0x35f8>
   14e78:	mov	r1, #1
   14e7c:	mov	r0, #0
   14e80:	b	14cb8 <__printf_chk@plt+0x35f8>
   14e84:	mov	r1, #1
   14e88:	mov	r0, r1
   14e8c:	b	14cb8 <__printf_chk@plt+0x35f8>
   14e90:	ldr	r3, [pc, #140]	; 14f24 <__printf_chk@plt+0x3864>
   14e94:	push	{r4, r5, r6, lr}
   14e98:	mov	r4, r0
   14e9c:	ldr	r5, [pc, #132]	; 14f28 <__printf_chk@plt+0x3868>
   14ea0:	ldr	r1, [r3]
   14ea4:	bl	14a44 <__printf_chk@plt+0x3384>
   14ea8:	ldr	r3, [r5]
   14eac:	ldr	r2, [pc, #120]	; 14f2c <__printf_chk@plt+0x386c>
   14eb0:	mvn	r0, #0
   14eb4:	add	r1, r3, r3, lsl #2
   14eb8:	str	r2, [r4]
   14ebc:	mov	r2, #0
   14ec0:	str	r0, [r4, #100]	; 0x64
   14ec4:	add	r1, r3, r1, lsl #1
   14ec8:	str	r2, [r4, #92]	; 0x5c
   14ecc:	str	r2, [r4, #96]	; 0x60
   14ed0:	add	r0, r4, #104	; 0x68
   14ed4:	bl	4a790 <__printf_chk@plt+0x390d0>
   14ed8:	ldr	r1, [r5]
   14edc:	add	r0, r4, #108	; 0x6c
   14ee0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   14ee4:	ldr	r1, [r5]
   14ee8:	add	r0, r4, #112	; 0x70
   14eec:	bl	4a7f4 <__printf_chk@plt+0x39134>
   14ef0:	mov	r3, #0
   14ef4:	mov	r2, #1
   14ef8:	str	r3, [r4, #116]	; 0x74
   14efc:	str	r3, [r4, #120]	; 0x78
   14f00:	str	r3, [r4, #128]	; 0x80
   14f04:	str	r2, [r4, #132]	; 0x84
   14f08:	mov	r0, r4
   14f0c:	pop	{r4, r5, r6, pc}
   14f10:	ldr	r3, [pc, #24]	; 14f30 <__printf_chk@plt+0x3870>
   14f14:	mov	r0, r4
   14f18:	str	r3, [r0], #72	; 0x48
   14f1c:	bl	38e2c <__printf_chk@plt+0x2776c>
   14f20:	bl	11498 <__cxa_end_cleanup@plt>
   14f24:	andeq	r6, r8, r0, lsr #25
   14f28:	muleq	r8, r8, r9
   14f2c:	andeq	r5, r5, r4, lsr #10
   14f30:			; <UNDEFINED> instruction: 0x000554bc
   14f34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f38:	sub	sp, sp, #8
   14f3c:	ldr	r8, [pc, #256]	; 15044 <__printf_chk@plt+0x3984>
   14f40:	ldr	r4, [r0, #116]	; 0x74
   14f44:	ldr	r3, [r8]
   14f48:	cmp	r4, #0
   14f4c:	str	r3, [sp, #4]
   14f50:	beq	15038 <__printf_chk@plt+0x3978>
   14f54:	ldr	r7, [pc, #236]	; 15048 <__printf_chk@plt+0x3988>
   14f58:	mov	r6, r0
   14f5c:	mov	sl, r1
   14f60:	mov	r9, #0
   14f64:	ldr	r3, [r4, #8]
   14f68:	cmp	r3, #0
   14f6c:	beq	14fb8 <__printf_chk@plt+0x38f8>
   14f70:	ldr	r3, [r4, #4]
   14f74:	ldr	r2, [r7]
   14f78:	cmp	r3, r2
   14f7c:	blt	14fe0 <__printf_chk@plt+0x3920>
   14f80:	ldr	r2, [r6, #36]	; 0x24
   14f84:	cmp	r2, r3
   14f88:	bge	14fb8 <__printf_chk@plt+0x38f8>
   14f8c:	ldr	r2, [r6, #104]	; 0x68
   14f90:	cmp	r2, r3
   14f94:	ble	14fb8 <__printf_chk@plt+0x38f8>
   14f98:	cmp	r9, #0
   14f9c:	beq	14fac <__printf_chk@plt+0x38ec>
   14fa0:	ldr	r2, [sl]
   14fa4:	cmp	r2, r3
   14fa8:	ble	14fb8 <__printf_chk@plt+0x38f8>
   14fac:	ldr	r3, [r4, #4]
   14fb0:	mov	r9, r4
   14fb4:	str	r3, [sl]
   14fb8:	ldr	r4, [r4]
   14fbc:	cmp	r4, #0
   14fc0:	bne	14f64 <__printf_chk@plt+0x38a4>
   14fc4:	ldr	r2, [sp, #4]
   14fc8:	ldr	r3, [r8]
   14fcc:	mov	r0, r9
   14fd0:	cmp	r2, r3
   14fd4:	bne	15040 <__printf_chk@plt+0x3980>
   14fd8:	add	sp, sp, #8
   14fdc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14fe0:	ldr	r5, [r6, #104]	; 0x68
   14fe4:	mov	r1, #0
   14fe8:	mov	r0, sp
   14fec:	add	r5, r3, r5
   14ff0:	bl	4a790 <__printf_chk@plt+0x390d0>
   14ff4:	ldr	r3, [sp]
   14ff8:	cmp	r3, r5
   14ffc:	bge	14fb8 <__printf_chk@plt+0x38f8>
   15000:	ldr	r3, [r6, #36]	; 0x24
   15004:	cmp	r3, r5
   15008:	bge	14fb8 <__printf_chk@plt+0x38f8>
   1500c:	cmp	r9, #0
   15010:	beq	15020 <__printf_chk@plt+0x3960>
   15014:	ldr	r3, [sl]
   15018:	cmp	r3, r5
   1501c:	ble	14fb8 <__printf_chk@plt+0x38f8>
   15020:	mov	r9, r4
   15024:	ldr	r4, [r4]
   15028:	str	r5, [sl]
   1502c:	cmp	r4, #0
   15030:	bne	14f64 <__printf_chk@plt+0x38a4>
   15034:	b	14fc4 <__printf_chk@plt+0x3904>
   15038:	mov	r9, r4
   1503c:	b	14fc4 <__printf_chk@plt+0x3904>
   15040:	bl	1148c <__stack_chk_fail@plt>
   15044:	andeq	ip, r7, r0, lsl sp
   15048:	andeq	r5, r8, r8, lsr #19
   1504c:	push	{r4, r5, lr}
   15050:	sub	sp, sp, #12
   15054:	ldr	r4, [pc, #76]	; 150a8 <__printf_chk@plt+0x39e8>
   15058:	mov	r2, #0
   1505c:	mov	r1, sp
   15060:	ldr	r3, [r4]
   15064:	mov	r5, r0
   15068:	str	r3, [sp, #4]
   1506c:	str	r2, [sp]
   15070:	bl	14f34 <__printf_chk@plt+0x3874>
   15074:	ldr	r2, [sp, #4]
   15078:	cmp	r0, #0
   1507c:	ldreq	r3, [r5, #36]	; 0x24
   15080:	ldrne	r3, [r5, #36]	; 0x24
   15084:	ldreq	r0, [r5, #104]	; 0x68
   15088:	ldrne	r0, [sp]
   1508c:	sub	r0, r0, r3
   15090:	ldr	r3, [r4]
   15094:	cmp	r2, r3
   15098:	bne	150a4 <__printf_chk@plt+0x39e4>
   1509c:	add	sp, sp, #12
   150a0:	pop	{r4, r5, pc}
   150a4:	bl	1148c <__stack_chk_fail@plt>
   150a8:	andeq	ip, r7, r0, lsl sp
   150ac:	str	r3, [r0]
   150b0:	str	r2, [r0, #4]
   150b4:	str	r1, [r0, #8]
   150b8:	bx	lr
   150bc:	ldr	r3, [r0, #116]	; 0x74
   150c0:	push	{r4, r5, r6, lr}
   150c4:	cmp	r3, #0
   150c8:	beq	15130 <__printf_chk@plt+0x3a70>
   150cc:	mov	ip, #0
   150d0:	b	150f0 <__printf_chk@plt+0x3a30>
   150d4:	ldr	r0, [r3, #4]
   150d8:	cmp	r2, r0
   150dc:	beq	15128 <__printf_chk@plt+0x3a68>
   150e0:	ldr	r0, [r3]
   150e4:	cmp	r0, #0
   150e8:	beq	15110 <__printf_chk@plt+0x3a50>
   150ec:	mov	r3, r0
   150f0:	ldr	r0, [r3, #8]
   150f4:	cmp	r0, #0
   150f8:	bne	150d4 <__printf_chk@plt+0x3a14>
   150fc:	ldr	r0, [r3]
   15100:	cmp	ip, #0
   15104:	moveq	ip, r3
   15108:	cmp	r0, #0
   1510c:	bne	150ec <__printf_chk@plt+0x3a2c>
   15110:	cmp	ip, #0
   15114:	moveq	r4, r3
   15118:	beq	15134 <__printf_chk@plt+0x3a74>
   1511c:	str	r1, [ip, #8]
   15120:	str	r2, [ip, #4]
   15124:	pop	{r4, r5, r6, pc}
   15128:	str	r1, [r3, #8]
   1512c:	pop	{r4, r5, r6, pc}
   15130:	add	r4, r0, #116	; 0x74
   15134:	mov	r0, #12
   15138:	mov	r5, r2
   1513c:	mov	r6, r1
   15140:	bl	5130c <_Znwj@@Base>
   15144:	mov	r3, #0
   15148:	stm	r0, {r3, r5, r6}
   1514c:	str	r0, [r4]
   15150:	pop	{r4, r5, r6, pc}
   15154:	push	{r4, r5, lr}
   15158:	sub	sp, sp, #12
   1515c:	ldr	r4, [pc, #164]	; 15208 <__printf_chk@plt+0x3b48>
   15160:	mov	r5, #0
   15164:	mov	r1, #118	; 0x76
   15168:	ldr	r3, [r4]
   1516c:	mov	r0, sp
   15170:	str	r3, [sp, #4]
   15174:	str	r5, [sp]
   15178:	bl	49f90 <__printf_chk@plt+0x388d0>
   1517c:	cmp	r0, r5
   15180:	bne	151a0 <__printf_chk@plt+0x3ae0>
   15184:	bl	2fb28 <__printf_chk@plt+0x1e468>
   15188:	ldr	r2, [sp, #4]
   1518c:	ldr	r3, [r4]
   15190:	cmp	r2, r3
   15194:	bne	15204 <__printf_chk@plt+0x3b44>
   15198:	add	sp, sp, #12
   1519c:	pop	{r4, r5, pc}
   151a0:	mov	r0, r5
   151a4:	bl	30944 <__printf_chk@plt+0x1f284>
   151a8:	ldr	r3, [pc, #92]	; 1520c <__printf_chk@plt+0x3b4c>
   151ac:	subs	r1, r0, #0
   151b0:	beq	151c4 <__printf_chk@plt+0x3b04>
   151b4:	ldr	r2, [sp]
   151b8:	ldr	r0, [r3]
   151bc:	bl	150bc <__printf_chk@plt+0x39fc>
   151c0:	b	15184 <__printf_chk@plt+0x3ac4>
   151c4:	ldr	r3, [r3]
   151c8:	ldr	r1, [sp]
   151cc:	ldr	r3, [r3, #116]	; 0x74
   151d0:	cmp	r3, r5
   151d4:	bne	151e8 <__printf_chk@plt+0x3b28>
   151d8:	b	15184 <__printf_chk@plt+0x3ac4>
   151dc:	ldr	r3, [r3]
   151e0:	cmp	r3, #0
   151e4:	beq	15184 <__printf_chk@plt+0x3ac4>
   151e8:	ldr	r2, [r3, #4]
   151ec:	cmp	r1, r2
   151f0:	bne	151dc <__printf_chk@plt+0x3b1c>
   151f4:	ldr	r2, [pc, #20]	; 15210 <__printf_chk@plt+0x3b50>
   151f8:	ldr	r2, [r2]
   151fc:	str	r2, [r3, #8]
   15200:	b	15184 <__printf_chk@plt+0x3ac4>
   15204:	bl	1148c <__stack_chk_fail@plt>
   15208:	andeq	ip, r7, r0, lsl sp
   1520c:			; <UNDEFINED> instruction: 0x00082bbc
   15210:	andeq	r6, r8, r0, lsr #25
   15214:	ldr	r3, [r0, #116]	; 0x74
   15218:	cmp	r3, #0
   1521c:	bne	15230 <__printf_chk@plt+0x3b70>
   15220:	bx	lr
   15224:	ldr	r3, [r3]
   15228:	cmp	r3, #0
   1522c:	bxeq	lr
   15230:	ldr	r2, [r3, #8]
   15234:	cmp	r1, r2
   15238:	bne	15224 <__printf_chk@plt+0x3b64>
   1523c:	ldr	r2, [pc, #8]	; 1524c <__printf_chk@plt+0x3b8c>
   15240:	ldr	r2, [r2]
   15244:	str	r2, [r3, #8]
   15248:	bx	lr
   1524c:	andeq	r6, r8, r0, lsr #25
   15250:	ldr	r3, [r0, #116]	; 0x74
   15254:	cmp	r3, #0
   15258:	bne	1526c <__printf_chk@plt+0x3bac>
   1525c:	bx	lr
   15260:	ldr	r3, [r3]
   15264:	cmp	r3, #0
   15268:	bxeq	lr
   1526c:	ldr	r2, [r3, #4]
   15270:	cmp	r1, r2
   15274:	bne	15260 <__printf_chk@plt+0x3ba0>
   15278:	ldr	r2, [pc, #8]	; 15288 <__printf_chk@plt+0x3bc8>
   1527c:	ldr	r2, [r2]
   15280:	str	r2, [r3, #8]
   15284:	bx	lr
   15288:	andeq	r6, r8, r0, lsr #25
   1528c:	ldr	r3, [r0, #116]	; 0x74
   15290:	cmp	r3, #0
   15294:	bne	152a8 <__printf_chk@plt+0x3be8>
   15298:	bx	lr
   1529c:	ldr	r3, [r3]
   152a0:	cmp	r3, #0
   152a4:	bxeq	lr
   152a8:	ldr	r0, [r3, #8]
   152ac:	cmp	r1, r0
   152b0:	bne	1529c <__printf_chk@plt+0x3bdc>
   152b4:	str	r2, [r3, #4]
   152b8:	bx	lr
   152bc:	push	{r4, r5, r6, r7, r8, lr}
   152c0:	ldr	r4, [r0, #116]	; 0x74
   152c4:	ldr	r5, [pc, #108]	; 15338 <__printf_chk@plt+0x3c78>
   152c8:	cmp	r4, #0
   152cc:	beq	1532c <__printf_chk@plt+0x3c6c>
   152d0:	ldr	r7, [pc, #100]	; 1533c <__printf_chk@plt+0x3c7c>
   152d4:	ldr	r6, [pc, #100]	; 15340 <__printf_chk@plt+0x3c80>
   152d8:	ldr	r8, [pc, #100]	; 15344 <__printf_chk@plt+0x3c84>
   152dc:	b	152fc <__printf_chk@plt+0x3c3c>
   152e0:	ldr	r3, [r4, #4]
   152e4:	ldr	ip, [r7]
   152e8:	mul	r3, ip, r3
   152ec:	bl	53714 <_ZdlPv@@Base+0x23b8>
   152f0:	ldr	r4, [r4]
   152f4:	cmp	r4, #0
   152f8:	beq	1532c <__printf_chk@plt+0x3c6c>
   152fc:	ldr	r3, [r4, #8]
   15300:	ldr	ip, [r5]
   15304:	cmp	r3, #0
   15308:	mov	r1, r6
   1530c:	mov	r2, r3
   15310:	mov	r0, ip
   15314:	bne	152e0 <__printf_chk@plt+0x3c20>
   15318:	mov	r1, r8
   1531c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   15320:	ldr	r4, [r4]
   15324:	cmp	r4, #0
   15328:	bne	152fc <__printf_chk@plt+0x3c3c>
   1532c:	ldr	r0, [r5]
   15330:	pop	{r4, r5, r6, r7, r8, lr}
   15334:	b	1163c <fflush@plt>
   15338:	andeq	r2, r8, r8, lsr #23
   1533c:	andeq	sp, r7, r4, rrx
   15340:	strdeq	r5, [r5], -r4
   15344:	andeq	r5, r5, r8, ror #23
   15348:	ldr	r3, [pc, #16]	; 15360 <__printf_chk@plt+0x3ca0>
   1534c:	push	{r4, lr}
   15350:	ldr	r0, [r3]
   15354:	bl	152bc <__printf_chk@plt+0x3bfc>
   15358:	pop	{r4, lr}
   1535c:	b	2fb28 <__printf_chk@plt+0x1e468>
   15360:			; <UNDEFINED> instruction: 0x00082bbc
   15364:	push	{r4, r5, r6, r7, lr}
   15368:	sub	sp, sp, #28
   1536c:	ldr	r4, [pc, #124]	; 153f0 <__printf_chk@plt+0x3d30>
   15370:	ldr	r7, [pc, #124]	; 153f4 <__printf_chk@plt+0x3d34>
   15374:	ldm	r4, {r1, r3}
   15378:	ldr	r2, [r7]
   1537c:	cmp	r3, r1
   15380:	str	r2, [sp, #20]
   15384:	beq	153d4 <__printf_chk@plt+0x3d14>
   15388:	ldr	r6, [pc, #104]	; 153f8 <__printf_chk@plt+0x3d38>
   1538c:	ldr	r5, [pc, #104]	; 153fc <__printf_chk@plt+0x3d3c>
   15390:	ldr	r1, [r3, #32]
   15394:	mov	r0, sp
   15398:	bl	4c730 <__printf_chk@plt+0x3b070>
   1539c:	mov	r3, r6
   153a0:	ldr	r2, [pc, #80]	; 153f8 <__printf_chk@plt+0x3d38>
   153a4:	mov	r1, sp
   153a8:	mov	r0, r5
   153ac:	bl	29fe4 <__printf_chk@plt+0x18924>
   153b0:	ldr	r3, [r4, #4]
   153b4:	mov	r0, r3
   153b8:	ldm	r3, {r1, r2}
   153bc:	ldr	r3, [r1, #4]
   153c0:	str	r2, [r4, #4]
   153c4:	blx	r3
   153c8:	ldrd	r2, [r4]
   153cc:	cmp	r3, r2
   153d0:	bne	15390 <__printf_chk@plt+0x3cd0>
   153d4:	ldr	r2, [sp, #20]
   153d8:	ldr	r3, [r7]
   153dc:	cmp	r2, r3
   153e0:	bne	153ec <__printf_chk@plt+0x3d2c>
   153e4:	add	sp, sp, #28
   153e8:	pop	{r4, r5, r6, r7, pc}
   153ec:	bl	1148c <__stack_chk_fail@plt>
   153f0:			; <UNDEFINED> instruction: 0x00082bbc
   153f4:	andeq	ip, r7, r0, lsl sp
   153f8:	andeq	r6, r8, r0, lsr #15
   153fc:	strdeq	r5, [r5], -ip
   15400:	push	{r4, r5, r6, lr}
   15404:	mov	r5, r0
   15408:	ldr	r4, [pc, #64]	; 15450 <__printf_chk@plt+0x3d90>
   1540c:	ldr	r0, [r4]
   15410:	cmp	r0, #0
   15414:	beq	15448 <__printf_chk@plt+0x3d88>
   15418:	ldr	r2, [pc, #52]	; 15454 <__printf_chk@plt+0x3d94>
   1541c:	ldr	r3, [r0]
   15420:	ldr	r2, [r2]
   15424:	ldr	r3, [r3, #8]
   15428:	ldr	r1, [r2, #104]	; 0x68
   1542c:	blx	r3
   15430:	ldr	r0, [r4]
   15434:	cmp	r0, #0
   15438:	beq	15448 <__printf_chk@plt+0x3d88>
   1543c:	ldr	r3, [r0]
   15440:	ldr	r3, [r3, #4]
   15444:	blx	r3
   15448:	mov	r0, r5
   1544c:	bl	1139c <exit@plt>
   15450:	andeq	r5, r8, r8, lsl r9
   15454:			; <UNDEFINED> instruction: 0x00082bbc
   15458:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1545c:	sub	sp, sp, #28
   15460:	ldr	r5, [pc, #472]	; 15640 <__printf_chk@plt+0x3f80>
   15464:	ldr	r6, [pc, #472]	; 15644 <__printf_chk@plt+0x3f84>
   15468:	mov	r4, r0
   1546c:	ldr	r2, [r5, #32]
   15470:	ldr	r3, [r6]
   15474:	cmp	r2, #0
   15478:	str	r1, [sp, #4]
   1547c:	str	r3, [sp, #20]
   15480:	beq	154ac <__printf_chk@plt+0x3dec>
   15484:	ldrd	r2, [r0, #96]	; 0x60
   15488:	cmp	r2, r3
   1548c:	beq	155e8 <__printf_chk@plt+0x3f28>
   15490:	ldr	r3, [r5, #36]	; 0x24
   15494:	cmp	r3, #0
   15498:	beq	15608 <__printf_chk@plt+0x3f48>
   1549c:	ldr	r2, [r5, #44]	; 0x2c
   154a0:	ldr	r3, [r5, #40]	; 0x28
   154a4:	orrs	r3, r2, r3
   154a8:	bne	15634 <__printf_chk@plt+0x3f74>
   154ac:	ldr	r3, [r5, #48]	; 0x30
   154b0:	cmp	r3, #0
   154b4:	ble	154c4 <__printf_chk@plt+0x3e04>
   154b8:	ldr	r2, [r4, #92]	; 0x5c
   154bc:	cmp	r3, r2
   154c0:	beq	15634 <__printf_chk@plt+0x3f74>
   154c4:	ldr	fp, [pc, #380]	; 15648 <__printf_chk@plt+0x3f88>
   154c8:	ldr	r3, [fp]
   154cc:	cmp	r3, #0
   154d0:	beq	15614 <__printf_chk@plt+0x3f54>
   154d4:	ldr	r3, [r4, #96]	; 0x60
   154d8:	ldr	r2, [r4, #120]	; 0x78
   154dc:	add	r3, r3, #1
   154e0:	cmp	r2, #0
   154e4:	str	r3, [r4, #96]	; 0x60
   154e8:	bne	155d4 <__printf_chk@plt+0x3f14>
   154ec:	ldr	r3, [r4, #132]	; 0x84
   154f0:	cmp	r3, #1
   154f4:	ldrne	r3, [r4, #92]	; 0x5c
   154f8:	addne	r3, r3, #1
   154fc:	str	r3, [r4, #92]	; 0x5c
   15500:	ldr	sl, [pc, #324]	; 1564c <__printf_chk@plt+0x3f8c>
   15504:	mov	r8, #0
   15508:	add	r0, sp, #16
   1550c:	ldr	r1, [sl]
   15510:	str	r8, [sp, #12]
   15514:	rsb	r1, r1, #0
   15518:	bl	4a790 <__printf_chk@plt+0x390d0>
   1551c:	ldr	r2, [sp, #16]
   15520:	add	r1, sp, #12
   15524:	str	r2, [r4, #36]	; 0x24
   15528:	mov	r0, r4
   1552c:	bl	14f34 <__printf_chk@plt+0x3874>
   15530:	ldr	r7, [pc, #280]	; 15650 <__printf_chk@plt+0x3f90>
   15534:	ldr	r2, [r4, #132]	; 0x84
   15538:	str	r8, [r4, #128]	; 0x80
   1553c:	ldr	r3, [r7]
   15540:	cmp	r2, #2
   15544:	str	r3, [r4, #36]	; 0x24
   15548:	str	r3, [r4, #40]	; 0x28
   1554c:	mov	r9, r0
   15550:	beq	15570 <__printf_chk@plt+0x3eb0>
   15554:	ldr	r3, [fp]
   15558:	ldr	r2, [r4, #104]	; 0x68
   1555c:	mov	r0, r3
   15560:	ldr	r3, [r3]
   15564:	ldr	r1, [r4, #92]	; 0x5c
   15568:	ldr	r3, [r3, #24]
   1556c:	blx	r3
   15570:	ldr	r2, [pc, #220]	; 15654 <__printf_chk@plt+0x3f94>
   15574:	ldr	r0, [sl]
   15578:	ldr	r3, [r4, #36]	; 0x24
   1557c:	ldr	r1, [r2]
   15580:	mul	r3, r3, r0
   15584:	adds	r0, r9, #0
   15588:	movne	r0, #1
   1558c:	cmp	r1, #0
   15590:	moveq	r0, #0
   15594:	str	r3, [r2, #4]
   15598:	cmp	r0, #0
   1559c:	mov	r3, #0
   155a0:	str	r3, [r4, #132]	; 0x84
   155a4:	beq	155bc <__printf_chk@plt+0x3efc>
   155a8:	ldr	r2, [r7]
   155ac:	ldr	r1, [sp, #12]
   155b0:	cmp	r1, r2
   155b4:	movne	r0, r3
   155b8:	beq	1561c <__printf_chk@plt+0x3f5c>
   155bc:	ldr	r2, [sp, #20]
   155c0:	ldr	r3, [r6]
   155c4:	cmp	r2, r3
   155c8:	bne	1563c <__printf_chk@plt+0x3f7c>
   155cc:	add	sp, sp, #28
   155d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155d4:	ldr	r2, [r4, #124]	; 0x7c
   155d8:	mov	r3, #0
   155dc:	str	r2, [r4, #92]	; 0x5c
   155e0:	str	r3, [r4, #120]	; 0x78
   155e4:	b	15500 <__printf_chk@plt+0x3e40>
   155e8:	ldr	r3, [pc, #104]	; 15658 <__printf_chk@plt+0x3f98>
   155ec:	ldr	r0, [r3]
   155f0:	bl	1a2ec <__printf_chk@plt+0x8c2c>
   155f4:	cmp	r0, #0
   155f8:	bne	15634 <__printf_chk@plt+0x3f74>
   155fc:	ldr	r3, [r5, #36]	; 0x24
   15600:	cmp	r3, #0
   15604:	bne	154ac <__printf_chk@plt+0x3dec>
   15608:	mov	r3, #1
   1560c:	str	r3, [r5, #40]	; 0x28
   15610:	b	154ac <__printf_chk@plt+0x3dec>
   15614:	bl	4792c <__printf_chk@plt+0x3626c>
   15618:	b	154d4 <__printf_chk@plt+0x3e14>
   1561c:	ldr	r3, [sp, #4]
   15620:	ldr	r0, [r9, #8]
   15624:	str	r3, [r5, #12]
   15628:	bl	25f34 <__printf_chk@plt+0x14874>
   1562c:	mov	r0, #1
   15630:	b	155bc <__printf_chk@plt+0x3efc>
   15634:	mov	r0, #0
   15638:	bl	15400 <__printf_chk@plt+0x3d40>
   1563c:	bl	1148c <__stack_chk_fail@plt>
   15640:			; <UNDEFINED> instruction: 0x00082bbc
   15644:	andeq	ip, r7, r0, lsl sp
   15648:	andeq	r5, r8, r8, lsl r9
   1564c:	andeq	sp, r7, r4, rrx
   15650:	andeq	r5, r8, r8, lsr #19
   15654:	andeq	sp, r7, r8
   15658:	strdeq	r2, [r8], -r8
   1565c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15660:	mov	ip, #0
   15664:	ldr	r7, [pc, #584]	; 158b4 <__printf_chk@plt+0x41f4>
   15668:	sub	sp, sp, #52	; 0x34
   1566c:	mov	r5, r1
   15670:	ldr	lr, [r7]
   15674:	str	ip, [r0, #48]	; 0x30
   15678:	add	r1, sp, #24
   1567c:	mov	r4, r0
   15680:	mov	r9, r3
   15684:	mov	fp, r2
   15688:	str	lr, [sp, #44]	; 0x2c
   1568c:	str	ip, [sp, #24]
   15690:	bl	14f34 <__printf_chk@plt+0x3874>
   15694:	ldr	r3, [r4, #132]	; 0x84
   15698:	ldr	r6, [pc, #536]	; 158b8 <__printf_chk@plt+0x41f8>
   1569c:	cmp	r3, #0
   156a0:	str	r0, [sp, #20]
   156a4:	bne	15818 <__printf_chk@plt+0x4158>
   156a8:	ldr	r3, [r6]
   156ac:	ldr	r2, [sp, #88]	; 0x58
   156b0:	cmp	r5, #0
   156b4:	str	r9, [sp, #36]	; 0x24
   156b8:	str	r2, [sp, #40]	; 0x28
   156bc:	str	r3, [sp, #28]
   156c0:	str	r3, [sp, #32]
   156c4:	movne	r8, r5
   156c8:	beq	156ec <__printf_chk@plt+0x402c>
   156cc:	ldr	r3, [r8]
   156d0:	mov	r0, r8
   156d4:	add	r1, sp, #28
   156d8:	ldr	r3, [r3, #72]	; 0x48
   156dc:	blx	r3
   156e0:	ldr	r8, [r8, #4]
   156e4:	cmp	r8, #0
   156e8:	bne	156cc <__printf_chk@plt+0x400c>
   156ec:	ldr	r8, [pc, #456]	; 158bc <__printf_chk@plt+0x41fc>
   156f0:	ldr	r3, [sp, #32]
   156f4:	ldr	sl, [pc, #452]	; 158c0 <__printf_chk@plt+0x4200>
   156f8:	ldr	r2, [r8]
   156fc:	cmp	fp, #0
   15700:	mul	r3, r3, r2
   15704:	str	r3, [sl, #8]
   15708:	ldreq	r3, [sp, #88]	; 0x58
   1570c:	streq	r9, [sp, #36]	; 0x24
   15710:	streq	r3, [sp, #40]	; 0x28
   15714:	ldr	r3, [pc, #424]	; 158c4 <__printf_chk@plt+0x4204>
   15718:	ldr	r2, [r4, #36]	; 0x24
   1571c:	ldr	r1, [sp, #36]	; 0x24
   15720:	ldr	r0, [r3]
   15724:	ldr	r3, [sp, #28]
   15728:	add	r2, r1, r2
   1572c:	ldr	lr, [r0]
   15730:	ldr	ip, [sp, #32]
   15734:	add	r2, r2, r3
   15738:	add	r1, r1, r3
   1573c:	mov	r3, r5
   15740:	ldr	r5, [lr, #20]
   15744:	ldr	lr, [sp, #92]	; 0x5c
   15748:	str	lr, [sp, #8]
   1574c:	str	r2, [r4, #36]	; 0x24
   15750:	stm	sp, {r1, ip}
   15754:	ldr	r1, [r4, #112]	; 0x70
   15758:	blx	r5
   1575c:	ldr	r1, [sp, #32]
   15760:	ldr	r3, [r4, #36]	; 0x24
   15764:	ldr	r2, [r4, #40]	; 0x28
   15768:	add	r3, r1, r3
   1576c:	ldr	r1, [pc, #340]	; 158c8 <__printf_chk@plt+0x4208>
   15770:	cmp	r2, r3
   15774:	strlt	r3, [r4, #40]	; 0x28
   15778:	ldr	r2, [r1]
   1577c:	str	r3, [r4, #36]	; 0x24
   15780:	cmp	r2, #0
   15784:	bne	157bc <__printf_chk@plt+0x40fc>
   15788:	ldr	r0, [r6]
   1578c:	ldr	r2, [sp, #40]	; 0x28
   15790:	cmp	r2, r0
   15794:	bgt	15844 <__printf_chk@plt+0x4184>
   15798:	ldr	r2, [r8]
   1579c:	mul	r3, r3, r2
   157a0:	str	r3, [r1, #4]
   157a4:	ldr	r2, [sp, #44]	; 0x2c
   157a8:	ldr	r3, [r7]
   157ac:	cmp	r2, r3
   157b0:	bne	158b0 <__printf_chk@plt+0x41f0>
   157b4:	add	sp, sp, #52	; 0x34
   157b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   157bc:	ldr	r0, [r4, #104]	; 0x68
   157c0:	cmp	r0, r3
   157c4:	ble	15808 <__printf_chk@plt+0x4148>
   157c8:	ldr	r2, [sp, #20]
   157cc:	cmp	r2, #0
   157d0:	ldr	r2, [sp, #40]	; 0x28
   157d4:	beq	15870 <__printf_chk@plt+0x41b0>
   157d8:	ldr	ip, [sp, #24]
   157dc:	cmp	ip, r3
   157e0:	ble	15850 <__printf_chk@plt+0x4190>
   157e4:	ldr	lr, [r6]
   157e8:	cmp	lr, r2
   157ec:	bge	15798 <__printf_chk@plt+0x40d8>
   157f0:	add	r3, r3, r2
   157f4:	cmp	r3, ip
   157f8:	str	r3, [r4, #36]	; 0x24
   157fc:	bge	15888 <__printf_chk@plt+0x41c8>
   15800:	cmp	r0, r3
   15804:	bgt	15798 <__printf_chk@plt+0x40d8>
   15808:	ldr	r1, [r6]
   1580c:	mov	r0, r4
   15810:	bl	15458 <__printf_chk@plt+0x3d98>
   15814:	b	157a4 <__printf_chk@plt+0x40e4>
   15818:	mov	r0, r4
   1581c:	ldr	r1, [r6]
   15820:	bl	15458 <__printf_chk@plt+0x3d98>
   15824:	cmp	r0, #0
   15828:	beq	156a8 <__printf_chk@plt+0x3fe8>
   1582c:	ldr	r3, [pc, #152]	; 158cc <__printf_chk@plt+0x420c>
   15830:	ldr	r0, [pc, #152]	; 158d0 <__printf_chk@plt+0x4210>
   15834:	mov	r2, r3
   15838:	mov	r1, r3
   1583c:	bl	2a00c <__printf_chk@plt+0x1894c>
   15840:	b	156a8 <__printf_chk@plt+0x3fe8>
   15844:	add	r3, r3, r2
   15848:	str	r3, [r4, #36]	; 0x24
   1584c:	b	15798 <__printf_chk@plt+0x40d8>
   15850:	ldr	ip, [r8]
   15854:	ldr	r0, [sp, #20]
   15858:	str	r2, [sl, #12]
   1585c:	mul	r3, r3, ip
   15860:	ldr	r0, [r0, #8]
   15864:	str	r3, [r1, #4]
   15868:	bl	25f34 <__printf_chk@plt+0x14874>
   1586c:	b	157a4 <__printf_chk@plt+0x40e4>
   15870:	ldr	ip, [r6]
   15874:	cmp	r2, ip
   15878:	ble	15798 <__printf_chk@plt+0x40d8>
   1587c:	add	r3, r3, r2
   15880:	str	r3, [r4, #36]	; 0x24
   15884:	b	15800 <__printf_chk@plt+0x4140>
   15888:	ldr	r2, [r8]
   1588c:	sub	r3, r3, ip
   15890:	str	ip, [r4, #36]	; 0x24
   15894:	mul	ip, r2, ip
   15898:	ldr	r2, [sp, #20]
   1589c:	str	ip, [r1, #4]
   158a0:	str	r3, [sl, #12]
   158a4:	ldr	r0, [r2, #8]
   158a8:	bl	25f34 <__printf_chk@plt+0x14874>
   158ac:	b	157a4 <__printf_chk@plt+0x40e4>
   158b0:	bl	1148c <__stack_chk_fail@plt>
   158b4:	andeq	ip, r7, r0, lsl sp
   158b8:	andeq	r5, r8, r8, lsr #19
   158bc:	andeq	sp, r7, r4, rrx
   158c0:			; <UNDEFINED> instruction: 0x00082bbc
   158c4:	andeq	r5, r8, r8, lsl r9
   158c8:	andeq	sp, r7, r8
   158cc:	andeq	r6, r8, r0, lsr #15
   158d0:	andeq	r5, r5, r8, lsr #24
   158d4:	ldr	r3, [r0, #132]	; 0x84
   158d8:	push	{r4, r5, r6, lr}
   158dc:	cmp	r3, #0
   158e0:	mov	r4, r1
   158e4:	bne	15928 <__printf_chk@plt+0x4268>
   158e8:	mov	r0, r4
   158ec:	bl	268a4 <__printf_chk@plt+0x151e4>
   158f0:	ldrb	r1, [r0]
   158f4:	mov	r4, r0
   158f8:	cmp	r1, #0
   158fc:	popeq	{r4, r5, r6, pc}
   15900:	ldr	r5, [pc, #76]	; 15954 <__printf_chk@plt+0x4294>
   15904:	ldr	r3, [r5]
   15908:	mov	r0, r3
   1590c:	ldr	r3, [r3]
   15910:	ldr	r3, [r3, #16]
   15914:	blx	r3
   15918:	ldrb	r1, [r4, #1]!
   1591c:	cmp	r1, #0
   15920:	bne	15904 <__printf_chk@plt+0x4244>
   15924:	pop	{r4, r5, r6, pc}
   15928:	ldr	r3, [pc, #40]	; 15958 <__printf_chk@plt+0x4298>
   1592c:	ldr	r1, [r3]
   15930:	bl	15458 <__printf_chk@plt+0x3d98>
   15934:	cmp	r0, #0
   15938:	beq	158e8 <__printf_chk@plt+0x4228>
   1593c:	ldr	r3, [pc, #24]	; 1595c <__printf_chk@plt+0x429c>
   15940:	ldr	r0, [pc, #24]	; 15960 <__printf_chk@plt+0x42a0>
   15944:	mov	r2, r3
   15948:	mov	r1, r3
   1594c:	bl	2a00c <__printf_chk@plt+0x1894c>
   15950:	b	158e8 <__printf_chk@plt+0x4228>
   15954:	andeq	r5, r8, r8, lsl r9
   15958:	andeq	r5, r8, r8, lsr #19
   1595c:	andeq	r6, r8, r0, lsr #15
   15960:	andeq	r5, r5, r8, lsr #24
   15964:	ldr	r3, [r0, #132]	; 0x84
   15968:	push	{r4, r5, r6, lr}
   1596c:	cmp	r3, #0
   15970:	mov	r4, r0
   15974:	mov	r5, r1
   15978:	bne	159a8 <__printf_chk@plt+0x42e8>
   1597c:	ldr	r1, [pc, #80]	; 159d4 <__printf_chk@plt+0x4314>
   15980:	mov	r3, r5
   15984:	ldr	r2, [r4, #36]	; 0x24
   15988:	ldr	ip, [r1]
   1598c:	ldr	r1, [r4, #112]	; 0x70
   15990:	mov	r0, ip
   15994:	ldr	ip, [ip]
   15998:	ldr	lr, [ip, #28]
   1599c:	mov	ip, lr
   159a0:	pop	{r4, r5, r6, lr}
   159a4:	bx	ip
   159a8:	ldr	r3, [pc, #40]	; 159d8 <__printf_chk@plt+0x4318>
   159ac:	ldr	r1, [r3]
   159b0:	bl	15458 <__printf_chk@plt+0x3d98>
   159b4:	cmp	r0, #0
   159b8:	beq	1597c <__printf_chk@plt+0x42bc>
   159bc:	ldr	r3, [pc, #24]	; 159dc <__printf_chk@plt+0x431c>
   159c0:	ldr	r0, [pc, #24]	; 159e0 <__printf_chk@plt+0x4320>
   159c4:	mov	r2, r3
   159c8:	mov	r1, r3
   159cc:	bl	2a00c <__printf_chk@plt+0x1894c>
   159d0:	b	1597c <__printf_chk@plt+0x42bc>
   159d4:	andeq	r5, r8, r8, lsl r9
   159d8:	andeq	r5, r8, r8, lsr #19
   159dc:	andeq	r6, r8, r0, lsr #15
   159e0:	andeq	r5, r5, r8, lsr #24
   159e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159e8:	mov	r4, r0
   159ec:	ldr	r6, [pc, #400]	; 15b84 <__printf_chk@plt+0x44c4>
   159f0:	ldr	r0, [r0, #48]	; 0x30
   159f4:	sub	sp, sp, #12
   159f8:	ldr	r3, [r6]
   159fc:	cmp	r0, #0
   15a00:	mov	r7, r1
   15a04:	str	r3, [sp, #4]
   15a08:	beq	15a1c <__printf_chk@plt+0x435c>
   15a0c:	cmp	r2, #0
   15a10:	beq	15aac <__printf_chk@plt+0x43ec>
   15a14:	mov	r3, #0
   15a18:	str	r3, [r4, #48]	; 0x30
   15a1c:	ldr	r3, [r4, #132]	; 0x84
   15a20:	cmp	r3, #0
   15a24:	bne	15b20 <__printf_chk@plt+0x4460>
   15a28:	mov	r1, sp
   15a2c:	mov	r0, r4
   15a30:	str	r3, [sp]
   15a34:	bl	14f34 <__printf_chk@plt+0x3874>
   15a38:	ldr	r9, [pc, #328]	; 15b88 <__printf_chk@plt+0x44c8>
   15a3c:	ldr	r5, [r4, #36]	; 0x24
   15a40:	ldr	r8, [pc, #324]	; 15b8c <__printf_chk@plt+0x44cc>
   15a44:	add	r5, r7, r5
   15a48:	mov	sl, r0
   15a4c:	ldr	r0, [r9]
   15a50:	bl	16c64 <__printf_chk@plt+0x55a4>
   15a54:	ldr	r3, [r8]
   15a58:	mul	r0, r3, r0
   15a5c:	cmp	r0, #0
   15a60:	bne	15b30 <__printf_chk@plt+0x4470>
   15a64:	ldr	r3, [pc, #292]	; 15b90 <__printf_chk@plt+0x44d0>
   15a68:	ldr	r2, [r3]
   15a6c:	cmp	r2, #0
   15a70:	beq	15ac4 <__printf_chk@plt+0x4404>
   15a74:	cmp	sl, #0
   15a78:	beq	15aec <__printf_chk@plt+0x442c>
   15a7c:	ldr	r2, [sp]
   15a80:	cmp	r5, r2
   15a84:	blt	15aec <__printf_chk@plt+0x442c>
   15a88:	ldr	r1, [r8]
   15a8c:	ldr	ip, [pc, #256]	; 15b94 <__printf_chk@plt+0x44d4>
   15a90:	sub	r5, r5, r2
   15a94:	mul	r1, r2, r1
   15a98:	str	r2, [r4, #36]	; 0x24
   15a9c:	ldr	r0, [sl, #8]
   15aa0:	str	r1, [r3, #4]
   15aa4:	str	r5, [ip, #12]
   15aa8:	bl	25f34 <__printf_chk@plt+0x14874>
   15aac:	ldr	r2, [sp, #4]
   15ab0:	ldr	r3, [r6]
   15ab4:	cmp	r2, r3
   15ab8:	bne	15b80 <__printf_chk@plt+0x44c0>
   15abc:	add	sp, sp, #12
   15ac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ac4:	ldr	r2, [pc, #204]	; 15b98 <__printf_chk@plt+0x44d8>
   15ac8:	ldr	r1, [r2]
   15acc:	cmp	r5, r1
   15ad0:	bge	15b0c <__printf_chk@plt+0x444c>
   15ad4:	ldr	r1, [r2]
   15ad8:	ldr	r2, [r8]
   15adc:	str	r1, [r4, #36]	; 0x24
   15ae0:	mul	r2, r2, r1
   15ae4:	str	r2, [r3, #4]
   15ae8:	b	15aac <__printf_chk@plt+0x43ec>
   15aec:	ldr	r2, [pc, #164]	; 15b98 <__printf_chk@plt+0x44d8>
   15af0:	ldr	r0, [r2]
   15af4:	cmp	r5, r0
   15af8:	blt	15ad4 <__printf_chk@plt+0x4414>
   15afc:	ldr	r1, [r4, #104]	; 0x68
   15b00:	cmp	r7, r0
   15b04:	cmpge	r5, r1
   15b08:	bge	15b70 <__printf_chk@plt+0x44b0>
   15b0c:	ldr	r2, [r8]
   15b10:	str	r5, [r4, #36]	; 0x24
   15b14:	mul	r5, r5, r2
   15b18:	str	r5, [r3, #4]
   15b1c:	b	15aac <__printf_chk@plt+0x43ec>
   15b20:	mov	r1, r7
   15b24:	mov	r0, r4
   15b28:	bl	15458 <__printf_chk@plt+0x3d98>
   15b2c:	b	15aac <__printf_chk@plt+0x43ec>
   15b30:	ldr	r0, [r9]
   15b34:	mul	fp, r3, r7
   15b38:	bl	16c64 <__printf_chk@plt+0x55a4>
   15b3c:	ldr	r1, [r8]
   15b40:	ldr	r9, [r9]
   15b44:	mul	r1, r1, r0
   15b48:	mov	r0, fp
   15b4c:	bl	11558 <__aeabi_idiv@plt>
   15b50:	ldr	r3, [r9, #328]	; 0x148
   15b54:	add	r0, r3, r0
   15b58:	ldr	r3, [pc, #48]	; 15b90 <__printf_chk@plt+0x44d0>
   15b5c:	str	r0, [r9, #328]	; 0x148
   15b60:	ldr	r2, [r3]
   15b64:	cmp	r2, #0
   15b68:	beq	15ac4 <__printf_chk@plt+0x4404>
   15b6c:	b	15a74 <__printf_chk@plt+0x43b4>
   15b70:	sub	r1, r5, r1
   15b74:	mov	r0, r4
   15b78:	bl	15458 <__printf_chk@plt+0x3d98>
   15b7c:	b	15aac <__printf_chk@plt+0x43ec>
   15b80:	bl	1148c <__stack_chk_fail@plt>
   15b84:	andeq	ip, r7, r0, lsl sp
   15b88:	strdeq	r2, [r8], -r8
   15b8c:	andeq	sp, r7, r4, rrx
   15b90:	andeq	sp, r7, r8
   15b94:			; <UNDEFINED> instruction: 0x00082bbc
   15b98:	andeq	r5, r8, r8, lsr #19
   15b9c:	push	{r4, r5, r6, r7, r8, lr}
   15ba0:	sub	sp, sp, #8
   15ba4:	ldr	r7, [pc, #452]	; 15d70 <__printf_chk@plt+0x46b0>
   15ba8:	mov	r3, #0
   15bac:	str	r3, [sp]
   15bb0:	ldr	r3, [r7]
   15bb4:	ldr	r6, [pc, #440]	; 15d74 <__printf_chk@plt+0x46b4>
   15bb8:	str	r3, [sp, #4]
   15bbc:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   15bc0:	subs	r8, r0, #0
   15bc4:	bne	15c24 <__printf_chk@plt+0x4564>
   15bc8:	ldr	r4, [pc, #424]	; 15d78 <__printf_chk@plt+0x46b8>
   15bcc:	ldr	r3, [r4, #20]
   15bd0:	bic	r3, r3, #16
   15bd4:	cmp	r3, #13
   15bd8:	beq	15bf8 <__printf_chk@plt+0x4538>
   15bdc:	mov	r5, r4
   15be0:	mov	r0, r5
   15be4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   15be8:	ldr	r3, [r4, #20]
   15bec:	bic	r3, r3, #16
   15bf0:	cmp	r3, #13
   15bf4:	bne	15be0 <__printf_chk@plt+0x4520>
   15bf8:	ldm	r6, {r0, r3}
   15bfc:	cmp	r3, r0
   15c00:	beq	15c40 <__printf_chk@plt+0x4580>
   15c04:	ldr	r0, [pc, #364]	; 15d78 <__printf_chk@plt+0x46b8>
   15c08:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   15c0c:	ldr	r2, [sp, #4]
   15c10:	ldr	r3, [r7]
   15c14:	cmp	r2, r3
   15c18:	bne	15d6c <__printf_chk@plt+0x46ac>
   15c1c:	add	sp, sp, #8
   15c20:	pop	{r4, r5, r6, r7, r8, pc}
   15c24:	ldr	r3, [r6]
   15c28:	mov	r0, sp
   15c2c:	ldr	r1, [r3, #92]	; 0x5c
   15c30:	bl	4a488 <__printf_chk@plt+0x38dc8>
   15c34:	adds	r8, r0, #0
   15c38:	movne	r8, #1
   15c3c:	b	15bc8 <__printf_chk@plt+0x4508>
   15c40:	ldr	r4, [r0, #132]	; 0x84
   15c44:	cmp	r4, #0
   15c48:	beq	15cc4 <__printf_chk@plt+0x4604>
   15c4c:	ldr	r2, [pc, #296]	; 15d7c <__printf_chk@plt+0x46bc>
   15c50:	ldr	r2, [r2]
   15c54:	cmp	r2, #0
   15c58:	bne	15c84 <__printf_chk@plt+0x45c4>
   15c5c:	cmp	r8, #0
   15c60:	beq	15cfc <__printf_chk@plt+0x463c>
   15c64:	ldr	r2, [sp]
   15c68:	mov	r3, #1
   15c6c:	str	r2, [r0, #124]	; 0x7c
   15c70:	str	r3, [r0, #120]	; 0x78
   15c74:	ldr	r3, [pc, #260]	; 15d80 <__printf_chk@plt+0x46c0>
   15c78:	ldr	r1, [r3]
   15c7c:	bl	15458 <__printf_chk@plt+0x3d98>
   15c80:	b	15c04 <__printf_chk@plt+0x4544>
   15c84:	ldr	r2, [r3, #48]	; 0x30
   15c88:	cmp	r2, #0
   15c8c:	beq	15d34 <__printf_chk@plt+0x4674>
   15c90:	cmp	r8, #0
   15c94:	beq	15d20 <__printf_chk@plt+0x4660>
   15c98:	bl	2612c <__printf_chk@plt+0x14a6c>
   15c9c:	ldr	r3, [pc, #220]	; 15d80 <__printf_chk@plt+0x46c0>
   15ca0:	ldr	r0, [r6]
   15ca4:	ldr	r1, [r3]
   15ca8:	bl	15458 <__printf_chk@plt+0x3d98>
   15cac:	ldr	r3, [r6]
   15cb0:	ldr	r1, [sp]
   15cb4:	mov	r2, #1
   15cb8:	str	r1, [r3, #124]	; 0x7c
   15cbc:	str	r2, [r3, #120]	; 0x78
   15cc0:	b	15cf0 <__printf_chk@plt+0x4630>
   15cc4:	bl	2612c <__printf_chk@plt+0x14a6c>
   15cc8:	ldr	r3, [pc, #172]	; 15d7c <__printf_chk@plt+0x46bc>
   15ccc:	ldr	r3, [r3]
   15cd0:	cmp	r3, #0
   15cd4:	bne	15d58 <__printf_chk@plt+0x4698>
   15cd8:	cmp	r8, #0
   15cdc:	ldr	r3, [r6]
   15ce0:	bne	15d0c <__printf_chk@plt+0x464c>
   15ce4:	ldr	r2, [r3, #48]	; 0x30
   15ce8:	cmp	r2, #0
   15cec:	bne	15c04 <__printf_chk@plt+0x4544>
   15cf0:	mov	r2, #1
   15cf4:	str	r2, [r3, #128]	; 0x80
   15cf8:	b	15c04 <__printf_chk@plt+0x4544>
   15cfc:	ldr	r3, [r0, #48]	; 0x30
   15d00:	cmp	r3, #0
   15d04:	beq	15c74 <__printf_chk@plt+0x45b4>
   15d08:	b	15c04 <__printf_chk@plt+0x4544>
   15d0c:	ldr	r1, [sp]
   15d10:	mov	r2, #1
   15d14:	str	r1, [r3, #124]	; 0x7c
   15d18:	str	r2, [r3, #120]	; 0x78
   15d1c:	b	15cf0 <__printf_chk@plt+0x4630>
   15d20:	ldr	r2, [pc, #88]	; 15d80 <__printf_chk@plt+0x46c0>
   15d24:	mov	r0, r3
   15d28:	ldr	r1, [r2]
   15d2c:	bl	15458 <__printf_chk@plt+0x3d98>
   15d30:	b	15c04 <__printf_chk@plt+0x4544>
   15d34:	bl	2612c <__printf_chk@plt+0x14a6c>
   15d38:	ldr	r3, [pc, #64]	; 15d80 <__printf_chk@plt+0x46c0>
   15d3c:	ldr	r0, [r6]
   15d40:	ldr	r1, [r3]
   15d44:	bl	15458 <__printf_chk@plt+0x3d98>
   15d48:	cmp	r8, #0
   15d4c:	bne	15cac <__printf_chk@plt+0x45ec>
   15d50:	ldr	r3, [r6]
   15d54:	b	15cf0 <__printf_chk@plt+0x4630>
   15d58:	ldr	r3, [pc, #36]	; 15d84 <__printf_chk@plt+0x46c4>
   15d5c:	mov	r1, r4
   15d60:	ldr	r0, [r3]
   15d64:	bl	1faac <__printf_chk@plt+0xe3ec>
   15d68:	b	15cd8 <__printf_chk@plt+0x4618>
   15d6c:	bl	1148c <__stack_chk_fail@plt>
   15d70:	andeq	ip, r7, r0, lsl sp
   15d74:			; <UNDEFINED> instruction: 0x00082bbc
   15d78:	andeq	r2, r8, r8, lsr #26
   15d7c:	andeq	r2, r8, r0, ror #26
   15d80:	andeq	r5, r8, r8, lsr #19
   15d84:	strdeq	r2, [r8], -r8
   15d88:	push	{r4, lr}
   15d8c:	ldr	r4, [pc, #124]	; 15e10 <__printf_chk@plt+0x4750>
   15d90:	ldr	r3, [r4]
   15d94:	ldr	r2, [r3, #128]	; 0x80
   15d98:	cmp	r2, #0
   15d9c:	popeq	{r4, pc}
   15da0:	ldr	r2, [r4, #4]
   15da4:	cmp	r3, r2
   15da8:	beq	15dc4 <__printf_chk@plt+0x4704>
   15dac:	ldr	r3, [pc, #96]	; 15e14 <__printf_chk@plt+0x4754>
   15db0:	ldr	r0, [pc, #96]	; 15e18 <__printf_chk@plt+0x4758>
   15db4:	mov	r2, r3
   15db8:	mov	r1, r3
   15dbc:	pop	{r4, lr}
   15dc0:	b	29fe4 <__printf_chk@plt+0x18924>
   15dc4:	ldr	r3, [pc, #80]	; 15e1c <__printf_chk@plt+0x475c>
   15dc8:	ldr	r3, [r3]
   15dcc:	cmp	r3, #0
   15dd0:	bne	15dec <__printf_chk@plt+0x472c>
   15dd4:	ldr	r3, [pc, #56]	; 15e14 <__printf_chk@plt+0x4754>
   15dd8:	ldr	r0, [pc, #64]	; 15e20 <__printf_chk@plt+0x4760>
   15ddc:	mov	r2, r3
   15de0:	mov	r1, r3
   15de4:	pop	{r4, lr}
   15de8:	b	29fe4 <__printf_chk@plt+0x18924>
   15dec:	bl	2612c <__printf_chk@plt+0x14a6c>
   15df0:	ldr	r3, [r4]
   15df4:	mov	r2, #1
   15df8:	mov	r0, r3
   15dfc:	ldr	ip, [r3]
   15e00:	ldr	r1, [r3, #104]	; 0x68
   15e04:	pop	{r4, lr}
   15e08:	ldr	r3, [ip, #20]
   15e0c:	bx	r3
   15e10:			; <UNDEFINED> instruction: 0x00082bbc
   15e14:	andeq	r6, r8, r0, lsr #15
   15e18:	andeq	r5, r5, ip, ror ip
   15e1c:	andeq	sp, r7, r8
   15e20:			; <UNDEFINED> instruction: 0x00055cb8
   15e24:	mov	r3, #1
   15e28:	str	r1, [r0, #124]	; 0x7c
   15e2c:	str	r3, [r0, #120]	; 0x78
   15e30:	bx	lr
   15e34:	ldr	r3, [r0, #120]	; 0x78
   15e38:	cmp	r3, #0
   15e3c:	ldrne	r0, [r0, #124]	; 0x7c
   15e40:	ldreq	r0, [r0, #92]	; 0x5c
   15e44:	addeq	r0, r0, #1
   15e48:	bx	lr
   15e4c:	str	r1, [r0, #104]	; 0x68
   15e50:	bx	lr
   15e54:	ldr	r3, [pc, #20]	; 15e70 <__printf_chk@plt+0x47b0>
   15e58:	push	{r4, lr}
   15e5c:	mov	r4, r0
   15e60:	str	r3, [r0], #72	; 0x48
   15e64:	bl	38e2c <__printf_chk@plt+0x2776c>
   15e68:	mov	r0, r4
   15e6c:	pop	{r4, pc}
   15e70:			; <UNDEFINED> instruction: 0x000554bc
   15e74:	ldr	r3, [pc, #40]	; 15ea4 <__printf_chk@plt+0x47e4>
   15e78:	push	{r4, lr}
   15e7c:	mov	r4, r0
   15e80:	str	r3, [r0], #72	; 0x48
   15e84:	bl	38e2c <__printf_chk@plt+0x2776c>
   15e88:	mov	r0, r4
   15e8c:	bl	5135c <_ZdlPv@@Base>
   15e90:	mov	r0, r4
   15e94:	pop	{r4, pc}
   15e98:	mov	r0, r4
   15e9c:	bl	5135c <_ZdlPv@@Base>
   15ea0:	bl	11498 <__cxa_end_cleanup@plt>
   15ea4:			; <UNDEFINED> instruction: 0x000554bc
   15ea8:	push	{r4, r5, r6, lr}
   15eac:	mov	r1, #0
   15eb0:	ldr	r5, [pc, #112]	; 15f28 <__printf_chk@plt+0x4868>
   15eb4:	ldr	r0, [r5]
   15eb8:	bl	1faac <__printf_chk@plt+0xe3ec>
   15ebc:	ldr	r3, [pc, #104]	; 15f2c <__printf_chk@plt+0x486c>
   15ec0:	ldr	r3, [r3]
   15ec4:	cmp	r3, #0
   15ec8:	bne	15f1c <__printf_chk@plt+0x485c>
   15ecc:	ldr	r4, [pc, #92]	; 15f30 <__printf_chk@plt+0x4870>
   15ed0:	ldr	r0, [r5]
   15ed4:	ldr	r5, [r4, #4]
   15ed8:	ldr	r6, [r5, #48]	; 0x30
   15edc:	cmp	r6, #0
   15ee0:	beq	15ef8 <__printf_chk@plt+0x4838>
   15ee4:	bl	16c64 <__printf_chk@plt+0x55a4>
   15ee8:	ldr	r3, [r4, #12]
   15eec:	add	r0, r0, r3
   15ef0:	str	r0, [r4, #12]
   15ef4:	pop	{r4, r5, r6, pc}
   15ef8:	ldr	r3, [r5]
   15efc:	ldr	r4, [r3, #20]
   15f00:	bl	16c64 <__printf_chk@plt+0x55a4>
   15f04:	mov	r2, r6
   15f08:	mov	r3, r4
   15f0c:	mov	r1, r0
   15f10:	mov	r0, r5
   15f14:	pop	{r4, r5, r6, lr}
   15f18:	bx	r3
   15f1c:	ldr	r0, [r5]
   15f20:	ldr	r4, [pc, #8]	; 15f30 <__printf_chk@plt+0x4870>
   15f24:	b	15ee4 <__printf_chk@plt+0x4824>
   15f28:	strdeq	r2, [r8], -r8
   15f2c:	andeq	r2, r8, r4, ror #26
   15f30:			; <UNDEFINED> instruction: 0x00082bbc
   15f34:	push	{r4, lr}
   15f38:	mov	r4, r0
   15f3c:	bl	4b3c0 <__printf_chk@plt+0x39d00>
   15f40:	ldr	r3, [pc, #8]	; 15f50 <__printf_chk@plt+0x4890>
   15f44:	mov	r0, r4
   15f48:	str	r3, [r4]
   15f4c:	pop	{r4, pc}
   15f50:	andeq	r5, r5, r8, asr r5
   15f54:	push	{r4, r5, r6, lr}
   15f58:	mov	r4, r0
   15f5c:	mov	r5, r1
   15f60:	bl	13744 <__printf_chk@plt+0x2084>
   15f64:	ldr	r3, [pc, #12]	; 15f78 <__printf_chk@plt+0x48b8>
   15f68:	str	r5, [r4, #8]
   15f6c:	str	r3, [r4]
   15f70:	mov	r0, r4
   15f74:	pop	{r4, r5, r6, pc}
   15f78:	andeq	r5, r5, r8, lsl #11
   15f7c:	push	{r4, lr}
   15f80:	mov	r4, r0
   15f84:	ldr	r1, [pc, #16]	; 15f9c <__printf_chk@plt+0x48dc>
   15f88:	bl	4b42c <__printf_chk@plt+0x39d6c>
   15f8c:	ldr	r3, [pc, #12]	; 15fa0 <__printf_chk@plt+0x48e0>
   15f90:	mov	r0, r4
   15f94:	str	r3, [r4]
   15f98:	pop	{r4, pc}
   15f9c:	andeq	sp, r7, ip
   15fa0:			; <UNDEFINED> instruction: 0x000555b8
   15fa4:	push	{r4, r5, r6, lr}
   15fa8:	sub	sp, sp, #8
   15fac:	ldr	r5, [pc, #1324]	; 164e0 <__printf_chk@plt+0x4e20>
   15fb0:	ldr	r1, [pc, #1324]	; 164e4 <__printf_chk@plt+0x4e24>
   15fb4:	ldr	r0, [pc, #1324]	; 164e8 <__printf_chk@plt+0x4e28>
   15fb8:	ldr	r3, [r5]
   15fbc:	str	r3, [sp, #4]
   15fc0:	bl	28fdc <__printf_chk@plt+0x1791c>
   15fc4:	ldr	r1, [pc, #1312]	; 164ec <__printf_chk@plt+0x4e2c>
   15fc8:	ldr	r0, [pc, #1312]	; 164f0 <__printf_chk@plt+0x4e30>
   15fcc:	bl	28fdc <__printf_chk@plt+0x1791c>
   15fd0:	ldr	r1, [pc, #1308]	; 164f4 <__printf_chk@plt+0x4e34>
   15fd4:	ldr	r0, [pc, #1308]	; 164f8 <__printf_chk@plt+0x4e38>
   15fd8:	bl	28fdc <__printf_chk@plt+0x1791c>
   15fdc:	ldr	r1, [pc, #1304]	; 164fc <__printf_chk@plt+0x4e3c>
   15fe0:	ldr	r0, [pc, #1304]	; 16500 <__printf_chk@plt+0x4e40>
   15fe4:	bl	28fdc <__printf_chk@plt+0x1791c>
   15fe8:	ldr	r1, [pc, #1300]	; 16504 <__printf_chk@plt+0x4e44>
   15fec:	ldr	r0, [pc, #1300]	; 16508 <__printf_chk@plt+0x4e48>
   15ff0:	bl	28fdc <__printf_chk@plt+0x1791c>
   15ff4:	ldr	r1, [pc, #1296]	; 1650c <__printf_chk@plt+0x4e4c>
   15ff8:	ldr	r0, [pc, #1296]	; 16510 <__printf_chk@plt+0x4e50>
   15ffc:	bl	28fdc <__printf_chk@plt+0x1791c>
   16000:	ldr	r1, [pc, #1292]	; 16514 <__printf_chk@plt+0x4e54>
   16004:	ldr	r0, [pc, #1292]	; 16518 <__printf_chk@plt+0x4e58>
   16008:	bl	28fdc <__printf_chk@plt+0x1791c>
   1600c:	ldr	r1, [pc, #1288]	; 1651c <__printf_chk@plt+0x4e5c>
   16010:	ldr	r0, [pc, #1288]	; 16520 <__printf_chk@plt+0x4e60>
   16014:	bl	28fdc <__printf_chk@plt+0x1791c>
   16018:	ldr	r1, [pc, #1284]	; 16524 <__printf_chk@plt+0x4e64>
   1601c:	ldr	r0, [pc, #1284]	; 16528 <__printf_chk@plt+0x4e68>
   16020:	bl	28fdc <__printf_chk@plt+0x1791c>
   16024:	ldr	r1, [pc, #1280]	; 1652c <__printf_chk@plt+0x4e6c>
   16028:	ldr	r0, [pc, #1280]	; 16530 <__printf_chk@plt+0x4e70>
   1602c:	bl	28fdc <__printf_chk@plt+0x1791c>
   16030:	ldr	r1, [pc, #1276]	; 16534 <__printf_chk@plt+0x4e74>
   16034:	ldr	r0, [pc, #1276]	; 16538 <__printf_chk@plt+0x4e78>
   16038:	bl	28fdc <__printf_chk@plt+0x1791c>
   1603c:	ldr	r1, [pc, #1272]	; 1653c <__printf_chk@plt+0x4e7c>
   16040:	ldr	r0, [pc, #1272]	; 16540 <__printf_chk@plt+0x4e80>
   16044:	bl	28fdc <__printf_chk@plt+0x1791c>
   16048:	ldr	r1, [pc, #1268]	; 16544 <__printf_chk@plt+0x4e84>
   1604c:	ldr	r0, [pc, #1268]	; 16548 <__printf_chk@plt+0x4e88>
   16050:	bl	28fdc <__printf_chk@plt+0x1791c>
   16054:	ldr	r1, [pc, #1264]	; 1654c <__printf_chk@plt+0x4e8c>
   16058:	ldr	r0, [pc, #1264]	; 16550 <__printf_chk@plt+0x4e90>
   1605c:	bl	28fdc <__printf_chk@plt+0x1791c>
   16060:	ldr	r1, [pc, #1260]	; 16554 <__printf_chk@plt+0x4e94>
   16064:	ldr	r0, [pc, #1260]	; 16558 <__printf_chk@plt+0x4e98>
   16068:	bl	28fdc <__printf_chk@plt+0x1791c>
   1606c:	ldr	r1, [pc, #1256]	; 1655c <__printf_chk@plt+0x4e9c>
   16070:	ldr	r0, [pc, #1256]	; 16560 <__printf_chk@plt+0x4ea0>
   16074:	bl	28fdc <__printf_chk@plt+0x1791c>
   16078:	ldr	r1, [pc, #1252]	; 16564 <__printf_chk@plt+0x4ea4>
   1607c:	ldr	r0, [pc, #1252]	; 16568 <__printf_chk@plt+0x4ea8>
   16080:	bl	28fdc <__printf_chk@plt+0x1791c>
   16084:	ldr	r1, [pc, #1248]	; 1656c <__printf_chk@plt+0x4eac>
   16088:	ldr	r0, [pc, #1248]	; 16570 <__printf_chk@plt+0x4eb0>
   1608c:	bl	28fdc <__printf_chk@plt+0x1791c>
   16090:	ldr	r1, [pc, #1244]	; 16574 <__printf_chk@plt+0x4eb4>
   16094:	ldr	r0, [pc, #1244]	; 16578 <__printf_chk@plt+0x4eb8>
   16098:	bl	28fdc <__printf_chk@plt+0x1791c>
   1609c:	ldr	r1, [pc, #1240]	; 1657c <__printf_chk@plt+0x4ebc>
   160a0:	ldr	r0, [pc, #1240]	; 16580 <__printf_chk@plt+0x4ec0>
   160a4:	bl	28fdc <__printf_chk@plt+0x1791c>
   160a8:	ldr	r1, [pc, #1236]	; 16584 <__printf_chk@plt+0x4ec4>
   160ac:	ldr	r0, [pc, #1236]	; 16588 <__printf_chk@plt+0x4ec8>
   160b0:	bl	28fdc <__printf_chk@plt+0x1791c>
   160b4:	ldr	r1, [pc, #1232]	; 1658c <__printf_chk@plt+0x4ecc>
   160b8:	ldr	r0, [pc, #1232]	; 16590 <__printf_chk@plt+0x4ed0>
   160bc:	bl	28fdc <__printf_chk@plt+0x1791c>
   160c0:	ldr	r1, [pc, #1228]	; 16594 <__printf_chk@plt+0x4ed4>
   160c4:	mov	r2, #0
   160c8:	mov	r0, sp
   160cc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   160d0:	mov	r0, #12
   160d4:	bl	5130c <_Znwj@@Base>
   160d8:	ldr	r1, [pc, #1208]	; 16598 <__printf_chk@plt+0x4ed8>
   160dc:	mov	r4, r0
   160e0:	bl	28e6c <__printf_chk@plt+0x177ac>
   160e4:	mov	r2, r4
   160e8:	ldr	r1, [sp]
   160ec:	ldr	r0, [pc, #1192]	; 1659c <__printf_chk@plt+0x4edc>
   160f0:	bl	1379c <__printf_chk@plt+0x20dc>
   160f4:	mov	r2, #0
   160f8:	ldr	r1, [pc, #1184]	; 165a0 <__printf_chk@plt+0x4ee0>
   160fc:	mov	r0, sp
   16100:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16104:	mov	r0, #8
   16108:	bl	5130c <_Znwj@@Base>
   1610c:	mov	r4, r0
   16110:	bl	13744 <__printf_chk@plt+0x2084>
   16114:	ldr	r3, [pc, #1160]	; 165a4 <__printf_chk@plt+0x4ee4>
   16118:	mov	r2, r4
   1611c:	str	r3, [r4]
   16120:	ldr	r1, [sp]
   16124:	ldr	r0, [pc, #1136]	; 1659c <__printf_chk@plt+0x4edc>
   16128:	bl	1379c <__printf_chk@plt+0x20dc>
   1612c:	mov	r2, #0
   16130:	ldr	r1, [pc, #1136]	; 165a8 <__printf_chk@plt+0x4ee8>
   16134:	mov	r0, sp
   16138:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1613c:	mov	r0, #8
   16140:	bl	5130c <_Znwj@@Base>
   16144:	mov	r4, r0
   16148:	bl	13744 <__printf_chk@plt+0x2084>
   1614c:	ldr	r3, [pc, #1112]	; 165ac <__printf_chk@plt+0x4eec>
   16150:	mov	r2, r4
   16154:	str	r3, [r4]
   16158:	ldr	r1, [sp]
   1615c:	ldr	r0, [pc, #1080]	; 1659c <__printf_chk@plt+0x4edc>
   16160:	bl	1379c <__printf_chk@plt+0x20dc>
   16164:	mov	r2, #0
   16168:	ldr	r1, [pc, #1088]	; 165b0 <__printf_chk@plt+0x4ef0>
   1616c:	mov	r0, sp
   16170:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16174:	mov	r0, #12
   16178:	bl	5130c <_Znwj@@Base>
   1617c:	mov	r4, r0
   16180:	bl	13744 <__printf_chk@plt+0x2084>
   16184:	ldr	r3, [pc, #1064]	; 165b4 <__printf_chk@plt+0x4ef4>
   16188:	ldr	r6, [pc, #1064]	; 165b8 <__printf_chk@plt+0x4ef8>
   1618c:	str	r3, [r4, #8]
   16190:	mov	r2, r4
   16194:	ldr	r1, [sp]
   16198:	str	r6, [r4]
   1619c:	ldr	r0, [pc, #1016]	; 1659c <__printf_chk@plt+0x4edc>
   161a0:	bl	1379c <__printf_chk@plt+0x20dc>
   161a4:	mov	r2, #0
   161a8:	ldr	r1, [pc, #1036]	; 165bc <__printf_chk@plt+0x4efc>
   161ac:	mov	r0, sp
   161b0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   161b4:	mov	r0, #8
   161b8:	bl	5130c <_Znwj@@Base>
   161bc:	mov	r4, r0
   161c0:	bl	13744 <__printf_chk@plt+0x2084>
   161c4:	add	r3, r6, #192	; 0xc0
   161c8:	str	r3, [r4]
   161cc:	mov	r2, r4
   161d0:	ldr	r1, [sp]
   161d4:	ldr	r0, [pc, #960]	; 1659c <__printf_chk@plt+0x4edc>
   161d8:	bl	1379c <__printf_chk@plt+0x20dc>
   161dc:	mov	r2, #0
   161e0:	ldr	r1, [pc, #984]	; 165c0 <__printf_chk@plt+0x4f00>
   161e4:	mov	r0, sp
   161e8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   161ec:	mov	r0, #8
   161f0:	bl	5130c <_Znwj@@Base>
   161f4:	mov	r4, r0
   161f8:	bl	13744 <__printf_chk@plt+0x2084>
   161fc:	add	r3, r6, #240	; 0xf0
   16200:	str	r3, [r4]
   16204:	mov	r2, r4
   16208:	ldr	r1, [sp]
   1620c:	ldr	r0, [pc, #904]	; 1659c <__printf_chk@plt+0x4edc>
   16210:	bl	1379c <__printf_chk@plt+0x20dc>
   16214:	mov	r2, #0
   16218:	ldr	r1, [pc, #932]	; 165c4 <__printf_chk@plt+0x4f04>
   1621c:	mov	r0, sp
   16220:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16224:	mov	r0, #8
   16228:	bl	5130c <_Znwj@@Base>
   1622c:	mov	r4, r0
   16230:	bl	13744 <__printf_chk@plt+0x2084>
   16234:	add	r3, r6, #288	; 0x120
   16238:	str	r3, [r4]
   1623c:	mov	r2, r4
   16240:	ldr	r1, [sp]
   16244:	ldr	r0, [pc, #848]	; 1659c <__printf_chk@plt+0x4edc>
   16248:	bl	1379c <__printf_chk@plt+0x20dc>
   1624c:	mov	r2, #0
   16250:	ldr	r1, [pc, #880]	; 165c8 <__printf_chk@plt+0x4f08>
   16254:	mov	r0, sp
   16258:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1625c:	mov	r0, #8
   16260:	bl	5130c <_Znwj@@Base>
   16264:	mov	r4, r0
   16268:	bl	13744 <__printf_chk@plt+0x2084>
   1626c:	add	r3, r6, #336	; 0x150
   16270:	str	r3, [r4]
   16274:	mov	r2, r4
   16278:	ldr	r1, [sp]
   1627c:	ldr	r0, [pc, #792]	; 1659c <__printf_chk@plt+0x4edc>
   16280:	bl	1379c <__printf_chk@plt+0x20dc>
   16284:	mov	r2, #0
   16288:	ldr	r1, [pc, #828]	; 165cc <__printf_chk@plt+0x4f0c>
   1628c:	mov	r0, sp
   16290:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16294:	mov	r0, #8
   16298:	bl	5130c <_Znwj@@Base>
   1629c:	mov	r4, r0
   162a0:	bl	13744 <__printf_chk@plt+0x2084>
   162a4:	add	r3, r6, #384	; 0x180
   162a8:	str	r3, [r4]
   162ac:	mov	r2, r4
   162b0:	ldr	r1, [sp]
   162b4:	ldr	r0, [pc, #736]	; 1659c <__printf_chk@plt+0x4edc>
   162b8:	bl	1379c <__printf_chk@plt+0x20dc>
   162bc:	mov	r2, #0
   162c0:	ldr	r1, [pc, #776]	; 165d0 <__printf_chk@plt+0x4f10>
   162c4:	mov	r0, sp
   162c8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   162cc:	mov	r0, #8
   162d0:	bl	5130c <_Znwj@@Base>
   162d4:	mov	r4, r0
   162d8:	bl	13744 <__printf_chk@plt+0x2084>
   162dc:	add	r3, r6, #432	; 0x1b0
   162e0:	str	r3, [r4]
   162e4:	mov	r2, r4
   162e8:	ldr	r1, [sp]
   162ec:	ldr	r0, [pc, #680]	; 1659c <__printf_chk@plt+0x4edc>
   162f0:	bl	1379c <__printf_chk@plt+0x20dc>
   162f4:	mov	r2, #0
   162f8:	ldr	r1, [pc, #724]	; 165d4 <__printf_chk@plt+0x4f14>
   162fc:	mov	r0, sp
   16300:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16304:	mov	r0, #12
   16308:	bl	5130c <_Znwj@@Base>
   1630c:	mov	r4, r0
   16310:	bl	13744 <__printf_chk@plt+0x2084>
   16314:	ldr	r3, [pc, #700]	; 165d8 <__printf_chk@plt+0x4f18>
   16318:	mov	r2, r4
   1631c:	str	r3, [r4, #8]
   16320:	str	r6, [r4]
   16324:	ldr	r1, [sp]
   16328:	ldr	r0, [pc, #620]	; 1659c <__printf_chk@plt+0x4edc>
   1632c:	bl	1379c <__printf_chk@plt+0x20dc>
   16330:	ldr	r1, [pc, #676]	; 165dc <__printf_chk@plt+0x4f1c>
   16334:	mov	r2, #0
   16338:	mov	r0, sp
   1633c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16340:	mov	r0, #12
   16344:	bl	5130c <_Znwj@@Base>
   16348:	ldr	r1, [pc, #656]	; 165e0 <__printf_chk@plt+0x4f20>
   1634c:	mov	r4, r0
   16350:	bl	28e6c <__printf_chk@plt+0x177ac>
   16354:	mov	r2, r4
   16358:	ldr	r1, [sp]
   1635c:	ldr	r0, [pc, #568]	; 1659c <__printf_chk@plt+0x4edc>
   16360:	bl	1379c <__printf_chk@plt+0x20dc>
   16364:	mov	r2, #0
   16368:	ldr	r1, [pc, #628]	; 165e4 <__printf_chk@plt+0x4f24>
   1636c:	mov	r0, sp
   16370:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16374:	mov	r0, #8
   16378:	bl	5130c <_Znwj@@Base>
   1637c:	mov	r4, r0
   16380:	bl	13744 <__printf_chk@plt+0x2084>
   16384:	add	r3, r6, #480	; 0x1e0
   16388:	str	r3, [r4]
   1638c:	mov	r2, r4
   16390:	ldr	r1, [sp]
   16394:	ldr	r0, [pc, #512]	; 1659c <__printf_chk@plt+0x4edc>
   16398:	bl	1379c <__printf_chk@plt+0x20dc>
   1639c:	ldr	r1, [pc, #580]	; 165e8 <__printf_chk@plt+0x4f28>
   163a0:	mov	r2, #0
   163a4:	mov	r0, sp
   163a8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   163ac:	mov	r0, #24
   163b0:	bl	5130c <_Znwj@@Base>
   163b4:	ldr	r1, [pc, #560]	; 165ec <__printf_chk@plt+0x4f2c>
   163b8:	mov	r4, r0
   163bc:	bl	4b42c <__printf_chk@plt+0x39d6c>
   163c0:	mov	r2, r4
   163c4:	ldr	r1, [sp]
   163c8:	ldr	r0, [pc, #460]	; 1659c <__printf_chk@plt+0x4edc>
   163cc:	bl	1379c <__printf_chk@plt+0x20dc>
   163d0:	ldr	r1, [pc, #536]	; 165f0 <__printf_chk@plt+0x4f30>
   163d4:	mov	r2, #0
   163d8:	mov	r0, sp
   163dc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   163e0:	mov	r0, #24
   163e4:	bl	5130c <_Znwj@@Base>
   163e8:	ldr	r1, [pc, #516]	; 165f4 <__printf_chk@plt+0x4f34>
   163ec:	mov	r4, r0
   163f0:	bl	4b42c <__printf_chk@plt+0x39d6c>
   163f4:	mov	r2, r4
   163f8:	ldr	r1, [sp]
   163fc:	ldr	r0, [pc, #408]	; 1659c <__printf_chk@plt+0x4edc>
   16400:	bl	1379c <__printf_chk@plt+0x20dc>
   16404:	ldr	r1, [pc, #492]	; 165f8 <__printf_chk@plt+0x4f38>
   16408:	mov	r2, #0
   1640c:	mov	r0, sp
   16410:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16414:	mov	r0, #24
   16418:	bl	5130c <_Znwj@@Base>
   1641c:	ldr	r1, [pc, #472]	; 165fc <__printf_chk@plt+0x4f3c>
   16420:	mov	r4, r0
   16424:	bl	4b42c <__printf_chk@plt+0x39d6c>
   16428:	add	r3, r6, #48	; 0x30
   1642c:	str	r3, [r4]
   16430:	mov	r2, r4
   16434:	ldr	r1, [sp]
   16438:	ldr	r0, [pc, #348]	; 1659c <__printf_chk@plt+0x4edc>
   1643c:	bl	1379c <__printf_chk@plt+0x20dc>
   16440:	mov	r2, #0
   16444:	ldr	r1, [pc, #436]	; 16600 <__printf_chk@plt+0x4f40>
   16448:	mov	r0, sp
   1644c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   16450:	mov	r0, #20
   16454:	bl	5130c <_Znwj@@Base>
   16458:	mov	r4, r0
   1645c:	bl	4b3c0 <__printf_chk@plt+0x39d00>
   16460:	sub	r3, r6, #48	; 0x30
   16464:	mov	r2, r4
   16468:	str	r3, [r4]
   1646c:	ldr	r1, [sp]
   16470:	ldr	r0, [pc, #292]	; 1659c <__printf_chk@plt+0x4edc>
   16474:	bl	1379c <__printf_chk@plt+0x20dc>
   16478:	ldr	r2, [sp, #4]
   1647c:	ldr	r3, [r5]
   16480:	cmp	r2, r3
   16484:	bne	16490 <__printf_chk@plt+0x4dd0>
   16488:	add	sp, sp, #8
   1648c:	pop	{r4, r5, r6, pc}
   16490:	bl	1148c <__stack_chk_fail@plt>
   16494:	mov	r0, r4
   16498:	bl	5135c <_ZdlPv@@Base>
   1649c:	bl	11498 <__cxa_end_cleanup@plt>
   164a0:	b	16494 <__printf_chk@plt+0x4dd4>
   164a4:	b	16494 <__printf_chk@plt+0x4dd4>
   164a8:	b	16494 <__printf_chk@plt+0x4dd4>
   164ac:	b	16494 <__printf_chk@plt+0x4dd4>
   164b0:	b	16494 <__printf_chk@plt+0x4dd4>
   164b4:	b	16494 <__printf_chk@plt+0x4dd4>
   164b8:	b	16494 <__printf_chk@plt+0x4dd4>
   164bc:	b	16494 <__printf_chk@plt+0x4dd4>
   164c0:	b	16494 <__printf_chk@plt+0x4dd4>
   164c4:	b	16494 <__printf_chk@plt+0x4dd4>
   164c8:	b	16494 <__printf_chk@plt+0x4dd4>
   164cc:	b	16494 <__printf_chk@plt+0x4dd4>
   164d0:	b	16494 <__printf_chk@plt+0x4dd4>
   164d4:	b	16494 <__printf_chk@plt+0x4dd4>
   164d8:	b	16494 <__printf_chk@plt+0x4dd4>
   164dc:	b	16494 <__printf_chk@plt+0x4dd4>
   164e0:	andeq	ip, r7, r0, lsl sp
   164e4:	andeq	r4, r1, r8, ror lr
   164e8:	andeq	r5, r5, r0, lsl #26
   164ec:	andeq	r4, r1, r4, lsl #29
   164f0:	andeq	r5, r5, r4, lsl #26
   164f4:	muleq	r1, ip, fp
   164f8:	andeq	r5, r5, ip, lsl #26
   164fc:	andeq	r4, r1, r8, ror r2
   16500:	andeq	r5, r5, r0, lsl sp
   16504:	andeq	r4, r1, ip, ror #28
   16508:	andeq	r5, r5, r4, lsl sp
   1650c:	andeq	r4, r1, r0, ror #28
   16510:	andeq	r5, r5, r8, lsl sp
   16514:	andeq	r4, r1, r0, lsl r1
   16518:	andeq	r5, r5, ip, lsl sp
   1651c:	andeq	r4, r1, r0, asr #11
   16520:	andeq	r5, r5, r0, lsr #26
   16524:	andeq	r4, r1, r4, ror r7
   16528:	andeq	r5, r5, r4, lsr #26
   1652c:	andeq	r4, r1, r4, lsr fp
   16530:	andeq	r6, r5, r0, lsr #31
   16534:	ldrdeq	r3, [r1], -r0
   16538:	andeq	r5, r5, r8, lsr #26
   1653c:	andeq	r4, r1, ip, lsl r4
   16540:	andeq	r5, r5, ip, lsr #26
   16544:	andeq	r4, r1, r8, rrx
   16548:	andeq	r5, r5, r0, lsr sp
   1654c:	andeq	r4, r1, r8, ror r3
   16550:	andeq	r5, r5, r4, lsr sp
   16554:	andeq	r3, r1, ip, asr #31
   16558:	andeq	r9, r5, r8, lsl r8
   1655c:	andeq	r5, r1, r8, asr #6
   16560:	andeq	r5, r5, r8, lsr sp
   16564:	andeq	r3, r1, r8, ror #21
   16568:	andeq	r5, r5, ip, lsr sp
   1656c:	andeq	r4, r1, r0, lsr #9
   16570:	andeq	r5, r5, r0, asr #26
   16574:	andeq	r4, r1, r0, asr r6
   16578:	strdeq	r9, [r5], -r4
   1657c:			; <UNDEFINED> instruction: 0x000141bc
   16580:	andeq	r5, r5, r4, asr #26
   16584:	ldrdeq	r4, [r1], -ip
   16588:	andeq	r5, r5, r8, asr #26
   1658c:	andeq	r5, r1, r4, asr r1
   16590:	andeq	r5, r5, ip, asr #26
   16594:	andeq	r5, r5, r0, asr sp
   16598:	andeq	r2, r8, r4, asr #23
   1659c:	andeq	r5, r8, r8, asr #20
   165a0:	andeq	r5, r5, r4, asr sp
   165a4:	andeq	r5, r5, r8, ror #11
   165a8:	andeq	r5, r5, r8, asr sp
   165ac:	andeq	r5, r5, r8, lsl r6
   165b0:	andeq	r5, r5, ip, asr sp
   165b4:	ldrdeq	r2, [r8], -r8
   165b8:	andeq	r5, r5, r8, lsl #11
   165bc:	andeq	r5, r5, r0, ror #26
   165c0:	andeq	r5, r5, r4, ror #26
   165c4:	andeq	r5, r5, r8, ror #26
   165c8:	andeq	r5, r5, ip, ror #26
   165cc:	andeq	r5, r5, r0, ror sp
   165d0:	andeq	r5, r5, r4, ror sp
   165d4:	andeq	r5, r5, r8, ror sp
   165d8:	andeq	r2, r8, r8, asr #23
   165dc:	andeq	r5, r5, r0, lsl #27
   165e0:	andeq	sp, r7, r8
   165e4:	andeq	r5, r5, r8, lsl #27
   165e8:	andeq	r5, r5, ip, lsl #27
   165ec:	andeq	r2, r8, ip, asr #23
   165f0:	muleq	r5, r0, sp
   165f4:	ldrdeq	r2, [r8], -r0
   165f8:	muleq	r5, r4, sp
   165fc:	andeq	sp, r7, ip
   16600:	muleq	r5, r8, sp
   16604:	mov	r0, #1
   16608:	bx	lr
   1660c:	mov	r0, #0
   16610:	bx	lr
   16614:	ldr	r3, [pc, #20]	; 16630 <__printf_chk@plt+0x4f70>
   16618:	push	{r4, lr}
   1661c:	mov	r4, r0
   16620:	str	r3, [r0], #72	; 0x48
   16624:	bl	38e2c <__printf_chk@plt+0x2776c>
   16628:	mov	r0, r4
   1662c:	pop	{r4, pc}
   16630:			; <UNDEFINED> instruction: 0x000554bc
   16634:	ldr	r3, [pc, #40]	; 16664 <__printf_chk@plt+0x4fa4>
   16638:	push	{r4, lr}
   1663c:	mov	r4, r0
   16640:	str	r3, [r0], #72	; 0x48
   16644:	bl	38e2c <__printf_chk@plt+0x2776c>
   16648:	mov	r0, r4
   1664c:	bl	5135c <_ZdlPv@@Base>
   16650:	mov	r0, r4
   16654:	pop	{r4, pc}
   16658:	mov	r0, r4
   1665c:	bl	5135c <_ZdlPv@@Base>
   16660:	bl	11498 <__cxa_end_cleanup@plt>
   16664:			; <UNDEFINED> instruction: 0x000554bc
   16668:	ldr	r3, [pc, #20]	; 16684 <__printf_chk@plt+0x4fc4>
   1666c:	push	{r4, lr}
   16670:	mov	r4, r0
   16674:	str	r3, [r0]
   16678:	bl	132b0 <__printf_chk@plt+0x1bf0>
   1667c:	mov	r0, r4
   16680:	pop	{r4, pc}
   16684:	andeq	ip, r5, r8, lsr r2
   16688:	ldr	r3, [pc, #40]	; 166b8 <__printf_chk@plt+0x4ff8>
   1668c:	push	{r4, lr}
   16690:	mov	r4, r0
   16694:	str	r3, [r0]
   16698:	bl	132b0 <__printf_chk@plt+0x1bf0>
   1669c:	mov	r0, r4
   166a0:	bl	5135c <_ZdlPv@@Base>
   166a4:	mov	r0, r4
   166a8:	pop	{r4, pc}
   166ac:	mov	r0, r4
   166b0:	bl	5135c <_ZdlPv@@Base>
   166b4:	bl	11498 <__cxa_end_cleanup@plt>
   166b8:	andeq	ip, r5, r8, lsr r2
   166bc:	ldr	r3, [pc, #20]	; 166d8 <__printf_chk@plt+0x5018>
   166c0:	push	{r4, lr}
   166c4:	mov	r4, r0
   166c8:	str	r3, [r0]
   166cc:	bl	132b0 <__printf_chk@plt+0x1bf0>
   166d0:	mov	r0, r4
   166d4:	pop	{r4, pc}
   166d8:	andeq	ip, r5, r8, lsr r2
   166dc:	ldr	r3, [pc, #40]	; 1670c <__printf_chk@plt+0x504c>
   166e0:	push	{r4, lr}
   166e4:	mov	r4, r0
   166e8:	str	r3, [r0]
   166ec:	bl	132b0 <__printf_chk@plt+0x1bf0>
   166f0:	mov	r0, r4
   166f4:	bl	5135c <_ZdlPv@@Base>
   166f8:	mov	r0, r4
   166fc:	pop	{r4, pc}
   16700:	mov	r0, r4
   16704:	bl	5135c <_ZdlPv@@Base>
   16708:	bl	11498 <__cxa_end_cleanup@plt>
   1670c:	andeq	ip, r5, r8, lsr r2
   16710:	ldr	r3, [pc, #20]	; 1672c <__printf_chk@plt+0x506c>
   16714:	push	{r4, lr}
   16718:	mov	r4, r0
   1671c:	str	r3, [r0]
   16720:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16724:	mov	r0, r4
   16728:	pop	{r4, pc}
   1672c:	andeq	ip, r5, r8, lsr r2
   16730:	ldr	r3, [pc, #40]	; 16760 <__printf_chk@plt+0x50a0>
   16734:	push	{r4, lr}
   16738:	mov	r4, r0
   1673c:	str	r3, [r0]
   16740:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16744:	mov	r0, r4
   16748:	bl	5135c <_ZdlPv@@Base>
   1674c:	mov	r0, r4
   16750:	pop	{r4, pc}
   16754:	mov	r0, r4
   16758:	bl	5135c <_ZdlPv@@Base>
   1675c:	bl	11498 <__cxa_end_cleanup@plt>
   16760:	andeq	ip, r5, r8, lsr r2
   16764:	ldr	r3, [pc, #20]	; 16780 <__printf_chk@plt+0x50c0>
   16768:	push	{r4, lr}
   1676c:	mov	r4, r0
   16770:	str	r3, [r0]
   16774:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16778:	mov	r0, r4
   1677c:	pop	{r4, pc}
   16780:	andeq	ip, r5, r8, lsr r2
   16784:	ldr	r3, [pc, #40]	; 167b4 <__printf_chk@plt+0x50f4>
   16788:	push	{r4, lr}
   1678c:	mov	r4, r0
   16790:	str	r3, [r0]
   16794:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16798:	mov	r0, r4
   1679c:	bl	5135c <_ZdlPv@@Base>
   167a0:	mov	r0, r4
   167a4:	pop	{r4, pc}
   167a8:	mov	r0, r4
   167ac:	bl	5135c <_ZdlPv@@Base>
   167b0:	bl	11498 <__cxa_end_cleanup@plt>
   167b4:	andeq	ip, r5, r8, lsr r2
   167b8:	ldr	r3, [pc, #20]	; 167d4 <__printf_chk@plt+0x5114>
   167bc:	push	{r4, lr}
   167c0:	mov	r4, r0
   167c4:	str	r3, [r0]
   167c8:	bl	132b0 <__printf_chk@plt+0x1bf0>
   167cc:	mov	r0, r4
   167d0:	pop	{r4, pc}
   167d4:	andeq	ip, r5, r8, lsr r2
   167d8:	ldr	r3, [pc, #40]	; 16808 <__printf_chk@plt+0x5148>
   167dc:	push	{r4, lr}
   167e0:	mov	r4, r0
   167e4:	str	r3, [r0]
   167e8:	bl	132b0 <__printf_chk@plt+0x1bf0>
   167ec:	mov	r0, r4
   167f0:	bl	5135c <_ZdlPv@@Base>
   167f4:	mov	r0, r4
   167f8:	pop	{r4, pc}
   167fc:	mov	r0, r4
   16800:	bl	5135c <_ZdlPv@@Base>
   16804:	bl	11498 <__cxa_end_cleanup@plt>
   16808:	andeq	ip, r5, r8, lsr r2
   1680c:	ldr	r3, [pc, #20]	; 16828 <__printf_chk@plt+0x5168>
   16810:	push	{r4, lr}
   16814:	mov	r4, r0
   16818:	str	r3, [r0]
   1681c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16820:	mov	r0, r4
   16824:	pop	{r4, pc}
   16828:	andeq	ip, r5, r8, lsr r2
   1682c:	ldr	r3, [pc, #40]	; 1685c <__printf_chk@plt+0x519c>
   16830:	push	{r4, lr}
   16834:	mov	r4, r0
   16838:	str	r3, [r0]
   1683c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16840:	mov	r0, r4
   16844:	bl	5135c <_ZdlPv@@Base>
   16848:	mov	r0, r4
   1684c:	pop	{r4, pc}
   16850:	mov	r0, r4
   16854:	bl	5135c <_ZdlPv@@Base>
   16858:	bl	11498 <__cxa_end_cleanup@plt>
   1685c:	andeq	ip, r5, r8, lsr r2
   16860:	ldr	r3, [pc, #20]	; 1687c <__printf_chk@plt+0x51bc>
   16864:	push	{r4, lr}
   16868:	mov	r4, r0
   1686c:	str	r3, [r0]
   16870:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16874:	mov	r0, r4
   16878:	pop	{r4, pc}
   1687c:	andeq	ip, r5, r8, lsr r2
   16880:	ldr	r3, [pc, #40]	; 168b0 <__printf_chk@plt+0x51f0>
   16884:	push	{r4, lr}
   16888:	mov	r4, r0
   1688c:	str	r3, [r0]
   16890:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16894:	mov	r0, r4
   16898:	bl	5135c <_ZdlPv@@Base>
   1689c:	mov	r0, r4
   168a0:	pop	{r4, pc}
   168a4:	mov	r0, r4
   168a8:	bl	5135c <_ZdlPv@@Base>
   168ac:	bl	11498 <__cxa_end_cleanup@plt>
   168b0:	andeq	ip, r5, r8, lsr r2
   168b4:	ldr	r3, [pc, #20]	; 168d0 <__printf_chk@plt+0x5210>
   168b8:	push	{r4, lr}
   168bc:	mov	r4, r0
   168c0:	str	r3, [r0]
   168c4:	bl	132b0 <__printf_chk@plt+0x1bf0>
   168c8:	mov	r0, r4
   168cc:	pop	{r4, pc}
   168d0:	andeq	ip, r5, r8, lsr r2
   168d4:	ldr	r3, [pc, #40]	; 16904 <__printf_chk@plt+0x5244>
   168d8:	push	{r4, lr}
   168dc:	mov	r4, r0
   168e0:	str	r3, [r0]
   168e4:	bl	132b0 <__printf_chk@plt+0x1bf0>
   168e8:	mov	r0, r4
   168ec:	bl	5135c <_ZdlPv@@Base>
   168f0:	mov	r0, r4
   168f4:	pop	{r4, pc}
   168f8:	mov	r0, r4
   168fc:	bl	5135c <_ZdlPv@@Base>
   16900:	bl	11498 <__cxa_end_cleanup@plt>
   16904:	andeq	ip, r5, r8, lsr r2
   16908:	ldr	r3, [pc, #20]	; 16924 <__printf_chk@plt+0x5264>
   1690c:	push	{r4, lr}
   16910:	mov	r4, r0
   16914:	str	r3, [r0]
   16918:	bl	132b0 <__printf_chk@plt+0x1bf0>
   1691c:	mov	r0, r4
   16920:	pop	{r4, pc}
   16924:	andeq	ip, r5, r8, lsr r2
   16928:	ldr	r3, [pc, #40]	; 16958 <__printf_chk@plt+0x5298>
   1692c:	push	{r4, lr}
   16930:	mov	r4, r0
   16934:	str	r3, [r0]
   16938:	bl	132b0 <__printf_chk@plt+0x1bf0>
   1693c:	mov	r0, r4
   16940:	bl	5135c <_ZdlPv@@Base>
   16944:	mov	r0, r4
   16948:	pop	{r4, pc}
   1694c:	mov	r0, r4
   16950:	bl	5135c <_ZdlPv@@Base>
   16954:	bl	11498 <__cxa_end_cleanup@plt>
   16958:	andeq	ip, r5, r8, lsr r2
   1695c:	ldr	r3, [pc, #20]	; 16978 <__printf_chk@plt+0x52b8>
   16960:	push	{r4, lr}
   16964:	mov	r4, r0
   16968:	str	r3, [r0]
   1696c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16970:	mov	r0, r4
   16974:	pop	{r4, pc}
   16978:	andeq	ip, r5, r8, lsr r2
   1697c:	ldr	r3, [pc, #40]	; 169ac <__printf_chk@plt+0x52ec>
   16980:	push	{r4, lr}
   16984:	mov	r4, r0
   16988:	str	r3, [r0]
   1698c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16990:	mov	r0, r4
   16994:	bl	5135c <_ZdlPv@@Base>
   16998:	mov	r0, r4
   1699c:	pop	{r4, pc}
   169a0:	mov	r0, r4
   169a4:	bl	5135c <_ZdlPv@@Base>
   169a8:	bl	11498 <__cxa_end_cleanup@plt>
   169ac:	andeq	ip, r5, r8, lsr r2
   169b0:	ldr	r3, [pc, #20]	; 169cc <__printf_chk@plt+0x530c>
   169b4:	push	{r4, lr}
   169b8:	mov	r4, r0
   169bc:	str	r3, [r0]
   169c0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   169c4:	mov	r0, r4
   169c8:	pop	{r4, pc}
   169cc:	andeq	ip, r5, r8, lsr r2
   169d0:	ldr	r3, [pc, #40]	; 16a00 <__printf_chk@plt+0x5340>
   169d4:	push	{r4, lr}
   169d8:	mov	r4, r0
   169dc:	str	r3, [r0]
   169e0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   169e4:	mov	r0, r4
   169e8:	bl	5135c <_ZdlPv@@Base>
   169ec:	mov	r0, r4
   169f0:	pop	{r4, pc}
   169f4:	mov	r0, r4
   169f8:	bl	5135c <_ZdlPv@@Base>
   169fc:	bl	11498 <__cxa_end_cleanup@plt>
   16a00:	andeq	ip, r5, r8, lsr r2
   16a04:	ldr	r3, [pc, #20]	; 16a20 <__printf_chk@plt+0x5360>
   16a08:	push	{r4, lr}
   16a0c:	mov	r4, r0
   16a10:	str	r3, [r0]
   16a14:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16a18:	mov	r0, r4
   16a1c:	pop	{r4, pc}
   16a20:	andeq	ip, r5, r8, lsr r2
   16a24:	ldr	r3, [pc, #40]	; 16a54 <__printf_chk@plt+0x5394>
   16a28:	push	{r4, lr}
   16a2c:	mov	r4, r0
   16a30:	str	r3, [r0]
   16a34:	bl	132b0 <__printf_chk@plt+0x1bf0>
   16a38:	mov	r0, r4
   16a3c:	bl	5135c <_ZdlPv@@Base>
   16a40:	mov	r0, r4
   16a44:	pop	{r4, pc}
   16a48:	mov	r0, r4
   16a4c:	bl	5135c <_ZdlPv@@Base>
   16a50:	bl	11498 <__cxa_end_cleanup@plt>
   16a54:	andeq	ip, r5, r8, lsr r2
   16a58:	push	{r4, r5, r6, lr}
   16a5c:	mov	r4, r0
   16a60:	ldr	r5, [r0, #12]
   16a64:	ldr	r3, [pc, #76]	; 16ab8 <__printf_chk@plt+0x53f8>
   16a68:	cmp	r5, #0
   16a6c:	str	r3, [r0]
   16a70:	beq	16a84 <__printf_chk@plt+0x53c4>
   16a74:	mov	r0, r5
   16a78:	bl	37b78 <__printf_chk@plt+0x264b8>
   16a7c:	mov	r0, r5
   16a80:	bl	5135c <_ZdlPv@@Base>
   16a84:	ldr	r5, [r4, #16]
   16a88:	cmp	r5, #0
   16a8c:	beq	16aa0 <__printf_chk@plt+0x53e0>
   16a90:	mov	r0, r5
   16a94:	bl	37b78 <__printf_chk@plt+0x264b8>
   16a98:	mov	r0, r5
   16a9c:	bl	5135c <_ZdlPv@@Base>
   16aa0:	mov	r0, r4
   16aa4:	pop	{r4, r5, r6, pc}
   16aa8:	mov	r0, r5
   16aac:	bl	5135c <_ZdlPv@@Base>
   16ab0:	bl	11498 <__cxa_end_cleanup@plt>
   16ab4:	b	16aa8 <__printf_chk@plt+0x53e8>
   16ab8:	andeq	r9, r5, r8, lsr sp
   16abc:	push	{r4, r5, r6, lr}
   16ac0:	mov	r4, r0
   16ac4:	ldr	r5, [r0, #12]
   16ac8:	ldr	r3, [pc, #76]	; 16b1c <__printf_chk@plt+0x545c>
   16acc:	cmp	r5, #0
   16ad0:	str	r3, [r0]
   16ad4:	beq	16ae8 <__printf_chk@plt+0x5428>
   16ad8:	mov	r0, r5
   16adc:	bl	37b78 <__printf_chk@plt+0x264b8>
   16ae0:	mov	r0, r5
   16ae4:	bl	5135c <_ZdlPv@@Base>
   16ae8:	ldr	r5, [r4, #16]
   16aec:	cmp	r5, #0
   16af0:	beq	16b04 <__printf_chk@plt+0x5444>
   16af4:	mov	r0, r5
   16af8:	bl	37b78 <__printf_chk@plt+0x264b8>
   16afc:	mov	r0, r5
   16b00:	bl	5135c <_ZdlPv@@Base>
   16b04:	mov	r0, r4
   16b08:	pop	{r4, r5, r6, pc}
   16b0c:	mov	r0, r5
   16b10:	bl	5135c <_ZdlPv@@Base>
   16b14:	bl	11498 <__cxa_end_cleanup@plt>
   16b18:	b	16b0c <__printf_chk@plt+0x544c>
   16b1c:	andeq	r9, r5, r8, lsr sp
   16b20:	push	{r4, r5, r6, lr}
   16b24:	mov	r4, r0
   16b28:	ldr	r5, [r0, #12]
   16b2c:	ldr	r3, [pc, #92]	; 16b90 <__printf_chk@plt+0x54d0>
   16b30:	cmp	r5, #0
   16b34:	str	r3, [r0]
   16b38:	beq	16b4c <__printf_chk@plt+0x548c>
   16b3c:	mov	r0, r5
   16b40:	bl	37b78 <__printf_chk@plt+0x264b8>
   16b44:	mov	r0, r5
   16b48:	bl	5135c <_ZdlPv@@Base>
   16b4c:	ldr	r5, [r4, #16]
   16b50:	cmp	r5, #0
   16b54:	beq	16b68 <__printf_chk@plt+0x54a8>
   16b58:	mov	r0, r5
   16b5c:	bl	37b78 <__printf_chk@plt+0x264b8>
   16b60:	mov	r0, r5
   16b64:	bl	5135c <_ZdlPv@@Base>
   16b68:	mov	r0, r4
   16b6c:	bl	5135c <_ZdlPv@@Base>
   16b70:	mov	r0, r4
   16b74:	pop	{r4, r5, r6, pc}
   16b78:	mov	r0, r5
   16b7c:	bl	5135c <_ZdlPv@@Base>
   16b80:	mov	r0, r4
   16b84:	bl	5135c <_ZdlPv@@Base>
   16b88:	bl	11498 <__cxa_end_cleanup@plt>
   16b8c:	b	16b78 <__printf_chk@plt+0x54b8>
   16b90:	andeq	r9, r5, r8, lsr sp
   16b94:	push	{r4, r5, r6, lr}
   16b98:	mov	r4, r0
   16b9c:	ldr	r5, [r0, #12]
   16ba0:	ldr	r3, [pc, #92]	; 16c04 <__printf_chk@plt+0x5544>
   16ba4:	cmp	r5, #0
   16ba8:	str	r3, [r0]
   16bac:	beq	16bc0 <__printf_chk@plt+0x5500>
   16bb0:	mov	r0, r5
   16bb4:	bl	37b78 <__printf_chk@plt+0x264b8>
   16bb8:	mov	r0, r5
   16bbc:	bl	5135c <_ZdlPv@@Base>
   16bc0:	ldr	r5, [r4, #16]
   16bc4:	cmp	r5, #0
   16bc8:	beq	16bdc <__printf_chk@plt+0x551c>
   16bcc:	mov	r0, r5
   16bd0:	bl	37b78 <__printf_chk@plt+0x264b8>
   16bd4:	mov	r0, r5
   16bd8:	bl	5135c <_ZdlPv@@Base>
   16bdc:	mov	r0, r4
   16be0:	bl	5135c <_ZdlPv@@Base>
   16be4:	mov	r0, r4
   16be8:	pop	{r4, r5, r6, pc}
   16bec:	mov	r0, r5
   16bf0:	bl	5135c <_ZdlPv@@Base>
   16bf4:	mov	r0, r4
   16bf8:	bl	5135c <_ZdlPv@@Base>
   16bfc:	bl	11498 <__cxa_end_cleanup@plt>
   16c00:	b	16bec <__printf_chk@plt+0x552c>
   16c04:	andeq	r9, r5, r8, lsr sp
   16c08:	ldr	r0, [r0]
   16c0c:	ldr	r3, [r1]
   16c10:	sub	r0, r0, r3
   16c14:	bx	lr
   16c18:	ldr	r0, [r0, #284]	; 0x11c
   16c1c:	bx	lr
   16c20:	ldr	r0, [r0, #292]	; 0x124
   16c24:	bx	lr
   16c28:	ldr	r0, [r0, #288]	; 0x120
   16c2c:	bx	lr
   16c30:	ldr	r0, [r0, #84]	; 0x54
   16c34:	bx	lr
   16c38:	ldr	r0, [r0, #88]	; 0x58
   16c3c:	bx	lr
   16c40:	ldr	r0, [r0, #8]
   16c44:	bx	lr
   16c48:	ldr	r3, [r0, #164]	; 0xa4
   16c4c:	cmp	r3, #0
   16c50:	ldrne	r3, [r0, #132]	; 0x84
   16c54:	ldrne	r0, [r0, #136]	; 0x88
   16c58:	addne	r0, r3, r0
   16c5c:	ldreq	r0, [r0, #8]
   16c60:	bx	lr
   16c64:	ldr	r0, [r0, #96]	; 0x60
   16c68:	bx	lr
   16c6c:	ldr	r0, [r0, #104]	; 0x68
   16c70:	bx	lr
   16c74:	ldr	r0, [r0, #112]	; 0x70
   16c78:	bx	lr
   16c7c:	ldr	r0, [r0, #68]	; 0x44
   16c80:	bx	lr
   16c84:	ldr	r0, [r0, #72]	; 0x48
   16c88:	bx	lr
   16c8c:	ldr	r0, [r0, #120]	; 0x78
   16c90:	bx	lr
   16c94:	ldr	r0, [r0, #16]
   16c98:	bx	lr
   16c9c:	ldr	r3, [r0, #200]	; 0xc8
   16ca0:	push	{r4, lr}
   16ca4:	cmp	r3, #0
   16ca8:	ldrne	r4, [r0, #184]	; 0xb8
   16cac:	ldreq	r4, [r0, #164]	; 0xa4
   16cb0:	b	16cd0 <__printf_chk@plt+0x5610>
   16cb4:	ldr	r3, [r4]
   16cb8:	mov	r0, r4
   16cbc:	ldr	r3, [r3, #60]	; 0x3c
   16cc0:	blx	r3
   16cc4:	subs	r3, r0, #0
   16cc8:	bne	16ce4 <__printf_chk@plt+0x5624>
   16ccc:	ldr	r4, [r4, #4]
   16cd0:	cmp	r4, #0
   16cd4:	bne	16cb4 <__printf_chk@plt+0x55f4>
   16cd8:	ldr	r3, [pc, #20]	; 16cf4 <__printf_chk@plt+0x5634>
   16cdc:	ldr	r0, [r3]
   16ce0:	pop	{r4, pc}
   16ce4:	ldr	r3, [r3]
   16ce8:	pop	{r4, lr}
   16cec:	ldr	r3, [r3, #28]
   16cf0:	bx	r3
   16cf4:	andeq	r5, r8, ip, lsr #19
   16cf8:	ldr	r3, [r0, #200]	; 0xc8
   16cfc:	push	{r4, lr}
   16d00:	cmp	r3, #0
   16d04:	ldrne	r4, [r0, #184]	; 0xb8
   16d08:	ldreq	r4, [r0, #164]	; 0xa4
   16d0c:	b	16d2c <__printf_chk@plt+0x566c>
   16d10:	ldr	r3, [r4]
   16d14:	mov	r0, r4
   16d18:	ldr	r3, [r3, #60]	; 0x3c
   16d1c:	blx	r3
   16d20:	subs	r3, r0, #0
   16d24:	bne	16d40 <__printf_chk@plt+0x5680>
   16d28:	ldr	r4, [r4, #4]
   16d2c:	cmp	r4, #0
   16d30:	bne	16d10 <__printf_chk@plt+0x5650>
   16d34:	ldr	r3, [pc, #20]	; 16d50 <__printf_chk@plt+0x5690>
   16d38:	ldr	r0, [r3]
   16d3c:	pop	{r4, pc}
   16d40:	ldr	r3, [r3]
   16d44:	pop	{r4, lr}
   16d48:	ldr	r3, [r3, #44]	; 0x2c
   16d4c:	bx	r3
   16d50:	andeq	r5, r8, ip, lsr #19
   16d54:	push	{r4, r5, lr}
   16d58:	sub	sp, sp, #20
   16d5c:	ldr	r5, [pc, #140]	; 16df0 <__printf_chk@plt+0x5730>
   16d60:	ldr	r2, [r0, #200]	; 0xc8
   16d64:	ldr	r3, [r5]
   16d68:	cmp	r2, #0
   16d6c:	str	r3, [sp, #12]
   16d70:	ldrne	r4, [r0, #184]	; 0xb8
   16d74:	ldreq	r4, [r0, #164]	; 0xa4
   16d78:	b	16d98 <__printf_chk@plt+0x56d8>
   16d7c:	ldr	r3, [r4]
   16d80:	mov	r0, r4
   16d84:	ldr	r3, [r3, #60]	; 0x3c
   16d88:	blx	r3
   16d8c:	subs	r3, r0, #0
   16d90:	bne	16dc0 <__printf_chk@plt+0x5700>
   16d94:	ldr	r4, [r4, #4]
   16d98:	cmp	r4, #0
   16d9c:	bne	16d7c <__printf_chk@plt+0x56bc>
   16da0:	ldr	r3, [pc, #76]	; 16df4 <__printf_chk@plt+0x5734>
   16da4:	ldr	r0, [r3]
   16da8:	ldr	r2, [sp, #12]
   16dac:	ldr	r3, [r5]
   16db0:	cmp	r2, r3
   16db4:	bne	16dec <__printf_chk@plt+0x572c>
   16db8:	add	sp, sp, #20
   16dbc:	pop	{r4, r5, pc}
   16dc0:	ldr	r2, [r3]
   16dc4:	mov	r3, #0
   16dc8:	str	r3, [sp, #4]
   16dcc:	ldr	r4, [r2, #64]	; 0x40
   16dd0:	str	r3, [sp, #8]
   16dd4:	add	r2, sp, #8
   16dd8:	add	r1, sp, #4
   16ddc:	blx	r4
   16de0:	ldr	r0, [sp, #4]
   16de4:	rsb	r0, r0, #0
   16de8:	b	16da8 <__printf_chk@plt+0x56e8>
   16dec:	bl	1148c <__stack_chk_fail@plt>
   16df0:	andeq	ip, r7, r0, lsl sp
   16df4:	andeq	r5, r8, r8, lsr #19
   16df8:	push	{r4, r5, lr}
   16dfc:	sub	sp, sp, #20
   16e00:	ldr	r5, [pc, #136]	; 16e90 <__printf_chk@plt+0x57d0>
   16e04:	ldr	r2, [r0, #200]	; 0xc8
   16e08:	ldr	r3, [r5]
   16e0c:	cmp	r2, #0
   16e10:	str	r3, [sp, #12]
   16e14:	ldrne	r4, [r0, #184]	; 0xb8
   16e18:	ldreq	r4, [r0, #164]	; 0xa4
   16e1c:	b	16e3c <__printf_chk@plt+0x577c>
   16e20:	ldr	r3, [r4]
   16e24:	mov	r0, r4
   16e28:	ldr	r3, [r3, #60]	; 0x3c
   16e2c:	blx	r3
   16e30:	subs	r3, r0, #0
   16e34:	bne	16e64 <__printf_chk@plt+0x57a4>
   16e38:	ldr	r4, [r4, #4]
   16e3c:	cmp	r4, #0
   16e40:	bne	16e20 <__printf_chk@plt+0x5760>
   16e44:	ldr	r3, [pc, #72]	; 16e94 <__printf_chk@plt+0x57d4>
   16e48:	ldr	r0, [r3]
   16e4c:	ldr	r2, [sp, #12]
   16e50:	ldr	r3, [r5]
   16e54:	cmp	r2, r3
   16e58:	bne	16e8c <__printf_chk@plt+0x57cc>
   16e5c:	add	sp, sp, #20
   16e60:	pop	{r4, r5, pc}
   16e64:	ldr	r2, [r3]
   16e68:	mov	r3, #0
   16e6c:	str	r3, [sp, #4]
   16e70:	ldr	r4, [r2, #64]	; 0x40
   16e74:	str	r3, [sp, #8]
   16e78:	add	r2, sp, #8
   16e7c:	add	r1, sp, #4
   16e80:	blx	r4
   16e84:	ldr	r0, [sp, #8]
   16e88:	b	16e4c <__printf_chk@plt+0x578c>
   16e8c:	bl	1148c <__stack_chk_fail@plt>
   16e90:	andeq	ip, r7, r0, lsl sp
   16e94:	andeq	r5, r8, r8, lsr #19
   16e98:	ldr	r2, [r0, #164]	; 0xa4
   16e9c:	mov	r3, r0
   16ea0:	cmp	r2, #0
   16ea4:	ldreq	r2, [pc, #24]	; 16ec4 <__printf_chk@plt+0x5804>
   16ea8:	ldrne	r0, [r3, #172]	; 0xac
   16eac:	ldreq	r0, [r2]
   16eb0:	ldr	r2, [r3, #200]	; 0xc8
   16eb4:	cmp	r2, #0
   16eb8:	ldrne	r3, [r3, #188]	; 0xbc
   16ebc:	addne	r0, r0, r3
   16ec0:	bx	lr
   16ec4:	andeq	r5, r8, ip, lsr #19
   16ec8:	ldr	r0, [r0, #168]	; 0xa8
   16ecc:	bx	lr
   16ed0:	ldr	r0, [r0, #296]	; 0x128
   16ed4:	bx	lr
   16ed8:	ldr	r0, [r0, #300]	; 0x12c
   16edc:	bx	lr
   16ee0:	ldr	r0, [r0, #196]	; 0xc4
   16ee4:	bx	lr
   16ee8:	ldr	r2, [pc, #48]	; 16f20 <__printf_chk@plt+0x5860>
   16eec:	push	{r4, lr}
   16ef0:	mov	r4, r1
   16ef4:	ldr	r3, [r0, #12]
   16ef8:	ldr	ip, [r2]
   16efc:	tst	r3, #1
   16f00:	ldr	r2, [r0, #8]
   16f04:	add	r0, ip, r3, asr #1
   16f08:	ldrne	r3, [ip, r3, asr #1]
   16f0c:	ldrne	r2, [r3, r2]
   16f10:	blx	r2
   16f14:	str	r0, [r4]
   16f18:	mov	r0, #1
   16f1c:	pop	{r4, pc}
   16f20:	strdeq	r2, [r8], -r8
   16f24:	ldr	r2, [pc, #60]	; 16f68 <__printf_chk@plt+0x58a8>
   16f28:	push	{r4, lr}
   16f2c:	mov	r4, r1
   16f30:	ldr	r3, [r0, #12]
   16f34:	ldr	ip, [r2]
   16f38:	tst	r3, #1
   16f3c:	ldr	r2, [r0, #8]
   16f40:	add	r0, ip, r3, asr #1
   16f44:	ldrne	r3, [ip, r3, asr #1]
   16f48:	ldrne	r2, [r3, r2]
   16f4c:	blx	r2
   16f50:	ldr	r3, [pc, #20]	; 16f6c <__printf_chk@plt+0x58ac>
   16f54:	ldr	r3, [r3]
   16f58:	mul	r3, r3, r0
   16f5c:	mov	r0, #1
   16f60:	str	r3, [r4]
   16f64:	pop	{r4, pc}
   16f68:	strdeq	r2, [r8], -r8
   16f6c:	andeq	sp, r7, r4, rrx
   16f70:	ldr	r2, [pc, #60]	; 16fb4 <__printf_chk@plt+0x58f4>
   16f74:	push	{r4, lr}
   16f78:	mov	r4, r1
   16f7c:	ldr	r3, [r0, #12]
   16f80:	ldr	ip, [r2]
   16f84:	tst	r3, #1
   16f88:	ldr	r2, [r0, #8]
   16f8c:	add	r0, ip, r3, asr #1
   16f90:	ldrne	r3, [ip, r3, asr #1]
   16f94:	ldrne	r2, [r3, r2]
   16f98:	blx	r2
   16f9c:	ldr	r3, [pc, #20]	; 16fb8 <__printf_chk@plt+0x58f8>
   16fa0:	ldr	r3, [r3]
   16fa4:	mul	r3, r3, r0
   16fa8:	mov	r0, #1
   16fac:	str	r3, [r4]
   16fb0:	pop	{r4, pc}
   16fb4:	strdeq	r2, [r8], -r8
   16fb8:	andeq	sp, r7, r8, rrx
   16fbc:	ldr	r1, [pc, #24]	; 16fdc <__printf_chk@plt+0x591c>
   16fc0:	ldrd	r2, [r0, #8]
   16fc4:	ldr	r1, [r1]
   16fc8:	tst	r3, #1
   16fcc:	add	r0, r1, r3, asr #1
   16fd0:	ldrne	r3, [r1, r3, asr #1]
   16fd4:	ldrne	r2, [r3, r2]
   16fd8:	bx	r2
   16fdc:	strdeq	r2, [r8], -r8
   16fe0:	ldr	r3, [pc, #64]	; 17028 <__printf_chk@plt+0x5968>
   16fe4:	ldr	r2, [r3]
   16fe8:	ldr	r0, [r2, #164]	; 0xa4
   16fec:	ldr	r3, [r2, #180]	; 0xb4
   16ff0:	cmp	r0, #0
   16ff4:	rsbeq	r3, r3, #0
   16ff8:	ldrne	r0, [r2, #172]	; 0xac
   16ffc:	subne	r3, r0, r3
   17000:	ldr	r0, [r2, #200]	; 0xc8
   17004:	cmp	r0, #0
   17008:	mov	r0, #1
   1700c:	ldrne	r2, [r2, #188]	; 0xbc
   17010:	addne	r3, r3, r2
   17014:	ldr	r2, [pc, #16]	; 1702c <__printf_chk@plt+0x596c>
   17018:	ldr	r2, [r2]
   1701c:	mul	r3, r3, r2
   17020:	str	r3, [r1]
   17024:	bx	lr
   17028:	strdeq	r2, [r8], -r8
   1702c:	andeq	sp, r7, r8, rrx
   17030:	ldr	r3, [r0, #56]	; 0x38
   17034:	ldr	r0, [r3, #8]
   17038:	bx	lr
   1703c:	ldr	r3, [r0, #312]	; 0x138
   17040:	ldr	r0, [r3, #24]
   17044:	bx	lr
   17048:	ldr	r3, [r0, #320]	; 0x140
   1704c:	ldr	r0, [r3, #24]
   17050:	bx	lr
   17054:	ldr	r0, [r0, #352]	; 0x160
   17058:	bx	lr
   1705c:	cmp	r2, #0
   17060:	bxeq	lr
   17064:	push	{lr}		; (str lr, [sp, #-4]!)
   17068:	ldr	lr, [r0, #8]
   1706c:	ldrsh	r3, [r2, #4]
   17070:	ldrsh	ip, [r2, #6]
   17074:	ldr	r2, [r2]
   17078:	sub	r3, r1, r3
   1707c:	ldr	r0, [lr, r3, lsl #2]
   17080:	cmp	r0, ip
   17084:	movlt	r0, ip
   17088:	cmp	r2, #0
   1708c:	str	r0, [lr, r3, lsl #2]
   17090:	bne	1706c <__printf_chk@plt+0x59ac>
   17094:	pop	{pc}		; (ldr pc, [sp], #4)
   17098:	ldr	r3, [pc, #16]	; 170b0 <__printf_chk@plt+0x59f0>
   1709c:	ldr	r3, [r3, #4]
   170a0:	cmp	r3, #0
   170a4:	ldrne	r0, [r3]
   170a8:	ldreq	r0, [pc, #4]	; 170b4 <__printf_chk@plt+0x59f4>
   170ac:	bx	lr
   170b0:	strdeq	r2, [r8], -r8
   170b4:	andeq	r8, r5, r4, asr #14
   170b8:	subs	r0, r1, #0
   170bc:	bxeq	lr
   170c0:	push	{r4, lr}
   170c4:	ldr	r4, [r0]
   170c8:	bl	5135c <_ZdlPv@@Base>
   170cc:	subs	r0, r4, #0
   170d0:	bne	170c4 <__printf_chk@plt+0x5a04>
   170d4:	pop	{r4, pc}
   170d8:	ldr	r3, [pc, #20]	; 170f4 <__printf_chk@plt+0x5a34>
   170dc:	push	{r4, lr}
   170e0:	ldr	r4, [r3]
   170e4:	bl	340f0 <__printf_chk@plt+0x22a30>
   170e8:	str	r0, [r4, #208]	; 0xd0
   170ec:	pop	{r4, lr}
   170f0:	b	2fb28 <__printf_chk@plt+0x1e468>
   170f4:	strdeq	r2, [r8], -r8
   170f8:	ldr	r3, [pc, #20]	; 17114 <__printf_chk@plt+0x5a54>
   170fc:	push	{r4, lr}
   17100:	ldr	r4, [r3]
   17104:	bl	340f0 <__printf_chk@plt+0x22a30>
   17108:	str	r0, [r4, #212]	; 0xd4
   1710c:	pop	{r4, lr}
   17110:	b	2fb28 <__printf_chk@plt+0x1e468>
   17114:	strdeq	r2, [r8], -r8
   17118:	ldr	r3, [pc, #12]	; 1712c <__printf_chk@plt+0x5a6c>
   1711c:	mov	r2, #0
   17120:	ldr	r3, [r3]
   17124:	str	r2, [r3, #284]	; 0x11c
   17128:	b	2fb28 <__printf_chk@plt+0x1e468>
   1712c:	strdeq	r2, [r8], -r8
   17130:	ldr	r3, [pc, #20]	; 1714c <__printf_chk@plt+0x5a8c>
   17134:	push	{r4, lr}
   17138:	ldr	r4, [r3]
   1713c:	bl	340f0 <__printf_chk@plt+0x22a30>
   17140:	str	r0, [r4, #360]	; 0x168
   17144:	pop	{r4, lr}
   17148:	b	2fb28 <__printf_chk@plt+0x1e468>
   1714c:	strdeq	r2, [r8], -r8
   17150:	ldr	r3, [pc, #16]	; 17168 <__printf_chk@plt+0x5aa8>
   17154:	ldr	r2, [r3]
   17158:	ldr	r3, [r2, #68]	; 0x44
   1715c:	bic	r3, r3, #1
   17160:	str	r3, [r2, #68]	; 0x44
   17164:	b	2fb28 <__printf_chk@plt+0x1e468>
   17168:	strdeq	r2, [r8], -r8
   1716c:	push	{r4, lr}
   17170:	bl	340f0 <__printf_chk@plt+0x22a30>
   17174:	ldr	r4, [pc, #28]	; 17198 <__printf_chk@plt+0x5ad8>
   17178:	cmp	r0, #0
   1717c:	str	r0, [r4, #8]
   17180:	streq	r0, [r4, #12]
   17184:	beq	17190 <__printf_chk@plt+0x5ad0>
   17188:	bl	340f0 <__printf_chk@plt+0x22a30>
   1718c:	str	r0, [r4, #12]
   17190:	pop	{r4, lr}
   17194:	b	2fb28 <__printf_chk@plt+0x1e468>
   17198:	strdeq	r2, [r8], -r8
   1719c:	ldr	r0, [r0, #48]	; 0x30
   171a0:	b	46f34 <__printf_chk@plt+0x35874>
   171a4:	push	{r4, lr}
   171a8:	mov	r2, #46	; 0x2e
   171ac:	ldr	r4, [pc, #92]	; 17210 <__printf_chk@plt+0x5b50>
   171b0:	ldr	r3, [r4]
   171b4:	strb	r2, [r3, #356]	; 0x164
   171b8:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   171bc:	cmp	r0, #0
   171c0:	beq	171fc <__printf_chk@plt+0x5b3c>
   171c4:	ldr	r2, [pc, #72]	; 17214 <__printf_chk@plt+0x5b54>
   171c8:	ldr	r1, [r2, #20]
   171cc:	ldrb	r2, [r2, #8]
   171d0:	clz	r3, r2
   171d4:	lsr	r3, r3, #5
   171d8:	cmp	r1, #2
   171dc:	orrne	r3, r3, #1
   171e0:	cmp	r3, #0
   171e4:	beq	17204 <__printf_chk@plt+0x5b44>
   171e8:	ldr	r3, [pc, #40]	; 17218 <__printf_chk@plt+0x5b58>
   171ec:	ldr	r0, [pc, #40]	; 1721c <__printf_chk@plt+0x5b5c>
   171f0:	mov	r2, r3
   171f4:	mov	r1, r3
   171f8:	bl	29fe4 <__printf_chk@plt+0x18924>
   171fc:	pop	{r4, lr}
   17200:	b	2fb28 <__printf_chk@plt+0x1e468>
   17204:	ldr	r3, [r4]
   17208:	strb	r2, [r3, #356]	; 0x164
   1720c:	b	171fc <__printf_chk@plt+0x5b3c>
   17210:	strdeq	r2, [r8], -r8
   17214:	andeq	r2, r8, r8, lsr #26
   17218:	andeq	r6, r8, r0, lsr #15
   1721c:	andeq	r5, r5, ip, ror #31
   17220:	push	{r4, lr}
   17224:	mov	r2, #39	; 0x27
   17228:	ldr	r4, [pc, #92]	; 1728c <__printf_chk@plt+0x5bcc>
   1722c:	ldr	r3, [r4]
   17230:	strb	r2, [r3, #357]	; 0x165
   17234:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17238:	cmp	r0, #0
   1723c:	beq	17278 <__printf_chk@plt+0x5bb8>
   17240:	ldr	r2, [pc, #72]	; 17290 <__printf_chk@plt+0x5bd0>
   17244:	ldr	r1, [r2, #20]
   17248:	ldrb	r2, [r2, #8]
   1724c:	clz	r3, r2
   17250:	lsr	r3, r3, #5
   17254:	cmp	r1, #2
   17258:	orrne	r3, r3, #1
   1725c:	cmp	r3, #0
   17260:	beq	17280 <__printf_chk@plt+0x5bc0>
   17264:	ldr	r3, [pc, #40]	; 17294 <__printf_chk@plt+0x5bd4>
   17268:	ldr	r0, [pc, #40]	; 17298 <__printf_chk@plt+0x5bd8>
   1726c:	mov	r2, r3
   17270:	mov	r1, r3
   17274:	bl	29fe4 <__printf_chk@plt+0x18924>
   17278:	pop	{r4, lr}
   1727c:	b	2fb28 <__printf_chk@plt+0x1e468>
   17280:	ldr	r3, [r4]
   17284:	strb	r2, [r3, #357]	; 0x165
   17288:	b	17278 <__printf_chk@plt+0x5bb8>
   1728c:	strdeq	r2, [r8], -r8
   17290:	andeq	r2, r8, r8, lsr #26
   17294:	andeq	r6, r8, r0, lsr #15
   17298:	andeq	r5, r5, ip, ror #31
   1729c:	push	{r4, r5, lr}
   172a0:	sub	sp, sp, #12
   172a4:	ldr	r4, [pc, #128]	; 1732c <__printf_chk@plt+0x5c6c>
   172a8:	mov	r0, sp
   172ac:	ldr	r3, [r4]
   172b0:	str	r3, [sp, #4]
   172b4:	bl	4a140 <__printf_chk@plt+0x38a80>
   172b8:	cmp	r0, #0
   172bc:	bne	172dc <__printf_chk@plt+0x5c1c>
   172c0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   172c4:	ldr	r2, [sp, #4]
   172c8:	ldr	r3, [r4]
   172cc:	cmp	r2, r3
   172d0:	bne	17328 <__printf_chk@plt+0x5c68>
   172d4:	add	sp, sp, #12
   172d8:	pop	{r4, r5, pc}
   172dc:	ldr	r5, [pc, #76]	; 17330 <__printf_chk@plt+0x5c70>
   172e0:	ldr	r2, [sp]
   172e4:	ldr	r3, [r5]
   172e8:	str	r2, [r3, #60]	; 0x3c
   172ec:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   172f0:	cmp	r0, #0
   172f4:	bne	17308 <__printf_chk@plt+0x5c48>
   172f8:	ldr	r3, [r5]
   172fc:	ldr	r2, [r3, #60]	; 0x3c
   17300:	str	r2, [r3, #64]	; 0x40
   17304:	b	172c0 <__printf_chk@plt+0x5c00>
   17308:	mov	r0, sp
   1730c:	bl	4a140 <__printf_chk@plt+0x38a80>
   17310:	cmp	r0, #0
   17314:	beq	172f8 <__printf_chk@plt+0x5c38>
   17318:	ldr	r3, [r5]
   1731c:	ldr	r2, [sp]
   17320:	str	r2, [r3, #64]	; 0x40
   17324:	b	172c0 <__printf_chk@plt+0x5c00>
   17328:	bl	1148c <__stack_chk_fail@plt>
   1732c:	andeq	ip, r7, r0, lsl sp
   17330:	strdeq	r2, [r8], -r8
   17334:	push	{r4, lr}
   17338:	sub	sp, sp, #8
   1733c:	ldr	r4, [pc, #104]	; 173ac <__printf_chk@plt+0x5cec>
   17340:	ldr	r3, [r4]
   17344:	str	r3, [sp, #4]
   17348:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1734c:	cmp	r0, #0
   17350:	bne	17380 <__printf_chk@plt+0x5cc0>
   17354:	ldr	r3, [pc, #84]	; 173b0 <__printf_chk@plt+0x5cf0>
   17358:	mov	r2, #1
   1735c:	ldr	r3, [r3]
   17360:	str	r2, [r3, #280]	; 0x118
   17364:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17368:	ldr	r2, [sp, #4]
   1736c:	ldr	r3, [r4]
   17370:	cmp	r2, r3
   17374:	bne	173a8 <__printf_chk@plt+0x5ce8>
   17378:	add	sp, sp, #8
   1737c:	pop	{r4, pc}
   17380:	mov	r0, sp
   17384:	bl	4a140 <__printf_chk@plt+0x38a80>
   17388:	cmp	r0, #0
   1738c:	beq	17354 <__printf_chk@plt+0x5c94>
   17390:	ldr	r2, [pc, #24]	; 173b0 <__printf_chk@plt+0x5cf0>
   17394:	ldr	r3, [sp]
   17398:	ldr	r2, [r2]
   1739c:	bic	r3, r3, r3, asr #31
   173a0:	str	r3, [r2, #280]	; 0x118
   173a4:	b	17364 <__printf_chk@plt+0x5ca4>
   173a8:	bl	1148c <__stack_chk_fail@plt>
   173ac:	andeq	ip, r7, r0, lsl sp
   173b0:	strdeq	r2, [r8], -r8
   173b4:	push	{r4, lr}
   173b8:	sub	sp, sp, #8
   173bc:	ldr	r4, [pc, #100]	; 17428 <__printf_chk@plt+0x5d68>
   173c0:	ldr	r3, [r4]
   173c4:	str	r3, [sp, #4]
   173c8:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   173cc:	cmp	r0, #0
   173d0:	bne	17400 <__printf_chk@plt+0x5d40>
   173d4:	ldr	r3, [pc, #80]	; 1742c <__printf_chk@plt+0x5d6c>
   173d8:	mvn	r2, #0
   173dc:	ldr	r3, [r3]
   173e0:	str	r2, [r3, #292]	; 0x124
   173e4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   173e8:	ldr	r2, [sp, #4]
   173ec:	ldr	r3, [r4]
   173f0:	cmp	r2, r3
   173f4:	bne	17424 <__printf_chk@plt+0x5d64>
   173f8:	add	sp, sp, #8
   173fc:	pop	{r4, pc}
   17400:	mov	r0, sp
   17404:	bl	4a140 <__printf_chk@plt+0x38a80>
   17408:	cmp	r0, #0
   1740c:	beq	173d4 <__printf_chk@plt+0x5d14>
   17410:	ldr	r3, [pc, #20]	; 1742c <__printf_chk@plt+0x5d6c>
   17414:	ldr	r2, [sp]
   17418:	ldr	r3, [r3]
   1741c:	str	r2, [r3, #292]	; 0x124
   17420:	b	173e4 <__printf_chk@plt+0x5d24>
   17424:	bl	1148c <__stack_chk_fail@plt>
   17428:	andeq	ip, r7, r0, lsl sp
   1742c:	strdeq	r2, [r8], -r8
   17430:	push	{r4, lr}
   17434:	sub	sp, sp, #8
   17438:	ldr	r4, [pc, #108]	; 174ac <__printf_chk@plt+0x5dec>
   1743c:	ldr	r3, [r4]
   17440:	str	r3, [sp, #4]
   17444:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17448:	cmp	r0, #0
   1744c:	bne	1747c <__printf_chk@plt+0x5dbc>
   17450:	ldr	r3, [pc, #88]	; 174b0 <__printf_chk@plt+0x5df0>
   17454:	mov	r2, #1
   17458:	ldr	r3, [r3]
   1745c:	str	r2, [r3, #196]	; 0xc4
   17460:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17464:	ldr	r2, [sp, #4]
   17468:	ldr	r3, [r4]
   1746c:	cmp	r2, r3
   17470:	bne	174a8 <__printf_chk@plt+0x5de8>
   17474:	add	sp, sp, #8
   17478:	pop	{r4, pc}
   1747c:	mov	r0, sp
   17480:	bl	4a140 <__printf_chk@plt+0x38a80>
   17484:	cmp	r0, #0
   17488:	beq	17450 <__printf_chk@plt+0x5d90>
   1748c:	ldr	r2, [pc, #28]	; 174b0 <__printf_chk@plt+0x5df0>
   17490:	ldr	r3, [sp]
   17494:	ldr	r2, [r2]
   17498:	adds	r3, r3, #0
   1749c:	movne	r3, #1
   174a0:	str	r3, [r2, #196]	; 0xc4
   174a4:	b	17460 <__printf_chk@plt+0x5da0>
   174a8:	bl	1148c <__stack_chk_fail@plt>
   174ac:	andeq	ip, r7, r0, lsl sp
   174b0:	strdeq	r2, [r8], -r8
   174b4:	ldr	r1, [pc, #36]	; 174e0 <__printf_chk@plt+0x5e20>
   174b8:	push	{r4, lr}
   174bc:	ldrd	r2, [r0, #8]
   174c0:	ldr	r1, [r1]
   174c4:	tst	r3, #1
   174c8:	add	r0, r1, r3, asr #1
   174cc:	ldrne	r3, [r1, r3, asr #1]
   174d0:	ldrne	r2, [r3, r2]
   174d4:	blx	r2
   174d8:	pop	{r4, lr}
   174dc:	b	51224 <__printf_chk@plt+0x3fb64>
   174e0:	strdeq	r2, [r8], -r8
   174e4:	ldr	r1, [pc, #48]	; 1751c <__printf_chk@plt+0x5e5c>
   174e8:	push	{r4, lr}
   174ec:	ldrd	r2, [r0, #8]
   174f0:	ldr	r1, [r1]
   174f4:	tst	r3, #1
   174f8:	add	r0, r1, r3, asr #1
   174fc:	ldrne	r3, [r1, r3, asr #1]
   17500:	ldrne	r2, [r3, r2]
   17504:	blx	r2
   17508:	ldr	r3, [pc, #16]	; 17520 <__printf_chk@plt+0x5e60>
   1750c:	pop	{r4, lr}
   17510:	ldr	r3, [r3]
   17514:	mul	r0, r3, r0
   17518:	b	51224 <__printf_chk@plt+0x3fb64>
   1751c:	strdeq	r2, [r8], -r8
   17520:	andeq	sp, r7, r4, rrx
   17524:	ldr	r1, [pc, #48]	; 1755c <__printf_chk@plt+0x5e9c>
   17528:	push	{r4, lr}
   1752c:	ldrd	r2, [r0, #8]
   17530:	ldr	r1, [r1]
   17534:	tst	r3, #1
   17538:	add	r0, r1, r3, asr #1
   1753c:	ldrne	r3, [r1, r3, asr #1]
   17540:	ldrne	r2, [r3, r2]
   17544:	blx	r2
   17548:	ldr	r3, [pc, #16]	; 17560 <__printf_chk@plt+0x5ea0>
   1754c:	pop	{r4, lr}
   17550:	ldr	r3, [r3]
   17554:	mul	r0, r3, r0
   17558:	b	51224 <__printf_chk@plt+0x3fb64>
   1755c:	strdeq	r2, [r8], -r8
   17560:	andeq	sp, r7, r8, rrx
   17564:	push	{r4, lr}
   17568:	sub	sp, sp, #40	; 0x28
   1756c:	ldr	r4, [pc, #168]	; 1761c <__printf_chk@plt+0x5f5c>
   17570:	ldr	r3, [r4]
   17574:	str	r3, [sp, #36]	; 0x24
   17578:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1757c:	cmp	r0, #0
   17580:	bne	175bc <__printf_chk@plt+0x5efc>
   17584:	ldr	r3, [pc, #148]	; 17620 <__printf_chk@plt+0x5f60>
   17588:	ldr	r3, [r3]
   1758c:	ldr	r1, [r3, #108]	; 0x6c
   17590:	str	r1, [sp, #12]
   17594:	ldr	r2, [r3, #112]	; 0x70
   17598:	str	r1, [r3, #112]	; 0x70
   1759c:	str	r2, [r3, #108]	; 0x6c
   175a0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   175a4:	ldr	r2, [sp, #36]	; 0x24
   175a8:	ldr	r3, [r4]
   175ac:	cmp	r2, r3
   175b0:	bne	17618 <__printf_chk@plt+0x5f58>
   175b4:	add	sp, sp, #40	; 0x28
   175b8:	pop	{r4, pc}
   175bc:	add	r0, sp, #12
   175c0:	bl	4a140 <__printf_chk@plt+0x38a80>
   175c4:	cmp	r0, #0
   175c8:	beq	17584 <__printf_chk@plt+0x5ec4>
   175cc:	ldr	r1, [sp, #12]
   175d0:	cmp	r1, #0
   175d4:	ldrgt	r3, [pc, #68]	; 17620 <__printf_chk@plt+0x5f60>
   175d8:	ldrgt	r3, [r3]
   175dc:	bgt	17594 <__printf_chk@plt+0x5ed4>
   175e0:	add	r0, sp, #16
   175e4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   175e8:	ldr	r3, [pc, #52]	; 17624 <__printf_chk@plt+0x5f64>
   175ec:	add	r2, sp, #16
   175f0:	str	r3, [sp]
   175f4:	ldr	r1, [pc, #44]	; 17628 <__printf_chk@plt+0x5f68>
   175f8:	mov	r0, #64	; 0x40
   175fc:	bl	29f74 <__printf_chk@plt+0x188b4>
   17600:	ldr	r3, [pc, #24]	; 17620 <__printf_chk@plt+0x5f60>
   17604:	mov	r2, #1
   17608:	mov	r1, r2
   1760c:	ldr	r3, [r3]
   17610:	str	r2, [sp, #12]
   17614:	b	17594 <__printf_chk@plt+0x5ed4>
   17618:	bl	1148c <__stack_chk_fail@plt>
   1761c:	andeq	ip, r7, r0, lsl sp
   17620:	strdeq	r2, [r8], -r8
   17624:	andeq	r6, r8, r0, lsr #15
   17628:	andeq	r6, r5, r4
   1762c:	push	{r4, lr}
   17630:	sub	sp, sp, #56	; 0x38
   17634:	ldr	r4, [pc, #284]	; 17758 <__printf_chk@plt+0x6098>
   17638:	ldr	r3, [r4]
   1763c:	str	r3, [sp, #52]	; 0x34
   17640:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17644:	cmp	r0, #0
   17648:	bne	17678 <__printf_chk@plt+0x5fb8>
   1764c:	ldr	r3, [pc, #264]	; 1775c <__printf_chk@plt+0x609c>
   17650:	mov	r2, #1
   17654:	ldr	r3, [r3]
   17658:	str	r2, [r3, #284]	; 0x11c
   1765c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17660:	ldr	r2, [sp, #52]	; 0x34
   17664:	ldr	r3, [r4]
   17668:	cmp	r2, r3
   1766c:	bne	17754 <__printf_chk@plt+0x6094>
   17670:	add	sp, sp, #56	; 0x38
   17674:	pop	{r4, pc}
   17678:	add	r0, sp, #12
   1767c:	bl	4a140 <__printf_chk@plt+0x38a80>
   17680:	cmp	r0, #0
   17684:	beq	1764c <__printf_chk@plt+0x5f8c>
   17688:	ldr	r1, [sp, #12]
   1768c:	cmp	r1, #0
   17690:	blt	176f8 <__printf_chk@plt+0x6038>
   17694:	cmp	r1, #63	; 0x3f
   17698:	bgt	1771c <__printf_chk@plt+0x605c>
   1769c:	tst	r1, #1
   176a0:	beq	176d0 <__printf_chk@plt+0x6010>
   176a4:	bics	r3, r1, #1
   176a8:	beq	176d0 <__printf_chk@plt+0x6010>
   176ac:	add	r0, sp, #32
   176b0:	bl	4c75c <__printf_chk@plt+0x3b09c>
   176b4:	ldr	r3, [pc, #164]	; 17760 <__printf_chk@plt+0x60a0>
   176b8:	add	r2, sp, #32
   176bc:	str	r3, [sp]
   176c0:	ldr	r1, [pc, #156]	; 17764 <__printf_chk@plt+0x60a4>
   176c4:	mov	r0, #128	; 0x80
   176c8:	bl	29f74 <__printf_chk@plt+0x188b4>
   176cc:	b	1765c <__printf_chk@plt+0x5f9c>
   176d0:	and	r3, r1, #40	; 0x28
   176d4:	cmp	r3, #40	; 0x28
   176d8:	beq	176ac <__printf_chk@plt+0x5fec>
   176dc:	and	r3, r1, #20
   176e0:	cmp	r3, #20
   176e4:	beq	176ac <__printf_chk@plt+0x5fec>
   176e8:	ldr	r3, [pc, #108]	; 1775c <__printf_chk@plt+0x609c>
   176ec:	ldr	r3, [r3]
   176f0:	str	r1, [r3, #284]	; 0x11c
   176f4:	b	1765c <__printf_chk@plt+0x5f9c>
   176f8:	add	r0, sp, #32
   176fc:	bl	4c75c <__printf_chk@plt+0x3b09c>
   17700:	ldr	r3, [pc, #88]	; 17760 <__printf_chk@plt+0x60a0>
   17704:	add	r2, sp, #32
   17708:	str	r3, [sp]
   1770c:	ldr	r1, [pc, #84]	; 17768 <__printf_chk@plt+0x60a8>
   17710:	mov	r0, #64	; 0x40
   17714:	bl	29f74 <__printf_chk@plt+0x188b4>
   17718:	b	1765c <__printf_chk@plt+0x5f9c>
   1771c:	add	r0, sp, #16
   17720:	mov	r1, #63	; 0x3f
   17724:	bl	4c75c <__printf_chk@plt+0x3b09c>
   17728:	ldr	r1, [sp, #12]
   1772c:	add	r0, sp, #32
   17730:	bl	4c75c <__printf_chk@plt+0x3b09c>
   17734:	ldr	r1, [pc, #36]	; 17760 <__printf_chk@plt+0x60a0>
   17738:	add	r3, sp, #32
   1773c:	str	r1, [sp]
   17740:	add	r2, sp, #16
   17744:	ldr	r1, [pc, #32]	; 1776c <__printf_chk@plt+0x60ac>
   17748:	mov	r0, #64	; 0x40
   1774c:	bl	29f74 <__printf_chk@plt+0x188b4>
   17750:	b	1765c <__printf_chk@plt+0x5f9c>
   17754:	bl	1148c <__stack_chk_fail@plt>
   17758:	andeq	ip, r7, r0, lsl sp
   1775c:	strdeq	r2, [r8], -r8
   17760:	andeq	r6, r8, r0, lsr #15
   17764:	andeq	r6, r5, r8, lsl #1
   17768:	andeq	r6, r5, ip, lsr #32
   1776c:	andeq	r6, r5, r4, asr r0
   17770:	push	{r4, r5, r6, lr}
   17774:	sub	sp, sp, #40	; 0x28
   17778:	ldr	r4, [pc, #200]	; 17848 <__printf_chk@plt+0x6188>
   1777c:	mov	r3, #0
   17780:	str	r3, [sp, #12]
   17784:	ldr	r3, [r4]
   17788:	ldr	r5, [pc, #188]	; 1784c <__printf_chk@plt+0x618c>
   1778c:	str	r3, [sp, #36]	; 0x24
   17790:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17794:	cmp	r0, #0
   17798:	bne	177d4 <__printf_chk@plt+0x6114>
   1779c:	ldr	r3, [r5]
   177a0:	ldr	r2, [r3, #12]
   177a4:	str	r2, [sp, #12]
   177a8:	ldr	r1, [r3, #16]
   177ac:	ldr	r2, [sp, #12]
   177b0:	str	r1, [r3, #12]
   177b4:	str	r2, [r3, #16]
   177b8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   177bc:	ldr	r2, [sp, #36]	; 0x24
   177c0:	ldr	r3, [r4]
   177c4:	cmp	r2, r3
   177c8:	bne	17844 <__printf_chk@plt+0x6184>
   177cc:	add	sp, sp, #40	; 0x28
   177d0:	pop	{r4, r5, r6, pc}
   177d4:	ldr	r3, [r5]
   177d8:	mov	r1, #109	; 0x6d
   177dc:	add	r0, sp, #12
   177e0:	ldr	r2, [r3, #16]
   177e4:	bl	4a54c <__printf_chk@plt+0x38e8c>
   177e8:	cmp	r0, #0
   177ec:	beq	1779c <__printf_chk@plt+0x60dc>
   177f0:	ldr	r6, [pc, #88]	; 17850 <__printf_chk@plt+0x6190>
   177f4:	ldr	r3, [sp, #12]
   177f8:	ldr	r2, [r6]
   177fc:	cmp	r3, r2
   17800:	ldrge	r3, [r5]
   17804:	bge	177a8 <__printf_chk@plt+0x60e8>
   17808:	ldr	r2, [pc, #68]	; 17854 <__printf_chk@plt+0x6194>
   1780c:	add	r0, sp, #16
   17810:	ldr	r1, [r2]
   17814:	mul	r1, r1, r3
   17818:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1781c:	ldr	r3, [pc, #52]	; 17858 <__printf_chk@plt+0x6198>
   17820:	add	r2, sp, #16
   17824:	str	r3, [sp]
   17828:	ldr	r1, [pc, #44]	; 1785c <__printf_chk@plt+0x619c>
   1782c:	mov	r0, #64	; 0x40
   17830:	bl	29f74 <__printf_chk@plt+0x188b4>
   17834:	ldr	r2, [r6]
   17838:	ldr	r3, [r5]
   1783c:	str	r2, [sp, #12]
   17840:	b	177a8 <__printf_chk@plt+0x60e8>
   17844:	bl	1148c <__stack_chk_fail@plt>
   17848:	andeq	ip, r7, r0, lsl sp
   1784c:	strdeq	r2, [r8], -r8
   17850:	andeq	r5, r8, ip, lsr #19
   17854:	andeq	sp, r7, r8, rrx
   17858:	andeq	r6, r8, r0, lsr #15
   1785c:	strheq	r6, [r5], -r4
   17860:	push	{r4, r5, lr}
   17864:	sub	sp, sp, #44	; 0x2c
   17868:	ldr	r5, [pc, #352]	; 179d0 <__printf_chk@plt+0x6310>
   1786c:	ldr	r4, [pc, #352]	; 179d4 <__printf_chk@plt+0x6314>
   17870:	ldr	r2, [r5]
   17874:	ldr	r1, [r4]
   17878:	ldr	r3, [r2, #68]	; 0x44
   1787c:	str	r1, [sp, #36]	; 0x24
   17880:	orr	r3, r3, #1
   17884:	str	r3, [r2, #68]	; 0x44
   17888:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1788c:	cmp	r0, #0
   17890:	beq	178d0 <__printf_chk@plt+0x6210>
   17894:	ldr	r3, [pc, #316]	; 179d8 <__printf_chk@plt+0x6318>
   17898:	ldr	r2, [r3, #20]
   1789c:	cmp	r2, #2
   178a0:	beq	178ec <__printf_chk@plt+0x622c>
   178a4:	add	r0, sp, #12
   178a8:	bl	4a140 <__printf_chk@plt+0x38a80>
   178ac:	cmp	r0, #0
   178b0:	beq	178d0 <__printf_chk@plt+0x6210>
   178b4:	ldr	r1, [sp, #12]
   178b8:	cmp	r1, #0
   178bc:	blt	179b0 <__printf_chk@plt+0x62f0>
   178c0:	ldr	r3, [r5]
   178c4:	cmp	r1, #5
   178c8:	strle	r1, [r3, #68]	; 0x44
   178cc:	bgt	17944 <__printf_chk@plt+0x6284>
   178d0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   178d4:	ldr	r2, [sp, #36]	; 0x24
   178d8:	ldr	r3, [r4]
   178dc:	cmp	r2, r3
   178e0:	bne	179cc <__printf_chk@plt+0x630c>
   178e4:	add	sp, sp, #44	; 0x2c
   178e8:	pop	{r4, r5, pc}
   178ec:	ldrb	r3, [r3, #8]
   178f0:	sub	r3, r3, #98	; 0x62
   178f4:	cmp	r3, #16
   178f8:	ldrls	pc, [pc, r3, lsl #2]
   178fc:	b	178a4 <__printf_chk@plt+0x61e4>
   17900:	andeq	r7, r1, r0, lsr #19
   17904:	muleq	r1, r0, r9
   17908:	andeq	r7, r1, r4, lsr #17
   1790c:	andeq	r7, r1, r4, lsr #17
   17910:	andeq	r7, r1, r4, lsr #17
   17914:	andeq	r7, r1, r4, lsr #17
   17918:	andeq	r7, r1, r4, lsr #17
   1791c:	andeq	r7, r1, r4, lsr #17
   17920:	andeq	r7, r1, r4, lsr #17
   17924:	andeq	r7, r1, r4, lsr #17
   17928:	andeq	r7, r1, r0, lsl #19
   1792c:	andeq	r7, r1, r4, lsr #17
   17930:	andeq	r7, r1, r0, lsr #19
   17934:	andeq	r7, r1, r4, lsr #17
   17938:	andeq	r7, r1, r4, lsr #17
   1793c:	andeq	r7, r1, r4, lsr #17
   17940:	andeq	r7, r1, r0, ror r9
   17944:	mov	r2, #5
   17948:	str	r2, [r3, #68]	; 0x44
   1794c:	add	r0, sp, #16
   17950:	bl	4c75c <__printf_chk@plt+0x3b09c>
   17954:	ldr	r3, [pc, #128]	; 179dc <__printf_chk@plt+0x631c>
   17958:	add	r2, sp, #16
   1795c:	str	r3, [sp]
   17960:	ldr	r1, [pc, #120]	; 179e0 <__printf_chk@plt+0x6320>
   17964:	mov	r0, #64	; 0x40
   17968:	bl	29f74 <__printf_chk@plt+0x188b4>
   1796c:	b	178d0 <__printf_chk@plt+0x6210>
   17970:	ldr	r3, [r5]
   17974:	mov	r2, #5
   17978:	str	r2, [r3, #68]	; 0x44
   1797c:	b	178d0 <__printf_chk@plt+0x6210>
   17980:	ldr	r3, [r5]
   17984:	mov	r2, #0
   17988:	str	r2, [r3, #68]	; 0x44
   1798c:	b	178d0 <__printf_chk@plt+0x6210>
   17990:	ldr	r3, [r5]
   17994:	mov	r2, #3
   17998:	str	r2, [r3, #68]	; 0x44
   1799c:	b	178d0 <__printf_chk@plt+0x6210>
   179a0:	ldr	r3, [r5]
   179a4:	mov	r2, #1
   179a8:	str	r2, [r3, #68]	; 0x44
   179ac:	b	178d0 <__printf_chk@plt+0x6210>
   179b0:	ldr	r3, [pc, #36]	; 179dc <__printf_chk@plt+0x631c>
   179b4:	ldr	r1, [pc, #40]	; 179e4 <__printf_chk@plt+0x6324>
   179b8:	str	r3, [sp]
   179bc:	mov	r2, r3
   179c0:	mov	r0, #64	; 0x40
   179c4:	bl	29f74 <__printf_chk@plt+0x188b4>
   179c8:	b	178d0 <__printf_chk@plt+0x6210>
   179cc:	bl	1148c <__stack_chk_fail@plt>
   179d0:	strdeq	r2, [r8], -r8
   179d4:	andeq	ip, r7, r0, lsl sp
   179d8:	andeq	r2, r8, r8, lsr #26
   179dc:	andeq	r6, r8, r0, lsr #15
   179e0:	andeq	r6, r5, r8, ror #1
   179e4:	andeq	r6, r5, ip, asr #1
   179e8:	push	{r4, r5, r6, lr}
   179ec:	sub	sp, sp, #40	; 0x28
   179f0:	ldr	r4, [pc, #220]	; 17ad4 <__printf_chk@plt+0x6414>
   179f4:	mov	r3, #0
   179f8:	str	r3, [sp, #12]
   179fc:	ldr	r3, [r4]
   17a00:	ldr	r5, [pc, #208]	; 17ad8 <__printf_chk@plt+0x6418>
   17a04:	str	r3, [sp, #36]	; 0x24
   17a08:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17a0c:	cmp	r0, #0
   17a10:	bne	17a60 <__printf_chk@plt+0x63a0>
   17a14:	ldr	r3, [r5]
   17a18:	ldr	r2, [r3, #4]
   17a1c:	str	r2, [sp, #12]
   17a20:	ldr	r0, [pc, #180]	; 17adc <__printf_chk@plt+0x641c>
   17a24:	ldr	r1, [r3, #8]
   17a28:	ldr	r2, [sp, #12]
   17a2c:	ldr	r0, [r0]
   17a30:	str	r1, [r3, #4]
   17a34:	str	r2, [r3, #8]
   17a38:	add	r0, r0, #72	; 0x48
   17a3c:	mov	r1, #1
   17a40:	bl	38e58 <__printf_chk@plt+0x27798>
   17a44:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17a48:	ldr	r2, [sp, #36]	; 0x24
   17a4c:	ldr	r3, [r4]
   17a50:	cmp	r2, r3
   17a54:	bne	17ad0 <__printf_chk@plt+0x6410>
   17a58:	add	sp, sp, #40	; 0x28
   17a5c:	pop	{r4, r5, r6, pc}
   17a60:	ldr	r3, [r5]
   17a64:	mov	r1, #109	; 0x6d
   17a68:	add	r0, sp, #12
   17a6c:	ldr	r2, [r3, #8]
   17a70:	bl	4a54c <__printf_chk@plt+0x38e8c>
   17a74:	cmp	r0, #0
   17a78:	beq	17a14 <__printf_chk@plt+0x6354>
   17a7c:	ldr	r6, [pc, #92]	; 17ae0 <__printf_chk@plt+0x6420>
   17a80:	ldr	r3, [sp, #12]
   17a84:	ldr	r2, [r6]
   17a88:	cmp	r3, r2
   17a8c:	ldrge	r3, [r5]
   17a90:	bge	17a20 <__printf_chk@plt+0x6360>
   17a94:	ldr	r2, [pc, #72]	; 17ae4 <__printf_chk@plt+0x6424>
   17a98:	add	r0, sp, #16
   17a9c:	ldr	r1, [r2]
   17aa0:	mul	r1, r1, r3
   17aa4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   17aa8:	ldr	r3, [pc, #56]	; 17ae8 <__printf_chk@plt+0x6428>
   17aac:	add	r2, sp, #16
   17ab0:	str	r3, [sp]
   17ab4:	ldr	r1, [pc, #48]	; 17aec <__printf_chk@plt+0x642c>
   17ab8:	mov	r0, #64	; 0x40
   17abc:	bl	29f74 <__printf_chk@plt+0x188b4>
   17ac0:	ldr	r2, [r6]
   17ac4:	ldr	r3, [r5]
   17ac8:	str	r2, [sp, #12]
   17acc:	b	17a20 <__printf_chk@plt+0x6360>
   17ad0:	bl	1148c <__stack_chk_fail@plt>
   17ad4:	andeq	ip, r7, r0, lsl sp
   17ad8:	strdeq	r2, [r8], -r8
   17adc:	andeq	r2, r8, r0, asr #23
   17ae0:	andeq	r5, r8, ip, lsr #19
   17ae4:	andeq	sp, r7, r8, rrx
   17ae8:	andeq	r6, r8, r0, lsr #15
   17aec:	andeq	r6, r5, ip, lsl #2
   17af0:	push	{r4, r5, lr}
   17af4:	sub	sp, sp, #28
   17af8:	ldr	r4, [pc, #196]	; 17bc4 <__printf_chk@plt+0x6504>
   17afc:	mov	r3, #0
   17b00:	str	r3, [sp, #12]
   17b04:	ldr	r3, [r4]
   17b08:	ldr	r5, [pc, #184]	; 17bc8 <__printf_chk@plt+0x6508>
   17b0c:	str	r3, [sp, #20]
   17b10:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17b14:	cmp	r0, #0
   17b18:	bne	17b54 <__printf_chk@plt+0x6494>
   17b1c:	ldr	r3, [r5]
   17b20:	ldr	r2, [r3, #92]	; 0x5c
   17b24:	str	r2, [sp, #12]
   17b28:	ldr	r1, [r3, #96]	; 0x60
   17b2c:	ldr	r2, [sp, #12]
   17b30:	str	r1, [r3, #92]	; 0x5c
   17b34:	str	r2, [r3, #96]	; 0x60
   17b38:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17b3c:	ldr	r2, [sp, #20]
   17b40:	ldr	r3, [r4]
   17b44:	cmp	r2, r3
   17b48:	bne	17bc0 <__printf_chk@plt+0x6500>
   17b4c:	add	sp, sp, #28
   17b50:	pop	{r4, r5, pc}
   17b54:	ldr	r3, [r5]
   17b58:	mov	r1, #112	; 0x70
   17b5c:	add	r0, sp, #12
   17b60:	ldr	r2, [r3, #96]	; 0x60
   17b64:	bl	4a23c <__printf_chk@plt+0x38b7c>
   17b68:	cmp	r0, #0
   17b6c:	beq	17b1c <__printf_chk@plt+0x645c>
   17b70:	ldr	r3, [pc, #84]	; 17bcc <__printf_chk@plt+0x650c>
   17b74:	ldr	r2, [sp, #12]
   17b78:	ldr	r3, [r3]
   17b7c:	cmp	r2, r3
   17b80:	ldrge	r3, [r5]
   17b84:	bge	17b28 <__printf_chk@plt+0x6468>
   17b88:	ldr	r3, [pc, #64]	; 17bd0 <__printf_chk@plt+0x6510>
   17b8c:	ldr	r1, [pc, #64]	; 17bd4 <__printf_chk@plt+0x6514>
   17b90:	mov	r2, r3
   17b94:	str	r3, [sp]
   17b98:	mov	r0, #64	; 0x40
   17b9c:	bl	29f74 <__printf_chk@plt+0x188b4>
   17ba0:	ldr	r3, [pc, #48]	; 17bd8 <__printf_chk@plt+0x6518>
   17ba4:	add	r0, sp, #16
   17ba8:	ldr	r1, [r3]
   17bac:	bl	4a790 <__printf_chk@plt+0x390d0>
   17bb0:	ldr	r2, [sp, #16]
   17bb4:	ldr	r3, [r5]
   17bb8:	str	r2, [sp, #12]
   17bbc:	b	17b28 <__printf_chk@plt+0x6468>
   17bc0:	bl	1148c <__stack_chk_fail@plt>
   17bc4:	andeq	ip, r7, r0, lsl sp
   17bc8:	strdeq	r2, [r8], -r8
   17bcc:	andeq	r5, r8, r8, lsr #19
   17bd0:	andeq	r6, r8, r0, lsr #15
   17bd4:	andeq	r6, r5, r0, lsr #2
   17bd8:	andeq	sp, r7, r4, rrx
   17bdc:	push	{r4, r5, r6, lr}
   17be0:	sub	sp, sp, #16
   17be4:	ldr	r4, [pc, #180]	; 17ca0 <__printf_chk@plt+0x65e0>
   17be8:	mov	r3, #0
   17bec:	str	r3, [sp, #8]
   17bf0:	ldr	r3, [r4]
   17bf4:	ldr	r5, [pc, #168]	; 17ca4 <__printf_chk@plt+0x65e4>
   17bf8:	str	r3, [sp, #12]
   17bfc:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   17c00:	cmp	r0, #0
   17c04:	bne	17c40 <__printf_chk@plt+0x6580>
   17c08:	ldr	r3, [r5]
   17c0c:	ldr	r2, [r3, #100]	; 0x64
   17c10:	str	r2, [sp, #8]
   17c14:	ldr	r1, [r3, #104]	; 0x68
   17c18:	ldr	r2, [sp, #8]
   17c1c:	str	r1, [r3, #100]	; 0x64
   17c20:	str	r2, [r3, #104]	; 0x68
   17c24:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17c28:	ldr	r2, [sp, #12]
   17c2c:	ldr	r3, [r4]
   17c30:	cmp	r2, r3
   17c34:	bne	17c9c <__printf_chk@plt+0x65dc>
   17c38:	add	sp, sp, #16
   17c3c:	pop	{r4, r5, r6, pc}
   17c40:	ldr	r3, [r5]
   17c44:	mov	r1, #112	; 0x70
   17c48:	add	r0, sp, #8
   17c4c:	ldr	r2, [r3, #104]	; 0x68
   17c50:	bl	4a23c <__printf_chk@plt+0x38b7c>
   17c54:	cmp	r0, #0
   17c58:	beq	17c08 <__printf_chk@plt+0x6548>
   17c5c:	ldr	r6, [pc, #68]	; 17ca8 <__printf_chk@plt+0x65e8>
   17c60:	ldr	r2, [sp, #8]
   17c64:	ldr	r3, [r6]
   17c68:	cmp	r2, r3
   17c6c:	ldrge	r3, [r5]
   17c70:	bge	17c14 <__printf_chk@plt+0x6554>
   17c74:	ldr	r3, [pc, #48]	; 17cac <__printf_chk@plt+0x65ec>
   17c78:	ldr	r1, [pc, #48]	; 17cb0 <__printf_chk@plt+0x65f0>
   17c7c:	mov	r2, r3
   17c80:	str	r3, [sp]
   17c84:	mov	r0, #64	; 0x40
   17c88:	bl	29f74 <__printf_chk@plt+0x188b4>
   17c8c:	ldr	r2, [r6]
   17c90:	ldr	r3, [r5]
   17c94:	str	r2, [sp, #8]
   17c98:	b	17c14 <__printf_chk@plt+0x6554>
   17c9c:	bl	1148c <__stack_chk_fail@plt>
   17ca0:	andeq	ip, r7, r0, lsl sp
   17ca4:	strdeq	r2, [r8], -r8
   17ca8:	andeq	r5, r8, r8, lsr #19
   17cac:	andeq	r6, r8, r0, lsr #15
   17cb0:	andeq	r6, r5, r8, asr #2
   17cb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17cb8:	sub	sp, sp, #532	; 0x214
   17cbc:	ldr	r9, [pc, #392]	; 17e4c <__printf_chk@plt+0x678c>
   17cc0:	ldr	r8, [pc, #392]	; 17e50 <__printf_chk@plt+0x6790>
   17cc4:	ldr	r2, [r9, #4]
   17cc8:	ldr	r3, [r8]
   17ccc:	cmp	r2, #0
   17cd0:	str	r3, [sp, #524]	; 0x20c
   17cd4:	beq	17e2c <__printf_chk@plt+0x676c>
   17cd8:	ldr	r6, [pc, #372]	; 17e54 <__printf_chk@plt+0x6794>
   17cdc:	mov	sl, #0
   17ce0:	mov	r5, r6
   17ce4:	mov	r0, r5
   17ce8:	bl	2de4c <__printf_chk@plt+0x1c78c>
   17cec:	ldr	r3, [r6, #20]
   17cf0:	bic	r2, r3, #16
   17cf4:	cmp	r2, #13
   17cf8:	beq	17e10 <__printf_chk@plt+0x6750>
   17cfc:	mov	r7, #0
   17d00:	mov	r4, r7
   17d04:	b	17d34 <__printf_chk@plt+0x6674>
   17d08:	ldrb	r2, [fp, #17]
   17d0c:	cmp	r2, #0
   17d10:	beq	17e04 <__printf_chk@plt+0x6744>
   17d14:	add	r3, sp, #528	; 0x210
   17d18:	add	r3, r3, r4
   17d1c:	add	r4, r4, #1
   17d20:	strb	r2, [r3, #-524]	; 0xfffffdf4
   17d24:	cmp	r4, #256	; 0x100
   17d28:	beq	17d9c <__printf_chk@plt+0x66dc>
   17d2c:	ldr	r3, [r6, #20]
   17d30:	bic	r2, r3, #16
   17d34:	cmp	r2, #13
   17d38:	cmpne	r3, #19
   17d3c:	beq	17e04 <__printf_chk@plt+0x6744>
   17d40:	mov	r1, #1
   17d44:	mov	r0, r5
   17d48:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   17d4c:	subs	fp, r0, #0
   17d50:	beq	17e10 <__printf_chk@plt+0x6750>
   17d54:	mov	r0, r5
   17d58:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   17d5c:	ldrb	r3, [fp, #24]
   17d60:	cmp	r3, #45	; 0x2d
   17d64:	bne	17d08 <__printf_chk@plt+0x6648>
   17d68:	cmp	r4, #0
   17d6c:	beq	17d2c <__printf_chk@plt+0x666c>
   17d70:	cmp	r7, #0
   17d74:	add	r3, sp, #528	; 0x210
   17d78:	beq	17d8c <__printf_chk@plt+0x66cc>
   17d7c:	add	r3, r3, r7
   17d80:	ldrb	r2, [r3, #-265]	; 0xfffffef7
   17d84:	cmp	r2, r4
   17d88:	beq	17d24 <__printf_chk@plt+0x6664>
   17d8c:	cmp	r4, #256	; 0x100
   17d90:	strb	r4, [r3, #-264]	; 0xfffffef8
   17d94:	add	r7, r7, #1
   17d98:	bne	17d2c <__printf_chk@plt+0x666c>
   17d9c:	add	r3, sp, #528	; 0x210
   17da0:	add	r4, r3, r4
   17da4:	add	r3, r3, r7
   17da8:	add	r7, r7, #1
   17dac:	mov	r0, r7
   17db0:	strb	sl, [r3, #-264]	; 0xfffffef8
   17db4:	strb	sl, [r4, #-524]	; 0xfffffdf4
   17db8:	bl	113d8 <_Znaj@plt>
   17dbc:	mov	r2, r7
   17dc0:	add	r1, sp, #264	; 0x108
   17dc4:	mov	fp, r0
   17dc8:	bl	1157c <memcpy@plt>
   17dcc:	ldr	r4, [r9, #4]
   17dd0:	mov	r2, #0
   17dd4:	add	r1, sp, #4
   17dd8:	add	r4, r4, #8
   17ddc:	mov	r0, sp
   17de0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   17de4:	mov	r2, fp
   17de8:	mov	r0, r4
   17dec:	ldr	r1, [sp]
   17df0:	bl	13364 <__printf_chk@plt+0x1ca4>
   17df4:	cmp	r0, #0
   17df8:	beq	17ce4 <__printf_chk@plt+0x6624>
   17dfc:	bl	114f8 <_ZdaPv@plt>
   17e00:	b	17ce4 <__printf_chk@plt+0x6624>
   17e04:	cmp	r4, #0
   17e08:	beq	17ce4 <__printf_chk@plt+0x6624>
   17e0c:	b	17d9c <__printf_chk@plt+0x66dc>
   17e10:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17e14:	ldr	r2, [sp, #524]	; 0x20c
   17e18:	ldr	r3, [r8]
   17e1c:	cmp	r2, r3
   17e20:	bne	17e48 <__printf_chk@plt+0x6788>
   17e24:	add	sp, sp, #532	; 0x214
   17e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e2c:	ldr	r3, [pc, #36]	; 17e58 <__printf_chk@plt+0x6798>
   17e30:	ldr	r0, [pc, #36]	; 17e5c <__printf_chk@plt+0x679c>
   17e34:	mov	r2, r3
   17e38:	mov	r1, r3
   17e3c:	bl	29fe4 <__printf_chk@plt+0x18924>
   17e40:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17e44:	b	17e14 <__printf_chk@plt+0x6754>
   17e48:	bl	1148c <__stack_chk_fail@plt>
   17e4c:	strdeq	r2, [r8], -r8
   17e50:	andeq	ip, r7, r0, lsl sp
   17e54:	andeq	r2, r8, r8, lsr #26
   17e58:	andeq	r6, r8, r0, lsr #15
   17e5c:	andeq	r6, r5, r4, lsl #3
   17e60:	push	{r4, r5, lr}
   17e64:	sub	sp, sp, #20
   17e68:	ldr	r4, [pc, #152]	; 17f08 <__printf_chk@plt+0x6848>
   17e6c:	mov	r3, #0
   17e70:	mov	r1, #109	; 0x6d
   17e74:	ldr	r2, [r4]
   17e78:	add	r0, sp, #8
   17e7c:	str	r2, [sp, #12]
   17e80:	str	r3, [sp, #8]
   17e84:	bl	4a6d0 <__printf_chk@plt+0x39010>
   17e88:	cmp	r0, #0
   17e8c:	beq	17eb4 <__printf_chk@plt+0x67f4>
   17e90:	ldr	r5, [pc, #116]	; 17f0c <__printf_chk@plt+0x684c>
   17e94:	ldr	r2, [sp, #8]
   17e98:	ldr	r3, [r5]
   17e9c:	cmp	r2, r3
   17ea0:	blt	17ed0 <__printf_chk@plt+0x6810>
   17ea4:	ldr	r3, [pc, #100]	; 17f10 <__printf_chk@plt+0x6850>
   17ea8:	ldr	r2, [sp, #8]
   17eac:	ldr	r3, [r3]
   17eb0:	str	r2, [r3, #296]	; 0x128
   17eb4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17eb8:	ldr	r2, [sp, #12]
   17ebc:	ldr	r3, [r4]
   17ec0:	cmp	r2, r3
   17ec4:	bne	17f04 <__printf_chk@plt+0x6844>
   17ec8:	add	sp, sp, #20
   17ecc:	pop	{r4, r5, pc}
   17ed0:	ldr	r3, [pc, #60]	; 17f14 <__printf_chk@plt+0x6854>
   17ed4:	ldr	r1, [pc, #60]	; 17f18 <__printf_chk@plt+0x6858>
   17ed8:	mov	r2, r3
   17edc:	str	r3, [sp]
   17ee0:	mov	r0, #64	; 0x40
   17ee4:	bl	29f74 <__printf_chk@plt+0x188b4>
   17ee8:	ldr	r3, [r5]
   17eec:	str	r3, [sp, #8]
   17ef0:	ldr	r3, [pc, #24]	; 17f10 <__printf_chk@plt+0x6850>
   17ef4:	ldr	r2, [sp, #8]
   17ef8:	ldr	r3, [r3]
   17efc:	str	r2, [r3, #296]	; 0x128
   17f00:	b	17eb4 <__printf_chk@plt+0x67f4>
   17f04:	bl	1148c <__stack_chk_fail@plt>
   17f08:	andeq	ip, r7, r0, lsl sp
   17f0c:	andeq	r5, r8, ip, lsr #19
   17f10:	strdeq	r2, [r8], -r8
   17f14:	andeq	r6, r8, r0, lsr #15
   17f18:	andeq	r6, r5, r4, lsr #3
   17f1c:	push	{r4, r5, lr}
   17f20:	sub	sp, sp, #20
   17f24:	ldr	r4, [pc, #152]	; 17fc4 <__printf_chk@plt+0x6904>
   17f28:	mov	r3, #0
   17f2c:	mov	r1, #109	; 0x6d
   17f30:	ldr	r2, [r4]
   17f34:	add	r0, sp, #8
   17f38:	str	r2, [sp, #12]
   17f3c:	str	r3, [sp, #8]
   17f40:	bl	4a6d0 <__printf_chk@plt+0x39010>
   17f44:	cmp	r0, #0
   17f48:	beq	17f70 <__printf_chk@plt+0x68b0>
   17f4c:	ldr	r5, [pc, #116]	; 17fc8 <__printf_chk@plt+0x6908>
   17f50:	ldr	r2, [sp, #8]
   17f54:	ldr	r3, [r5]
   17f58:	cmp	r2, r3
   17f5c:	blt	17f8c <__printf_chk@plt+0x68cc>
   17f60:	ldr	r3, [pc, #100]	; 17fcc <__printf_chk@plt+0x690c>
   17f64:	ldr	r2, [sp, #8]
   17f68:	ldr	r3, [r3]
   17f6c:	str	r2, [r3, #300]	; 0x12c
   17f70:	bl	2fb28 <__printf_chk@plt+0x1e468>
   17f74:	ldr	r2, [sp, #12]
   17f78:	ldr	r3, [r4]
   17f7c:	cmp	r2, r3
   17f80:	bne	17fc0 <__printf_chk@plt+0x6900>
   17f84:	add	sp, sp, #20
   17f88:	pop	{r4, r5, pc}
   17f8c:	ldr	r3, [pc, #60]	; 17fd0 <__printf_chk@plt+0x6910>
   17f90:	ldr	r1, [pc, #60]	; 17fd4 <__printf_chk@plt+0x6914>
   17f94:	mov	r2, r3
   17f98:	str	r3, [sp]
   17f9c:	mov	r0, #64	; 0x40
   17fa0:	bl	29f74 <__printf_chk@plt+0x188b4>
   17fa4:	ldr	r3, [r5]
   17fa8:	str	r3, [sp, #8]
   17fac:	ldr	r3, [pc, #24]	; 17fcc <__printf_chk@plt+0x690c>
   17fb0:	ldr	r2, [sp, #8]
   17fb4:	ldr	r3, [r3]
   17fb8:	str	r2, [r3, #300]	; 0x12c
   17fbc:	b	17f70 <__printf_chk@plt+0x68b0>
   17fc0:	bl	1148c <__stack_chk_fail@plt>
   17fc4:	andeq	ip, r7, r0, lsl sp
   17fc8:	andeq	r5, r8, ip, lsr #19
   17fcc:	strdeq	r2, [r8], -r8
   17fd0:	andeq	r6, r8, r0, lsr #15
   17fd4:	andeq	r6, r5, ip, asr #3
   17fd8:	push	{r4, r5, r6, lr}
   17fdc:	sub	sp, sp, #8
   17fe0:	ldr	r4, [pc, #296]	; 18110 <__printf_chk@plt+0x6a50>
   17fe4:	ldr	r6, [pc, #296]	; 18114 <__printf_chk@plt+0x6a54>
   17fe8:	ldr	r2, [r4, #20]
   17fec:	ldr	r3, [r6]
   17ff0:	cmp	r2, #19
   17ff4:	str	r3, [sp, #4]
   17ff8:	bne	18014 <__printf_chk@plt+0x6954>
   17ffc:	mov	r5, r4
   18000:	mov	r0, r5
   18004:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   18008:	ldr	r3, [r4, #20]
   1800c:	cmp	r3, #19
   18010:	beq	18000 <__printf_chk@plt+0x6940>
   18014:	mov	r1, #0
   18018:	ldr	r0, [pc, #240]	; 18110 <__printf_chk@plt+0x6a50>
   1801c:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   18020:	cmp	r0, #0
   18024:	beq	180a4 <__printf_chk@plt+0x69e4>
   18028:	ldr	r4, [pc, #232]	; 18118 <__printf_chk@plt+0x6a58>
   1802c:	ldr	r1, [r4]
   18030:	bl	470a0 <__printf_chk@plt+0x359e0>
   18034:	mov	r5, r0
   18038:	ldr	r0, [pc, #208]	; 18110 <__printf_chk@plt+0x6a50>
   1803c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   18040:	cmp	r5, #0
   18044:	beq	18088 <__printf_chk@plt+0x69c8>
   18048:	ldr	r3, [r4]
   1804c:	ldr	r0, [r3, #252]	; 0xfc
   18050:	cmp	r0, #0
   18054:	beq	18068 <__printf_chk@plt+0x69a8>
   18058:	ldr	r3, [r0]
   1805c:	ldr	r3, [r3, #4]
   18060:	blx	r3
   18064:	ldr	r3, [r4]
   18068:	mov	r2, #3
   1806c:	str	r5, [r3, #252]	; 0xfc
   18070:	str	r2, [r3, #248]	; 0xf8
   18074:	mov	r3, #0
   18078:	str	r3, [sp]
   1807c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   18080:	cmp	r0, #0
   18084:	bne	180ec <__printf_chk@plt+0x6a2c>
   18088:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1808c:	ldr	r2, [sp, #4]
   18090:	ldr	r3, [r6]
   18094:	cmp	r2, r3
   18098:	bne	1810c <__printf_chk@plt+0x6a4c>
   1809c:	add	sp, sp, #8
   180a0:	pop	{r4, r5, r6, pc}
   180a4:	ldr	r4, [pc, #108]	; 18118 <__printf_chk@plt+0x6a58>
   180a8:	bl	28d84 <__printf_chk@plt+0x176c4>
   180ac:	ldr	r2, [r4]
   180b0:	ldr	r3, [r2, #248]	; 0xf8
   180b4:	bic	r3, r3, #1
   180b8:	cmp	r3, #0
   180bc:	str	r3, [r2, #248]	; 0xf8
   180c0:	bne	18088 <__printf_chk@plt+0x69c8>
   180c4:	ldr	r0, [r2, #252]	; 0xfc
   180c8:	cmp	r0, #0
   180cc:	beq	180e0 <__printf_chk@plt+0x6a20>
   180d0:	ldr	r3, [r0]
   180d4:	ldr	r3, [r3, #4]
   180d8:	blx	r3
   180dc:	ldr	r2, [r4]
   180e0:	mov	r3, #0
   180e4:	str	r3, [r2, #252]	; 0xfc
   180e8:	b	18088 <__printf_chk@plt+0x69c8>
   180ec:	mov	r1, #109	; 0x6d
   180f0:	mov	r0, sp
   180f4:	bl	4a6d0 <__printf_chk@plt+0x39010>
   180f8:	cmp	r0, #0
   180fc:	ldrne	r3, [r4]
   18100:	ldrne	r2, [sp]
   18104:	strne	r2, [r3, #256]	; 0x100
   18108:	b	18088 <__printf_chk@plt+0x69c8>
   1810c:	bl	1148c <__stack_chk_fail@plt>
   18110:	andeq	r2, r8, r8, lsr #26
   18114:	andeq	ip, r7, r0, lsl sp
   18118:	strdeq	r2, [r8], -r8
   1811c:	push	{r4, r5, r6, r7, r8, lr}
   18120:	sub	sp, sp, #16
   18124:	ldr	r6, [pc, #608]	; 1838c <__printf_chk@plt+0x6ccc>
   18128:	ldr	r7, [pc, #608]	; 18390 <__printf_chk@plt+0x6cd0>
   1812c:	mov	r5, #0
   18130:	ldr	r2, [r6]
   18134:	ldr	r3, [r7]
   18138:	ldr	r0, [r2, #260]	; 0x104
   1813c:	str	r3, [sp, #12]
   18140:	bl	43410 <__printf_chk@plt+0x31d50>
   18144:	ldr	r3, [r6]
   18148:	str	r5, [r3, #260]	; 0x104
   1814c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   18150:	cmp	r0, r5
   18154:	beq	181f0 <__printf_chk@plt+0x6b30>
   18158:	ldr	r4, [pc, #564]	; 18394 <__printf_chk@plt+0x6cd4>
   1815c:	sub	r8, r4, #40	; 0x28
   18160:	ldr	r1, [r6]
   18164:	ldr	r0, [r4], #-4
   18168:	bl	470a0 <__printf_chk@plt+0x359e0>
   1816c:	cmp	r0, #0
   18170:	beq	181f0 <__printf_chk@plt+0x6b30>
   18174:	cmp	r8, r4
   18178:	str	r5, [r0, #4]
   1817c:	mov	r5, r0
   18180:	bne	18160 <__printf_chk@plt+0x6aa0>
   18184:	ldr	r8, [r6]
   18188:	ldr	r4, [pc, #520]	; 18398 <__printf_chk@plt+0x6cd8>
   1818c:	mov	r0, r8
   18190:	str	r5, [r8, #260]	; 0x104
   18194:	bl	46f8c <__printf_chk@plt+0x358cc>
   18198:	mov	r1, #0
   1819c:	str	r0, [r8, #264]	; 0x108
   181a0:	mov	r0, r4
   181a4:	bl	23e84 <__printf_chk@plt+0x127c4>
   181a8:	subs	r5, r0, #0
   181ac:	beq	182e4 <__printf_chk@plt+0x6c24>
   181b0:	ldr	r3, [r4, #20]
   181b4:	bic	r2, r3, #16
   181b8:	cmp	r2, #13
   181bc:	cmpne	r3, #19
   181c0:	beq	181e4 <__printf_chk@plt+0x6b24>
   181c4:	mov	r5, r4
   181c8:	mov	r0, r5
   181cc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   181d0:	ldr	r3, [r4, #20]
   181d4:	bic	r2, r3, #16
   181d8:	cmp	r2, #13
   181dc:	cmpne	r3, #19
   181e0:	bne	181c8 <__printf_chk@plt+0x6b08>
   181e4:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   181e8:	cmp	r0, #0
   181ec:	bne	1820c <__printf_chk@plt+0x6b4c>
   181f0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   181f4:	ldr	r2, [sp, #12]
   181f8:	ldr	r3, [r7]
   181fc:	cmp	r2, r3
   18200:	bne	18388 <__printf_chk@plt+0x6cc8>
   18204:	add	sp, sp, #16
   18208:	pop	{r4, r5, r6, r7, r8, pc}
   1820c:	mov	r1, #0
   18210:	ldr	r0, [pc, #384]	; 18398 <__printf_chk@plt+0x6cd8>
   18214:	bl	23e84 <__printf_chk@plt+0x127c4>
   18218:	cmp	r0, #0
   1821c:	beq	18328 <__printf_chk@plt+0x6c68>
   18220:	ldr	r3, [r4, #20]
   18224:	bic	r2, r3, #16
   18228:	cmp	r2, #13
   1822c:	cmpne	r3, #19
   18230:	beq	18254 <__printf_chk@plt+0x6b94>
   18234:	ldr	r5, [pc, #348]	; 18398 <__printf_chk@plt+0x6cd8>
   18238:	mov	r0, r5
   1823c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   18240:	ldr	r3, [r4, #20]
   18244:	bic	r2, r3, #16
   18248:	cmp	r2, #13
   1824c:	cmpne	r3, #19
   18250:	bne	18238 <__printf_chk@plt+0x6b78>
   18254:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   18258:	cmp	r0, #0
   1825c:	beq	181f0 <__printf_chk@plt+0x6b30>
   18260:	mov	r1, #0
   18264:	ldr	r0, [pc, #300]	; 18398 <__printf_chk@plt+0x6cd8>
   18268:	bl	23e84 <__printf_chk@plt+0x127c4>
   1826c:	cmp	r0, #0
   18270:	beq	18350 <__printf_chk@plt+0x6c90>
   18274:	ldr	r3, [r4, #20]
   18278:	bic	r2, r3, #16
   1827c:	cmp	r2, #13
   18280:	cmpne	r3, #19
   18284:	beq	182a8 <__printf_chk@plt+0x6be8>
   18288:	ldr	r5, [pc, #264]	; 18398 <__printf_chk@plt+0x6cd8>
   1828c:	mov	r0, r5
   18290:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   18294:	ldr	r3, [r4, #20]
   18298:	bic	r2, r3, #16
   1829c:	cmp	r2, #13
   182a0:	cmpne	r3, #19
   182a4:	bne	1828c <__printf_chk@plt+0x6bcc>
   182a8:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   182ac:	cmp	r0, #0
   182b0:	beq	181f0 <__printf_chk@plt+0x6b30>
   182b4:	mov	r1, #0
   182b8:	ldr	r0, [pc, #216]	; 18398 <__printf_chk@plt+0x6cd8>
   182bc:	bl	23e84 <__printf_chk@plt+0x127c4>
   182c0:	cmp	r0, #0
   182c4:	bne	181f0 <__printf_chk@plt+0x6b30>
   182c8:	add	r0, sp, #8
   182cc:	bl	4a140 <__printf_chk@plt+0x38a80>
   182d0:	cmp	r0, #0
   182d4:	ldrne	r3, [r6]
   182d8:	ldrne	r2, [sp, #8]
   182dc:	strne	r2, [r3, #272]	; 0x110
   182e0:	b	181f0 <__printf_chk@plt+0x6b30>
   182e4:	ldr	r1, [r6, #16]
   182e8:	add	r0, sp, #8
   182ec:	bl	4a488 <__printf_chk@plt+0x38dc8>
   182f0:	cmp	r0, #0
   182f4:	beq	181e4 <__printf_chk@plt+0x6b24>
   182f8:	ldr	r3, [sp, #8]
   182fc:	cmp	r3, #0
   18300:	str	r3, [r6, #16]
   18304:	bge	181e4 <__printf_chk@plt+0x6b24>
   18308:	ldr	r3, [pc, #140]	; 1839c <__printf_chk@plt+0x6cdc>
   1830c:	ldr	r1, [pc, #140]	; 183a0 <__printf_chk@plt+0x6ce0>
   18310:	str	r3, [sp]
   18314:	mov	r2, r3
   18318:	mov	r0, #64	; 0x40
   1831c:	bl	29f74 <__printf_chk@plt+0x188b4>
   18320:	str	r5, [r6, #16]
   18324:	b	181e4 <__printf_chk@plt+0x6b24>
   18328:	add	r0, sp, #8
   1832c:	bl	4a140 <__printf_chk@plt+0x38a80>
   18330:	cmp	r0, #0
   18334:	beq	18254 <__printf_chk@plt+0x6b94>
   18338:	ldr	r3, [sp, #8]
   1833c:	cmp	r3, #0
   18340:	ble	1836c <__printf_chk@plt+0x6cac>
   18344:	ldr	r2, [r6]
   18348:	str	r3, [r2, #276]	; 0x114
   1834c:	b	18254 <__printf_chk@plt+0x6b94>
   18350:	add	r0, sp, #8
   18354:	bl	4a140 <__printf_chk@plt+0x38a80>
   18358:	cmp	r0, #0
   1835c:	ldrne	r3, [r6]
   18360:	ldrne	r2, [sp, #8]
   18364:	strne	r2, [r3, #268]	; 0x10c
   18368:	b	182a8 <__printf_chk@plt+0x6be8>
   1836c:	ldr	r3, [pc, #40]	; 1839c <__printf_chk@plt+0x6cdc>
   18370:	ldr	r1, [pc, #44]	; 183a4 <__printf_chk@plt+0x6ce4>
   18374:	str	r3, [sp]
   18378:	mov	r2, r3
   1837c:	mov	r0, #64	; 0x40
   18380:	bl	29f74 <__printf_chk@plt+0x188b4>
   18384:	b	18254 <__printf_chk@plt+0x6b94>
   18388:	bl	1148c <__stack_chk_fail@plt>
   1838c:	strdeq	r2, [r8], -r8
   18390:	andeq	ip, r7, r0, lsl sp
   18394:	andeq	r3, r8, r4, asr r4
   18398:	andeq	r2, r8, r8, lsr #26
   1839c:	andeq	r6, r8, r0, lsr #15
   183a0:	strdeq	r6, [r5], -r4
   183a4:	andeq	r6, r5, ip, lsl #4
   183a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   183ac:	mov	r6, r3
   183b0:	ldr	r7, [pc, #564]	; 185ec <__printf_chk@plt+0x6f2c>
   183b4:	ldr	r8, [pc, #564]	; 185f0 <__printf_chk@plt+0x6f30>
   183b8:	sub	sp, sp, #52	; 0x34
   183bc:	ldr	r3, [r7, #20]
   183c0:	str	r1, [sp, #12]
   183c4:	orrs	r3, r6, r3
   183c8:	ldr	r3, [r8]
   183cc:	mov	r4, r0
   183d0:	str	r2, [sp, #8]
   183d4:	str	r3, [sp, #44]	; 0x2c
   183d8:	bne	1846c <__printf_chk@plt+0x6dac>
   183dc:	ldr	r1, [sp, #12]
   183e0:	cmp	r1, #0
   183e4:	ble	1851c <__printf_chk@plt+0x6e5c>
   183e8:	ldr	r5, [pc, #516]	; 185f4 <__printf_chk@plt+0x6f34>
   183ec:	vldr	d7, [r5]
   183f0:	vcmpe.f64	d7, #0.0
   183f4:	vmrs	APSR_nzcv, fpscr
   183f8:	blt	18414 <__printf_chk@plt+0x6d54>
   183fc:	ldr	r9, [pc, #500]	; 185f8 <__printf_chk@plt+0x6f38>
   18400:	ldr	r2, [sp, #8]
   18404:	ldr	r3, [r9]
   18408:	mul	r3, r3, r2
   1840c:	cmp	r3, #0
   18410:	bgt	18534 <__printf_chk@plt+0x6e74>
   18414:	cmp	r4, #0
   18418:	beq	185d4 <__printf_chk@plt+0x6f14>
   1841c:	mov	r5, r4
   18420:	ldr	r3, [r4]
   18424:	mov	r0, r4
   18428:	add	r2, sp, #8
   1842c:	add	r1, sp, #12
   18430:	ldr	r3, [r3, #108]	; 0x6c
   18434:	blx	r3
   18438:	ldr	r4, [r4, #4]
   1843c:	cmp	r4, #0
   18440:	bne	18420 <__printf_chk@plt+0x6d60>
   18444:	cmp	r6, #0
   18448:	bne	184c4 <__printf_chk@plt+0x6e04>
   1844c:	ldr	r3, [r7, #20]
   18450:	cmp	r3, #0
   18454:	bne	184c4 <__printf_chk@plt+0x6e04>
   18458:	ldr	r1, [sp, #12]
   1845c:	clz	r3, r3
   18460:	lsr	r3, r3, #5
   18464:	str	r3, [r7, #20]
   18468:	b	184e4 <__printf_chk@plt+0x6e24>
   1846c:	cmp	r0, #0
   18470:	beq	18528 <__printf_chk@plt+0x6e68>
   18474:	mov	r2, #0
   18478:	b	18480 <__printf_chk@plt+0x6dc0>
   1847c:	mov	r4, r3
   18480:	ldr	r3, [r4, #4]
   18484:	str	r2, [r4, #4]
   18488:	cmp	r3, #0
   1848c:	mov	r2, r4
   18490:	bne	1847c <__printf_chk@plt+0x6dbc>
   18494:	cmp	r6, #0
   18498:	bne	1841c <__printf_chk@plt+0x6d5c>
   1849c:	ldr	r1, [sp, #12]
   184a0:	cmp	r1, #0
   184a4:	ble	1841c <__printf_chk@plt+0x6d5c>
   184a8:	ldr	r5, [pc, #324]	; 185f4 <__printf_chk@plt+0x6f34>
   184ac:	vldr	d7, [r5]
   184b0:	vcmpe.f64	d7, #0.0
   184b4:	vmrs	APSR_nzcv, fpscr
   184b8:	bge	183fc <__printf_chk@plt+0x6d3c>
   184bc:	b	1841c <__printf_chk@plt+0x6d5c>
   184c0:	mov	r5, r3
   184c4:	ldr	r3, [r5, #4]
   184c8:	str	r4, [r5, #4]
   184cc:	cmp	r3, #0
   184d0:	mov	r4, r5
   184d4:	bne	184c0 <__printf_chk@plt+0x6e00>
   184d8:	cmp	r6, #0
   184dc:	beq	18514 <__printf_chk@plt+0x6e54>
   184e0:	ldr	r1, [sp, #12]
   184e4:	ldr	r3, [sp, #8]
   184e8:	orrs	r3, r1, r3
   184ec:	beq	184fc <__printf_chk@plt+0x6e3c>
   184f0:	ldr	r1, [pc, #260]	; 185fc <__printf_chk@plt+0x6f3c>
   184f4:	ldr	r0, [pc, #260]	; 18600 <__printf_chk@plt+0x6f40>
   184f8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   184fc:	ldr	r2, [sp, #44]	; 0x2c
   18500:	ldr	r3, [r8]
   18504:	cmp	r2, r3
   18508:	bne	185e8 <__printf_chk@plt+0x6f28>
   1850c:	add	sp, sp, #52	; 0x34
   18510:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18514:	ldr	r3, [r7, #20]
   18518:	b	18458 <__printf_chk@plt+0x6d98>
   1851c:	cmp	r4, #0
   18520:	bne	1841c <__printf_chk@plt+0x6d5c>
   18524:	b	185e0 <__printf_chk@plt+0x6f20>
   18528:	cmp	r6, #0
   1852c:	bne	184e4 <__printf_chk@plt+0x6e24>
   18530:	b	183dc <__printf_chk@plt+0x6d1c>
   18534:	ldr	r2, [pc, #200]	; 18604 <__printf_chk@plt+0x6f44>
   18538:	ldr	r3, [r7]
   1853c:	ldr	r1, [pc, #196]	; 18608 <__printf_chk@plt+0x6f48>
   18540:	ldr	r2, [r2]
   18544:	ldr	r0, [r3, #24]
   18548:	ldr	r1, [r1]
   1854c:	add	r2, r2, r2, lsl #3
   18550:	lsl	r2, r2, #3
   18554:	bl	48c40 <__printf_chk@plt+0x37580>
   18558:	mov	r1, r0
   1855c:	add	r0, sp, #20
   18560:	bl	4a7f4 <__printf_chk@plt+0x39134>
   18564:	ldr	r3, [r9]
   18568:	ldr	r2, [sp, #8]
   1856c:	ldr	r1, [sp, #12]
   18570:	ldr	r0, [sp, #20]
   18574:	mul	r2, r2, r3
   18578:	vmov	s15, r1
   1857c:	cmp	r0, #0
   18580:	mulne	r3, r3, r0
   18584:	vcvt.f64.s32	d5, s15
   18588:	vmov	s15, r2
   1858c:	vcvt.f64.s32	d7, s15
   18590:	vdiv.f64	d6, d7, d5
   18594:	vmov	s15, r3
   18598:	vcvt.f64.s32	d7, s15
   1859c:	vdiv.f64	d0, d6, d7
   185a0:	vldr	d7, [r5]
   185a4:	vcmpe.f64	d7, d0
   185a8:	vmrs	APSR_nzcv, fpscr
   185ac:	bpl	18414 <__printf_chk@plt+0x6d54>
   185b0:	add	r0, sp, #24
   185b4:	bl	4c78c <__printf_chk@plt+0x3b0cc>
   185b8:	ldr	r3, [pc, #76]	; 1860c <__printf_chk@plt+0x6f4c>
   185bc:	add	r2, sp, #24
   185c0:	str	r3, [sp]
   185c4:	ldr	r1, [pc, #68]	; 18610 <__printf_chk@plt+0x6f50>
   185c8:	mov	r0, #4
   185cc:	bl	29fac <__printf_chk@plt+0x188ec>
   185d0:	b	18414 <__printf_chk@plt+0x6d54>
   185d4:	cmp	r6, #0
   185d8:	ldreq	r1, [sp, #12]
   185dc:	bne	184e0 <__printf_chk@plt+0x6e20>
   185e0:	ldr	r3, [r7, #20]
   185e4:	b	1845c <__printf_chk@plt+0x6d9c>
   185e8:	bl	1148c <__stack_chk_fail@plt>
   185ec:	strdeq	r2, [r8], -r8
   185f0:	andeq	ip, r7, r0, lsl sp
   185f4:	andeq	sp, r7, r8, asr #32
   185f8:	andeq	sp, r7, r8, rrx
   185fc:	andeq	r6, r5, ip, asr #4
   18600:	andeq	r0, r0, pc, lsr #16
   18604:	muleq	r8, ip, r9
   18608:	muleq	r8, r8, r9
   1860c:	andeq	r6, r8, r0, lsr #15
   18610:	andeq	r6, r5, r4, lsr r2
   18614:	b	45c68 <__printf_chk@plt+0x345a8>
   18618:	mov	r1, r0
   1861c:	push	{r4, lr}
   18620:	ldr	r0, [r0, #48]	; 0x30
   18624:	bl	3f7b4 <__printf_chk@plt+0x2e0f4>
   18628:	pop	{r4, pc}
   1862c:	push	{r4, lr}
   18630:	ldr	r0, [r0, #48]	; 0x30
   18634:	bl	3f7e4 <__printf_chk@plt+0x2e124>
   18638:	pop	{r4, pc}
   1863c:	push	{r4, r5, r6, lr}
   18640:	mov	r0, #1
   18644:	bl	30944 <__printf_chk@plt+0x1f284>
   18648:	subs	r5, r0, #0
   1864c:	beq	18670 <__printf_chk@plt+0x6fb0>
   18650:	ldr	r4, [pc, #112]	; 186c8 <__printf_chk@plt+0x7008>
   18654:	mov	r2, #0
   18658:	add	r0, r4, #24
   1865c:	mov	r1, r5
   18660:	bl	13364 <__printf_chk@plt+0x1ca4>
   18664:	cmp	r0, #0
   18668:	str	r0, [r4, #4]
   1866c:	beq	18678 <__printf_chk@plt+0x6fb8>
   18670:	pop	{r4, r5, r6, lr}
   18674:	b	2fb28 <__printf_chk@plt+0x1e468>
   18678:	mov	r0, #56	; 0x38
   1867c:	bl	5130c <_Znwj@@Base>
   18680:	ldr	r1, [pc, #68]	; 186cc <__printf_chk@plt+0x700c>
   18684:	mov	r6, r0
   18688:	str	r5, [r0], #8
   1868c:	bl	132e8 <__printf_chk@plt+0x1c28>
   18690:	ldr	ip, [pc, #56]	; 186d0 <__printf_chk@plt+0x7010>
   18694:	mov	r1, r5
   18698:	mov	r3, #0
   1869c:	mov	r2, r6
   186a0:	add	r0, r4, #24
   186a4:	str	r6, [r4, #4]
   186a8:	str	ip, [r6, #40]	; 0x28
   186ac:	str	r3, [r6, #44]	; 0x2c
   186b0:	bl	13364 <__printf_chk@plt+0x1ca4>
   186b4:	pop	{r4, r5, r6, lr}
   186b8:	b	2fb28 <__printf_chk@plt+0x1e468>
   186bc:	mov	r0, r6
   186c0:	bl	5135c <_ZdlPv@@Base>
   186c4:	bl	11498 <__cxa_end_cleanup@plt>
   186c8:	strdeq	r2, [r8], -r8
   186cc:	strdeq	r0, [r0], -r5
   186d0:	andeq	r5, r5, r4, lsr #27
   186d4:	ldr	r3, [r0, #164]	; 0xa4
   186d8:	cmp	r3, #0
   186dc:	beq	186e8 <__printf_chk@plt+0x7028>
   186e0:	ldr	r0, [r0, #132]	; 0x84
   186e4:	bx	lr
   186e8:	ldr	r3, [r0, #128]	; 0x80
   186ec:	cmp	r3, #0
   186f0:	ldrne	r0, [r0, #124]	; 0x7c
   186f4:	ldreq	r0, [r0, #120]	; 0x78
   186f8:	bx	lr
   186fc:	push	{r4, lr}
   18700:	mov	r0, #0
   18704:	bl	30944 <__printf_chk@plt+0x1f284>
   18708:	cmp	r0, #0
   1870c:	beq	1871c <__printf_chk@plt+0x705c>
   18710:	bl	23868 <__printf_chk@plt+0x121a8>
   18714:	pop	{r4, lr}
   18718:	b	2fb28 <__printf_chk@plt+0x1e468>
   1871c:	ldr	r3, [pc, #36]	; 18748 <__printf_chk@plt+0x7088>
   18720:	ldr	r3, [r3]
   18724:	ldr	r2, [r3, #76]	; 0x4c
   18728:	cmp	r2, #0
   1872c:	bne	18714 <__printf_chk@plt+0x7054>
   18730:	ldr	r1, [r3, #316]	; 0x13c
   18734:	ldr	r2, [r3, #312]	; 0x138
   18738:	pop	{r4, lr}
   1873c:	str	r1, [r3, #312]	; 0x138
   18740:	str	r2, [r3, #316]	; 0x13c
   18744:	b	2fb28 <__printf_chk@plt+0x1e468>
   18748:	strdeq	r2, [r8], -r8
   1874c:	push	{r4, lr}
   18750:	mov	r0, #0
   18754:	bl	30944 <__printf_chk@plt+0x1f284>
   18758:	cmp	r0, #0
   1875c:	beq	1876c <__printf_chk@plt+0x70ac>
   18760:	bl	238f0 <__printf_chk@plt+0x12230>
   18764:	pop	{r4, lr}
   18768:	b	2fb28 <__printf_chk@plt+0x1e468>
   1876c:	ldr	r3, [pc, #36]	; 18798 <__printf_chk@plt+0x70d8>
   18770:	ldr	r3, [r3]
   18774:	ldr	r2, [r3, #76]	; 0x4c
   18778:	cmp	r2, #0
   1877c:	bne	18764 <__printf_chk@plt+0x70a4>
   18780:	ldr	r1, [r3, #324]	; 0x144
   18784:	ldr	r2, [r3, #320]	; 0x140
   18788:	pop	{r4, lr}
   1878c:	str	r1, [r3, #320]	; 0x140
   18790:	str	r2, [r3, #324]	; 0x144
   18794:	b	2fb28 <__printf_chk@plt+0x1e468>
   18798:	strdeq	r2, [r8], -r8
   1879c:	push	{r4, r5, r6, r7, r8, lr}
   187a0:	subs	r4, r1, #0
   187a4:	popeq	{r4, r5, r6, r7, r8, pc}
   187a8:	mov	r6, r0
   187ac:	ldr	r0, [r4, #12]
   187b0:	mov	r7, r2
   187b4:	cmp	r0, #0
   187b8:	mov	r5, r3
   187bc:	bne	187d8 <__printf_chk@plt+0x7118>
   187c0:	ldr	r4, [r4, #4]
   187c4:	cmp	r4, #0
   187c8:	popeq	{r4, r5, r6, r7, r8, pc}
   187cc:	ldr	r0, [r4, #12]
   187d0:	cmp	r0, #0
   187d4:	beq	187c0 <__printf_chk@plt+0x7100>
   187d8:	ldr	r2, [r6, #328]	; 0x148
   187dc:	cmp	r2, #0
   187e0:	bne	1887c <__printf_chk@plt+0x71bc>
   187e4:	ldr	r3, [r6, #332]	; 0x14c
   187e8:	cmp	r3, #0
   187ec:	beq	18808 <__printf_chk@plt+0x7148>
   187f0:	ldr	r2, [pc, #176]	; 188a8 <__printf_chk@plt+0x71e8>
   187f4:	ldr	r3, [pc, #176]	; 188ac <__printf_chk@plt+0x71ec>
   187f8:	ldr	r2, [r2]
   187fc:	ldr	r3, [r3]
   18800:	cmp	r2, r3
   18804:	beq	18898 <__printf_chk@plt+0x71d8>
   18808:	mov	r3, #0
   1880c:	cmp	r7, #0
   18810:	str	r3, [r6, #328]	; 0x148
   18814:	str	r3, [r6, #332]	; 0x14c
   18818:	bne	18868 <__printf_chk@plt+0x71a8>
   1881c:	mov	r2, r7
   18820:	mov	r1, #2
   18824:	bl	37e70 <__printf_chk@plt+0x267b0>
   18828:	mov	r2, r5
   1882c:	mov	r1, #0
   18830:	ldr	r0, [r4, #12]
   18834:	bl	37e70 <__printf_chk@plt+0x267b0>
   18838:	ldr	r4, [r4, #4]
   1883c:	cmp	r4, #0
   18840:	popeq	{r4, r5, r6, r7, r8, pc}
   18844:	ldr	r3, [r4, #12]
   18848:	subs	r0, r3, #0
   1884c:	beq	18838 <__printf_chk@plt+0x7178>
   18850:	bl	37e88 <__printf_chk@plt+0x267c8>
   18854:	mov	r2, r5
   18858:	mov	r1, #0
   1885c:	ldr	r0, [r4, #12]
   18860:	bl	37e70 <__printf_chk@plt+0x267b0>
   18864:	b	18838 <__printf_chk@plt+0x7178>
   18868:	ldr	r2, [r6, #84]	; 0x54
   1886c:	mov	r1, #2
   18870:	add	r2, r2, #1
   18874:	bl	37db4 <__printf_chk@plt+0x266f4>
   18878:	b	18828 <__printf_chk@plt+0x7168>
   1887c:	mov	r1, #3
   18880:	bl	37db4 <__printf_chk@plt+0x266f4>
   18884:	ldr	r3, [r6, #332]	; 0x14c
   18888:	ldr	r0, [r4, #12]
   1888c:	cmp	r3, #0
   18890:	beq	18808 <__printf_chk@plt+0x7148>
   18894:	b	187f0 <__printf_chk@plt+0x7130>
   18898:	mov	r1, #0
   1889c:	bl	37de8 <__printf_chk@plt+0x26728>
   188a0:	ldr	r0, [r4, #12]
   188a4:	b	18808 <__printf_chk@plt+0x7148>
   188a8:			; <UNDEFINED> instruction: 0x00082bbc
   188ac:	andeq	r2, r8, r0, asr #23
   188b0:	ldr	r3, [pc, #112]	; 18928 <__printf_chk@plt+0x7268>
   188b4:	push	{r4, r5, lr}
   188b8:	mov	r4, r0
   188bc:	ldr	r3, [r3]
   188c0:	sub	sp, sp, #12
   188c4:	cmp	r3, #0
   188c8:	ldr	r1, [r0]
   188cc:	ldr	r2, [r0, #4]
   188d0:	beq	188f0 <__printf_chk@plt+0x7230>
   188d4:	ldr	r0, [pc, #80]	; 1892c <__printf_chk@plt+0x726c>
   188d8:	clz	r3, r2
   188dc:	ldr	r2, [r4, #8]
   188e0:	lsr	r3, r3, #5
   188e4:	ldr	r0, [r0]
   188e8:	bl	1879c <__printf_chk@plt+0x70dc>
   188ec:	ldm	r4, {r1, r2}
   188f0:	ldr	r3, [pc, #56]	; 18930 <__printf_chk@plt+0x7270>
   188f4:	ldr	lr, [r4, #20]
   188f8:	ldr	r0, [r3]
   188fc:	ldr	r3, [r4, #16]
   18900:	ldr	ip, [r0]
   18904:	stm	sp, {r3, lr}
   18908:	ldr	r3, [r4, #12]
   1890c:	ldr	r5, [ip, #8]
   18910:	blx	r5
   18914:	mov	r3, #0
   18918:	mov	r0, #1
   1891c:	str	r3, [r4]
   18920:	add	sp, sp, #12
   18924:	pop	{r4, r5, pc}
   18928:	andeq	r3, r8, r4, asr #17
   1892c:	strdeq	r2, [r8], -r8
   18930:	andeq	r2, r8, r0, asr #23
   18934:	push	{r4, r5, r6, lr}
   18938:	subs	r4, r1, #0
   1893c:	popeq	{r4, r5, r6, pc}
   18940:	mov	r5, r0
   18944:	ldr	r0, [r4, #12]
   18948:	cmp	r0, #0
   1894c:	bne	18968 <__printf_chk@plt+0x72a8>
   18950:	ldr	r4, [r4, #4]
   18954:	cmp	r4, #0
   18958:	popeq	{r4, r5, r6, pc}
   1895c:	ldr	r0, [r4, #12]
   18960:	cmp	r0, #0
   18964:	beq	18950 <__printf_chk@plt+0x7290>
   18968:	ldr	r2, [r5, #328]	; 0x148
   1896c:	cmp	r2, #0
   18970:	bne	189a8 <__printf_chk@plt+0x72e8>
   18974:	ldr	r3, [r5, #332]	; 0x14c
   18978:	cmp	r3, #0
   1897c:	beq	18998 <__printf_chk@plt+0x72d8>
   18980:	ldr	r2, [pc, #72]	; 189d0 <__printf_chk@plt+0x7310>
   18984:	ldr	r3, [pc, #72]	; 189d4 <__printf_chk@plt+0x7314>
   18988:	ldr	r2, [r2]
   1898c:	ldr	r3, [r3]
   18990:	cmp	r2, r3
   18994:	beq	189c0 <__printf_chk@plt+0x7300>
   18998:	mov	r3, #0
   1899c:	str	r3, [r5, #328]	; 0x148
   189a0:	str	r3, [r5, #332]	; 0x14c
   189a4:	pop	{r4, r5, r6, pc}
   189a8:	mov	r1, #3
   189ac:	bl	37db4 <__printf_chk@plt+0x266f4>
   189b0:	ldr	r3, [r5, #332]	; 0x14c
   189b4:	cmp	r3, #0
   189b8:	beq	18998 <__printf_chk@plt+0x72d8>
   189bc:	b	18980 <__printf_chk@plt+0x72c0>
   189c0:	ldr	r0, [r4, #12]
   189c4:	mov	r1, #0
   189c8:	bl	37de8 <__printf_chk@plt+0x26728>
   189cc:	b	18998 <__printf_chk@plt+0x72d8>
   189d0:			; <UNDEFINED> instruction: 0x00082bbc
   189d4:	andeq	r2, r8, r0, asr #23
   189d8:	push	{r4, r5, r6, lr}
   189dc:	mov	r5, r0
   189e0:	bl	114c8 <getc@plt>
   189e4:	cmp	r0, #94	; 0x5e
   189e8:	movne	r4, r0
   189ec:	beq	18a0c <__printf_chk@plt+0x734c>
   189f0:	ldr	r3, [pc, #148]	; 18a8c <__printf_chk@plt+0x73cc>
   189f4:	ldr	r0, [pc, #148]	; 18a90 <__printf_chk@plt+0x73d0>
   189f8:	mov	r2, r3
   189fc:	mov	r1, r3
   18a00:	bl	29fe4 <__printf_chk@plt+0x18924>
   18a04:	mov	r0, r4
   18a08:	pop	{r4, r5, r6, pc}
   18a0c:	mov	r0, r5
   18a10:	bl	114c8 <getc@plt>
   18a14:	mov	r4, r0
   18a18:	mov	r0, r5
   18a1c:	bl	114c8 <getc@plt>
   18a20:	sub	r3, r4, #48	; 0x30
   18a24:	sub	r2, r4, #97	; 0x61
   18a28:	cmp	r3, #9
   18a2c:	cmphi	r2, #5
   18a30:	bhi	18a64 <__printf_chk@plt+0x73a4>
   18a34:	sub	r2, r0, #48	; 0x30
   18a38:	sub	r1, r0, #97	; 0x61
   18a3c:	cmp	r2, #9
   18a40:	cmphi	r1, #5
   18a44:	bhi	18a64 <__printf_chk@plt+0x73a4>
   18a48:	cmp	r3, #9
   18a4c:	subhi	r3, r4, #87	; 0x57
   18a50:	cmp	r2, #9
   18a54:	subhi	r2, r0, #87	; 0x57
   18a58:	add	r4, r2, r3, lsl #4
   18a5c:	mov	r0, r4
   18a60:	pop	{r4, r5, r6, pc}
   18a64:	mov	r1, r5
   18a68:	bl	11474 <ungetc@plt>
   18a6c:	cmp	r4, #63	; 0x3f
   18a70:	addls	r4, r4, #64	; 0x40
   18a74:	bls	18a04 <__printf_chk@plt+0x7344>
   18a78:	sub	r3, r4, #64	; 0x40
   18a7c:	cmp	r3, #63	; 0x3f
   18a80:	movls	r4, r3
   18a84:	bls	18a04 <__printf_chk@plt+0x7344>
   18a88:	b	189f0 <__printf_chk@plt+0x7330>
   18a8c:	andeq	r6, r8, r0, lsr #15
   18a90:	andeq	r6, r5, ip, ror #4
   18a94:	push	{lr}		; (str lr, [sp, #-4]!)
   18a98:	str	r2, [r0, #4]
   18a9c:	str	r3, [r0, #12]
   18aa0:	ldr	r2, [sp, #8]
   18aa4:	ldr	r3, [sp, #16]
   18aa8:	ldr	lr, [sp, #12]
   18aac:	str	r1, [r0]
   18ab0:	ldr	r1, [sp, #4]
   18ab4:	str	lr, [r0, #8]
   18ab8:	str	r1, [r0, #16]
   18abc:	strd	r2, [r0, #20]
   18ac0:	pop	{pc}		; (ldr pc, [sp], #4)
   18ac4:	push	{r4, lr}
   18ac8:	mov	r4, r0
   18acc:	ldr	r0, [r0]
   18ad0:	bl	43410 <__printf_chk@plt+0x31d50>
   18ad4:	mov	r0, r4
   18ad8:	pop	{r4, pc}
   18adc:	ldr	r3, [pc, #20]	; 18af8 <__printf_chk@plt+0x7438>
   18ae0:	ldr	r3, [r3]
   18ae4:	cmp	r3, #0
   18ae8:	bne	18af0 <__printf_chk@plt+0x7430>
   18aec:	b	188b0 <__printf_chk@plt+0x71f0>
   18af0:	mov	r0, #0
   18af4:	bx	lr
   18af8:	andeq	r2, r8, r4, ror #26
   18afc:	ldr	ip, [pc, #120]	; 18b7c <__printf_chk@plt+0x74bc>
   18b00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18b04:	ldr	ip, [ip]
   18b08:	ldr	r7, [sp, #32]
   18b0c:	cmp	ip, #0
   18b10:	ldr	r6, [sp, #36]	; 0x24
   18b14:	bne	18b38 <__printf_chk@plt+0x7478>
   18b18:	ldr	r0, [pc, #96]	; 18b80 <__printf_chk@plt+0x74c0>
   18b1c:	ldr	ip, [r0]
   18b20:	mov	r0, ip
   18b24:	ldr	ip, [ip]
   18b28:	ldr	lr, [ip, #8]
   18b2c:	mov	ip, lr
   18b30:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18b34:	bx	ip
   18b38:	mov	r4, r0
   18b3c:	mov	r0, #28
   18b40:	mov	r5, r2
   18b44:	mov	r9, r3
   18b48:	mov	r8, r1
   18b4c:	bl	5130c <_Znwj@@Base>
   18b50:	ldr	r3, [r4, #308]	; 0x134
   18b54:	mov	r2, #0
   18b58:	str	r8, [r0]
   18b5c:	str	r5, [r0, #4]
   18b60:	str	r9, [r0, #12]
   18b64:	str	r7, [r0, #16]
   18b68:	str	r6, [r0, #20]
   18b6c:	str	r2, [r0, #8]
   18b70:	str	r3, [r0, #24]
   18b74:	str	r0, [r4, #308]	; 0x134
   18b78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18b7c:	andeq	r2, r8, r4, ror #26
   18b80:	andeq	r2, r8, r0, asr #23
   18b84:	push	{r4, r5, r6, lr}
   18b88:	mov	r4, r0
   18b8c:	ldr	r0, [r0, #308]	; 0x134
   18b90:	cmp	r0, #0
   18b94:	popeq	{r4, r5, r6, pc}
   18b98:	ldr	r6, [pc, #88]	; 18bf8 <__printf_chk@plt+0x7538>
   18b9c:	ldr	r3, [r6]
   18ba0:	cmp	r3, #0
   18ba4:	popne	{r4, r5, r6, pc}
   18ba8:	bl	188b0 <__printf_chk@plt+0x71f0>
   18bac:	cmp	r0, #0
   18bb0:	popeq	{r4, r5, r6, pc}
   18bb4:	ldr	r5, [r4, #308]	; 0x134
   18bb8:	ldr	r3, [r5, #24]
   18bbc:	ldr	r0, [r5]
   18bc0:	str	r3, [r4, #308]	; 0x134
   18bc4:	bl	43410 <__printf_chk@plt+0x31d50>
   18bc8:	mov	r0, r5
   18bcc:	bl	5135c <_ZdlPv@@Base>
   18bd0:	ldr	r0, [r4, #308]	; 0x134
   18bd4:	cmp	r0, #0
   18bd8:	popeq	{r4, r5, r6, pc}
   18bdc:	ldr	r3, [r6]
   18be0:	cmp	r3, #0
   18be4:	beq	18ba8 <__printf_chk@plt+0x74e8>
   18be8:	pop	{r4, r5, r6, pc}
   18bec:	mov	r0, r5
   18bf0:	bl	5135c <_ZdlPv@@Base>
   18bf4:	bl	11498 <__cxa_end_cleanup@plt>
   18bf8:	andeq	r2, r8, r4, ror #26
   18bfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18c00:	mov	r4, r2
   18c04:	mov	r8, r3
   18c08:	mov	sl, r0
   18c0c:	mov	r5, r1
   18c10:	ldr	r7, [sp, #32]
   18c14:	ldr	r6, [sp, #36]	; 0x24
   18c18:	ldr	r9, [sp, #40]	; 0x28
   18c1c:	bl	18b84 <__printf_chk@plt+0x74c4>
   18c20:	ldr	r3, [pc, #196]	; 18cec <__printf_chk@plt+0x762c>
   18c24:	ldr	r2, [sl, #308]	; 0x134
   18c28:	ldr	r3, [r3]
   18c2c:	cmp	r3, #0
   18c30:	bne	18cdc <__printf_chk@plt+0x761c>
   18c34:	cmp	r2, #0
   18c38:	bne	18ca0 <__printf_chk@plt+0x75e0>
   18c3c:	ldr	r3, [pc, #172]	; 18cf0 <__printf_chk@plt+0x7630>
   18c40:	ldr	r3, [r3]
   18c44:	cmp	r3, #0
   18c48:	beq	18c68 <__printf_chk@plt+0x75a8>
   18c4c:	ldr	r1, [pc, #160]	; 18cf4 <__printf_chk@plt+0x7634>
   18c50:	clz	r3, r4
   18c54:	mov	r2, r9
   18c58:	ldr	r0, [r1]
   18c5c:	lsr	r3, r3, #5
   18c60:	mov	r1, r5
   18c64:	bl	1879c <__printf_chk@plt+0x70dc>
   18c68:	ldr	r1, [pc, #136]	; 18cf8 <__printf_chk@plt+0x7638>
   18c6c:	mov	r3, r8
   18c70:	mov	r2, r4
   18c74:	ldr	ip, [r1]
   18c78:	mov	r1, r5
   18c7c:	mov	r0, ip
   18c80:	ldr	ip, [ip]
   18c84:	str	r6, [sp, #36]	; 0x24
   18c88:	str	r7, [sp, #32]
   18c8c:	ldr	lr, [ip, #8]
   18c90:	mov	ip, lr
   18c94:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18c98:	bx	ip
   18c9c:	mov	r2, r3
   18ca0:	ldr	r3, [r2, #24]
   18ca4:	cmp	r3, #0
   18ca8:	bne	18c9c <__printf_chk@plt+0x75dc>
   18cac:	add	sl, r2, #24
   18cb0:	mov	r0, #28
   18cb4:	bl	5130c <_Znwj@@Base>
   18cb8:	mov	r3, #0
   18cbc:	str	r5, [r0]
   18cc0:	stmib	r0, {r4, r9}
   18cc4:	str	r8, [r0, #12]
   18cc8:	str	r7, [r0, #16]
   18ccc:	str	r6, [r0, #20]
   18cd0:	str	r3, [r0, #24]
   18cd4:	str	r0, [sl]
   18cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18cdc:	cmp	r2, #0
   18ce0:	bne	18ca0 <__printf_chk@plt+0x75e0>
   18ce4:	add	sl, sl, #308	; 0x134
   18ce8:	b	18cb0 <__printf_chk@plt+0x75f0>
   18cec:	andeq	r2, r8, r4, ror #26
   18cf0:	andeq	r3, r8, r4, asr #17
   18cf4:	strdeq	r2, [r8], -r8
   18cf8:	andeq	r2, r8, r0, asr #23
   18cfc:	push	{r4, r5, r6, lr}
   18d00:	mov	r3, #0
   18d04:	ldr	r4, [pc, #160]	; 18dac <__printf_chk@plt+0x76ec>
   18d08:	mov	r5, r0
   18d0c:	str	r3, [r4, #56]	; 0x38
   18d10:	ldr	r3, [r0]
   18d14:	cmp	r3, #0
   18d18:	movne	r0, #1
   18d1c:	subne	r1, r5, #8
   18d20:	bne	18d2c <__printf_chk@plt+0x766c>
   18d24:	b	18d98 <__printf_chk@plt+0x76d8>
   18d28:	mov	r0, r3
   18d2c:	add	r3, r0, #1
   18d30:	str	r0, [r4, #56]	; 0x38
   18d34:	ldr	r2, [r1, r3, lsl #3]
   18d38:	cmp	r2, #0
   18d3c:	bne	18d28 <__printf_chk@plt+0x7668>
   18d40:	cmn	r0, #-268435455	; 0xf0000001
   18d44:	lslls	r0, r0, #3
   18d48:	mvnhi	r0, #0
   18d4c:	bl	113d8 <_Znaj@plt>
   18d50:	ldr	r1, [r4, #56]	; 0x38
   18d54:	cmp	r1, #0
   18d58:	movgt	r3, #0
   18d5c:	addgt	lr, r5, #4
   18d60:	str	r0, [r4, #60]	; 0x3c
   18d64:	addgt	r4, r0, #4
   18d68:	ble	18d88 <__printf_chk@plt+0x76c8>
   18d6c:	ldr	ip, [r5, r3, lsl #3]
   18d70:	ldr	r2, [lr, r3, lsl #3]
   18d74:	str	ip, [r0, r3, lsl #3]
   18d78:	str	r2, [r4, r3, lsl #3]
   18d7c:	add	r3, r3, #1
   18d80:	cmp	r3, r1
   18d84:	bne	18d6c <__printf_chk@plt+0x76ac>
   18d88:	ldr	r3, [pc, #32]	; 18db0 <__printf_chk@plt+0x76f0>
   18d8c:	mov	r2, #8
   18d90:	pop	{r4, r5, r6, lr}
   18d94:	b	11378 <qsort@plt>
   18d98:	mov	r0, #231	; 0xe7
   18d9c:	ldr	r1, [pc, #16]	; 18db4 <__printf_chk@plt+0x76f4>
   18da0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   18da4:	ldr	r0, [r4, #56]	; 0x38
   18da8:	b	18d40 <__printf_chk@plt+0x7680>
   18dac:	strdeq	r2, [r8], -r8
   18db0:	andeq	r6, r1, r8, lsl #24
   18db4:	andeq	r6, r5, ip, asr #4
   18db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18dbc:	sub	sp, sp, #44	; 0x2c
   18dc0:	ldr	r8, [pc, #344]	; 18f20 <__printf_chk@plt+0x7860>
   18dc4:	mov	r0, #64	; 0x40
   18dc8:	ldr	r3, [r8]
   18dcc:	str	r3, [sp, #36]	; 0x24
   18dd0:	bl	113d8 <_Znaj@plt>
   18dd4:	mov	r5, r0
   18dd8:	bl	34170 <__printf_chk@plt+0x22ab0>
   18ddc:	cmp	r0, #0
   18de0:	beq	18ed0 <__printf_chk@plt+0x7810>
   18de4:	ldr	r1, [pc, #312]	; 18f24 <__printf_chk@plt+0x7864>
   18de8:	bl	113c0 <strtok@plt>
   18dec:	subs	r6, r0, #0
   18df0:	beq	18ec8 <__printf_chk@plt+0x7808>
   18df4:	ldr	r9, [pc, #300]	; 18f28 <__printf_chk@plt+0x7868>
   18df8:	ldr	sl, [pc, #292]	; 18f24 <__printf_chk@plt+0x7864>
   18dfc:	mov	r4, #0
   18e00:	mov	r7, #16
   18e04:	add	r3, sp, #12
   18e08:	add	r2, sp, #8
   18e0c:	mov	r1, r9
   18e10:	mov	r0, r6
   18e14:	bl	11630 <sscanf@plt>
   18e18:	cmp	r0, #1
   18e1c:	beq	18f10 <__printf_chk@plt+0x7850>
   18e20:	cmp	r0, #2
   18e24:	bne	18ee8 <__printf_chk@plt+0x7828>
   18e28:	ldr	r0, [sp, #12]
   18e2c:	ldr	r3, [sp, #8]
   18e30:	cmp	r0, r3
   18e34:	movlt	r0, #0
   18e38:	movge	r0, #1
   18e3c:	cmp	r3, #0
   18e40:	movlt	r0, #0
   18e44:	andge	r0, r0, #1
   18e48:	cmp	r0, #0
   18e4c:	beq	18ee8 <__printf_chk@plt+0x7828>
   18e50:	add	r2, r4, #1
   18e54:	cmp	r7, r2
   18e58:	bgt	18e94 <__printf_chk@plt+0x77d4>
   18e5c:	lsl	r6, r7, #1
   18e60:	cmn	r6, #-536870910	; 0xe0000002
   18e64:	lslle	r0, r7, #3
   18e68:	mvngt	r0, #0
   18e6c:	bl	113d8 <_Znaj@plt>
   18e70:	lsl	r2, r7, #2
   18e74:	mov	r1, r5
   18e78:	mov	r7, r6
   18e7c:	mov	fp, r0
   18e80:	bl	1157c <memcpy@plt>
   18e84:	mov	r0, r5
   18e88:	bl	114f8 <_ZdaPv@plt>
   18e8c:	ldr	r3, [sp, #8]
   18e90:	mov	r5, fp
   18e94:	cmp	r3, #0
   18e98:	str	r3, [r5, r4, lsl #2]
   18e9c:	lsl	r3, r4, #2
   18ea0:	beq	18ec8 <__printf_chk@plt+0x7808>
   18ea4:	add	r3, r5, r3
   18ea8:	ldr	r2, [sp, #12]
   18eac:	mov	r1, sl
   18eb0:	str	r2, [r3, #4]
   18eb4:	mov	r0, #0
   18eb8:	bl	113c0 <strtok@plt>
   18ebc:	add	r4, r4, #2
   18ec0:	subs	r6, r0, #0
   18ec4:	bne	18e04 <__printf_chk@plt+0x7744>
   18ec8:	mov	r0, r5
   18ecc:	bl	18cfc <__printf_chk@plt+0x763c>
   18ed0:	ldr	r2, [sp, #36]	; 0x24
   18ed4:	ldr	r3, [r8]
   18ed8:	cmp	r2, r3
   18edc:	bne	18f1c <__printf_chk@plt+0x785c>
   18ee0:	add	sp, sp, #44	; 0x2c
   18ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18ee8:	mov	r1, r6
   18eec:	add	r0, sp, #16
   18ef0:	bl	4c730 <__printf_chk@plt+0x3b070>
   18ef4:	ldr	r3, [pc, #48]	; 18f2c <__printf_chk@plt+0x786c>
   18ef8:	add	r2, sp, #16
   18efc:	str	r3, [sp]
   18f00:	ldr	r1, [pc, #40]	; 18f30 <__printf_chk@plt+0x7870>
   18f04:	mov	r0, #64	; 0x40
   18f08:	bl	29f74 <__printf_chk@plt+0x188b4>
   18f0c:	b	18ed0 <__printf_chk@plt+0x7810>
   18f10:	ldr	r3, [sp, #8]
   18f14:	str	r3, [sp, #12]
   18f18:	b	18e3c <__printf_chk@plt+0x777c>
   18f1c:	bl	1148c <__stack_chk_fail@plt>
   18f20:	andeq	ip, r7, r0, lsl sp
   18f24:	andeq	r6, r5, ip, lsr #5
   18f28:			; <UNDEFINED> instruction: 0x000562b0
   18f2c:	andeq	r6, r8, r0, lsr #15
   18f30:			; <UNDEFINED> instruction: 0x000562b8
   18f34:	ldr	r3, [pc, #148]	; 18fd0 <__printf_chk@plt+0x7910>
   18f38:	push	{r4, r5, lr}
   18f3c:	ldr	r4, [r3, #56]	; 0x38
   18f40:	ldr	lr, [r3, #60]	; 0x3c
   18f44:	cmp	r4, #0
   18f48:	ble	18f98 <__printf_chk@plt+0x78d8>
   18f4c:	ldr	r2, [lr]
   18f50:	cmp	r1, r2
   18f54:	blt	18fc8 <__printf_chk@plt+0x7908>
   18f58:	ldr	r3, [lr, #4]
   18f5c:	cmp	r1, r3
   18f60:	ble	18fa8 <__printf_chk@plt+0x78e8>
   18f64:	mov	ip, #0
   18f68:	add	r5, lr, #4
   18f6c:	b	18f8c <__printf_chk@plt+0x78cc>
   18f70:	ldr	r2, [lr, r3, lsl #3]
   18f74:	cmp	r2, r1
   18f78:	bgt	18fb0 <__printf_chk@plt+0x78f0>
   18f7c:	ldr	r2, [r5, r3, lsl #3]
   18f80:	mov	ip, r3
   18f84:	cmp	r2, r1
   18f88:	bge	18fa8 <__printf_chk@plt+0x78e8>
   18f8c:	add	r3, ip, #1
   18f90:	cmp	r4, r3
   18f94:	bne	18f70 <__printf_chk@plt+0x78b0>
   18f98:	add	lr, lr, r4, lsl #3
   18f9c:	ldr	r3, [lr, #-4]
   18fa0:	str	r3, [r0]
   18fa4:	pop	{r4, r5, pc}
   18fa8:	str	r1, [r0]
   18fac:	pop	{r4, r5, pc}
   18fb0:	add	ip, lr, ip, lsl #3
   18fb4:	sub	lr, r2, r1
   18fb8:	ldr	r3, [ip, #4]
   18fbc:	sub	r1, r1, r3
   18fc0:	cmp	lr, r1
   18fc4:	bge	18fa0 <__printf_chk@plt+0x78e0>
   18fc8:	str	r2, [r0]
   18fcc:	pop	{r4, r5, pc}
   18fd0:	strdeq	r2, [r8], -r8
   18fd4:	ldr	r2, [pc, #24]	; 18ff4 <__printf_chk@plt+0x7934>
   18fd8:	ldr	r3, [pc, #24]	; 18ff8 <__printf_chk@plt+0x7938>
   18fdc:	ldr	r0, [r0]
   18fe0:	ldr	r2, [r2]
   18fe4:	ldr	r1, [r3]
   18fe8:	add	r2, r2, r2, lsl #3
   18fec:	lsl	r2, r2, #3
   18ff0:	b	48c40 <__printf_chk@plt+0x37580>
   18ff4:	muleq	r8, ip, r9
   18ff8:	muleq	r8, r8, r9
   18ffc:	mov	r3, r1
   19000:	mov	r1, r0
   19004:	mov	r0, r3
   19008:	b	470a0 <__printf_chk@plt+0x359e0>
   1900c:	ldr	r3, [r0, #200]	; 0xc8
   19010:	push	{r4, lr}
   19014:	cmp	r3, #0
   19018:	mov	r4, r0
   1901c:	beq	1903c <__printf_chk@plt+0x797c>
   19020:	ldr	r0, [r0, #184]	; 0xb8
   19024:	cmp	r0, #0
   19028:	popeq	{r4, pc}
   1902c:	add	r1, r4, #188	; 0xbc
   19030:	bl	4351c <__printf_chk@plt+0x31e5c>
   19034:	str	r0, [r4, #184]	; 0xb8
   19038:	pop	{r4, pc}
   1903c:	ldr	r0, [r0, #164]	; 0xa4
   19040:	cmp	r0, #0
   19044:	popeq	{r4, pc}
   19048:	add	r1, r4, #172	; 0xac
   1904c:	bl	4351c <__printf_chk@plt+0x31e5c>
   19050:	str	r0, [r4, #164]	; 0xa4
   19054:	pop	{r4, pc}
   19058:	ldr	r3, [r0, #76]	; 0x4c
   1905c:	cmp	r3, #0
   19060:	bxne	lr
   19064:	push	{r4, r5, lr}
   19068:	mov	r4, r0
   1906c:	sub	sp, sp, #12
   19070:	mov	r0, r1
   19074:	mov	r5, r1
   19078:	bl	46efc <__printf_chk@plt+0x3583c>
   1907c:	cmp	r0, #0
   19080:	beq	19098 <__printf_chk@plt+0x79d8>
   19084:	ldr	r3, [r4, #48]	; 0x30
   19088:	str	r5, [r4, #48]	; 0x30
   1908c:	str	r3, [r4, #44]	; 0x2c
   19090:	add	sp, sp, #12
   19094:	pop	{r4, r5, pc}
   19098:	ldr	r3, [pc, #24]	; 190b8 <__printf_chk@plt+0x79f8>
   1909c:	ldr	r1, [pc, #24]	; 190bc <__printf_chk@plt+0x79fc>
   190a0:	str	r3, [sp]
   190a4:	mov	r2, r3
   190a8:	mov	r0, #131072	; 0x20000
   190ac:	bl	29f74 <__printf_chk@plt+0x188b4>
   190b0:	add	sp, sp, #12
   190b4:	pop	{r4, r5, pc}
   190b8:	andeq	r6, r8, r0, lsr #15
   190bc:	andeq	r6, r5, ip, asr #5
   190c0:	ldr	r3, [r0, #76]	; 0x4c
   190c4:	cmp	r3, #0
   190c8:	bxne	lr
   190cc:	cmp	r1, #0
   190d0:	push	{r4, r5, r6, lr}
   190d4:	mov	r4, r0
   190d8:	beq	19110 <__printf_chk@plt+0x7a50>
   190dc:	ldrb	r3, [r1]
   190e0:	cmp	r3, #0
   190e4:	beq	19110 <__printf_chk@plt+0x7a50>
   190e8:	mov	r0, r1
   190ec:	bl	45634 <__printf_chk@plt+0x33f74>
   190f0:	ldr	r1, [r4, #48]	; 0x30
   190f4:	mov	r5, r0
   190f8:	bl	45a8c <__printf_chk@plt+0x343cc>
   190fc:	cmp	r0, #0
   19100:	ldrge	r3, [r4, #56]	; 0x38
   19104:	strge	r5, [r4, #56]	; 0x38
   19108:	strge	r3, [r4, #52]	; 0x34
   1910c:	pop	{r4, r5, r6, pc}
   19110:	ldr	r1, [r4, #48]	; 0x30
   19114:	ldr	r0, [r4, #52]	; 0x34
   19118:	bl	45a8c <__printf_chk@plt+0x343cc>
   1911c:	cmp	r0, #0
   19120:	ldrge	r2, [r4, #56]	; 0x38
   19124:	ldrge	r3, [r4, #52]	; 0x34
   19128:	strdge	r2, [r4, #52]	; 0x34
   1912c:	pop	{r4, r5, r6, pc}
   19130:	push	{r4, lr}
   19134:	mov	r0, #0
   19138:	bl	30944 <__printf_chk@plt+0x1f284>
   1913c:	ldr	r3, [pc, #16]	; 19154 <__printf_chk@plt+0x7a94>
   19140:	mov	r1, r0
   19144:	ldr	r0, [r3]
   19148:	bl	190c0 <__printf_chk@plt+0x7a00>
   1914c:	pop	{r4, lr}
   19150:	b	2fb28 <__printf_chk@plt+0x1e468>
   19154:	strdeq	r2, [r8], -r8
   19158:	push	{r4, r5, r6, lr}
   1915c:	sub	sp, sp, #8
   19160:	ldr	r5, [pc, #124]	; 191e4 <__printf_chk@plt+0x7b24>
   19164:	ldr	r2, [r0, #76]	; 0x4c
   19168:	ldr	r3, [r5]
   1916c:	cmp	r2, #0
   19170:	str	r3, [sp, #4]
   19174:	bne	191a0 <__printf_chk@plt+0x7ae0>
   19178:	cmp	r1, #0
   1917c:	mov	r4, r0
   19180:	mov	r6, r1
   19184:	bne	191b8 <__printf_chk@plt+0x7af8>
   19188:	ldrd	r0, [r0, #20]
   1918c:	ldr	r2, [r4, #32]
   19190:	ldr	r3, [r4, #28]
   19194:	str	r0, [r4, #24]
   19198:	str	r1, [r4, #20]
   1919c:	strd	r2, [r4, #28]
   191a0:	ldr	r2, [sp, #4]
   191a4:	ldr	r3, [r5]
   191a8:	cmp	r2, r3
   191ac:	bne	191e0 <__printf_chk@plt+0x7b20>
   191b0:	add	sp, sp, #8
   191b4:	pop	{r4, r5, r6, pc}
   191b8:	ldr	r3, [r0, #24]
   191bc:	mov	r0, sp
   191c0:	str	r3, [r4, #20]
   191c4:	bl	18f34 <__printf_chk@plt+0x7874>
   191c8:	ldr	r3, [r4, #28]
   191cc:	ldr	r2, [sp]
   191d0:	str	r3, [r4, #32]
   191d4:	str	r2, [r4, #24]
   191d8:	str	r6, [r4, #28]
   191dc:	b	191a0 <__printf_chk@plt+0x7ae0>
   191e0:	bl	1148c <__stack_chk_fail@plt>
   191e4:	andeq	ip, r7, r0, lsl sp
   191e8:	push	{r4, r5, lr}
   191ec:	sub	sp, sp, #12
   191f0:	ldr	r4, [pc, #160]	; 19298 <__printf_chk@plt+0x7bd8>
   191f4:	ldr	r5, [pc, #160]	; 1929c <__printf_chk@plt+0x7bdc>
   191f8:	ldr	r3, [r4]
   191fc:	str	r3, [sp, #4]
   19200:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   19204:	cmp	r0, #0
   19208:	bne	19258 <__printf_chk@plt+0x7b98>
   1920c:	ldr	r3, [r5]
   19210:	ldr	r2, [r3, #76]	; 0x4c
   19214:	cmp	r2, #0
   19218:	bne	1923c <__printf_chk@plt+0x7b7c>
   1921c:	ldr	ip, [r3, #20]
   19220:	ldr	r0, [r3, #24]
   19224:	ldr	r1, [r3, #32]
   19228:	ldr	r2, [r3, #28]
   1922c:	str	ip, [r3, #24]
   19230:	str	r0, [r3, #20]
   19234:	str	r1, [r3, #28]
   19238:	str	r2, [r3, #32]
   1923c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   19240:	ldr	r2, [sp, #4]
   19244:	ldr	r3, [r4]
   19248:	cmp	r2, r3
   1924c:	bne	19294 <__printf_chk@plt+0x7bd4>
   19250:	add	sp, sp, #12
   19254:	pop	{r4, r5, pc}
   19258:	ldr	r3, [r5]
   1925c:	mov	r1, #122	; 0x7a
   19260:	mov	r0, sp
   19264:	ldr	r2, [r3, #28]
   19268:	bl	4a3c0 <__printf_chk@plt+0x38d00>
   1926c:	cmp	r0, #0
   19270:	beq	1920c <__printf_chk@plt+0x7b4c>
   19274:	ldr	r1, [sp]
   19278:	cmp	r1, #0
   1927c:	movle	r3, #1
   19280:	movle	r1, r3
   19284:	strle	r3, [sp]
   19288:	ldr	r0, [r5]
   1928c:	bl	19158 <__printf_chk@plt+0x7a98>
   19290:	b	1923c <__printf_chk@plt+0x7b7c>
   19294:	bl	1148c <__stack_chk_fail@plt>
   19298:	andeq	ip, r7, r0, lsl sp
   1929c:	strdeq	r2, [r8], -r8
   192a0:	ldr	r3, [r0, #76]	; 0x4c
   192a4:	cmp	r3, #0
   192a8:	bxne	lr
   192ac:	ldr	r2, [r0, #28]
   192b0:	cmp	r2, r1
   192b4:	cmpne	r1, #0
   192b8:	movle	r1, r3
   192bc:	str	r1, [r0, #36]	; 0x24
   192c0:	bx	lr
   192c4:	ldr	r3, [r0, #76]	; 0x4c
   192c8:	cmp	r3, #0
   192cc:	streq	r1, [r0, #40]	; 0x28
   192d0:	bx	lr
   192d4:	ldr	r0, [r0, #316]	; 0x13c
   192d8:	bx	lr
   192dc:	ldr	r0, [r0, #312]	; 0x138
   192e0:	bx	lr
   192e4:	ldr	r0, [r0, #324]	; 0x144
   192e8:	bx	lr
   192ec:	ldr	r0, [r0, #320]	; 0x140
   192f0:	bx	lr
   192f4:	ldr	r3, [r0, #76]	; 0x4c
   192f8:	cmp	r3, #0
   192fc:	ldreq	r3, [pc, #16]	; 19314 <__printf_chk@plt+0x7c54>
   19300:	ldreq	r3, [r3]
   19304:	ldreq	r2, [r3, #312]	; 0x138
   19308:	streq	r1, [r3, #312]	; 0x138
   1930c:	streq	r2, [r3, #316]	; 0x13c
   19310:	bx	lr
   19314:	strdeq	r2, [r8], -r8
   19318:	ldr	r3, [r0, #76]	; 0x4c
   1931c:	cmp	r3, #0
   19320:	ldreq	r3, [pc, #16]	; 19338 <__printf_chk@plt+0x7c78>
   19324:	ldreq	r3, [r3]
   19328:	ldreq	r2, [r3, #320]	; 0x140
   1932c:	streq	r1, [r3, #320]	; 0x140
   19330:	streq	r2, [r3, #324]	; 0x144
   19334:	bx	lr
   19338:	strdeq	r2, [r8], -r8
   1933c:	ldr	r2, [r0, #164]	; 0xa4
   19340:	mov	r3, r0
   19344:	cmp	r2, #0
   19348:	ldr	r0, [r0, #180]	; 0xb4
   1934c:	ldrne	r2, [r3, #172]	; 0xac
   19350:	rsbeq	r0, r0, #0
   19354:	subne	r0, r2, r0
   19358:	ldr	r2, [r3, #200]	; 0xc8
   1935c:	cmp	r2, #0
   19360:	ldrne	r3, [r3, #188]	; 0xbc
   19364:	addne	r0, r0, r3
   19368:	bx	lr
   1936c:	ldr	r3, [r0, #164]	; 0xa4
   19370:	cmp	r3, #0
   19374:	rsbeq	r1, r1, #0
   19378:	ldrne	r3, [r0, #172]	; 0xac
   1937c:	subne	r1, r3, r1
   19380:	ldr	r3, [r0, #200]	; 0xc8
   19384:	str	r1, [r0, #180]	; 0xb4
   19388:	cmp	r3, #0
   1938c:	ldrne	r3, [r0, #188]	; 0xbc
   19390:	addne	r1, r3, r1
   19394:	strne	r1, [r0, #180]	; 0xb4
   19398:	bx	lr
   1939c:	push	{r4, r5, lr}
   193a0:	sub	sp, sp, #12
   193a4:	ldr	r2, [pc, #60]	; 193e8 <__printf_chk@plt+0x7d28>
   193a8:	ldr	r4, [pc, #60]	; 193ec <__printf_chk@plt+0x7d2c>
   193ac:	mov	r0, sp
   193b0:	ldr	r5, [r2]
   193b4:	ldr	r3, [r4]
   193b8:	str	r3, [sp, #4]
   193bc:	bl	4a7f4 <__printf_chk@plt+0x39134>
   193c0:	mov	r0, r5
   193c4:	ldr	r1, [sp]
   193c8:	bl	1936c <__printf_chk@plt+0x7cac>
   193cc:	ldr	r2, [sp, #4]
   193d0:	ldr	r3, [r4]
   193d4:	cmp	r2, r3
   193d8:	bne	193e4 <__printf_chk@plt+0x7d24>
   193dc:	add	sp, sp, #12
   193e0:	pop	{r4, r5, pc}
   193e4:	bl	1148c <__stack_chk_fail@plt>
   193e8:	strdeq	r2, [r8], -r8
   193ec:	andeq	ip, r7, r0, lsl sp
   193f0:	ldr	r3, [r0, #112]	; 0x70
   193f4:	mov	r2, r0
   193f8:	cmp	r3, #1
   193fc:	ldr	r0, [r0, #104]	; 0x68
   19400:	ldrgt	r2, [r2, #96]	; 0x60
   19404:	subgt	r3, r3, #1
   19408:	mlagt	r0, r2, r3, r0
   1940c:	bx	lr
   19410:	b	46f8c <__printf_chk@plt+0x358cc>
   19414:	ldr	r0, [r0, #124]	; 0x7c
   19418:	bx	lr
   1941c:	ldr	r3, [r0, #200]	; 0xc8
   19420:	push	{r4, lr}
   19424:	cmp	r3, #0
   19428:	ldrne	r4, [r0, #184]	; 0xb8
   1942c:	ldreq	r4, [r0, #164]	; 0xa4
   19430:	b	19450 <__printf_chk@plt+0x7d90>
   19434:	ldr	r3, [r4]
   19438:	mov	r0, r4
   1943c:	ldr	r3, [r3, #60]	; 0x3c
   19440:	blx	r3
   19444:	cmp	r0, #0
   19448:	popne	{r4, pc}
   1944c:	ldr	r4, [r4, #4]
   19450:	cmp	r4, #0
   19454:	bne	19434 <__printf_chk@plt+0x7d74>
   19458:	mov	r0, #0
   1945c:	pop	{r4, pc}
   19460:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19464:	sub	sp, sp, #24
   19468:	ldr	sl, [pc, #480]	; 19650 <__printf_chk@plt+0x7f90>
   1946c:	mov	r9, r0
   19470:	mov	r1, #0
   19474:	ldr	r3, [sl]
   19478:	mov	r0, sp
   1947c:	str	r3, [sp, #20]
   19480:	bl	4a790 <__printf_chk@plt+0x390d0>
   19484:	mov	r1, #0
   19488:	add	r0, sp, #4
   1948c:	bl	4a790 <__printf_chk@plt+0x390d0>
   19490:	mov	r1, #0
   19494:	add	r0, sp, #8
   19498:	bl	4a790 <__printf_chk@plt+0x390d0>
   1949c:	ldr	r3, [r9, #164]	; 0xa4
   194a0:	cmp	r3, #0
   194a4:	beq	1962c <__printf_chk@plt+0x7f6c>
   194a8:	ldr	r2, [r3]
   194ac:	mov	r0, r3
   194b0:	ldr	r4, [pc, #412]	; 19654 <__printf_chk@plt+0x7f94>
   194b4:	ldr	r3, [r2, #32]
   194b8:	blx	r3
   194bc:	ldr	r2, [r4]
   194c0:	ldr	r8, [pc, #400]	; 19658 <__printf_chk@plt+0x7f98>
   194c4:	ldr	r3, [r9, #164]	; 0xa4
   194c8:	cmp	r3, #0
   194cc:	mul	r0, r0, r2
   194d0:	str	r0, [r8, #64]	; 0x40
   194d4:	beq	19644 <__printf_chk@plt+0x7f84>
   194d8:	ldr	r2, [r3]
   194dc:	mov	r0, r3
   194e0:	ldr	r3, [r2, #44]	; 0x2c
   194e4:	blx	r3
   194e8:	ldr	r2, [r4]
   194ec:	ldr	r3, [r9, #164]	; 0xa4
   194f0:	mul	r2, r2, r0
   194f4:	mov	r0, r3
   194f8:	str	r2, [r8, #68]	; 0x44
   194fc:	bl	44ed0 <__printf_chk@plt+0x33810>
   19500:	ldr	r3, [pc, #340]	; 1965c <__printf_chk@plt+0x7f9c>
   19504:	mov	r7, #0
   19508:	str	r7, [sp, #12]
   1950c:	ldr	r5, [r3]
   19510:	str	r7, [sp, #16]
   19514:	mov	r6, r5
   19518:	cmp	r0, #0
   1951c:	mov	r4, r0
   19520:	str	r0, [r9, #164]	; 0xa4
   19524:	beq	1963c <__printf_chk@plt+0x7f7c>
   19528:	ldr	r3, [r4]
   1952c:	add	r2, sp, #16
   19530:	add	r1, sp, #12
   19534:	ldr	r3, [r3, #64]	; 0x40
   19538:	mov	r0, r4
   1953c:	blx	r3
   19540:	ldr	r3, [sp, #8]
   19544:	ldr	r2, [sp, #12]
   19548:	ldr	r0, [sp, #16]
   1954c:	ldr	r1, [r4]
   19550:	add	r2, r3, r2
   19554:	cmp	r5, r2
   19558:	add	r3, r3, r0
   1955c:	movge	r5, r2
   19560:	str	r2, [sp, #12]
   19564:	cmp	r6, r3
   19568:	str	r3, [sp, #16]
   1956c:	ldr	r2, [r1, #56]	; 0x38
   19570:	mov	r0, r4
   19574:	movlt	r6, r3
   19578:	blx	r2
   1957c:	ldr	r3, [sp, #8]
   19580:	ldr	r2, [sp]
   19584:	add	r0, r0, r3
   19588:	cmp	r2, r0
   1958c:	str	r0, [sp, #8]
   19590:	strgt	r0, [sp]
   19594:	bgt	195a4 <__printf_chk@plt+0x7ee4>
   19598:	ldr	r3, [sp, #4]
   1959c:	cmp	r3, r0
   195a0:	strlt	r0, [sp, #4]
   195a4:	ldr	r3, [r4]
   195a8:	mov	r0, r4
   195ac:	ldr	r3, [r3, #68]	; 0x44
   195b0:	blx	r3
   195b4:	ldr	r4, [r4, #4]
   195b8:	cmp	r4, #0
   195bc:	orr	r7, r7, r0
   195c0:	bne	19528 <__printf_chk@plt+0x7e68>
   195c4:	ldr	r4, [r9, #164]	; 0xa4
   195c8:	mov	r0, r4
   195cc:	bl	44ed0 <__printf_chk@plt+0x33810>
   195d0:	ldr	r3, [pc, #136]	; 19660 <__printf_chk@plt+0x7fa0>
   195d4:	ldr	r2, [sp]
   195d8:	ldr	ip, [sp, #20]
   195dc:	ldr	r1, [r3]
   195e0:	ldr	r3, [sp, #4]
   195e4:	str	r7, [r8, #88]	; 0x58
   195e8:	mul	r2, r2, r1
   195ec:	mul	r3, r3, r1
   195f0:	mul	r5, r5, r1
   195f4:	mul	r6, r6, r1
   195f8:	ldr	r1, [sl]
   195fc:	rsb	r2, r2, #0
   19600:	rsb	r3, r3, #0
   19604:	rsb	r5, r5, #0
   19608:	rsb	r6, r6, #0
   1960c:	cmp	ip, r1
   19610:	strd	r2, [r8, #72]	; 0x48
   19614:	str	r5, [r8, #80]	; 0x50
   19618:	str	r6, [r8, #84]	; 0x54
   1961c:	str	r0, [r9, #164]	; 0xa4
   19620:	bne	1964c <__printf_chk@plt+0x7f8c>
   19624:	add	sp, sp, #24
   19628:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1962c:	ldr	r8, [pc, #36]	; 19658 <__printf_chk@plt+0x7f98>
   19630:	mov	r2, r3
   19634:	str	r3, [r8, #64]	; 0x40
   19638:	b	194f4 <__printf_chk@plt+0x7e34>
   1963c:	mov	r7, r0
   19640:	b	195c8 <__printf_chk@plt+0x7f08>
   19644:	mov	r2, r3
   19648:	b	194f4 <__printf_chk@plt+0x7e34>
   1964c:	bl	1148c <__stack_chk_fail@plt>
   19650:	andeq	ip, r7, r0, lsl sp
   19654:	andeq	sp, r7, r8, rrx
   19658:	strdeq	r2, [r8], -r8
   1965c:	andeq	r5, r8, r8, lsr #19
   19660:	andeq	sp, r7, r4, rrx
   19664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19668:	mov	r5, r0
   1966c:	ldr	r9, [pc, #964]	; 19a38 <__printf_chk@plt+0x8378>
   19670:	ldr	r0, [r0, #248]	; 0xf8
   19674:	mov	r7, r2
   19678:	sub	sp, sp, #76	; 0x4c
   1967c:	ldr	r2, [r9]
   19680:	cmp	r0, #0
   19684:	str	r7, [r5, #168]	; 0xa8
   19688:	mov	r4, r1
   1968c:	mov	fp, r3
   19690:	str	r2, [sp, #68]	; 0x44
   19694:	ldr	r6, [r5, #132]	; 0x84
   19698:	bne	19904 <__printf_chk@plt+0x8244>
   1969c:	cmp	r1, #0
   196a0:	beq	196c4 <__printf_chk@plt+0x8004>
   196a4:	mov	r1, #0
   196a8:	b	196b0 <__printf_chk@plt+0x7ff0>
   196ac:	mov	r4, r3
   196b0:	ldr	r3, [r4, #4]
   196b4:	str	r1, [r4, #4]
   196b8:	cmp	r3, #0
   196bc:	mov	r1, r4
   196c0:	bne	196ac <__printf_chk@plt+0x7fec>
   196c4:	cmp	r6, #0
   196c8:	bne	198bc <__printf_chk@plt+0x81fc>
   196cc:	ldr	r3, [r5, #280]	; 0x118
   196d0:	add	r6, r7, r6
   196d4:	cmp	r3, #0
   196d8:	subgt	r3, r3, #1
   196dc:	strgt	r3, [r5, #280]	; 0x118
   196e0:	ble	19734 <__printf_chk@plt+0x8074>
   196e4:	ldr	r3, [r5, #112]	; 0x70
   196e8:	ldr	r1, [r5, #104]	; 0x68
   196ec:	cmp	r3, #1
   196f0:	subgt	r3, r3, #1
   196f4:	ldrgt	r0, [r5, #96]	; 0x60
   196f8:	ldr	r2, [r5, #72]	; 0x48
   196fc:	clz	r2, r2
   19700:	mlagt	r1, r0, r3, r1
   19704:	lsr	r2, r2, #5
   19708:	mov	r0, r5
   1970c:	stm	sp, {r1, r6, fp}
   19710:	mov	r1, r4
   19714:	ldr	r3, [r5, #96]	; 0x60
   19718:	bl	18bfc <__printf_chk@plt+0x753c>
   1971c:	ldr	r2, [sp, #68]	; 0x44
   19720:	ldr	r3, [r9]
   19724:	cmp	r2, r3
   19728:	bne	19a34 <__printf_chk@plt+0x8374>
   1972c:	add	sp, sp, #76	; 0x4c
   19730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19734:	ldr	r3, [r5, #260]	; 0x104
   19738:	cmp	r3, #0
   1973c:	beq	196e4 <__printf_chk@plt+0x8024>
   19740:	ldr	r3, [r5, #272]	; 0x110
   19744:	ldr	sl, [r5, #268]	; 0x10c
   19748:	add	r3, r3, #3
   1974c:	ldr	r8, [r5, #264]	; 0x108
   19750:	add	r3, r3, sl
   19754:	ldr	r2, [pc, #736]	; 19a3c <__printf_chk@plt+0x837c>
   19758:	mul	r7, r8, r3
   1975c:	ldr	r0, [r2, #16]
   19760:	ldr	r1, [r5, #276]	; 0x114
   19764:	str	r7, [sp, #20]
   19768:	bl	11504 <__aeabi_idivmod@plt>
   1976c:	ldr	r3, [r5, #320]	; 0x140
   19770:	cmp	r1, #0
   19774:	bne	19984 <__printf_chk@plt+0x82c4>
   19778:	mov	r0, #40	; 0x28
   1977c:	str	r1, [sp, #28]
   19780:	str	r3, [sp, #24]
   19784:	bl	5130c <_Znwj@@Base>
   19788:	ldr	r2, [r5, #268]	; 0x10c
   1978c:	ldr	ip, [r5, #264]	; 0x108
   19790:	ldr	r3, [pc, #676]	; 19a3c <__printf_chk@plt+0x837c>
   19794:	ldr	r1, [sp, #28]
   19798:	mul	ip, ip, r2
   1979c:	ldr	r2, [r3, #16]
   197a0:	ldr	r3, [sp, #24]
   197a4:	ldr	lr, [sp, #20]
   197a8:	mov	r7, r0
   197ac:	mul	r0, r8, sl
   197b0:	str	r3, [r7, #36]	; 0x24
   197b4:	ldr	r3, [pc, #644]	; 19a40 <__printf_chk@plt+0x8380>
   197b8:	str	r0, [r7, #28]
   197bc:	str	r4, [r7, #4]
   197c0:	str	r1, [r7, #8]
   197c4:	str	r1, [r7, #12]
   197c8:	str	r1, [r7, #16]
   197cc:	str	r1, [r7, #20]
   197d0:	str	r1, [r7, #24]
   197d4:	strh	r1, [r7, #32]
   197d8:	str	r3, [r7]
   197dc:	mov	r1, #1
   197e0:	ldr	r3, [pc, #604]	; 19a44 <__printf_chk@plt+0x8384>
   197e4:	str	r2, [sp]
   197e8:	add	r0, sp, #36	; 0x24
   197ec:	mov	r2, #30
   197f0:	sub	r8, lr, ip
   197f4:	bl	11660 <__sprintf_chk@plt>
   197f8:	add	r0, sp, #36	; 0x24
   197fc:	bl	115a0 <strlen@plt>
   19800:	add	r3, sp, #36	; 0x24
   19804:	sub	r0, r0, #1
   19808:	adds	r4, r3, r0
   1980c:	bcs	19a2c <__printf_chk@plt+0x836c>
   19810:	ldrb	r3, [r3, r0]
   19814:	cmp	r3, #32
   19818:	beq	19a2c <__printf_chk@plt+0x836c>
   1981c:	sub	r3, r3, #48	; 0x30
   19820:	cmp	r3, #0
   19824:	ldr	r0, [r5, #260]	; 0x104
   19828:	ble	19838 <__printf_chk@plt+0x8178>
   1982c:	subs	r3, r3, #1
   19830:	ldr	r0, [r0, #4]
   19834:	bne	1982c <__printf_chk@plt+0x816c>
   19838:	ldr	r3, [r0]
   1983c:	ldr	r3, [r3, #8]
   19840:	blx	r3
   19844:	ldr	r3, [r0]
   19848:	mov	sl, r0
   1984c:	ldr	r3, [r3, #28]
   19850:	blx	r3
   19854:	add	r3, sp, #36	; 0x24
   19858:	cmp	r3, r4
   1985c:	str	r7, [sl, #4]
   19860:	sub	r8, r8, r0
   19864:	beq	19878 <__printf_chk@plt+0x81b8>
   19868:	ldrb	r3, [r4, #-1]!
   1986c:	mov	r7, sl
   19870:	cmp	r3, #32
   19874:	bne	1981c <__printf_chk@plt+0x815c>
   19878:	mov	r0, #40	; 0x28
   1987c:	ldr	r7, [r5, #320]	; 0x140
   19880:	bl	5130c <_Znwj@@Base>
   19884:	ldr	r2, [pc, #436]	; 19a40 <__printf_chk@plt+0x8380>
   19888:	mov	r3, #0
   1988c:	mov	r4, r0
   19890:	str	sl, [r0, #4]
   19894:	str	r2, [r0]
   19898:	str	r8, [r0, #28]
   1989c:	str	r7, [r0, #36]	; 0x24
   198a0:	str	r3, [r0, #8]
   198a4:	str	r3, [r0, #12]
   198a8:	str	r3, [r0, #16]
   198ac:	str	r3, [r0, #20]
   198b0:	str	r3, [r0, #24]
   198b4:	strh	r3, [r0, #32]
   198b8:	b	199c8 <__printf_chk@plt+0x8308>
   198bc:	mov	r0, #40	; 0x28
   198c0:	ldr	r8, [r5, #320]	; 0x140
   198c4:	bl	5130c <_Znwj@@Base>
   198c8:	ldr	r2, [pc, #368]	; 19a40 <__printf_chk@plt+0x8380>
   198cc:	mov	r3, #0
   198d0:	str	r6, [r0, #28]
   198d4:	str	r4, [r0, #4]
   198d8:	ldr	r6, [r5, #132]	; 0x84
   198dc:	mov	r4, r0
   198e0:	str	r8, [r0, #36]	; 0x24
   198e4:	str	r2, [r0]
   198e8:	str	r3, [r0, #8]
   198ec:	str	r3, [r0, #12]
   198f0:	str	r3, [r0, #16]
   198f4:	str	r3, [r0, #20]
   198f8:	str	r3, [r0, #24]
   198fc:	strh	r3, [r0, #32]
   19900:	b	196cc <__printf_chk@plt+0x800c>
   19904:	ldr	r3, [r5, #256]	; 0x100
   19908:	ldr	r2, [r5, #8]
   1990c:	mov	r1, #0
   19910:	add	r3, r3, r2
   19914:	add	r0, sp, #32
   19918:	sub	r6, r3, r6
   1991c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   19920:	ldr	r3, [sp, #32]
   19924:	sub	r8, r6, r7
   19928:	cmp	r8, r3
   1992c:	bgt	199e4 <__printf_chk@plt+0x8324>
   19930:	ldr	r3, [r5, #248]	; 0xf8
   19934:	ldr	r6, [r5, #252]	; 0xfc
   19938:	bic	r3, r3, #2
   1993c:	cmp	r3, #0
   19940:	ldr	r2, [r6]
   19944:	str	r3, [r5, #248]	; 0xf8
   19948:	streq	r3, [r5, #252]	; 0xfc
   1994c:	beq	19964 <__printf_chk@plt+0x82a4>
   19950:	ldr	r3, [r2, #8]
   19954:	mov	r0, r6
   19958:	blx	r3
   1995c:	ldr	r2, [r0]
   19960:	mov	r6, r0
   19964:	str	r4, [r6, #4]
   19968:	mov	r0, r6
   1996c:	ldr	r3, [r2, #28]
   19970:	blx	r3
   19974:	mov	r4, r6
   19978:	ldr	r6, [r5, #132]	; 0x84
   1997c:	add	r7, r7, r0
   19980:	b	196a4 <__printf_chk@plt+0x7fe4>
   19984:	mov	r0, #40	; 0x28
   19988:	str	r3, [sp, #24]
   1998c:	bl	5130c <_Znwj@@Base>
   19990:	ldr	r1, [pc, #168]	; 19a40 <__printf_chk@plt+0x8380>
   19994:	ldr	r3, [sp, #24]
   19998:	mov	r2, #0
   1999c:	str	r4, [r0, #4]
   199a0:	mov	r4, r0
   199a4:	str	r7, [r0, #28]
   199a8:	str	r3, [r0, #36]	; 0x24
   199ac:	str	r1, [r0]
   199b0:	str	r2, [r0, #8]
   199b4:	str	r2, [r0, #12]
   199b8:	str	r2, [r0, #16]
   199bc:	str	r2, [r0, #20]
   199c0:	str	r2, [r0, #24]
   199c4:	strh	r2, [r0, #32]
   199c8:	ldr	r2, [pc, #108]	; 19a3c <__printf_chk@plt+0x837c>
   199cc:	ldr	r1, [sp, #20]
   199d0:	ldr	r3, [r2, #16]
   199d4:	add	r6, r6, r1
   199d8:	add	r3, r3, #1
   199dc:	str	r3, [r2, #16]
   199e0:	b	196e4 <__printf_chk@plt+0x8024>
   199e4:	mov	r0, #40	; 0x28
   199e8:	ldr	sl, [r5, #320]	; 0x140
   199ec:	bl	5130c <_Znwj@@Base>
   199f0:	ldr	r2, [pc, #72]	; 19a40 <__printf_chk@plt+0x8380>
   199f4:	mov	r3, #0
   199f8:	mov	r7, r6
   199fc:	str	r4, [r0, #4]
   19a00:	str	r8, [r0, #28]
   19a04:	mov	r4, r0
   19a08:	str	sl, [r0, #36]	; 0x24
   19a0c:	str	r2, [r0]
   19a10:	str	r3, [r0, #8]
   19a14:	str	r3, [r0, #12]
   19a18:	str	r3, [r0, #16]
   19a1c:	str	r3, [r0, #20]
   19a20:	str	r3, [r0, #24]
   19a24:	strh	r3, [r0, #32]
   19a28:	b	19930 <__printf_chk@plt+0x8270>
   19a2c:	mov	sl, r7
   19a30:	b	19878 <__printf_chk@plt+0x81b8>
   19a34:	bl	1148c <__stack_chk_fail@plt>
   19a38:	andeq	ip, r7, r0, lsl sp
   19a3c:	strdeq	r2, [r8], -r8
   19a40:	andeq	sl, r5, r8, asr #2
   19a44:	ldrdeq	r6, [r5], -ip
   19a48:	ldr	r3, [r0, #164]	; 0xa4
   19a4c:	push	{r4, r5, r6, lr}
   19a50:	cmp	r3, #0
   19a54:	mov	r4, r0
   19a58:	bne	19ad0 <__printf_chk@plt+0x8410>
   19a5c:	mov	r5, #0
   19a60:	str	r5, [r4, #240]	; 0xf0
   19a64:	mov	r0, #28
   19a68:	bl	5130c <_Znwj@@Base>
   19a6c:	ldr	r2, [r4, #128]	; 0x80
   19a70:	ldr	r3, [pc, #104]	; 19ae0 <__printf_chk@plt+0x8420>
   19a74:	cmp	r2, r5
   19a78:	ldr	r1, [pc, #100]	; 19ae4 <__printf_chk@plt+0x8424>
   19a7c:	strne	r5, [r4, #128]	; 0x80
   19a80:	ldr	r1, [r1]
   19a84:	str	r1, [r4, #172]	; 0xac
   19a88:	str	r3, [r0]
   19a8c:	ldrne	r3, [r4, #124]	; 0x7c
   19a90:	ldreq	r3, [r4, #120]	; 0x78
   19a94:	str	r5, [r0, #4]
   19a98:	str	r3, [r4, #132]	; 0x84
   19a9c:	ldr	r3, [r4, #8]
   19aa0:	ldr	r2, [r4, #132]	; 0x84
   19aa4:	str	r5, [r0, #8]
   19aa8:	sub	r3, r3, r2
   19aac:	mov	r2, #0
   19ab0:	str	r5, [r0, #12]
   19ab4:	str	r5, [r0, #16]
   19ab8:	str	r5, [r0, #20]
   19abc:	str	r5, [r0, #24]
   19ac0:	str	r0, [r4, #164]	; 0xa4
   19ac4:	str	r3, [r4, #136]	; 0x88
   19ac8:	str	r2, [r4, #176]	; 0xb0
   19acc:	pop	{r4, r5, r6, pc}
   19ad0:	ldr	r1, [pc, #16]	; 19ae8 <__printf_chk@plt+0x8428>
   19ad4:	ldr	r0, [pc, #16]	; 19aec <__printf_chk@plt+0x842c>
   19ad8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   19adc:	b	19a5c <__printf_chk@plt+0x839c>
   19ae0:	andeq	r9, r5, r8, lsr #18
   19ae4:	andeq	r5, r8, ip, lsr #19
   19ae8:	andeq	r6, r5, ip, asr #4
   19aec:	andeq	r0, r0, sp, lsr r7
   19af0:	ldr	r2, [r0, #200]	; 0xc8
   19af4:	cmp	r2, #0
   19af8:	bxne	lr
   19afc:	ldr	r2, [r0, #76]	; 0x4c
   19b00:	push	{r4, lr}
   19b04:	cmp	r2, #0
   19b08:	mov	r4, r0
   19b0c:	popne	{r4, pc}
   19b10:	ldr	r2, [r0, #216]	; 0xd8
   19b14:	cmp	r2, #0
   19b18:	popne	{r4, pc}
   19b1c:	ldr	r2, [r0, #360]	; 0x168
   19b20:	cmp	r2, #0
   19b24:	popne	{r4, pc}
   19b28:	ldr	r3, [r0, #164]	; 0xa4
   19b2c:	cmp	r3, #0
   19b30:	beq	19b4c <__printf_chk@plt+0x848c>
   19b34:	ldr	r2, [r3]
   19b38:	mov	r0, r3
   19b3c:	ldr	r3, [r2, #84]	; 0x54
   19b40:	blx	r3
   19b44:	str	r0, [r4, #164]	; 0xa4
   19b48:	pop	{r4, pc}
   19b4c:	bl	19a48 <__printf_chk@plt+0x8388>
   19b50:	ldr	r3, [r4, #164]	; 0xa4
   19b54:	b	19b34 <__printf_chk@plt+0x8474>
   19b58:	ldr	r3, [pc, #700]	; 19e1c <__printf_chk@plt+0x875c>
   19b5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b60:	sub	sp, sp, #28
   19b64:	ldr	r3, [r3]
   19b68:	ldr	r9, [r0, #164]	; 0xa4
   19b6c:	str	r3, [sp, #20]
   19b70:	ldr	r3, [r0, #176]	; 0xb0
   19b74:	cmp	r9, #0
   19b78:	ldr	fp, [r0, #172]	; 0xac
   19b7c:	str	r3, [sp, #12]
   19b80:	beq	19e10 <__printf_chk@plt+0x8750>
   19b84:	mov	r7, #0
   19b88:	ldr	r8, [pc, #656]	; 19e20 <__printf_chk@plt+0x8760>
   19b8c:	mov	r5, r0
   19b90:	mov	r6, r7
   19b94:	ldr	r3, [r9]
   19b98:	mov	r0, r9
   19b9c:	ldr	r3, [r3, #28]
   19ba0:	blx	r3
   19ba4:	ldr	r3, [r9]
   19ba8:	ldr	r3, [r3, #48]	; 0x30
   19bac:	sub	fp, fp, r0
   19bb0:	mov	r0, r9
   19bb4:	blx	r3
   19bb8:	ldr	r2, [r9]
   19bbc:	mov	r3, #0
   19bc0:	mov	r1, fp
   19bc4:	ldr	r4, [r2, #120]	; 0x78
   19bc8:	ldr	r2, [sp, #12]
   19bcc:	str	r3, [sp]
   19bd0:	sub	r2, r2, r0
   19bd4:	str	r2, [sp, #12]
   19bd8:	mov	r0, r9
   19bdc:	blx	r4
   19be0:	subs	r4, r0, #0
   19be4:	bne	19c40 <__printf_chk@plt+0x8580>
   19be8:	b	19c70 <__printf_chk@plt+0x85b0>
   19bec:	ldrb	r3, [r4, #20]
   19bf0:	cmp	r3, #0
   19bf4:	beq	19d20 <__printf_chk@plt+0x8660>
   19bf8:	ldr	r2, [r5, #68]	; 0x44
   19bfc:	ldr	r3, [r8]
   19c00:	cmp	r2, #1
   19c04:	beq	19cb0 <__printf_chk@plt+0x85f0>
   19c08:	ldr	r2, [r5, #300]	; 0x12c
   19c0c:	cmp	r3, r2
   19c10:	beq	19cbc <__printf_chk@plt+0x85fc>
   19c14:	cmp	r7, #0
   19c18:	bne	19d0c <__printf_chk@plt+0x864c>
   19c1c:	cmp	r6, #0
   19c20:	beq	19c2c <__printf_chk@plt+0x856c>
   19c24:	mov	r0, r6
   19c28:	bl	5135c <_ZdlPv@@Base>
   19c2c:	mov	r6, r4
   19c30:	ldr	r4, [r4]
   19c34:	mov	r7, #1
   19c38:	cmp	r4, #0
   19c3c:	beq	19c70 <__printf_chk@plt+0x85b0>
   19c40:	ldr	r2, [r4, #4]
   19c44:	ldr	r3, [r5, #136]	; 0x88
   19c48:	cmp	r2, r3
   19c4c:	ble	19bec <__printf_chk@plt+0x852c>
   19c50:	cmp	r6, #0
   19c54:	beq	19c60 <__printf_chk@plt+0x85a0>
   19c58:	mov	r0, r6
   19c5c:	bl	5135c <_ZdlPv@@Base>
   19c60:	mov	r6, r4
   19c64:	ldr	r4, [r4]
   19c68:	cmp	r4, #0
   19c6c:	bne	19c40 <__printf_chk@plt+0x8580>
   19c70:	ldr	r9, [r9, #4]
   19c74:	cmp	r9, #0
   19c78:	bne	19b94 <__printf_chk@plt+0x84d4>
   19c7c:	cmp	r6, #0
   19c80:	beq	19e10 <__printf_chk@plt+0x8750>
   19c84:	cmp	r7, #0
   19c88:	movne	r4, r6
   19c8c:	bne	19df0 <__printf_chk@plt+0x8730>
   19c90:	ldr	r3, [pc, #396]	; 19e24 <__printf_chk@plt+0x8764>
   19c94:	ldr	r1, [pc, #396]	; 19e28 <__printf_chk@plt+0x8768>
   19c98:	str	r3, [sp]
   19c9c:	mov	r2, r3
   19ca0:	mov	r0, #4
   19ca4:	mov	r4, r6
   19ca8:	bl	29fac <__printf_chk@plt+0x188ec>
   19cac:	b	19df0 <__printf_chk@plt+0x8730>
   19cb0:	ldr	r2, [r5, #296]	; 0x128
   19cb4:	cmp	r3, r2
   19cb8:	bne	19c14 <__printf_chk@plt+0x8554>
   19cbc:	ldr	r3, [r5, #292]	; 0x124
   19cc0:	cmp	r3, #0
   19cc4:	blt	19cd4 <__printf_chk@plt+0x8614>
   19cc8:	ldr	r2, [r5, #288]	; 0x120
   19ccc:	cmp	r3, r2
   19cd0:	ble	19c14 <__printf_chk@plt+0x8554>
   19cd4:	cmp	r6, #0
   19cd8:	beq	19ce4 <__printf_chk@plt+0x8624>
   19cdc:	mov	r0, r6
   19ce0:	bl	5135c <_ZdlPv@@Base>
   19ce4:	ldr	r0, [r4]
   19ce8:	mov	r3, #0
   19cec:	cmp	r0, r3
   19cf0:	str	r3, [r4]
   19cf4:	beq	19df0 <__printf_chk@plt+0x8730>
   19cf8:	ldr	r5, [r0]
   19cfc:	bl	5135c <_ZdlPv@@Base>
   19d00:	subs	r0, r5, #0
   19d04:	bne	19cf8 <__printf_chk@plt+0x8638>
   19d08:	b	19df0 <__printf_chk@plt+0x8730>
   19d0c:	ldr	sl, [r4]
   19d10:	mov	r0, r4
   19d14:	bl	5135c <_ZdlPv@@Base>
   19d18:	mov	r4, sl
   19d1c:	b	19c38 <__printf_chk@plt+0x8578>
   19d20:	ldr	r0, [r4]
   19d24:	str	r3, [r4]
   19d28:	cmp	r0, #0
   19d2c:	beq	19d40 <__printf_chk@plt+0x8680>
   19d30:	ldr	r8, [r0]
   19d34:	bl	5135c <_ZdlPv@@Base>
   19d38:	subs	r0, r8, #0
   19d3c:	bne	19d30 <__printf_chk@plt+0x8670>
   19d40:	cmp	r7, #0
   19d44:	beq	19de0 <__printf_chk@plt+0x8720>
   19d48:	ldr	r3, [r5, #292]	; 0x124
   19d4c:	cmp	r3, #0
   19d50:	blt	19d60 <__printf_chk@plt+0x86a0>
   19d54:	ldr	r2, [r5, #288]	; 0x120
   19d58:	cmp	r3, r2
   19d5c:	ble	19de0 <__printf_chk@plt+0x8720>
   19d60:	ldr	r3, [r5, #68]	; 0x44
   19d64:	cmp	r3, #1
   19d68:	beq	19d94 <__printf_chk@plt+0x86d4>
   19d6c:	ldr	r3, [r5, #136]	; 0x88
   19d70:	ldr	r1, [r4, #4]
   19d74:	ldr	r2, [r5, #300]	; 0x12c
   19d78:	sub	r3, r3, r1
   19d7c:	cmp	r2, r3
   19d80:	bge	19de0 <__printf_chk@plt+0x8720>
   19d84:	mov	r0, r4
   19d88:	bl	5135c <_ZdlPv@@Base>
   19d8c:	mov	r4, r6
   19d90:	b	19df0 <__printf_chk@plt+0x8730>
   19d94:	ldr	r3, [r4, #8]
   19d98:	cmp	r3, #0
   19d9c:	ble	19d84 <__printf_chk@plt+0x86c4>
   19da0:	ldr	r2, [pc, #132]	; 19e2c <__printf_chk@plt+0x876c>
   19da4:	sub	r3, r3, #1
   19da8:	ldr	r7, [r5, #136]	; 0x88
   19dac:	ldr	r1, [r2]
   19db0:	ldr	r2, [r4, #4]
   19db4:	add	r0, sp, #16
   19db8:	mul	r1, r1, r3
   19dbc:	sub	r7, r7, r2
   19dc0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   19dc4:	ldr	r0, [sp, #16]
   19dc8:	ldr	r1, [r4, #8]
   19dcc:	add	r0, r7, r0
   19dd0:	bl	11558 <__aeabi_idiv@plt>
   19dd4:	ldr	r3, [r5, #296]	; 0x128
   19dd8:	cmp	r3, r0
   19ddc:	blt	19d84 <__printf_chk@plt+0x86c4>
   19de0:	cmp	r6, #0
   19de4:	beq	19df0 <__printf_chk@plt+0x8730>
   19de8:	mov	r0, r6
   19dec:	bl	5135c <_ZdlPv@@Base>
   19df0:	ldr	r3, [pc, #36]	; 19e1c <__printf_chk@plt+0x875c>
   19df4:	ldr	r2, [sp, #20]
   19df8:	mov	r0, r4
   19dfc:	ldr	r3, [r3]
   19e00:	cmp	r2, r3
   19e04:	bne	19e18 <__printf_chk@plt+0x8758>
   19e08:	add	sp, sp, #28
   19e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e10:	mov	r4, #0
   19e14:	b	19df0 <__printf_chk@plt+0x8730>
   19e18:	bl	1148c <__stack_chk_fail@plt>
   19e1c:	andeq	ip, r7, r0, lsl sp
   19e20:	andeq	r5, r8, ip, lsr #19
   19e24:	andeq	r6, r8, r0, lsr #15
   19e28:	andeq	r6, r5, r0, ror #5
   19e2c:	andeq	sp, r7, r8, rrx
   19e30:	push	{r4, r5, r6, lr}
   19e34:	ldr	r5, [pc, #228]	; 19f20 <__printf_chk@plt+0x8860>
   19e38:	ldr	r6, [pc, #228]	; 19f24 <__printf_chk@plt+0x8864>
   19e3c:	ldr	r4, [pc, #228]	; 19f28 <__printf_chk@plt+0x8868>
   19e40:	ldr	r3, [r5]
   19e44:	ldr	r2, [r6]
   19e48:	ldr	r0, [r4]
   19e4c:	ldr	r3, [r3, #120]	; 0x78
   19e50:	ldr	r1, [pc, #212]	; 19f2c <__printf_chk@plt+0x886c>
   19e54:	mul	r2, r2, r3
   19e58:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19e5c:	ldr	r3, [r5]
   19e60:	ldr	r2, [r3, #128]	; 0x80
   19e64:	cmp	r2, #0
   19e68:	bne	19f00 <__printf_chk@plt+0x8840>
   19e6c:	ldr	r2, [r3, #84]	; 0x54
   19e70:	ldr	r1, [pc, #184]	; 19f30 <__printf_chk@plt+0x8870>
   19e74:	ldr	r0, [r4]
   19e78:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19e7c:	ldr	r3, [r5]
   19e80:	ldr	r2, [r6]
   19e84:	ldr	r1, [pc, #168]	; 19f34 <__printf_chk@plt+0x8874>
   19e88:	ldr	r3, [r3, #8]
   19e8c:	ldr	r0, [r4]
   19e90:	mul	r2, r2, r3
   19e94:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19e98:	ldr	r3, [r5]
   19e9c:	ldr	r1, [pc, #148]	; 19f38 <__printf_chk@plt+0x8878>
   19ea0:	ldr	r0, [r4]
   19ea4:	ldr	r2, [r3, #72]	; 0x48
   19ea8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19eac:	ldr	r3, [pc, #136]	; 19f3c <__printf_chk@plt+0x887c>
   19eb0:	ldr	r2, [r6]
   19eb4:	ldr	r1, [pc, #132]	; 19f40 <__printf_chk@plt+0x8880>
   19eb8:	ldr	r3, [r3]
   19ebc:	ldr	r0, [r4]
   19ec0:	ldr	r3, [r3, #112]	; 0x70
   19ec4:	mul	r2, r2, r3
   19ec8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19ecc:	ldr	r3, [r5]
   19ed0:	ldr	r1, [pc, #108]	; 19f44 <__printf_chk@plt+0x8884>
   19ed4:	ldr	r0, [r4]
   19ed8:	ldr	r2, [r3, #340]	; 0x154
   19edc:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19ee0:	ldr	r3, [r5]
   19ee4:	ldr	r0, [r4]
   19ee8:	ldr	r1, [pc, #88]	; 19f48 <__printf_chk@plt+0x8888>
   19eec:	ldr	r2, [r3, #328]	; 0x148
   19ef0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19ef4:	ldr	r0, [r4]
   19ef8:	pop	{r4, r5, r6, lr}
   19efc:	b	1163c <fflush@plt>
   19f00:	ldr	r3, [r3, #124]	; 0x7c
   19f04:	ldr	r2, [r6]
   19f08:	ldr	r1, [pc, #60]	; 19f4c <__printf_chk@plt+0x888c>
   19f0c:	ldr	r0, [r4]
   19f10:	mul	r2, r2, r3
   19f14:	bl	53714 <_ZdlPv@@Base+0x23b8>
   19f18:	ldr	r3, [r5]
   19f1c:	b	19e6c <__printf_chk@plt+0x87ac>
   19f20:	strdeq	r2, [r8], -r8
   19f24:	andeq	sp, r7, r8, rrx
   19f28:	andeq	r2, r8, r8, lsr #23
   19f2c:	strdeq	r6, [r5], -r4
   19f30:	andeq	r6, r5, r4, ror r3
   19f34:			; <UNDEFINED> instruction: 0x000563bc
   19f38:	strdeq	r6, [r5], -ip
   19f3c:			; <UNDEFINED> instruction: 0x00082bbc
   19f40:	andeq	r6, r5, r0, asr #8
   19f44:	andeq	r6, r5, r4, lsl #9
   19f48:	andeq	r6, r5, r4, asr #9
   19f4c:	andeq	r6, r5, r4, lsr r3
   19f50:	ldr	r3, [pc, #376]	; 1a0d0 <__printf_chk@plt+0x8a10>
   19f54:	push	{r4, r5, r6, r7, lr}
   19f58:	sub	sp, sp, #12
   19f5c:	ldr	r6, [pc, #368]	; 1a0d4 <__printf_chk@plt+0x8a14>
   19f60:	ldr	r4, [r3]
   19f64:	ldr	r3, [r6]
   19f68:	cmp	r4, #0
   19f6c:	str	r3, [sp, #4]
   19f70:	beq	19fa8 <__printf_chk@plt+0x88e8>
   19f74:	mov	r5, r0
   19f78:	mov	r0, #100	; 0x64
   19f7c:	mov	r7, r1
   19f80:	bl	5130c <_Znwj@@Base>
   19f84:	mov	r4, r0
   19f88:	bl	379e0 <__printf_chk@plt+0x26320>
   19f8c:	cmp	r7, #0
   19f90:	beq	19fe4 <__printf_chk@plt+0x8924>
   19f94:	ldr	r3, [r5, #332]	; 0x14c
   19f98:	cmp	r3, #0
   19f9c:	bne	19fc4 <__printf_chk@plt+0x8904>
   19fa0:	mov	r3, #0
   19fa4:	str	r3, [r5, #332]	; 0x14c
   19fa8:	ldr	r2, [sp, #4]
   19fac:	ldr	r3, [r6]
   19fb0:	mov	r0, r4
   19fb4:	cmp	r2, r3
   19fb8:	bne	1a0c0 <__printf_chk@plt+0x8a00>
   19fbc:	add	sp, sp, #12
   19fc0:	pop	{r4, r5, r6, r7, pc}
   19fc4:	mov	r0, r4
   19fc8:	mov	r1, #0
   19fcc:	bl	37de8 <__printf_chk@plt+0x26728>
   19fd0:	ldr	r2, [r5, #84]	; 0x54
   19fd4:	mov	r1, #2
   19fd8:	mov	r0, r4
   19fdc:	bl	37db4 <__printf_chk@plt+0x266f4>
   19fe0:	b	19fa0 <__printf_chk@plt+0x88e0>
   19fe4:	mov	r1, r7
   19fe8:	ldr	r2, [r5, #120]	; 0x78
   19fec:	mov	r0, r4
   19ff0:	bl	37dc4 <__printf_chk@plt+0x26704>
   19ff4:	ldr	r2, [r5, #8]
   19ff8:	mov	r1, #1
   19ffc:	mov	r0, r4
   1a000:	bl	37dc4 <__printf_chk@plt+0x26704>
   1a004:	ldr	r3, [pc, #204]	; 1a0d8 <__printf_chk@plt+0x8a18>
   1a008:	ldr	r2, [pc, #204]	; 1a0dc <__printf_chk@plt+0x8a1c>
   1a00c:	mov	r0, sp
   1a010:	ldr	r3, [r3]
   1a014:	ldr	r1, [r2]
   1a018:	ldr	r3, [r3, #112]	; 0x70
   1a01c:	mul	r1, r1, r3
   1a020:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1a024:	ldr	r2, [sp]
   1a028:	mov	r1, #2
   1a02c:	mov	r0, r4
   1a030:	bl	37dc4 <__printf_chk@plt+0x26704>
   1a034:	ldr	r2, [r5, #88]	; 0x58
   1a038:	mov	r1, #1
   1a03c:	mov	r0, r4
   1a040:	bl	37db4 <__printf_chk@plt+0x266f4>
   1a044:	ldr	r3, [r5, #128]	; 0x80
   1a048:	cmp	r3, #0
   1a04c:	bne	1a08c <__printf_chk@plt+0x89cc>
   1a050:	mov	r0, r4
   1a054:	bl	37e94 <__printf_chk@plt+0x267d4>
   1a058:	ldr	r3, [r5, #340]	; 0x154
   1a05c:	cmp	r3, #0
   1a060:	bne	1a0b0 <__printf_chk@plt+0x89f0>
   1a064:	ldr	r2, [r5, #328]	; 0x148
   1a068:	cmp	r2, #0
   1a06c:	bne	1a0a0 <__printf_chk@plt+0x89e0>
   1a070:	mov	r3, #0
   1a074:	str	r3, [r5, #340]	; 0x154
   1a078:	str	r3, [r5, #328]	; 0x148
   1a07c:	ldr	r3, [r5, #332]	; 0x14c
   1a080:	cmp	r3, #0
   1a084:	beq	19fa0 <__printf_chk@plt+0x88e0>
   1a088:	b	19fc4 <__printf_chk@plt+0x8904>
   1a08c:	ldr	r2, [r5, #124]	; 0x7c
   1a090:	mov	r1, #3
   1a094:	mov	r0, r4
   1a098:	bl	37dc4 <__printf_chk@plt+0x26704>
   1a09c:	b	1a050 <__printf_chk@plt+0x8990>
   1a0a0:	mov	r1, #3
   1a0a4:	mov	r0, r4
   1a0a8:	bl	37db4 <__printf_chk@plt+0x266f4>
   1a0ac:	b	1a070 <__printf_chk@plt+0x89b0>
   1a0b0:	mov	r1, #1
   1a0b4:	mov	r0, r4
   1a0b8:	bl	37de8 <__printf_chk@plt+0x26728>
   1a0bc:	b	1a064 <__printf_chk@plt+0x89a4>
   1a0c0:	bl	1148c <__stack_chk_fail@plt>
   1a0c4:	mov	r0, r4
   1a0c8:	bl	5135c <_ZdlPv@@Base>
   1a0cc:	bl	11498 <__cxa_end_cleanup@plt>
   1a0d0:	andeq	r3, r8, r4, asr #17
   1a0d4:	andeq	ip, r7, r0, lsl sp
   1a0d8:			; <UNDEFINED> instruction: 0x00082bbc
   1a0dc:	andeq	sp, r7, r8, rrx
   1a0e0:	push	{r4, r5, r6, lr}
   1a0e4:	subs	r4, r1, #0
   1a0e8:	popeq	{r4, r5, r6, pc}
   1a0ec:	ldr	r3, [pc, #356]	; 1a258 <__printf_chk@plt+0x8b98>
   1a0f0:	mov	r5, r0
   1a0f4:	ldr	r3, [r3]
   1a0f8:	cmp	r3, #0
   1a0fc:	bne	1a120 <__printf_chk@plt+0x8a60>
   1a100:	ldr	r3, [r4, #24]
   1a104:	cmp	r3, #0
   1a108:	beq	1a118 <__printf_chk@plt+0x8a58>
   1a10c:	ldr	r1, [r4, #12]
   1a110:	cmp	r1, #0
   1a114:	beq	1a24c <__printf_chk@plt+0x8b8c>
   1a118:	bl	2285c <__printf_chk@plt+0x1119c>
   1a11c:	str	r0, [r4, #16]
   1a120:	ldr	r3, [r5, #200]	; 0xc8
   1a124:	cmp	r3, #0
   1a128:	bne	1a158 <__printf_chk@plt+0x8a98>
   1a12c:	ldr	r3, [r5, #216]	; 0xd8
   1a130:	cmp	r3, #0
   1a134:	bne	1a158 <__printf_chk@plt+0x8a98>
   1a138:	ldr	r3, [r5, #76]	; 0x4c
   1a13c:	cmp	r3, #0
   1a140:	beq	1a1ac <__printf_chk@plt+0x8aec>
   1a144:	ldr	r3, [r4]
   1a148:	mov	r0, r4
   1a14c:	pop	{r4, r5, r6, lr}
   1a150:	ldr	r3, [r3, #4]
   1a154:	bx	r3
   1a158:	ldr	r3, [r4]
   1a15c:	mov	r0, r4
   1a160:	ldr	r3, [r3, #112]	; 0x70
   1a164:	blx	r3
   1a168:	ldr	r3, [r5, #76]	; 0x4c
   1a16c:	cmp	r3, #0
   1a170:	bne	1a144 <__printf_chk@plt+0x8a84>
   1a174:	ldr	r3, [r5, #200]	; 0xc8
   1a178:	cmp	r3, #0
   1a17c:	beq	1a1ac <__printf_chk@plt+0x8aec>
   1a180:	ldr	r3, [r4]
   1a184:	ldr	r2, [r5, #184]	; 0xb8
   1a188:	mov	r0, r4
   1a18c:	ldr	r3, [r3, #28]
   1a190:	str	r2, [r4, #4]
   1a194:	str	r4, [r5, #184]	; 0xb8
   1a198:	blx	r3
   1a19c:	ldr	r3, [r5, #188]	; 0xbc
   1a1a0:	add	r0, r3, r0
   1a1a4:	str	r0, [r5, #188]	; 0xbc
   1a1a8:	pop	{r4, r5, r6, pc}
   1a1ac:	ldr	r3, [r5, #164]	; 0xa4
   1a1b0:	cmp	r3, #0
   1a1b4:	beq	1a21c <__printf_chk@plt+0x8b5c>
   1a1b8:	ldr	r3, [r4]
   1a1bc:	mov	r0, r4
   1a1c0:	ldr	r3, [r3, #28]
   1a1c4:	blx	r3
   1a1c8:	ldr	r3, [r5, #172]	; 0xac
   1a1cc:	ldr	r2, [r4]
   1a1d0:	ldr	r2, [r2, #48]	; 0x30
   1a1d4:	add	r0, r3, r0
   1a1d8:	str	r0, [r5, #172]	; 0xac
   1a1dc:	mov	r0, r4
   1a1e0:	blx	r2
   1a1e4:	ldr	r1, [pc, #112]	; 1a25c <__printf_chk@plt+0x8b9c>
   1a1e8:	ldr	r3, [r5, #176]	; 0xb0
   1a1ec:	ldr	r2, [r5, #164]	; 0xa4
   1a1f0:	ldr	r1, [r1]
   1a1f4:	cmp	r1, #0
   1a1f8:	add	r0, r3, r0
   1a1fc:	str	r0, [r5, #176]	; 0xb0
   1a200:	str	r2, [r4, #4]
   1a204:	str	r4, [r5, #164]	; 0xa4
   1a208:	popeq	{r4, r5, r6, pc}
   1a20c:	mov	r1, r4
   1a210:	mov	r0, r5
   1a214:	pop	{r4, r5, r6, lr}
   1a218:	b	18934 <__printf_chk@plt+0x7274>
   1a21c:	ldr	r3, [r5, #240]	; 0xf0
   1a220:	cmp	r3, #0
   1a224:	beq	1a240 <__printf_chk@plt+0x8b80>
   1a228:	ldr	r3, [r4]
   1a22c:	mov	r0, r4
   1a230:	ldr	r3, [r3, #104]	; 0x68
   1a234:	blx	r3
   1a238:	cmp	r0, #0
   1a23c:	bne	1a144 <__printf_chk@plt+0x8a84>
   1a240:	mov	r0, r5
   1a244:	bl	19a48 <__printf_chk@plt+0x8388>
   1a248:	b	1a1b8 <__printf_chk@plt+0x8af8>
   1a24c:	bl	19f50 <__printf_chk@plt+0x8890>
   1a250:	str	r0, [r4, #12]
   1a254:	b	1a118 <__printf_chk@plt+0x8a58>
   1a258:	ldrdeq	r3, [r8], -r4
   1a25c:	andeq	r3, r8, r4, asr #17
   1a260:	push	{r4, r5, r6, lr}
   1a264:	ldr	r4, [r0]
   1a268:	cmp	r4, #0
   1a26c:	popne	{r4, r5, r6, pc}
   1a270:	mov	r5, r0
   1a274:	mov	r0, #28
   1a278:	bl	5130c <_Znwj@@Base>
   1a27c:	ldr	r2, [pc, #52]	; 1a2b8 <__printf_chk@plt+0x8bf8>
   1a280:	mov	r3, r0
   1a284:	mov	r1, r0
   1a288:	str	r4, [r3, #4]
   1a28c:	str	r4, [r3, #8]
   1a290:	str	r4, [r3, #12]
   1a294:	str	r4, [r3, #16]
   1a298:	str	r4, [r3, #20]
   1a29c:	str	r4, [r3, #24]
   1a2a0:	str	r2, [r3]
   1a2a4:	mov	r0, r5
   1a2a8:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   1a2ac:	mov	r3, #1
   1a2b0:	str	r3, [r5, #76]	; 0x4c
   1a2b4:	pop	{r4, r5, r6, pc}
   1a2b8:	andeq	r9, r5, r8, asr #21
   1a2bc:	ldr	ip, [pc, #12]	; 1a2d0 <__printf_chk@plt+0x8c10>
   1a2c0:	ldr	ip, [ip]
   1a2c4:	cmp	ip, #0
   1a2c8:	bxeq	lr
   1a2cc:	b	1879c <__printf_chk@plt+0x70dc>
   1a2d0:	andeq	r3, r8, r4, asr #17
   1a2d4:	ldr	r3, [pc, #12]	; 1a2e8 <__printf_chk@plt+0x8c28>
   1a2d8:	ldr	r3, [r3]
   1a2dc:	cmp	r3, #0
   1a2e0:	bxeq	lr
   1a2e4:	b	18934 <__printf_chk@plt+0x7274>
   1a2e8:	andeq	r3, r8, r4, asr #17
   1a2ec:	ldr	r3, [r0, #200]	; 0xc8
   1a2f0:	cmp	r3, #0
   1a2f4:	bne	1a304 <__printf_chk@plt+0x8c44>
   1a2f8:	ldr	r2, [r0, #164]	; 0xa4
   1a2fc:	cmp	r2, #0
   1a300:	beq	1a30c <__printf_chk@plt+0x8c4c>
   1a304:	mov	r0, #0
   1a308:	bx	lr
   1a30c:	ldr	r0, [r0, #308]	; 0x134
   1a310:	clz	r0, r0
   1a314:	lsr	r0, r0, #5
   1a318:	bx	lr
   1a31c:	push	{r4, r5, lr}
   1a320:	adds	r0, r0, #0
   1a324:	ldr	r5, [pc, #164]	; 1a3d0 <__printf_chk@plt+0x8d10>
   1a328:	ldr	r4, [pc, #164]	; 1a3d4 <__printf_chk@plt+0x8d14>
   1a32c:	movne	r0, #1
   1a330:	ldr	r3, [r5]
   1a334:	sub	sp, sp, #20
   1a338:	mov	r1, #0
   1a33c:	ldr	r2, [r4]
   1a340:	str	r0, [r3, #160]	; 0xa0
   1a344:	str	r1, [r3, #156]	; 0x9c
   1a348:	str	r2, [sp, #12]
   1a34c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1a350:	cmp	r0, #0
   1a354:	bne	1a374 <__printf_chk@plt+0x8cb4>
   1a358:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1a35c:	ldr	r2, [sp, #12]
   1a360:	ldr	r3, [r4]
   1a364:	cmp	r2, r3
   1a368:	bne	1a3cc <__printf_chk@plt+0x8d0c>
   1a36c:	add	sp, sp, #20
   1a370:	pop	{r4, r5, pc}
   1a374:	add	r0, sp, #8
   1a378:	bl	4a140 <__printf_chk@plt+0x38a80>
   1a37c:	cmp	r0, #0
   1a380:	beq	1a358 <__printf_chk@plt+0x8c98>
   1a384:	ldr	r3, [sp, #8]
   1a388:	cmp	r3, #0
   1a38c:	ble	1a3b0 <__printf_chk@plt+0x8cf0>
   1a390:	mov	r0, #1
   1a394:	bl	30944 <__printf_chk@plt+0x1f284>
   1a398:	cmp	r0, #0
   1a39c:	ldrne	r3, [r5]
   1a3a0:	ldrne	r2, [sp, #8]
   1a3a4:	strne	r0, [r3, #152]	; 0x98
   1a3a8:	strne	r2, [r3, #156]	; 0x9c
   1a3ac:	b	1a358 <__printf_chk@plt+0x8c98>
   1a3b0:	ldr	r3, [pc, #32]	; 1a3d8 <__printf_chk@plt+0x8d18>
   1a3b4:	ldr	r1, [pc, #32]	; 1a3dc <__printf_chk@plt+0x8d1c>
   1a3b8:	str	r3, [sp]
   1a3bc:	mov	r2, r3
   1a3c0:	mov	r0, #64	; 0x40
   1a3c4:	bl	29f74 <__printf_chk@plt+0x188b4>
   1a3c8:	b	1a358 <__printf_chk@plt+0x8c98>
   1a3cc:	bl	1148c <__stack_chk_fail@plt>
   1a3d0:	strdeq	r2, [r8], -r8
   1a3d4:	andeq	ip, r7, r0, lsl sp
   1a3d8:	andeq	r6, r8, r0, lsr #15
   1a3dc:	andeq	r6, r5, r4, lsl #10
   1a3e0:	mov	r0, #0
   1a3e4:	b	1a31c <__printf_chk@plt+0x8c5c>
   1a3e8:	mov	r0, #1
   1a3ec:	b	1a31c <__printf_chk@plt+0x8c5c>
   1a3f0:	mov	ip, #0
   1a3f4:	stmib	r0, {r1, r2}
   1a3f8:	str	ip, [r0]
   1a3fc:	bx	lr
   1a400:	push	{r4, r5, r6, r7, r8, lr}
   1a404:	mov	r5, #0
   1a408:	mov	r4, r0
   1a40c:	str	r5, [r0]
   1a410:	mov	r0, #12
   1a414:	mov	r7, r1
   1a418:	mov	r6, r2
   1a41c:	bl	5130c <_Znwj@@Base>
   1a420:	str	r0, [r4, #4]
   1a424:	stm	r0, {r5, r7}
   1a428:	str	r6, [r0, #8]
   1a42c:	mov	r0, r4
   1a430:	pop	{r4, r5, r6, r7, r8, pc}
   1a434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a438:	mov	r5, r0
   1a43c:	ldr	r6, [pc, #284]	; 1a560 <__printf_chk@plt+0x8ea0>
   1a440:	sub	sp, sp, #20
   1a444:	mov	r4, r1
   1a448:	ldr	ip, [r6]
   1a44c:	mov	r1, #0
   1a450:	add	r0, sp, #4
   1a454:	mov	r8, r3
   1a458:	mov	r7, r2
   1a45c:	str	ip, [sp, #12]
   1a460:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1a464:	ldr	r3, [r5]
   1a468:	cmp	r3, #0
   1a46c:	bne	1a488 <__printf_chk@plt+0x8dc8>
   1a470:	b	1a4c0 <__printf_chk@plt+0x8e00>
   1a474:	ldr	r2, [r3, #4]
   1a478:	ldr	r3, [r3]
   1a47c:	str	r2, [sp, #4]
   1a480:	cmp	r3, #0
   1a484:	beq	1a4c0 <__printf_chk@plt+0x8e00>
   1a488:	ldr	r2, [r3, #4]
   1a48c:	cmp	r4, r2
   1a490:	bge	1a474 <__printf_chk@plt+0x8db4>
   1a494:	sub	r4, r2, r4
   1a498:	str	r4, [r7]
   1a49c:	ldr	r2, [r3, #4]
   1a4a0:	ldr	r0, [r3, #8]
   1a4a4:	str	r2, [r8]
   1a4a8:	ldr	r2, [sp, #12]
   1a4ac:	ldr	r3, [r6]
   1a4b0:	cmp	r2, r3
   1a4b4:	bne	1a55c <__printf_chk@plt+0x8e9c>
   1a4b8:	add	sp, sp, #20
   1a4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4c0:	ldr	r0, [r5, #4]
   1a4c4:	cmp	r0, #0
   1a4c8:	beq	1a4a8 <__printf_chk@plt+0x8de8>
   1a4cc:	ldr	fp, [sp, #4]
   1a4d0:	ldr	sl, [pc, #140]	; 1a564 <__printf_chk@plt+0x8ea4>
   1a4d4:	ldr	r9, [pc, #140]	; 1a568 <__printf_chk@plt+0x8ea8>
   1a4d8:	cmp	r0, #0
   1a4dc:	bne	1a4f4 <__printf_chk@plt+0x8e34>
   1a4e0:	b	1a520 <__printf_chk@plt+0x8e60>
   1a4e4:	ldm	r0, {r0, r3}
   1a4e8:	cmp	r0, #0
   1a4ec:	str	r3, [sp, #4]
   1a4f0:	beq	1a520 <__printf_chk@plt+0x8e60>
   1a4f4:	ldr	r3, [r0, #4]
   1a4f8:	add	r3, fp, r3
   1a4fc:	cmp	r4, r3
   1a500:	bge	1a4e4 <__printf_chk@plt+0x8e24>
   1a504:	sub	r3, r3, r4
   1a508:	str	r3, [r7]
   1a50c:	ldr	r3, [r0, #4]
   1a510:	ldr	r0, [r0, #8]
   1a514:	add	fp, r3, fp
   1a518:	str	fp, [r8]
   1a51c:	b	1a4a8 <__printf_chk@plt+0x8de8>
   1a520:	mov	r1, #0
   1a524:	add	r0, sp, #8
   1a528:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1a52c:	ldr	r3, [sp, #4]
   1a530:	ldr	r2, [sp, #8]
   1a534:	cmp	r3, r2
   1a538:	ble	1a548 <__printf_chk@plt+0x8e88>
   1a53c:	add	fp, fp, r3
   1a540:	ldr	r0, [r5, #4]
   1a544:	b	1a4d8 <__printf_chk@plt+0x8e18>
   1a548:	mov	r1, sl
   1a54c:	mov	r0, r9
   1a550:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1a554:	ldr	r3, [sp, #4]
   1a558:	b	1a53c <__printf_chk@plt+0x8e7c>
   1a55c:	bl	1148c <__stack_chk_fail@plt>
   1a560:	andeq	ip, r7, r0, lsl sp
   1a564:	andeq	r6, r5, ip, asr #4
   1a568:	andeq	r0, r0, sp, lsr sl
   1a56c:	push	{r4, lr}
   1a570:	sub	sp, sp, #8
   1a574:	ldr	r4, [pc, #48]	; 1a5ac <__printf_chk@plt+0x8eec>
   1a578:	mov	r3, #0
   1a57c:	str	r3, [sp]
   1a580:	ldr	ip, [r4]
   1a584:	mov	r3, sp
   1a588:	str	ip, [sp, #4]
   1a58c:	bl	1a434 <__printf_chk@plt+0x8d74>
   1a590:	ldr	r2, [sp, #4]
   1a594:	ldr	r3, [r4]
   1a598:	cmp	r2, r3
   1a59c:	bne	1a5a8 <__printf_chk@plt+0x8ee8>
   1a5a0:	add	sp, sp, #8
   1a5a4:	pop	{r4, pc}
   1a5a8:	bl	1148c <__stack_chk_fail@plt>
   1a5ac:	andeq	ip, r7, r0, lsl sp
   1a5b0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5b4:	mov	r7, r0
   1a5b8:	ldr	r8, [r0]
   1a5bc:	cmp	r8, #0
   1a5c0:	beq	1a7bc <__printf_chk@plt+0x90fc>
   1a5c4:	mov	r2, r8
   1a5c8:	mov	r3, #0
   1a5cc:	ldr	r2, [r2]
   1a5d0:	add	r3, r3, #1
   1a5d4:	cmp	r2, #0
   1a5d8:	bne	1a5cc <__printf_chk@plt+0x8f0c>
   1a5dc:	ldr	r2, [r7, #4]
   1a5e0:	cmp	r2, #0
   1a5e4:	beq	1a5f8 <__printf_chk@plt+0x8f38>
   1a5e8:	ldr	r2, [r2]
   1a5ec:	add	r3, r3, #1
   1a5f0:	cmp	r2, #0
   1a5f4:	bne	1a5e8 <__printf_chk@plt+0x8f28>
   1a5f8:	ldr	r6, [pc, #452]	; 1a7c4 <__printf_chk@plt+0x9104>
   1a5fc:	add	r3, r3, r3, lsl #1
   1a600:	ldr	r4, [r6, #92]	; 0x5c
   1a604:	lsl	r5, r3, #2
   1a608:	cmp	r4, #0
   1a60c:	add	r5, r5, #3
   1a610:	beq	1a7a0 <__printf_chk@plt+0x90e0>
   1a614:	ldr	r3, [r6, #96]	; 0x60
   1a618:	cmp	r3, r5
   1a61c:	blt	1a798 <__printf_chk@plt+0x90d8>
   1a620:	cmp	r8, #0
   1a624:	beq	1a6b8 <__printf_chk@plt+0x8ff8>
   1a628:	ldr	r9, [pc, #408]	; 1a7c8 <__printf_chk@plt+0x9108>
   1a62c:	ldr	fp, [pc, #408]	; 1a7cc <__printf_chk@plt+0x910c>
   1a630:	ldr	sl, [pc, #408]	; 1a7d0 <__printf_chk@plt+0x9110>
   1a634:	mov	r5, #117	; 0x75
   1a638:	b	1a654 <__printf_chk@plt+0x8f94>
   1a63c:	cmp	r3, #1
   1a640:	beq	1a648 <__printf_chk@plt+0x8f88>
   1a644:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1a648:	ldr	r8, [r8]
   1a64c:	cmp	r8, #0
   1a650:	beq	1a6b8 <__printf_chk@plt+0x8ff8>
   1a654:	ldr	r3, [r8, #4]
   1a658:	ldr	r0, [r9]
   1a65c:	mul	r0, r0, r3
   1a660:	bl	51224 <__printf_chk@plt+0x3fb64>
   1a664:	mov	r1, r0
   1a668:	mov	r0, r4
   1a66c:	bl	113b4 <stpcpy@plt>
   1a670:	mov	r3, #0
   1a674:	mov	r4, r0
   1a678:	mov	r2, r0
   1a67c:	strb	r5, [r4], #1
   1a680:	strb	r3, [r0, #1]
   1a684:	ldr	r3, [r8, #8]
   1a688:	cmp	r3, #2
   1a68c:	beq	1a778 <__printf_chk@plt+0x90b8>
   1a690:	cmp	r3, #3
   1a694:	mov	r1, fp
   1a698:	mov	r0, sl
   1a69c:	bne	1a63c <__printf_chk@plt+0x8f7c>
   1a6a0:	mov	r3, #82	; 0x52
   1a6a4:	strb	r3, [r2, #1]
   1a6a8:	ldr	r8, [r8]
   1a6ac:	add	r4, r2, #2
   1a6b0:	cmp	r8, #0
   1a6b4:	bne	1a654 <__printf_chk@plt+0x8f94>
   1a6b8:	ldr	r3, [r7, #4]
   1a6bc:	cmp	r3, #0
   1a6c0:	beq	1a768 <__printf_chk@plt+0x90a8>
   1a6c4:	mov	r3, #84	; 0x54
   1a6c8:	strb	r3, [r4], #1
   1a6cc:	ldr	r5, [r7, #4]
   1a6d0:	cmp	r5, #0
   1a6d4:	beq	1a768 <__printf_chk@plt+0x90a8>
   1a6d8:	ldr	r9, [pc, #232]	; 1a7c8 <__printf_chk@plt+0x9108>
   1a6dc:	ldr	sl, [pc, #232]	; 1a7cc <__printf_chk@plt+0x910c>
   1a6e0:	ldr	r8, [pc, #236]	; 1a7d4 <__printf_chk@plt+0x9114>
   1a6e4:	mov	r7, #117	; 0x75
   1a6e8:	b	1a704 <__printf_chk@plt+0x9044>
   1a6ec:	cmp	r3, #1
   1a6f0:	beq	1a6f8 <__printf_chk@plt+0x9038>
   1a6f4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1a6f8:	ldr	r5, [r5]
   1a6fc:	cmp	r5, #0
   1a700:	beq	1a768 <__printf_chk@plt+0x90a8>
   1a704:	ldr	r3, [r5, #4]
   1a708:	ldr	r0, [r9]
   1a70c:	mul	r0, r0, r3
   1a710:	bl	51224 <__printf_chk@plt+0x3fb64>
   1a714:	mov	r1, r0
   1a718:	mov	r0, r4
   1a71c:	bl	113b4 <stpcpy@plt>
   1a720:	mov	r3, #0
   1a724:	mov	r4, r0
   1a728:	mov	r2, r0
   1a72c:	strb	r7, [r4], #1
   1a730:	strb	r3, [r0, #1]
   1a734:	ldr	r3, [r5, #8]
   1a738:	cmp	r3, #2
   1a73c:	beq	1a788 <__printf_chk@plt+0x90c8>
   1a740:	cmp	r3, #3
   1a744:	mov	r1, sl
   1a748:	mov	r0, r8
   1a74c:	bne	1a6ec <__printf_chk@plt+0x902c>
   1a750:	mov	r3, #82	; 0x52
   1a754:	strb	r3, [r2, #1]
   1a758:	ldr	r5, [r5]
   1a75c:	add	r4, r2, #2
   1a760:	cmp	r5, #0
   1a764:	bne	1a704 <__printf_chk@plt+0x9044>
   1a768:	mov	r3, #0
   1a76c:	ldr	r0, [r6, #92]	; 0x5c
   1a770:	strb	r3, [r4]
   1a774:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a778:	mov	r3, #67	; 0x43
   1a77c:	strb	r3, [r0, #1]
   1a780:	add	r4, r0, #2
   1a784:	b	1a648 <__printf_chk@plt+0x8f88>
   1a788:	mov	r3, #67	; 0x43
   1a78c:	strb	r3, [r0, #1]
   1a790:	add	r4, r0, #2
   1a794:	b	1a6f8 <__printf_chk@plt+0x9038>
   1a798:	mov	r0, r4
   1a79c:	bl	114f8 <_ZdaPv@plt>
   1a7a0:	mov	r0, r5
   1a7a4:	str	r5, [r6, #96]	; 0x60
   1a7a8:	bl	113d8 <_Znaj@plt>
   1a7ac:	ldr	r8, [r7]
   1a7b0:	mov	r4, r0
   1a7b4:	str	r0, [r6, #92]	; 0x5c
   1a7b8:	b	1a620 <__printf_chk@plt+0x8f60>
   1a7bc:	mov	r3, r8
   1a7c0:	b	1a5dc <__printf_chk@plt+0x8f1c>
   1a7c4:	strdeq	r2, [r8], -r8
   1a7c8:	andeq	sp, r7, r8, rrx
   1a7cc:	andeq	r6, r5, ip, asr #4
   1a7d0:	andeq	r0, r0, r7, ror #20
   1a7d4:	andeq	r0, r0, ip, ror sl
   1a7d8:	add	r0, r0, #344	; 0x158
   1a7dc:	b	1a5b0 <__printf_chk@plt+0x8ef0>
   1a7e0:	mov	r2, #0
   1a7e4:	str	r2, [r0]
   1a7e8:	str	r2, [r0, #4]
   1a7ec:	bx	lr
   1a7f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a7f4:	mov	r8, #0
   1a7f8:	str	r8, [r0]
   1a7fc:	ldr	r4, [r1]
   1a800:	mov	r6, r0
   1a804:	cmp	r4, r8
   1a808:	mov	r9, r1
   1a80c:	str	r8, [r0, #4]
   1a810:	beq	1a848 <__printf_chk@plt+0x9188>
   1a814:	mov	r5, r0
   1a818:	mov	r0, #12
   1a81c:	ldr	r7, [r4, #4]
   1a820:	bl	5130c <_Znwj@@Base>
   1a824:	ldr	r3, [r4, #8]
   1a828:	str	r7, [r0, #4]
   1a82c:	str	r8, [r0]
   1a830:	str	r3, [r0, #8]
   1a834:	str	r0, [r5]
   1a838:	ldr	r4, [r4]
   1a83c:	mov	r5, r0
   1a840:	cmp	r4, #0
   1a844:	bne	1a818 <__printf_chk@plt+0x9158>
   1a848:	ldr	r4, [r9, #4]
   1a84c:	add	r5, r6, #4
   1a850:	cmp	r4, #0
   1a854:	beq	1a88c <__printf_chk@plt+0x91cc>
   1a858:	mov	r8, #0
   1a85c:	mov	r0, #12
   1a860:	ldr	r7, [r4, #4]
   1a864:	bl	5130c <_Znwj@@Base>
   1a868:	ldr	r3, [r4, #8]
   1a86c:	str	r7, [r0, #4]
   1a870:	str	r8, [r0]
   1a874:	str	r3, [r0, #8]
   1a878:	str	r0, [r5]
   1a87c:	ldr	r4, [r4]
   1a880:	mov	r5, r0
   1a884:	cmp	r4, #0
   1a888:	bne	1a85c <__printf_chk@plt+0x919c>
   1a88c:	mov	r0, r6
   1a890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a894:	push	{r4, r5, r6, lr}
   1a898:	mov	r4, r0
   1a89c:	mov	r5, r1
   1a8a0:	mov	r3, #1
   1a8a4:	ldrd	r0, [r1, #4]
   1a8a8:	ldr	r2, [r5, #12]
   1a8ac:	str	r3, [r4]
   1a8b0:	ldr	r3, [r5, #16]
   1a8b4:	str	r0, [r4, #4]
   1a8b8:	ldr	r0, [r5, #20]
   1a8bc:	str	r1, [r4, #8]
   1a8c0:	ldr	r1, [r5, #24]
   1a8c4:	str	r2, [r4, #12]
   1a8c8:	ldr	r2, [r5, #28]
   1a8cc:	str	r3, [r4, #16]
   1a8d0:	ldr	r3, [r5, #32]
   1a8d4:	str	r0, [r4, #20]
   1a8d8:	ldr	r0, [r5, #36]	; 0x24
   1a8dc:	str	r1, [r4, #24]
   1a8e0:	ldr	r1, [r5, #40]	; 0x28
   1a8e4:	str	r2, [r4, #28]
   1a8e8:	ldr	r2, [r5, #44]	; 0x2c
   1a8ec:	str	r3, [r4, #32]
   1a8f0:	ldr	r3, [r5, #48]	; 0x30
   1a8f4:	str	r0, [r4, #36]	; 0x24
   1a8f8:	ldr	r0, [r5, #52]	; 0x34
   1a8fc:	str	r1, [r4, #40]	; 0x28
   1a900:	ldr	r1, [r5, #56]	; 0x38
   1a904:	str	r2, [r4, #44]	; 0x2c
   1a908:	ldr	r2, [r5, #60]	; 0x3c
   1a90c:	str	r3, [r4, #48]	; 0x30
   1a910:	ldr	r3, [r5, #64]	; 0x40
   1a914:	strd	r0, [r4, #52]	; 0x34
   1a918:	mov	r6, #0
   1a91c:	strd	r2, [r4, #60]	; 0x3c
   1a920:	ldrd	r2, [r5, #68]	; 0x44
   1a924:	ldrd	r0, [r5, #92]	; 0x5c
   1a928:	str	r2, [r4, #68]	; 0x44
   1a92c:	ldr	r2, [r5, #100]	; 0x64
   1a930:	str	r3, [r4, #72]	; 0x48
   1a934:	ldr	r3, [r5, #104]	; 0x68
   1a938:	str	r0, [r4, #92]	; 0x5c
   1a93c:	ldr	r0, [r5, #108]	; 0x6c
   1a940:	str	r1, [r4, #96]	; 0x60
   1a944:	ldr	r1, [r5, #112]	; 0x70
   1a948:	str	r2, [r4, #100]	; 0x64
   1a94c:	ldr	r2, [r5, #116]	; 0x74
   1a950:	str	r3, [r4, #104]	; 0x68
   1a954:	ldr	r3, [r5, #120]	; 0x78
   1a958:	str	r0, [r4, #108]	; 0x6c
   1a95c:	str	r1, [r4, #112]	; 0x70
   1a960:	strd	r2, [r4, #116]	; 0x74
   1a964:	mov	r1, r6
   1a968:	str	r6, [r4, #76]	; 0x4c
   1a96c:	str	r6, [r4, #80]	; 0x50
   1a970:	str	r6, [r4, #84]	; 0x54
   1a974:	str	r6, [r4, #88]	; 0x58
   1a978:	add	r0, r4, #124	; 0x7c
   1a97c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1a980:	str	r6, [r4, #132]	; 0x84
   1a984:	str	r6, [r4, #136]	; 0x88
   1a988:	ldr	r3, [r5, #168]	; 0xa8
   1a98c:	mov	r1, r6
   1a990:	str	r3, [r4, #168]	; 0xa8
   1a994:	str	r6, [r4, #128]	; 0x80
   1a998:	str	r6, [r4, #144]	; 0x90
   1a99c:	str	r6, [r4, #148]	; 0x94
   1a9a0:	str	r6, [r4, #152]	; 0x98
   1a9a4:	str	r6, [r4, #156]	; 0x9c
   1a9a8:	str	r6, [r4, #160]	; 0xa0
   1a9ac:	str	r6, [r4, #164]	; 0xa4
   1a9b0:	add	r0, r4, #172	; 0xac
   1a9b4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1a9b8:	mov	r1, r6
   1a9bc:	str	r6, [r4, #176]	; 0xb0
   1a9c0:	add	r0, r4, #180	; 0xb4
   1a9c4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1a9c8:	ldr	r2, [r5, #196]	; 0xc4
   1a9cc:	ldr	r3, [r5, #208]	; 0xd0
   1a9d0:	ldr	r1, [r5, #212]	; 0xd4
   1a9d4:	str	r6, [r4, #188]	; 0xbc
   1a9d8:	str	r6, [r4, #192]	; 0xc0
   1a9dc:	str	r6, [r4, #220]	; 0xdc
   1a9e0:	str	r6, [r4, #224]	; 0xe0
   1a9e4:	str	r2, [r4, #196]	; 0xc4
   1a9e8:	ldr	r2, [r5, #248]	; 0xf8
   1a9ec:	str	r3, [r4, #208]	; 0xd0
   1a9f0:	ldr	r3, [r5, #252]	; 0xfc
   1a9f4:	str	r1, [r4, #212]	; 0xd4
   1a9f8:	ldr	r1, [r5, #256]	; 0x100
   1a9fc:	str	r2, [r4, #248]	; 0xf8
   1aa00:	ldr	r2, [r5, #268]	; 0x10c
   1aa04:	str	r3, [r4, #252]	; 0xfc
   1aa08:	ldr	r3, [r5, #272]	; 0x110
   1aa0c:	str	r1, [r4, #256]	; 0x100
   1aa10:	ldr	r1, [r5, #276]	; 0x114
   1aa14:	str	r2, [r4, #268]	; 0x10c
   1aa18:	ldr	r2, [r5, #280]	; 0x118
   1aa1c:	str	r3, [r4, #272]	; 0x110
   1aa20:	ldr	r3, [r5, #284]	; 0x11c
   1aa24:	str	r1, [r4, #276]	; 0x114
   1aa28:	add	r1, r5, #292	; 0x124
   1aa2c:	str	r2, [r4, #280]	; 0x118
   1aa30:	str	r6, [r4, #200]	; 0xc8
   1aa34:	str	r6, [r4, #204]	; 0xcc
   1aa38:	str	r6, [r4, #216]	; 0xd8
   1aa3c:	str	r6, [r4, #240]	; 0xf0
   1aa40:	str	r6, [r4, #244]	; 0xf4
   1aa44:	str	r6, [r4, #260]	; 0x104
   1aa48:	str	r6, [r4, #264]	; 0x108
   1aa4c:	str	r3, [r4, #284]	; 0x11c
   1aa50:	ldm	r1, {r1, r2, r3}
   1aa54:	ldr	r0, [r5, #312]	; 0x138
   1aa58:	str	r6, [r4, #288]	; 0x120
   1aa5c:	str	r1, [r4, #292]	; 0x124
   1aa60:	str	r2, [r4, #296]	; 0x128
   1aa64:	ldr	r1, [r5, #316]	; 0x13c
   1aa68:	ldr	r2, [r5, #320]	; 0x140
   1aa6c:	str	r3, [r4, #300]	; 0x12c
   1aa70:	ldr	r3, [r5, #324]	; 0x144
   1aa74:	str	r0, [r4, #312]	; 0x138
   1aa78:	ldr	r0, [r5, #328]	; 0x148
   1aa7c:	str	r1, [r4, #316]	; 0x13c
   1aa80:	ldr	r1, [r5, #332]	; 0x14c
   1aa84:	str	r2, [r4, #320]	; 0x140
   1aa88:	ldr	r2, [r5, #336]	; 0x150
   1aa8c:	str	r3, [r4, #324]	; 0x144
   1aa90:	ldr	r3, [r5, #340]	; 0x154
   1aa94:	str	r6, [r4, #304]	; 0x130
   1aa98:	str	r0, [r4, #328]	; 0x148
   1aa9c:	str	r1, [r4, #332]	; 0x14c
   1aaa0:	str	r3, [r4, #340]	; 0x154
   1aaa4:	str	r6, [r4, #308]	; 0x134
   1aaa8:	str	r2, [r4, #336]	; 0x150
   1aaac:	add	r1, r5, #344	; 0x158
   1aab0:	add	r0, r4, #344	; 0x158
   1aab4:	bl	1a7f0 <__printf_chk@plt+0x9130>
   1aab8:	ldr	r3, [r5, #352]	; 0x160
   1aabc:	mov	r0, r4
   1aac0:	str	r3, [r4, #352]	; 0x160
   1aac4:	ldrb	r3, [r5, #356]	; 0x164
   1aac8:	strb	r3, [r4, #356]	; 0x164
   1aacc:	ldrb	r3, [r5, #357]	; 0x165
   1aad0:	strb	r3, [r4, #357]	; 0x165
   1aad4:	ldr	r3, [r5, #360]	; 0x168
   1aad8:	str	r3, [r4, #360]	; 0x168
   1aadc:	pop	{r4, r5, r6, pc}
   1aae0:	push	{r4, lr}
   1aae4:	mov	r4, r0
   1aae8:	ldr	r0, [r0]
   1aaec:	cmp	r0, #0
   1aaf0:	beq	1ab0c <__printf_chk@plt+0x944c>
   1aaf4:	ldr	r3, [r0]
   1aaf8:	str	r3, [r4]
   1aafc:	bl	5135c <_ZdlPv@@Base>
   1ab00:	ldr	r0, [r4]
   1ab04:	cmp	r0, #0
   1ab08:	bne	1aaf4 <__printf_chk@plt+0x9434>
   1ab0c:	ldr	r0, [r4, #4]
   1ab10:	cmp	r0, #0
   1ab14:	popeq	{r4, pc}
   1ab18:	ldr	r3, [r0]
   1ab1c:	str	r3, [r4, #4]
   1ab20:	bl	5135c <_ZdlPv@@Base>
   1ab24:	b	1ab0c <__printf_chk@plt+0x944c>
   1ab28:	push	{r4, lr}
   1ab2c:	mov	r4, r0
   1ab30:	bl	1aae0 <__printf_chk@plt+0x9420>
   1ab34:	mov	r0, r4
   1ab38:	pop	{r4, pc}
   1ab3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab40:	mov	r5, #0
   1ab44:	ldr	r7, [pc, #880]	; 1aebc <__printf_chk@plt+0x97fc>
   1ab48:	ldr	r9, [pc, #880]	; 1aec0 <__printf_chk@plt+0x9800>
   1ab4c:	sub	sp, sp, #28
   1ab50:	ldr	r3, [r7]
   1ab54:	ldr	r2, [r9]
   1ab58:	mov	r4, r0
   1ab5c:	add	ip, r3, r3, lsl #1
   1ab60:	mov	sl, r1
   1ab64:	add	r3, r3, ip, lsl #2
   1ab68:	str	r5, [r0], #4
   1ab6c:	add	r3, r3, r3, lsr #31
   1ab70:	str	r2, [sp, #20]
   1ab74:	asr	r1, r3, #1
   1ab78:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1ab7c:	ldr	r1, [r7]
   1ab80:	mov	r6, #1
   1ab84:	add	r0, r4, #8
   1ab88:	add	r3, r1, r1, lsl #1
   1ab8c:	mov	r8, #12
   1ab90:	add	r1, r1, r3, lsl #2
   1ab94:	ldr	fp, [pc, #808]	; 1aec4 <__printf_chk@plt+0x9804>
   1ab98:	add	r1, r1, r1, lsr #31
   1ab9c:	asr	r1, r1, r6
   1aba0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1aba4:	ldr	r1, [r7]
   1aba8:	add	r0, r4, r8
   1abac:	add	r3, r1, r1, lsl r6
   1abb0:	add	r1, r1, r3, lsl #2
   1abb4:	add	r1, r1, r1, lsr #31
   1abb8:	asr	r1, r1, r6
   1abbc:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1abc0:	ldr	r1, [r7]
   1abc4:	add	r0, r4, #16
   1abc8:	add	r3, r1, r1, lsl r6
   1abcc:	add	r1, r1, r3, lsl #2
   1abd0:	add	r1, r1, r1, lsr #31
   1abd4:	asr	r1, r1, r6
   1abd8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1abdc:	ldr	r1, [fp]
   1abe0:	add	r0, r4, #20
   1abe4:	add	r1, r1, r1, lsl #2
   1abe8:	lsl	r1, r1, r6
   1abec:	bl	18f34 <__printf_chk@plt+0x7874>
   1abf0:	ldr	r1, [fp]
   1abf4:	add	r0, r4, #24
   1abf8:	add	r1, r1, r1, lsl #2
   1abfc:	lsl	r1, r1, r6
   1ac00:	bl	18f34 <__printf_chk@plt+0x7874>
   1ac04:	ldr	r3, [fp]
   1ac08:	ldr	r1, [r7]
   1ac0c:	mov	r2, #72	; 0x48
   1ac10:	add	r3, r3, r3, lsl #2
   1ac14:	str	r8, [r4, #60]	; 0x3c
   1ac18:	lsl	r3, r3, r6
   1ac1c:	str	r8, [r4, #64]	; 0x40
   1ac20:	str	r3, [r4, #28]
   1ac24:	str	r3, [r4, #32]
   1ac28:	mov	r0, r8
   1ac2c:	str	r5, [r4, #36]	; 0x24
   1ac30:	str	r5, [r4, #40]	; 0x28
   1ac34:	str	r5, [r4, #76]	; 0x4c
   1ac38:	str	r5, [r4, #80]	; 0x50
   1ac3c:	str	r5, [r4, #84]	; 0x54
   1ac40:	str	r5, [r4, #88]	; 0x58
   1ac44:	str	r6, [r4, #68]	; 0x44
   1ac48:	str	r6, [r4, #72]	; 0x48
   1ac4c:	bl	48c40 <__printf_chk@plt+0x37580>
   1ac50:	mov	r1, r0
   1ac54:	add	r0, r4, #92	; 0x5c
   1ac58:	bl	4a790 <__printf_chk@plt+0x390d0>
   1ac5c:	mov	r2, #72	; 0x48
   1ac60:	ldr	r1, [r7]
   1ac64:	mov	r0, r8
   1ac68:	bl	48c40 <__printf_chk@plt+0x37580>
   1ac6c:	mov	r1, r0
   1ac70:	add	r0, r4, #96	; 0x60
   1ac74:	bl	4a790 <__printf_chk@plt+0x390d0>
   1ac78:	mov	r1, r5
   1ac7c:	add	r0, r4, #100	; 0x64
   1ac80:	bl	4a790 <__printf_chk@plt+0x390d0>
   1ac84:	mov	r1, r5
   1ac88:	add	r0, r4, #104	; 0x68
   1ac8c:	bl	4a790 <__printf_chk@plt+0x390d0>
   1ac90:	mov	r1, r5
   1ac94:	str	r6, [r4, #108]	; 0x6c
   1ac98:	str	r6, [r4, #112]	; 0x70
   1ac9c:	add	r0, r4, #116	; 0x74
   1aca0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1aca4:	mov	r1, r5
   1aca8:	add	r0, r4, #120	; 0x78
   1acac:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1acb0:	mov	r1, r5
   1acb4:	add	r0, r4, #124	; 0x7c
   1acb8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1acbc:	mov	r1, r5
   1acc0:	str	r5, [r4, #128]	; 0x80
   1acc4:	str	r5, [r4, #132]	; 0x84
   1acc8:	str	r5, [r4, #136]	; 0x88
   1accc:	str	r5, [r4, #144]	; 0x90
   1acd0:	str	r5, [r4, #148]	; 0x94
   1acd4:	str	r5, [r4, #152]	; 0x98
   1acd8:	str	r5, [r4, #156]	; 0x9c
   1acdc:	str	r5, [r4, #160]	; 0xa0
   1ace0:	str	r5, [r4, #164]	; 0xa4
   1ace4:	add	r0, r4, #168	; 0xa8
   1ace8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1acec:	mov	r1, r5
   1acf0:	add	r0, r4, #172	; 0xac
   1acf4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1acf8:	mov	r1, r5
   1acfc:	str	r5, [r4, #176]	; 0xb0
   1ad00:	add	r0, r4, #180	; 0xb4
   1ad04:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1ad08:	ldr	r3, [pc, #440]	; 1aec8 <__printf_chk@plt+0x9808>
   1ad0c:	str	r5, [r4, #208]	; 0xd0
   1ad10:	ldr	r1, [r7]
   1ad14:	ldr	r3, [r3, #184]	; 0xb8
   1ad18:	mov	r2, #72	; 0x48
   1ad1c:	str	r3, [r4, #212]	; 0xd4
   1ad20:	str	r5, [r4, #188]	; 0xbc
   1ad24:	str	r5, [r4, #192]	; 0xc0
   1ad28:	str	r5, [r4, #196]	; 0xc4
   1ad2c:	str	r5, [r4, #200]	; 0xc8
   1ad30:	str	r5, [r4, #204]	; 0xcc
   1ad34:	str	r5, [r4, #216]	; 0xd8
   1ad38:	str	r5, [r4, #220]	; 0xdc
   1ad3c:	str	r5, [r4, #224]	; 0xe0
   1ad40:	str	r5, [r4, #240]	; 0xf0
   1ad44:	str	r5, [r4, #244]	; 0xf4
   1ad48:	str	r5, [r4, #248]	; 0xf8
   1ad4c:	str	r5, [r4, #252]	; 0xfc
   1ad50:	mov	r0, #10
   1ad54:	bl	48c40 <__printf_chk@plt+0x37580>
   1ad58:	mov	r1, r0
   1ad5c:	add	r0, r4, #256	; 0x100
   1ad60:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1ad64:	ldr	r1, [r7]
   1ad68:	ldr	r2, [pc, #348]	; 1aecc <__printf_chk@plt+0x980c>
   1ad6c:	ldr	r3, [pc, #348]	; 1aed0 <__printf_chk@plt+0x9810>
   1ad70:	add	r1, r1, r1, lsr #31
   1ad74:	ldr	r2, [r2]
   1ad78:	mvn	r0, #0
   1ad7c:	asr	r1, r1, r6
   1ad80:	str	r2, [r4, #296]	; 0x128
   1ad84:	str	r2, [r4, #300]	; 0x12c
   1ad88:	str	r3, [r4, #312]	; 0x138
   1ad8c:	str	r3, [r4, #316]	; 0x13c
   1ad90:	str	r3, [r4, #320]	; 0x140
   1ad94:	str	r3, [r4, #324]	; 0x144
   1ad98:	str	r0, [r4, #292]	; 0x124
   1ad9c:	str	r5, [r4, #260]	; 0x104
   1ada0:	str	r5, [r4, #264]	; 0x108
   1ada4:	str	r6, [r4, #268]	; 0x10c
   1ada8:	str	r5, [r4, #272]	; 0x110
   1adac:	str	r6, [r4, #276]	; 0x114
   1adb0:	str	r5, [r4, #280]	; 0x118
   1adb4:	str	r6, [r4, #284]	; 0x11c
   1adb8:	str	r5, [r4, #288]	; 0x120
   1adbc:	str	r5, [r4, #304]	; 0x130
   1adc0:	str	r5, [r4, #308]	; 0x134
   1adc4:	str	r5, [r4, #328]	; 0x148
   1adc8:	str	r5, [r4, #332]	; 0x14c
   1adcc:	str	r5, [r4, #336]	; 0x150
   1add0:	str	r5, [r4, #340]	; 0x154
   1add4:	mov	r0, sp
   1add8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1addc:	mov	r0, r8
   1ade0:	str	r5, [r4, #344]	; 0x158
   1ade4:	ldr	r8, [sp]
   1ade8:	bl	5130c <_Znwj@@Base>
   1adec:	ldr	r7, [pc, #224]	; 1aed4 <__printf_chk@plt+0x9814>
   1adf0:	add	r2, r4, #356	; 0x164
   1adf4:	ldr	r1, [pc, #220]	; 1aed8 <__printf_chk@plt+0x9818>
   1adf8:	str	sl, [r4, #352]	; 0x160
   1adfc:	mov	r3, r0
   1ae00:	str	r0, [r4, #348]	; 0x15c
   1ae04:	stm	r3, {r5, r8}
   1ae08:	strh	r1, [r2]
   1ae0c:	ldr	r0, [r7, #100]	; 0x64
   1ae10:	str	r5, [r4, #360]	; 0x168
   1ae14:	str	r6, [r3, #8]
   1ae18:	bl	45634 <__printf_chk@plt+0x33f74>
   1ae1c:	str	r0, [r4, #56]	; 0x38
   1ae20:	str	r0, [r4, #52]	; 0x34
   1ae24:	str	r6, [r4, #48]	; 0x30
   1ae28:	str	r6, [r4, #44]	; 0x2c
   1ae2c:	mov	r0, r6
   1ae30:	bl	46efc <__printf_chk@plt+0x3583c>
   1ae34:	cmp	r0, r5
   1ae38:	bne	1ae50 <__printf_chk@plt+0x9790>
   1ae3c:	ldr	r3, [pc, #152]	; 1aedc <__printf_chk@plt+0x981c>
   1ae40:	ldr	r0, [pc, #152]	; 1aee0 <__printf_chk@plt+0x9820>
   1ae44:	mov	r2, r3
   1ae48:	mov	r1, r3
   1ae4c:	bl	2a00c <__printf_chk@plt+0x1894c>
   1ae50:	mov	r1, #1
   1ae54:	ldr	r0, [r4, #56]	; 0x38
   1ae58:	bl	45a8c <__printf_chk@plt+0x343cc>
   1ae5c:	cmp	r0, #0
   1ae60:	blt	1ae88 <__printf_chk@plt+0x97c8>
   1ae64:	ldr	r1, [sp, #20]
   1ae68:	ldr	r2, [r9]
   1ae6c:	ldr	r3, [r4, #48]	; 0x30
   1ae70:	cmp	r1, r2
   1ae74:	str	r3, [r4, #44]	; 0x2c
   1ae78:	mov	r0, r4
   1ae7c:	bne	1aeac <__printf_chk@plt+0x97ec>
   1ae80:	add	sp, sp, #28
   1ae84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae88:	ldr	r1, [r7, #100]	; 0x64
   1ae8c:	mov	r0, sp
   1ae90:	bl	4c730 <__printf_chk@plt+0x3b070>
   1ae94:	ldr	r3, [pc, #64]	; 1aedc <__printf_chk@plt+0x981c>
   1ae98:	mov	r1, sp
   1ae9c:	mov	r2, r3
   1aea0:	ldr	r0, [pc, #60]	; 1aee4 <__printf_chk@plt+0x9824>
   1aea4:	bl	2a00c <__printf_chk@plt+0x1894c>
   1aea8:	b	1ae64 <__printf_chk@plt+0x97a4>
   1aeac:	bl	1148c <__stack_chk_fail@plt>
   1aeb0:	add	r0, r4, #344	; 0x158
   1aeb4:	bl	1aae0 <__printf_chk@plt+0x9420>
   1aeb8:	bl	11498 <__cxa_end_cleanup@plt>
   1aebc:	muleq	r8, r8, r9
   1aec0:	andeq	ip, r7, r0, lsl sp
   1aec4:	muleq	r8, ip, r9
   1aec8:	andeq	r3, r8, r0, ror r3
   1aecc:	andeq	r5, r8, ip, lsr #19
   1aed0:	andeq	r5, r8, r8, ror ip
   1aed4:	strdeq	r2, [r8], -r8
   1aed8:	andeq	r2, r0, lr, lsr #14
   1aedc:	andeq	r6, r8, r0, lsr #15
   1aee0:	andeq	r6, r5, r0, asr #10
   1aee4:	andeq	r6, r5, r0, ror #10
   1aee8:	push	{r4, r5, lr}
   1aeec:	sub	sp, sp, #12
   1aef0:	ldr	r5, [pc, #92]	; 1af54 <__printf_chk@plt+0x9894>
   1aef4:	ldr	r1, [pc, #92]	; 1af58 <__printf_chk@plt+0x9898>
   1aef8:	mov	r2, #0
   1aefc:	ldr	r3, [r5]
   1af00:	mov	r0, sp
   1af04:	str	r3, [sp, #4]
   1af08:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1af0c:	mov	r0, #364	; 0x16c
   1af10:	bl	5130c <_Znwj@@Base>
   1af14:	ldr	r1, [sp]
   1af18:	mov	r4, r0
   1af1c:	bl	1ab3c <__printf_chk@plt+0x947c>
   1af20:	ldr	r1, [sp, #4]
   1af24:	ldr	r3, [pc, #48]	; 1af5c <__printf_chk@plt+0x989c>
   1af28:	ldr	r2, [r5]
   1af2c:	cmp	r1, r2
   1af30:	str	r4, [r3, #104]	; 0x68
   1af34:	str	r4, [r3]
   1af38:	bne	1af44 <__printf_chk@plt+0x9884>
   1af3c:	add	sp, sp, #12
   1af40:	pop	{r4, r5, pc}
   1af44:	bl	1148c <__stack_chk_fail@plt>
   1af48:	mov	r0, r4
   1af4c:	bl	5135c <_ZdlPv@@Base>
   1af50:	bl	11498 <__cxa_end_cleanup@plt>
   1af54:	andeq	ip, r7, r0, lsl sp
   1af58:			; <UNDEFINED> instruction: 0x000585bc
   1af5c:	strdeq	r2, [r8], -r8
   1af60:	push	{r4, r5, r6, r7, lr}
   1af64:	sub	sp, sp, #20
   1af68:	ldr	r4, [pc, #532]	; 1b184 <__printf_chk@plt+0x9ac4>
   1af6c:	ldr	r5, [pc, #532]	; 1b188 <__printf_chk@plt+0x9ac8>
   1af70:	ldr	r2, [r4]
   1af74:	ldr	r3, [r5]
   1af78:	ldr	r6, [r2]
   1af7c:	str	r3, [sp, #12]
   1af80:	cmp	r6, #0
   1af84:	beq	1afb8 <__printf_chk@plt+0x98f8>
   1af88:	ldr	r3, [pc, #508]	; 1b18c <__printf_chk@plt+0x9acc>
   1af8c:	ldr	r0, [pc, #508]	; 1b190 <__printf_chk@plt+0x9ad0>
   1af90:	mov	r2, r3
   1af94:	mov	r1, r3
   1af98:	bl	29fe4 <__printf_chk@plt+0x18924>
   1af9c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1afa0:	ldr	r2, [sp, #12]
   1afa4:	ldr	r3, [r5]
   1afa8:	cmp	r2, r3
   1afac:	bne	1b168 <__printf_chk@plt+0x9aa8>
   1afb0:	add	sp, sp, #20
   1afb4:	pop	{r4, r5, r6, r7, pc}
   1afb8:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1afbc:	cmp	r0, #0
   1afc0:	bne	1b004 <__printf_chk@plt+0x9944>
   1afc4:	ldr	r0, [r4, #144]	; 0x90
   1afc8:	cmp	r0, #0
   1afcc:	beq	1b0c8 <__printf_chk@plt+0x9a08>
   1afd0:	ldr	r2, [r4]
   1afd4:	ldr	r3, [r0]
   1afd8:	ldr	r1, [r0, #4]
   1afdc:	ldr	lr, [r2, #328]	; 0x148
   1afe0:	ldr	ip, [r2, #332]	; 0x14c
   1afe4:	ldr	r2, [r2, #336]	; 0x150
   1afe8:	str	lr, [r3, #328]	; 0x148
   1afec:	str	ip, [r3, #332]	; 0x14c
   1aff0:	str	r2, [r3, #336]	; 0x150
   1aff4:	str	r3, [r4]
   1aff8:	str	r1, [r4, #144]	; 0x90
   1affc:	bl	5135c <_ZdlPv@@Base>
   1b000:	b	1af9c <__printf_chk@plt+0x98dc>
   1b004:	mov	r1, r6
   1b008:	ldr	r0, [pc, #388]	; 1b194 <__printf_chk@plt+0x9ad4>
   1b00c:	bl	23e84 <__printf_chk@plt+0x127c4>
   1b010:	subs	r6, r0, #0
   1b014:	bne	1b07c <__printf_chk@plt+0x99bc>
   1b018:	add	r0, sp, #4
   1b01c:	bl	4a140 <__printf_chk@plt+0x38a80>
   1b020:	cmp	r0, #0
   1b024:	beq	1b06c <__printf_chk@plt+0x99ac>
   1b028:	ldr	r0, [sp, #4]
   1b02c:	cmp	r0, #9
   1b030:	bhi	1b108 <__printf_chk@plt+0x9a48>
   1b034:	mov	r0, #8
   1b038:	bl	5130c <_Znwj@@Base>
   1b03c:	ldr	r3, [sp, #4]
   1b040:	ldr	r2, [r4, #144]	; 0x90
   1b044:	ldr	ip, [r4]
   1b048:	add	r1, r4, r3, lsl #2
   1b04c:	ldr	r6, [r1, #104]	; 0x68
   1b050:	cmp	r6, #0
   1b054:	str	ip, [r0]
   1b058:	str	r2, [r0, #4]
   1b05c:	str	r0, [r4, #144]	; 0x90
   1b060:	beq	1b12c <__printf_chk@plt+0x9a6c>
   1b064:	str	r6, [r4]
   1b068:	b	1af9c <__printf_chk@plt+0x98dc>
   1b06c:	ldr	r0, [r4, #144]	; 0x90
   1b070:	cmp	r0, #0
   1b074:	bne	1afd0 <__printf_chk@plt+0x9910>
   1b078:	b	1af9c <__printf_chk@plt+0x98dc>
   1b07c:	mov	r0, #1
   1b080:	bl	2e1c8 <__printf_chk@plt+0x1cb08>
   1b084:	subs	r6, r0, #0
   1b088:	beq	1b06c <__printf_chk@plt+0x99ac>
   1b08c:	mov	r2, #0
   1b090:	mov	r1, r6
   1b094:	ldr	r0, [pc, #252]	; 1b198 <__printf_chk@plt+0x9ad8>
   1b098:	bl	13364 <__printf_chk@plt+0x1ca4>
   1b09c:	subs	r7, r0, #0
   1b0a0:	beq	1b0e0 <__printf_chk@plt+0x9a20>
   1b0a4:	mov	r0, #8
   1b0a8:	bl	5130c <_Znwj@@Base>
   1b0ac:	ldr	r2, [r4]
   1b0b0:	ldr	r3, [r4, #144]	; 0x90
   1b0b4:	str	r7, [r4]
   1b0b8:	str	r2, [r0]
   1b0bc:	str	r3, [r0, #4]
   1b0c0:	str	r0, [r4, #144]	; 0x90
   1b0c4:	b	1af9c <__printf_chk@plt+0x98dc>
   1b0c8:	ldr	r3, [pc, #188]	; 1b18c <__printf_chk@plt+0x9acc>
   1b0cc:	ldr	r0, [pc, #200]	; 1b19c <__printf_chk@plt+0x9adc>
   1b0d0:	mov	r2, r3
   1b0d4:	mov	r1, r3
   1b0d8:	bl	29fe4 <__printf_chk@plt+0x18924>
   1b0dc:	b	1af9c <__printf_chk@plt+0x98dc>
   1b0e0:	mov	r0, #364	; 0x16c
   1b0e4:	bl	5130c <_Znwj@@Base>
   1b0e8:	mov	r1, r6
   1b0ec:	mov	r7, r0
   1b0f0:	bl	1ab3c <__printf_chk@plt+0x947c>
   1b0f4:	mov	r2, r7
   1b0f8:	mov	r1, r6
   1b0fc:	ldr	r0, [pc, #148]	; 1b198 <__printf_chk@plt+0x9ad8>
   1b100:	bl	13364 <__printf_chk@plt+0x1ca4>
   1b104:	b	1b0a4 <__printf_chk@plt+0x99e4>
   1b108:	bl	51224 <__printf_chk@plt+0x3fb64>
   1b10c:	mov	r2, r6
   1b110:	mov	r1, r0
   1b114:	add	r0, sp, #8
   1b118:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1b11c:	ldr	r6, [sp, #8]
   1b120:	cmp	r6, #0
   1b124:	bne	1b08c <__printf_chk@plt+0x99cc>
   1b128:	b	1af9c <__printf_chk@plt+0x98dc>
   1b12c:	mov	r0, r3
   1b130:	bl	51224 <__printf_chk@plt+0x3fb64>
   1b134:	mov	r2, r6
   1b138:	mov	r1, r0
   1b13c:	add	r0, sp, #8
   1b140:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1b144:	mov	r0, #364	; 0x16c
   1b148:	bl	5130c <_Znwj@@Base>
   1b14c:	ldr	r1, [sp, #8]
   1b150:	mov	r6, r0
   1b154:	bl	1ab3c <__printf_chk@plt+0x947c>
   1b158:	ldr	r3, [sp, #4]
   1b15c:	add	r3, r4, r3, lsl #2
   1b160:	str	r6, [r3, #104]	; 0x68
   1b164:	b	1b064 <__printf_chk@plt+0x99a4>
   1b168:	bl	1148c <__stack_chk_fail@plt>
   1b16c:	mov	r0, r7
   1b170:	bl	5135c <_ZdlPv@@Base>
   1b174:	bl	11498 <__cxa_end_cleanup@plt>
   1b178:	mov	r0, r6
   1b17c:	bl	5135c <_ZdlPv@@Base>
   1b180:	bl	11498 <__cxa_end_cleanup@plt>
   1b184:	strdeq	r2, [r8], -r8
   1b188:	andeq	ip, r7, r0, lsl sp
   1b18c:	andeq	r6, r8, r0, lsr #15
   1b190:	andeq	r6, r5, ip, ror r5
   1b194:	andeq	r2, r8, r8, lsr #26
   1b198:	muleq	r8, r0, ip
   1b19c:			; <UNDEFINED> instruction: 0x000565b8
   1b1a0:	push	{r4, lr}
   1b1a4:	mov	r4, r0
   1b1a8:	ldr	r0, [r0, #204]	; 0xcc
   1b1ac:	cmp	r0, #0
   1b1b0:	beq	1b1c0 <__printf_chk@plt+0x9b00>
   1b1b4:	ldr	r3, [r0]
   1b1b8:	ldr	r3, [r3, #4]
   1b1bc:	blx	r3
   1b1c0:	ldr	r0, [r4, #164]	; 0xa4
   1b1c4:	bl	43410 <__printf_chk@plt+0x31d50>
   1b1c8:	ldr	r0, [r4, #260]	; 0x104
   1b1cc:	bl	43410 <__printf_chk@plt+0x31d50>
   1b1d0:	add	r0, r4, #344	; 0x158
   1b1d4:	bl	1aae0 <__printf_chk@plt+0x9420>
   1b1d8:	mov	r0, r4
   1b1dc:	pop	{r4, pc}
   1b1e0:	add	r0, r4, #344	; 0x158
   1b1e4:	bl	1aae0 <__printf_chk@plt+0x9420>
   1b1e8:	bl	11498 <__cxa_end_cleanup@plt>
   1b1ec:	ldr	r2, [pc, #656]	; 1b484 <__printf_chk@plt+0x9dc4>
   1b1f0:	ldr	r3, [pc, #656]	; 1b488 <__printf_chk@plt+0x9dc8>
   1b1f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1f8:	sub	sp, sp, #412	; 0x19c
   1b1fc:	ldr	sl, [pc, #648]	; 1b48c <__printf_chk@plt+0x9dcc>
   1b200:	ldr	r1, [r2]
   1b204:	ldr	r3, [r3]
   1b208:	ldr	r2, [sl]
   1b20c:	cmp	r3, r1
   1b210:	str	r2, [sp, #404]	; 0x194
   1b214:	beq	1b450 <__printf_chk@plt+0x9d90>
   1b218:	ldr	r7, [pc, #624]	; 1b490 <__printf_chk@plt+0x9dd0>
   1b21c:	add	r9, sp, #16
   1b220:	mov	r3, #0
   1b224:	ldr	r1, [r7]
   1b228:	mov	r0, r9
   1b22c:	str	r3, [sp, #392]	; 0x188
   1b230:	str	r3, [sp, #396]	; 0x18c
   1b234:	str	r3, [sp, #400]	; 0x190
   1b238:	str	r3, [sp, #388]	; 0x184
   1b23c:	str	r3, [sp, #384]	; 0x180
   1b240:	str	r3, [sp, #380]	; 0x17c
   1b244:	bl	1a894 <__printf_chk@plt+0x91d4>
   1b248:	add	r1, sp, #392	; 0x188
   1b24c:	add	r0, sp, #380	; 0x17c
   1b250:	ldr	r4, [r7]
   1b254:	str	r9, [r7]
   1b258:	bl	35d18 <__printf_chk@plt+0x24658>
   1b25c:	add	r1, sp, #36	; 0x24
   1b260:	ldr	r5, [sp, #388]	; 0x184
   1b264:	ldm	r1, {r1, r2, r3}
   1b268:	cmp	r5, #0
   1b26c:	ldr	fp, [sp, #336]	; 0x150
   1b270:	str	r4, [r7]
   1b274:	str	r2, [r4, #24]
   1b278:	ldr	r2, [sp, #48]	; 0x30
   1b27c:	str	r1, [r4, #20]
   1b280:	ldr	r1, [sp, #52]	; 0x34
   1b284:	str	r3, [r4, #28]
   1b288:	ldr	r3, [sp, #56]	; 0x38
   1b28c:	str	r2, [r4, #32]
   1b290:	ldr	r2, [sp, #64]	; 0x40
   1b294:	str	r1, [r4, #36]	; 0x24
   1b298:	ldr	r1, [sp, #60]	; 0x3c
   1b29c:	str	r3, [r4, #40]	; 0x28
   1b2a0:	ldr	r3, [sp, #328]	; 0x148
   1b2a4:	str	r2, [r4, #48]	; 0x30
   1b2a8:	ldr	r2, [sp, #332]	; 0x14c
   1b2ac:	str	r3, [r4, #312]	; 0x138
   1b2b0:	ldr	r3, [sp, #340]	; 0x154
   1b2b4:	str	r1, [r4, #44]	; 0x2c
   1b2b8:	str	r2, [r4, #316]	; 0x13c
   1b2bc:	str	fp, [r4, #320]	; 0x140
   1b2c0:	str	r3, [r4, #324]	; 0x144
   1b2c4:	beq	1b2e8 <__printf_chk@plt+0x9c28>
   1b2c8:	mov	r2, #0
   1b2cc:	b	1b2d4 <__printf_chk@plt+0x9c14>
   1b2d0:	mov	r5, r3
   1b2d4:	ldr	r3, [r5, #4]
   1b2d8:	str	r2, [r5, #4]
   1b2dc:	cmp	r3, #0
   1b2e0:	mov	r2, r5
   1b2e4:	bne	1b2d0 <__printf_chk@plt+0x9c10>
   1b2e8:	ldr	r3, [r4, #16]
   1b2ec:	ldr	r6, [sp, #396]	; 0x18c
   1b2f0:	mov	r2, r3
   1b2f4:	sub	r6, r2, r6
   1b2f8:	str	r3, [sp, #8]
   1b2fc:	add	r8, r6, r6, lsr #31
   1b300:	ldr	r3, [sp, #400]	; 0x190
   1b304:	asr	r8, r8, #1
   1b308:	sub	r3, r8, r3
   1b30c:	mov	r0, #40	; 0x28
   1b310:	str	r3, [sp, #12]
   1b314:	bl	5130c <_Znwj@@Base>
   1b318:	ldr	r3, [sp, #12]
   1b31c:	ldr	r4, [sp, #384]	; 0x180
   1b320:	str	r5, [r0, #4]
   1b324:	ldr	r5, [pc, #360]	; 1b494 <__printf_chk@plt+0x9dd4>
   1b328:	str	r3, [r0, #28]
   1b32c:	cmp	r4, #0
   1b330:	mov	r3, #0
   1b334:	str	fp, [r0, #36]	; 0x24
   1b338:	str	r3, [r0, #8]
   1b33c:	str	r3, [r0, #12]
   1b340:	str	r3, [r0, #16]
   1b344:	str	r3, [r0, #20]
   1b348:	str	r3, [r0, #24]
   1b34c:	strh	r3, [r0, #32]
   1b350:	str	r5, [r0]
   1b354:	bne	1b360 <__printf_chk@plt+0x9ca0>
   1b358:	b	1b464 <__printf_chk@plt+0x9da4>
   1b35c:	mov	r4, r3
   1b360:	ldr	r3, [r4, #4]
   1b364:	str	r0, [r4, #4]
   1b368:	cmp	r3, #0
   1b36c:	mov	r0, r4
   1b370:	bne	1b35c <__printf_chk@plt+0x9c9c>
   1b374:	ldr	r3, [r7]
   1b378:	ldr	r2, [sp, #392]	; 0x188
   1b37c:	sub	r6, r6, r8
   1b380:	mov	r0, #40	; 0x28
   1b384:	sub	r6, r6, r2
   1b388:	ldr	r8, [r3, #320]	; 0x140
   1b38c:	bl	5130c <_Znwj@@Base>
   1b390:	ldr	r1, [sp, #380]	; 0x17c
   1b394:	mov	r3, #0
   1b398:	cmp	r1, #0
   1b39c:	str	r4, [r0, #4]
   1b3a0:	str	r5, [r0]
   1b3a4:	str	r6, [r0, #28]
   1b3a8:	str	r8, [r0, #36]	; 0x24
   1b3ac:	str	r3, [r0, #8]
   1b3b0:	str	r3, [r0, #12]
   1b3b4:	str	r3, [r0, #16]
   1b3b8:	str	r3, [r0, #20]
   1b3bc:	str	r3, [r0, #24]
   1b3c0:	strh	r3, [r0, #32]
   1b3c4:	bne	1b3d0 <__printf_chk@plt+0x9d10>
   1b3c8:	b	1b46c <__printf_chk@plt+0x9dac>
   1b3cc:	mov	r1, r3
   1b3d0:	ldr	r3, [r1, #4]
   1b3d4:	str	r0, [r1, #4]
   1b3d8:	cmp	r3, #0
   1b3dc:	mov	r0, r1
   1b3e0:	bne	1b3cc <__printf_chk@plt+0x9d0c>
   1b3e4:	ldr	r0, [r7]
   1b3e8:	ldr	r3, [r0, #112]	; 0x70
   1b3ec:	ldr	ip, [r0, #104]	; 0x68
   1b3f0:	cmp	r3, #1
   1b3f4:	subgt	r3, r3, #1
   1b3f8:	ldrgt	lr, [r0, #96]	; 0x60
   1b3fc:	ldr	r2, [r0, #72]	; 0x48
   1b400:	clz	r2, r2
   1b404:	mlagt	ip, lr, r3, ip
   1b408:	ldr	lr, [sp, #8]
   1b40c:	ldr	r3, [r0, #96]	; 0x60
   1b410:	lsr	r2, r2, #5
   1b414:	stm	sp, {ip, lr}
   1b418:	bl	18afc <__printf_chk@plt+0x743c>
   1b41c:	ldr	r3, [r7]
   1b420:	mov	r2, #0
   1b424:	ldr	r0, [pc, #108]	; 1b498 <__printf_chk@plt+0x9dd8>
   1b428:	str	r2, [r3, #288]	; 0x120
   1b42c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1b430:	mov	r0, r9
   1b434:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   1b438:	ldr	r2, [sp, #404]	; 0x194
   1b43c:	ldr	r3, [sl]
   1b440:	cmp	r2, r3
   1b444:	bne	1b474 <__printf_chk@plt+0x9db4>
   1b448:	add	sp, sp, #412	; 0x19c
   1b44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b450:	ldr	r3, [r3, #132]	; 0x84
   1b454:	cmp	r3, #0
   1b458:	beq	1b218 <__printf_chk@plt+0x9b58>
   1b45c:	bl	324e0 <__printf_chk@plt+0x20e20>
   1b460:	b	1b438 <__printf_chk@plt+0x9d78>
   1b464:	mov	r4, r0
   1b468:	b	1b374 <__printf_chk@plt+0x9cb4>
   1b46c:	mov	r1, r0
   1b470:	b	1b3e4 <__printf_chk@plt+0x9d24>
   1b474:	bl	1148c <__stack_chk_fail@plt>
   1b478:	mov	r0, r9
   1b47c:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   1b480:	bl	11498 <__cxa_end_cleanup@plt>
   1b484:			; <UNDEFINED> instruction: 0x00082bbc
   1b488:	andeq	r2, r8, r0, asr #23
   1b48c:	andeq	ip, r7, r0, lsl sp
   1b490:	strdeq	r2, [r8], -r8
   1b494:	andeq	sl, r5, r8, asr #2
   1b498:	andeq	r2, r8, r8, lsr #26
   1b49c:	cmp	r3, #0
   1b4a0:	push	{r4, r5, r6, lr}
   1b4a4:	moveq	r4, r0
   1b4a8:	addne	r4, r0, #4
   1b4ac:	mov	r6, r1
   1b4b0:	ldr	ip, [r4]
   1b4b4:	mov	r5, r2
   1b4b8:	cmp	ip, #0
   1b4bc:	bne	1b4c8 <__printf_chk@plt+0x9e08>
   1b4c0:	b	1b4d8 <__printf_chk@plt+0x9e18>
   1b4c4:	mov	ip, r3
   1b4c8:	ldr	r3, [ip]
   1b4cc:	cmp	r3, #0
   1b4d0:	bne	1b4c4 <__printf_chk@plt+0x9e04>
   1b4d4:	mov	r4, ip
   1b4d8:	mov	r0, #12
   1b4dc:	bl	5130c <_Znwj@@Base>
   1b4e0:	mov	r3, #0
   1b4e4:	str	r6, [r0, #4]
   1b4e8:	str	r5, [r0, #8]
   1b4ec:	str	r3, [r0]
   1b4f0:	str	r0, [r4]
   1b4f4:	pop	{r4, r5, r6, pc}
   1b4f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b4fc:	mov	r9, r1
   1b500:	mov	r5, r0
   1b504:	bl	1aae0 <__printf_chk@plt+0x9420>
   1b508:	ldr	r4, [r9]
   1b50c:	cmp	r4, #0
   1b510:	beq	1b54c <__printf_chk@plt+0x9e8c>
   1b514:	mov	r6, r5
   1b518:	mov	r8, #0
   1b51c:	mov	r0, #12
   1b520:	ldr	r7, [r4, #4]
   1b524:	bl	5130c <_Znwj@@Base>
   1b528:	ldr	r3, [r4, #8]
   1b52c:	str	r7, [r0, #4]
   1b530:	str	r8, [r0]
   1b534:	str	r3, [r0, #8]
   1b538:	str	r0, [r6]
   1b53c:	ldr	r4, [r4]
   1b540:	mov	r6, r0
   1b544:	cmp	r4, #0
   1b548:	bne	1b51c <__printf_chk@plt+0x9e5c>
   1b54c:	ldr	r4, [r9, #4]
   1b550:	add	r5, r5, #4
   1b554:	cmp	r4, #0
   1b558:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b55c:	mov	r7, #0
   1b560:	mov	r0, #12
   1b564:	ldr	r6, [r4, #4]
   1b568:	bl	5130c <_Znwj@@Base>
   1b56c:	ldr	r3, [r4, #8]
   1b570:	str	r6, [r0, #4]
   1b574:	str	r7, [r0]
   1b578:	str	r3, [r0, #8]
   1b57c:	str	r0, [r5]
   1b580:	ldr	r4, [r4]
   1b584:	mov	r5, r0
   1b588:	cmp	r4, #0
   1b58c:	bne	1b560 <__printf_chk@plt+0x9ea0>
   1b590:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b594:	push	{r4, r5, r6, r7, lr}
   1b598:	mov	r5, r1
   1b59c:	mov	r4, r0
   1b5a0:	ldr	ip, [r1, #4]
   1b5a4:	ldrd	r0, [r1, #8]
   1b5a8:	ldrd	r2, [r5, #16]
   1b5ac:	ldr	r7, [pc, #568]	; 1b7ec <__printf_chk@plt+0xa12c>
   1b5b0:	str	ip, [r4, #4]
   1b5b4:	ldr	ip, [r5, #24]
   1b5b8:	str	r0, [r4, #8]
   1b5bc:	ldr	r0, [r5, #32]
   1b5c0:	str	r1, [r4, #12]
   1b5c4:	ldr	r1, [r5, #28]
   1b5c8:	str	r2, [r4, #16]
   1b5cc:	ldr	r2, [r5, #36]	; 0x24
   1b5d0:	str	r3, [r4, #20]
   1b5d4:	ldr	r3, [r5, #40]	; 0x28
   1b5d8:	str	ip, [r4, #24]
   1b5dc:	ldr	ip, [r5, #60]	; 0x3c
   1b5e0:	str	r0, [r4, #32]
   1b5e4:	ldr	r0, [r5, #64]	; 0x40
   1b5e8:	str	r1, [r4, #28]
   1b5ec:	ldr	r1, [r5, #68]	; 0x44
   1b5f0:	sub	sp, sp, #12
   1b5f4:	str	r2, [r4, #36]	; 0x24
   1b5f8:	ldr	r2, [r5, #72]	; 0x48
   1b5fc:	str	r3, [r4, #40]	; 0x28
   1b600:	ldr	r3, [r7]
   1b604:	mov	r6, #0
   1b608:	str	ip, [r4, #60]	; 0x3c
   1b60c:	strd	r0, [r4, #64]	; 0x40
   1b610:	str	r2, [r4, #72]	; 0x48
   1b614:	str	r6, [r4, #76]	; 0x4c
   1b618:	str	r6, [r4, #80]	; 0x50
   1b61c:	str	r6, [r4, #84]	; 0x54
   1b620:	str	r3, [sp, #4]
   1b624:	ldrd	r0, [r5, #92]	; 0x5c
   1b628:	ldrd	r2, [r5, #100]	; 0x64
   1b62c:	str	r6, [r4, #88]	; 0x58
   1b630:	str	r0, [r4, #92]	; 0x5c
   1b634:	ldr	r0, [r5, #108]	; 0x6c
   1b638:	str	r1, [r4, #96]	; 0x60
   1b63c:	ldr	r1, [r5, #112]	; 0x70
   1b640:	str	r2, [r4, #100]	; 0x64
   1b644:	ldr	r2, [r5, #116]	; 0x74
   1b648:	str	r3, [r4, #104]	; 0x68
   1b64c:	ldr	r3, [r5, #120]	; 0x78
   1b650:	strd	r0, [r4, #108]	; 0x6c
   1b654:	str	r6, [r4, #128]	; 0x80
   1b658:	strd	r2, [r4, #116]	; 0x74
   1b65c:	mov	r1, r6
   1b660:	mov	r0, sp
   1b664:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1b668:	ldr	r3, [r5, #168]	; 0xa8
   1b66c:	ldr	r2, [sp]
   1b670:	str	r3, [r4, #168]	; 0xa8
   1b674:	str	r2, [r4, #124]	; 0x7c
   1b678:	mov	r1, r6
   1b67c:	str	r6, [r4, #144]	; 0x90
   1b680:	str	r6, [r4, #148]	; 0x94
   1b684:	str	r6, [r4, #156]	; 0x9c
   1b688:	str	r6, [r4, #160]	; 0xa0
   1b68c:	mov	r0, sp
   1b690:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1b694:	ldr	r3, [sp]
   1b698:	mov	r1, r6
   1b69c:	str	r3, [r4, #172]	; 0xac
   1b6a0:	str	r6, [r4, #176]	; 0xb0
   1b6a4:	mov	r0, sp
   1b6a8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1b6ac:	ldr	r3, [sp]
   1b6b0:	add	r0, r4, #344	; 0x158
   1b6b4:	str	r3, [r4, #180]	; 0xb4
   1b6b8:	ldrb	r3, [r5, #356]	; 0x164
   1b6bc:	add	r1, r5, #344	; 0x158
   1b6c0:	strb	r3, [r4, #356]	; 0x164
   1b6c4:	ldrb	r3, [r5, #357]	; 0x165
   1b6c8:	strb	r3, [r4, #357]	; 0x165
   1b6cc:	ldr	r3, [r5, #360]	; 0x168
   1b6d0:	str	r6, [r4, #244]	; 0xf4
   1b6d4:	str	r3, [r4, #360]	; 0x168
   1b6d8:	str	r6, [r4, #164]	; 0xa4
   1b6dc:	str	r6, [r4, #308]	; 0x134
   1b6e0:	str	r6, [r4, #240]	; 0xf0
   1b6e4:	bl	1b4f8 <__printf_chk@plt+0x9e38>
   1b6e8:	ldr	r0, [r5, #252]	; 0xfc
   1b6ec:	ldr	r2, [r5, #196]	; 0xc4
   1b6f0:	ldr	r3, [r5, #248]	; 0xf8
   1b6f4:	cmp	r0, r6
   1b6f8:	str	r2, [r4, #196]	; 0xc4
   1b6fc:	str	r6, [r4, #200]	; 0xc8
   1b700:	str	r6, [r4, #216]	; 0xd8
   1b704:	str	r3, [r4, #248]	; 0xf8
   1b708:	beq	1b71c <__printf_chk@plt+0xa05c>
   1b70c:	ldr	r3, [r0]
   1b710:	ldr	r3, [r3, #8]
   1b714:	blx	r3
   1b718:	str	r0, [r4, #252]	; 0xfc
   1b71c:	ldr	r3, [r5, #256]	; 0x100
   1b720:	ldr	r1, [r5, #268]	; 0x10c
   1b724:	ldr	r2, [r5, #276]	; 0x114
   1b728:	str	r3, [r4, #256]	; 0x100
   1b72c:	ldr	r3, [r5, #272]	; 0x110
   1b730:	str	r1, [r4, #268]	; 0x10c
   1b734:	ldr	r1, [r5, #280]	; 0x118
   1b738:	str	r2, [r4, #276]	; 0x114
   1b73c:	ldr	r2, [r5, #208]	; 0xd0
   1b740:	str	r3, [r4, #272]	; 0x110
   1b744:	ldr	r3, [r5, #212]	; 0xd4
   1b748:	str	r1, [r4, #280]	; 0x118
   1b74c:	ldr	r1, [r5, #284]	; 0x11c
   1b750:	str	r2, [r4, #208]	; 0xd0
   1b754:	ldr	r2, [r5, #48]	; 0x30
   1b758:	str	r3, [r4, #212]	; 0xd4
   1b75c:	ldr	r3, [r5, #44]	; 0x2c
   1b760:	str	r1, [r4, #284]	; 0x11c
   1b764:	ldr	r1, [r5]
   1b768:	str	r2, [r4, #48]	; 0x30
   1b76c:	ldr	r2, [r5, #56]	; 0x38
   1b770:	str	r3, [r4, #44]	; 0x2c
   1b774:	ldr	r3, [r5, #52]	; 0x34
   1b778:	str	r1, [r4]
   1b77c:	ldr	r1, [r5, #292]	; 0x124
   1b780:	str	r2, [r4, #56]	; 0x38
   1b784:	ldr	r2, [r5, #296]	; 0x128
   1b788:	str	r3, [r4, #52]	; 0x34
   1b78c:	mov	r3, #0
   1b790:	str	r1, [r4, #292]	; 0x124
   1b794:	str	r3, [r4, #260]	; 0x104
   1b798:	str	r3, [r4, #204]	; 0xcc
   1b79c:	str	r3, [r4, #288]	; 0x120
   1b7a0:	str	r2, [r4, #296]	; 0x128
   1b7a4:	ldr	r1, [sp, #4]
   1b7a8:	ldr	r2, [r7]
   1b7ac:	ldr	ip, [r5, #300]	; 0x12c
   1b7b0:	ldr	r0, [r5, #312]	; 0x138
   1b7b4:	cmp	r1, r2
   1b7b8:	ldr	r1, [r5, #316]	; 0x13c
   1b7bc:	ldr	r2, [r5, #320]	; 0x140
   1b7c0:	str	r3, [r4, #304]	; 0x130
   1b7c4:	ldr	r3, [r5, #324]	; 0x144
   1b7c8:	str	ip, [r4, #300]	; 0x12c
   1b7cc:	str	r0, [r4, #312]	; 0x138
   1b7d0:	str	r1, [r4, #316]	; 0x13c
   1b7d4:	str	r2, [r4, #320]	; 0x140
   1b7d8:	str	r3, [r4, #324]	; 0x144
   1b7dc:	bne	1b7e8 <__printf_chk@plt+0xa128>
   1b7e0:	add	sp, sp, #12
   1b7e4:	pop	{r4, r5, r6, r7, pc}
   1b7e8:	bl	1148c <__stack_chk_fail@plt>
   1b7ec:	andeq	ip, r7, r0, lsl sp
   1b7f0:	push	{r4, r5, lr}
   1b7f4:	sub	sp, sp, #20
   1b7f8:	ldr	r4, [pc, #220]	; 1b8dc <__printf_chk@plt+0xa21c>
   1b7fc:	ldr	r0, [pc, #220]	; 1b8e0 <__printf_chk@plt+0xa220>
   1b800:	ldr	r3, [r4]
   1b804:	str	r3, [sp, #12]
   1b808:	bl	2de4c <__printf_chk@plt+0x1c78c>
   1b80c:	mov	r1, #0
   1b810:	ldr	r0, [pc, #200]	; 1b8e0 <__printf_chk@plt+0xa220>
   1b814:	bl	23e84 <__printf_chk@plt+0x127c4>
   1b818:	subs	r5, r0, #0
   1b81c:	bne	1b868 <__printf_chk@plt+0xa1a8>
   1b820:	add	r0, sp, #4
   1b824:	bl	4a140 <__printf_chk@plt+0x38a80>
   1b828:	cmp	r0, #0
   1b82c:	beq	1b850 <__printf_chk@plt+0xa190>
   1b830:	ldr	r0, [sp, #4]
   1b834:	cmp	r0, #9
   1b838:	bhi	1b8b4 <__printf_chk@plt+0xa1f4>
   1b83c:	ldr	r3, [pc, #160]	; 1b8e4 <__printf_chk@plt+0xa224>
   1b840:	add	r0, r3, r0, lsl #2
   1b844:	ldr	r1, [r0, #104]	; 0x68
   1b848:	cmp	r1, #0
   1b84c:	bne	1b890 <__printf_chk@plt+0xa1d0>
   1b850:	ldr	r3, [pc, #144]	; 1b8e8 <__printf_chk@plt+0xa228>
   1b854:	ldr	r0, [pc, #144]	; 1b8ec <__printf_chk@plt+0xa22c>
   1b858:	mov	r2, r3
   1b85c:	mov	r1, r3
   1b860:	bl	29fe4 <__printf_chk@plt+0x18924>
   1b864:	b	1b89c <__printf_chk@plt+0xa1dc>
   1b868:	mov	r0, #1
   1b86c:	bl	2e1c8 <__printf_chk@plt+0x1cb08>
   1b870:	subs	r1, r0, #0
   1b874:	beq	1b850 <__printf_chk@plt+0xa190>
   1b878:	mov	r2, #0
   1b87c:	ldr	r0, [pc, #108]	; 1b8f0 <__printf_chk@plt+0xa230>
   1b880:	bl	13364 <__printf_chk@plt+0x1ca4>
   1b884:	subs	r1, r0, #0
   1b888:	beq	1b850 <__printf_chk@plt+0xa190>
   1b88c:	ldr	r3, [pc, #80]	; 1b8e4 <__printf_chk@plt+0xa224>
   1b890:	ldr	r0, [r3]
   1b894:	bl	1b594 <__printf_chk@plt+0x9ed4>
   1b898:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1b89c:	ldr	r2, [sp, #12]
   1b8a0:	ldr	r3, [r4]
   1b8a4:	cmp	r2, r3
   1b8a8:	bne	1b8d8 <__printf_chk@plt+0xa218>
   1b8ac:	add	sp, sp, #20
   1b8b0:	pop	{r4, r5, pc}
   1b8b4:	bl	51224 <__printf_chk@plt+0x3fb64>
   1b8b8:	mov	r2, r5
   1b8bc:	mov	r1, r0
   1b8c0:	add	r0, sp, #8
   1b8c4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1b8c8:	ldr	r1, [sp, #8]
   1b8cc:	cmp	r1, #0
   1b8d0:	bne	1b878 <__printf_chk@plt+0xa1b8>
   1b8d4:	b	1b850 <__printf_chk@plt+0xa190>
   1b8d8:	bl	1148c <__stack_chk_fail@plt>
   1b8dc:	andeq	ip, r7, r0, lsl sp
   1b8e0:	andeq	r2, r8, r8, lsr #26
   1b8e4:	strdeq	r2, [r8], -r8
   1b8e8:	andeq	r6, r8, r0, lsr #15
   1b8ec:	ldrdeq	r6, [r5], -r4
   1b8f0:	muleq	r8, r0, ip
   1b8f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b8f8:	mov	r4, #0
   1b8fc:	ldr	sl, [pc, #472]	; 1badc <__printf_chk@plt+0xa41c>
   1b900:	sub	sp, sp, #36	; 0x24
   1b904:	mov	r1, r4
   1b908:	ldr	r3, [sl]
   1b90c:	add	r0, sp, #12
   1b910:	str	r4, [sp, #8]
   1b914:	str	r3, [sp, #28]
   1b918:	mov	r7, r4
   1b91c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1b920:	ldr	r8, [pc, #440]	; 1bae0 <__printf_chk@plt+0xa420>
   1b924:	str	r4, [sp, #20]
   1b928:	str	r4, [sp, #24]
   1b92c:	ldr	r9, [pc, #432]	; 1bae4 <__printf_chk@plt+0xa424>
   1b930:	ldr	r4, [pc, #432]	; 1bae8 <__printf_chk@plt+0xa428>
   1b934:	mov	fp, #1
   1b938:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1b93c:	cmp	r0, #0
   1b940:	beq	1ba40 <__printf_chk@plt+0xa380>
   1b944:	ldrb	r3, [r4, #8]
   1b948:	ldr	r2, [r4, #20]
   1b94c:	cmp	r2, #2
   1b950:	cmpeq	r3, #84	; 0x54
   1b954:	beq	1ba8c <__printf_chk@plt+0xa3cc>
   1b958:	ldr	r2, [sp, #12]
   1b95c:	mov	r1, #109	; 0x6d
   1b960:	add	r0, sp, #8
   1b964:	bl	4a54c <__printf_chk@plt+0x38e8c>
   1b968:	cmp	r0, #0
   1b96c:	beq	1ba40 <__printf_chk@plt+0xa380>
   1b970:	ldr	r5, [r4, #20]
   1b974:	cmp	r5, #2
   1b978:	beq	1ba18 <__printf_chk@plt+0xa358>
   1b97c:	mov	r5, #1
   1b980:	ldr	r6, [sp, #8]
   1b984:	ldr	r3, [sp, #12]
   1b988:	eor	fp, fp, #1
   1b98c:	cmp	r6, r3
   1b990:	movgt	fp, #0
   1b994:	andle	fp, fp, #1
   1b998:	cmp	fp, #0
   1b99c:	bne	1b9fc <__printf_chk@plt+0xa33c>
   1b9a0:	cmp	r7, #0
   1b9a4:	addeq	fp, sp, #20
   1b9a8:	addne	fp, sp, #24
   1b9ac:	ldr	r2, [fp]
   1b9b0:	cmp	r2, #0
   1b9b4:	bne	1b9c0 <__printf_chk@plt+0xa300>
   1b9b8:	b	1b9d0 <__printf_chk@plt+0xa310>
   1b9bc:	mov	r2, r3
   1b9c0:	ldr	r3, [r2]
   1b9c4:	cmp	r3, #0
   1b9c8:	bne	1b9bc <__printf_chk@plt+0xa2fc>
   1b9cc:	mov	fp, r2
   1b9d0:	mov	r0, #12
   1b9d4:	bl	5130c <_Znwj@@Base>
   1b9d8:	ldr	r3, [sp, #8]
   1b9dc:	mov	r2, #0
   1b9e0:	str	r6, [r0, #4]
   1b9e4:	str	r5, [r0, #8]
   1b9e8:	str	r2, [r0]
   1b9ec:	str	r0, [fp]
   1b9f0:	str	r3, [sp, #12]
   1b9f4:	mov	fp, #0
   1b9f8:	b	1b938 <__printf_chk@plt+0xa278>
   1b9fc:	ldr	r3, [pc, #220]	; 1bae0 <__printf_chk@plt+0xa420>
   1ba00:	str	r8, [sp]
   1ba04:	mov	r2, r3
   1ba08:	mov	r1, r9
   1ba0c:	mov	r0, #64	; 0x40
   1ba10:	bl	29f74 <__printf_chk@plt+0x188b4>
   1ba14:	b	1b9f4 <__printf_chk@plt+0xa334>
   1ba18:	ldrb	r3, [r4, #8]
   1ba1c:	cmp	r3, #67	; 0x43
   1ba20:	beq	1bab0 <__printf_chk@plt+0xa3f0>
   1ba24:	cmp	r3, #82	; 0x52
   1ba28:	beq	1babc <__printf_chk@plt+0xa3fc>
   1ba2c:	cmp	r3, #76	; 0x4c
   1ba30:	bne	1b97c <__printf_chk@plt+0xa2bc>
   1ba34:	mov	r0, r4
   1ba38:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1ba3c:	b	1b97c <__printf_chk@plt+0xa2bc>
   1ba40:	ldr	r3, [pc, #164]	; 1baec <__printf_chk@plt+0xa42c>
   1ba44:	add	r1, sp, #20
   1ba48:	ldr	r0, [r3]
   1ba4c:	add	r0, r0, #344	; 0x158
   1ba50:	bl	1b4f8 <__printf_chk@plt+0x9e38>
   1ba54:	ldr	r3, [pc, #148]	; 1baf0 <__printf_chk@plt+0xa430>
   1ba58:	mov	r1, #0
   1ba5c:	ldr	r0, [r3]
   1ba60:	add	r0, r0, #72	; 0x48
   1ba64:	bl	38e6c <__printf_chk@plt+0x277ac>
   1ba68:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1ba6c:	add	r0, sp, #20
   1ba70:	bl	1aae0 <__printf_chk@plt+0x9420>
   1ba74:	ldr	r2, [sp, #28]
   1ba78:	ldr	r3, [sl]
   1ba7c:	cmp	r2, r3
   1ba80:	bne	1bacc <__printf_chk@plt+0xa40c>
   1ba84:	add	sp, sp, #36	; 0x24
   1ba88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba8c:	mov	r0, r4
   1ba90:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1ba94:	mov	r1, #0
   1ba98:	add	r0, sp, #16
   1ba9c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1baa0:	ldr	r3, [sp, #16]
   1baa4:	mov	r7, #1
   1baa8:	str	r3, [sp, #12]
   1baac:	b	1b958 <__printf_chk@plt+0xa298>
   1bab0:	mov	r0, r4
   1bab4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1bab8:	b	1b980 <__printf_chk@plt+0xa2c0>
   1babc:	mov	r0, r4
   1bac0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1bac4:	mov	r5, #3
   1bac8:	b	1b980 <__printf_chk@plt+0xa2c0>
   1bacc:	bl	1148c <__stack_chk_fail@plt>
   1bad0:	add	r0, sp, #20
   1bad4:	bl	1aae0 <__printf_chk@plt+0x9420>
   1bad8:	bl	11498 <__cxa_end_cleanup@plt>
   1badc:	andeq	ip, r7, r0, lsl sp
   1bae0:	andeq	r6, r8, r0, lsr #15
   1bae4:	strdeq	r6, [r5], -r0
   1bae8:	andeq	r2, r8, r8, lsr #26
   1baec:	strdeq	r2, [r8], -r8
   1baf0:	andeq	r2, r8, r0, asr #23
   1baf4:	push	{r4, lr}
   1baf8:	mov	r3, r0
   1bafc:	ldr	r4, [pc, #140]	; 1bb90 <__printf_chk@plt+0xa4d0>
   1bb00:	ldr	r0, [pc, #140]	; 1bb94 <__printf_chk@plt+0xa4d4>
   1bb04:	ldr	r2, [r3, #196]	; 0xc4
   1bb08:	ldr	ip, [r4]
   1bb0c:	sub	sp, sp, #8
   1bb10:	ldr	r0, [r0]
   1bb14:	cmp	r2, #0
   1bb18:	str	ip, [sp, #4]
   1bb1c:	mov	r2, r1
   1bb20:	add	r0, r0, #344	; 0x158
   1bb24:	ldr	ip, [r3, #164]	; 0xa4
   1bb28:	beq	1bb74 <__printf_chk@plt+0xa4b4>
   1bb2c:	cmp	ip, #0
   1bb30:	ldreq	r1, [pc, #96]	; 1bb98 <__printf_chk@plt+0xa4d8>
   1bb34:	ldrne	r1, [r3, #172]	; 0xac
   1bb38:	ldreq	r1, [r1]
   1bb3c:	ldr	ip, [r3, #200]	; 0xc8
   1bb40:	cmp	ip, #0
   1bb44:	mov	ip, #0
   1bb48:	ldrne	r3, [r3, #188]	; 0xbc
   1bb4c:	str	ip, [sp]
   1bb50:	addne	r1, r1, r3
   1bb54:	mov	r3, sp
   1bb58:	bl	1a434 <__printf_chk@plt+0x8d74>
   1bb5c:	ldr	r2, [sp, #4]
   1bb60:	ldr	r3, [r4]
   1bb64:	cmp	r2, r3
   1bb68:	bne	1bb8c <__printf_chk@plt+0xa4cc>
   1bb6c:	add	sp, sp, #8
   1bb70:	pop	{r4, pc}
   1bb74:	cmp	ip, #0
   1bb78:	ldr	ip, [r3, #180]	; 0xb4
   1bb7c:	ldrne	r1, [r3, #172]	; 0xac
   1bb80:	rsbeq	r1, ip, #0
   1bb84:	subne	r1, r1, ip
   1bb88:	b	1bb3c <__printf_chk@plt+0xa47c>
   1bb8c:	bl	1148c <__stack_chk_fail@plt>
   1bb90:	andeq	ip, r7, r0, lsl sp
   1bb94:	strdeq	r2, [r8], -r8
   1bb98:	andeq	r5, r8, ip, lsr #19
   1bb9c:	mov	ip, r0
   1bba0:	ldr	r0, [pc, #100]	; 1bc0c <__printf_chk@plt+0xa54c>
   1bba4:	ldr	r3, [ip, #196]	; 0xc4
   1bba8:	push	{lr}		; (str lr, [sp, #-4]!)
   1bbac:	cmp	r3, #0
   1bbb0:	ldr	r0, [r0]
   1bbb4:	mov	r3, r2
   1bbb8:	add	r0, r0, #344	; 0x158
   1bbbc:	ldr	r2, [ip, #164]	; 0xa4
   1bbc0:	beq	1bbf4 <__printf_chk@plt+0xa534>
   1bbc4:	cmp	r2, #0
   1bbc8:	ldreq	r2, [pc, #64]	; 1bc10 <__printf_chk@plt+0xa550>
   1bbcc:	ldrne	lr, [ip, #172]	; 0xac
   1bbd0:	ldreq	lr, [r2]
   1bbd4:	ldr	r2, [ip, #200]	; 0xc8
   1bbd8:	cmp	r2, #0
   1bbdc:	ldrne	r2, [ip, #188]	; 0xbc
   1bbe0:	addne	lr, lr, r2
   1bbe4:	mov	r2, r1
   1bbe8:	mov	r1, lr
   1bbec:	pop	{lr}		; (ldr lr, [sp], #4)
   1bbf0:	b	1a434 <__printf_chk@plt+0x8d74>
   1bbf4:	cmp	r2, #0
   1bbf8:	ldr	lr, [ip, #180]	; 0xb4
   1bbfc:	ldrne	r2, [ip, #172]	; 0xac
   1bc00:	rsbeq	lr, lr, #0
   1bc04:	subne	lr, r2, lr
   1bc08:	b	1bbd4 <__printf_chk@plt+0xa514>
   1bc0c:	strdeq	r2, [r8], -r8
   1bc10:	andeq	r5, r8, ip, lsr #19
   1bc14:	push	{r4, r5, r6, r7, r8, lr}
   1bc18:	mov	r5, r0
   1bc1c:	ldr	r6, [pc, #268]	; 1bd30 <__printf_chk@plt+0xa670>
   1bc20:	ldr	r0, [r0, #204]	; 0xcc
   1bc24:	sub	sp, sp, #8
   1bc28:	ldr	r3, [r6]
   1bc2c:	cmp	r0, #0
   1bc30:	mov	r7, r1
   1bc34:	mov	r8, r2
   1bc38:	str	r3, [sp, #4]
   1bc3c:	beq	1bcd8 <__printf_chk@plt+0xa618>
   1bc40:	mov	r1, #0
   1bc44:	mov	r0, sp
   1bc48:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1bc4c:	ldr	r3, [sp]
   1bc50:	cmp	r3, r7
   1bc54:	bgt	1bca4 <__printf_chk@plt+0xa5e4>
   1bc58:	ldr	r3, [r5, #204]	; 0xcc
   1bc5c:	cmp	r3, #0
   1bc60:	beq	1bcd8 <__printf_chk@plt+0xa618>
   1bc64:	mov	r0, #36	; 0x24
   1bc68:	bl	5130c <_Znwj@@Base>
   1bc6c:	mov	r3, r8
   1bc70:	mov	r1, r7
   1bc74:	ldr	r2, [r5, #204]	; 0xcc
   1bc78:	mov	r4, r0
   1bc7c:	bl	43abc <__printf_chk@plt+0x323fc>
   1bc80:	mov	r3, #0
   1bc84:	str	r3, [r5, #204]	; 0xcc
   1bc88:	ldr	r2, [sp, #4]
   1bc8c:	ldr	r3, [r6]
   1bc90:	mov	r0, r4
   1bc94:	cmp	r2, r3
   1bc98:	bne	1bd20 <__printf_chk@plt+0xa660>
   1bc9c:	add	sp, sp, #8
   1bca0:	pop	{r4, r5, r6, r7, r8, pc}
   1bca4:	ldr	r3, [pc, #136]	; 1bd34 <__printf_chk@plt+0xa674>
   1bca8:	ldr	r0, [pc, #136]	; 1bd38 <__printf_chk@plt+0xa678>
   1bcac:	mov	r2, r3
   1bcb0:	mov	r1, r3
   1bcb4:	bl	29fe4 <__printf_chk@plt+0x18924>
   1bcb8:	ldr	r0, [r5, #204]	; 0xcc
   1bcbc:	cmp	r0, #0
   1bcc0:	beq	1bcd0 <__printf_chk@plt+0xa610>
   1bcc4:	ldr	r3, [r0]
   1bcc8:	ldr	r3, [r3, #4]
   1bccc:	blx	r3
   1bcd0:	mov	r3, #0
   1bcd4:	str	r3, [r5, #204]	; 0xcc
   1bcd8:	mov	r0, #40	; 0x28
   1bcdc:	ldr	r5, [r5, #320]	; 0x140
   1bce0:	bl	5130c <_Znwj@@Base>
   1bce4:	ldr	r1, [pc, #80]	; 1bd3c <__printf_chk@plt+0xa67c>
   1bce8:	mov	r3, #0
   1bcec:	mov	r2, #1
   1bcf0:	mov	r4, r0
   1bcf4:	str	r5, [r0, #36]	; 0x24
   1bcf8:	str	r8, [r0, #4]
   1bcfc:	str	r7, [r0, #28]
   1bd00:	str	r1, [r0]
   1bd04:	strh	r2, [r0, #32]
   1bd08:	str	r3, [r0, #8]
   1bd0c:	str	r3, [r0, #12]
   1bd10:	str	r3, [r0, #16]
   1bd14:	str	r3, [r0, #20]
   1bd18:	str	r3, [r0, #24]
   1bd1c:	b	1bc88 <__printf_chk@plt+0xa5c8>
   1bd20:	bl	1148c <__stack_chk_fail@plt>
   1bd24:	mov	r0, r4
   1bd28:	bl	5135c <_ZdlPv@@Base>
   1bd2c:	bl	11498 <__cxa_end_cleanup@plt>
   1bd30:	andeq	ip, r7, r0, lsl sp
   1bd34:	andeq	r6, r8, r0, lsr #15
   1bd38:	andeq	r6, r5, r4, lsr #12
   1bd3c:	andeq	sl, r5, r8, asr #2
   1bd40:	ldr	r3, [r0, #164]	; 0xa4
   1bd44:	push	{r4, r5, r6, lr}
   1bd48:	cmp	r3, #0
   1bd4c:	mov	r4, r0
   1bd50:	beq	1be74 <__printf_chk@plt+0xa7b4>
   1bd54:	ldr	r3, [r4, #200]	; 0xc8
   1bd58:	cmp	r3, #2
   1bd5c:	beq	1be38 <__printf_chk@plt+0xa778>
   1bd60:	cmp	r3, #3
   1bd64:	bne	1be60 <__printf_chk@plt+0xa7a0>
   1bd68:	ldr	r5, [r4, #192]	; 0xc0
   1bd6c:	ldr	r3, [r4, #188]	; 0xbc
   1bd70:	ldr	r2, [r4, #164]	; 0xa4
   1bd74:	sub	r5, r5, r3
   1bd78:	mov	r1, r5
   1bd7c:	mov	r0, r4
   1bd80:	bl	1bc14 <__printf_chk@plt+0xa554>
   1bd84:	str	r0, [r4, #164]	; 0xa4
   1bd88:	ldr	r3, [r4, #172]	; 0xac
   1bd8c:	ldr	r1, [r4, #188]	; 0xbc
   1bd90:	ldr	r2, [r4, #216]	; 0xd8
   1bd94:	add	r3, r5, r3
   1bd98:	add	r3, r3, r1
   1bd9c:	cmp	r2, #0
   1bda0:	str	r3, [r4, #172]	; 0xac
   1bda4:	bne	1bdfc <__printf_chk@plt+0xa73c>
   1bda8:	ldr	r1, [r4, #184]	; 0xb8
   1bdac:	cmp	r1, #0
   1bdb0:	movne	r2, r1
   1bdb4:	bne	1bdc0 <__printf_chk@plt+0xa700>
   1bdb8:	b	1bdd8 <__printf_chk@plt+0xa718>
   1bdbc:	mov	r2, r3
   1bdc0:	ldr	r3, [r2, #4]
   1bdc4:	cmp	r3, #0
   1bdc8:	bne	1bdbc <__printf_chk@plt+0xa6fc>
   1bdcc:	ldr	r3, [r4, #164]	; 0xa4
   1bdd0:	str	r3, [r2, #4]
   1bdd4:	str	r1, [r4, #164]	; 0xa4
   1bdd8:	ldr	r2, [pc, #156]	; 1be7c <__printf_chk@plt+0xa7bc>
   1bddc:	mov	r3, #0
   1bde0:	str	r3, [r4, #232]	; 0xe8
   1bde4:	ldr	r2, [r2]
   1bde8:	str	r3, [r4, #184]	; 0xb8
   1bdec:	str	r2, [r4, #188]	; 0xbc
   1bdf0:	str	r2, [r4, #192]	; 0xc0
   1bdf4:	str	r3, [r4, #200]	; 0xc8
   1bdf8:	pop	{r4, r5, r6, pc}
   1bdfc:	ldr	r3, [r4, #236]	; 0xec
   1be00:	ldr	r1, [r4, #232]	; 0xe8
   1be04:	cmp	r3, #0
   1be08:	movne	r2, #0
   1be0c:	ldrne	r3, [r4, #224]	; 0xe0
   1be10:	strne	r2, [r4, #236]	; 0xec
   1be14:	addne	r3, r3, r5
   1be18:	ldr	r2, [r4, #220]	; 0xdc
   1be1c:	strne	r3, [r4, #224]	; 0xe0
   1be20:	ldr	r3, [r4, #228]	; 0xe4
   1be24:	sub	r5, r2, r5
   1be28:	add	r3, r3, r1
   1be2c:	str	r5, [r4, #220]	; 0xdc
   1be30:	str	r3, [r4, #228]	; 0xe4
   1be34:	b	1bda8 <__printf_chk@plt+0xa6e8>
   1be38:	ldr	r3, [r4, #188]	; 0xbc
   1be3c:	ldr	r5, [r4, #192]	; 0xc0
   1be40:	ldr	r2, [r4, #164]	; 0xa4
   1be44:	add	r3, r3, r3, lsr #31
   1be48:	mov	r0, r4
   1be4c:	sub	r5, r5, r3, asr #1
   1be50:	mov	r1, r5
   1be54:	bl	1bc14 <__printf_chk@plt+0xa554>
   1be58:	str	r0, [r4, #164]	; 0xa4
   1be5c:	b	1bd88 <__printf_chk@plt+0xa6c8>
   1be60:	ldr	r1, [pc, #24]	; 1be80 <__printf_chk@plt+0xa7c0>
   1be64:	ldr	r0, [pc, #24]	; 1be84 <__printf_chk@plt+0xa7c4>
   1be68:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1be6c:	mov	r5, #0
   1be70:	b	1bd88 <__printf_chk@plt+0xa6c8>
   1be74:	bl	19a48 <__printf_chk@plt+0x8388>
   1be78:	b	1bd54 <__printf_chk@plt+0xa694>
   1be7c:	andeq	r5, r8, ip, lsr #19
   1be80:	andeq	r6, r5, ip, asr #4
   1be84:	andeq	r0, r0, sp, lsr #22
   1be88:	ldr	r3, [r0, #200]	; 0xc8
   1be8c:	cmp	r3, #0
   1be90:	bxeq	lr
   1be94:	b	1bd40 <__printf_chk@plt+0xa680>
   1be98:	ldr	r3, [r0, #200]	; 0xc8
   1be9c:	push	{r4, lr}
   1bea0:	cmp	r3, #0
   1bea4:	mov	r4, r0
   1bea8:	bne	1bebc <__printf_chk@plt+0xa7fc>
   1beac:	mov	r3, #0
   1beb0:	ldr	r0, [r4, #164]	; 0xa4
   1beb4:	str	r3, [r4, #164]	; 0xa4
   1beb8:	pop	{r4, pc}
   1bebc:	bl	1bd40 <__printf_chk@plt+0xa680>
   1bec0:	b	1beac <__printf_chk@plt+0xa7ec>
   1bec4:	push	{r4, r5, r6, r7, lr}
   1bec8:	sub	sp, sp, #12
   1becc:	ldr	r6, [pc, #376]	; 1c04c <__printf_chk@plt+0xa98c>
   1bed0:	ldr	r2, [r0, #216]	; 0xd8
   1bed4:	mov	r5, r0
   1bed8:	ldr	r3, [r6]
   1bedc:	cmp	r2, #0
   1bee0:	str	r3, [sp, #4]
   1bee4:	bne	1bfdc <__printf_chk@plt+0xa91c>
   1bee8:	mov	r7, #0
   1beec:	mov	r1, sp
   1bef0:	mov	r0, r5
   1bef4:	str	r7, [sp]
   1bef8:	bl	1baf4 <__printf_chk@plt+0xa434>
   1befc:	cmp	r0, r7
   1bf00:	beq	1bfec <__printf_chk@plt+0xa92c>
   1bf04:	ldr	r4, [r5, #164]	; 0xa4
   1bf08:	ldr	r3, [r5, #200]	; 0xc8
   1bf0c:	cmp	r4, r7
   1bf10:	beq	1bfa4 <__printf_chk@plt+0xa8e4>
   1bf14:	cmp	r3, #0
   1bf18:	ldr	r2, [r5, #172]	; 0xac
   1bf1c:	bne	1c004 <__printf_chk@plt+0xa944>
   1bf20:	ldr	r1, [sp]
   1bf24:	str	r2, [r5, #224]	; 0xe0
   1bf28:	mov	r2, #1
   1bf2c:	str	r3, [r5, #228]	; 0xe4
   1bf30:	str	r3, [r5, #232]	; 0xe8
   1bf34:	str	r1, [r5, #220]	; 0xdc
   1bf38:	str	r2, [r5, #216]	; 0xd8
   1bf3c:	ldr	r3, [r4]
   1bf40:	mov	r0, r4
   1bf44:	ldr	r3, [r3, #48]	; 0x30
   1bf48:	blx	r3
   1bf4c:	cmp	r0, #0
   1bf50:	beq	1bf70 <__printf_chk@plt+0xa8b0>
   1bf54:	ldr	r3, [r4]
   1bf58:	mov	r0, r4
   1bf5c:	ldr	r3, [r3, #112]	; 0x70
   1bf60:	blx	r3
   1bf64:	ldr	r3, [r5, #176]	; 0xb0
   1bf68:	sub	r3, r3, #1
   1bf6c:	str	r3, [r5, #176]	; 0xb0
   1bf70:	ldr	r4, [r4, #4]
   1bf74:	cmp	r4, #0
   1bf78:	bne	1bf3c <__printf_chk@plt+0xa87c>
   1bf7c:	ldr	r3, [r5, #200]	; 0xc8
   1bf80:	adds	r3, r3, #0
   1bf84:	movne	r3, #1
   1bf88:	str	r3, [r5, #236]	; 0xec
   1bf8c:	ldr	r2, [sp, #4]
   1bf90:	ldr	r3, [r6]
   1bf94:	cmp	r2, r3
   1bf98:	bne	1c048 <__printf_chk@plt+0xa988>
   1bf9c:	add	sp, sp, #12
   1bfa0:	pop	{r4, r5, r6, r7, pc}
   1bfa4:	ldr	r2, [pc, #164]	; 1c050 <__printf_chk@plt+0xa990>
   1bfa8:	cmp	r3, r7
   1bfac:	ldr	r2, [r2]
   1bfb0:	beq	1c02c <__printf_chk@plt+0xa96c>
   1bfb4:	ldr	r1, [r5, #188]	; 0xbc
   1bfb8:	ldr	r0, [sp]
   1bfbc:	add	r2, r1, r2
   1bfc0:	mov	r1, #1
   1bfc4:	str	r4, [r5, #228]	; 0xe4
   1bfc8:	str	r4, [r5, #232]	; 0xe8
   1bfcc:	str	r2, [r5, #224]	; 0xe0
   1bfd0:	str	r0, [r5, #220]	; 0xdc
   1bfd4:	str	r1, [r5, #216]	; 0xd8
   1bfd8:	b	1bf80 <__printf_chk@plt+0xa8c0>
   1bfdc:	ldr	r1, [pc, #112]	; 1c054 <__printf_chk@plt+0xa994>
   1bfe0:	ldr	r0, [pc, #112]	; 1c058 <__printf_chk@plt+0xa998>
   1bfe4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1bfe8:	b	1bee8 <__printf_chk@plt+0xa828>
   1bfec:	ldr	r3, [pc, #104]	; 1c05c <__printf_chk@plt+0xa99c>
   1bff0:	ldr	r0, [pc, #104]	; 1c060 <__printf_chk@plt+0xa9a0>
   1bff4:	mov	r2, r3
   1bff8:	mov	r1, r3
   1bffc:	bl	29fe4 <__printf_chk@plt+0x18924>
   1c000:	b	1bf8c <__printf_chk@plt+0xa8cc>
   1c004:	ldr	r3, [r5, #188]	; 0xbc
   1c008:	ldr	r1, [sp]
   1c00c:	add	r2, r3, r2
   1c010:	mov	r3, #1
   1c014:	str	r7, [r5, #228]	; 0xe4
   1c018:	str	r7, [r5, #232]	; 0xe8
   1c01c:	str	r2, [r5, #224]	; 0xe0
   1c020:	str	r1, [r5, #220]	; 0xdc
   1c024:	str	r3, [r5, #216]	; 0xd8
   1c028:	b	1bf3c <__printf_chk@plt+0xa87c>
   1c02c:	ldr	r0, [sp]
   1c030:	mov	r1, #1
   1c034:	strd	r2, [r5, #224]	; 0xe0
   1c038:	str	r3, [r5, #232]	; 0xe8
   1c03c:	str	r0, [r5, #220]	; 0xdc
   1c040:	str	r1, [r5, #216]	; 0xd8
   1c044:	b	1bf80 <__printf_chk@plt+0xa8c0>
   1c048:	bl	1148c <__stack_chk_fail@plt>
   1c04c:	andeq	ip, r7, r0, lsl sp
   1c050:	andeq	r5, r8, ip, lsr #19
   1c054:	andeq	r6, r5, ip, asr #4
   1c058:	andeq	r0, r0, r8, ror fp
   1c05c:	andeq	r6, r8, r0, lsr #15
   1c060:	andeq	r6, r5, r4, asr r6
   1c064:	ldr	r3, [r0, #200]	; 0xc8
   1c068:	push	{r4, r5, r6, r7, r8, lr}
   1c06c:	cmp	r3, #0
   1c070:	mov	r4, r0
   1c074:	bne	1c0c0 <__printf_chk@plt+0xaa00>
   1c078:	ldr	r3, [r0, #164]	; 0xa4
   1c07c:	cmp	r3, #0
   1c080:	beq	1c0fc <__printf_chk@plt+0xaa3c>
   1c084:	ldr	r3, [pc, #136]	; 1c114 <__printf_chk@plt+0xaa54>
   1c088:	mov	r0, #40	; 0x28
   1c08c:	ldr	r6, [r4, #320]	; 0x140
   1c090:	ldr	r7, [r3]
   1c094:	bl	5130c <_Znwj@@Base>
   1c098:	mov	r1, r7
   1c09c:	mov	r2, r6
   1c0a0:	ldr	r3, [r4, #164]	; 0xa4
   1c0a4:	mov	r5, r0
   1c0a8:	bl	4418c <__printf_chk@plt+0x32acc>
   1c0ac:	ldr	r3, [r4, #228]	; 0xe4
   1c0b0:	str	r5, [r4, #164]	; 0xa4
   1c0b4:	add	r3, r3, #1
   1c0b8:	str	r3, [r4, #228]	; 0xe4
   1c0bc:	pop	{r4, r5, r6, r7, r8, pc}
   1c0c0:	ldr	r3, [pc, #76]	; 1c114 <__printf_chk@plt+0xaa54>
   1c0c4:	ldr	r6, [r0, #320]	; 0x140
   1c0c8:	mov	r0, #40	; 0x28
   1c0cc:	ldr	r7, [r3]
   1c0d0:	bl	5130c <_Znwj@@Base>
   1c0d4:	mov	r1, r7
   1c0d8:	mov	r2, r6
   1c0dc:	ldr	r3, [r4, #184]	; 0xb8
   1c0e0:	mov	r5, r0
   1c0e4:	bl	4418c <__printf_chk@plt+0x32acc>
   1c0e8:	ldr	r3, [r4, #232]	; 0xe8
   1c0ec:	str	r5, [r4, #184]	; 0xb8
   1c0f0:	add	r3, r3, #1
   1c0f4:	str	r3, [r4, #232]	; 0xe8
   1c0f8:	pop	{r4, r5, r6, r7, r8, pc}
   1c0fc:	bl	19a48 <__printf_chk@plt+0x8388>
   1c100:	b	1c084 <__printf_chk@plt+0xa9c4>
   1c104:	mov	r0, r5
   1c108:	bl	5135c <_ZdlPv@@Base>
   1c10c:	bl	11498 <__cxa_end_cleanup@plt>
   1c110:	b	1c104 <__printf_chk@plt+0xaa44>
   1c114:	andeq	r5, r8, ip, lsr #19
   1c118:	push	{r4, r5, r6, r7, lr}
   1c11c:	sub	sp, sp, #12
   1c120:	ldr	r6, [pc, #484]	; 1c30c <__printf_chk@plt+0xac4c>
   1c124:	ldr	ip, [r0, #200]	; 0xc8
   1c128:	ldr	r1, [r0, #228]	; 0xe4
   1c12c:	ldr	r3, [r6]
   1c130:	orrs	r2, ip, r1
   1c134:	mov	r4, r0
   1c138:	str	r3, [sp, #4]
   1c13c:	beq	1c2cc <__printf_chk@plt+0xac0c>
   1c140:	ldr	r3, [r4, #164]	; 0xa4
   1c144:	ldr	r2, [r4, #224]	; 0xe0
   1c148:	cmp	r3, #0
   1c14c:	ldr	r5, [r4, #220]	; 0xdc
   1c150:	ldreq	r3, [pc, #440]	; 1c310 <__printf_chk@plt+0xac50>
   1c154:	ldrne	r3, [r4, #172]	; 0xac
   1c158:	ldreq	r3, [r3]
   1c15c:	cmp	ip, #0
   1c160:	subeq	r3, r3, r2
   1c164:	subeq	r5, r5, r3
   1c168:	beq	1c188 <__printf_chk@plt+0xaac8>
   1c16c:	ldr	ip, [r4, #188]	; 0xbc
   1c170:	ldr	r0, [r4, #232]	; 0xe8
   1c174:	add	r3, r3, ip
   1c178:	sub	r3, r3, r2
   1c17c:	cmp	r0, #0
   1c180:	sub	r5, r5, r3
   1c184:	bne	1c284 <__printf_chk@plt+0xabc4>
   1c188:	cmp	r1, #0
   1c18c:	bne	1c1b0 <__printf_chk@plt+0xaaf0>
   1c190:	ldr	r1, [sp, #4]
   1c194:	ldr	r2, [r6]
   1c198:	mov	r3, #0
   1c19c:	cmp	r1, r2
   1c1a0:	str	r3, [r4, #216]	; 0xd8
   1c1a4:	bne	1c308 <__printf_chk@plt+0xac48>
   1c1a8:	add	sp, sp, #12
   1c1ac:	pop	{r4, r5, r6, r7, pc}
   1c1b0:	mov	r3, #1
   1c1b4:	mov	r2, r5
   1c1b8:	ldr	r0, [r4, #164]	; 0xa4
   1c1bc:	bl	183a8 <__printf_chk@plt+0x6ce8>
   1c1c0:	ldr	r2, [r4, #172]	; 0xac
   1c1c4:	ldr	r3, [r4, #200]	; 0xc8
   1c1c8:	add	r2, r5, r2
   1c1cc:	cmp	r3, #0
   1c1d0:	str	r2, [r4, #172]	; 0xac
   1c1d4:	beq	1c190 <__printf_chk@plt+0xaad0>
   1c1d8:	ldr	r7, [pc, #304]	; 1c310 <__printf_chk@plt+0xac50>
   1c1dc:	ldr	r3, [r4, #192]	; 0xc0
   1c1e0:	ldr	r1, [r7]
   1c1e4:	sub	r3, r3, r5
   1c1e8:	cmp	r1, r3
   1c1ec:	str	r3, [r4, #192]	; 0xc0
   1c1f0:	blt	1c190 <__printf_chk@plt+0xaad0>
   1c1f4:	ldr	r3, [r4, #164]	; 0xa4
   1c1f8:	ldr	r1, [r4, #180]	; 0xb4
   1c1fc:	cmp	r3, #0
   1c200:	subne	r1, r2, r1
   1c204:	rsbeq	r1, r1, #0
   1c208:	add	r0, r4, #344	; 0x158
   1c20c:	mov	r5, #0
   1c210:	mov	r3, sp
   1c214:	add	r2, r4, #192	; 0xc0
   1c218:	str	r5, [sp]
   1c21c:	bl	1a434 <__printf_chk@plt+0x8d74>
   1c220:	cmp	r0, #1
   1c224:	str	r0, [r4, #200]	; 0xc8
   1c228:	bhi	1c190 <__printf_chk@plt+0xaad0>
   1c22c:	ldr	r3, [r4, #172]	; 0xac
   1c230:	ldr	r2, [r4, #188]	; 0xbc
   1c234:	add	r3, r3, r2
   1c238:	str	r3, [r4, #172]	; 0xac
   1c23c:	beq	1c2dc <__printf_chk@plt+0xac1c>
   1c240:	ldr	r1, [r4, #184]	; 0xb8
   1c244:	cmp	r1, #0
   1c248:	movne	r2, r1
   1c24c:	bne	1c258 <__printf_chk@plt+0xab98>
   1c250:	b	1c274 <__printf_chk@plt+0xabb4>
   1c254:	mov	r2, r3
   1c258:	ldr	r3, [r2, #4]
   1c25c:	cmp	r3, #0
   1c260:	bne	1c254 <__printf_chk@plt+0xab94>
   1c264:	ldr	r0, [r4, #164]	; 0xa4
   1c268:	str	r0, [r2, #4]
   1c26c:	str	r1, [r4, #164]	; 0xa4
   1c270:	str	r3, [r4, #184]	; 0xb8
   1c274:	ldr	r3, [r7]
   1c278:	str	r3, [r4, #188]	; 0xbc
   1c27c:	str	r3, [r4, #192]	; 0xc0
   1c280:	b	1c190 <__printf_chk@plt+0xaad0>
   1c284:	add	r2, r0, r1
   1c288:	mov	r1, r0
   1c28c:	mov	r0, r5
   1c290:	bl	48c40 <__printf_chk@plt+0x37580>
   1c294:	mov	r3, #1
   1c298:	ldr	r1, [r4, #232]	; 0xe8
   1c29c:	mov	r7, r0
   1c2a0:	mov	r2, r0
   1c2a4:	ldr	r0, [r4, #184]	; 0xb8
   1c2a8:	bl	183a8 <__printf_chk@plt+0x6ce8>
   1c2ac:	ldr	r0, [r4, #188]	; 0xbc
   1c2b0:	mov	r3, #0
   1c2b4:	add	r0, r0, r7
   1c2b8:	ldr	r1, [r4, #228]	; 0xe4
   1c2bc:	sub	r5, r5, r7
   1c2c0:	str	r0, [r4, #188]	; 0xbc
   1c2c4:	str	r3, [r4, #232]	; 0xe8
   1c2c8:	b	1c188 <__printf_chk@plt+0xaac8>
   1c2cc:	bl	1c064 <__printf_chk@plt+0xa9a4>
   1c2d0:	ldr	r1, [r4, #228]	; 0xe4
   1c2d4:	ldr	ip, [r4, #200]	; 0xc8
   1c2d8:	b	1c140 <__printf_chk@plt+0xaa80>
   1c2dc:	ldr	r2, [r4, #164]	; 0xa4
   1c2e0:	ldr	r1, [r4, #192]	; 0xc0
   1c2e4:	mov	r0, r4
   1c2e8:	bl	1bc14 <__printf_chk@plt+0xa554>
   1c2ec:	ldr	r3, [r4, #172]	; 0xac
   1c2f0:	ldr	r2, [r4, #192]	; 0xc0
   1c2f4:	str	r5, [r4, #200]	; 0xc8
   1c2f8:	add	r3, r3, r2
   1c2fc:	str	r3, [r4, #172]	; 0xac
   1c300:	str	r0, [r4, #164]	; 0xa4
   1c304:	b	1c240 <__printf_chk@plt+0xab80>
   1c308:	bl	1148c <__stack_chk_fail@plt>
   1c30c:	andeq	ip, r7, r0, lsl sp
   1c310:	andeq	r5, r8, ip, lsr #19
   1c314:	push	{r4, r5, r6, lr}
   1c318:	mov	r3, #0
   1c31c:	ldr	r5, [pc, #512]	; 1c524 <__printf_chk@plt+0xae64>
   1c320:	ldr	r2, [r0, #76]	; 0x4c
   1c324:	sub	sp, sp, #32
   1c328:	cmp	r2, r3
   1c32c:	ldr	r2, [r5]
   1c330:	str	r3, [sp, #24]
   1c334:	str	r2, [sp, #28]
   1c338:	bne	1c3ec <__printf_chk@plt+0xad2c>
   1c33c:	ldr	r3, [pc, #484]	; 1c528 <__printf_chk@plt+0xae68>
   1c340:	mov	r4, r0
   1c344:	ldr	r2, [r0, #216]	; 0xd8
   1c348:	ldr	ip, [r3, #8]
   1c34c:	cmp	ip, r1
   1c350:	beq	1c440 <__printf_chk@plt+0xad80>
   1c354:	cmp	r2, #0
   1c358:	beq	1c368 <__printf_chk@plt+0xaca8>
   1c35c:	ldr	r3, [r3, #12]
   1c360:	cmp	r3, r1
   1c364:	beq	1c4a8 <__printf_chk@plt+0xade8>
   1c368:	ldr	r3, [r4, #200]	; 0xc8
   1c36c:	cmp	r3, #0
   1c370:	bne	1c404 <__printf_chk@plt+0xad44>
   1c374:	ldr	r0, [r4, #164]	; 0xa4
   1c378:	cmp	r0, #0
   1c37c:	beq	1c4d0 <__printf_chk@plt+0xae10>
   1c380:	ldr	r3, [r4, #360]	; 0x168
   1c384:	cmp	r3, r1
   1c388:	beq	1c45c <__printf_chk@plt+0xad9c>
   1c38c:	add	r2, sp, #24
   1c390:	add	r3, r4, #176	; 0xb0
   1c394:	str	r2, [sp, #4]
   1c398:	str	r3, [sp]
   1c39c:	mov	r2, r4
   1c3a0:	add	r3, r4, #172	; 0xac
   1c3a4:	bl	47208 <__printf_chk@plt+0x35b48>
   1c3a8:	str	r0, [r4, #164]	; 0xa4
   1c3ac:	ldr	r3, [pc, #376]	; 1c52c <__printf_chk@plt+0xae6c>
   1c3b0:	ldr	r3, [r3]
   1c3b4:	cmp	r3, #0
   1c3b8:	bne	1c3ec <__printf_chk@plt+0xad2c>
   1c3bc:	ldr	r6, [sp, #24]
   1c3c0:	cmp	r6, #0
   1c3c4:	beq	1c3ec <__printf_chk@plt+0xad2c>
   1c3c8:	ldr	r1, [r6, #12]
   1c3cc:	cmp	r1, #0
   1c3d0:	beq	1c484 <__printf_chk@plt+0xadc4>
   1c3d4:	ldr	r6, [r4, #164]	; 0xa4
   1c3d8:	cmp	r6, #0
   1c3dc:	beq	1c3ec <__printf_chk@plt+0xad2c>
   1c3e0:	ldr	r1, [r6, #12]
   1c3e4:	cmp	r1, #0
   1c3e8:	beq	1c4b4 <__printf_chk@plt+0xadf4>
   1c3ec:	ldr	r2, [sp, #28]
   1c3f0:	ldr	r3, [r5]
   1c3f4:	cmp	r2, r3
   1c3f8:	bne	1c520 <__printf_chk@plt+0xae60>
   1c3fc:	add	sp, sp, #32
   1c400:	pop	{r4, r5, r6, pc}
   1c404:	ldr	r0, [r4, #184]	; 0xb8
   1c408:	cmp	r0, #0
   1c40c:	beq	1c4e8 <__printf_chk@plt+0xae28>
   1c410:	ldr	r3, [r4, #360]	; 0x168
   1c414:	cmp	r3, r1
   1c418:	beq	1c470 <__printf_chk@plt+0xadb0>
   1c41c:	add	r2, sp, #24
   1c420:	add	r3, sp, #20
   1c424:	str	r2, [sp, #4]
   1c428:	str	r3, [sp]
   1c42c:	mov	r2, r4
   1c430:	add	r3, r4, #188	; 0xbc
   1c434:	bl	47208 <__printf_chk@plt+0x35b48>
   1c438:	str	r0, [r4, #184]	; 0xb8
   1c43c:	b	1c3ac <__printf_chk@plt+0xacec>
   1c440:	ldr	ip, [r0]
   1c444:	cmp	ip, #0
   1c448:	bne	1c354 <__printf_chk@plt+0xac94>
   1c44c:	cmp	r2, #0
   1c450:	beq	1c4a0 <__printf_chk@plt+0xade0>
   1c454:	bl	1c118 <__printf_chk@plt+0xaa58>
   1c458:	b	1c3ac <__printf_chk@plt+0xacec>
   1c45c:	ldr	r3, [r0]
   1c460:	ldr	r3, [r3, #84]	; 0x54
   1c464:	blx	r3
   1c468:	str	r0, [r4, #164]	; 0xa4
   1c46c:	b	1c3ac <__printf_chk@plt+0xacec>
   1c470:	ldr	r3, [r0]
   1c474:	ldr	r3, [r3, #84]	; 0x54
   1c478:	blx	r3
   1c47c:	str	r0, [r4, #184]	; 0xb8
   1c480:	b	1c3ac <__printf_chk@plt+0xacec>
   1c484:	mov	r0, r4
   1c488:	bl	19f50 <__printf_chk@plt+0x8890>
   1c48c:	ldr	r4, [sp, #24]
   1c490:	str	r0, [r6, #12]
   1c494:	bl	2285c <__printf_chk@plt+0x1119c>
   1c498:	str	r0, [r4, #16]
   1c49c:	b	1c3ec <__printf_chk@plt+0xad2c>
   1c4a0:	bl	1bec4 <__printf_chk@plt+0xa804>
   1c4a4:	b	1c3ac <__printf_chk@plt+0xacec>
   1c4a8:	mov	r0, r4
   1c4ac:	bl	1c064 <__printf_chk@plt+0xa9a4>
   1c4b0:	b	1c3ac <__printf_chk@plt+0xacec>
   1c4b4:	mov	r0, r4
   1c4b8:	bl	19f50 <__printf_chk@plt+0x8890>
   1c4bc:	ldr	r4, [r4, #164]	; 0xa4
   1c4c0:	str	r0, [r6, #12]
   1c4c4:	bl	2285c <__printf_chk@plt+0x1119c>
   1c4c8:	str	r0, [r4, #16]
   1c4cc:	b	1c3ec <__printf_chk@plt+0xad2c>
   1c4d0:	mov	r0, r4
   1c4d4:	str	r1, [sp, #12]
   1c4d8:	bl	19a48 <__printf_chk@plt+0x8388>
   1c4dc:	ldr	r0, [r4, #164]	; 0xa4
   1c4e0:	ldr	r1, [sp, #12]
   1c4e4:	b	1c380 <__printf_chk@plt+0xacc0>
   1c4e8:	mov	r0, #28
   1c4ec:	str	r1, [sp, #12]
   1c4f0:	bl	5130c <_Znwj@@Base>
   1c4f4:	ldr	r2, [pc, #52]	; 1c530 <__printf_chk@plt+0xae70>
   1c4f8:	mov	r3, #0
   1c4fc:	ldr	r1, [sp, #12]
   1c500:	str	r0, [r4, #184]	; 0xb8
   1c504:	strd	r2, [r0]
   1c508:	str	r3, [r0, #8]
   1c50c:	str	r3, [r0, #12]
   1c510:	str	r3, [r0, #16]
   1c514:	str	r3, [r0, #20]
   1c518:	str	r3, [r0, #24]
   1c51c:	b	1c410 <__printf_chk@plt+0xad50>
   1c520:	bl	1148c <__stack_chk_fail@plt>
   1c524:	andeq	ip, r7, r0, lsl sp
   1c528:	strdeq	r2, [r8], -r8
   1c52c:	ldrdeq	r3, [r8], -r4
   1c530:	andeq	r9, r5, r8, lsr #18
   1c534:	push	{r4, r5, lr}
   1c538:	sub	sp, sp, #12
   1c53c:	mov	r4, sp
   1c540:	mov	r5, r0
   1c544:	stm	r4, {r1, r2}
   1c548:	bl	13744 <__printf_chk@plt+0x2084>
   1c54c:	ldm	r4, {r0, r1}
   1c550:	mov	r3, r5
   1c554:	ldr	r2, [pc, #16]	; 1c56c <__printf_chk@plt+0xaeac>
   1c558:	str	r2, [r3], #8
   1c55c:	stm	r3, {r0, r1}
   1c560:	mov	r0, r5
   1c564:	add	sp, sp, #12
   1c568:	pop	{r4, r5, pc}
   1c56c:			; <UNDEFINED> instruction: 0x00055dbc
   1c570:	push	{r4, r5, lr}
   1c574:	sub	sp, sp, #12
   1c578:	mov	r4, sp
   1c57c:	mov	r5, r0
   1c580:	stm	r4, {r1, r2}
   1c584:	bl	13744 <__printf_chk@plt+0x2084>
   1c588:	ldm	r4, {r0, r1}
   1c58c:	mov	r3, r5
   1c590:	ldr	r2, [pc, #16]	; 1c5a8 <__printf_chk@plt+0xaee8>
   1c594:	str	r2, [r3], #8
   1c598:	stm	r3, {r0, r1}
   1c59c:	mov	r0, r5
   1c5a0:	add	sp, sp, #12
   1c5a4:	pop	{r4, r5, pc}
   1c5a8:	andeq	r5, r5, ip, ror #27
   1c5ac:	push	{r4, r5, lr}
   1c5b0:	sub	sp, sp, #12
   1c5b4:	mov	r4, sp
   1c5b8:	mov	r5, r0
   1c5bc:	stm	r4, {r1, r2}
   1c5c0:	bl	13744 <__printf_chk@plt+0x2084>
   1c5c4:	ldm	r4, {r0, r1}
   1c5c8:	mov	r3, r5
   1c5cc:	ldr	r2, [pc, #16]	; 1c5e4 <__printf_chk@plt+0xaf24>
   1c5d0:	str	r2, [r3], #8
   1c5d4:	stm	r3, {r0, r1}
   1c5d8:	mov	r0, r5
   1c5dc:	add	sp, sp, #12
   1c5e0:	pop	{r4, r5, pc}
   1c5e4:	andeq	r5, r5, ip, lsl lr
   1c5e8:	push	{r4, r5, lr}
   1c5ec:	sub	sp, sp, #12
   1c5f0:	mov	r4, sp
   1c5f4:	mov	r5, r0
   1c5f8:	stm	r4, {r1, r2}
   1c5fc:	bl	13744 <__printf_chk@plt+0x2084>
   1c600:	ldm	r4, {r0, r1}
   1c604:	mov	r3, r5
   1c608:	ldr	r2, [pc, #16]	; 1c620 <__printf_chk@plt+0xaf60>
   1c60c:	str	r2, [r3], #8
   1c610:	stm	r3, {r0, r1}
   1c614:	mov	r0, r5
   1c618:	add	sp, sp, #12
   1c61c:	pop	{r4, r5, pc}
   1c620:	andeq	r5, r5, ip, asr #28
   1c624:	push	{r4, lr}
   1c628:	mov	r4, r0
   1c62c:	bl	4b3c0 <__printf_chk@plt+0x39d00>
   1c630:	ldr	r3, [pc, #8]	; 1c640 <__printf_chk@plt+0xaf80>
   1c634:	mov	r0, r4
   1c638:	str	r3, [r4]
   1c63c:	pop	{r4, pc}
   1c640:	andeq	r5, r5, ip, ror lr
   1c644:	push	{r4, r5, r6, r7, r8, lr}
   1c648:	subs	r5, r0, #0
   1c64c:	vpush	{d8-d12}
   1c650:	ble	1c780 <__printf_chk@plt+0xb0c0>
   1c654:	ldr	r4, [pc, #516]	; 1c860 <__printf_chk@plt+0xb1a0>
   1c658:	ldr	r6, [r4]
   1c65c:	cmp	r6, #0
   1c660:	ble	1c758 <__printf_chk@plt+0xb098>
   1c664:	cmp	r6, #1
   1c668:	beq	1c770 <__printf_chk@plt+0xb0b0>
   1c66c:	mov	r1, r6
   1c670:	mov	r0, r5
   1c674:	bl	11504 <__aeabi_idivmod@plt>
   1c678:	cmp	r1, #0
   1c67c:	beq	1c790 <__printf_chk@plt+0xb0d0>
   1c680:	ands	r1, r6, #1
   1c684:	bne	1c79c <__printf_chk@plt+0xb0dc>
   1c688:	mov	r0, r1
   1c68c:	mov	r4, r6
   1c690:	asr	r4, r4, #1
   1c694:	tst	r4, #1
   1c698:	add	r0, r0, #1
   1c69c:	beq	1c690 <__printf_chk@plt+0xafd0>
   1c6a0:	ldr	r3, [pc, #444]	; 1c864 <__printf_chk@plt+0xb1a4>
   1c6a4:	asr	r2, r4, #31
   1c6a8:	smull	ip, r3, r3, r4
   1c6ac:	rsb	r3, r2, r3, asr #1
   1c6b0:	add	r3, r3, r3, lsl #2
   1c6b4:	cmp	r4, r3
   1c6b8:	bne	1c6e8 <__printf_chk@plt+0xb028>
   1c6bc:	ldr	ip, [pc, #416]	; 1c864 <__printf_chk@plt+0xb1a4>
   1c6c0:	mov	r1, #0
   1c6c4:	smull	r3, r4, ip, r4
   1c6c8:	add	r1, r1, #1
   1c6cc:	rsb	r4, r2, r4, asr #1
   1c6d0:	smull	r2, r3, ip, r4
   1c6d4:	asr	r2, r4, #31
   1c6d8:	rsb	r3, r2, r3, asr #1
   1c6dc:	add	r3, r3, r3, lsl #2
   1c6e0:	cmp	r4, r3
   1c6e4:	beq	1c6c4 <__printf_chk@plt+0xb004>
   1c6e8:	cmp	r4, #1
   1c6ec:	beq	1c7c0 <__printf_chk@plt+0xb100>
   1c6f0:	vmov	s15, r5
   1c6f4:	vldr	d8, [pc, #340]	; 1c850 <__printf_chk@plt+0xb190>
   1c6f8:	vldr	d11, [pc, #344]	; 1c858 <__printf_chk@plt+0xb198>
   1c6fc:	mov	r4, #0
   1c700:	vcvt.f64.s32	d6, s15
   1c704:	vmov	s15, r6
   1c708:	vmov.f64	d12, d8
   1c70c:	vcvt.f64.s32	d7, s15
   1c710:	vdiv.f64	d9, d6, d7
   1c714:	vmov.f64	d10, d9
   1c718:	vmul.f64	d0, d8, d9
   1c71c:	bl	11450 <ceil@plt>
   1c720:	vcmpe.f64	d0, d11
   1c724:	vmrs	APSR_nzcv, fpscr
   1c728:	bgt	1c83c <__printf_chk@plt+0xb17c>
   1c72c:	add	r4, r4, #1
   1c730:	cmp	r4, #10
   1c734:	vmul.f64	d8, d8, d12
   1c738:	vmov.f64	d10, d0
   1c73c:	bne	1c718 <__printf_chk@plt+0xb058>
   1c740:	vcvt.s32.f64	s15, d0
   1c744:	vpop	{d8-d12}
   1c748:	mov	r1, r4
   1c74c:	pop	{r4, r5, r6, r7, r8, lr}
   1c750:	vmov	r0, s15
   1c754:	b	510e4 <__printf_chk@plt+0x3fa24>
   1c758:	ldr	r1, [pc, #264]	; 1c868 <__printf_chk@plt+0xb1a8>
   1c75c:	ldr	r0, [pc, #264]	; 1c86c <__printf_chk@plt+0xb1ac>
   1c760:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1c764:	ldr	r6, [r4]
   1c768:	cmp	r6, #1
   1c76c:	bne	1c66c <__printf_chk@plt+0xafac>
   1c770:	vpop	{d8-d12}
   1c774:	mov	r0, r5
   1c778:	pop	{r4, r5, r6, r7, r8, lr}
   1c77c:	b	51224 <__printf_chk@plt+0x3fb64>
   1c780:	ldr	r1, [pc, #224]	; 1c868 <__printf_chk@plt+0xb1a8>
   1c784:	ldr	r0, [pc, #228]	; 1c870 <__printf_chk@plt+0xb1b0>
   1c788:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1c78c:	b	1c654 <__printf_chk@plt+0xaf94>
   1c790:	vpop	{d8-d12}
   1c794:	pop	{r4, r5, r6, r7, r8, lr}
   1c798:	b	51224 <__printf_chk@plt+0x3fb64>
   1c79c:	ldr	r0, [pc, #192]	; 1c864 <__printf_chk@plt+0xb1a4>
   1c7a0:	asr	r2, r6, #31
   1c7a4:	smull	r3, r0, r0, r6
   1c7a8:	rsb	r0, r2, r0, asr #1
   1c7ac:	add	r0, r0, r0, lsl #2
   1c7b0:	subs	r0, r6, r0
   1c7b4:	bne	1c6f0 <__printf_chk@plt+0xb030>
   1c7b8:	mov	r4, r6
   1c7bc:	b	1c6bc <__printf_chk@plt+0xaffc>
   1c7c0:	cmp	r0, r1
   1c7c4:	movge	r7, r0
   1c7c8:	movlt	r7, r1
   1c7cc:	cmp	r7, #10
   1c7d0:	bgt	1c6f0 <__printf_chk@plt+0xb030>
   1c7d4:	sub	r0, r7, r0
   1c7d8:	sub	r1, r7, r1
   1c7dc:	subs	r0, r0, #1
   1c7e0:	sub	r1, r1, #1
   1c7e4:	bmi	1c844 <__printf_chk@plt+0xb184>
   1c7e8:	sub	r0, r0, #1
   1c7ec:	cmn	r0, #1
   1c7f0:	lsl	r4, r4, #1
   1c7f4:	bne	1c7e8 <__printf_chk@plt+0xb128>
   1c7f8:	cmp	r1, #0
   1c7fc:	blt	1c810 <__printf_chk@plt+0xb150>
   1c800:	sub	r1, r1, #1
   1c804:	cmn	r1, #1
   1c808:	add	r4, r4, r4, lsl #2
   1c80c:	bne	1c800 <__printf_chk@plt+0xb140>
   1c810:	mov	r1, r4
   1c814:	mvn	r0, #-2147483648	; 0x80000000
   1c818:	bl	11558 <__aeabi_idiv@plt>
   1c81c:	cmp	r0, r5
   1c820:	blt	1c6f0 <__printf_chk@plt+0xb030>
   1c824:	mul	r5, r4, r5
   1c828:	vpop	{d8-d12}
   1c82c:	mov	r1, r7
   1c830:	mov	r0, r5
   1c834:	pop	{r4, r5, r6, r7, r8, lr}
   1c838:	b	510e4 <__printf_chk@plt+0x3fa24>
   1c83c:	vmov.f64	d0, d10
   1c840:	b	1c740 <__printf_chk@plt+0xb080>
   1c844:	cmp	r1, #0
   1c848:	bge	1c800 <__printf_chk@plt+0xb140>
   1c84c:	b	1c828 <__printf_chk@plt+0xb168>
   1c850:	andeq	r0, r0, r0
   1c854:	eormi	r0, r4, r0
   1c858:			; <UNDEFINED> instruction: 0xffc00000
   1c85c:	ldrshmi	pc, [pc, #255]	; 1c963 <__printf_chk@plt+0xb2a3>	; <UNPREDICTABLE>
   1c860:	muleq	r8, ip, r9
   1c864:	strbtvs	r6, [r6], -r7, ror #12
   1c868:	andeq	r6, r5, ip, asr #4
   1c86c:	andeq	r0, r0, r5, ror #24
   1c870:	andeq	r0, r0, r4, ror #24
   1c874:	ldr	r3, [pc, #8]	; 1c884 <__printf_chk@plt+0xb1c4>
   1c878:	ldr	r3, [r3]
   1c87c:	ldr	r0, [r3, #24]
   1c880:	b	1c644 <__printf_chk@plt+0xaf84>
   1c884:	strdeq	r2, [r8], -r8
   1c888:	ldr	r3, [pc, #8]	; 1c898 <__printf_chk@plt+0xb1d8>
   1c88c:	ldr	r3, [r3]
   1c890:	ldr	r0, [r3, #28]
   1c894:	b	1c644 <__printf_chk@plt+0xaf84>
   1c898:	strdeq	r2, [r8], -r8
   1c89c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c8a0:	sub	sp, sp, #44	; 0x2c
   1c8a4:	ldr	r5, [pc, #2680]	; 1d324 <__printf_chk@plt+0xbc64>
   1c8a8:	ldr	r8, [pc, #2680]	; 1d328 <__printf_chk@plt+0xbc68>
   1c8ac:	ldr	r1, [r0, #4]
   1c8b0:	ldr	r2, [r5]
   1c8b4:	ldr	r3, [r8]
   1c8b8:	mov	r4, r0
   1c8bc:	mul	r1, r1, r2
   1c8c0:	add	r0, sp, #16
   1c8c4:	str	r3, [sp, #36]	; 0x24
   1c8c8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c8cc:	ldr	r3, [pc, #2648]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c8d0:	add	r1, sp, #16
   1c8d4:	mov	r2, r3
   1c8d8:	ldr	r0, [pc, #2640]	; 1d330 <__printf_chk@plt+0xbc70>
   1c8dc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c8e0:	ldr	r3, [r5]
   1c8e4:	ldr	r1, [r4, #8]
   1c8e8:	add	r0, sp, #16
   1c8ec:	ldr	r6, [pc, #2624]	; 1d334 <__printf_chk@plt+0xbc74>
   1c8f0:	mul	r1, r1, r3
   1c8f4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c8f8:	ldr	r3, [pc, #2604]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c8fc:	add	r1, sp, #16
   1c900:	mov	r2, r3
   1c904:	ldr	r0, [pc, #2604]	; 1d338 <__printf_chk@plt+0xbc78>
   1c908:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c90c:	ldr	r3, [r5]
   1c910:	ldr	r1, [r4, #12]
   1c914:	add	r0, sp, #16
   1c918:	mul	r1, r1, r3
   1c91c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c920:	ldr	r3, [pc, #2564]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c924:	add	r1, sp, #16
   1c928:	mov	r2, r3
   1c92c:	ldr	r0, [pc, #2568]	; 1d33c <__printf_chk@plt+0xbc7c>
   1c930:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c934:	ldr	r3, [r5]
   1c938:	ldr	r1, [r4, #16]
   1c93c:	add	r0, sp, #16
   1c940:	mul	r1, r1, r3
   1c944:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c948:	ldr	r3, [pc, #2524]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c94c:	add	r1, sp, #16
   1c950:	mov	r2, r3
   1c954:	ldr	r0, [pc, #2532]	; 1d340 <__printf_chk@plt+0xbc80>
   1c958:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c95c:	ldr	r1, [r6]
   1c960:	ldr	r0, [r4, #20]
   1c964:	bl	11558 <__aeabi_idiv@plt>
   1c968:	mov	r1, r0
   1c96c:	mov	r0, sp
   1c970:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c974:	ldr	r1, [r4, #20]
   1c978:	add	r0, sp, #16
   1c97c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c980:	add	r2, sp, #16
   1c984:	ldr	r3, [pc, #2464]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c988:	mov	r1, sp
   1c98c:	ldr	r0, [pc, #2480]	; 1d344 <__printf_chk@plt+0xbc84>
   1c990:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c994:	ldr	r1, [r6]
   1c998:	ldr	r0, [r4, #24]
   1c99c:	bl	11558 <__aeabi_idiv@plt>
   1c9a0:	mov	r1, r0
   1c9a4:	mov	r0, sp
   1c9a8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c9ac:	ldr	r1, [r4, #24]
   1c9b0:	add	r0, sp, #16
   1c9b4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c9b8:	add	r2, sp, #16
   1c9bc:	ldr	r3, [pc, #2408]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c9c0:	mov	r1, sp
   1c9c4:	ldr	r0, [pc, #2428]	; 1d348 <__printf_chk@plt+0xbc88>
   1c9c8:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c9cc:	ldr	r1, [r4, #32]
   1c9d0:	add	r0, sp, #16
   1c9d4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c9d8:	ldr	r3, [pc, #2380]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c9dc:	add	r1, sp, #16
   1c9e0:	mov	r2, r3
   1c9e4:	ldr	r0, [pc, #2400]	; 1d34c <__printf_chk@plt+0xbc8c>
   1c9e8:	bl	4c854 <__printf_chk@plt+0x3b194>
   1c9ec:	ldr	r1, [r4, #28]
   1c9f0:	add	r0, sp, #16
   1c9f4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1c9f8:	ldr	r3, [pc, #2348]	; 1d32c <__printf_chk@plt+0xbc6c>
   1c9fc:	add	r1, sp, #16
   1ca00:	mov	r2, r3
   1ca04:	ldr	r0, [pc, #2372]	; 1d350 <__printf_chk@plt+0xbc90>
   1ca08:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ca0c:	ldr	r1, [r4, #44]	; 0x2c
   1ca10:	add	r0, sp, #16
   1ca14:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ca18:	ldr	r3, [pc, #2316]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ca1c:	add	r1, sp, #16
   1ca20:	mov	r2, r3
   1ca24:	ldr	r0, [pc, #2344]	; 1d354 <__printf_chk@plt+0xbc94>
   1ca28:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ca2c:	ldr	r1, [r4, #48]	; 0x30
   1ca30:	add	r0, sp, #16
   1ca34:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ca38:	ldr	r3, [pc, #2284]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ca3c:	add	r1, sp, #16
   1ca40:	mov	r2, r3
   1ca44:	ldr	r0, [pc, #2316]	; 1d358 <__printf_chk@plt+0xbc98>
   1ca48:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ca4c:	ldr	r3, [r4, #52]	; 0x34
   1ca50:	add	r0, sp, #16
   1ca54:	ldr	r1, [r3, #8]
   1ca58:	bl	4c730 <__printf_chk@plt+0x3b070>
   1ca5c:	ldr	r3, [pc, #2248]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ca60:	add	r1, sp, #16
   1ca64:	mov	r2, r3
   1ca68:	ldr	r0, [pc, #2284]	; 1d35c <__printf_chk@plt+0xbc9c>
   1ca6c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ca70:	ldr	r3, [r4, #56]	; 0x38
   1ca74:	add	r0, sp, #16
   1ca78:	ldr	r1, [r3, #8]
   1ca7c:	bl	4c730 <__printf_chk@plt+0x3b070>
   1ca80:	ldr	r3, [pc, #2212]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ca84:	add	r1, sp, #16
   1ca88:	mov	r2, r3
   1ca8c:	ldr	r0, [pc, #2252]	; 1d360 <__printf_chk@plt+0xbca0>
   1ca90:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ca94:	ldr	r1, [r4, #60]	; 0x3c
   1ca98:	add	r0, sp, #16
   1ca9c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1caa0:	ldr	r3, [pc, #2180]	; 1d32c <__printf_chk@plt+0xbc6c>
   1caa4:	add	r1, sp, #16
   1caa8:	mov	r2, r3
   1caac:	ldr	r0, [pc, #2224]	; 1d364 <__printf_chk@plt+0xbca4>
   1cab0:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cab4:	ldr	r1, [r4, #64]	; 0x40
   1cab8:	add	r0, sp, #16
   1cabc:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cac0:	ldr	r3, [pc, #2148]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cac4:	add	r1, sp, #16
   1cac8:	mov	r2, r3
   1cacc:	ldr	r0, [pc, #2196]	; 1d368 <__printf_chk@plt+0xbca8>
   1cad0:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cad4:	ldr	r1, [r4, #80]	; 0x50
   1cad8:	ldr	r2, [pc, #2188]	; 1d36c <__printf_chk@plt+0xbcac>
   1cadc:	ldr	r3, [pc, #2188]	; 1d370 <__printf_chk@plt+0xbcb0>
   1cae0:	cmp	r1, #0
   1cae4:	movne	r1, r2
   1cae8:	moveq	r1, r3
   1caec:	add	r0, sp, #16
   1caf0:	bl	4c730 <__printf_chk@plt+0x3b070>
   1caf4:	ldr	r3, [pc, #2096]	; 1d32c <__printf_chk@plt+0xbc6c>
   1caf8:	add	r1, sp, #16
   1cafc:	mov	r2, r3
   1cb00:	ldr	r0, [pc, #2156]	; 1d374 <__printf_chk@plt+0xbcb4>
   1cb04:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cb08:	ldr	r1, [r4, #72]	; 0x48
   1cb0c:	ldr	r2, [pc, #2148]	; 1d378 <__printf_chk@plt+0xbcb8>
   1cb10:	ldr	r3, [pc, #2148]	; 1d37c <__printf_chk@plt+0xbcbc>
   1cb14:	cmp	r1, #0
   1cb18:	movne	r1, r2
   1cb1c:	moveq	r1, r3
   1cb20:	add	r0, sp, #16
   1cb24:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cb28:	ldr	r3, [pc, #2044]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cb2c:	add	r1, sp, #16
   1cb30:	mov	r2, r3
   1cb34:	ldr	r0, [pc, #2116]	; 1d380 <__printf_chk@plt+0xbcc0>
   1cb38:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cb3c:	ldr	r3, [r4, #68]	; 0x44
   1cb40:	cmp	r3, #0
   1cb44:	beq	1cb64 <__printf_chk@plt+0xb4a4>
   1cb48:	cmp	r3, #1
   1cb4c:	beq	1d304 <__printf_chk@plt+0xbc44>
   1cb50:	ldr	r2, [pc, #2092]	; 1d384 <__printf_chk@plt+0xbcc4>
   1cb54:	cmp	r3, #3
   1cb58:	ldr	r1, [pc, #2088]	; 1d388 <__printf_chk@plt+0xbcc8>
   1cb5c:	movne	r1, r2
   1cb60:	b	1cb68 <__printf_chk@plt+0xb4a8>
   1cb64:	ldr	r1, [pc, #2080]	; 1d38c <__printf_chk@plt+0xbccc>
   1cb68:	add	r0, sp, #16
   1cb6c:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cb70:	ldr	r3, [pc, #1972]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cb74:	add	r1, sp, #16
   1cb78:	mov	r2, r3
   1cb7c:	ldr	r0, [pc, #2060]	; 1d390 <__printf_chk@plt+0xbcd0>
   1cb80:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cb84:	ldr	r1, [r4, #84]	; 0x54
   1cb88:	cmp	r1, #0
   1cb8c:	bne	1d1d0 <__printf_chk@plt+0xbb10>
   1cb90:	ldr	r1, [r4, #88]	; 0x58
   1cb94:	cmp	r1, #0
   1cb98:	bne	1d1f8 <__printf_chk@plt+0xbb38>
   1cb9c:	ldr	r6, [pc, #2032]	; 1d394 <__printf_chk@plt+0xbcd4>
   1cba0:	ldr	r1, [r4, #92]	; 0x5c
   1cba4:	add	r0, sp, #16
   1cba8:	ldr	r3, [r6]
   1cbac:	ldr	r9, [pc, #1976]	; 1d36c <__printf_chk@plt+0xbcac>
   1cbb0:	ldr	r7, [pc, #1976]	; 1d370 <__printf_chk@plt+0xbcb0>
   1cbb4:	mul	r1, r1, r3
   1cbb8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cbbc:	ldr	r3, [pc, #1896]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cbc0:	add	r1, sp, #16
   1cbc4:	mov	r2, r3
   1cbc8:	ldr	r0, [pc, #1992]	; 1d398 <__printf_chk@plt+0xbcd8>
   1cbcc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cbd0:	ldr	r3, [r6]
   1cbd4:	ldr	r1, [r4, #96]	; 0x60
   1cbd8:	add	r0, sp, #16
   1cbdc:	mul	r1, r1, r3
   1cbe0:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cbe4:	ldr	r3, [pc, #1856]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cbe8:	add	r1, sp, #16
   1cbec:	mov	r2, r3
   1cbf0:	ldr	r0, [pc, #1956]	; 1d39c <__printf_chk@plt+0xbcdc>
   1cbf4:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cbf8:	ldr	r3, [r4, #100]	; 0x64
   1cbfc:	ldr	r1, [r6]
   1cc00:	add	r0, sp, #16
   1cc04:	mul	r1, r1, r3
   1cc08:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cc0c:	ldr	r3, [pc, #1816]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cc10:	add	r1, sp, #16
   1cc14:	mov	r2, r3
   1cc18:	ldr	r0, [pc, #1920]	; 1d3a0 <__printf_chk@plt+0xbce0>
   1cc1c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cc20:	ldr	r3, [r4, #104]	; 0x68
   1cc24:	ldr	r1, [r6]
   1cc28:	add	r0, sp, #16
   1cc2c:	mul	r1, r1, r3
   1cc30:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cc34:	ldr	r3, [pc, #1776]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cc38:	add	r1, sp, #16
   1cc3c:	mov	r2, r3
   1cc40:	ldr	r0, [pc, #1884]	; 1d3a4 <__printf_chk@plt+0xbce4>
   1cc44:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cc48:	ldr	r1, [r4, #108]	; 0x6c
   1cc4c:	add	r0, sp, #16
   1cc50:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cc54:	ldr	r3, [pc, #1744]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cc58:	add	r1, sp, #16
   1cc5c:	mov	r2, r3
   1cc60:	ldr	r0, [pc, #1856]	; 1d3a8 <__printf_chk@plt+0xbce8>
   1cc64:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cc68:	ldr	r1, [r4, #112]	; 0x70
   1cc6c:	add	r0, sp, #16
   1cc70:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cc74:	ldr	r3, [pc, #1712]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cc78:	add	r1, sp, #16
   1cc7c:	mov	r2, r3
   1cc80:	ldr	r0, [pc, #1828]	; 1d3ac <__printf_chk@plt+0xbcec>
   1cc84:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cc88:	ldr	r3, [r4, #116]	; 0x74
   1cc8c:	ldr	r1, [r5]
   1cc90:	add	r0, sp, #16
   1cc94:	mul	r1, r1, r3
   1cc98:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cc9c:	ldr	r3, [pc, #1672]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cca0:	add	r1, sp, #16
   1cca4:	mov	r2, r3
   1cca8:	ldr	r0, [pc, #1792]	; 1d3b0 <__printf_chk@plt+0xbcf0>
   1ccac:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ccb0:	ldr	r3, [r4, #120]	; 0x78
   1ccb4:	ldr	r1, [r5]
   1ccb8:	add	r0, sp, #16
   1ccbc:	mul	r1, r1, r3
   1ccc0:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ccc4:	ldr	r3, [pc, #1632]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ccc8:	add	r1, sp, #16
   1cccc:	mov	r2, r3
   1ccd0:	ldr	r0, [pc, #1756]	; 1d3b4 <__printf_chk@plt+0xbcf4>
   1ccd4:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ccd8:	ldr	r3, [r4, #124]	; 0x7c
   1ccdc:	ldr	r1, [r5]
   1cce0:	add	r0, sp, #16
   1cce4:	mul	r1, r1, r3
   1cce8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ccec:	ldr	r3, [pc, #1592]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ccf0:	add	r1, sp, #16
   1ccf4:	mov	r2, r3
   1ccf8:	ldr	r0, [pc, #1720]	; 1d3b8 <__printf_chk@plt+0xbcf8>
   1ccfc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cd00:	ldr	r1, [r4, #128]	; 0x80
   1cd04:	add	r0, sp, #16
   1cd08:	cmp	r1, #0
   1cd0c:	movne	r1, r9
   1cd10:	moveq	r1, r7
   1cd14:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cd18:	ldr	r3, [pc, #1548]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cd1c:	add	r1, sp, #16
   1cd20:	mov	r2, r3
   1cd24:	ldr	r0, [pc, #1680]	; 1d3bc <__printf_chk@plt+0xbcfc>
   1cd28:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cd2c:	ldr	r3, [r4, #132]	; 0x84
   1cd30:	ldr	r1, [r5]
   1cd34:	add	r0, sp, #16
   1cd38:	mul	r1, r1, r3
   1cd3c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cd40:	ldr	r3, [pc, #1508]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cd44:	add	r1, sp, #16
   1cd48:	mov	r2, r3
   1cd4c:	ldr	r0, [pc, #1644]	; 1d3c0 <__printf_chk@plt+0xbd00>
   1cd50:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cd54:	ldr	r3, [r4, #136]	; 0x88
   1cd58:	ldr	r1, [r5]
   1cd5c:	add	r0, sp, #16
   1cd60:	mul	r1, r1, r3
   1cd64:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cd68:	ldr	r3, [pc, #1468]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cd6c:	add	r1, sp, #16
   1cd70:	mov	r2, r3
   1cd74:	ldr	r0, [pc, #1608]	; 1d3c4 <__printf_chk@plt+0xbd04>
   1cd78:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cd7c:	ldr	r1, [r4, #144]	; 0x90
   1cd80:	cmp	r1, #0
   1cd84:	bne	1d218 <__printf_chk@plt+0xbb58>
   1cd88:	ldr	r1, [r4, #152]	; 0x98
   1cd8c:	cmp	r1, #0
   1cd90:	beq	1ce04 <__printf_chk@plt+0xb744>
   1cd94:	add	r0, sp, #16
   1cd98:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cd9c:	ldr	r3, [pc, #1416]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cda0:	add	r1, sp, #16
   1cda4:	mov	r2, r3
   1cda8:	ldr	r0, [pc, #1560]	; 1d3c8 <__printf_chk@plt+0xbd08>
   1cdac:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cdb0:	ldr	r1, [r4, #156]	; 0x9c
   1cdb4:	add	r0, sp, #16
   1cdb8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cdbc:	ldr	r3, [pc, #1384]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cdc0:	add	r1, sp, #16
   1cdc4:	mov	r2, r3
   1cdc8:	ldr	r0, [pc, #1532]	; 1d3cc <__printf_chk@plt+0xbd0c>
   1cdcc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cdd0:	ldr	r1, [r4, #160]	; 0xa0
   1cdd4:	ldr	r2, [pc, #1424]	; 1d36c <__printf_chk@plt+0xbcac>
   1cdd8:	ldr	r3, [pc, #1424]	; 1d370 <__printf_chk@plt+0xbcb0>
   1cddc:	cmp	r1, #0
   1cde0:	movne	r1, r2
   1cde4:	moveq	r1, r3
   1cde8:	add	r0, sp, #16
   1cdec:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cdf0:	ldr	r3, [pc, #1332]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cdf4:	add	r1, sp, #16
   1cdf8:	mov	r2, r3
   1cdfc:	ldr	r0, [pc, #1484]	; 1d3d0 <__printf_chk@plt+0xbd10>
   1ce00:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ce04:	ldr	r3, [r4, #168]	; 0xa8
   1ce08:	ldr	r1, [r5]
   1ce0c:	add	r0, sp, #16
   1ce10:	ldr	r7, [pc, #1364]	; 1d36c <__printf_chk@plt+0xbcac>
   1ce14:	mul	r1, r1, r3
   1ce18:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ce1c:	ldr	r3, [pc, #1288]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ce20:	add	r1, sp, #16
   1ce24:	mov	r2, r3
   1ce28:	ldr	r0, [pc, #1444]	; 1d3d4 <__printf_chk@plt+0xbd14>
   1ce2c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ce30:	ldr	r3, [r4, #172]	; 0xac
   1ce34:	ldr	r1, [r5]
   1ce38:	add	r0, sp, #16
   1ce3c:	ldr	r6, [pc, #1324]	; 1d370 <__printf_chk@plt+0xbcb0>
   1ce40:	mul	r1, r1, r3
   1ce44:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ce48:	ldr	r3, [pc, #1244]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ce4c:	add	r1, sp, #16
   1ce50:	mov	r2, r3
   1ce54:	ldr	r0, [pc, #1404]	; 1d3d8 <__printf_chk@plt+0xbd18>
   1ce58:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ce5c:	ldr	r1, [r4, #176]	; 0xb0
   1ce60:	add	r0, sp, #16
   1ce64:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ce68:	ldr	r3, [pc, #1212]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ce6c:	add	r1, sp, #16
   1ce70:	mov	r2, r3
   1ce74:	ldr	r0, [pc, #1376]	; 1d3dc <__printf_chk@plt+0xbd1c>
   1ce78:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ce7c:	ldr	r3, [r4, #180]	; 0xb4
   1ce80:	ldr	r1, [r5]
   1ce84:	add	r0, sp, #16
   1ce88:	mul	r1, r1, r3
   1ce8c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1ce90:	ldr	r3, [pc, #1172]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ce94:	add	r1, sp, #16
   1ce98:	mov	r2, r3
   1ce9c:	ldr	r0, [pc, #1340]	; 1d3e0 <__printf_chk@plt+0xbd20>
   1cea0:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cea4:	ldr	r1, [r4, #196]	; 0xc4
   1cea8:	add	r0, sp, #16
   1ceac:	cmp	r1, #0
   1ceb0:	movne	r1, r7
   1ceb4:	moveq	r1, r6
   1ceb8:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cebc:	ldr	r3, [pc, #1128]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cec0:	add	r1, sp, #16
   1cec4:	mov	r2, r3
   1cec8:	ldr	r0, [pc, #1300]	; 1d3e4 <__printf_chk@plt+0xbd24>
   1cecc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1ced0:	ldr	r1, [r4, #240]	; 0xf0
   1ced4:	add	r0, sp, #16
   1ced8:	cmp	r1, #0
   1cedc:	movne	r1, r7
   1cee0:	moveq	r1, r6
   1cee4:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cee8:	ldr	r3, [pc, #1084]	; 1d32c <__printf_chk@plt+0xbc6c>
   1ceec:	add	r1, sp, #16
   1cef0:	mov	r2, r3
   1cef4:	ldr	r0, [pc, #1260]	; 1d3e8 <__printf_chk@plt+0xbd28>
   1cef8:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cefc:	ldr	r1, [r4, #244]	; 0xf4
   1cf00:	add	r0, sp, #16
   1cf04:	cmp	r1, #0
   1cf08:	movne	r1, r7
   1cf0c:	moveq	r1, r6
   1cf10:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cf14:	ldr	r3, [pc, #1040]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cf18:	add	r1, sp, #16
   1cf1c:	mov	r2, r3
   1cf20:	ldr	r0, [pc, #1220]	; 1d3ec <__printf_chk@plt+0xbd2c>
   1cf24:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cf28:	ldr	r3, [r4, #252]	; 0xfc
   1cf2c:	cmp	r3, #0
   1cf30:	beq	1cf9c <__printf_chk@plt+0xb8dc>
   1cf34:	ldr	r3, [r4, #248]	; 0xf8
   1cf38:	cmp	r3, #1
   1cf3c:	beq	1d1bc <__printf_chk@plt+0xbafc>
   1cf40:	cmp	r3, #2
   1cf44:	beq	1d30c <__printf_chk@plt+0xbc4c>
   1cf48:	ldr	r2, [pc, #1184]	; 1d3f0 <__printf_chk@plt+0xbd30>
   1cf4c:	cmp	r3, #3
   1cf50:	ldr	r1, [pc, #1180]	; 1d3f4 <__printf_chk@plt+0xbd34>
   1cf54:	movne	r1, r2
   1cf58:	add	r0, sp, #16
   1cf5c:	bl	4c730 <__printf_chk@plt+0x3b070>
   1cf60:	ldr	r3, [pc, #964]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cf64:	add	r1, sp, #16
   1cf68:	mov	r2, r3
   1cf6c:	ldr	r0, [pc, #1156]	; 1d3f8 <__printf_chk@plt+0xbd38>
   1cf70:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cf74:	ldr	r3, [r4, #256]	; 0x100
   1cf78:	ldr	r1, [r5]
   1cf7c:	add	r0, sp, #16
   1cf80:	mul	r1, r1, r3
   1cf84:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cf88:	ldr	r3, [pc, #924]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cf8c:	add	r1, sp, #16
   1cf90:	mov	r2, r3
   1cf94:	ldr	r0, [pc, #1120]	; 1d3fc <__printf_chk@plt+0xbd3c>
   1cf98:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cf9c:	ldr	r3, [r4, #260]	; 0x104
   1cfa0:	cmp	r3, #0
   1cfa4:	beq	1d07c <__printf_chk@plt+0xb9bc>
   1cfa8:	ldr	r3, [r4, #264]	; 0x108
   1cfac:	ldr	r1, [r5]
   1cfb0:	add	r0, sp, #16
   1cfb4:	mul	r1, r1, r3
   1cfb8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cfbc:	ldr	r3, [pc, #872]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cfc0:	add	r1, sp, #16
   1cfc4:	mov	r2, r3
   1cfc8:	ldr	r0, [pc, #1072]	; 1d400 <__printf_chk@plt+0xbd40>
   1cfcc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cfd0:	ldr	r1, [r4, #268]	; 0x10c
   1cfd4:	add	r0, sp, #16
   1cfd8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cfdc:	ldr	r3, [pc, #840]	; 1d32c <__printf_chk@plt+0xbc6c>
   1cfe0:	add	r1, sp, #16
   1cfe4:	mov	r2, r3
   1cfe8:	ldr	r0, [pc, #1044]	; 1d404 <__printf_chk@plt+0xbd44>
   1cfec:	bl	4c854 <__printf_chk@plt+0x3b194>
   1cff0:	ldr	r1, [r4, #272]	; 0x110
   1cff4:	add	r0, sp, #16
   1cff8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1cffc:	ldr	r3, [pc, #808]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d000:	ldr	r0, [pc, #1024]	; 1d408 <__printf_chk@plt+0xbd48>
   1d004:	add	r1, sp, #16
   1d008:	mov	r2, r3
   1d00c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d010:	ldr	r0, [r4, #276]	; 0x114
   1d014:	cmp	r0, #1
   1d018:	bgt	1d1c4 <__printf_chk@plt+0xbb04>
   1d01c:	ldr	r1, [pc, #1000]	; 1d40c <__printf_chk@plt+0xbd4c>
   1d020:	mov	r0, sp
   1d024:	bl	4c730 <__printf_chk@plt+0x3b070>
   1d028:	ldr	r1, [r4, #276]	; 0x114
   1d02c:	ldr	r2, [pc, #988]	; 1d410 <__printf_chk@plt+0xbd50>
   1d030:	ldr	r3, [pc, #980]	; 1d40c <__printf_chk@plt+0xbd4c>
   1d034:	cmp	r1, #1
   1d038:	movgt	r1, r2
   1d03c:	movle	r1, r3
   1d040:	add	r0, sp, #16
   1d044:	bl	4c730 <__printf_chk@plt+0x3b070>
   1d048:	ldr	r3, [pc, #732]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d04c:	add	r2, sp, #16
   1d050:	mov	r1, sp
   1d054:	ldr	r0, [pc, #952]	; 1d414 <__printf_chk@plt+0xbd54>
   1d058:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d05c:	ldr	r1, [r4, #280]	; 0x118
   1d060:	add	r0, sp, #16
   1d064:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d068:	ldr	r3, [pc, #700]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d06c:	add	r1, sp, #16
   1d070:	mov	r2, r3
   1d074:	ldr	r0, [pc, #924]	; 1d418 <__printf_chk@plt+0xbd58>
   1d078:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d07c:	ldr	r1, [r4, #284]	; 0x11c
   1d080:	ldr	r3, [pc, #756]	; 1d37c <__printf_chk@plt+0xbcbc>
   1d084:	ldr	r2, [pc, #748]	; 1d378 <__printf_chk@plt+0xbcb8>
   1d088:	cmp	r1, #0
   1d08c:	moveq	r1, r3
   1d090:	movne	r1, r2
   1d094:	mov	r0, sp
   1d098:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   1d09c:	ldr	r3, [r4, #284]	; 0x11c
   1d0a0:	tst	r3, #2
   1d0a4:	bne	1d294 <__printf_chk@plt+0xbbd4>
   1d0a8:	tst	r3, #16
   1d0ac:	bne	1d2ac <__printf_chk@plt+0xbbec>
   1d0b0:	tst	r3, #4
   1d0b4:	bne	1d2c4 <__printf_chk@plt+0xbc04>
   1d0b8:	tst	r3, #32
   1d0bc:	bne	1d2dc <__printf_chk@plt+0xbc1c>
   1d0c0:	tst	r3, #8
   1d0c4:	bne	1d2f4 <__printf_chk@plt+0xbc34>
   1d0c8:	ldr	r3, [sp, #4]
   1d0cc:	ldr	r2, [sp, #8]
   1d0d0:	cmp	r3, r2
   1d0d4:	bge	1d284 <__printf_chk@plt+0xbbc4>
   1d0d8:	ldr	r2, [sp]
   1d0dc:	add	r0, r3, #1
   1d0e0:	mov	r1, #0
   1d0e4:	str	r0, [sp, #4]
   1d0e8:	strb	r1, [r2, r3]
   1d0ec:	ldr	r1, [sp]
   1d0f0:	add	r0, sp, #16
   1d0f4:	bl	4c730 <__printf_chk@plt+0x3b070>
   1d0f8:	ldr	r3, [pc, #556]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d0fc:	add	r1, sp, #16
   1d100:	mov	r2, r3
   1d104:	ldr	r0, [pc, #784]	; 1d41c <__printf_chk@plt+0xbd5c>
   1d108:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d10c:	ldr	r1, [r4, #288]	; 0x120
   1d110:	add	r0, sp, #16
   1d114:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d118:	ldr	r3, [pc, #524]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d11c:	add	r1, sp, #16
   1d120:	mov	r2, r3
   1d124:	ldr	r0, [pc, #756]	; 1d420 <__printf_chk@plt+0xbd60>
   1d128:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d12c:	ldr	r1, [r4, #292]	; 0x124
   1d130:	add	r0, sp, #16
   1d134:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d138:	ldr	r3, [pc, #492]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d13c:	add	r1, sp, #16
   1d140:	mov	r2, r3
   1d144:	ldr	r0, [pc, #728]	; 1d424 <__printf_chk@plt+0xbd64>
   1d148:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d14c:	ldr	r3, [r4, #296]	; 0x128
   1d150:	ldr	r1, [r5]
   1d154:	add	r0, sp, #16
   1d158:	mul	r1, r1, r3
   1d15c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d160:	ldr	r3, [pc, #452]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d164:	add	r1, sp, #16
   1d168:	mov	r2, r3
   1d16c:	ldr	r0, [pc, #692]	; 1d428 <__printf_chk@plt+0xbd68>
   1d170:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d174:	ldr	r3, [r4, #300]	; 0x12c
   1d178:	ldr	r1, [r5]
   1d17c:	add	r0, sp, #16
   1d180:	mul	r1, r1, r3
   1d184:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d188:	ldr	r3, [pc, #412]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d18c:	add	r1, sp, #16
   1d190:	mov	r2, r3
   1d194:	ldr	r0, [pc, #656]	; 1d42c <__printf_chk@plt+0xbd6c>
   1d198:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d19c:	mov	r0, sp
   1d1a0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   1d1a4:	ldr	r2, [sp, #36]	; 0x24
   1d1a8:	ldr	r3, [r8]
   1d1ac:	cmp	r2, r3
   1d1b0:	bne	1d314 <__printf_chk@plt+0xbc54>
   1d1b4:	add	sp, sp, #44	; 0x2c
   1d1b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d1bc:	ldr	r1, [pc, #436]	; 1d378 <__printf_chk@plt+0xbcb8>
   1d1c0:	b	1cf58 <__printf_chk@plt+0xb898>
   1d1c4:	bl	51224 <__printf_chk@plt+0x3fb64>
   1d1c8:	mov	r1, r0
   1d1cc:	b	1d020 <__printf_chk@plt+0xb960>
   1d1d0:	add	r0, sp, #16
   1d1d4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d1d8:	ldr	r3, [pc, #332]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d1dc:	add	r1, sp, #16
   1d1e0:	mov	r2, r3
   1d1e4:	ldr	r0, [pc, #580]	; 1d430 <__printf_chk@plt+0xbd70>
   1d1e8:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d1ec:	ldr	r1, [r4, #88]	; 0x58
   1d1f0:	cmp	r1, #0
   1d1f4:	beq	1cb9c <__printf_chk@plt+0xb4dc>
   1d1f8:	add	r0, sp, #16
   1d1fc:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d200:	ldr	r3, [pc, #292]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d204:	add	r1, sp, #16
   1d208:	mov	r2, r3
   1d20c:	ldr	r0, [pc, #544]	; 1d434 <__printf_chk@plt+0xbd74>
   1d210:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d214:	b	1cb9c <__printf_chk@plt+0xb4dc>
   1d218:	add	r0, sp, #16
   1d21c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d220:	ldr	r3, [pc, #260]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d224:	add	r1, sp, #16
   1d228:	mov	r2, r3
   1d22c:	ldr	r0, [pc, #516]	; 1d438 <__printf_chk@plt+0xbd78>
   1d230:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d234:	ldr	r1, [r4, #140]	; 0x8c
   1d238:	add	r0, sp, #16
   1d23c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d240:	ldr	r3, [pc, #228]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d244:	add	r1, sp, #16
   1d248:	mov	r2, r3
   1d24c:	ldr	r0, [pc, #488]	; 1d43c <__printf_chk@plt+0xbd7c>
   1d250:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d254:	ldr	r1, [r4, #148]	; 0x94
   1d258:	add	r0, sp, #16
   1d25c:	cmp	r1, #0
   1d260:	movne	r1, r9
   1d264:	moveq	r1, r7
   1d268:	bl	4c730 <__printf_chk@plt+0x3b070>
   1d26c:	ldr	r3, [pc, #184]	; 1d32c <__printf_chk@plt+0xbc6c>
   1d270:	add	r1, sp, #16
   1d274:	mov	r2, r3
   1d278:	ldr	r0, [pc, #448]	; 1d440 <__printf_chk@plt+0xbd80>
   1d27c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d280:	b	1cd88 <__printf_chk@plt+0xb6c8>
   1d284:	mov	r0, sp
   1d288:	bl	52138 <_ZdlPv@@Base+0xddc>
   1d28c:	ldr	r3, [sp, #4]
   1d290:	b	1d0d8 <__printf_chk@plt+0xba18>
   1d294:	ldr	r1, [pc, #424]	; 1d444 <__printf_chk@plt+0xbd84>
   1d298:	mov	r0, sp
   1d29c:	bl	5216c <_ZdlPv@@Base+0xe10>
   1d2a0:	ldr	r3, [r4, #284]	; 0x11c
   1d2a4:	tst	r3, #16
   1d2a8:	beq	1d0b0 <__printf_chk@plt+0xb9f0>
   1d2ac:	ldr	r1, [pc, #404]	; 1d448 <__printf_chk@plt+0xbd88>
   1d2b0:	mov	r0, sp
   1d2b4:	bl	5216c <_ZdlPv@@Base+0xe10>
   1d2b8:	ldr	r3, [r4, #284]	; 0x11c
   1d2bc:	tst	r3, #4
   1d2c0:	beq	1d0b8 <__printf_chk@plt+0xb9f8>
   1d2c4:	ldr	r1, [pc, #384]	; 1d44c <__printf_chk@plt+0xbd8c>
   1d2c8:	mov	r0, sp
   1d2cc:	bl	5216c <_ZdlPv@@Base+0xe10>
   1d2d0:	ldr	r3, [r4, #284]	; 0x11c
   1d2d4:	tst	r3, #32
   1d2d8:	beq	1d0c0 <__printf_chk@plt+0xba00>
   1d2dc:	ldr	r1, [pc, #364]	; 1d450 <__printf_chk@plt+0xbd90>
   1d2e0:	mov	r0, sp
   1d2e4:	bl	5216c <_ZdlPv@@Base+0xe10>
   1d2e8:	ldr	r3, [r4, #284]	; 0x11c
   1d2ec:	tst	r3, #8
   1d2f0:	beq	1d0c8 <__printf_chk@plt+0xba08>
   1d2f4:	ldr	r1, [pc, #344]	; 1d454 <__printf_chk@plt+0xbd94>
   1d2f8:	mov	r0, sp
   1d2fc:	bl	5216c <_ZdlPv@@Base+0xe10>
   1d300:	b	1d0c8 <__printf_chk@plt+0xba08>
   1d304:	ldr	r1, [pc, #332]	; 1d458 <__printf_chk@plt+0xbd98>
   1d308:	b	1cb68 <__printf_chk@plt+0xb4a8>
   1d30c:	ldr	r1, [pc, #328]	; 1d45c <__printf_chk@plt+0xbd9c>
   1d310:	b	1cf58 <__printf_chk@plt+0xb898>
   1d314:	bl	1148c <__stack_chk_fail@plt>
   1d318:	mov	r0, sp
   1d31c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   1d320:	bl	11498 <__cxa_end_cleanup@plt>
   1d324:	andeq	sp, r7, r8, rrx
   1d328:	andeq	ip, r7, r0, lsl sp
   1d32c:	andeq	r6, r8, r0, lsr #15
   1d330:	andeq	r6, r5, r8, lsr #13
   1d334:	muleq	r8, ip, r9
   1d338:	andeq	r6, r5, r8, asr #13
   1d33c:	ldrdeq	r6, [r5], -ip
   1d340:	strdeq	r6, [r5], -ip
   1d344:	andeq	r6, r5, r4, lsl r7
   1d348:	andeq	r6, r5, r0, lsr r7
   1d34c:	andeq	r6, r5, r4, asr #14
   1d350:	andeq	r6, r5, r4, ror #14
   1d354:	andeq	r6, r5, ip, ror r7
   1d358:	muleq	r5, r8, r7
   1d35c:	andeq	r6, r5, ip, lsr #15
   1d360:	andeq	r6, r5, r8, asr #15
   1d364:	ldrdeq	r6, [r5], -r8
   1d368:	strdeq	r6, [r5], -r0
   1d36c:	andeq	r6, r5, r8, ror #12
   1d370:	andeq	r6, r5, ip, ror #12
   1d374:	andeq	r6, r5, r4, lsl r8
   1d378:			; <UNDEFINED> instruction: 0x00055bbc
   1d37c:	andeq	r6, r5, r0, ror r6
   1d380:	andeq	r6, r5, r8, lsr r8
   1d384:	andeq	r6, r5, ip, lsl #13
   1d388:	andeq	r6, r5, r4, lsl #13
   1d38c:	andeq	r6, r5, r4, ror r6
   1d390:	andeq	r6, r5, ip, asr #16
   1d394:	andeq	sp, r7, r4, rrx
   1d398:	muleq	r5, r8, r8
   1d39c:			; <UNDEFINED> instruction: 0x000568bc
   1d3a0:	ldrdeq	r6, [r5], -r8
   1d3a4:	andeq	r6, r5, r0, lsl #18
   1d3a8:	andeq	r6, r5, r0, lsr #18
   1d3ac:	andeq	r6, r5, r0, asr #18
   1d3b0:	andeq	r6, r5, r4, asr r9
   1d3b4:	andeq	r6, r5, r4, ror r9
   1d3b8:	andeq	r6, r5, r8, lsl #19
   1d3bc:	andeq	r6, r5, r8, lsr #19
   1d3c0:	andeq	r6, r5, ip, asr #19
   1d3c4:	strdeq	r6, [r5], -r0
   1d3c8:	andeq	r6, r5, r8, ror #20
   1d3cc:	andeq	r6, r5, r4, lsl #21
   1d3d0:	andeq	r6, r5, r4, lsr #21
   1d3d4:	andeq	r6, r5, r0, asr #21
   1d3d8:	andeq	r6, r5, r0, ror #21
   1d3dc:	strdeq	r6, [r5], -r4
   1d3e0:	andeq	r6, r5, r4, lsl fp
   1d3e4:	andeq	r6, r5, r0, lsr fp
   1d3e8:	andeq	r6, r5, r4, asr #22
   1d3ec:	andeq	r6, r5, r8, asr fp
   1d3f0:	andeq	r6, r5, r0, lsr #13
   1d3f4:	muleq	r5, r4, r6
   1d3f8:	andeq	r6, r5, r0, ror fp
   1d3fc:	muleq	r5, r0, fp
   1d400:			; <UNDEFINED> instruction: 0x00056bb4
   1d404:	ldrdeq	r6, [r5], -r4
   1d408:	andeq	r6, r5, ip, lsl #24
   1d40c:	andeq	r8, r5, r4, asr #14
   1d410:	andeq	r6, r5, r8, asr pc
   1d414:	andeq	r6, r5, r8, lsr ip
   1d418:	andeq	r6, r5, r0, ror #24
   1d41c:	ldrdeq	r6, [r5], -ip
   1d420:	strdeq	r6, [r5], -r8
   1d424:	andeq	r6, r5, r8, lsr #26
   1d428:	andeq	r6, r5, r0, ror #26
   1d42c:	andeq	r6, r5, ip, ror sp
   1d430:	andeq	r6, r5, r0, ror #16
   1d434:	andeq	r6, r5, r8, ror r8
   1d438:	andeq	r6, r5, ip, lsl #20
   1d43c:	andeq	r6, r5, r8, lsr #20
   1d440:	andeq	r6, r5, r0, asr sl
   1d444:	andeq	r6, r5, r0, lsl #25
   1d448:	muleq	r5, r0, ip
   1d44c:	muleq	r5, ip, ip
   1d450:			; <UNDEFINED> instruction: 0x00056cb4
   1d454:	andeq	r6, r5, r4, asr #25
   1d458:	andeq	r6, r5, ip, ror r6
   1d45c:	muleq	r5, r8, r6
   1d460:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d464:	sub	sp, sp, #40	; 0x28
   1d468:	ldr	r8, [pc, #384]	; 1d5f0 <__printf_chk@plt+0xbf30>
   1d46c:	ldr	r6, [pc, #384]	; 1d5f4 <__printf_chk@plt+0xbf34>
   1d470:	ldr	r3, [pc, #384]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d474:	ldr	ip, [r8]
   1d478:	mov	r5, r6
   1d47c:	mov	r2, r3
   1d480:	mov	r1, r3
   1d484:	ldr	r0, [pc, #368]	; 1d5fc <__printf_chk@plt+0xbf3c>
   1d488:	str	ip, [sp, #36]	; 0x24
   1d48c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d490:	ldr	r0, [r5], #100	; 0x64
   1d494:	bl	1c89c <__printf_chk@plt+0xb1dc>
   1d498:	ldr	r7, [pc, #344]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d49c:	ldr	r9, [pc, #348]	; 1d600 <__printf_chk@plt+0xbf40>
   1d4a0:	ldr	sl, [pc, #348]	; 1d604 <__printf_chk@plt+0xbf44>
   1d4a4:	mov	r4, #0
   1d4a8:	b	1d4bc <__printf_chk@plt+0xbdfc>
   1d4ac:	bl	1c89c <__printf_chk@plt+0xb1dc>
   1d4b0:	add	r4, r4, #1
   1d4b4:	cmp	r4, #10
   1d4b8:	beq	1d518 <__printf_chk@plt+0xbe58>
   1d4bc:	ldr	r3, [r5, #4]!
   1d4c0:	cmp	r3, #0
   1d4c4:	beq	1d4b0 <__printf_chk@plt+0xbdf0>
   1d4c8:	mov	r1, r4
   1d4cc:	add	r0, sp, #16
   1d4d0:	bl	4c75c <__printf_chk@plt+0x3b09c>
   1d4d4:	mov	r3, r7
   1d4d8:	mov	r0, r9
   1d4dc:	add	r1, sp, #16
   1d4e0:	ldr	r2, [pc, #272]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d4e4:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d4e8:	ldr	r0, [r5]
   1d4ec:	ldr	r3, [r6]
   1d4f0:	cmp	r0, r3
   1d4f4:	bne	1d4ac <__printf_chk@plt+0xbdec>
   1d4f8:	ldr	r2, [pc, #248]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d4fc:	mov	r3, r7
   1d500:	mov	r1, r2
   1d504:	mov	r0, sl
   1d508:	add	r4, r4, #1
   1d50c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d510:	cmp	r4, #10
   1d514:	bne	1d4bc <__printf_chk@plt+0xbdfc>
   1d518:	ldr	r9, [pc, #232]	; 1d608 <__printf_chk@plt+0xbf48>
   1d51c:	ldr	r7, [pc, #232]	; 1d60c <__printf_chk@plt+0xbf4c>
   1d520:	ldr	r4, [pc, #208]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d524:	ldr	r5, [pc, #212]	; 1d600 <__printf_chk@plt+0xbf40>
   1d528:	ldr	sl, [pc, #212]	; 1d604 <__printf_chk@plt+0xbf44>
   1d52c:	add	r0, sp, #8
   1d530:	ldr	r1, [pc, #216]	; 1d610 <__printf_chk@plt+0xbf50>
   1d534:	bl	13694 <__printf_chk@plt+0x1fd4>
   1d538:	mov	r3, #0
   1d53c:	str	r3, [sp]
   1d540:	add	r2, sp, #4
   1d544:	mov	r1, sp
   1d548:	add	r0, sp, #8
   1d54c:	bl	136a0 <__printf_chk@plt+0x1fe0>
   1d550:	cmp	r0, #0
   1d554:	beq	1d5c4 <__printf_chk@plt+0xbf04>
   1d558:	ldr	r1, [sp]
   1d55c:	cmp	r1, #0
   1d560:	beq	1d598 <__printf_chk@plt+0xbed8>
   1d564:	add	r0, sp, #16
   1d568:	bl	4c730 <__printf_chk@plt+0x3b070>
   1d56c:	mov	r3, r4
   1d570:	mov	r0, r5
   1d574:	ldr	r2, [pc, #124]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d578:	add	r1, sp, #16
   1d57c:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d580:	ldr	r0, [sp, #4]
   1d584:	ldr	r3, [r6]
   1d588:	cmp	r0, r3
   1d58c:	beq	1d5ac <__printf_chk@plt+0xbeec>
   1d590:	bl	1c89c <__printf_chk@plt+0xb1dc>
   1d594:	b	1d540 <__printf_chk@plt+0xbe80>
   1d598:	mov	r1, r9
   1d59c:	mov	r0, r7
   1d5a0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1d5a4:	ldr	r1, [sp]
   1d5a8:	b	1d564 <__printf_chk@plt+0xbea4>
   1d5ac:	ldr	r2, [pc, #68]	; 1d5f8 <__printf_chk@plt+0xbf38>
   1d5b0:	mov	r3, r4
   1d5b4:	mov	r1, r2
   1d5b8:	mov	r0, sl
   1d5bc:	bl	4c854 <__printf_chk@plt+0x3b194>
   1d5c0:	b	1d540 <__printf_chk@plt+0xbe80>
   1d5c4:	ldr	r3, [pc, #72]	; 1d614 <__printf_chk@plt+0xbf54>
   1d5c8:	ldr	r0, [r3]
   1d5cc:	bl	1163c <fflush@plt>
   1d5d0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   1d5d4:	ldr	r2, [sp, #36]	; 0x24
   1d5d8:	ldr	r3, [r8]
   1d5dc:	cmp	r2, r3
   1d5e0:	bne	1d5ec <__printf_chk@plt+0xbf2c>
   1d5e4:	add	sp, sp, #40	; 0x28
   1d5e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d5ec:	bl	1148c <__stack_chk_fail@plt>
   1d5f0:	andeq	ip, r7, r0, lsl sp
   1d5f4:	strdeq	r2, [r8], -r8
   1d5f8:	andeq	r6, r8, r0, lsr #15
   1d5fc:	muleq	r5, r8, sp
   1d600:			; <UNDEFINED> instruction: 0x00056db0
   1d604:	andeq	r6, r5, r4, asr #27
   1d608:	andeq	r6, r5, ip, asr #4
   1d60c:	andeq	r0, r0, fp, lsr #26
   1d610:	muleq	r8, r0, ip
   1d614:	andeq	r2, r8, r8, lsr #23
   1d618:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d61c:	sub	sp, sp, #8
   1d620:	ldr	r7, [pc, #4076]	; 1e614 <__printf_chk@plt+0xcf54>
   1d624:	ldr	r1, [pc, #4076]	; 1e618 <__printf_chk@plt+0xcf58>
   1d628:	ldr	r0, [pc, #4076]	; 1e61c <__printf_chk@plt+0xcf5c>
   1d62c:	ldr	r3, [r7]
   1d630:	str	r3, [sp, #4]
   1d634:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d638:	ldr	r1, [pc, #4064]	; 1e620 <__printf_chk@plt+0xcf60>
   1d63c:	ldr	r0, [pc, #4064]	; 1e624 <__printf_chk@plt+0xcf64>
   1d640:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d644:	ldr	r1, [pc, #4060]	; 1e628 <__printf_chk@plt+0xcf68>
   1d648:	ldr	r0, [pc, #4060]	; 1e62c <__printf_chk@plt+0xcf6c>
   1d64c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d650:	ldr	r1, [pc, #4056]	; 1e630 <__printf_chk@plt+0xcf70>
   1d654:	ldr	r0, [pc, #4056]	; 1e634 <__printf_chk@plt+0xcf74>
   1d658:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d65c:	ldr	r1, [pc, #4052]	; 1e638 <__printf_chk@plt+0xcf78>
   1d660:	ldr	r0, [pc, #4052]	; 1e63c <__printf_chk@plt+0xcf7c>
   1d664:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d668:	ldr	r1, [pc, #4048]	; 1e640 <__printf_chk@plt+0xcf80>
   1d66c:	ldr	r0, [pc, #4048]	; 1e644 <__printf_chk@plt+0xcf84>
   1d670:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d674:	ldr	r1, [pc, #4044]	; 1e648 <__printf_chk@plt+0xcf88>
   1d678:	ldr	r0, [pc, #4044]	; 1e64c <__printf_chk@plt+0xcf8c>
   1d67c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d680:	ldr	r1, [pc, #4040]	; 1e650 <__printf_chk@plt+0xcf90>
   1d684:	ldr	r0, [pc, #4040]	; 1e654 <__printf_chk@plt+0xcf94>
   1d688:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d68c:	ldr	r1, [pc, #4036]	; 1e658 <__printf_chk@plt+0xcf98>
   1d690:	ldr	r0, [pc, #4036]	; 1e65c <__printf_chk@plt+0xcf9c>
   1d694:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d698:	ldr	r1, [pc, #4032]	; 1e660 <__printf_chk@plt+0xcfa0>
   1d69c:	ldr	r0, [pc, #4032]	; 1e664 <__printf_chk@plt+0xcfa4>
   1d6a0:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6a4:	ldr	r1, [pc, #4028]	; 1e668 <__printf_chk@plt+0xcfa8>
   1d6a8:	ldr	r0, [pc, #4028]	; 1e66c <__printf_chk@plt+0xcfac>
   1d6ac:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6b0:	ldr	r1, [pc, #4024]	; 1e670 <__printf_chk@plt+0xcfb0>
   1d6b4:	ldr	r0, [pc, #4024]	; 1e674 <__printf_chk@plt+0xcfb4>
   1d6b8:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6bc:	ldr	r1, [pc, #4020]	; 1e678 <__printf_chk@plt+0xcfb8>
   1d6c0:	ldr	r0, [pc, #4020]	; 1e67c <__printf_chk@plt+0xcfbc>
   1d6c4:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6c8:	ldr	r1, [pc, #4016]	; 1e680 <__printf_chk@plt+0xcfc0>
   1d6cc:	ldr	r0, [pc, #4016]	; 1e684 <__printf_chk@plt+0xcfc4>
   1d6d0:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6d4:	ldr	r1, [pc, #4012]	; 1e688 <__printf_chk@plt+0xcfc8>
   1d6d8:	ldr	r0, [pc, #4012]	; 1e68c <__printf_chk@plt+0xcfcc>
   1d6dc:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6e0:	ldr	r1, [pc, #4008]	; 1e690 <__printf_chk@plt+0xcfd0>
   1d6e4:	ldr	r0, [pc, #4008]	; 1e694 <__printf_chk@plt+0xcfd4>
   1d6e8:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6ec:	ldr	r1, [pc, #4004]	; 1e698 <__printf_chk@plt+0xcfd8>
   1d6f0:	ldr	r0, [pc, #4004]	; 1e69c <__printf_chk@plt+0xcfdc>
   1d6f4:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d6f8:	ldr	r1, [pc, #4000]	; 1e6a0 <__printf_chk@plt+0xcfe0>
   1d6fc:	ldr	r0, [pc, #4000]	; 1e6a4 <__printf_chk@plt+0xcfe4>
   1d700:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d704:	ldr	r1, [pc, #3996]	; 1e6a8 <__printf_chk@plt+0xcfe8>
   1d708:	ldr	r0, [pc, #3996]	; 1e6ac <__printf_chk@plt+0xcfec>
   1d70c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d710:	ldr	r1, [pc, #3992]	; 1e6b0 <__printf_chk@plt+0xcff0>
   1d714:	ldr	r0, [pc, #3992]	; 1e6b4 <__printf_chk@plt+0xcff4>
   1d718:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d71c:	ldr	r1, [pc, #3988]	; 1e6b8 <__printf_chk@plt+0xcff8>
   1d720:	ldr	r0, [pc, #3988]	; 1e6bc <__printf_chk@plt+0xcffc>
   1d724:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d728:	ldr	r1, [pc, #3984]	; 1e6c0 <__printf_chk@plt+0xd000>
   1d72c:	ldr	r0, [pc, #3984]	; 1e6c4 <__printf_chk@plt+0xd004>
   1d730:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d734:	ldr	r1, [pc, #3980]	; 1e6c8 <__printf_chk@plt+0xd008>
   1d738:	ldr	r0, [pc, #3980]	; 1e6cc <__printf_chk@plt+0xd00c>
   1d73c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d740:	ldr	r1, [pc, #3976]	; 1e6d0 <__printf_chk@plt+0xd010>
   1d744:	ldr	r0, [pc, #3976]	; 1e6d4 <__printf_chk@plt+0xd014>
   1d748:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d74c:	ldr	r1, [pc, #3972]	; 1e6d8 <__printf_chk@plt+0xd018>
   1d750:	ldr	r0, [pc, #3972]	; 1e6dc <__printf_chk@plt+0xd01c>
   1d754:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d758:	ldr	r1, [pc, #3968]	; 1e6e0 <__printf_chk@plt+0xd020>
   1d75c:	ldr	r0, [pc, #3968]	; 1e6e4 <__printf_chk@plt+0xd024>
   1d760:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d764:	ldr	r1, [pc, #3964]	; 1e6e8 <__printf_chk@plt+0xd028>
   1d768:	ldr	r0, [pc, #3964]	; 1e6ec <__printf_chk@plt+0xd02c>
   1d76c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d770:	ldr	r1, [pc, #3960]	; 1e6f0 <__printf_chk@plt+0xd030>
   1d774:	ldr	r0, [pc, #3960]	; 1e6f4 <__printf_chk@plt+0xd034>
   1d778:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d77c:	ldr	r1, [pc, #3956]	; 1e6f8 <__printf_chk@plt+0xd038>
   1d780:	ldr	r0, [pc, #3956]	; 1e6fc <__printf_chk@plt+0xd03c>
   1d784:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d788:	ldr	r1, [pc, #3952]	; 1e700 <__printf_chk@plt+0xd040>
   1d78c:	ldr	r0, [pc, #3952]	; 1e704 <__printf_chk@plt+0xd044>
   1d790:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d794:	ldr	r1, [pc, #3948]	; 1e708 <__printf_chk@plt+0xd048>
   1d798:	ldr	r0, [pc, #3948]	; 1e70c <__printf_chk@plt+0xd04c>
   1d79c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7a0:	ldr	r1, [pc, #3944]	; 1e710 <__printf_chk@plt+0xd050>
   1d7a4:	ldr	r0, [pc, #3944]	; 1e714 <__printf_chk@plt+0xd054>
   1d7a8:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7ac:	ldr	r1, [pc, #3940]	; 1e718 <__printf_chk@plt+0xd058>
   1d7b0:	ldr	r0, [pc, #3940]	; 1e71c <__printf_chk@plt+0xd05c>
   1d7b4:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7b8:	ldr	r1, [pc, #3936]	; 1e720 <__printf_chk@plt+0xd060>
   1d7bc:	ldr	r0, [pc, #3936]	; 1e724 <__printf_chk@plt+0xd064>
   1d7c0:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7c4:	ldr	r1, [pc, #3932]	; 1e728 <__printf_chk@plt+0xd068>
   1d7c8:	ldr	r0, [pc, #3932]	; 1e72c <__printf_chk@plt+0xd06c>
   1d7cc:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7d0:	ldr	r1, [pc, #3928]	; 1e730 <__printf_chk@plt+0xd070>
   1d7d4:	ldr	r0, [pc, #3928]	; 1e734 <__printf_chk@plt+0xd074>
   1d7d8:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7dc:	ldr	r1, [pc, #3924]	; 1e738 <__printf_chk@plt+0xd078>
   1d7e0:	ldr	r0, [pc, #3924]	; 1e73c <__printf_chk@plt+0xd07c>
   1d7e4:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7e8:	ldr	r1, [pc, #3920]	; 1e740 <__printf_chk@plt+0xd080>
   1d7ec:	ldr	r0, [pc, #3920]	; 1e744 <__printf_chk@plt+0xd084>
   1d7f0:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d7f4:	ldr	r1, [pc, #3916]	; 1e748 <__printf_chk@plt+0xd088>
   1d7f8:	ldr	r0, [pc, #3916]	; 1e74c <__printf_chk@plt+0xd08c>
   1d7fc:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d800:	ldr	r1, [pc, #3912]	; 1e750 <__printf_chk@plt+0xd090>
   1d804:	ldr	r0, [pc, #3912]	; 1e754 <__printf_chk@plt+0xd094>
   1d808:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d80c:	ldr	r1, [pc, #3908]	; 1e758 <__printf_chk@plt+0xd098>
   1d810:	ldr	r0, [pc, #3908]	; 1e75c <__printf_chk@plt+0xd09c>
   1d814:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d818:	ldr	r1, [pc, #3904]	; 1e760 <__printf_chk@plt+0xd0a0>
   1d81c:	ldr	r0, [pc, #3904]	; 1e764 <__printf_chk@plt+0xd0a4>
   1d820:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d824:	ldr	r1, [pc, #3900]	; 1e768 <__printf_chk@plt+0xd0a8>
   1d828:	ldr	r0, [pc, #3900]	; 1e76c <__printf_chk@plt+0xd0ac>
   1d82c:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d830:	ldr	r1, [pc, #3896]	; 1e770 <__printf_chk@plt+0xd0b0>
   1d834:	ldr	r0, [pc, #3896]	; 1e774 <__printf_chk@plt+0xd0b4>
   1d838:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d83c:	ldr	r1, [pc, #3892]	; 1e778 <__printf_chk@plt+0xd0b8>
   1d840:	ldr	r0, [pc, #3892]	; 1e77c <__printf_chk@plt+0xd0bc>
   1d844:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d848:	ldr	r1, [pc, #3888]	; 1e780 <__printf_chk@plt+0xd0c0>
   1d84c:	ldr	r0, [pc, #3888]	; 1e784 <__printf_chk@plt+0xd0c4>
   1d850:	bl	28fdc <__printf_chk@plt+0x1791c>
   1d854:	mov	r2, #0
   1d858:	ldr	r1, [pc, #3880]	; 1e788 <__printf_chk@plt+0xd0c8>
   1d85c:	mov	r0, sp
   1d860:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1d864:	mov	r0, #16
   1d868:	bl	5130c <_Znwj@@Base>
   1d86c:	mov	r5, r0
   1d870:	bl	13744 <__printf_chk@plt+0x2084>
   1d874:	ldr	r3, [pc, #3856]	; 1e78c <__printf_chk@plt+0xd0cc>
   1d878:	ldr	r4, [pc, #3856]	; 1e790 <__printf_chk@plt+0xd0d0>
   1d87c:	mov	r6, #0
   1d880:	str	r3, [r5, #8]
   1d884:	mov	r2, r5
   1d888:	ldr	r1, [sp]
   1d88c:	str	r4, [r5]
   1d890:	ldr	r0, [pc, #3836]	; 1e794 <__printf_chk@plt+0xd0d4>
   1d894:	str	r6, [r5, #12]
   1d898:	bl	1379c <__printf_chk@plt+0x20dc>
   1d89c:	mov	r2, r6
   1d8a0:	ldr	r1, [pc, #3824]	; 1e798 <__printf_chk@plt+0xd0d8>
   1d8a4:	mov	r0, sp
   1d8a8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1d8ac:	mov	r0, #16
   1d8b0:	bl	5130c <_Znwj@@Base>
   1d8b4:	mov	r5, r0
   1d8b8:	bl	13744 <__printf_chk@plt+0x2084>
   1d8bc:	ldr	r3, [pc, #3800]	; 1e79c <__printf_chk@plt+0xd0dc>
   1d8c0:	add	r9, r4, #48	; 0x30
   1d8c4:	str	r3, [r5, #8]
   1d8c8:	mov	r2, r5
   1d8cc:	ldr	r1, [sp]
   1d8d0:	str	r9, [r5]
   1d8d4:	ldr	r0, [pc, #3768]	; 1e794 <__printf_chk@plt+0xd0d4>
   1d8d8:	str	r6, [r5, #12]
   1d8dc:	bl	1379c <__printf_chk@plt+0x20dc>
   1d8e0:	mov	r2, r6
   1d8e4:	ldr	r1, [pc, #3764]	; 1e7a0 <__printf_chk@plt+0xd0e0>
   1d8e8:	mov	r0, sp
   1d8ec:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1d8f0:	mov	r0, #16
   1d8f4:	bl	5130c <_Znwj@@Base>
   1d8f8:	mov	r5, r0
   1d8fc:	bl	13744 <__printf_chk@plt+0x2084>
   1d900:	ldr	r3, [pc, #3740]	; 1e7a4 <__printf_chk@plt+0xd0e4>
   1d904:	mov	r2, r5
   1d908:	str	r3, [r5, #8]
   1d90c:	ldr	r1, [sp]
   1d910:	str	r4, [r5]
   1d914:	ldr	r0, [pc, #3704]	; 1e794 <__printf_chk@plt+0xd0d4>
   1d918:	str	r6, [r5, #12]
   1d91c:	bl	1379c <__printf_chk@plt+0x20dc>
   1d920:	mov	r2, r6
   1d924:	ldr	r1, [pc, #3708]	; 1e7a8 <__printf_chk@plt+0xd0e8>
   1d928:	mov	r0, sp
   1d92c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1d930:	mov	r0, #16
   1d934:	bl	5130c <_Znwj@@Base>
   1d938:	mov	r5, r0
   1d93c:	bl	13744 <__printf_chk@plt+0x2084>
   1d940:	ldr	r3, [pc, #3684]	; 1e7ac <__printf_chk@plt+0xd0ec>
   1d944:	mov	r2, r5
   1d948:	str	r3, [r5, #8]
   1d94c:	ldr	r1, [sp]
   1d950:	ldr	r0, [pc, #3644]	; 1e794 <__printf_chk@plt+0xd0d4>
   1d954:	str	r6, [r5, #12]
   1d958:	str	r9, [r5]
   1d95c:	bl	1379c <__printf_chk@plt+0x20dc>
   1d960:	mov	r2, r6
   1d964:	ldr	r1, [pc, #3652]	; 1e7b0 <__printf_chk@plt+0xd0f0>
   1d968:	mov	r0, sp
   1d96c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1d970:	mov	r0, #16
   1d974:	bl	5130c <_Znwj@@Base>
   1d978:	mov	r6, r0
   1d97c:	bl	13744 <__printf_chk@plt+0x2084>
   1d980:	ldr	r3, [pc, #3628]	; 1e7b4 <__printf_chk@plt+0xd0f4>
   1d984:	mov	r8, #0
   1d988:	add	r5, r4, #96	; 0x60
   1d98c:	str	r3, [r6, #8]
   1d990:	mov	r2, r6
   1d994:	ldr	r1, [sp]
   1d998:	ldr	r0, [pc, #3572]	; 1e794 <__printf_chk@plt+0xd0d4>
   1d99c:	str	r8, [r6, #12]
   1d9a0:	str	r5, [r6]
   1d9a4:	bl	1379c <__printf_chk@plt+0x20dc>
   1d9a8:	mov	r2, r8
   1d9ac:	ldr	r1, [pc, #3588]	; 1e7b8 <__printf_chk@plt+0xd0f8>
   1d9b0:	mov	r0, sp
   1d9b4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1d9b8:	mov	r0, #16
   1d9bc:	bl	5130c <_Znwj@@Base>
   1d9c0:	mov	r8, r0
   1d9c4:	bl	13744 <__printf_chk@plt+0x2084>
   1d9c8:	ldr	r3, [pc, #3564]	; 1e7bc <__printf_chk@plt+0xd0fc>
   1d9cc:	mov	sl, #0
   1d9d0:	add	r6, r4, #144	; 0x90
   1d9d4:	str	r3, [r8, #8]
   1d9d8:	mov	r2, r8
   1d9dc:	ldr	r1, [sp]
   1d9e0:	str	r6, [r8]
   1d9e4:	ldr	r0, [pc, #3496]	; 1e794 <__printf_chk@plt+0xd0d4>
   1d9e8:	str	sl, [r8, #12]
   1d9ec:	bl	1379c <__printf_chk@plt+0x20dc>
   1d9f0:	mov	r2, sl
   1d9f4:	ldr	r1, [pc, #3524]	; 1e7c0 <__printf_chk@plt+0xd100>
   1d9f8:	mov	r0, sp
   1d9fc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1da00:	mov	r0, #16
   1da04:	bl	5130c <_Znwj@@Base>
   1da08:	mov	r8, r0
   1da0c:	bl	13744 <__printf_chk@plt+0x2084>
   1da10:	ldr	r3, [pc, #3500]	; 1e7c4 <__printf_chk@plt+0xd104>
   1da14:	mov	r2, r8
   1da18:	str	r3, [r8, #8]
   1da1c:	ldr	r1, [sp]
   1da20:	str	r4, [r8]
   1da24:	ldr	r0, [pc, #3432]	; 1e794 <__printf_chk@plt+0xd0d4>
   1da28:	str	sl, [r8, #12]
   1da2c:	bl	1379c <__printf_chk@plt+0x20dc>
   1da30:	mov	r2, sl
   1da34:	ldr	r1, [pc, #3468]	; 1e7c8 <__printf_chk@plt+0xd108>
   1da38:	mov	r0, sp
   1da3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1da40:	mov	r0, #16
   1da44:	bl	5130c <_Znwj@@Base>
   1da48:	mov	r8, r0
   1da4c:	bl	13744 <__printf_chk@plt+0x2084>
   1da50:	ldr	r3, [pc, #3444]	; 1e7cc <__printf_chk@plt+0xd10c>
   1da54:	mov	r2, r8
   1da58:	str	r3, [r8, #8]
   1da5c:	ldr	r1, [sp]
   1da60:	str	r6, [r8]
   1da64:	ldr	r0, [pc, #3368]	; 1e794 <__printf_chk@plt+0xd0d4>
   1da68:	str	sl, [r8, #12]
   1da6c:	bl	1379c <__printf_chk@plt+0x20dc>
   1da70:	mov	r2, sl
   1da74:	ldr	r1, [pc, #3412]	; 1e7d0 <__printf_chk@plt+0xd110>
   1da78:	mov	r0, sp
   1da7c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1da80:	mov	r0, #16
   1da84:	bl	5130c <_Znwj@@Base>
   1da88:	mov	r8, r0
   1da8c:	bl	13744 <__printf_chk@plt+0x2084>
   1da90:	ldr	r3, [pc, #3388]	; 1e7d4 <__printf_chk@plt+0xd114>
   1da94:	mov	r2, r8
   1da98:	str	r3, [r8, #8]
   1da9c:	ldr	r1, [sp]
   1daa0:	str	r6, [r8]
   1daa4:	ldr	r0, [pc, #3304]	; 1e794 <__printf_chk@plt+0xd0d4>
   1daa8:	str	sl, [r8, #12]
   1daac:	bl	1379c <__printf_chk@plt+0x20dc>
   1dab0:	mov	r2, sl
   1dab4:	ldr	r1, [pc, #3356]	; 1e7d8 <__printf_chk@plt+0xd118>
   1dab8:	mov	r0, sp
   1dabc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dac0:	mov	r0, #16
   1dac4:	bl	5130c <_Znwj@@Base>
   1dac8:	mov	r8, r0
   1dacc:	bl	13744 <__printf_chk@plt+0x2084>
   1dad0:	ldr	r3, [pc, #3332]	; 1e7dc <__printf_chk@plt+0xd11c>
   1dad4:	mov	r2, r8
   1dad8:	str	r3, [r8, #8]
   1dadc:	ldr	r1, [sp]
   1dae0:	str	r4, [r8]
   1dae4:	ldr	r0, [pc, #3240]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dae8:	str	sl, [r8, #12]
   1daec:	bl	1379c <__printf_chk@plt+0x20dc>
   1daf0:	mov	r2, sl
   1daf4:	ldr	r1, [pc, #3300]	; 1e7e0 <__printf_chk@plt+0xd120>
   1daf8:	mov	r0, sp
   1dafc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1db00:	mov	r0, #16
   1db04:	bl	5130c <_Znwj@@Base>
   1db08:	mov	r8, r0
   1db0c:	bl	13744 <__printf_chk@plt+0x2084>
   1db10:	ldr	r3, [pc, #3276]	; 1e7e4 <__printf_chk@plt+0xd124>
   1db14:	mov	r2, r8
   1db18:	str	r3, [r8, #8]
   1db1c:	ldr	r1, [sp]
   1db20:	str	r4, [r8]
   1db24:	ldr	r0, [pc, #3176]	; 1e794 <__printf_chk@plt+0xd0d4>
   1db28:	str	sl, [r8, #12]
   1db2c:	bl	1379c <__printf_chk@plt+0x20dc>
   1db30:	mov	r2, sl
   1db34:	ldr	r1, [pc, #3244]	; 1e7e8 <__printf_chk@plt+0xd128>
   1db38:	mov	r0, sp
   1db3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1db40:	mov	r0, #16
   1db44:	bl	5130c <_Znwj@@Base>
   1db48:	mov	r8, r0
   1db4c:	bl	13744 <__printf_chk@plt+0x2084>
   1db50:	ldr	r3, [pc, #3220]	; 1e7ec <__printf_chk@plt+0xd12c>
   1db54:	mov	r2, r8
   1db58:	str	r3, [r8, #8]
   1db5c:	ldr	r1, [sp]
   1db60:	str	r4, [r8]
   1db64:	ldr	r0, [pc, #3112]	; 1e794 <__printf_chk@plt+0xd0d4>
   1db68:	str	sl, [r8, #12]
   1db6c:	bl	1379c <__printf_chk@plt+0x20dc>
   1db70:	mov	r2, sl
   1db74:	ldr	r1, [pc, #3188]	; 1e7f0 <__printf_chk@plt+0xd130>
   1db78:	mov	r0, sp
   1db7c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1db80:	mov	r0, #16
   1db84:	bl	5130c <_Znwj@@Base>
   1db88:	mov	r8, r0
   1db8c:	bl	13744 <__printf_chk@plt+0x2084>
   1db90:	ldr	r3, [pc, #3164]	; 1e7f4 <__printf_chk@plt+0xd134>
   1db94:	mov	r2, r8
   1db98:	str	r3, [r8, #8]
   1db9c:	ldr	r1, [sp]
   1dba0:	str	r4, [r8]
   1dba4:	ldr	r0, [pc, #3048]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dba8:	str	sl, [r8, #12]
   1dbac:	bl	1379c <__printf_chk@plt+0x20dc>
   1dbb0:	mov	r2, sl
   1dbb4:	ldr	r1, [pc, #3132]	; 1e7f8 <__printf_chk@plt+0xd138>
   1dbb8:	mov	r0, sp
   1dbbc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dbc0:	mov	r0, #16
   1dbc4:	bl	5130c <_Znwj@@Base>
   1dbc8:	mov	r8, r0
   1dbcc:	bl	13744 <__printf_chk@plt+0x2084>
   1dbd0:	ldr	r3, [pc, #3108]	; 1e7fc <__printf_chk@plt+0xd13c>
   1dbd4:	mov	r2, r8
   1dbd8:	str	r3, [r8, #8]
   1dbdc:	ldr	r1, [sp]
   1dbe0:	str	r5, [r8]
   1dbe4:	ldr	r0, [pc, #2984]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dbe8:	str	sl, [r8, #12]
   1dbec:	bl	1379c <__printf_chk@plt+0x20dc>
   1dbf0:	mov	r2, sl
   1dbf4:	ldr	r1, [pc, #3076]	; 1e800 <__printf_chk@plt+0xd140>
   1dbf8:	mov	r0, sp
   1dbfc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dc00:	mov	r0, #16
   1dc04:	bl	5130c <_Znwj@@Base>
   1dc08:	mov	r8, r0
   1dc0c:	bl	13744 <__printf_chk@plt+0x2084>
   1dc10:	ldr	r3, [pc, #3052]	; 1e804 <__printf_chk@plt+0xd144>
   1dc14:	mov	r2, r8
   1dc18:	str	r3, [r8, #8]
   1dc1c:	ldr	r1, [sp]
   1dc20:	str	r5, [r8]
   1dc24:	ldr	r0, [pc, #2920]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dc28:	str	sl, [r8, #12]
   1dc2c:	bl	1379c <__printf_chk@plt+0x20dc>
   1dc30:	mov	r2, sl
   1dc34:	ldr	r1, [pc, #3020]	; 1e808 <__printf_chk@plt+0xd148>
   1dc38:	mov	r0, sp
   1dc3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dc40:	mov	r0, #16
   1dc44:	bl	5130c <_Znwj@@Base>
   1dc48:	mov	r8, r0
   1dc4c:	bl	13744 <__printf_chk@plt+0x2084>
   1dc50:	ldr	r3, [pc, #2996]	; 1e80c <__printf_chk@plt+0xd14c>
   1dc54:	mov	r2, r8
   1dc58:	str	r3, [r8, #8]
   1dc5c:	ldr	r1, [sp]
   1dc60:	str	r5, [r8]
   1dc64:	ldr	r0, [pc, #2856]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dc68:	str	sl, [r8, #12]
   1dc6c:	bl	1379c <__printf_chk@plt+0x20dc>
   1dc70:	mov	r2, sl
   1dc74:	ldr	r1, [pc, #2964]	; 1e810 <__printf_chk@plt+0xd150>
   1dc78:	mov	r0, sp
   1dc7c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dc80:	mov	r0, #16
   1dc84:	bl	5130c <_Znwj@@Base>
   1dc88:	mov	r8, r0
   1dc8c:	bl	13744 <__printf_chk@plt+0x2084>
   1dc90:	ldr	r3, [pc, #2940]	; 1e814 <__printf_chk@plt+0xd154>
   1dc94:	mov	r2, r8
   1dc98:	str	r3, [r8, #8]
   1dc9c:	ldr	r1, [sp]
   1dca0:	str	r5, [r8]
   1dca4:	ldr	r0, [pc, #2792]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dca8:	str	sl, [r8, #12]
   1dcac:	bl	1379c <__printf_chk@plt+0x20dc>
   1dcb0:	mov	r2, sl
   1dcb4:	ldr	r1, [pc, #2908]	; 1e818 <__printf_chk@plt+0xd158>
   1dcb8:	mov	r0, sp
   1dcbc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dcc0:	mov	r0, #16
   1dcc4:	bl	5130c <_Znwj@@Base>
   1dcc8:	mov	r8, r0
   1dccc:	bl	13744 <__printf_chk@plt+0x2084>
   1dcd0:	ldr	r3, [pc, #2884]	; 1e81c <__printf_chk@plt+0xd15c>
   1dcd4:	mov	r2, r8
   1dcd8:	str	r3, [r8, #8]
   1dcdc:	ldr	r1, [sp]
   1dce0:	str	r4, [r8]
   1dce4:	ldr	r0, [pc, #2728]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dce8:	str	sl, [r8, #12]
   1dcec:	bl	1379c <__printf_chk@plt+0x20dc>
   1dcf0:	mov	r2, sl
   1dcf4:	ldr	r1, [pc, #2852]	; 1e820 <__printf_chk@plt+0xd160>
   1dcf8:	mov	r0, sp
   1dcfc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dd00:	mov	r0, #16
   1dd04:	bl	5130c <_Znwj@@Base>
   1dd08:	mov	r8, r0
   1dd0c:	bl	13744 <__printf_chk@plt+0x2084>
   1dd10:	ldr	r3, [pc, #2828]	; 1e824 <__printf_chk@plt+0xd164>
   1dd14:	mov	r2, r8
   1dd18:	str	r3, [r8, #8]
   1dd1c:	ldr	r1, [sp]
   1dd20:	str	r4, [r8]
   1dd24:	ldr	r0, [pc, #2664]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dd28:	str	sl, [r8, #12]
   1dd2c:	bl	1379c <__printf_chk@plt+0x20dc>
   1dd30:	mov	r2, sl
   1dd34:	ldr	r1, [pc, #2796]	; 1e828 <__printf_chk@plt+0xd168>
   1dd38:	mov	r0, sp
   1dd3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dd40:	mov	r0, #16
   1dd44:	bl	5130c <_Znwj@@Base>
   1dd48:	mov	r8, r0
   1dd4c:	bl	13744 <__printf_chk@plt+0x2084>
   1dd50:	ldr	r3, [pc, #2772]	; 1e82c <__printf_chk@plt+0xd16c>
   1dd54:	mov	r2, r8
   1dd58:	str	r3, [r8, #8]
   1dd5c:	ldr	r1, [sp]
   1dd60:	str	r5, [r8]
   1dd64:	ldr	r0, [pc, #2600]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dd68:	str	sl, [r8, #12]
   1dd6c:	bl	1379c <__printf_chk@plt+0x20dc>
   1dd70:	mov	r2, sl
   1dd74:	ldr	r1, [pc, #2740]	; 1e830 <__printf_chk@plt+0xd170>
   1dd78:	mov	r0, sp
   1dd7c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dd80:	mov	r0, #16
   1dd84:	bl	5130c <_Znwj@@Base>
   1dd88:	mov	r8, r0
   1dd8c:	bl	13744 <__printf_chk@plt+0x2084>
   1dd90:	ldr	r3, [pc, #2716]	; 1e834 <__printf_chk@plt+0xd174>
   1dd94:	mov	r2, r8
   1dd98:	str	r3, [r8, #8]
   1dd9c:	ldr	r1, [sp]
   1dda0:	str	r4, [r8]
   1dda4:	ldr	r0, [pc, #2536]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dda8:	str	sl, [r8, #12]
   1ddac:	bl	1379c <__printf_chk@plt+0x20dc>
   1ddb0:	mov	r2, sl
   1ddb4:	ldr	r1, [pc, #2684]	; 1e838 <__printf_chk@plt+0xd178>
   1ddb8:	mov	r0, sp
   1ddbc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1ddc0:	mov	r0, #16
   1ddc4:	bl	5130c <_Znwj@@Base>
   1ddc8:	mov	r8, r0
   1ddcc:	bl	13744 <__printf_chk@plt+0x2084>
   1ddd0:	ldr	r3, [pc, #2660]	; 1e83c <__printf_chk@plt+0xd17c>
   1ddd4:	mov	r2, r8
   1ddd8:	str	r3, [r8, #8]
   1dddc:	ldr	r1, [sp]
   1dde0:	str	r5, [r8]
   1dde4:	ldr	r0, [pc, #2472]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dde8:	str	sl, [r8, #12]
   1ddec:	bl	1379c <__printf_chk@plt+0x20dc>
   1ddf0:	mov	r2, sl
   1ddf4:	ldr	r1, [pc, #2628]	; 1e840 <__printf_chk@plt+0xd180>
   1ddf8:	mov	r0, sp
   1ddfc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1de00:	mov	r0, #16
   1de04:	bl	5130c <_Znwj@@Base>
   1de08:	mov	r8, r0
   1de0c:	bl	13744 <__printf_chk@plt+0x2084>
   1de10:	ldr	r3, [pc, #2604]	; 1e844 <__printf_chk@plt+0xd184>
   1de14:	mov	r2, r8
   1de18:	str	r3, [r8, #8]
   1de1c:	ldr	r1, [sp]
   1de20:	str	r4, [r8]
   1de24:	ldr	r0, [pc, #2408]	; 1e794 <__printf_chk@plt+0xd0d4>
   1de28:	str	sl, [r8, #12]
   1de2c:	bl	1379c <__printf_chk@plt+0x20dc>
   1de30:	mov	r2, sl
   1de34:	ldr	r1, [pc, #2572]	; 1e848 <__printf_chk@plt+0xd188>
   1de38:	mov	r0, sp
   1de3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1de40:	mov	r0, #16
   1de44:	bl	5130c <_Znwj@@Base>
   1de48:	mov	r8, r0
   1de4c:	bl	13744 <__printf_chk@plt+0x2084>
   1de50:	ldr	r3, [pc, #2548]	; 1e84c <__printf_chk@plt+0xd18c>
   1de54:	mov	r2, r8
   1de58:	str	r3, [r8, #8]
   1de5c:	ldr	r1, [sp]
   1de60:	str	r5, [r8]
   1de64:	ldr	r0, [pc, #2344]	; 1e794 <__printf_chk@plt+0xd0d4>
   1de68:	str	sl, [r8, #12]
   1de6c:	bl	1379c <__printf_chk@plt+0x20dc>
   1de70:	mov	r2, sl
   1de74:	ldr	r1, [pc, #2516]	; 1e850 <__printf_chk@plt+0xd190>
   1de78:	mov	r0, sp
   1de7c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1de80:	mov	r0, #16
   1de84:	bl	5130c <_Znwj@@Base>
   1de88:	mov	r8, r0
   1de8c:	bl	13744 <__printf_chk@plt+0x2084>
   1de90:	ldr	r3, [pc, #2492]	; 1e854 <__printf_chk@plt+0xd194>
   1de94:	mov	r2, r8
   1de98:	str	r3, [r8, #8]
   1de9c:	ldr	r1, [sp]
   1dea0:	str	r5, [r8]
   1dea4:	ldr	r0, [pc, #2280]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dea8:	str	sl, [r8, #12]
   1deac:	bl	1379c <__printf_chk@plt+0x20dc>
   1deb0:	mov	r2, sl
   1deb4:	ldr	r1, [pc, #2460]	; 1e858 <__printf_chk@plt+0xd198>
   1deb8:	mov	r0, sp
   1debc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dec0:	mov	r0, #16
   1dec4:	bl	5130c <_Znwj@@Base>
   1dec8:	mov	r8, r0
   1decc:	bl	13744 <__printf_chk@plt+0x2084>
   1ded0:	ldr	r3, [pc, #2436]	; 1e85c <__printf_chk@plt+0xd19c>
   1ded4:	mov	r2, r8
   1ded8:	str	r3, [r8, #8]
   1dedc:	ldr	r1, [sp]
   1dee0:	str	r6, [r8]
   1dee4:	ldr	r0, [pc, #2216]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dee8:	str	sl, [r8, #12]
   1deec:	bl	1379c <__printf_chk@plt+0x20dc>
   1def0:	mov	r2, sl
   1def4:	ldr	r1, [pc, #2404]	; 1e860 <__printf_chk@plt+0xd1a0>
   1def8:	mov	r0, sp
   1defc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1df00:	mov	r0, #16
   1df04:	bl	5130c <_Znwj@@Base>
   1df08:	mov	r8, r0
   1df0c:	bl	13744 <__printf_chk@plt+0x2084>
   1df10:	ldr	r3, [pc, #2380]	; 1e864 <__printf_chk@plt+0xd1a4>
   1df14:	mov	r2, r8
   1df18:	str	r3, [r8, #8]
   1df1c:	ldr	r1, [sp]
   1df20:	str	r6, [r8]
   1df24:	ldr	r0, [pc, #2152]	; 1e794 <__printf_chk@plt+0xd0d4>
   1df28:	str	sl, [r8, #12]
   1df2c:	bl	1379c <__printf_chk@plt+0x20dc>
   1df30:	mov	r2, sl
   1df34:	ldr	r1, [pc, #2348]	; 1e868 <__printf_chk@plt+0xd1a8>
   1df38:	mov	r0, sp
   1df3c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1df40:	mov	r0, #16
   1df44:	bl	5130c <_Znwj@@Base>
   1df48:	mov	r8, r0
   1df4c:	bl	13744 <__printf_chk@plt+0x2084>
   1df50:	ldr	r3, [pc, #2324]	; 1e86c <__printf_chk@plt+0xd1ac>
   1df54:	mov	r2, r8
   1df58:	str	r3, [r8, #8]
   1df5c:	ldr	r1, [sp]
   1df60:	str	r5, [r8]
   1df64:	ldr	r0, [pc, #2088]	; 1e794 <__printf_chk@plt+0xd0d4>
   1df68:	str	sl, [r8, #12]
   1df6c:	bl	1379c <__printf_chk@plt+0x20dc>
   1df70:	mov	r2, sl
   1df74:	ldr	r1, [pc, #2292]	; 1e870 <__printf_chk@plt+0xd1b0>
   1df78:	mov	r0, sp
   1df7c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1df80:	mov	r0, #16
   1df84:	bl	5130c <_Znwj@@Base>
   1df88:	mov	r8, r0
   1df8c:	bl	13744 <__printf_chk@plt+0x2084>
   1df90:	ldr	r3, [pc, #2268]	; 1e874 <__printf_chk@plt+0xd1b4>
   1df94:	mov	r2, r8
   1df98:	str	r3, [r8, #8]
   1df9c:	ldr	r1, [sp]
   1dfa0:	str	r4, [r8]
   1dfa4:	ldr	r0, [pc, #2024]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dfa8:	str	sl, [r8, #12]
   1dfac:	bl	1379c <__printf_chk@plt+0x20dc>
   1dfb0:	mov	r2, sl
   1dfb4:	ldr	r1, [pc, #2236]	; 1e878 <__printf_chk@plt+0xd1b8>
   1dfb8:	mov	r0, sp
   1dfbc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1dfc0:	mov	r0, #16
   1dfc4:	bl	5130c <_Znwj@@Base>
   1dfc8:	mov	r8, r0
   1dfcc:	bl	13744 <__printf_chk@plt+0x2084>
   1dfd0:	ldr	r3, [pc, #2212]	; 1e87c <__printf_chk@plt+0xd1bc>
   1dfd4:	mov	r2, r8
   1dfd8:	str	r3, [r8, #8]
   1dfdc:	ldr	r1, [sp]
   1dfe0:	str	r4, [r8]
   1dfe4:	ldr	r0, [pc, #1960]	; 1e794 <__printf_chk@plt+0xd0d4>
   1dfe8:	str	sl, [r8, #12]
   1dfec:	bl	1379c <__printf_chk@plt+0x20dc>
   1dff0:	mov	r2, sl
   1dff4:	ldr	r1, [pc, #2180]	; 1e880 <__printf_chk@plt+0xd1c0>
   1dff8:	mov	r0, sp
   1dffc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e000:	mov	r0, #16
   1e004:	bl	5130c <_Znwj@@Base>
   1e008:	mov	r8, r0
   1e00c:	bl	13744 <__printf_chk@plt+0x2084>
   1e010:	ldr	r3, [pc, #2156]	; 1e884 <__printf_chk@plt+0xd1c4>
   1e014:	mov	r2, r8
   1e018:	str	r3, [r8, #8]
   1e01c:	ldr	r1, [sp]
   1e020:	str	r9, [r8]
   1e024:	ldr	r0, [pc, #1896]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e028:	str	sl, [r8, #12]
   1e02c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e030:	mov	r2, sl
   1e034:	ldr	r1, [pc, #2124]	; 1e888 <__printf_chk@plt+0xd1c8>
   1e038:	mov	r0, sp
   1e03c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e040:	mov	r0, #16
   1e044:	bl	5130c <_Znwj@@Base>
   1e048:	mov	r8, r0
   1e04c:	bl	13744 <__printf_chk@plt+0x2084>
   1e050:	ldr	r3, [pc, #2100]	; 1e88c <__printf_chk@plt+0xd1cc>
   1e054:	mov	r2, r8
   1e058:	str	r3, [r8, #8]
   1e05c:	ldr	r1, [sp]
   1e060:	str	r4, [r8]
   1e064:	ldr	r0, [pc, #1832]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e068:	str	sl, [r8, #12]
   1e06c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e070:	mov	r2, sl
   1e074:	ldr	r1, [pc, #2068]	; 1e890 <__printf_chk@plt+0xd1d0>
   1e078:	mov	r0, sp
   1e07c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e080:	mov	r0, #16
   1e084:	bl	5130c <_Znwj@@Base>
   1e088:	mov	r8, r0
   1e08c:	bl	13744 <__printf_chk@plt+0x2084>
   1e090:	ldr	r3, [pc, #2044]	; 1e894 <__printf_chk@plt+0xd1d4>
   1e094:	mov	r2, r8
   1e098:	str	r3, [r8, #8]
   1e09c:	ldr	r1, [sp]
   1e0a0:	str	r6, [r8]
   1e0a4:	ldr	r0, [pc, #1768]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e0a8:	str	sl, [r8, #12]
   1e0ac:	bl	1379c <__printf_chk@plt+0x20dc>
   1e0b0:	mov	r2, sl
   1e0b4:	ldr	r1, [pc, #2012]	; 1e898 <__printf_chk@plt+0xd1d8>
   1e0b8:	mov	r0, sp
   1e0bc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e0c0:	mov	r0, #16
   1e0c4:	bl	5130c <_Znwj@@Base>
   1e0c8:	mov	r8, r0
   1e0cc:	bl	13744 <__printf_chk@plt+0x2084>
   1e0d0:	ldr	r3, [pc, #1988]	; 1e89c <__printf_chk@plt+0xd1dc>
   1e0d4:	mov	r2, r8
   1e0d8:	str	r3, [r8, #8]
   1e0dc:	ldr	r1, [sp]
   1e0e0:	str	r4, [r8]
   1e0e4:	ldr	r0, [pc, #1704]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e0e8:	str	sl, [r8, #12]
   1e0ec:	bl	1379c <__printf_chk@plt+0x20dc>
   1e0f0:	mov	r2, sl
   1e0f4:	ldr	r1, [pc, #1956]	; 1e8a0 <__printf_chk@plt+0xd1e0>
   1e0f8:	mov	r0, sp
   1e0fc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e100:	mov	r0, #16
   1e104:	bl	5130c <_Znwj@@Base>
   1e108:	mov	r8, r0
   1e10c:	bl	13744 <__printf_chk@plt+0x2084>
   1e110:	ldr	r3, [pc, #1932]	; 1e8a4 <__printf_chk@plt+0xd1e4>
   1e114:	mov	r2, r8
   1e118:	str	r3, [r8, #8]
   1e11c:	ldr	r1, [sp]
   1e120:	str	r4, [r8]
   1e124:	ldr	r0, [pc, #1640]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e128:	str	sl, [r8, #12]
   1e12c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e130:	mov	r2, sl
   1e134:	ldr	r1, [pc, #1900]	; 1e8a8 <__printf_chk@plt+0xd1e8>
   1e138:	mov	r0, sp
   1e13c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e140:	mov	r0, #16
   1e144:	bl	5130c <_Znwj@@Base>
   1e148:	mov	r8, r0
   1e14c:	bl	13744 <__printf_chk@plt+0x2084>
   1e150:	ldr	r3, [pc, #1876]	; 1e8ac <__printf_chk@plt+0xd1ec>
   1e154:	mov	r2, r8
   1e158:	str	r3, [r8, #8]
   1e15c:	ldr	r1, [sp]
   1e160:	str	r4, [r8]
   1e164:	ldr	r0, [pc, #1576]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e168:	str	sl, [r8, #12]
   1e16c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e170:	mov	r2, sl
   1e174:	ldr	r1, [pc, #1844]	; 1e8b0 <__printf_chk@plt+0xd1f0>
   1e178:	mov	r0, sp
   1e17c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e180:	mov	r0, #16
   1e184:	bl	5130c <_Znwj@@Base>
   1e188:	mov	r8, r0
   1e18c:	bl	13744 <__printf_chk@plt+0x2084>
   1e190:	ldr	r3, [pc, #1820]	; 1e8b4 <__printf_chk@plt+0xd1f4>
   1e194:	mov	r2, r8
   1e198:	str	r3, [r8, #8]
   1e19c:	ldr	r1, [sp]
   1e1a0:	str	r6, [r8]
   1e1a4:	ldr	r0, [pc, #1512]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e1a8:	str	sl, [r8, #12]
   1e1ac:	bl	1379c <__printf_chk@plt+0x20dc>
   1e1b0:	mov	r2, sl
   1e1b4:	ldr	r1, [pc, #1788]	; 1e8b8 <__printf_chk@plt+0xd1f8>
   1e1b8:	mov	r0, sp
   1e1bc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e1c0:	mov	r0, #16
   1e1c4:	bl	5130c <_Znwj@@Base>
   1e1c8:	mov	r8, r0
   1e1cc:	bl	13744 <__printf_chk@plt+0x2084>
   1e1d0:	ldr	r3, [pc, #1764]	; 1e8bc <__printf_chk@plt+0xd1fc>
   1e1d4:	mov	r2, r8
   1e1d8:	str	r3, [r8, #8]
   1e1dc:	ldr	r1, [sp]
   1e1e0:	str	r6, [r8]
   1e1e4:	ldr	r0, [pc, #1448]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e1e8:	str	sl, [r8, #12]
   1e1ec:	bl	1379c <__printf_chk@plt+0x20dc>
   1e1f0:	mov	r2, sl
   1e1f4:	ldr	r1, [pc, #1732]	; 1e8c0 <__printf_chk@plt+0xd200>
   1e1f8:	mov	r0, sp
   1e1fc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e200:	mov	r0, #16
   1e204:	bl	5130c <_Znwj@@Base>
   1e208:	mov	r8, r0
   1e20c:	bl	13744 <__printf_chk@plt+0x2084>
   1e210:	ldr	r3, [pc, #1708]	; 1e8c4 <__printf_chk@plt+0xd204>
   1e214:	mov	r2, r8
   1e218:	str	r3, [r8, #8]
   1e21c:	str	r6, [r8]
   1e220:	ldr	r1, [sp]
   1e224:	ldr	r0, [pc, #1384]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e228:	str	sl, [r8, #12]
   1e22c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e230:	mov	r2, sl
   1e234:	ldr	r1, [pc, #1676]	; 1e8c8 <__printf_chk@plt+0xd208>
   1e238:	mov	r0, sp
   1e23c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e240:	mov	r0, #16
   1e244:	bl	5130c <_Znwj@@Base>
   1e248:	mov	r6, r0
   1e24c:	bl	13744 <__printf_chk@plt+0x2084>
   1e250:	ldr	r3, [pc, #1652]	; 1e8cc <__printf_chk@plt+0xd20c>
   1e254:	mov	r2, r6
   1e258:	str	r3, [r6, #8]
   1e25c:	ldr	r1, [sp]
   1e260:	str	r4, [r6]
   1e264:	ldr	r0, [pc, #1320]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e268:	str	sl, [r6, #12]
   1e26c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e270:	mov	r2, sl
   1e274:	ldr	r1, [pc, #1620]	; 1e8d0 <__printf_chk@plt+0xd210>
   1e278:	mov	r0, sp
   1e27c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e280:	mov	r0, #16
   1e284:	bl	5130c <_Znwj@@Base>
   1e288:	mov	r6, r0
   1e28c:	bl	13744 <__printf_chk@plt+0x2084>
   1e290:	ldr	r3, [pc, #1596]	; 1e8d4 <__printf_chk@plt+0xd214>
   1e294:	mov	r2, r6
   1e298:	str	r3, [r6, #8]
   1e29c:	str	r9, [r6]
   1e2a0:	ldr	r1, [sp]
   1e2a4:	ldr	r0, [pc, #1256]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e2a8:	str	sl, [r6, #12]
   1e2ac:	bl	1379c <__printf_chk@plt+0x20dc>
   1e2b0:	mov	r2, sl
   1e2b4:	ldr	r1, [pc, #1564]	; 1e8d8 <__printf_chk@plt+0xd218>
   1e2b8:	mov	r0, sp
   1e2bc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e2c0:	mov	r0, #16
   1e2c4:	bl	5130c <_Znwj@@Base>
   1e2c8:	mov	r6, r0
   1e2cc:	bl	13744 <__printf_chk@plt+0x2084>
   1e2d0:	ldr	r3, [pc, #1540]	; 1e8dc <__printf_chk@plt+0xd21c>
   1e2d4:	mov	r2, r6
   1e2d8:	str	r3, [r6, #8]
   1e2dc:	str	r5, [r6]
   1e2e0:	ldr	r1, [sp]
   1e2e4:	ldr	r0, [pc, #1192]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e2e8:	str	sl, [r6, #12]
   1e2ec:	bl	1379c <__printf_chk@plt+0x20dc>
   1e2f0:	mov	r2, sl
   1e2f4:	ldr	r1, [pc, #1508]	; 1e8e0 <__printf_chk@plt+0xd220>
   1e2f8:	mov	r0, sp
   1e2fc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e300:	mov	r0, #16
   1e304:	bl	5130c <_Znwj@@Base>
   1e308:	mov	r5, r0
   1e30c:	bl	13744 <__printf_chk@plt+0x2084>
   1e310:	ldr	r3, [pc, #1484]	; 1e8e4 <__printf_chk@plt+0xd224>
   1e314:	mov	r2, r5
   1e318:	str	r3, [r5, #8]
   1e31c:	str	r4, [r5]
   1e320:	ldr	r1, [sp]
   1e324:	ldr	r0, [pc, #1128]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e328:	str	sl, [r5, #12]
   1e32c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e330:	ldr	r1, [pc, #1456]	; 1e8e8 <__printf_chk@plt+0xd228>
   1e334:	mov	r2, sl
   1e338:	mov	r0, sp
   1e33c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e340:	mov	r0, #24
   1e344:	bl	5130c <_Znwj@@Base>
   1e348:	ldr	r1, [pc, #1436]	; 1e8ec <__printf_chk@plt+0xd22c>
   1e34c:	mov	r4, r0
   1e350:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e354:	mov	r2, r4
   1e358:	ldr	r1, [sp]
   1e35c:	ldr	r0, [pc, #1072]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e360:	bl	1379c <__printf_chk@plt+0x20dc>
   1e364:	mov	r2, sl
   1e368:	ldr	r1, [pc, #1408]	; 1e8f0 <__printf_chk@plt+0xd230>
   1e36c:	mov	r0, sp
   1e370:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e374:	mov	r0, #20
   1e378:	bl	5130c <_Znwj@@Base>
   1e37c:	mov	r4, r0
   1e380:	bl	4b3c0 <__printf_chk@plt+0x39d00>
   1e384:	add	r3, r9, #144	; 0x90
   1e388:	str	r3, [r4]
   1e38c:	mov	r2, r4
   1e390:	ldr	r1, [sp]
   1e394:	ldr	r0, [pc, #1016]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e398:	bl	1379c <__printf_chk@plt+0x20dc>
   1e39c:	ldr	r1, [pc, #1360]	; 1e8f4 <__printf_chk@plt+0xd234>
   1e3a0:	mov	r2, sl
   1e3a4:	mov	r0, sp
   1e3a8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e3ac:	mov	r0, #24
   1e3b0:	bl	5130c <_Znwj@@Base>
   1e3b4:	ldr	r1, [pc, #1340]	; 1e8f8 <__printf_chk@plt+0xd238>
   1e3b8:	mov	r4, r0
   1e3bc:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e3c0:	mov	r2, r4
   1e3c4:	ldr	r1, [sp]
   1e3c8:	ldr	r0, [pc, #964]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e3cc:	bl	1379c <__printf_chk@plt+0x20dc>
   1e3d0:	ldr	r1, [pc, #1316]	; 1e8fc <__printf_chk@plt+0xd23c>
   1e3d4:	mov	r2, sl
   1e3d8:	mov	r0, sp
   1e3dc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e3e0:	mov	r0, #24
   1e3e4:	bl	5130c <_Znwj@@Base>
   1e3e8:	ldr	r1, [pc, #1296]	; 1e900 <__printf_chk@plt+0xd240>
   1e3ec:	mov	r4, r0
   1e3f0:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e3f4:	mov	r2, r4
   1e3f8:	ldr	r1, [sp]
   1e3fc:	ldr	r0, [pc, #912]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e400:	bl	1379c <__printf_chk@plt+0x20dc>
   1e404:	ldr	r1, [pc, #1272]	; 1e904 <__printf_chk@plt+0xd244>
   1e408:	mov	r2, sl
   1e40c:	mov	r0, sp
   1e410:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e414:	mov	r0, #24
   1e418:	bl	5130c <_Znwj@@Base>
   1e41c:	ldr	r1, [pc, #1252]	; 1e908 <__printf_chk@plt+0xd248>
   1e420:	mov	r4, r0
   1e424:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e428:	mov	r2, r4
   1e42c:	ldr	r1, [sp]
   1e430:	ldr	r0, [pc, #860]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e434:	bl	1379c <__printf_chk@plt+0x20dc>
   1e438:	ldr	r1, [pc, #1228]	; 1e90c <__printf_chk@plt+0xd24c>
   1e43c:	mov	r2, sl
   1e440:	mov	r0, sp
   1e444:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e448:	mov	r0, #24
   1e44c:	bl	5130c <_Znwj@@Base>
   1e450:	ldr	r1, [pc, #1208]	; 1e910 <__printf_chk@plt+0xd250>
   1e454:	mov	r4, r0
   1e458:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e45c:	mov	r2, r4
   1e460:	ldr	r1, [sp]
   1e464:	ldr	r0, [pc, #808]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e468:	bl	1379c <__printf_chk@plt+0x20dc>
   1e46c:	ldr	r1, [pc, #1184]	; 1e914 <__printf_chk@plt+0xd254>
   1e470:	mov	r2, sl
   1e474:	mov	r0, sp
   1e478:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e47c:	mov	r0, #24
   1e480:	bl	5130c <_Znwj@@Base>
   1e484:	ldr	r1, [pc, #1164]	; 1e918 <__printf_chk@plt+0xd258>
   1e488:	mov	r4, r0
   1e48c:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e490:	mov	r2, r4
   1e494:	ldr	r1, [sp]
   1e498:	ldr	r0, [pc, #756]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e49c:	bl	1379c <__printf_chk@plt+0x20dc>
   1e4a0:	ldr	r1, [pc, #1140]	; 1e91c <__printf_chk@plt+0xd25c>
   1e4a4:	mov	r2, sl
   1e4a8:	mov	r0, sp
   1e4ac:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e4b0:	mov	r0, #24
   1e4b4:	bl	5130c <_Znwj@@Base>
   1e4b8:	ldr	r1, [pc, #1120]	; 1e920 <__printf_chk@plt+0xd260>
   1e4bc:	mov	r4, r0
   1e4c0:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e4c4:	mov	r2, r4
   1e4c8:	ldr	r1, [sp]
   1e4cc:	ldr	r0, [pc, #704]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e4d0:	bl	1379c <__printf_chk@plt+0x20dc>
   1e4d4:	ldr	r1, [pc, #1096]	; 1e924 <__printf_chk@plt+0xd264>
   1e4d8:	mov	r2, sl
   1e4dc:	mov	r0, sp
   1e4e0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1e4e4:	mov	r0, #24
   1e4e8:	bl	5130c <_Znwj@@Base>
   1e4ec:	ldr	r1, [pc, #1076]	; 1e928 <__printf_chk@plt+0xd268>
   1e4f0:	mov	r4, r0
   1e4f4:	bl	4b42c <__printf_chk@plt+0x39d6c>
   1e4f8:	mov	r2, r4
   1e4fc:	ldr	r1, [sp]
   1e500:	ldr	r0, [pc, #652]	; 1e794 <__printf_chk@plt+0xd0d4>
   1e504:	bl	1379c <__printf_chk@plt+0x20dc>
   1e508:	ldr	r2, [sp, #4]
   1e50c:	ldr	r3, [r7]
   1e510:	cmp	r2, r3
   1e514:	bne	1e520 <__printf_chk@plt+0xce60>
   1e518:	add	sp, sp, #8
   1e51c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e520:	bl	1148c <__stack_chk_fail@plt>
   1e524:	mov	r0, r4
   1e528:	bl	5135c <_ZdlPv@@Base>
   1e52c:	bl	11498 <__cxa_end_cleanup@plt>
   1e530:	b	1e524 <__printf_chk@plt+0xce64>
   1e534:	b	1e524 <__printf_chk@plt+0xce64>
   1e538:	b	1e524 <__printf_chk@plt+0xce64>
   1e53c:	b	1e524 <__printf_chk@plt+0xce64>
   1e540:	b	1e524 <__printf_chk@plt+0xce64>
   1e544:	b	1e524 <__printf_chk@plt+0xce64>
   1e548:	b	1e524 <__printf_chk@plt+0xce64>
   1e54c:	b	1e524 <__printf_chk@plt+0xce64>
   1e550:	mov	r0, r5
   1e554:	bl	5135c <_ZdlPv@@Base>
   1e558:	bl	11498 <__cxa_end_cleanup@plt>
   1e55c:	mov	r0, r6
   1e560:	bl	5135c <_ZdlPv@@Base>
   1e564:	bl	11498 <__cxa_end_cleanup@plt>
   1e568:	b	1e55c <__printf_chk@plt+0xce9c>
   1e56c:	b	1e55c <__printf_chk@plt+0xce9c>
   1e570:	mov	r0, r8
   1e574:	bl	5135c <_ZdlPv@@Base>
   1e578:	bl	11498 <__cxa_end_cleanup@plt>
   1e57c:	b	1e570 <__printf_chk@plt+0xceb0>
   1e580:	b	1e570 <__printf_chk@plt+0xceb0>
   1e584:	b	1e570 <__printf_chk@plt+0xceb0>
   1e588:	b	1e570 <__printf_chk@plt+0xceb0>
   1e58c:	b	1e570 <__printf_chk@plt+0xceb0>
   1e590:	b	1e570 <__printf_chk@plt+0xceb0>
   1e594:	b	1e570 <__printf_chk@plt+0xceb0>
   1e598:	b	1e570 <__printf_chk@plt+0xceb0>
   1e59c:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5a0:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5a4:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5a8:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5ac:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5b0:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5b4:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5b8:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5bc:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5c0:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5c4:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5c8:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5cc:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5d0:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5d4:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5d8:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5dc:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5e0:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5e4:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5e8:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5ec:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5f0:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5f4:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5f8:	b	1e570 <__printf_chk@plt+0xceb0>
   1e5fc:	b	1e570 <__printf_chk@plt+0xceb0>
   1e600:	b	1e55c <__printf_chk@plt+0xce9c>
   1e604:	b	1e550 <__printf_chk@plt+0xce90>
   1e608:	b	1e550 <__printf_chk@plt+0xce90>
   1e60c:	b	1e550 <__printf_chk@plt+0xce90>
   1e610:	b	1e550 <__printf_chk@plt+0xce90>
   1e614:	andeq	ip, r7, r0, lsl sp
   1e618:	andeq	r7, r1, r0, ror #16
   1e61c:	ldrdeq	r6, [r5], -r0
   1e620:	andeq	r0, r2, ip, ror r3
   1e624:	andeq	r9, r5, r4, asr r8
   1e628:	andeq	r0, r2, r4, lsl #7
   1e62c:	ldrdeq	r6, [r5], -r4
   1e630:	andeq	r7, r1, r0, lsr #4
   1e634:	ldrdeq	r6, [r5], -r8
   1e638:	andeq	r7, r1, r4, lsr #3
   1e63c:	ldrdeq	r6, [r5], -ip
   1e640:	andeq	pc, r1, r8, lsl #28
   1e644:	andeq	r9, r5, ip, lsr r8
   1e648:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   1e64c:	andeq	r6, r5, r0, ror #27
   1e650:	andeq	sl, r1, r0, ror #30
   1e654:	andeq	r6, r5, r4, ror #27
   1e658:	strdeq	fp, [r1], -r0
   1e65c:	andeq	r6, r5, r8, ror #27
   1e660:	andeq	r9, r1, r0, lsr r1
   1e664:	andeq	r6, r5, ip, ror #27
   1e668:	andeq	r7, r1, ip, ror #2
   1e66c:	strdeq	r6, [r5], -r0
   1e670:	andeq	pc, r1, r8, lsl #26
   1e674:	ldrdeq	r9, [r5], -ip
   1e678:	andeq	r8, r1, ip, asr #14
   1e67c:	strdeq	r6, [r5], -r4
   1e680:	strdeq	r0, [r2], -ip
   1e684:	strdeq	r6, [r5], -ip
   1e688:	strdeq	r8, [r1], -ip
   1e68c:	andeq	r6, r5, r0, lsl #28
   1e690:	andeq	r7, r1, r0, lsr r1
   1e694:	andeq	r6, r5, r8, lsl #28
   1e698:			; <UNDEFINED> instruction: 0x000173b4
   1e69c:	andeq	r6, r5, ip, lsl #28
   1e6a0:	andeq	r7, r1, ip, lsr #12
   1e6a4:	andeq	r6, r5, r0, lsl lr
   1e6a8:	andeq	r7, r1, ip, lsl pc
   1e6ac:	andeq	r6, r5, r4, lsl lr
   1e6b0:	andeq	r7, r1, r0, ror #28
   1e6b4:	andeq	r6, r5, r8, lsl lr
   1e6b8:	andeq	r0, r2, r0, lsl r0
   1e6bc:	andeq	r9, r5, r0, lsl #16
   1e6c0:	andeq	sl, r1, r0, ror #7
   1e6c4:	andeq	r8, r5, r4, lsl r6
   1e6c8:	andeq	sl, r1, r8, ror #7
   1e6cc:	andeq	r6, r5, ip, lsl lr
   1e6d0:	strdeq	r7, [r1], -r8
   1e6d4:	andeq	r6, r5, r0, lsr #28
   1e6d8:	andeq	r7, r1, r0, lsr r4
   1e6dc:	andeq	r6, r5, r4, lsr #28
   1e6e0:	andeq	r7, r1, r8, ror #19
   1e6e4:	andeq	r9, r5, ip, lsl #16
   1e6e8:	andeq	r7, r1, r4, ror #10
   1e6ec:	andeq	r6, r5, r0, lsr lr
   1e6f0:	andeq	r7, r1, r0, ror r7
   1e6f4:	andeq	r6, r5, r4, lsr lr
   1e6f8:	ldrdeq	r7, [r1], -r8
   1e6fc:	andeq	r6, r5, r8, lsr lr
   1e700:	andeq	r7, r1, r0, asr r1
   1e704:	andeq	r6, r5, ip, lsr lr
   1e708:	andeq	pc, r1, r4, lsl #27
   1e70c:	andeq	r6, r5, r0, asr #28
   1e710:	andeq	r7, r1, r8, lsl r1
   1e714:	andeq	r6, r5, r4, asr #28
   1e718:	andeq	r8, r1, ip, lsl r1
   1e71c:	andeq	r6, r5, r8, asr #28
   1e720:	andeq	r7, r1, r4, lsr r3
   1e724:	andeq	r6, r5, ip, asr #28
   1e728:	andeq	sp, r1, r0, ror #8
   1e72c:	andeq	r6, r5, r0, asr lr
   1e730:	andeq	r9, r1, r8, ror #3
   1e734:	andeq	r6, r5, r4, asr lr
   1e738:	ldrdeq	r7, [r1], -ip
   1e73c:	andeq	r6, r5, r8, asr lr
   1e740:	andeq	pc, r1, ip, lsl #30
   1e744:	andeq	r9, r5, r8, ror #15
   1e748:			; <UNDEFINED> instruction: 0x00018db8
   1e74c:	andeq	r6, r5, ip, asr lr
   1e750:	muleq	r1, ip, r2
   1e754:	andeq	r6, r5, r4, ror #28
   1e758:	strdeq	fp, [r1], -r4
   1e75c:	andeq	r9, r5, r4, lsr #16
   1e760:	andeq	r0, r2, r0, ror #2
   1e764:	andeq	r9, r5, r0, lsr r8
   1e768:	ldrdeq	r7, [r1], -r8
   1e76c:	andeq	r6, r5, r8, ror #28
   1e770:	andeq	fp, r1, ip, ror #3
   1e774:	andeq	r6, r5, ip, ror #28
   1e778:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   1e77c:	andeq	r6, r5, r0, ror lr
   1e780:	strdeq	r7, [r1], -r0
   1e784:	andeq	r6, r5, r4, ror lr
   1e788:	andeq	r6, r5, r8, ror lr
   1e78c:	muleq	r1, ip, r1
   1e790:			; <UNDEFINED> instruction: 0x00055dbc
   1e794:	andeq	r5, r8, r8, asr #20
   1e798:	andeq	r6, r5, ip, ror lr
   1e79c:	strdeq	r6, [r1], -r8
   1e7a0:	andeq	r6, r5, r4, lsl #29
   1e7a4:	andeq	r6, r1, r0, lsr ip
   1e7a8:	andeq	r6, r5, r8, lsl #29
   1e7ac:	andeq	r6, r1, r4, asr sp
   1e7b0:	muleq	r5, r0, lr
   1e7b4:	strdeq	r6, [r1], -r8
   1e7b8:	muleq	r5, r8, lr
   1e7bc:	andeq	r7, r1, r4, asr r0
   1e7c0:	muleq	r5, ip, lr
   1e7c4:	andeq	r1, r2, r0, lsr #11
   1e7c8:	andeq	r6, r5, r0, lsr #29
   1e7cc:	andeq	r7, r1, r0, lsr r0
   1e7d0:	andeq	r6, r5, r8, lsr #29
   1e7d4:	andeq	r8, r1, r8, lsl r6
   1e7d8:	andeq	r6, r5, ip, lsr #29
   1e7dc:	muleq	r2, r0, r5
   1e7e0:			; <UNDEFINED> instruction: 0x00056eb4
   1e7e4:	andeq	r6, r1, r8, lsr #24
   1e7e8:			; <UNDEFINED> instruction: 0x00056ebc
   1e7ec:	andeq	r6, r1, r0, lsr #24
   1e7f0:	andeq	r6, r5, r4, asr #29
   1e7f4:	andeq	r6, r1, r8, lsl ip
   1e7f8:	andeq	r6, r5, r8, asr #29
   1e7fc:	ldrdeq	r6, [r1], -r8
   1e800:	ldrdeq	r6, [r5], -r0
   1e804:	ldrdeq	r6, [r1], -r0
   1e808:	ldrdeq	r6, [r5], -r8
   1e80c:	andeq	r6, r1, ip, lsl #25
   1e810:	ldrdeq	r6, [r5], -ip
   1e814:	ldrdeq	r8, [r1], -r4
   1e818:	andeq	r6, r5, r0, ror #29
   1e81c:			; <UNDEFINED> instruction: 0x000215b8
   1e820:	andeq	r6, r5, r8, ror #29
   1e824:	andeq	r6, r1, r0, ror #29
   1e828:	strdeq	r6, [r5], -r4
   1e82c:	muleq	r1, r4, ip
   1e830:	strdeq	r6, [r5], -r8
   1e834:	andeq	r6, r1, ip, ror ip
   1e838:	strdeq	r6, [r5], -ip
   1e83c:	muleq	r1, r8, lr
   1e840:	andeq	r6, r5, r0, lsl #30
   1e844:	andeq	r6, r1, r4, ror ip
   1e848:	andeq	r6, r5, r4, lsl #30
   1e84c:	andeq	r6, r1, r0, asr #24
   1e850:	andeq	r6, r5, r8, lsl #30
   1e854:	andeq	r6, r1, r8, asr #24
   1e858:	andeq	r6, r5, ip, lsl #30
   1e85c:	andeq	r7, r1, r8, asr #32
   1e860:	andeq	r6, r5, r0, lsl pc
   1e864:	andeq	r7, r1, ip, lsr r0
   1e868:	andeq	r6, r5, r4, lsl pc
   1e86c:	andeq	r6, r1, r8, asr #29
   1e870:	andeq	r6, r5, r8, lsl pc
   1e874:	andeq	r1, r2, r0, lsl #11
   1e878:	andeq	r6, r5, ip, lsl pc
   1e87c:	andeq	r1, r2, r8, lsl #11
   1e880:	andeq	r6, r5, r4, lsr #30
   1e884:	andeq	r6, r1, ip, ror #24
   1e888:	andeq	r6, r5, ip, lsr #30
   1e88c:	andeq	r6, r1, r8, lsr ip
   1e890:	andeq	r6, r5, r0, lsr pc
   1e894:	andeq	ip, r1, r4, ror r8
   1e898:	andeq	r6, r5, r4, lsr pc
   1e89c:	muleq	r2, r8, r5
   1e8a0:	andeq	r6, r5, ip, lsr pc
   1e8a4:	andeq	r1, r2, r8, lsr #11
   1e8a8:	andeq	r6, r5, r0, asr #30
   1e8ac:			; <UNDEFINED> instruction: 0x000215b0
   1e8b0:	andeq	r6, r5, r8, asr #30
   1e8b4:	andeq	ip, r1, r8, lsl #17
   1e8b8:	andeq	r6, r5, ip, asr #30
   1e8bc:	andeq	r8, r1, ip, lsr #12
   1e8c0:	andeq	r6, r5, r4, asr pc
   1e8c4:	ldrdeq	sl, [r1], -r8
   1e8c8:	andeq	r6, r5, ip, asr pc
   1e8cc:	andeq	r6, r1, r4, lsl #25
   1e8d0:	andeq	r6, r5, r0, ror #30
   1e8d4:	andeq	r6, r1, r4, ror #24
   1e8d8:	andeq	r6, r5, r4, ror #30
   1e8dc:	muleq	r1, ip, ip
   1e8e0:	andeq	r6, r5, r8, ror #30
   1e8e4:	andeq	r8, r1, r4, lsl r6
   1e8e8:	andeq	r6, r5, r0, ror pc
   1e8ec:	andeq	r2, r8, r0, asr ip
   1e8f0:	andeq	r6, r5, r4, ror pc
   1e8f4:	andeq	r6, r5, r8, ror pc
   1e8f8:	andeq	r2, r8, r8, lsl #24
   1e8fc:	andeq	r6, r5, ip, ror pc
   1e900:	andeq	r2, r8, ip, asr #24
   1e904:	andeq	r6, r5, r0, lsl #31
   1e908:	andeq	r2, r8, r8, asr #24
   1e90c:	andeq	r6, r5, r4, lsl #31
   1e910:	andeq	r2, r8, r4, asr #24
   1e914:	andeq	r6, r5, r8, lsl #31
   1e918:	andeq	r2, r8, ip, lsr ip
   1e91c:	andeq	r6, r5, ip, lsl #31
   1e920:	andeq	r2, r8, r8, lsr ip
   1e924:	ldrdeq	r9, [r5], -r0
   1e928:	andeq	r2, r8, r0, asr #24
   1e92c:	mov	ip, #0
   1e930:	strb	r1, [r0]
   1e934:	str	r2, [r0, #8]
   1e938:	str	ip, [r0, #4]
   1e93c:	str	ip, [r0, #12]
   1e940:	bx	lr
   1e944:	cmp	r1, #0
   1e948:	bxeq	lr
   1e94c:	b	1e950 <__printf_chk@plt+0xd290>
   1e950:	push	{r4, r5, r6, lr}
   1e954:	mov	r4, r1
   1e958:	mov	r5, r0
   1e95c:	ldr	r1, [r1, #4]
   1e960:	bl	1e944 <__printf_chk@plt+0xd284>
   1e964:	ldr	r1, [r4, #8]
   1e968:	mov	r0, r5
   1e96c:	bl	1e944 <__printf_chk@plt+0xd284>
   1e970:	ldr	r1, [r4, #12]
   1e974:	cmp	r1, #0
   1e978:	beq	1e98c <__printf_chk@plt+0xd2cc>
   1e97c:	ldr	r3, [r5]
   1e980:	mov	r0, r5
   1e984:	ldr	r3, [r3, #4]
   1e988:	blx	r3
   1e98c:	mov	r0, r4
   1e990:	pop	{r4, r5, r6, lr}
   1e994:	b	5135c <_ZdlPv@@Base>
   1e998:	ldr	r1, [r0, #4]
   1e99c:	push	{r4, lr}
   1e9a0:	cmp	r1, #0
   1e9a4:	mov	r4, r0
   1e9a8:	beq	1e9b0 <__printf_chk@plt+0xd2f0>
   1e9ac:	bl	1e950 <__printf_chk@plt+0xd290>
   1e9b0:	mov	r3, #0
   1e9b4:	str	r3, [r4, #4]
   1e9b8:	pop	{r4, pc}
   1e9bc:	ldr	r1, [r0, #4]
   1e9c0:	ldr	r3, [pc, #28]	; 1e9e4 <__printf_chk@plt+0xd324>
   1e9c4:	cmp	r1, #0
   1e9c8:	push	{r4, lr}
   1e9cc:	mov	r4, r0
   1e9d0:	str	r3, [r0]
   1e9d4:	beq	1e9dc <__printf_chk@plt+0xd31c>
   1e9d8:	bl	1e950 <__printf_chk@plt+0xd290>
   1e9dc:	mov	r0, r4
   1e9e0:	pop	{r4, pc}
   1e9e4:	andeq	r5, r5, ip, lsr #29
   1e9e8:	ldr	r1, [r0, #4]
   1e9ec:	ldr	r3, [pc, #48]	; 1ea24 <__printf_chk@plt+0xd364>
   1e9f0:	cmp	r1, #0
   1e9f4:	push	{r4, lr}
   1e9f8:	mov	r4, r0
   1e9fc:	str	r3, [r0]
   1ea00:	beq	1ea08 <__printf_chk@plt+0xd348>
   1ea04:	bl	1e950 <__printf_chk@plt+0xd290>
   1ea08:	mov	r0, r4
   1ea0c:	bl	5135c <_ZdlPv@@Base>
   1ea10:	mov	r0, r4
   1ea14:	pop	{r4, pc}
   1ea18:	mov	r0, r4
   1ea1c:	bl	5135c <_ZdlPv@@Base>
   1ea20:	bl	11498 <__cxa_end_cleanup@plt>
   1ea24:	andeq	r5, r5, ip, lsr #29
   1ea28:	cmp	r1, #0
   1ea2c:	cmpne	r2, #0
   1ea30:	push	{r4, r5, r6, r7, r8, lr}
   1ea34:	mov	r8, r3
   1ea38:	add	r4, r0, #4
   1ea3c:	mov	r6, r2
   1ea40:	mov	r5, r1
   1ea44:	ble	1eac4 <__printf_chk@plt+0xd404>
   1ea48:	mov	r7, #0
   1ea4c:	ldr	r3, [r4]
   1ea50:	mov	r0, #16
   1ea54:	cmp	r3, #0
   1ea58:	beq	1ea74 <__printf_chk@plt+0xd3b4>
   1ea5c:	ldrb	r1, [r3]
   1ea60:	ldrb	r2, [r5]
   1ea64:	cmp	r1, r2
   1ea68:	addcc	r4, r3, #8
   1ea6c:	bcc	1ea4c <__printf_chk@plt+0xd38c>
   1ea70:	beq	1ea98 <__printf_chk@plt+0xd3d8>
   1ea74:	bl	5130c <_Znwj@@Base>
   1ea78:	ldrb	r1, [r5]
   1ea7c:	ldr	r2, [r4]
   1ea80:	mov	r3, r0
   1ea84:	str	r7, [r0, #4]
   1ea88:	strb	r1, [r0]
   1ea8c:	str	r2, [r0, #8]
   1ea90:	str	r7, [r0, #12]
   1ea94:	str	r0, [r4]
   1ea98:	subs	r6, r6, #1
   1ea9c:	beq	1eabc <__printf_chk@plt+0xd3fc>
   1eaa0:	add	r4, r3, #4
   1eaa4:	add	r5, r5, #1
   1eaa8:	ldr	r3, [r4]
   1eaac:	mov	r0, #16
   1eab0:	cmp	r3, #0
   1eab4:	bne	1ea5c <__printf_chk@plt+0xd39c>
   1eab8:	b	1ea74 <__printf_chk@plt+0xd3b4>
   1eabc:	str	r8, [r3, #12]
   1eac0:	pop	{r4, r5, r6, r7, r8, pc}
   1eac4:	ldr	r1, [pc, #8]	; 1ead4 <__printf_chk@plt+0xd414>
   1eac8:	ldr	r0, [pc, #8]	; 1ead8 <__printf_chk@plt+0xd418>
   1eacc:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1ead0:	b	1ea48 <__printf_chk@plt+0xd388>
   1ead4:	andeq	r6, r5, ip, asr #4
   1ead8:	andeq	r0, r0, ip, lsr lr
   1eadc:	push	{r4, r5, r6, r7, r8, lr}
   1eae0:	ldr	r4, [r0, #4]
   1eae4:	cmp	r4, #0
   1eae8:	cmpne	r2, #0
   1eaec:	movle	r5, #1
   1eaf0:	movgt	r5, #0
   1eaf4:	pople	{r4, r5, r6, r7, r8, pc}
   1eaf8:	mov	r8, r2
   1eafc:	mov	r7, r0
   1eb00:	sub	r6, r1, #1
   1eb04:	ldrb	r1, [r6, #1]!
   1eb08:	b	1eb18 <__printf_chk@plt+0xd458>
   1eb0c:	ldr	r4, [r4, #8]
   1eb10:	cmp	r4, #0
   1eb14:	popeq	{r4, r5, r6, r7, r8, pc}
   1eb18:	ldrb	r3, [r4]
   1eb1c:	cmp	r3, r1
   1eb20:	bcc	1eb0c <__printf_chk@plt+0xd44c>
   1eb24:	popne	{r4, r5, r6, r7, r8, pc}
   1eb28:	ldr	r2, [r4, #12]
   1eb2c:	add	r5, r5, #1
   1eb30:	cmp	r2, #0
   1eb34:	beq	1eb4c <__printf_chk@plt+0xd48c>
   1eb38:	ldr	r3, [r7]
   1eb3c:	mov	r1, r5
   1eb40:	mov	r0, r7
   1eb44:	ldr	r3, [r3]
   1eb48:	blx	r3
   1eb4c:	ldr	r4, [r4, #4]
   1eb50:	cmp	r4, #0
   1eb54:	cmpne	r8, r5
   1eb58:	bgt	1eb04 <__printf_chk@plt+0xd444>
   1eb5c:	pop	{r4, r5, r6, r7, r8, pc}
   1eb60:	str	r3, [r0]
   1eb64:	strh	r2, [r0, #4]
   1eb68:	strh	r1, [r0, #6]
   1eb6c:	bx	lr
   1eb70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eb74:	subs	r9, r2, #0
   1eb78:	mov	r7, r0
   1eb7c:	mov	r8, r1
   1eb80:	blt	1ebf4 <__printf_chk@plt+0xd534>
   1eb84:	mov	r4, #0
   1eb88:	sub	r5, r3, #4
   1eb8c:	mov	sl, r4
   1eb90:	add	r6, r9, #1
   1eb94:	b	1eba4 <__printf_chk@plt+0xd4e4>
   1eb98:	add	r4, r4, #1
   1eb9c:	cmp	r4, r6
   1eba0:	beq	1ebdc <__printf_chk@plt+0xd51c>
   1eba4:	ldr	r1, [r5, #4]!
   1eba8:	cmp	r1, #0
   1ebac:	beq	1eb98 <__printf_chk@plt+0xd4d8>
   1ebb0:	mov	r0, #8
   1ebb4:	bl	5130c <_Znwj@@Base>
   1ebb8:	sub	r2, r9, r4
   1ebbc:	ldr	r3, [r5]
   1ebc0:	add	r4, r4, #1
   1ebc4:	cmp	r4, r6
   1ebc8:	str	sl, [r0]
   1ebcc:	strh	r2, [r0, #4]
   1ebd0:	mov	sl, r0
   1ebd4:	strh	r3, [r0, #6]
   1ebd8:	bne	1eba4 <__printf_chk@plt+0xd4e4>
   1ebdc:	mov	r3, sl
   1ebe0:	mov	r2, r9
   1ebe4:	mov	r1, r8
   1ebe8:	mov	r0, r7
   1ebec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ebf0:	b	1ea28 <__printf_chk@plt+0xd368>
   1ebf4:	mov	sl, #0
   1ebf8:	b	1ebdc <__printf_chk@plt+0xd51c>
   1ebfc:	push	{r4, r5, r6, r7, r8, lr}
   1ec00:	mov	r5, r1
   1ec04:	ldr	r4, [pc, #296]	; 1ed34 <__printf_chk@plt+0xd674>
   1ec08:	sub	sp, sp, #528	; 0x210
   1ec0c:	cmp	r3, #0
   1ec10:	ldr	r1, [r4]
   1ec14:	str	r1, [sp, #524]	; 0x20c
   1ec18:	ble	1ecb0 <__printf_chk@plt+0xd5f0>
   1ec1c:	sub	r2, r2, #1
   1ec20:	mov	lr, #0
   1ec24:	add	r3, r2, r3
   1ec28:	mov	r0, lr
   1ec2c:	ldr	r7, [pc, #260]	; 1ed38 <__printf_chk@plt+0xd678>
   1ec30:	b	1ec68 <__printf_chk@plt+0xd5a8>
   1ec34:	cmp	r1, #32
   1ec38:	add	ip, r0, #1
   1ec3c:	ldrbne	r6, [r7, r1]
   1ec40:	addeq	r6, sp, #528	; 0x210
   1ec44:	addne	r1, sp, #528	; 0x210
   1ec48:	addeq	r6, r6, r0
   1ec4c:	addne	r1, r1, r0
   1ec50:	moveq	r0, ip
   1ec54:	movne	r0, ip
   1ec58:	strbeq	r1, [r6, #-524]	; 0xfffffdf4
   1ec5c:	strbne	r6, [r1, #-524]	; 0xfffffdf4
   1ec60:	cmp	r3, r2
   1ec64:	beq	1eca8 <__printf_chk@plt+0xd5e8>
   1ec68:	ldrb	r1, [r2, #1]!
   1ec6c:	cmp	r1, #45	; 0x2d
   1ec70:	bne	1ec34 <__printf_chk@plt+0xd574>
   1ec74:	cmp	r0, #0
   1ec78:	beq	1ec60 <__printf_chk@plt+0xd5a0>
   1ec7c:	cmp	lr, #0
   1ec80:	add	r1, sp, #528	; 0x210
   1ec84:	beq	1ec98 <__printf_chk@plt+0xd5d8>
   1ec88:	add	r1, r1, lr
   1ec8c:	ldrb	ip, [r1, #-265]	; 0xfffffef7
   1ec90:	cmp	ip, r0
   1ec94:	beq	1ec60 <__printf_chk@plt+0xd5a0>
   1ec98:	cmp	r3, r2
   1ec9c:	strb	r0, [r1, #-264]	; 0xfffffef8
   1eca0:	add	lr, lr, #1
   1eca4:	bne	1ec68 <__printf_chk@plt+0xd5a8>
   1eca8:	cmp	r0, #0
   1ecac:	bne	1ecc8 <__printf_chk@plt+0xd608>
   1ecb0:	ldr	r2, [sp, #524]	; 0x20c
   1ecb4:	ldr	r3, [r4]
   1ecb8:	cmp	r2, r3
   1ecbc:	bne	1ed30 <__printf_chk@plt+0xd670>
   1ecc0:	add	sp, sp, #528	; 0x210
   1ecc4:	pop	{r4, r5, r6, r7, r8, pc}
   1ecc8:	add	r3, sp, #528	; 0x210
   1eccc:	add	r2, sp, #528	; 0x210
   1ecd0:	add	r3, r3, r0
   1ecd4:	add	r2, r2, lr
   1ecd8:	add	r6, lr, #1
   1ecdc:	mov	r7, #0
   1ece0:	mov	r0, r6
   1ece4:	strb	r7, [r3, #-524]	; 0xfffffdf4
   1ece8:	strb	r7, [r2, #-264]	; 0xfffffef8
   1ecec:	bl	113d8 <_Znaj@plt>
   1ecf0:	mov	r2, r6
   1ecf4:	add	r1, sp, #264	; 0x108
   1ecf8:	mov	r8, r0
   1ecfc:	bl	1157c <memcpy@plt>
   1ed00:	mov	r2, r7
   1ed04:	add	r1, sp, #4
   1ed08:	mov	r0, sp
   1ed0c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   1ed10:	mov	r2, r8
   1ed14:	mov	r0, r5
   1ed18:	ldr	r1, [sp]
   1ed1c:	bl	13364 <__printf_chk@plt+0x1ca4>
   1ed20:	cmp	r0, r7
   1ed24:	beq	1ecb0 <__printf_chk@plt+0xd5f0>
   1ed28:	bl	114f8 <_ZdaPv@plt>
   1ed2c:	b	1ecb0 <__printf_chk@plt+0xd5f0>
   1ed30:	bl	1148c <__stack_chk_fail@plt>
   1ed34:	andeq	ip, r7, r0, lsl sp
   1ed38:			; <UNDEFINED> instruction: 0x000837b4
   1ed3c:	push	{r4, r5, r6, r7, r8, lr}
   1ed40:	subs	r4, r2, #0
   1ed44:	subge	r2, r3, #4
   1ed48:	addge	lr, r3, r4, lsl #2
   1ed4c:	movge	ip, #0
   1ed50:	blt	1ed60 <__printf_chk@plt+0xd6a0>
   1ed54:	str	ip, [r2, #4]!
   1ed58:	cmp	r2, lr
   1ed5c:	bne	1ed54 <__printf_chk@plt+0xd694>
   1ed60:	cmp	r4, #1
   1ed64:	pople	{r4, r5, r6, r7, r8, pc}
   1ed68:	mov	r6, r0
   1ed6c:	add	r7, r1, r4
   1ed70:	mov	r5, r3
   1ed74:	str	r5, [r6, #8]
   1ed78:	mov	r2, r4
   1ed7c:	sub	r1, r7, r4
   1ed80:	mov	r0, r6
   1ed84:	sub	r4, r4, #1
   1ed88:	bl	1eadc <__printf_chk@plt+0xd41c>
   1ed8c:	cmp	r4, #1
   1ed90:	add	r5, r5, #4
   1ed94:	bne	1ed74 <__printf_chk@plt+0xd6b4>
   1ed98:	pop	{r4, r5, r6, r7, r8, pc}
   1ed9c:	ldr	r3, [pc, #668]	; 1f040 <__printf_chk@plt+0xd980>
   1eda0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eda4:	sub	sp, sp, #1312	; 0x520
   1eda8:	sub	sp, sp, #4
   1edac:	ldr	r3, [r3]
   1edb0:	subs	r5, r0, #0
   1edb4:	str	r1, [sp, #4]
   1edb8:	str	r3, [sp, #1308]	; 0x51c
   1edbc:	beq	1edf8 <__printf_chk@plt+0xd738>
   1edc0:	add	r3, sp, #1040	; 0x410
   1edc4:	add	r3, r3, #8
   1edc8:	ldr	sl, [pc, #628]	; 1f044 <__printf_chk@plt+0xd984>
   1edcc:	add	r9, r3, #1
   1edd0:	ldrb	r3, [r5, #2]
   1edd4:	cmp	r3, #0
   1edd8:	addne	r2, sp, #1040	; 0x410
   1eddc:	addne	r2, r2, #8
   1ede0:	movne	r6, r5
   1ede4:	movne	r8, #0
   1ede8:	bne	1ee28 <__printf_chk@plt+0xd768>
   1edec:	ldr	r5, [r5, #4]
   1edf0:	cmp	r5, #0
   1edf4:	bne	1edd0 <__printf_chk@plt+0xd710>
   1edf8:	ldr	r3, [pc, #576]	; 1f040 <__printf_chk@plt+0xd980>
   1edfc:	ldr	r2, [sp, #1308]	; 0x51c
   1ee00:	ldr	r3, [r3]
   1ee04:	cmp	r2, r3
   1ee08:	bne	1f03c <__printf_chk@plt+0xd97c>
   1ee0c:	add	sp, sp, #1312	; 0x520
   1ee10:	add	sp, sp, #4
   1ee14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee18:	ldrb	r3, [r6, #2]
   1ee1c:	cmp	r3, #0
   1ee20:	beq	1ee68 <__printf_chk@plt+0xd7a8>
   1ee24:	mov	r8, r7
   1ee28:	strb	r3, [r2, #1]!
   1ee2c:	add	r7, r8, #1
   1ee30:	ldr	r6, [r6, #4]
   1ee34:	clz	r4, r6
   1ee38:	lsr	r4, r4, #5
   1ee3c:	cmp	r7, #255	; 0xff
   1ee40:	movle	r3, r4
   1ee44:	orrgt	r3, r4, #1
   1ee48:	cmp	r3, #0
   1ee4c:	beq	1ee18 <__printf_chk@plt+0xd758>
   1ee50:	cmp	r7, #1
   1ee54:	bne	1ee74 <__printf_chk@plt+0xd7b4>
   1ee58:	cmp	r4, #0
   1ee5c:	bne	1edf8 <__printf_chk@plt+0xd738>
   1ee60:	mov	r5, r6
   1ee64:	b	1edd0 <__printf_chk@plt+0xd710>
   1ee68:	cmp	r7, #1
   1ee6c:	beq	1ee60 <__printf_chk@plt+0xd7a0>
   1ee70:	mov	r4, r3
   1ee74:	ldr	r0, [sl, #4]
   1ee78:	mov	r2, #0
   1ee7c:	add	r0, r0, #8
   1ee80:	mov	r1, r9
   1ee84:	strb	r2, [r9, r7]
   1ee88:	bl	1352c <__printf_chk@plt+0x1e6c>
   1ee8c:	subs	fp, r0, #0
   1ee90:	beq	1eec4 <__printf_chk@plt+0xd804>
   1ee94:	mov	r3, #1
   1ee98:	mov	r2, #0
   1ee9c:	mov	r0, r3
   1eea0:	ldrb	r1, [fp, r2]
   1eea4:	cmp	r1, r3
   1eea8:	strbeq	r0, [r5]
   1eeac:	ldr	r5, [r5, #4]
   1eeb0:	addeq	r2, r2, #1
   1eeb4:	cmp	r5, #0
   1eeb8:	add	r3, r3, #1
   1eebc:	bne	1eea0 <__printf_chk@plt+0xd7e0>
   1eec0:	b	1ee58 <__printf_chk@plt+0xd798>
   1eec4:	mov	r3, #32
   1eec8:	strb	r3, [r9, r7]
   1eecc:	add	r3, sp, #1312	; 0x520
   1eed0:	ldr	r0, [sl, #4]
   1eed4:	add	r3, r3, r8
   1eed8:	add	r0, r0, #8
   1eedc:	mov	r1, r9
   1eee0:	strb	fp, [r3, #-261]	; 0xfffffefb
   1eee4:	bl	1352c <__printf_chk@plt+0x1e6c>
   1eee8:	cmp	r0, #0
   1eeec:	beq	1ef8c <__printf_chk@plt+0xd8cc>
   1eef0:	ldrb	r3, [r0]
   1eef4:	cmp	r3, #1
   1eef8:	bne	1ef18 <__printf_chk@plt+0xd858>
   1eefc:	ldr	r2, [sp, #4]
   1ef00:	tst	r2, #32
   1ef04:	strbne	r3, [r5]
   1ef08:	ldrbeq	r3, [r0, #1]
   1ef0c:	ldrbne	r3, [r0, #1]
   1ef10:	moveq	fp, #1
   1ef14:	movne	fp, #1
   1ef18:	cmp	r3, #2
   1ef1c:	ldr	r3, [r5, #4]
   1ef20:	bne	1ef38 <__printf_chk@plt+0xd878>
   1ef24:	ldr	r2, [sp, #4]
   1ef28:	add	fp, fp, #1
   1ef2c:	tst	r2, #8
   1ef30:	moveq	r2, #1
   1ef34:	strbeq	r2, [r3]
   1ef38:	ldr	r2, [sp, #4]
   1ef3c:	tst	r2, #16
   1ef40:	movne	r8, r7
   1ef44:	tst	r2, #4
   1ef48:	ldr	r2, [r3, #4]
   1ef4c:	subne	r8, r8, #1
   1ef50:	cmp	r2, #0
   1ef54:	cmpne	r8, #3
   1ef58:	ble	1ee58 <__printf_chk@plt+0xd798>
   1ef5c:	mov	r3, #3
   1ef60:	mov	ip, #1
   1ef64:	ldrb	r1, [r0, fp]
   1ef68:	cmp	r1, r3
   1ef6c:	strbeq	ip, [r2]
   1ef70:	ldr	r2, [r2, #4]
   1ef74:	add	r3, r3, #1
   1ef78:	addeq	fp, fp, #1
   1ef7c:	cmp	r2, #0
   1ef80:	cmpne	r8, r3
   1ef84:	bgt	1ef64 <__printf_chk@plt+0xd8a4>
   1ef88:	b	1ee58 <__printf_chk@plt+0xd798>
   1ef8c:	add	r3, sp, #1312	; 0x520
   1ef90:	add	fp, r8, #2
   1ef94:	add	r1, r3, fp
   1ef98:	mov	ip, #46	; 0x2e
   1ef9c:	ldr	r0, [sl, #4]
   1efa0:	strb	ip, [r1, #-264]	; 0xfffffef8
   1efa4:	add	r1, sp, #1040	; 0x410
   1efa8:	add	r3, sp, #12
   1efac:	add	r0, r0, #40	; 0x28
   1efb0:	add	r2, r8, #3
   1efb4:	add	r1, r1, #8
   1efb8:	strb	ip, [sp, #1048]	; 0x418
   1efbc:	bl	1ed3c <__printf_chk@plt+0xd67c>
   1efc0:	ldr	r3, [sp, #4]
   1efc4:	ands	r3, r3, #32
   1efc8:	streq	r3, [sp, #20]
   1efcc:	ldr	r3, [sp, #4]
   1efd0:	tst	r3, #8
   1efd4:	movne	r3, #0
   1efd8:	strne	r3, [sp, #24]
   1efdc:	ldr	r3, [sp, #4]
   1efe0:	tst	r3, #16
   1efe4:	and	r3, r3, #4
   1efe8:	bne	1f02c <__printf_chk@plt+0xd96c>
   1efec:	cmp	r3, #0
   1eff0:	movne	r7, r8
   1eff4:	cmp	r7, #2
   1eff8:	ble	1ee58 <__printf_chk@plt+0xd798>
   1effc:	add	r2, sp, #20
   1f000:	mov	r3, #2
   1f004:	mov	r0, #1
   1f008:	ldr	r1, [r2], #4
   1f00c:	add	r3, r3, #1
   1f010:	tst	r1, #1
   1f014:	strbne	r0, [r5]
   1f018:	ldr	r5, [r5, #4]
   1f01c:	cmp	r5, #0
   1f020:	cmpne	r3, r7
   1f024:	blt	1f008 <__printf_chk@plt+0xd948>
   1f028:	b	1ee58 <__printf_chk@plt+0xd798>
   1f02c:	cmp	r3, #0
   1f030:	moveq	r7, fp
   1f034:	beq	1effc <__printf_chk@plt+0xd93c>
   1f038:	b	1eff4 <__printf_chk@plt+0xd934>
   1f03c:	bl	1148c <__stack_chk_fail@plt>
   1f040:	andeq	ip, r7, r0, lsl sp
   1f044:	strdeq	r2, [r8], -r8
   1f048:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f04c:	mov	r6, r0
   1f050:	ldr	r8, [pc, #708]	; 1f31c <__printf_chk@plt+0xdc5c>
   1f054:	ldr	r0, [r0, #164]	; 0xa4
   1f058:	sub	sp, sp, #16
   1f05c:	ldr	r3, [r8]
   1f060:	cmp	r0, #0
   1f064:	mov	r5, r1
   1f068:	str	r3, [sp, #12]
   1f06c:	beq	1f2b0 <__printf_chk@plt+0xdbf0>
   1f070:	ldr	r3, [r0]
   1f074:	ldr	r3, [r3, #132]	; 0x84
   1f078:	blx	r3
   1f07c:	cmp	r5, #0
   1f080:	addne	r7, r6, #164	; 0xa4
   1f084:	mov	r4, r0
   1f088:	bne	1f0e8 <__printf_chk@plt+0xda28>
   1f08c:	ldr	r3, [r6, #164]	; 0xa4
   1f090:	add	r7, r3, #4
   1f094:	ldr	r0, [r3, #4]
   1f098:	cmp	r0, #0
   1f09c:	bne	1f0d0 <__printf_chk@plt+0xda10>
   1f0a0:	ldr	r2, [sp, #12]
   1f0a4:	ldr	r3, [r8]
   1f0a8:	cmp	r2, r3
   1f0ac:	bne	1f318 <__printf_chk@plt+0xdc58>
   1f0b0:	add	sp, sp, #16
   1f0b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f0b8:	ldr	r3, [r7]
   1f0bc:	mov	r4, r0
   1f0c0:	add	r7, r3, #4
   1f0c4:	ldr	r0, [r3, #4]
   1f0c8:	cmp	r0, #0
   1f0cc:	beq	1f0a0 <__printf_chk@plt+0xd9e0>
   1f0d0:	ldr	r3, [r0]
   1f0d4:	ldr	r3, [r3, #132]	; 0x84
   1f0d8:	blx	r3
   1f0dc:	cmp	r4, #1
   1f0e0:	cmpeq	r0, #0
   1f0e4:	bne	1f0b8 <__printf_chk@plt+0xd9f8>
   1f0e8:	ldr	r5, [r7]
   1f0ec:	cmp	r5, #0
   1f0f0:	bne	1f110 <__printf_chk@plt+0xda50>
   1f0f4:	b	1f0a0 <__printf_chk@plt+0xd9e0>
   1f0f8:	ldr	r3, [r5]
   1f0fc:	mov	r0, r5
   1f100:	ldr	r3, [r3, #132]	; 0x84
   1f104:	blx	r3
   1f108:	cmp	r0, #0
   1f10c:	bne	1f138 <__printf_chk@plt+0xda78>
   1f110:	ldr	r5, [r5, #4]
   1f114:	cmp	r5, #0
   1f118:	bne	1f0f8 <__printf_chk@plt+0xda38>
   1f11c:	ldr	r4, [r7]
   1f120:	str	r5, [sp, #4]
   1f124:	cmp	r4, #0
   1f128:	str	r5, [sp, #8]
   1f12c:	beq	1f20c <__printf_chk@plt+0xdb4c>
   1f130:	mov	r9, r5
   1f134:	b	1f16c <__printf_chk@plt+0xdaac>
   1f138:	ldr	r3, [r5]
   1f13c:	mov	r0, r5
   1f140:	ldr	r3, [r3, #132]	; 0x84
   1f144:	blx	r3
   1f148:	ldr	r4, [r7]
   1f14c:	mov	r3, #0
   1f150:	cmp	r5, r4
   1f154:	str	r3, [sp, #4]
   1f158:	str	r3, [sp, #8]
   1f15c:	sub	r9, r0, #2
   1f160:	clz	r9, r9
   1f164:	lsr	r9, r9, #5
   1f168:	beq	1f308 <__printf_chk@plt+0xdc48>
   1f16c:	mov	r1, #0
   1f170:	mov	sl, r1
   1f174:	b	1f17c <__printf_chk@plt+0xdabc>
   1f178:	mov	r4, r3
   1f17c:	ldr	r3, [r4]
   1f180:	add	r2, sp, #8
   1f184:	mov	r0, r4
   1f188:	ldr	r3, [r3, #92]	; 0x5c
   1f18c:	blx	r3
   1f190:	ldr	r3, [r4, #4]
   1f194:	str	sl, [r4, #4]
   1f198:	cmp	r3, r5
   1f19c:	mov	sl, r4
   1f1a0:	mov	r1, r0
   1f1a4:	str	r0, [sp, #4]
   1f1a8:	bne	1f178 <__printf_chk@plt+0xdab8>
   1f1ac:	cmp	r9, #0
   1f1b0:	bne	1f26c <__printf_chk@plt+0xdbac>
   1f1b4:	cmp	r0, #0
   1f1b8:	beq	1f20c <__printf_chk@plt+0xdb4c>
   1f1bc:	ldrb	r2, [r0, #2]
   1f1c0:	mov	ip, #1
   1f1c4:	b	1f1f0 <__printf_chk@plt+0xdb30>
   1f1c8:	cmp	r3, #0
   1f1cc:	beq	1f2a8 <__printf_chk@plt+0xdbe8>
   1f1d0:	ldrb	r2, [r3, #2]
   1f1d4:	cmp	r2, #0
   1f1d8:	strbne	ip, [r1, #1]
   1f1dc:	bne	1f1e8 <__printf_chk@plt+0xdb28>
   1f1e0:	strb	r2, [r1, #1]
   1f1e4:	ldrb	r2, [r3, #2]
   1f1e8:	mov	r9, r0
   1f1ec:	mov	r1, r3
   1f1f0:	cmp	r9, #0
   1f1f4:	mov	r0, r2
   1f1f8:	ldr	r3, [r1, #4]
   1f1fc:	bne	1f1c8 <__printf_chk@plt+0xdb08>
   1f200:	cmp	r3, #0
   1f204:	strb	r9, [r1, #1]
   1f208:	bne	1f1e4 <__printf_chk@plt+0xdb24>
   1f20c:	ldr	r1, [r6, #284]	; 0x11c
   1f210:	cmp	r1, #0
   1f214:	beq	1f26c <__printf_chk@plt+0xdbac>
   1f218:	tst	r1, #2
   1f21c:	bne	1f2c4 <__printf_chk@plt+0xdc04>
   1f220:	lsr	r0, r1, #5
   1f224:	and	r0, r0, #1
   1f228:	lsr	ip, r1, #4
   1f22c:	rsb	r0, r0, #4
   1f230:	and	ip, ip, #1
   1f234:	lsl	r2, r1, #28
   1f238:	sub	r0, r0, ip
   1f23c:	lsl	r3, r1, #29
   1f240:	add	r2, r0, r2, lsr #31
   1f244:	ldr	r0, [sp, #8]
   1f248:	add	r3, r2, r3, lsr #31
   1f24c:	cmp	r3, r0
   1f250:	bgt	1f26c <__printf_chk@plt+0xdbac>
   1f254:	ldr	r3, [pc, #196]	; 1f320 <__printf_chk@plt+0xdc60>
   1f258:	ldr	r3, [r3, #4]
   1f25c:	cmp	r3, #0
   1f260:	beq	1f26c <__printf_chk@plt+0xdbac>
   1f264:	ldr	r0, [sp, #4]
   1f268:	bl	1ed9c <__printf_chk@plt+0xd6dc>
   1f26c:	cmp	r4, #0
   1f270:	beq	1f2a0 <__printf_chk@plt+0xdbe0>
   1f274:	mov	r9, #0
   1f278:	ldm	r4, {r3, r6}
   1f27c:	mov	r1, r5
   1f280:	mov	r0, r4
   1f284:	ldr	r3, [r3, #88]	; 0x58
   1f288:	add	r2, sp, #4
   1f28c:	str	r9, [r4, #4]
   1f290:	blx	r3
   1f294:	subs	r4, r6, #0
   1f298:	mov	r5, r0
   1f29c:	bne	1f278 <__printf_chk@plt+0xdbb8>
   1f2a0:	str	r5, [r7]
   1f2a4:	b	1f0a0 <__printf_chk@plt+0xd9e0>
   1f2a8:	strb	r3, [r1, #1]
   1f2ac:	b	1f20c <__printf_chk@plt+0xdb4c>
   1f2b0:	ldr	r0, [pc, #108]	; 1f324 <__printf_chk@plt+0xdc64>
   1f2b4:	ldr	r1, [pc, #108]	; 1f328 <__printf_chk@plt+0xdc68>
   1f2b8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1f2bc:	ldr	r0, [r6, #164]	; 0xa4
   1f2c0:	b	1f070 <__printf_chk@plt+0xd9b0>
   1f2c4:	ldr	r3, [pc, #96]	; 1f32c <__printf_chk@plt+0xdc6c>
   1f2c8:	ldr	r3, [r3]
   1f2cc:	mov	r0, r3
   1f2d0:	ldr	r3, [r3]
   1f2d4:	ldr	r3, [r3, #24]
   1f2d8:	blx	r3
   1f2dc:	ldr	r2, [r6, #112]	; 0x70
   1f2e0:	ldr	r1, [r6, #96]	; 0x60
   1f2e4:	cmp	r2, #1
   1f2e8:	ldr	r3, [r6, #104]	; 0x68
   1f2ec:	subgt	r2, r2, #1
   1f2f0:	mlagt	r3, r1, r2, r3
   1f2f4:	add	r3, r3, r1
   1f2f8:	cmp	r0, r3
   1f2fc:	ble	1f26c <__printf_chk@plt+0xdbac>
   1f300:	ldr	r1, [r6, #284]	; 0x11c
   1f304:	b	1f220 <__printf_chk@plt+0xdb60>
   1f308:	cmp	r0, #2
   1f30c:	beq	1f2a0 <__printf_chk@plt+0xdbe0>
   1f310:	mov	r4, r3
   1f314:	b	1f20c <__printf_chk@plt+0xdb4c>
   1f318:	bl	1148c <__stack_chk_fail@plt>
   1f31c:	andeq	ip, r7, r0, lsl sp
   1f320:	strdeq	r2, [r8], -r8
   1f324:	ldrdeq	r0, [r0], -r1
   1f328:	andeq	r6, r5, ip, asr #4
   1f32c:	andeq	r2, r8, r0, asr #23
   1f330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f334:	mov	r5, r0
   1f338:	ldr	r8, [pc, #960]	; 1f700 <__printf_chk@plt+0xe040>
   1f33c:	ldr	r0, [r0, #72]	; 0x48
   1f340:	sub	sp, sp, #44	; 0x2c
   1f344:	ldr	r3, [r8]
   1f348:	cmp	r0, #0
   1f34c:	str	r3, [sp, #36]	; 0x24
   1f350:	beq	1f5ec <__printf_chk@plt+0xdf2c>
   1f354:	ldr	r3, [r5, #200]	; 0xc8
   1f358:	cmp	r3, #0
   1f35c:	bne	1f5ec <__printf_chk@plt+0xdf2c>
   1f360:	ldr	r3, [r5, #216]	; 0xd8
   1f364:	cmp	r3, #0
   1f368:	bne	1f5ec <__printf_chk@plt+0xdf2c>
   1f36c:	ldr	r3, [r5]
   1f370:	cmp	r3, #0
   1f374:	bne	1f5ec <__printf_chk@plt+0xdf2c>
   1f378:	ldr	r0, [r5, #164]	; 0xa4
   1f37c:	cmp	r0, #0
   1f380:	beq	1f5ec <__printf_chk@plt+0xdf2c>
   1f384:	ldr	fp, [r5, #84]	; 0x54
   1f388:	mov	sl, r1
   1f38c:	cmp	fp, #0
   1f390:	mov	r9, r2
   1f394:	movle	fp, #0
   1f398:	movgt	fp, #1
   1f39c:	cmp	r9, #0
   1f3a0:	bne	1f3c4 <__printf_chk@plt+0xdd04>
   1f3a4:	ldr	r3, [r0]
   1f3a8:	ldr	r3, [r3, #28]
   1f3ac:	blx	r3
   1f3b0:	ldr	r3, [r5, #172]	; 0xac
   1f3b4:	ldr	r2, [r5, #136]	; 0x88
   1f3b8:	sub	r0, r3, r0
   1f3bc:	cmp	r2, r0
   1f3c0:	bge	1f5ec <__printf_chk@plt+0xdf2c>
   1f3c4:	mov	r1, sl
   1f3c8:	mov	r0, r5
   1f3cc:	bl	1f048 <__printf_chk@plt+0xd988>
   1f3d0:	mov	r0, r5
   1f3d4:	bl	19b58 <__printf_chk@plt+0x8498>
   1f3d8:	subs	r6, r0, #0
   1f3dc:	beq	1f5ec <__printf_chk@plt+0xdf2c>
   1f3e0:	ldr	r2, [r5, #164]	; 0xa4
   1f3e4:	ldr	r0, [r6, #12]
   1f3e8:	cmp	r2, r0
   1f3ec:	bne	1f3f8 <__printf_chk@plt+0xdd38>
   1f3f0:	b	1f680 <__printf_chk@plt+0xdfc0>
   1f3f4:	mov	r2, r3
   1f3f8:	ldr	r3, [r2, #4]
   1f3fc:	cmp	r3, r0
   1f400:	bne	1f3f4 <__printf_chk@plt+0xdd34>
   1f404:	add	r4, r2, #4
   1f408:	ldr	r2, [r0]
   1f40c:	add	r3, sp, #24
   1f410:	ldr	r1, [r6, #16]
   1f414:	ldr	r7, [r2, #128]	; 0x80
   1f418:	add	r2, sp, #20
   1f41c:	blx	r7
   1f420:	ldr	r2, [sp, #24]
   1f424:	ldr	r3, [r5, #68]	; 0x44
   1f428:	str	r2, [r4]
   1f42c:	ldr	r2, [pc, #720]	; 1f704 <__printf_chk@plt+0xe044>
   1f430:	cmp	r3, #3
   1f434:	ldr	r7, [r2]
   1f438:	beq	1f658 <__printf_chk@plt+0xdf98>
   1f43c:	cmp	r3, #5
   1f440:	beq	1f634 <__printf_chk@plt+0xdf74>
   1f444:	cmp	r3, #1
   1f448:	ldr	r3, [r6, #8]
   1f44c:	beq	1f618 <__printf_chk@plt+0xdf58>
   1f450:	add	r4, sp, #32
   1f454:	mov	r1, r3
   1f458:	mov	r2, r7
   1f45c:	mov	r3, #0
   1f460:	ldr	r0, [sp, #20]
   1f464:	bl	183a8 <__printf_chk@plt+0x6ce8>
   1f468:	ldr	r2, [r6, #4]
   1f46c:	ldr	r3, [r5, #180]	; 0xb4
   1f470:	add	r7, r7, r2
   1f474:	sub	r3, r3, r7
   1f478:	str	r3, [r5, #180]	; 0xb4
   1f47c:	ldrb	r3, [r6, #20]
   1f480:	mov	r0, r6
   1f484:	mov	r6, #0
   1f488:	cmp	r3, #0
   1f48c:	ldrne	r3, [r5, #288]	; 0x120
   1f490:	addne	r3, r3, #1
   1f494:	str	r3, [r5, #288]	; 0x120
   1f498:	bl	5135c <_ZdlPv@@Base>
   1f49c:	mov	r0, r4
   1f4a0:	str	r6, [r5, #176]	; 0xb0
   1f4a4:	mov	r1, r6
   1f4a8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1f4ac:	ldr	r4, [r5, #164]	; 0xa4
   1f4b0:	ldr	r3, [sp, #32]
   1f4b4:	cmp	r4, r6
   1f4b8:	str	r3, [r5, #172]	; 0xac
   1f4bc:	beq	1f604 <__printf_chk@plt+0xdf44>
   1f4c0:	ldr	r3, [r4]
   1f4c4:	mov	r0, r4
   1f4c8:	ldr	r3, [r3, #104]	; 0x68
   1f4cc:	blx	r3
   1f4d0:	cmp	r0, #0
   1f4d4:	moveq	r6, r4
   1f4d8:	ldr	r4, [r4, #4]
   1f4dc:	cmp	r4, #0
   1f4e0:	bne	1f4c0 <__printf_chk@plt+0xde00>
   1f4e4:	cmp	r6, #0
   1f4e8:	ldr	r4, [r5, #164]	; 0xa4
   1f4ec:	beq	1f604 <__printf_chk@plt+0xdf44>
   1f4f0:	ldr	r3, [r6, #4]
   1f4f4:	mov	r2, #0
   1f4f8:	cmp	r4, #0
   1f4fc:	str	r3, [sp, #12]
   1f500:	str	r2, [r6, #4]
   1f504:	beq	1f54c <__printf_chk@plt+0xde8c>
   1f508:	ldr	r3, [r4]
   1f50c:	mov	r0, r4
   1f510:	ldr	r3, [r3, #28]
   1f514:	blx	r3
   1f518:	ldr	r3, [r5, #172]	; 0xac
   1f51c:	ldr	r2, [r4]
   1f520:	ldr	r2, [r2, #48]	; 0x30
   1f524:	add	r0, r3, r0
   1f528:	str	r0, [r5, #172]	; 0xac
   1f52c:	mov	r0, r4
   1f530:	blx	r2
   1f534:	ldr	r4, [r4, #4]
   1f538:	ldr	r3, [r5, #176]	; 0xb0
   1f53c:	cmp	r4, #0
   1f540:	add	r0, r3, r0
   1f544:	str	r0, [r5, #176]	; 0xb0
   1f548:	bne	1f508 <__printf_chk@plt+0xde48>
   1f54c:	ldr	r4, [sp, #12]
   1f550:	mov	r3, #0
   1f554:	str	r3, [r5, #240]	; 0xf0
   1f558:	mov	r2, r7
   1f55c:	mov	r3, fp
   1f560:	ldr	r1, [sp, #20]
   1f564:	mov	r0, r5
   1f568:	bl	19664 <__printf_chk@plt+0x7fa4>
   1f56c:	cmp	r4, #0
   1f570:	beq	1f5ac <__printf_chk@plt+0xdeec>
   1f574:	ldr	r3, [r4]
   1f578:	mov	r0, r4
   1f57c:	ldr	r6, [r4, #4]
   1f580:	ldr	r3, [r3, #28]
   1f584:	blx	r3
   1f588:	ldr	r2, [r4]
   1f58c:	ldr	r3, [r5, #180]	; 0xb4
   1f590:	ldr	r2, [r2, #4]
   1f594:	sub	r0, r3, r0
   1f598:	str	r0, [r5, #180]	; 0xb4
   1f59c:	mov	r0, r4
   1f5a0:	blx	r2
   1f5a4:	subs	r4, r6, #0
   1f5a8:	bne	1f574 <__printf_chk@plt+0xdeb4>
   1f5ac:	ldr	r0, [r5, #164]	; 0xa4
   1f5b0:	cmp	r0, #0
   1f5b4:	beq	1f5ec <__printf_chk@plt+0xdf2c>
   1f5b8:	ldr	r3, [r5, #128]	; 0x80
   1f5bc:	cmp	r3, #0
   1f5c0:	movne	r3, #0
   1f5c4:	ldrne	r2, [r5, #124]	; 0x7c
   1f5c8:	ldreq	r3, [r5, #120]	; 0x78
   1f5cc:	strne	r2, [r5, #132]	; 0x84
   1f5d0:	streq	r3, [r5, #132]	; 0x84
   1f5d4:	strne	r3, [r5, #128]	; 0x80
   1f5d8:	ldr	r2, [r5, #132]	; 0x84
   1f5dc:	ldr	r3, [r5, #8]
   1f5e0:	sub	r3, r3, r2
   1f5e4:	str	r3, [r5, #136]	; 0x88
   1f5e8:	b	1f39c <__printf_chk@plt+0xdcdc>
   1f5ec:	ldr	r2, [sp, #36]	; 0x24
   1f5f0:	ldr	r3, [r8]
   1f5f4:	cmp	r2, r3
   1f5f8:	bne	1f6fc <__printf_chk@plt+0xe03c>
   1f5fc:	add	sp, sp, #44	; 0x2c
   1f600:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f604:	mov	r2, #1
   1f608:	mov	r3, #0
   1f60c:	str	r2, [r5, #240]	; 0xf0
   1f610:	str	r3, [r5, #164]	; 0xa4
   1f614:	b	1f558 <__printf_chk@plt+0xde98>
   1f618:	cmp	r3, #0
   1f61c:	beq	1f688 <__printf_chk@plt+0xdfc8>
   1f620:	ldr	r7, [r5, #136]	; 0x88
   1f624:	ldr	r2, [r6, #4]
   1f628:	add	r4, sp, #32
   1f62c:	sub	r7, r7, r2
   1f630:	b	1f454 <__printf_chk@plt+0xdd94>
   1f634:	ldr	r3, [r6, #4]
   1f638:	ldr	r1, [r5, #136]	; 0x88
   1f63c:	ldr	r2, [r5, #132]	; 0x84
   1f640:	sub	r1, r1, r3
   1f644:	add	r2, r2, r1
   1f648:	ldr	r3, [r6, #8]
   1f64c:	add	r4, sp, #32
   1f650:	str	r2, [r5, #132]	; 0x84
   1f654:	b	1f454 <__printf_chk@plt+0xdd94>
   1f658:	ldr	r3, [r6, #4]
   1f65c:	ldr	r2, [r5, #136]	; 0x88
   1f660:	ldr	r1, [r5, #132]	; 0x84
   1f664:	sub	r2, r2, r3
   1f668:	mov	fp, #1
   1f66c:	add	r2, r2, r2, lsr #31
   1f670:	ldr	r3, [r6, #8]
   1f674:	add	r2, r1, r2, asr fp
   1f678:	str	r2, [r5, #132]	; 0x84
   1f67c:	b	1f450 <__printf_chk@plt+0xdd90>
   1f680:	add	r4, r5, #164	; 0xa4
   1f684:	b	1f408 <__printf_chk@plt+0xdd48>
   1f688:	mov	r1, r3
   1f68c:	add	r0, sp, #28
   1f690:	str	r3, [sp, #12]
   1f694:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1f698:	ldr	r1, [r6, #4]
   1f69c:	ldr	r2, [sp, #28]
   1f6a0:	add	r4, sp, #32
   1f6a4:	cmp	r1, r2
   1f6a8:	ldr	r3, [sp, #12]
   1f6ac:	bgt	1f6b8 <__printf_chk@plt+0xdff8>
   1f6b0:	ldr	r3, [r6, #8]
   1f6b4:	b	1f454 <__printf_chk@plt+0xdd94>
   1f6b8:	mov	r1, r3
   1f6bc:	mov	r0, r4
   1f6c0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   1f6c4:	ldr	r3, [r5, #136]	; 0x88
   1f6c8:	ldr	r2, [sp, #32]
   1f6cc:	cmp	r3, r2
   1f6d0:	ble	1f6b0 <__printf_chk@plt+0xdff0>
   1f6d4:	ldr	r2, [r6, #4]
   1f6d8:	cmp	r3, r2
   1f6dc:	ble	1f6b0 <__printf_chk@plt+0xdff0>
   1f6e0:	ldr	r3, [pc, #32]	; 1f708 <__printf_chk@plt+0xe048>
   1f6e4:	ldr	r1, [pc, #32]	; 1f70c <__printf_chk@plt+0xe04c>
   1f6e8:	mov	r2, r3
   1f6ec:	str	r3, [sp]
   1f6f0:	mov	r0, #4
   1f6f4:	bl	29fac <__printf_chk@plt+0x188ec>
   1f6f8:	b	1f6b0 <__printf_chk@plt+0xdff0>
   1f6fc:	bl	1148c <__stack_chk_fail@plt>
   1f700:	andeq	ip, r7, r0, lsl sp
   1f704:	andeq	r5, r8, ip, lsr #19
   1f708:	andeq	r6, r8, r0, lsr #15
   1f70c:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   1f710:	ldr	r3, [r0, #200]	; 0xc8
   1f714:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f718:	cmp	r3, #0
   1f71c:	sub	sp, sp, #12
   1f720:	mov	r4, r0
   1f724:	bne	1f748 <__printf_chk@plt+0xe088>
   1f728:	ldr	r3, [r0, #216]	; 0xd8
   1f72c:	cmp	r3, #0
   1f730:	bne	1f748 <__printf_chk@plt+0xe088>
   1f734:	ldr	r3, [r4, #76]	; 0x4c
   1f738:	cmp	r3, #0
   1f73c:	beq	1f760 <__printf_chk@plt+0xe0a0>
   1f740:	add	sp, sp, #12
   1f744:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f748:	ldr	r1, [pc, #344]	; 1f8a8 <__printf_chk@plt+0xe1e8>
   1f74c:	ldr	r0, [pc, #344]	; 1f8ac <__printf_chk@plt+0xe1ec>
   1f750:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   1f754:	ldr	r3, [r4, #76]	; 0x4c
   1f758:	cmp	r3, #0
   1f75c:	bne	1f740 <__printf_chk@plt+0xe080>
   1f760:	ldr	r3, [pc, #328]	; 1f8b0 <__printf_chk@plt+0xe1f0>
   1f764:	mov	r0, r4
   1f768:	ldr	r6, [r3]
   1f76c:	bl	46fe8 <__printf_chk@plt+0x35928>
   1f770:	mov	r5, r0
   1f774:	mov	r0, r4
   1f778:	bl	47624 <__printf_chk@plt+0x35f64>
   1f77c:	ldr	r3, [pc, #304]	; 1f8b4 <__printf_chk@plt+0xe1f4>
   1f780:	ldr	r3, [r3, #184]	; 0xb8
   1f784:	cmp	r3, #0
   1f788:	mov	r7, r0
   1f78c:	beq	1f838 <__printf_chk@plt+0xe178>
   1f790:	mov	r0, #12
   1f794:	bl	5130c <_Znwj@@Base>
   1f798:	mov	r2, r7
   1f79c:	mov	r1, r5
   1f7a0:	mov	r8, r0
   1f7a4:	bl	44ef8 <__printf_chk@plt+0x33838>
   1f7a8:	ldr	r0, [r4, #164]	; 0xa4
   1f7ac:	bl	443d4 <__printf_chk@plt+0x32d14>
   1f7b0:	cmp	r0, #1
   1f7b4:	beq	1f864 <__printf_chk@plt+0xe1a4>
   1f7b8:	ldr	r0, [r4, #164]	; 0xa4
   1f7bc:	cmp	r0, #0
   1f7c0:	beq	1f7e4 <__printf_chk@plt+0xe124>
   1f7c4:	ldr	r1, [r0]
   1f7c8:	mov	r2, r5
   1f7cc:	mov	r3, r7
   1f7d0:	ldr	r5, [r1, #52]	; 0x34
   1f7d4:	mov	r1, r6
   1f7d8:	blx	r5
   1f7dc:	cmp	r0, #0
   1f7e0:	bne	1f850 <__printf_chk@plt+0xe190>
   1f7e4:	mov	r0, #48	; 0x30
   1f7e8:	ldr	r7, [r4, #320]	; 0x140
   1f7ec:	bl	5130c <_Znwj@@Base>
   1f7f0:	mov	ip, #0
   1f7f4:	mov	r2, r7
   1f7f8:	mov	r3, r8
   1f7fc:	mov	r1, r6
   1f800:	str	ip, [sp]
   1f804:	mov	r5, r0
   1f808:	bl	44f1c <__printf_chk@plt+0x3385c>
   1f80c:	mov	r1, r5
   1f810:	mov	r0, r4
   1f814:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   1f818:	ldr	r2, [r4, #244]	; 0xf4
   1f81c:	mov	r1, #0
   1f820:	mov	r0, r4
   1f824:	bl	1f330 <__printf_chk@plt+0xdc70>
   1f828:	mov	r3, #0
   1f82c:	str	r3, [r4, #244]	; 0xf4
   1f830:	add	sp, sp, #12
   1f834:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f838:	ldr	r0, [r4, #164]	; 0xa4
   1f83c:	bl	443d4 <__printf_chk@plt+0x32d14>
   1f840:	mov	r6, r5
   1f844:	cmp	r0, #1
   1f848:	addeq	r6, r5, r7
   1f84c:	b	1f790 <__printf_chk@plt+0xe0d0>
   1f850:	ldr	r3, [r4, #172]	; 0xac
   1f854:	add	r6, r3, r6
   1f858:	str	r6, [r4, #172]	; 0xac
   1f85c:	add	sp, sp, #12
   1f860:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f864:	mov	r0, #12
   1f868:	bl	5130c <_Znwj@@Base>
   1f86c:	mov	r2, r7
   1f870:	mov	r1, r5
   1f874:	mov	r9, r0
   1f878:	bl	44ef8 <__printf_chk@plt+0x33838>
   1f87c:	str	r9, [r8, #8]
   1f880:	b	1f7b8 <__printf_chk@plt+0xe0f8>
   1f884:	mov	r0, r9
   1f888:	bl	5135c <_ZdlPv@@Base>
   1f88c:	bl	11498 <__cxa_end_cleanup@plt>
   1f890:	mov	r0, r8
   1f894:	bl	5135c <_ZdlPv@@Base>
   1f898:	bl	11498 <__cxa_end_cleanup@plt>
   1f89c:	mov	r0, r5
   1f8a0:	bl	5135c <_ZdlPv@@Base>
   1f8a4:	bl	11498 <__cxa_end_cleanup@plt>
   1f8a8:	andeq	r6, r5, ip, asr #4
   1f8ac:	andeq	r0, r0, fp, lsr #3
   1f8b0:	andeq	r5, r8, ip, lsr #19
   1f8b4:	strdeq	r2, [r8], -r8
   1f8b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f8bc:	sub	sp, sp, #12
   1f8c0:	ldr	lr, [r0, #76]	; 0x4c
   1f8c4:	cmp	lr, #0
   1f8c8:	bne	1f9c8 <__printf_chk@plt+0xe308>
   1f8cc:	ldr	r3, [r0, #216]	; 0xd8
   1f8d0:	mov	r4, r0
   1f8d4:	cmp	r3, #0
   1f8d8:	ldr	sl, [pc, #408]	; 1fa78 <__printf_chk@plt+0xe3b8>
   1f8dc:	beq	1f8ec <__printf_chk@plt+0xe22c>
   1f8e0:	ldr	r3, [sl, #12]
   1f8e4:	cmp	r3, #0
   1f8e8:	beq	1fa54 <__printf_chk@plt+0xe394>
   1f8ec:	ldr	r3, [sl, #184]	; 0xb8
   1f8f0:	mov	r7, r2
   1f8f4:	cmp	r3, #0
   1f8f8:	moveq	r8, r1
   1f8fc:	ldrne	r3, [pc, #376]	; 1fa7c <__printf_chk@plt+0xe3bc>
   1f900:	mov	r5, r1
   1f904:	ldrne	r8, [r3]
   1f908:	ldr	r3, [r4, #200]	; 0xc8
   1f90c:	cmp	r3, #0
   1f910:	addne	r9, r4, #188	; 0xbc
   1f914:	ldrne	r6, [r4, #184]	; 0xb8
   1f918:	ldreq	r6, [r4, #164]	; 0xa4
   1f91c:	addeq	r9, r4, #172	; 0xac
   1f920:	cmp	r6, #0
   1f924:	beq	1f964 <__printf_chk@plt+0xe2a4>
   1f928:	ldr	r3, [r6]
   1f92c:	mov	r0, r6
   1f930:	ldr	r3, [r3, #48]	; 0x30
   1f934:	blx	r3
   1f938:	cmp	r0, #1
   1f93c:	beq	1f9e4 <__printf_chk@plt+0xe324>
   1f940:	ldr	r2, [r6]
   1f944:	mov	r0, r6
   1f948:	mov	r3, r7
   1f94c:	ldr	r6, [r2, #52]	; 0x34
   1f950:	mov	r1, r8
   1f954:	mov	r2, r5
   1f958:	blx	r6
   1f95c:	cmp	r0, #0
   1f960:	bne	1f9d0 <__printf_chk@plt+0xe310>
   1f964:	mov	r0, #12
   1f968:	ldr	r9, [r4, #320]	; 0x140
   1f96c:	bl	5130c <_Znwj@@Base>
   1f970:	mov	r2, r7
   1f974:	mov	r1, r5
   1f978:	mov	r6, r0
   1f97c:	bl	44ef8 <__printf_chk@plt+0x33838>
   1f980:	mov	r0, #48	; 0x30
   1f984:	bl	5130c <_Znwj@@Base>
   1f988:	mov	ip, #0
   1f98c:	mov	r3, r6
   1f990:	mov	r2, r9
   1f994:	mov	r1, r8
   1f998:	str	ip, [sp]
   1f99c:	mov	r5, r0
   1f9a0:	bl	44f1c <__printf_chk@plt+0x3385c>
   1f9a4:	mov	r1, r5
   1f9a8:	mov	r0, r4
   1f9ac:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   1f9b0:	ldr	r2, [r4, #244]	; 0xf4
   1f9b4:	mov	r1, #0
   1f9b8:	mov	r0, r4
   1f9bc:	bl	1f330 <__printf_chk@plt+0xdc70>
   1f9c0:	mov	r3, #0
   1f9c4:	str	r3, [r4, #244]	; 0xf4
   1f9c8:	add	sp, sp, #12
   1f9cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f9d0:	ldr	r3, [r9]
   1f9d4:	add	r8, r3, r8
   1f9d8:	str	r8, [r9]
   1f9dc:	add	sp, sp, #12
   1f9e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f9e4:	ldr	r3, [r6]
   1f9e8:	mov	r0, r6
   1f9ec:	ldr	r3, [r3, #28]
   1f9f0:	blx	r3
   1f9f4:	cmp	r8, r0
   1f9f8:	bne	1f940 <__printf_chk@plt+0xe280>
   1f9fc:	ldr	r0, [r6, #4]
   1fa00:	bl	443d4 <__printf_chk@plt+0x32d14>
   1fa04:	cmp	r0, #1
   1fa08:	bne	1f940 <__printf_chk@plt+0xe280>
   1fa0c:	ldr	r3, [sl, #184]	; 0xb8
   1fa10:	ldr	r1, [r6]
   1fa14:	cmp	r3, #0
   1fa18:	moveq	sl, r7
   1fa1c:	ldrne	r3, [pc, #88]	; 1fa7c <__printf_chk@plt+0xe3bc>
   1fa20:	ldr	fp, [r1, #52]	; 0x34
   1fa24:	mov	r2, r5
   1fa28:	ldrne	sl, [r3]
   1fa2c:	mov	r0, r6
   1fa30:	mov	r3, r7
   1fa34:	mov	r1, sl
   1fa38:	blx	fp
   1fa3c:	cmp	r0, #0
   1fa40:	beq	1f940 <__printf_chk@plt+0xe280>
   1fa44:	ldr	r3, [r9]
   1fa48:	add	sl, r3, sl
   1fa4c:	str	sl, [r9]
   1fa50:	b	1f9c8 <__printf_chk@plt+0xe308>
   1fa54:	add	sp, sp, #12
   1fa58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa5c:	b	1c064 <__printf_chk@plt+0xa9a4>
   1fa60:	mov	r0, r6
   1fa64:	bl	5135c <_ZdlPv@@Base>
   1fa68:	bl	11498 <__cxa_end_cleanup@plt>
   1fa6c:	mov	r0, r5
   1fa70:	bl	5135c <_ZdlPv@@Base>
   1fa74:	bl	11498 <__cxa_end_cleanup@plt>
   1fa78:	strdeq	r2, [r8], -r8
   1fa7c:	andeq	r5, r8, ip, lsr #19
   1fa80:	push	{r4, r5, r6, lr}
   1fa84:	mov	r4, r0
   1fa88:	bl	46fe8 <__printf_chk@plt+0x35928>
   1fa8c:	mov	r5, r0
   1fa90:	mov	r0, r4
   1fa94:	bl	47624 <__printf_chk@plt+0x35f64>
   1fa98:	mov	r1, r5
   1fa9c:	mov	r2, r0
   1faa0:	mov	r0, r4
   1faa4:	pop	{r4, r5, r6, lr}
   1faa8:	b	1f8b8 <__printf_chk@plt+0xe1f8>
   1faac:	ldr	r3, [pc, #576]	; 1fcf4 <__printf_chk@plt+0xe634>
   1fab0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fab4:	ldr	r5, [pc, #572]	; 1fcf8 <__printf_chk@plt+0xe638>
   1fab8:	ldr	ip, [r3]
   1fabc:	ldr	r3, [r5]
   1fac0:	cmp	r3, ip
   1fac4:	beq	1fc84 <__printf_chk@plt+0xe5c4>
   1fac8:	ldr	r3, [r0, #200]	; 0xc8
   1facc:	mov	r7, r1
   1fad0:	cmp	r3, #0
   1fad4:	mov	r4, r0
   1fad8:	bne	1fc5c <__printf_chk@plt+0xe59c>
   1fadc:	ldr	r0, [r4, #164]	; 0xa4
   1fae0:	cmp	r0, #0
   1fae4:	ldreq	r6, [pc, #528]	; 1fcfc <__printf_chk@plt+0xe63c>
   1fae8:	beq	1fc70 <__printf_chk@plt+0xe5b0>
   1faec:	ldr	r3, [r0]
   1faf0:	ldr	r6, [pc, #516]	; 1fcfc <__printf_chk@plt+0xe63c>
   1faf4:	ldr	r3, [r3, #48]	; 0x30
   1faf8:	blx	r3
   1fafc:	cmp	r0, #0
   1fb00:	beq	1fc24 <__printf_chk@plt+0xe564>
   1fb04:	mov	r0, r4
   1fb08:	mov	r2, r7
   1fb0c:	mov	r1, #0
   1fb10:	bl	1f330 <__printf_chk@plt+0xdc70>
   1fb14:	ldr	r0, [r4, #164]	; 0xa4
   1fb18:	cmp	r0, #0
   1fb1c:	bne	1fb88 <__printf_chk@plt+0xe4c8>
   1fb20:	b	1fc70 <__printf_chk@plt+0xe5b0>
   1fb24:	ldr	r3, [r4, #164]	; 0xa4
   1fb28:	mov	r0, r3
   1fb2c:	ldr	r3, [r3]
   1fb30:	ldr	r3, [r3, #28]
   1fb34:	blx	r3
   1fb38:	ldr	r2, [r4, #164]	; 0xa4
   1fb3c:	ldr	r3, [r4, #172]	; 0xac
   1fb40:	ldr	r1, [r2]
   1fb44:	ldr	r1, [r1, #48]	; 0x30
   1fb48:	sub	r0, r3, r0
   1fb4c:	str	r0, [r4, #172]	; 0xac
   1fb50:	mov	r0, r2
   1fb54:	blx	r1
   1fb58:	ldr	r3, [r4, #164]	; 0xa4
   1fb5c:	ldr	r2, [r4, #176]	; 0xb0
   1fb60:	ldm	r3, {r1, ip}
   1fb64:	ldr	r1, [r1, #4]
   1fb68:	str	ip, [r4, #164]	; 0xa4
   1fb6c:	sub	r0, r2, r0
   1fb70:	str	r0, [r4, #176]	; 0xb0
   1fb74:	mov	r0, r3
   1fb78:	blx	r1
   1fb7c:	ldr	r0, [r4, #164]	; 0xa4
   1fb80:	cmp	r0, #0
   1fb84:	beq	1fc70 <__printf_chk@plt+0xe5b0>
   1fb88:	ldr	r3, [r0]
   1fb8c:	ldr	r3, [r3, #104]	; 0x68
   1fb90:	blx	r3
   1fb94:	cmp	r0, #0
   1fb98:	bne	1fb24 <__printf_chk@plt+0xe464>
   1fb9c:	ldr	r1, [r4, #164]	; 0xa4
   1fba0:	ldr	r3, [r6]
   1fba4:	cmp	r1, #0
   1fba8:	str	r3, [r4, #180]	; 0xb4
   1fbac:	str	r0, [r4, #240]	; 0xf0
   1fbb0:	beq	1fbf0 <__printf_chk@plt+0xe530>
   1fbb4:	ldr	r3, [r4, #72]	; 0x48
   1fbb8:	cmp	r3, #0
   1fbbc:	beq	1fbd8 <__printf_chk@plt+0xe518>
   1fbc0:	ldr	r3, [r4, #68]	; 0x44
   1fbc4:	cmp	r3, #3
   1fbc8:	beq	1fcc4 <__printf_chk@plt+0xe604>
   1fbcc:	cmp	r3, #5
   1fbd0:	movne	r3, r0
   1fbd4:	beq	1fca4 <__printf_chk@plt+0xe5e4>
   1fbd8:	mov	r6, #0
   1fbdc:	str	r6, [r4, #164]	; 0xa4
   1fbe0:	ldr	r2, [r4, #172]	; 0xac
   1fbe4:	mov	r0, r4
   1fbe8:	bl	19664 <__printf_chk@plt+0x7fa4>
   1fbec:	str	r6, [r4, #288]	; 0x120
   1fbf0:	ldr	r3, [pc, #264]	; 1fd00 <__printf_chk@plt+0xe640>
   1fbf4:	mov	r2, #0
   1fbf8:	str	r2, [r4, #80]	; 0x50
   1fbfc:	ldr	r3, [r3]
   1fc00:	cmp	r3, r2
   1fc04:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc08:	ldr	r0, [r5]
   1fc0c:	mov	r1, #1
   1fc10:	add	r0, r0, #72	; 0x48
   1fc14:	bl	38e30 <__printf_chk@plt+0x27770>
   1fc18:	mov	r3, #1
   1fc1c:	str	r3, [r4, #340]	; 0x154
   1fc20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc24:	mov	r0, #40	; 0x28
   1fc28:	ldr	r9, [r4, #320]	; 0x140
   1fc2c:	ldr	sl, [r6]
   1fc30:	bl	5130c <_Znwj@@Base>
   1fc34:	mov	r1, sl
   1fc38:	mov	r2, r9
   1fc3c:	ldr	r3, [r4, #164]	; 0xa4
   1fc40:	mov	r8, r0
   1fc44:	bl	4418c <__printf_chk@plt+0x32acc>
   1fc48:	ldr	r3, [r4, #176]	; 0xb0
   1fc4c:	str	r8, [r4, #164]	; 0xa4
   1fc50:	add	r3, r3, #1
   1fc54:	str	r3, [r4, #176]	; 0xb0
   1fc58:	b	1fb04 <__printf_chk@plt+0xe444>
   1fc5c:	bl	1bd40 <__printf_chk@plt+0xa680>
   1fc60:	ldr	r0, [r4, #164]	; 0xa4
   1fc64:	cmp	r0, #0
   1fc68:	ldreq	r6, [pc, #140]	; 1fcfc <__printf_chk@plt+0xe63c>
   1fc6c:	bne	1faec <__printf_chk@plt+0xe42c>
   1fc70:	ldr	r2, [r6]
   1fc74:	mov	r3, #0
   1fc78:	str	r2, [r4, #180]	; 0xb4
   1fc7c:	str	r3, [r4, #240]	; 0xf0
   1fc80:	b	1fbf0 <__printf_chk@plt+0xe530>
   1fc84:	ldr	r2, [r3, #132]	; 0x84
   1fc88:	cmp	r2, #0
   1fc8c:	beq	1fac8 <__printf_chk@plt+0xe408>
   1fc90:	ldr	r2, [pc, #108]	; 1fd04 <__printf_chk@plt+0xe644>
   1fc94:	mov	r0, r3
   1fc98:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fc9c:	ldr	r1, [r2]
   1fca0:	b	15458 <__printf_chk@plt+0x3d98>
   1fca4:	ldr	ip, [r4, #136]	; 0x88
   1fca8:	ldr	lr, [r4, #172]	; 0xac
   1fcac:	ldr	r2, [r4, #132]	; 0x84
   1fcb0:	sub	ip, ip, lr
   1fcb4:	add	r2, r2, ip
   1fcb8:	mov	r3, r0
   1fcbc:	str	r2, [r4, #132]	; 0x84
   1fcc0:	b	1fbd8 <__printf_chk@plt+0xe518>
   1fcc4:	ldr	r3, [r4, #172]	; 0xac
   1fcc8:	ldr	r2, [r4, #136]	; 0x88
   1fccc:	ldr	r0, [r4, #132]	; 0x84
   1fcd0:	sub	r2, r2, r3
   1fcd4:	mov	r3, #1
   1fcd8:	add	r2, r2, r2, lsr #31
   1fcdc:	add	r2, r0, r2, asr r3
   1fce0:	str	r2, [r4, #132]	; 0x84
   1fce4:	b	1fbd8 <__printf_chk@plt+0xe518>
   1fce8:	mov	r0, r8
   1fcec:	bl	5135c <_ZdlPv@@Base>
   1fcf0:	bl	11498 <__cxa_end_cleanup@plt>
   1fcf4:			; <UNDEFINED> instruction: 0x00082bbc
   1fcf8:	andeq	r2, r8, r0, asr #23
   1fcfc:	andeq	r5, r8, ip, lsr #19
   1fd00:	andeq	r2, r8, r4, ror sp
   1fd04:	andeq	r5, r8, r8, lsr #19
   1fd08:	push	{r4, r5, r6, lr}
   1fd0c:	ldr	r4, [pc, #100]	; 1fd78 <__printf_chk@plt+0xe6b8>
   1fd10:	ldr	r3, [r4, #20]
   1fd14:	bic	r3, r3, #16
   1fd18:	cmp	r3, #13
   1fd1c:	beq	1fd3c <__printf_chk@plt+0xe67c>
   1fd20:	mov	r5, r4
   1fd24:	mov	r0, r5
   1fd28:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1fd2c:	ldr	r3, [r4, #20]
   1fd30:	bic	r3, r3, #16
   1fd34:	cmp	r3, #13
   1fd38:	bne	1fd24 <__printf_chk@plt+0xe664>
   1fd3c:	ldr	r3, [pc, #56]	; 1fd7c <__printf_chk@plt+0xe6bc>
   1fd40:	ldr	r4, [pc, #56]	; 1fd80 <__printf_chk@plt+0xe6c0>
   1fd44:	ldr	r3, [r3]
   1fd48:	ldr	r0, [r4]
   1fd4c:	cmp	r3, #0
   1fd50:	bne	1fd68 <__printf_chk@plt+0xe6a8>
   1fd54:	mov	r3, #1
   1fd58:	str	r3, [r0, #72]	; 0x48
   1fd5c:	pop	{r4, r5, r6, lr}
   1fd60:	ldr	r0, [pc, #16]	; 1fd78 <__printf_chk@plt+0xe6b8>
   1fd64:	b	2b1d0 <__printf_chk@plt+0x19b10>
   1fd68:	mov	r1, #0
   1fd6c:	bl	1faac <__printf_chk@plt+0xe3ec>
   1fd70:	ldr	r0, [r4]
   1fd74:	b	1fd54 <__printf_chk@plt+0xe694>
   1fd78:	andeq	r2, r8, r8, lsr #26
   1fd7c:	andeq	r2, r8, r0, ror #26
   1fd80:	strdeq	r2, [r8], -r8
   1fd84:	push	{r4, r5, r6, lr}
   1fd88:	ldr	r4, [pc, #108]	; 1fdfc <__printf_chk@plt+0xe73c>
   1fd8c:	ldr	r3, [r4, #20]
   1fd90:	bic	r3, r3, #16
   1fd94:	cmp	r3, #13
   1fd98:	beq	1fdb8 <__printf_chk@plt+0xe6f8>
   1fd9c:	mov	r5, r4
   1fda0:	mov	r0, r5
   1fda4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1fda8:	ldr	r3, [r4, #20]
   1fdac:	bic	r3, r3, #16
   1fdb0:	cmp	r3, #13
   1fdb4:	bne	1fda0 <__printf_chk@plt+0xe6e0>
   1fdb8:	ldr	r3, [pc, #64]	; 1fe00 <__printf_chk@plt+0xe740>
   1fdbc:	ldr	r4, [pc, #64]	; 1fe04 <__printf_chk@plt+0xe744>
   1fdc0:	ldr	r3, [r3]
   1fdc4:	ldr	r0, [r4]
   1fdc8:	cmp	r3, #0
   1fdcc:	bne	1fdec <__printf_chk@plt+0xe72c>
   1fdd0:	mov	r2, #0
   1fdd4:	mov	r3, #1
   1fdd8:	str	r2, [r0, #72]	; 0x48
   1fddc:	str	r3, [r0, #336]	; 0x150
   1fde0:	pop	{r4, r5, r6, lr}
   1fde4:	ldr	r0, [pc, #16]	; 1fdfc <__printf_chk@plt+0xe73c>
   1fde8:	b	2b1d0 <__printf_chk@plt+0x19b10>
   1fdec:	mov	r1, #0
   1fdf0:	bl	1faac <__printf_chk@plt+0xe3ec>
   1fdf4:	ldr	r0, [r4]
   1fdf8:	b	1fdd0 <__printf_chk@plt+0xe710>
   1fdfc:	andeq	r2, r8, r8, lsr #26
   1fe00:	andeq	r2, r8, r0, ror #26
   1fe04:	strdeq	r2, [r8], -r8
   1fe08:	push	{r4, r5, r6, lr}
   1fe0c:	sub	sp, sp, #8
   1fe10:	ldr	r6, [pc, #224]	; 1fef8 <__printf_chk@plt+0xe838>
   1fe14:	ldr	r3, [r6]
   1fe18:	str	r3, [sp, #4]
   1fe1c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1fe20:	cmp	r0, #0
   1fe24:	bne	1febc <__printf_chk@plt+0xe7fc>
   1fe28:	mov	r3, #1
   1fe2c:	str	r3, [sp]
   1fe30:	ldr	r4, [pc, #196]	; 1fefc <__printf_chk@plt+0xe83c>
   1fe34:	ldr	r3, [r4, #20]
   1fe38:	bic	r3, r3, #16
   1fe3c:	cmp	r3, #13
   1fe40:	beq	1fe60 <__printf_chk@plt+0xe7a0>
   1fe44:	mov	r5, r4
   1fe48:	mov	r0, r5
   1fe4c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1fe50:	ldr	r3, [r4, #20]
   1fe54:	bic	r3, r3, #16
   1fe58:	cmp	r3, #13
   1fe5c:	bne	1fe48 <__printf_chk@plt+0xe788>
   1fe60:	ldr	r3, [pc, #152]	; 1ff00 <__printf_chk@plt+0xe840>
   1fe64:	ldr	r4, [pc, #152]	; 1ff04 <__printf_chk@plt+0xe844>
   1fe68:	ldr	r2, [r3]
   1fe6c:	ldr	r3, [r4]
   1fe70:	cmp	r2, #0
   1fe74:	bne	1fee0 <__printf_chk@plt+0xe820>
   1fe78:	ldr	r0, [pc, #136]	; 1ff08 <__printf_chk@plt+0xe848>
   1fe7c:	ldr	r1, [sp]
   1fe80:	mov	r2, #0
   1fe84:	ldr	r0, [r0]
   1fe88:	str	r1, [r3, #84]	; 0x54
   1fe8c:	str	r2, [r3, #88]	; 0x58
   1fe90:	add	r0, r0, #72	; 0x48
   1fe94:	mov	r1, #2
   1fe98:	bl	38e44 <__printf_chk@plt+0x27784>
   1fe9c:	ldr	r0, [pc, #88]	; 1fefc <__printf_chk@plt+0xe83c>
   1fea0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1fea4:	ldr	r2, [sp, #4]
   1fea8:	ldr	r3, [r6]
   1feac:	cmp	r2, r3
   1feb0:	bne	1fef4 <__printf_chk@plt+0xe834>
   1feb4:	add	sp, sp, #8
   1feb8:	pop	{r4, r5, r6, pc}
   1febc:	mov	r0, sp
   1fec0:	bl	4a140 <__printf_chk@plt+0x38a80>
   1fec4:	cmp	r0, #0
   1fec8:	beq	1fe28 <__printf_chk@plt+0xe768>
   1fecc:	ldr	r3, [sp]
   1fed0:	cmp	r3, #0
   1fed4:	movlt	r3, #0
   1fed8:	strlt	r3, [sp]
   1fedc:	b	1fe30 <__printf_chk@plt+0xe770>
   1fee0:	mov	r0, r3
   1fee4:	mov	r1, #0
   1fee8:	bl	1faac <__printf_chk@plt+0xe3ec>
   1feec:	ldr	r3, [r4]
   1fef0:	b	1fe78 <__printf_chk@plt+0xe7b8>
   1fef4:	bl	1148c <__stack_chk_fail@plt>
   1fef8:	andeq	ip, r7, r0, lsl sp
   1fefc:	andeq	r2, r8, r8, lsr #26
   1ff00:	andeq	r2, r8, r0, ror #26
   1ff04:	strdeq	r2, [r8], -r8
   1ff08:	andeq	r2, r8, r0, asr #23
   1ff0c:	push	{r4, r5, r6, lr}
   1ff10:	sub	sp, sp, #8
   1ff14:	ldr	r6, [pc, #224]	; 1fffc <__printf_chk@plt+0xe93c>
   1ff18:	ldr	r3, [r6]
   1ff1c:	str	r3, [sp, #4]
   1ff20:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   1ff24:	cmp	r0, #0
   1ff28:	bne	1ffc0 <__printf_chk@plt+0xe900>
   1ff2c:	mov	r3, #1
   1ff30:	str	r3, [sp]
   1ff34:	ldr	r4, [pc, #196]	; 20000 <__printf_chk@plt+0xe940>
   1ff38:	ldr	r3, [r4, #20]
   1ff3c:	bic	r3, r3, #16
   1ff40:	cmp	r3, #13
   1ff44:	beq	1ff64 <__printf_chk@plt+0xe8a4>
   1ff48:	mov	r5, r4
   1ff4c:	mov	r0, r5
   1ff50:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1ff54:	ldr	r3, [r4, #20]
   1ff58:	bic	r3, r3, #16
   1ff5c:	cmp	r3, #13
   1ff60:	bne	1ff4c <__printf_chk@plt+0xe88c>
   1ff64:	ldr	r3, [pc, #152]	; 20004 <__printf_chk@plt+0xe944>
   1ff68:	ldr	r4, [pc, #152]	; 20008 <__printf_chk@plt+0xe948>
   1ff6c:	ldr	r2, [r3]
   1ff70:	ldr	r3, [r4]
   1ff74:	cmp	r2, #0
   1ff78:	bne	1ffe4 <__printf_chk@plt+0xe924>
   1ff7c:	ldr	r0, [pc, #136]	; 2000c <__printf_chk@plt+0xe94c>
   1ff80:	ldr	r1, [sp]
   1ff84:	mov	r2, #0
   1ff88:	ldr	r0, [r0]
   1ff8c:	str	r1, [r3, #88]	; 0x58
   1ff90:	str	r2, [r3, #84]	; 0x54
   1ff94:	add	r0, r0, #72	; 0x48
   1ff98:	mov	r1, #1
   1ff9c:	bl	38e44 <__printf_chk@plt+0x27784>
   1ffa0:	ldr	r0, [pc, #88]	; 20000 <__printf_chk@plt+0xe940>
   1ffa4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   1ffa8:	ldr	r2, [sp, #4]
   1ffac:	ldr	r3, [r6]
   1ffb0:	cmp	r2, r3
   1ffb4:	bne	1fff8 <__printf_chk@plt+0xe938>
   1ffb8:	add	sp, sp, #8
   1ffbc:	pop	{r4, r5, r6, pc}
   1ffc0:	mov	r0, sp
   1ffc4:	bl	4a140 <__printf_chk@plt+0x38a80>
   1ffc8:	cmp	r0, #0
   1ffcc:	beq	1ff2c <__printf_chk@plt+0xe86c>
   1ffd0:	ldr	r3, [sp]
   1ffd4:	cmp	r3, #0
   1ffd8:	movlt	r3, #0
   1ffdc:	strlt	r3, [sp]
   1ffe0:	b	1ff34 <__printf_chk@plt+0xe874>
   1ffe4:	mov	r0, r3
   1ffe8:	mov	r1, #0
   1ffec:	bl	1faac <__printf_chk@plt+0xe3ec>
   1fff0:	ldr	r3, [r4]
   1fff4:	b	1ff7c <__printf_chk@plt+0xe8bc>
   1fff8:	bl	1148c <__stack_chk_fail@plt>
   1fffc:	andeq	ip, r7, r0, lsl sp
   20000:	andeq	r2, r8, r8, lsr #26
   20004:	andeq	r2, r8, r0, ror #26
   20008:	strdeq	r2, [r8], -r8
   2000c:	andeq	r2, r8, r0, asr #23
   20010:	push	{r4, r5, r6, r7, lr}
   20014:	sub	sp, sp, #20
   20018:	ldr	r7, [pc, #288]	; 20140 <__printf_chk@plt+0xea80>
   2001c:	mov	r3, #0
   20020:	str	r3, [sp, #8]
   20024:	ldr	r3, [r7]
   20028:	ldr	r6, [pc, #276]	; 20144 <__printf_chk@plt+0xea84>
   2002c:	str	r3, [sp, #12]
   20030:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   20034:	cmp	r0, #0
   20038:	bne	200d4 <__printf_chk@plt+0xea14>
   2003c:	ldr	r3, [r6]
   20040:	ldr	r3, [r3, #116]	; 0x74
   20044:	str	r3, [sp, #8]
   20048:	ldr	r4, [pc, #248]	; 20148 <__printf_chk@plt+0xea88>
   2004c:	ldr	r3, [r4, #20]
   20050:	bic	r3, r3, #16
   20054:	cmp	r3, #13
   20058:	beq	20078 <__printf_chk@plt+0xe9b8>
   2005c:	mov	r5, r4
   20060:	mov	r0, r5
   20064:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   20068:	ldr	r3, [r4, #20]
   2006c:	bic	r3, r3, #16
   20070:	cmp	r3, #13
   20074:	bne	20060 <__printf_chk@plt+0xe9a0>
   20078:	ldr	r2, [pc, #204]	; 2014c <__printf_chk@plt+0xea8c>
   2007c:	ldr	r3, [r6]
   20080:	ldr	r2, [r2]
   20084:	cmp	r2, #0
   20088:	bne	20128 <__printf_chk@plt+0xea68>
   2008c:	ldr	r1, [pc, #188]	; 20150 <__printf_chk@plt+0xea90>
   20090:	ldr	ip, [r3, #120]	; 0x78
   20094:	ldr	r2, [sp, #8]
   20098:	ldr	r0, [r1]
   2009c:	mov	r1, #0
   200a0:	str	r2, [r3, #120]	; 0x78
   200a4:	str	ip, [r3, #116]	; 0x74
   200a8:	str	r1, [r3, #128]	; 0x80
   200ac:	add	r0, r0, #72	; 0x48
   200b0:	bl	38e58 <__printf_chk@plt+0x27798>
   200b4:	ldr	r0, [pc, #140]	; 20148 <__printf_chk@plt+0xea88>
   200b8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   200bc:	ldr	r2, [sp, #12]
   200c0:	ldr	r3, [r7]
   200c4:	cmp	r2, r3
   200c8:	bne	2013c <__printf_chk@plt+0xea7c>
   200cc:	add	sp, sp, #20
   200d0:	pop	{r4, r5, r6, r7, pc}
   200d4:	ldr	r3, [r6]
   200d8:	mov	r1, #109	; 0x6d
   200dc:	add	r0, sp, #8
   200e0:	ldr	r2, [r3, #120]	; 0x78
   200e4:	bl	4a54c <__printf_chk@plt+0x38e8c>
   200e8:	cmp	r0, #0
   200ec:	beq	2003c <__printf_chk@plt+0xe97c>
   200f0:	ldr	r4, [pc, #92]	; 20154 <__printf_chk@plt+0xea94>
   200f4:	ldr	r2, [sp, #8]
   200f8:	ldr	r3, [r4]
   200fc:	cmp	r2, r3
   20100:	bge	20048 <__printf_chk@plt+0xe988>
   20104:	ldr	r3, [pc, #76]	; 20158 <__printf_chk@plt+0xea98>
   20108:	ldr	r1, [pc, #76]	; 2015c <__printf_chk@plt+0xea9c>
   2010c:	str	r3, [sp]
   20110:	mov	r2, r3
   20114:	mov	r0, #64	; 0x40
   20118:	bl	29f74 <__printf_chk@plt+0x188b4>
   2011c:	ldr	r3, [r4]
   20120:	str	r3, [sp, #8]
   20124:	b	20048 <__printf_chk@plt+0xe988>
   20128:	mov	r0, r3
   2012c:	mov	r1, #0
   20130:	bl	1faac <__printf_chk@plt+0xe3ec>
   20134:	ldr	r3, [r6]
   20138:	b	2008c <__printf_chk@plt+0xe9cc>
   2013c:	bl	1148c <__stack_chk_fail@plt>
   20140:	andeq	ip, r7, r0, lsl sp
   20144:	strdeq	r2, [r8], -r8
   20148:	andeq	r2, r8, r8, lsr #26
   2014c:	andeq	r2, r8, r0, ror #26
   20150:	andeq	r2, r8, r0, asr #23
   20154:	andeq	r5, r8, ip, lsr #19
   20158:	andeq	r6, r8, r0, lsr #15
   2015c:	andeq	r6, r5, r4, lsr #31
   20160:	push	{r4, r5, r6, r7, r8, lr}
   20164:	sub	sp, sp, #16
   20168:	ldr	r7, [pc, #264]	; 20278 <__printf_chk@plt+0xebb8>
   2016c:	ldr	r6, [pc, #264]	; 2027c <__printf_chk@plt+0xebbc>
   20170:	mov	r3, #0
   20174:	ldr	r2, [r7]
   20178:	ldr	r1, [r6]
   2017c:	add	r0, sp, #8
   20180:	str	r1, [sp, #12]
   20184:	ldr	r2, [r2, #120]	; 0x78
   20188:	mov	r1, #109	; 0x6d
   2018c:	str	r3, [sp, #8]
   20190:	bl	4a54c <__printf_chk@plt+0x38e8c>
   20194:	ldr	r4, [pc, #228]	; 20280 <__printf_chk@plt+0xebc0>
   20198:	ldr	r3, [r4, #20]
   2019c:	bic	r3, r3, #16
   201a0:	cmp	r3, #13
   201a4:	mov	r8, r0
   201a8:	beq	201c8 <__printf_chk@plt+0xeb08>
   201ac:	mov	r5, r4
   201b0:	mov	r0, r5
   201b4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   201b8:	ldr	r3, [r4, #20]
   201bc:	bic	r3, r3, #16
   201c0:	cmp	r3, #13
   201c4:	bne	201b0 <__printf_chk@plt+0xeaf0>
   201c8:	ldr	r3, [pc, #180]	; 20284 <__printf_chk@plt+0xebc4>
   201cc:	ldr	r3, [r3]
   201d0:	cmp	r3, #0
   201d4:	bne	20214 <__printf_chk@plt+0xeb54>
   201d8:	ldr	r4, [pc, #168]	; 20288 <__printf_chk@plt+0xebc8>
   201dc:	ldr	r2, [sp, #8]
   201e0:	ldr	r3, [r4]
   201e4:	cmp	r2, r3
   201e8:	blt	20250 <__printf_chk@plt+0xeb90>
   201ec:	cmp	r8, #0
   201f0:	bne	20224 <__printf_chk@plt+0xeb64>
   201f4:	ldr	r0, [pc, #132]	; 20280 <__printf_chk@plt+0xebc0>
   201f8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   201fc:	ldr	r2, [sp, #12]
   20200:	ldr	r3, [r6]
   20204:	cmp	r2, r3
   20208:	bne	20274 <__printf_chk@plt+0xebb4>
   2020c:	add	sp, sp, #16
   20210:	pop	{r4, r5, r6, r7, r8, pc}
   20214:	mov	r1, #0
   20218:	ldr	r0, [r7]
   2021c:	bl	1faac <__printf_chk@plt+0xe3ec>
   20220:	b	201d8 <__printf_chk@plt+0xeb18>
   20224:	ldr	r2, [pc, #96]	; 2028c <__printf_chk@plt+0xebcc>
   20228:	ldr	r3, [r7]
   2022c:	ldr	r1, [sp, #8]
   20230:	ldr	r0, [r2]
   20234:	mov	r2, #1
   20238:	str	r1, [r3, #124]	; 0x7c
   2023c:	str	r2, [r3, #128]	; 0x80
   20240:	add	r0, r0, #72	; 0x48
   20244:	mov	r1, #3
   20248:	bl	38e58 <__printf_chk@plt+0x27798>
   2024c:	b	201f4 <__printf_chk@plt+0xeb34>
   20250:	ldr	r3, [pc, #56]	; 20290 <__printf_chk@plt+0xebd0>
   20254:	ldr	r1, [pc, #56]	; 20294 <__printf_chk@plt+0xebd4>
   20258:	str	r3, [sp]
   2025c:	mov	r2, r3
   20260:	mov	r0, #64	; 0x40
   20264:	bl	29f74 <__printf_chk@plt+0x188b4>
   20268:	ldr	r3, [r4]
   2026c:	str	r3, [sp, #8]
   20270:	b	201ec <__printf_chk@plt+0xeb2c>
   20274:	bl	1148c <__stack_chk_fail@plt>
   20278:	strdeq	r2, [r8], -r8
   2027c:	andeq	ip, r7, r0, lsl sp
   20280:	andeq	r2, r8, r8, lsr #26
   20284:	andeq	r2, r8, r0, ror #26
   20288:	andeq	r5, r8, ip, lsr #19
   2028c:	andeq	r2, r8, r0, asr #23
   20290:	andeq	r6, r8, r0, lsr #15
   20294:	andeq	r6, r5, r0, asr #31
   20298:	ldr	r2, [r0, #80]	; 0x50
   2029c:	cmp	r2, #2
   202a0:	beq	202ac <__printf_chk@plt+0xebec>
   202a4:	mov	r1, #0
   202a8:	b	1faac <__printf_chk@plt+0xe3ec>
   202ac:	push	{r4, lr}
   202b0:	mov	r1, #0
   202b4:	mov	r4, r0
   202b8:	bl	1faac <__printf_chk@plt+0xe3ec>
   202bc:	mov	r0, #28
   202c0:	bl	5130c <_Znwj@@Base>
   202c4:	ldr	ip, [pc, #48]	; 202fc <__printf_chk@plt+0xec3c>
   202c8:	mov	r2, #0
   202cc:	mov	r3, r0
   202d0:	mov	r1, r3
   202d4:	mov	r0, r4
   202d8:	str	ip, [r3]
   202dc:	str	r2, [r3, #4]
   202e0:	str	r2, [r3, #8]
   202e4:	str	r2, [r3, #12]
   202e8:	str	r2, [r3, #16]
   202ec:	str	r2, [r3, #20]
   202f0:	str	r2, [r3, #24]
   202f4:	pop	{r4, lr}
   202f8:	b	1a0e0 <__printf_chk@plt+0x8a20>
   202fc:	andeq	r9, r5, r8, asr #21
   20300:	push	{r4, r5, r6, lr}
   20304:	mov	r6, r0
   20308:	ldr	r4, [pc, #96]	; 20370 <__printf_chk@plt+0xecb0>
   2030c:	ldr	r3, [r4, #20]
   20310:	bic	r3, r3, #16
   20314:	cmp	r3, #13
   20318:	beq	20338 <__printf_chk@plt+0xec78>
   2031c:	mov	r5, r4
   20320:	mov	r0, r5
   20324:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   20328:	ldr	r3, [r4, #20]
   2032c:	bic	r3, r3, #16
   20330:	cmp	r3, #13
   20334:	bne	20320 <__printf_chk@plt+0xec60>
   20338:	ldr	r3, [pc, #52]	; 20374 <__printf_chk@plt+0xecb4>
   2033c:	ldr	r3, [r3]
   20340:	cmp	r3, #0
   20344:	bne	20354 <__printf_chk@plt+0xec94>
   20348:	ldr	r0, [pc, #32]	; 20370 <__printf_chk@plt+0xecb0>
   2034c:	pop	{r4, r5, r6, lr}
   20350:	b	2b1d0 <__printf_chk@plt+0x19b10>
   20354:	ldr	r3, [pc, #28]	; 20378 <__printf_chk@plt+0xecb8>
   20358:	mov	r1, r6
   2035c:	ldr	r0, [r3]
   20360:	bl	1faac <__printf_chk@plt+0xe3ec>
   20364:	ldr	r0, [pc, #4]	; 20370 <__printf_chk@plt+0xecb0>
   20368:	pop	{r4, r5, r6, lr}
   2036c:	b	2b1d0 <__printf_chk@plt+0x19b10>
   20370:	andeq	r2, r8, r8, lsr #26
   20374:	andeq	r2, r8, r0, ror #26
   20378:	strdeq	r2, [r8], -r8
   2037c:	mov	r0, #0
   20380:	b	20300 <__printf_chk@plt+0xec40>
   20384:	mov	r0, #1
   20388:	b	20300 <__printf_chk@plt+0xec40>
   2038c:	push	{r4, lr}
   20390:	mov	r0, r1
   20394:	mov	r4, r1
   20398:	bl	114c8 <getc@plt>
   2039c:	cmp	r0, #94	; 0x5e
   203a0:	popne	{r4, pc}
   203a4:	mov	r0, r4
   203a8:	pop	{r4, lr}
   203ac:	b	189d8 <__printf_chk@plt+0x7318>
   203b0:	cmp	r2, #0
   203b4:	ldr	r2, [pc, #1708]	; 20a68 <__printf_chk@plt+0xf3a8>
   203b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   203bc:	sub	sp, sp, #1344	; 0x540
   203c0:	sub	sp, sp, #12
   203c4:	ldr	r2, [r2]
   203c8:	mov	r4, r1
   203cc:	str	r3, [sp, #28]
   203d0:	str	r2, [sp, #1348]	; 0x544
   203d4:	str	r0, [sp, #20]
   203d8:	bne	203f8 <__printf_chk@plt+0xed38>
   203dc:	ldr	r1, [r0, #4]
   203e0:	cmp	r1, #0
   203e4:	beq	203ec <__printf_chk@plt+0xed2c>
   203e8:	bl	1e950 <__printf_chk@plt+0xd290>
   203ec:	ldr	r2, [sp, #20]
   203f0:	mov	r3, #0
   203f4:	str	r3, [r2, #4]
   203f8:	add	sl, sp, #1088	; 0x440
   203fc:	add	r2, sp, #1344	; 0x540
   20400:	mov	r5, #0
   20404:	sub	r3, sl, #1
   20408:	str	r3, [sp, #24]
   2040c:	strb	r5, [r3, #1]!
   20410:	cmp	r3, r2
   20414:	bne	2040c <__printf_chk@plt+0xed4c>
   20418:	bl	1160c <__errno_location@plt>
   2041c:	ldr	r3, [pc, #1608]	; 20a6c <__printf_chk@plt+0xf3ac>
   20420:	add	r2, sp, #36	; 0x24
   20424:	mov	r1, r4
   20428:	str	r5, [sp, #36]	; 0x24
   2042c:	str	r5, [r0]
   20430:	ldr	r0, [r3]
   20434:	bl	519c0 <_ZdlPv@@Base+0x664>
   20438:	subs	r6, r0, #0
   2043c:	beq	208d4 <__printf_chk@plt+0xf214>
   20440:	bl	114c8 <getc@plt>
   20444:	cmp	r0, #94	; 0x5e
   20448:	mov	r4, r0
   2044c:	beq	2084c <__printf_chk@plt+0xf18c>
   20450:	mov	r8, #0
   20454:	ldr	r7, [pc, #1556]	; 20a70 <__printf_chk@plt+0xf3b0>
   20458:	mov	r9, r8
   2045c:	str	r8, [sp, #12]
   20460:	str	r8, [sp, #16]
   20464:	str	r8, [sp, #4]
   20468:	str	r8, [sp, #8]
   2046c:	cmp	r4, #37	; 0x25
   20470:	beq	204cc <__printf_chk@plt+0xee0c>
   20474:	cmn	r4, #1
   20478:	beq	204ec <__printf_chk@plt+0xee2c>
   2047c:	uxtb	r3, r4
   20480:	ldrb	r5, [r7, r3]
   20484:	cmp	r5, #0
   20488:	bne	2052c <__printf_chk@plt+0xee6c>
   2048c:	sub	r2, r4, #123	; 0x7b
   20490:	bics	fp, r2, #2
   20494:	str	r5, [sp, #60]	; 0x3c
   20498:	bne	205b4 <__printf_chk@plt+0xeef4>
   2049c:	cmp	r8, #0
   204a0:	beq	20550 <__printf_chk@plt+0xee90>
   204a4:	mov	r0, r6
   204a8:	bl	114c8 <getc@plt>
   204ac:	cmp	r0, #94	; 0x5e
   204b0:	mov	r4, r0
   204b4:	moveq	r5, fp
   204b8:	bne	2046c <__printf_chk@plt+0xedac>
   204bc:	mov	r0, r6
   204c0:	bl	189d8 <__printf_chk@plt+0x7318>
   204c4:	mov	r4, r0
   204c8:	b	20578 <__printf_chk@plt+0xeeb8>
   204cc:	mov	r0, r6
   204d0:	bl	114c8 <getc@plt>
   204d4:	cmn	r0, #1
   204d8:	cmpne	r0, #10
   204dc:	bne	204cc <__printf_chk@plt+0xee0c>
   204e0:	mov	r4, r0
   204e4:	cmn	r4, #1
   204e8:	bne	2047c <__printf_chk@plt+0xedbc>
   204ec:	ldr	r3, [sp, #12]
   204f0:	orrs	r3, r3, r8
   204f4:	str	r3, [sp, #12]
   204f8:	beq	208b0 <__printf_chk@plt+0xf1f0>
   204fc:	mov	r0, r6
   20500:	bl	115b8 <fclose@plt>
   20504:	ldr	r0, [sp, #36]	; 0x24
   20508:	bl	11360 <free@plt>
   2050c:	ldr	r3, [pc, #1364]	; 20a68 <__printf_chk@plt+0xf3a8>
   20510:	ldr	r2, [sp, #1348]	; 0x544
   20514:	ldr	r3, [r3]
   20518:	cmp	r2, r3
   2051c:	bne	20a64 <__printf_chk@plt+0xf3a4>
   20520:	add	sp, sp, #1344	; 0x540
   20524:	add	sp, sp, #12
   20528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2052c:	mov	r0, r6
   20530:	bl	114c8 <getc@plt>
   20534:	cmp	r0, #94	; 0x5e
   20538:	mov	r4, r0
   2053c:	bne	2046c <__printf_chk@plt+0xedac>
   20540:	mov	r0, r6
   20544:	bl	189d8 <__printf_chk@plt+0x7318>
   20548:	mov	r4, r0
   2054c:	b	2046c <__printf_chk@plt+0xedac>
   20550:	mov	r5, r8
   20554:	ldr	r1, [pc, #1304]	; 20a74 <__printf_chk@plt+0xf3b4>
   20558:	mov	r0, sl
   2055c:	bl	114d4 <strstr@plt>
   20560:	subs	fp, r0, #0
   20564:	bne	209e0 <__printf_chk@plt+0xf320>
   20568:	cmp	r4, #125	; 0x7d
   2056c:	beq	2066c <__printf_chk@plt+0xefac>
   20570:	cmp	r4, #123	; 0x7b
   20574:	beq	208f8 <__printf_chk@plt+0xf238>
   20578:	cmp	r5, #0
   2057c:	beq	2046c <__printf_chk@plt+0xedac>
   20580:	ldr	r3, [sp, #8]
   20584:	orr	r3, r9, r3
   20588:	orrs	r3, r3, r8
   2058c:	bne	20804 <__printf_chk@plt+0xf144>
   20590:	ldr	r3, [sp, #4]
   20594:	ldr	r2, [sp, #16]
   20598:	orrs	r9, r3, r2
   2059c:	bne	206b4 <__printf_chk@plt+0xeff4>
   205a0:	mov	r8, r9
   205a4:	str	r9, [sp, #16]
   205a8:	str	r9, [sp, #4]
   205ac:	str	r9, [sp, #8]
   205b0:	b	2046c <__printf_chk@plt+0xedac>
   205b4:	ldr	fp, [pc, #1212]	; 20a78 <__printf_chk@plt+0xf3b8>
   205b8:	mov	r0, r4
   205bc:	b	20624 <__printf_chk@plt+0xef64>
   205c0:	add	r3, sp, #1344	; 0x540
   205c4:	add	r3, r3, #8
   205c8:	add	r3, r3, r5, lsl #2
   205cc:	sub	r0, r0, #48	; 0x30
   205d0:	str	r0, [r3, #-1292]	; 0xfffffaf4
   205d4:	mov	r0, r6
   205d8:	bl	114c8 <getc@plt>
   205dc:	cmp	r0, #94	; 0x5e
   205e0:	beq	20660 <__printf_chk@plt+0xefa0>
   205e4:	cmp	r5, #255	; 0xff
   205e8:	movgt	r3, #0
   205ec:	movle	r3, #1
   205f0:	cmn	r0, #1
   205f4:	moveq	r3, #0
   205f8:	cmp	r3, #0
   205fc:	beq	206f0 <__printf_chk@plt+0xf030>
   20600:	uxtb	r3, r0
   20604:	ldrb	r2, [r7, r3]
   20608:	cmp	r2, #0
   2060c:	bne	206f0 <__printf_chk@plt+0xf030>
   20610:	cmp	r0, #37	; 0x25
   20614:	cmpne	r0, #123	; 0x7b
   20618:	beq	206f0 <__printf_chk@plt+0xf030>
   2061c:	cmp	r0, #125	; 0x7d
   20620:	beq	20720 <__printf_chk@plt+0xf060>
   20624:	ldrb	r3, [fp, r3]
   20628:	cmp	r3, #0
   2062c:	bne	205c0 <__printf_chk@plt+0xef00>
   20630:	add	r1, sp, #1344	; 0x540
   20634:	add	r2, r5, #1
   20638:	add	r1, r1, #8
   2063c:	add	ip, r1, r5
   20640:	add	r1, r1, r2, lsl #2
   20644:	strb	r0, [ip, #-264]	; 0xfffffef8
   20648:	mov	r0, r6
   2064c:	mov	r5, r2
   20650:	str	r3, [r1, #-1292]	; 0xfffffaf4
   20654:	bl	114c8 <getc@plt>
   20658:	cmp	r0, #94	; 0x5e
   2065c:	bne	205e4 <__printf_chk@plt+0xef24>
   20660:	mov	r0, r6
   20664:	bl	189d8 <__printf_chk@plt+0x7318>
   20668:	b	205e4 <__printf_chk@plt+0xef24>
   2066c:	cmp	r9, #0
   20670:	bne	2085c <__printf_chk@plt+0xf19c>
   20674:	ldr	r3, [sp, #4]
   20678:	mov	r0, r6
   2067c:	cmp	r5, #0
   20680:	cmpne	r3, #0
   20684:	beq	20a1c <__printf_chk@plt+0xf35c>
   20688:	bl	114c8 <getc@plt>
   2068c:	cmp	r0, #94	; 0x5e
   20690:	moveq	r3, #1
   20694:	mov	r4, r0
   20698:	streq	r9, [sp, #4]
   2069c:	streq	r3, [sp, #16]
   206a0:	beq	2089c <__printf_chk@plt+0xf1dc>
   206a4:	ldr	r3, [sp, #8]
   206a8:	cmp	r3, #0
   206ac:	str	r3, [sp, #4]
   206b0:	bne	207f8 <__printf_chk@plt+0xf138>
   206b4:	add	r3, sp, #1344	; 0x540
   206b8:	add	r3, r3, #8
   206bc:	add	r0, r3, r5
   206c0:	mov	ip, #32
   206c4:	mov	r8, #0
   206c8:	strb	ip, [r0, #-264]	; 0xfffffef8
   206cc:	add	r3, r5, #1
   206d0:	mov	r2, sl
   206d4:	ldr	r1, [sp, #28]
   206d8:	ldr	r0, [sp, #20]
   206dc:	bl	1ebfc <__printf_chk@plt+0xd53c>
   206e0:	mov	r9, r8
   206e4:	str	r8, [sp, #16]
   206e8:	str	r8, [sp, #8]
   206ec:	b	2046c <__printf_chk@plt+0xedac>
   206f0:	cmp	r8, #0
   206f4:	mov	r4, r0
   206f8:	beq	2072c <__printf_chk@plt+0xf06c>
   206fc:	sub	r3, r0, #123	; 0x7b
   20700:	bics	r3, r3, #2
   20704:	bne	20578 <__printf_chk@plt+0xeeb8>
   20708:	mov	r0, r6
   2070c:	bl	114c8 <getc@plt>
   20710:	cmp	r0, #94	; 0x5e
   20714:	mov	r4, r0
   20718:	bne	20578 <__printf_chk@plt+0xeeb8>
   2071c:	b	204bc <__printf_chk@plt+0xedfc>
   20720:	cmp	r8, #0
   20724:	mov	r4, r0
   20728:	bne	20708 <__printf_chk@plt+0xf048>
   2072c:	cmp	r5, #8
   20730:	ble	20554 <__printf_chk@plt+0xee94>
   20734:	sub	r0, r5, #9
   20738:	add	r0, sl, r0
   2073c:	mov	r2, #9
   20740:	ldr	r1, [pc, #820]	; 20a7c <__printf_chk@plt+0xf3bc>
   20744:	bl	11384 <strncmp@plt>
   20748:	cmp	r0, #0
   2074c:	beq	20934 <__printf_chk@plt+0xf274>
   20750:	cmp	r5, #11
   20754:	ble	20554 <__printf_chk@plt+0xee94>
   20758:	sub	r0, r5, #12
   2075c:	add	r0, sl, r0
   20760:	mov	r2, #12
   20764:	ldr	r1, [pc, #788]	; 20a80 <__printf_chk@plt+0xf3c0>
   20768:	bl	11384 <strncmp@plt>
   2076c:	cmp	r0, #0
   20770:	bne	20554 <__printf_chk@plt+0xee94>
   20774:	mov	r0, r4
   20778:	uxtb	r3, r0
   2077c:	ldrb	r3, [r7, r3]
   20780:	cmp	r3, #0
   20784:	beq	207b0 <__printf_chk@plt+0xf0f0>
   20788:	mov	r0, r6
   2078c:	bl	114c8 <getc@plt>
   20790:	cmp	r0, #94	; 0x5e
   20794:	bne	20778 <__printf_chk@plt+0xf0b8>
   20798:	mov	r0, r6
   2079c:	bl	189d8 <__printf_chk@plt+0x7318>
   207a0:	uxtb	r3, r0
   207a4:	ldrb	r3, [r7, r3]
   207a8:	cmp	r3, #0
   207ac:	bne	20788 <__printf_chk@plt+0xf0c8>
   207b0:	cmp	r0, #123	; 0x7b
   207b4:	mov	r4, r0
   207b8:	bne	20580 <__printf_chk@plt+0xeec0>
   207bc:	ldr	r3, [sp, #4]
   207c0:	orrs	r3, r9, r3
   207c4:	beq	20a54 <__printf_chk@plt+0xf394>
   207c8:	ldr	r3, [pc, #688]	; 20a80 <__printf_chk@plt+0xf3c0>
   207cc:	cmp	r9, #0
   207d0:	ldr	r1, [pc, #676]	; 20a7c <__printf_chk@plt+0xf3bc>
   207d4:	add	r0, sp, #40	; 0x28
   207d8:	moveq	r1, r3
   207dc:	bl	4c730 <__printf_chk@plt+0x3b070>
   207e0:	ldr	r3, [pc, #668]	; 20a84 <__printf_chk@plt+0xf3c4>
   207e4:	add	r1, sp, #40	; 0x28
   207e8:	mov	r2, r3
   207ec:	ldr	r0, [pc, #660]	; 20a88 <__printf_chk@plt+0xf3c8>
   207f0:	bl	29fe4 <__printf_chk@plt+0x18924>
   207f4:	b	209b4 <__printf_chk@plt+0xf2f4>
   207f8:	ldr	r3, [sp, #4]
   207fc:	str	r9, [sp, #4]
   20800:	str	r3, [sp, #16]
   20804:	ldr	r3, [sp, #24]
   20808:	add	r2, r3, #2
   2080c:	ldrb	r1, [r3, #1]
   20810:	sub	r2, r2, sl
   20814:	cmp	r2, r5
   20818:	ldr	r2, [pc, #620]	; 20a8c <__printf_chk@plt+0xf3cc>
   2081c:	add	r3, r3, #1
   20820:	ldrb	r2, [r2, r1]
   20824:	strb	r2, [r3]
   20828:	blt	20808 <__printf_chk@plt+0xf148>
   2082c:	add	r3, sp, #60	; 0x3c
   20830:	mov	r2, r5
   20834:	mov	r1, sl
   20838:	ldr	r0, [sp, #20]
   2083c:	bl	1eb70 <__printf_chk@plt+0xd4b0>
   20840:	mov	r3, #0
   20844:	str	r3, [sp, #8]
   20848:	b	2046c <__printf_chk@plt+0xedac>
   2084c:	mov	r0, r6
   20850:	bl	189d8 <__printf_chk@plt+0x7318>
   20854:	mov	r4, r0
   20858:	b	20450 <__printf_chk@plt+0xed90>
   2085c:	cmp	r5, #0
   20860:	beq	20884 <__printf_chk@plt+0xf1c4>
   20864:	mov	r0, r6
   20868:	bl	114c8 <getc@plt>
   2086c:	cmp	r0, #94	; 0x5e
   20870:	mov	r4, r0
   20874:	streq	r9, [sp, #8]
   20878:	beq	2089c <__printf_chk@plt+0xf1dc>
   2087c:	mov	r9, fp
   20880:	b	20804 <__printf_chk@plt+0xf144>
   20884:	mov	r0, r6
   20888:	bl	114c8 <getc@plt>
   2088c:	cmp	r0, #94	; 0x5e
   20890:	mov	r4, r0
   20894:	movne	r9, r5
   20898:	bne	2046c <__printf_chk@plt+0xedac>
   2089c:	mov	r0, r6
   208a0:	bl	189d8 <__printf_chk@plt+0x7318>
   208a4:	mov	r9, #0
   208a8:	mov	r4, r0
   208ac:	b	20578 <__printf_chk@plt+0xeeb8>
   208b0:	mov	r0, r6
   208b4:	bl	11468 <rewind@plt>
   208b8:	mov	r0, r6
   208bc:	bl	114c8 <getc@plt>
   208c0:	cmp	r0, #94	; 0x5e
   208c4:	mov	r4, r0
   208c8:	beq	209d0 <__printf_chk@plt+0xf310>
   208cc:	mov	r8, #1
   208d0:	b	2046c <__printf_chk@plt+0xedac>
   208d4:	mov	r1, r4
   208d8:	add	r0, sp, #40	; 0x28
   208dc:	bl	4c730 <__printf_chk@plt+0x3b070>
   208e0:	ldr	r3, [pc, #412]	; 20a84 <__printf_chk@plt+0xf3c4>
   208e4:	add	r1, sp, #40	; 0x28
   208e8:	mov	r2, r3
   208ec:	ldr	r0, [pc, #412]	; 20a90 <__printf_chk@plt+0xf3d0>
   208f0:	bl	29fe4 <__printf_chk@plt+0x18924>
   208f4:	b	2050c <__printf_chk@plt+0xee4c>
   208f8:	ldr	r3, [sp, #4]
   208fc:	orrs	r3, r9, r3
   20900:	beq	20708 <__printf_chk@plt+0xf048>
   20904:	ldr	r3, [pc, #372]	; 20a80 <__printf_chk@plt+0xf3c0>
   20908:	cmp	r9, #0
   2090c:	ldr	r1, [pc, #360]	; 20a7c <__printf_chk@plt+0xf3bc>
   20910:	add	r0, sp, #40	; 0x28
   20914:	moveq	r1, r3
   20918:	bl	4c730 <__printf_chk@plt+0x3b070>
   2091c:	ldr	r3, [pc, #352]	; 20a84 <__printf_chk@plt+0xf3c4>
   20920:	add	r1, sp, #40	; 0x28
   20924:	mov	r2, r3
   20928:	ldr	r0, [pc, #356]	; 20a94 <__printf_chk@plt+0xf3d4>
   2092c:	bl	29fe4 <__printf_chk@plt+0x18924>
   20930:	b	20708 <__printf_chk@plt+0xf048>
   20934:	mov	r0, r4
   20938:	uxtb	r3, r0
   2093c:	ldrb	r3, [r7, r3]
   20940:	cmp	r3, #0
   20944:	beq	20970 <__printf_chk@plt+0xf2b0>
   20948:	mov	r0, r6
   2094c:	bl	114c8 <getc@plt>
   20950:	cmp	r0, #94	; 0x5e
   20954:	bne	20938 <__printf_chk@plt+0xf278>
   20958:	mov	r0, r6
   2095c:	bl	189d8 <__printf_chk@plt+0x7318>
   20960:	uxtb	r3, r0
   20964:	ldrb	r3, [r7, r3]
   20968:	cmp	r3, #0
   2096c:	bne	20948 <__printf_chk@plt+0xf288>
   20970:	cmp	r0, #123	; 0x7b
   20974:	mov	r4, r0
   20978:	bne	20580 <__printf_chk@plt+0xeec0>
   2097c:	ldr	r3, [sp, #4]
   20980:	orrs	r3, r9, r3
   20984:	beq	20a44 <__printf_chk@plt+0xf384>
   20988:	ldr	r3, [pc, #240]	; 20a80 <__printf_chk@plt+0xf3c0>
   2098c:	cmp	r9, #0
   20990:	ldr	r1, [pc, #228]	; 20a7c <__printf_chk@plt+0xf3bc>
   20994:	add	r0, sp, #40	; 0x28
   20998:	moveq	r1, r3
   2099c:	bl	4c730 <__printf_chk@plt+0x3b070>
   209a0:	ldr	r3, [pc, #220]	; 20a84 <__printf_chk@plt+0xf3c4>
   209a4:	add	r1, sp, #40	; 0x28
   209a8:	mov	r2, r3
   209ac:	ldr	r0, [pc, #228]	; 20a98 <__printf_chk@plt+0xf3d8>
   209b0:	bl	29fe4 <__printf_chk@plt+0x18924>
   209b4:	mov	r0, r6
   209b8:	bl	114c8 <getc@plt>
   209bc:	cmp	r0, #94	; 0x5e
   209c0:	mov	r4, r0
   209c4:	beq	20a34 <__printf_chk@plt+0xf374>
   209c8:	mov	r8, #0
   209cc:	b	2046c <__printf_chk@plt+0xedac>
   209d0:	mov	r0, r6
   209d4:	bl	189d8 <__printf_chk@plt+0x7318>
   209d8:	mov	r4, r0
   209dc:	b	208cc <__printf_chk@plt+0xf20c>
   209e0:	ldr	r3, [sp, #4]
   209e4:	orrs	r3, r9, r3
   209e8:	beq	204fc <__printf_chk@plt+0xee3c>
   209ec:	ldr	r3, [pc, #140]	; 20a80 <__printf_chk@plt+0xf3c0>
   209f0:	cmp	r9, #0
   209f4:	ldr	r1, [pc, #128]	; 20a7c <__printf_chk@plt+0xf3bc>
   209f8:	add	r0, sp, #40	; 0x28
   209fc:	moveq	r1, r3
   20a00:	bl	4c730 <__printf_chk@plt+0x3b070>
   20a04:	ldr	r3, [pc, #120]	; 20a84 <__printf_chk@plt+0xf3c4>
   20a08:	add	r1, sp, #40	; 0x28
   20a0c:	mov	r2, r3
   20a10:	ldr	r0, [pc, #132]	; 20a9c <__printf_chk@plt+0xf3dc>
   20a14:	bl	29fe4 <__printf_chk@plt+0x18924>
   20a18:	b	204fc <__printf_chk@plt+0xee3c>
   20a1c:	bl	114c8 <getc@plt>
   20a20:	str	r9, [sp, #4]
   20a24:	cmp	r0, #94	; 0x5e
   20a28:	mov	r4, r0
   20a2c:	bne	20578 <__printf_chk@plt+0xeeb8>
   20a30:	b	2089c <__printf_chk@plt+0xf1dc>
   20a34:	mov	r0, r6
   20a38:	bl	189d8 <__printf_chk@plt+0x7318>
   20a3c:	mov	r4, r0
   20a40:	b	209c8 <__printf_chk@plt+0xf308>
   20a44:	mov	r3, #1
   20a48:	str	r3, [sp, #12]
   20a4c:	mov	r9, r3
   20a50:	b	209b4 <__printf_chk@plt+0xf2f4>
   20a54:	mov	r3, #1
   20a58:	str	r3, [sp, #12]
   20a5c:	str	r3, [sp, #4]
   20a60:	b	209b4 <__printf_chk@plt+0xf2f4>
   20a64:	bl	1148c <__stack_chk_fail@plt>
   20a68:	andeq	ip, r7, r0, lsl sp
   20a6c:	andeq	sp, r7, r0, asr r0
   20a70:	muleq	r8, r8, r1
   20a74:	andeq	r7, r5, r0, lsl #1
   20a78:	muleq	r8, r8, r0
   20a7c:	andeq	r6, r5, r0, ror #31
   20a80:	andeq	r6, r5, ip, ror #31
   20a84:	andeq	r6, r8, r0, lsr #15
   20a88:	andeq	r7, r5, r4, asr r0
   20a8c:			; <UNDEFINED> instruction: 0x000837b4
   20a90:	strdeq	r6, [r5], -ip
   20a94:	strheq	r7, [r5], -r0
   20a98:	andeq	r7, r5, r8, lsr #32
   20a9c:	andeq	r7, r5, ip, lsl #1
   20aa0:	push	{r4, lr}
   20aa4:	mov	r4, r0
   20aa8:	mov	r0, #1
   20aac:	bl	2e1c8 <__printf_chk@plt+0x1cb08>
   20ab0:	subs	r1, r0, #0
   20ab4:	beq	20ad8 <__printf_chk@plt+0xf418>
   20ab8:	ldr	r3, [pc, #60]	; 20afc <__printf_chk@plt+0xf43c>
   20abc:	ldr	r0, [r3, #4]
   20ac0:	cmp	r0, #0
   20ac4:	beq	20ae0 <__printf_chk@plt+0xf420>
   20ac8:	add	r3, r0, #8
   20acc:	mov	r2, r4
   20ad0:	add	r0, r0, #40	; 0x28
   20ad4:	bl	203b0 <__printf_chk@plt+0xecf0>
   20ad8:	pop	{r4, lr}
   20adc:	b	2fb28 <__printf_chk@plt+0x1e468>
   20ae0:	ldr	r3, [pc, #24]	; 20b00 <__printf_chk@plt+0xf440>
   20ae4:	ldr	r0, [pc, #24]	; 20b04 <__printf_chk@plt+0xf444>
   20ae8:	mov	r2, r3
   20aec:	mov	r1, r3
   20af0:	bl	29fe4 <__printf_chk@plt+0x18924>
   20af4:	pop	{r4, lr}
   20af8:	b	2fb28 <__printf_chk@plt+0x1e468>
   20afc:	strdeq	r2, [r8], -r8
   20b00:	andeq	r6, r8, r0, lsr #15
   20b04:	andeq	r6, r5, r4, lsl #3
   20b08:	mov	r0, #1
   20b0c:	b	20aa0 <__printf_chk@plt+0xf3e0>
   20b10:	mov	r0, #0
   20b14:	b	20aa0 <__printf_chk@plt+0xf3e0>
   20b18:	ldr	r3, [pc, #12]	; 20b2c <__printf_chk@plt+0xf46c>
   20b1c:	ldr	r3, [r3, #4]
   20b20:	cmp	r3, #0
   20b24:	bxeq	lr
   20b28:	b	1ed9c <__printf_chk@plt+0xd6dc>
   20b2c:	strdeq	r2, [r8], -r8
   20b30:	push	{r4, r5, lr}
   20b34:	sub	sp, sp, #12
   20b38:	ldr	r5, [pc, #148]	; 20bd4 <__printf_chk@plt+0xf514>
   20b3c:	ldr	r1, [pc, #148]	; 20bd8 <__printf_chk@plt+0xf518>
   20b40:	ldr	r0, [pc, #148]	; 20bdc <__printf_chk@plt+0xf51c>
   20b44:	ldr	r3, [r5]
   20b48:	str	r3, [sp, #4]
   20b4c:	bl	28fdc <__printf_chk@plt+0x1791c>
   20b50:	ldr	r1, [pc, #136]	; 20be0 <__printf_chk@plt+0xf520>
   20b54:	ldr	r0, [pc, #136]	; 20be4 <__printf_chk@plt+0xf524>
   20b58:	bl	28fdc <__printf_chk@plt+0x1791c>
   20b5c:	ldr	r1, [pc, #132]	; 20be8 <__printf_chk@plt+0xf528>
   20b60:	ldr	r0, [pc, #132]	; 20bec <__printf_chk@plt+0xf52c>
   20b64:	bl	28fdc <__printf_chk@plt+0x1791c>
   20b68:	ldr	r1, [pc, #128]	; 20bf0 <__printf_chk@plt+0xf530>
   20b6c:	ldr	r0, [pc, #128]	; 20bf4 <__printf_chk@plt+0xf534>
   20b70:	bl	28fdc <__printf_chk@plt+0x1791c>
   20b74:	mov	r2, #0
   20b78:	ldr	r1, [pc, #120]	; 20bf8 <__printf_chk@plt+0xf538>
   20b7c:	mov	r0, sp
   20b80:	bl	52830 <_ZdlPv@@Base+0x14d4>
   20b84:	mov	r0, #8
   20b88:	bl	5130c <_Znwj@@Base>
   20b8c:	mov	r4, r0
   20b90:	bl	13744 <__printf_chk@plt+0x2084>
   20b94:	ldr	r3, [pc, #96]	; 20bfc <__printf_chk@plt+0xf53c>
   20b98:	mov	r2, r4
   20b9c:	ldr	r1, [sp]
   20ba0:	ldr	r0, [pc, #88]	; 20c00 <__printf_chk@plt+0xf540>
   20ba4:	str	r3, [r4]
   20ba8:	bl	1379c <__printf_chk@plt+0x20dc>
   20bac:	ldr	r2, [sp, #4]
   20bb0:	ldr	r3, [r5]
   20bb4:	cmp	r2, r3
   20bb8:	bne	20bc4 <__printf_chk@plt+0xf504>
   20bbc:	add	sp, sp, #12
   20bc0:	pop	{r4, r5, pc}
   20bc4:	bl	1148c <__stack_chk_fail@plt>
   20bc8:	mov	r0, r4
   20bcc:	bl	5135c <_ZdlPv@@Base>
   20bd0:	bl	11498 <__cxa_end_cleanup@plt>
   20bd4:	andeq	ip, r7, r0, lsl sp
   20bd8:			; <UNDEFINED> instruction: 0x00017cb4
   20bdc:	ldrdeq	r7, [r5], -r0
   20be0:	andeq	r8, r1, ip, lsr r6
   20be4:	ldrdeq	r7, [r5], -r4
   20be8:	andeq	r0, r2, r0, lsl fp
   20bec:	ldrdeq	r7, [r5], -r8
   20bf0:	andeq	r0, r2, r8, lsl #22
   20bf4:	ldrdeq	r7, [r5], -ip
   20bf8:	andeq	r7, r5, r4, ror #1
   20bfc:	andeq	r5, r5, r4, asr #29
   20c00:	andeq	r5, r8, r8, asr #20
   20c04:	push	{r4, r5, lr}
   20c08:	sub	sp, sp, #44	; 0x2c
   20c0c:	ldr	r5, [pc, #132]	; 20c98 <__printf_chk@plt+0xf5d8>
   20c10:	mov	r4, r0
   20c14:	mov	r0, sp
   20c18:	ldr	r3, [r5]
   20c1c:	str	r3, [sp, #36]	; 0x24
   20c20:	bl	244b8 <__printf_chk@plt+0x12df8>
   20c24:	mov	r0, sp
   20c28:	ldr	r1, [pc, #108]	; 20c9c <__printf_chk@plt+0xf5dc>
   20c2c:	bl	24bac <__printf_chk@plt+0x134ec>
   20c30:	add	r1, r4, #48	; 0x30
   20c34:	mov	r0, sp
   20c38:	uxtb	r1, r1
   20c3c:	bl	24a54 <__printf_chk@plt+0x13394>
   20c40:	mov	r0, #80	; 0x50
   20c44:	bl	5130c <_Znwj@@Base>
   20c48:	mov	r2, #1
   20c4c:	mov	r1, sp
   20c50:	mov	r4, r0
   20c54:	bl	47c64 <__printf_chk@plt+0x365a4>
   20c58:	mov	r0, sp
   20c5c:	bl	22138 <__printf_chk@plt+0x10a78>
   20c60:	ldr	r2, [sp, #36]	; 0x24
   20c64:	ldr	r3, [r5]
   20c68:	mov	r0, r4
   20c6c:	cmp	r2, r3
   20c70:	bne	20c7c <__printf_chk@plt+0xf5bc>
   20c74:	add	sp, sp, #44	; 0x2c
   20c78:	pop	{r4, r5, pc}
   20c7c:	bl	1148c <__stack_chk_fail@plt>
   20c80:	mov	r0, r4
   20c84:	bl	5135c <_ZdlPv@@Base>
   20c88:	mov	r0, sp
   20c8c:	bl	22138 <__printf_chk@plt+0x10a78>
   20c90:	bl	11498 <__cxa_end_cleanup@plt>
   20c94:	b	20c88 <__printf_chk@plt+0xf5c8>
   20c98:	andeq	ip, r7, r0, lsl sp
   20c9c:	strdeq	r7, [r5], -r4
   20ca0:	push	{r4, r5, r6, r7, lr}
   20ca4:	sub	sp, sp, #12
   20ca8:	ldr	r5, [pc, #320]	; 20df0 <__printf_chk@plt+0xf730>
   20cac:	ldr	r2, [r0, #76]	; 0x4c
   20cb0:	ldr	r3, [r5]
   20cb4:	cmp	r2, #0
   20cb8:	str	r3, [sp, #4]
   20cbc:	beq	20cd8 <__printf_chk@plt+0xf618>
   20cc0:	ldr	r2, [sp, #4]
   20cc4:	ldr	r3, [r5]
   20cc8:	cmp	r2, r3
   20ccc:	bne	20dec <__printf_chk@plt+0xf72c>
   20cd0:	add	sp, sp, #12
   20cd4:	pop	{r4, r5, r6, r7, pc}
   20cd8:	mov	r6, r1
   20cdc:	mov	r4, r0
   20ce0:	ldr	r1, [pc, #268]	; 20df4 <__printf_chk@plt+0xf734>
   20ce4:	mov	r0, sp
   20ce8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   20cec:	ldr	r3, [sp]
   20cf0:	cmp	r6, r3
   20cf4:	beq	20d0c <__printf_chk@plt+0xf64c>
   20cf8:	cmp	r6, #0
   20cfc:	beq	20d7c <__printf_chk@plt+0xf6bc>
   20d00:	ldrb	r3, [r6]
   20d04:	cmp	r3, #0
   20d08:	bne	20d7c <__printf_chk@plt+0xf6bc>
   20d0c:	ldr	r1, [r4, #44]	; 0x2c
   20d10:	ldr	r0, [r4, #56]	; 0x38
   20d14:	bl	45a8c <__printf_chk@plt+0x343cc>
   20d18:	cmp	r0, #0
   20d1c:	blt	20cc0 <__printf_chk@plt+0xf600>
   20d20:	ldr	r2, [r4, #48]	; 0x30
   20d24:	ldr	r3, [r4, #44]	; 0x2c
   20d28:	strd	r2, [r4, #44]	; 0x2c
   20d2c:	ldr	r3, [r4, #148]	; 0x94
   20d30:	cmp	r3, #0
   20d34:	beq	20cc0 <__printf_chk@plt+0xf600>
   20d38:	ldr	r6, [r4, #48]	; 0x30
   20d3c:	ldr	r3, [r4, #44]	; 0x2c
   20d40:	cmp	r6, r3
   20d44:	beq	20cc0 <__printf_chk@plt+0xf600>
   20d48:	bl	464c4 <__printf_chk@plt+0x34e04>
   20d4c:	cmp	r6, r0
   20d50:	beq	20dd4 <__printf_chk@plt+0xf714>
   20d54:	ldr	r6, [r4, #44]	; 0x2c
   20d58:	bl	464c4 <__printf_chk@plt+0x34e04>
   20d5c:	cmp	r6, r0
   20d60:	bne	20cc0 <__printf_chk@plt+0xf600>
   20d64:	mov	r0, #0
   20d68:	bl	20c04 <__printf_chk@plt+0xf544>
   20d6c:	mov	r1, r0
   20d70:	mov	r0, r4
   20d74:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   20d78:	b	20cc0 <__printf_chk@plt+0xf600>
   20d7c:	ldr	r3, [r4, #48]	; 0x30
   20d80:	mov	r0, r6
   20d84:	str	r3, [r4, #44]	; 0x2c
   20d88:	bl	46528 <__printf_chk@plt+0x34e68>
   20d8c:	subs	r7, r0, #0
   20d90:	blt	20db0 <__printf_chk@plt+0xf6f0>
   20d94:	mov	r1, r7
   20d98:	ldr	r0, [r4, #56]	; 0x38
   20d9c:	bl	45a8c <__printf_chk@plt+0x343cc>
   20da0:	cmp	r0, #0
   20da4:	blt	20cc0 <__printf_chk@plt+0xf600>
   20da8:	str	r7, [r4, #48]	; 0x30
   20dac:	b	20d2c <__printf_chk@plt+0xf66c>
   20db0:	bl	464d4 <__printf_chk@plt+0x34e14>
   20db4:	ldr	r3, [pc, #60]	; 20df8 <__printf_chk@plt+0xf738>
   20db8:	mov	r1, r6
   20dbc:	ldr	r2, [r3]
   20dc0:	mov	r7, r0
   20dc4:	bl	4598c <__printf_chk@plt+0x342cc>
   20dc8:	cmp	r0, #0
   20dcc:	bne	20d94 <__printf_chk@plt+0xf6d4>
   20dd0:	b	20cc0 <__printf_chk@plt+0xf600>
   20dd4:	mov	r0, #1
   20dd8:	bl	20c04 <__printf_chk@plt+0xf544>
   20ddc:	mov	r1, r0
   20de0:	mov	r0, r4
   20de4:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   20de8:	b	20d54 <__printf_chk@plt+0xf694>
   20dec:	bl	1148c <__stack_chk_fail@plt>
   20df0:	andeq	ip, r7, r0, lsl sp
   20df4:	strdeq	r7, [r5], -r0
   20df8:	andeq	r6, r8, r0, lsr #25
   20dfc:	push	{r4, lr}
   20e00:	mov	r0, #0
   20e04:	bl	30944 <__printf_chk@plt+0x1f284>
   20e08:	subs	r1, r0, #0
   20e0c:	ldr	r0, [pc, #112]	; 20e84 <__printf_chk@plt+0xf7c4>
   20e10:	ldreq	r1, [r0, #196]	; 0xc4
   20e14:	beq	20e74 <__printf_chk@plt+0xf7b4>
   20e18:	ldr	r3, [r0, #196]	; 0xc4
   20e1c:	cmp	r3, r1
   20e20:	beq	20e74 <__printf_chk@plt+0xf7b4>
   20e24:	ldr	ip, [pc, #92]	; 20e88 <__printf_chk@plt+0xf7c8>
   20e28:	mov	r3, r1
   20e2c:	ldrb	r2, [r3], #1
   20e30:	cmp	r2, #0
   20e34:	beq	20e4c <__printf_chk@plt+0xf78c>
   20e38:	ldrb	r2, [ip, r2]
   20e3c:	cmp	r2, #0
   20e40:	beq	20e74 <__printf_chk@plt+0xf7b4>
   20e44:	cmp	r3, #0
   20e48:	bne	20e2c <__printf_chk@plt+0xf76c>
   20e4c:	ldr	r4, [r0]
   20e50:	mov	r2, #10
   20e54:	mov	r0, r1
   20e58:	mov	r1, #0
   20e5c:	bl	11354 <strtol@plt>
   20e60:	mov	r1, r0
   20e64:	mov	r0, r4
   20e68:	bl	19058 <__printf_chk@plt+0x7998>
   20e6c:	pop	{r4, lr}
   20e70:	b	2fb28 <__printf_chk@plt+0x1e468>
   20e74:	ldr	r0, [r0]
   20e78:	bl	20ca0 <__printf_chk@plt+0xf5e0>
   20e7c:	pop	{r4, lr}
   20e80:	b	2fb28 <__printf_chk@plt+0x1e468>
   20e84:	strdeq	r2, [r8], -r8
   20e88:	muleq	r8, r8, r0
   20e8c:	push	{r4, r5, r6, r7, lr}
   20e90:	sub	sp, sp, #12
   20e94:	ldr	r5, [pc, #240]	; 20f8c <__printf_chk@plt+0xf8cc>
   20e98:	mov	r7, r0
   20e9c:	ldr	r3, [r5]
   20ea0:	str	r3, [sp, #4]
   20ea4:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   20ea8:	cmp	r0, #0
   20eac:	bne	20ef4 <__printf_chk@plt+0xf834>
   20eb0:	ldr	r6, [pc, #216]	; 20f90 <__printf_chk@plt+0xf8d0>
   20eb4:	mov	r3, #1
   20eb8:	str	r3, [sp]
   20ebc:	ldr	r4, [r6]
   20ec0:	ldr	r2, [r4, #48]	; 0x30
   20ec4:	strd	r2, [r4, #140]	; 0x8c
   20ec8:	bl	464c4 <__printf_chk@plt+0x34e04>
   20ecc:	cmp	r7, #0
   20ed0:	str	r0, [r4, #48]	; 0x30
   20ed4:	bne	20f44 <__printf_chk@plt+0xf884>
   20ed8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   20edc:	ldr	r2, [sp, #4]
   20ee0:	ldr	r3, [r5]
   20ee4:	cmp	r2, r3
   20ee8:	bne	20f88 <__printf_chk@plt+0xf8c8>
   20eec:	add	sp, sp, #12
   20ef0:	pop	{r4, r5, r6, r7, pc}
   20ef4:	mov	r0, sp
   20ef8:	bl	4a140 <__printf_chk@plt+0x38a80>
   20efc:	cmp	r0, #0
   20f00:	beq	20eb0 <__printf_chk@plt+0xf7f0>
   20f04:	ldr	r3, [sp]
   20f08:	ldr	r6, [pc, #128]	; 20f90 <__printf_chk@plt+0xf8d0>
   20f0c:	cmp	r3, #0
   20f10:	ldr	r4, [r6]
   20f14:	bgt	20ebc <__printf_chk@plt+0xf7fc>
   20f18:	ldr	r3, [r4, #144]	; 0x90
   20f1c:	cmp	r3, #0
   20f20:	ble	20f38 <__printf_chk@plt+0xf878>
   20f24:	ldr	r2, [r4, #48]	; 0x30
   20f28:	ldr	r3, [r4, #140]	; 0x8c
   20f2c:	cmp	r7, #0
   20f30:	strd	r2, [r4, #44]	; 0x2c
   20f34:	bne	20f68 <__printf_chk@plt+0xf8a8>
   20f38:	mov	r3, #0
   20f3c:	str	r3, [r4, #144]	; 0x90
   20f40:	b	20ed8 <__printf_chk@plt+0xf818>
   20f44:	ldr	r4, [r6]
   20f48:	mov	r3, #1
   20f4c:	mov	r0, r3
   20f50:	str	r3, [r4, #148]	; 0x94
   20f54:	bl	20c04 <__printf_chk@plt+0xf544>
   20f58:	mov	r1, r0
   20f5c:	mov	r0, r4
   20f60:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   20f64:	b	20ed8 <__printf_chk@plt+0xf818>
   20f68:	mov	r0, #0
   20f6c:	str	r0, [r4, #148]	; 0x94
   20f70:	bl	20c04 <__printf_chk@plt+0xf544>
   20f74:	mov	r1, r0
   20f78:	mov	r0, r4
   20f7c:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   20f80:	ldr	r4, [r6]
   20f84:	b	20f38 <__printf_chk@plt+0xf878>
   20f88:	bl	1148c <__stack_chk_fail@plt>
   20f8c:	andeq	ip, r7, r0, lsl sp
   20f90:	strdeq	r2, [r8], -r8
   20f94:	mov	r0, #1
   20f98:	b	20e8c <__printf_chk@plt+0xf7cc>
   20f9c:	mov	r0, #0
   20fa0:	b	20e8c <__printf_chk@plt+0xf7cc>
   20fa4:	push	{r4, r5, r6, lr}
   20fa8:	mov	r4, r0
   20fac:	ldr	r0, [r0, #144]	; 0x90
   20fb0:	sub	sp, sp, #8
   20fb4:	cmp	r0, #0
   20fb8:	ble	20fcc <__printf_chk@plt+0xf90c>
   20fbc:	sub	r0, r0, #1
   20fc0:	cmp	r0, #0
   20fc4:	str	r0, [r4, #144]	; 0x90
   20fc8:	beq	21184 <__printf_chk@plt+0xfac4>
   20fcc:	ldr	r3, [r4, #216]	; 0xd8
   20fd0:	cmp	r3, #0
   20fd4:	bne	211cc <__printf_chk@plt+0xfb0c>
   20fd8:	ldr	r3, [r4, #200]	; 0xc8
   20fdc:	cmp	r3, #0
   20fe0:	beq	21054 <__printf_chk@plt+0xf994>
   20fe4:	b	211e0 <__printf_chk@plt+0xfb20>
   20fe8:	ldr	r3, [r0]
   20fec:	ldr	r3, [r3, #104]	; 0x68
   20ff0:	blx	r3
   20ff4:	cmp	r0, #0
   20ff8:	beq	21060 <__printf_chk@plt+0xf9a0>
   20ffc:	ldr	r3, [r4, #164]	; 0xa4
   21000:	mov	r0, r3
   21004:	ldr	r3, [r3]
   21008:	ldr	r3, [r3, #28]
   2100c:	blx	r3
   21010:	ldr	r2, [r4, #164]	; 0xa4
   21014:	ldr	r3, [r4, #172]	; 0xac
   21018:	ldr	r1, [r2]
   2101c:	ldr	r1, [r1, #48]	; 0x30
   21020:	sub	r0, r3, r0
   21024:	str	r0, [r4, #172]	; 0xac
   21028:	mov	r0, r2
   2102c:	blx	r1
   21030:	ldr	r3, [r4, #164]	; 0xa4
   21034:	ldr	r2, [r4, #176]	; 0xb0
   21038:	ldm	r3, {r1, ip}
   2103c:	ldr	r1, [r1, #4]
   21040:	str	ip, [r4, #164]	; 0xa4
   21044:	sub	r0, r2, r0
   21048:	str	r0, [r4, #176]	; 0xb0
   2104c:	mov	r0, r3
   21050:	blx	r1
   21054:	ldr	r0, [r4, #164]	; 0xa4
   21058:	cmp	r0, #0
   2105c:	bne	20fe8 <__printf_chk@plt+0xf928>
   21060:	ldr	r2, [r4]
   21064:	mov	r3, #0
   21068:	cmp	r2, r3
   2106c:	str	r3, [r4, #80]	; 0x50
   21070:	bne	211c0 <__printf_chk@plt+0xfb00>
   21074:	ldr	r3, [r4, #76]	; 0x4c
   21078:	cmp	r3, #0
   2107c:	beq	210f0 <__printf_chk@plt+0xfa30>
   21080:	ldr	r3, [pc, #528]	; 21298 <__printf_chk@plt+0xfbd8>
   21084:	str	r2, [r4, #76]	; 0x4c
   21088:	ldr	r3, [r3]
   2108c:	cmp	r3, #0
   21090:	movne	r3, #2
   21094:	moveq	r3, #1
   21098:	str	r3, [r4, #80]	; 0x50
   2109c:	ldr	r3, [r4, #164]	; 0xa4
   210a0:	cmp	r3, #0
   210a4:	ldreq	r3, [pc, #496]	; 2129c <__printf_chk@plt+0xfbdc>
   210a8:	ldrne	r3, [r4, #172]	; 0xac
   210ac:	ldreq	r3, [r3]
   210b0:	str	r3, [r4, #180]	; 0xb4
   210b4:	ldr	r3, [r4, #156]	; 0x9c
   210b8:	cmp	r3, #0
   210bc:	ble	210e8 <__printf_chk@plt+0xfa28>
   210c0:	ldr	r2, [r4, #160]	; 0xa0
   210c4:	cmp	r2, #0
   210c8:	beq	210d8 <__printf_chk@plt+0xfa18>
   210cc:	ldr	r2, [r4, #80]	; 0x50
   210d0:	cmp	r2, #0
   210d4:	bne	210e8 <__printf_chk@plt+0xfa28>
   210d8:	sub	r3, r3, #1
   210dc:	cmp	r3, #0
   210e0:	str	r3, [r4, #156]	; 0x9c
   210e4:	beq	211ec <__printf_chk@plt+0xfb2c>
   210e8:	add	sp, sp, #8
   210ec:	pop	{r4, r5, r6, pc}
   210f0:	ldr	r2, [r4, #84]	; 0x54
   210f4:	cmp	r2, #0
   210f8:	ble	211fc <__printf_chk@plt+0xfb3c>
   210fc:	ldr	r1, [pc, #408]	; 2129c <__printf_chk@plt+0xfbdc>
   21100:	ldr	r3, [r4, #136]	; 0x88
   21104:	ldr	ip, [r4, #172]	; 0xac
   21108:	ldr	r0, [r1]
   2110c:	sub	r3, r3, ip
   21110:	cmp	r0, r3
   21114:	sub	r2, r2, #1
   21118:	addlt	r3, r3, r3, lsr #31
   2111c:	str	r2, [r4, #84]	; 0x54
   21120:	ldrlt	r2, [r4, #132]	; 0x84
   21124:	ldr	r5, [r4, #164]	; 0xa4
   21128:	addlt	r3, r2, r3, asr #1
   2112c:	strlt	r3, [r4, #132]	; 0x84
   21130:	ldr	r2, [r4, #172]	; 0xac
   21134:	mov	r3, #0
   21138:	str	r3, [r4, #164]	; 0xa4
   2113c:	mov	r3, #1
   21140:	ldr	r1, [r1]
   21144:	cmp	r5, #0
   21148:	str	r1, [r4, #180]	; 0xb4
   2114c:	beq	210b4 <__printf_chk@plt+0xf9f4>
   21150:	ldr	r1, [pc, #328]	; 212a0 <__printf_chk@plt+0xfbe0>
   21154:	ldr	r1, [r1]
   21158:	cmp	r1, #0
   2115c:	beq	2116c <__printf_chk@plt+0xfaac>
   21160:	ldr	r6, [r4, #72]	; 0x48
   21164:	cmp	r6, #0
   21168:	beq	21248 <__printf_chk@plt+0xfb88>
   2116c:	mov	r1, r5
   21170:	mov	r0, r4
   21174:	bl	19664 <__printf_chk@plt+0x7fa4>
   21178:	mov	r3, #0
   2117c:	str	r3, [r4, #288]	; 0x120
   21180:	b	210b4 <__printf_chk@plt+0xf9f4>
   21184:	ldr	r1, [r4, #148]	; 0x94
   21188:	ldr	r2, [r4, #48]	; 0x30
   2118c:	ldr	r3, [r4, #140]	; 0x8c
   21190:	cmp	r1, #0
   21194:	strd	r2, [r4, #44]	; 0x2c
   21198:	beq	20fcc <__printf_chk@plt+0xf90c>
   2119c:	str	r0, [r4, #148]	; 0x94
   211a0:	bl	20c04 <__printf_chk@plt+0xf544>
   211a4:	mov	r1, r0
   211a8:	mov	r0, r4
   211ac:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   211b0:	b	20fcc <__printf_chk@plt+0xf90c>
   211b4:	ldr	r3, [r4, #72]	; 0x48
   211b8:	cmp	r3, #0
   211bc:	beq	21284 <__printf_chk@plt+0xfbc4>
   211c0:	mov	r0, r4
   211c4:	bl	1f710 <__printf_chk@plt+0xe050>
   211c8:	b	2109c <__printf_chk@plt+0xf9dc>
   211cc:	mov	r0, r4
   211d0:	bl	1c118 <__printf_chk@plt+0xaa58>
   211d4:	ldr	r3, [r4, #200]	; 0xc8
   211d8:	cmp	r3, #0
   211dc:	beq	21054 <__printf_chk@plt+0xf994>
   211e0:	mov	r0, r4
   211e4:	bl	1bd40 <__printf_chk@plt+0xa680>
   211e8:	b	21054 <__printf_chk@plt+0xf994>
   211ec:	ldr	r0, [r4, #152]	; 0x98
   211f0:	add	sp, sp, #8
   211f4:	pop	{r4, r5, r6, lr}
   211f8:	b	25f34 <__printf_chk@plt+0x14874>
   211fc:	ldr	r2, [r4, #88]	; 0x58
   21200:	cmp	r2, #0
   21204:	ble	211b4 <__printf_chk@plt+0xfaf4>
   21208:	ldr	r1, [pc, #140]	; 2129c <__printf_chk@plt+0xfbdc>
   2120c:	ldr	r0, [r4, #136]	; 0x88
   21210:	ldr	lr, [r4, #172]	; 0xac
   21214:	ldr	ip, [r1]
   21218:	sub	r0, r0, lr
   2121c:	cmp	ip, r0
   21220:	sub	r2, r2, #1
   21224:	str	r2, [r4, #88]	; 0x58
   21228:	ldrlt	r2, [r4, #132]	; 0x84
   2122c:	ldr	r5, [r4, #164]	; 0xa4
   21230:	addlt	r0, r2, r0
   21234:	mov	r2, #0
   21238:	str	r2, [r4, #164]	; 0xa4
   2123c:	strlt	r0, [r4, #132]	; 0x84
   21240:	ldr	r2, [r4, #172]	; 0xac
   21244:	b	21140 <__printf_chk@plt+0xfa80>
   21248:	ldr	r0, [pc, #84]	; 212a4 <__printf_chk@plt+0xfbe4>
   2124c:	mov	r1, r6
   21250:	str	r2, [sp, #4]
   21254:	ldr	r0, [r0]
   21258:	str	r3, [sp]
   2125c:	add	r0, r0, #72	; 0x48
   21260:	bl	38e30 <__printf_chk@plt+0x27770>
   21264:	ldr	r1, [r4, #336]	; 0x150
   21268:	ldr	r3, [sp]
   2126c:	cmp	r1, #0
   21270:	moveq	r1, #1
   21274:	ldr	r2, [sp, #4]
   21278:	strne	r6, [r4, #336]	; 0x150
   2127c:	streq	r1, [r4, #332]	; 0x14c
   21280:	b	2116c <__printf_chk@plt+0xfaac>
   21284:	ldr	r5, [r4, #164]	; 0xa4
   21288:	ldr	r2, [r4, #172]	; 0xac
   2128c:	str	r3, [r4, #164]	; 0xa4
   21290:	ldr	r1, [pc, #4]	; 2129c <__printf_chk@plt+0xfbdc>
   21294:	b	21140 <__printf_chk@plt+0xfa80>
   21298:	ldrdeq	r2, [r8], -ip
   2129c:	andeq	r5, r8, ip, lsr #19
   212a0:	andeq	r3, r8, r4, asr #17
   212a4:	andeq	r2, r8, r0, asr #23
   212a8:	ldr	r3, [pc, #276]	; 213c4 <__printf_chk@plt+0xfd04>
   212ac:	push	{r4, r5, r6, r7, lr}
   212b0:	sub	sp, sp, #44	; 0x2c
   212b4:	ldr	r6, [pc, #268]	; 213c8 <__printf_chk@plt+0xfd08>
   212b8:	ldr	r0, [r3]
   212bc:	ldr	r3, [r6]
   212c0:	cmp	r0, #0
   212c4:	str	r3, [sp, #36]	; 0x24
   212c8:	beq	213a0 <__printf_chk@plt+0xfce0>
   212cc:	mov	r7, r2
   212d0:	ldr	r3, [pc, #244]	; 213cc <__printf_chk@plt+0xfd0c>
   212d4:	ldr	r2, [pc, #244]	; 213d0 <__printf_chk@plt+0xfd10>
   212d8:	mov	r4, r1
   212dc:	ldr	r3, [r3]
   212e0:	ldr	r0, [r2]
   212e4:	cmp	r0, r3
   212e8:	beq	21384 <__printf_chk@plt+0xfcc4>
   212ec:	mov	r0, sp
   212f0:	bl	244b8 <__printf_chk@plt+0x12df8>
   212f4:	mov	r0, sp
   212f8:	ldr	r1, [pc, #212]	; 213d4 <__printf_chk@plt+0xfd14>
   212fc:	bl	24bac <__printf_chk@plt+0x134ec>
   21300:	ldrb	r1, [r4]
   21304:	cmp	r1, #0
   21308:	beq	21330 <__printf_chk@plt+0xfc70>
   2130c:	ldr	r5, [pc, #196]	; 213d8 <__printf_chk@plt+0xfd18>
   21310:	ldrb	r3, [r5, r1]
   21314:	cmp	r3, #0
   21318:	bne	21324 <__printf_chk@plt+0xfc64>
   2131c:	mov	r0, sp
   21320:	bl	24a54 <__printf_chk@plt+0x13394>
   21324:	ldrb	r1, [r4, #1]!
   21328:	cmp	r1, #0
   2132c:	bne	21310 <__printf_chk@plt+0xfc50>
   21330:	mov	r1, #32
   21334:	mov	r0, sp
   21338:	bl	24a54 <__printf_chk@plt+0x13394>
   2133c:	mov	r1, r7
   21340:	mov	r0, sp
   21344:	bl	24c34 <__printf_chk@plt+0x13574>
   21348:	mov	r0, #80	; 0x50
   2134c:	bl	5130c <_Znwj@@Base>
   21350:	mov	r2, #0
   21354:	mov	r1, sp
   21358:	mov	r4, r0
   2135c:	bl	47c64 <__printf_chk@plt+0x365a4>
   21360:	mov	r0, sp
   21364:	bl	22138 <__printf_chk@plt+0x10a78>
   21368:	ldr	r2, [sp, #36]	; 0x24
   2136c:	ldr	r3, [r6]
   21370:	mov	r0, r4
   21374:	cmp	r2, r3
   21378:	bne	213a8 <__printf_chk@plt+0xfce8>
   2137c:	add	sp, sp, #44	; 0x2c
   21380:	pop	{r4, r5, r6, r7, pc}
   21384:	ldr	r3, [r0, #132]	; 0x84
   21388:	cmp	r3, #0
   2138c:	beq	212ec <__printf_chk@plt+0xfc2c>
   21390:	ldr	r3, [pc, #68]	; 213dc <__printf_chk@plt+0xfd1c>
   21394:	ldr	r1, [r3]
   21398:	bl	15458 <__printf_chk@plt+0x3d98>
   2139c:	b	212ec <__printf_chk@plt+0xfc2c>
   213a0:	mov	r4, r0
   213a4:	b	21368 <__printf_chk@plt+0xfca8>
   213a8:	bl	1148c <__stack_chk_fail@plt>
   213ac:	mov	r0, r4
   213b0:	bl	5135c <_ZdlPv@@Base>
   213b4:	mov	r0, sp
   213b8:	bl	22138 <__printf_chk@plt+0x10a78>
   213bc:	bl	11498 <__cxa_end_cleanup@plt>
   213c0:	b	213b4 <__printf_chk@plt+0xfcf4>
   213c4:	andeq	r3, r8, r4, asr #17
   213c8:	andeq	ip, r7, r0, lsl sp
   213cc:			; <UNDEFINED> instruction: 0x00082bbc
   213d0:	andeq	r2, r8, r0, asr #23
   213d4:	strdeq	r7, [r5], -ip
   213d8:	andeq	sp, r7, r4, lsl lr
   213dc:	andeq	r5, r8, r8, lsr #19
   213e0:	push	{r4, r5, r6, r7, lr}
   213e4:	mov	r3, #0
   213e8:	ldr	r6, [pc, #372]	; 21564 <__printf_chk@plt+0xfea4>
   213ec:	ldr	r2, [r0, #200]	; 0xc8
   213f0:	sub	sp, sp, #20
   213f4:	cmp	r2, r3
   213f8:	ldr	r2, [r6]
   213fc:	mov	r4, r0
   21400:	mov	r7, r1
   21404:	str	r2, [sp, #12]
   21408:	str	r3, [sp]
   2140c:	str	r3, [sp, #4]
   21410:	bne	21548 <__printf_chk@plt+0xfe88>
   21414:	add	r0, r4, #204	; 0xcc
   21418:	cmp	r7, #0
   2141c:	ldm	r0, {r0, r3, r5}
   21420:	moveq	r5, r3
   21424:	cmp	r0, #0
   21428:	beq	21438 <__printf_chk@plt+0xfd78>
   2142c:	ldr	r3, [r0]
   21430:	ldr	r3, [r3, #4]
   21434:	blx	r3
   21438:	cmp	r5, #0
   2143c:	beq	21450 <__printf_chk@plt+0xfd90>
   21440:	mov	r0, r5
   21444:	mov	r1, r4
   21448:	bl	470a0 <__printf_chk@plt+0x359e0>
   2144c:	mov	r5, r0
   21450:	str	r5, [r4, #204]	; 0xcc
   21454:	add	r2, sp, #4
   21458:	mov	r1, sp
   2145c:	mov	r0, r4
   21460:	bl	1bb9c <__printf_chk@plt+0xa4dc>
   21464:	mov	r5, r0
   21468:	cmp	r0, #3
   2146c:	ldrls	pc, [pc, r0, lsl #2]
   21470:	b	21554 <__printf_chk@plt+0xfe94>
   21474:	ldrdeq	r1, [r2], -r8
   21478:	andeq	r1, r2, r0, lsl #10
   2147c:	strdeq	r1, [r2], -r0
   21480:	andeq	r1, r2, r4, lsl #9
   21484:	ldr	r2, [pc, #220]	; 21568 <__printf_chk@plt+0xfea8>
   21488:	ldr	r3, [sp, #4]
   2148c:	ldr	r1, [pc, #216]	; 2156c <__printf_chk@plt+0xfeac>
   21490:	ldr	r2, [r2]
   21494:	mov	r0, r4
   21498:	mul	r2, r2, r3
   2149c:	bl	212a8 <__printf_chk@plt+0xfbe8>
   214a0:	mov	r1, r0
   214a4:	mov	r0, r4
   214a8:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   214ac:	mov	r1, #0
   214b0:	add	r0, sp, #8
   214b4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   214b8:	ldr	r1, [sp, #8]
   214bc:	ldr	r2, [sp]
   214c0:	mov	r3, #0
   214c4:	str	r5, [r4, #200]	; 0xc8
   214c8:	str	r1, [r4, #188]	; 0xbc
   214cc:	str	r2, [r4, #192]	; 0xc0
   214d0:	str	r3, [r4, #184]	; 0xb8
   214d4:	str	r3, [r4, #232]	; 0xe8
   214d8:	ldr	r2, [sp, #12]
   214dc:	ldr	r3, [r6]
   214e0:	cmp	r2, r3
   214e4:	bne	21550 <__printf_chk@plt+0xfe90>
   214e8:	add	sp, sp, #20
   214ec:	pop	{r4, r5, r6, r7, pc}
   214f0:	ldr	r2, [pc, #112]	; 21568 <__printf_chk@plt+0xfea8>
   214f4:	ldr	r3, [sp, #4]
   214f8:	ldr	r1, [pc, #112]	; 21570 <__printf_chk@plt+0xfeb0>
   214fc:	b	21490 <__printf_chk@plt+0xfdd0>
   21500:	ldr	r2, [pc, #96]	; 21568 <__printf_chk@plt+0xfea8>
   21504:	ldr	r3, [sp, #4]
   21508:	ldr	r1, [pc, #100]	; 21574 <__printf_chk@plt+0xfeb4>
   2150c:	ldr	r2, [r2]
   21510:	mov	r0, r4
   21514:	mul	r2, r2, r3
   21518:	bl	212a8 <__printf_chk@plt+0xfbe8>
   2151c:	mov	r1, r0
   21520:	mov	r0, r4
   21524:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   21528:	ldr	r1, [sp]
   2152c:	mov	r2, #0
   21530:	mov	r0, r4
   21534:	bl	1bc14 <__printf_chk@plt+0xa554>
   21538:	mov	r1, r0
   2153c:	mov	r0, r4
   21540:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   21544:	b	214d8 <__printf_chk@plt+0xfe18>
   21548:	bl	1bd40 <__printf_chk@plt+0xa680>
   2154c:	b	21414 <__printf_chk@plt+0xfd54>
   21550:	bl	1148c <__stack_chk_fail@plt>
   21554:	ldr	r1, [pc, #28]	; 21578 <__printf_chk@plt+0xfeb8>
   21558:	ldr	r0, [pc, #28]	; 2157c <__printf_chk@plt+0xfebc>
   2155c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   21560:	b	214ac <__printf_chk@plt+0xfdec>
   21564:	andeq	ip, r7, r0, lsl sp
   21568:	andeq	sp, r7, r8, rrx
   2156c:	andeq	r7, r5, ip, lsl #2
   21570:	andeq	r7, r5, r4, lsl r1
   21574:	andeq	r7, r5, r4, lsl #2
   21578:	andeq	r6, r5, ip, asr #4
   2157c:	andeq	r0, r0, sp, ror #22
   21580:	ldr	r0, [r0, #24]
   21584:	bx	lr
   21588:	ldr	r0, [r0, #28]
   2158c:	bx	lr
   21590:	ldr	r0, [r0, #36]	; 0x24
   21594:	bx	lr
   21598:	ldr	r0, [r0, #40]	; 0x28
   2159c:	bx	lr
   215a0:	ldr	r0, [r0, #48]	; 0x30
   215a4:	bx	lr
   215a8:	ldr	r0, [r0, #60]	; 0x3c
   215ac:	bx	lr
   215b0:	ldr	r0, [r0, #64]	; 0x40
   215b4:	bx	lr
   215b8:	ldr	r0, [r0, #80]	; 0x50
   215bc:	bx	lr
   215c0:	ldr	r3, [pc, #20]	; 215dc <__printf_chk@plt+0xff1c>
   215c4:	push	{r4, lr}
   215c8:	mov	r4, r0
   215cc:	str	r3, [r0]
   215d0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   215d4:	mov	r0, r4
   215d8:	pop	{r4, pc}
   215dc:	andeq	ip, r5, r8, lsr r2
   215e0:	ldr	r3, [pc, #40]	; 21610 <__printf_chk@plt+0xff50>
   215e4:	push	{r4, lr}
   215e8:	mov	r4, r0
   215ec:	str	r3, [r0]
   215f0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   215f4:	mov	r0, r4
   215f8:	bl	5135c <_ZdlPv@@Base>
   215fc:	mov	r0, r4
   21600:	pop	{r4, pc}
   21604:	mov	r0, r4
   21608:	bl	5135c <_ZdlPv@@Base>
   2160c:	bl	11498 <__cxa_end_cleanup@plt>
   21610:	andeq	ip, r5, r8, lsr r2
   21614:	ldr	r3, [pc, #20]	; 21630 <__printf_chk@plt+0xff70>
   21618:	push	{r4, lr}
   2161c:	mov	r4, r0
   21620:	str	r3, [r0]
   21624:	bl	132b0 <__printf_chk@plt+0x1bf0>
   21628:	mov	r0, r4
   2162c:	pop	{r4, pc}
   21630:	andeq	ip, r5, r8, lsr r2
   21634:	ldr	r3, [pc, #40]	; 21664 <__printf_chk@plt+0xffa4>
   21638:	push	{r4, lr}
   2163c:	mov	r4, r0
   21640:	str	r3, [r0]
   21644:	bl	132b0 <__printf_chk@plt+0x1bf0>
   21648:	mov	r0, r4
   2164c:	bl	5135c <_ZdlPv@@Base>
   21650:	mov	r0, r4
   21654:	pop	{r4, pc}
   21658:	mov	r0, r4
   2165c:	bl	5135c <_ZdlPv@@Base>
   21660:	bl	11498 <__cxa_end_cleanup@plt>
   21664:	andeq	ip, r5, r8, lsr r2
   21668:	ldr	r3, [pc, #20]	; 21684 <__printf_chk@plt+0xffc4>
   2166c:	push	{r4, lr}
   21670:	mov	r4, r0
   21674:	str	r3, [r0]
   21678:	bl	132b0 <__printf_chk@plt+0x1bf0>
   2167c:	mov	r0, r4
   21680:	pop	{r4, pc}
   21684:	andeq	ip, r5, r8, lsr r2
   21688:	ldr	r3, [pc, #40]	; 216b8 <__printf_chk@plt+0xfff8>
   2168c:	push	{r4, lr}
   21690:	mov	r4, r0
   21694:	str	r3, [r0]
   21698:	bl	132b0 <__printf_chk@plt+0x1bf0>
   2169c:	mov	r0, r4
   216a0:	bl	5135c <_ZdlPv@@Base>
   216a4:	mov	r0, r4
   216a8:	pop	{r4, pc}
   216ac:	mov	r0, r4
   216b0:	bl	5135c <_ZdlPv@@Base>
   216b4:	bl	11498 <__cxa_end_cleanup@plt>
   216b8:	andeq	ip, r5, r8, lsr r2
   216bc:	ldr	r3, [pc, #20]	; 216d8 <__printf_chk@plt+0x10018>
   216c0:	push	{r4, lr}
   216c4:	mov	r4, r0
   216c8:	str	r3, [r0]
   216cc:	bl	132b0 <__printf_chk@plt+0x1bf0>
   216d0:	mov	r0, r4
   216d4:	pop	{r4, pc}
   216d8:	andeq	ip, r5, r8, lsr r2
   216dc:	ldr	r3, [pc, #40]	; 2170c <__printf_chk@plt+0x1004c>
   216e0:	push	{r4, lr}
   216e4:	mov	r4, r0
   216e8:	str	r3, [r0]
   216ec:	bl	132b0 <__printf_chk@plt+0x1bf0>
   216f0:	mov	r0, r4
   216f4:	bl	5135c <_ZdlPv@@Base>
   216f8:	mov	r0, r4
   216fc:	pop	{r4, pc}
   21700:	mov	r0, r4
   21704:	bl	5135c <_ZdlPv@@Base>
   21708:	bl	11498 <__cxa_end_cleanup@plt>
   2170c:	andeq	ip, r5, r8, lsr r2
   21710:	ldr	r3, [pc, #20]	; 2172c <__printf_chk@plt+0x1006c>
   21714:	push	{r4, lr}
   21718:	mov	r4, r0
   2171c:	str	r3, [r0]
   21720:	bl	132b0 <__printf_chk@plt+0x1bf0>
   21724:	mov	r0, r4
   21728:	pop	{r4, pc}
   2172c:	andeq	ip, r5, r8, lsr r2
   21730:	ldr	r3, [pc, #40]	; 21760 <__printf_chk@plt+0x100a0>
   21734:	push	{r4, lr}
   21738:	mov	r4, r0
   2173c:	str	r3, [r0]
   21740:	bl	132b0 <__printf_chk@plt+0x1bf0>
   21744:	mov	r0, r4
   21748:	bl	5135c <_ZdlPv@@Base>
   2174c:	mov	r0, r4
   21750:	pop	{r4, pc}
   21754:	mov	r0, r4
   21758:	bl	5135c <_ZdlPv@@Base>
   2175c:	bl	11498 <__cxa_end_cleanup@plt>
   21760:	andeq	ip, r5, r8, lsr r2
   21764:	ldr	r3, [pc, #20]	; 21780 <__printf_chk@plt+0x100c0>
   21768:	push	{r4, lr}
   2176c:	mov	r4, r0
   21770:	str	r3, [r0]
   21774:	bl	132b0 <__printf_chk@plt+0x1bf0>
   21778:	mov	r0, r4
   2177c:	pop	{r4, pc}
   21780:	andeq	ip, r5, r8, lsr r2
   21784:	ldr	r3, [pc, #40]	; 217b4 <__printf_chk@plt+0x100f4>
   21788:	push	{r4, lr}
   2178c:	mov	r4, r0
   21790:	str	r3, [r0]
   21794:	bl	132b0 <__printf_chk@plt+0x1bf0>
   21798:	mov	r0, r4
   2179c:	bl	5135c <_ZdlPv@@Base>
   217a0:	mov	r0, r4
   217a4:	pop	{r4, pc}
   217a8:	mov	r0, r4
   217ac:	bl	5135c <_ZdlPv@@Base>
   217b0:	bl	11498 <__cxa_end_cleanup@plt>
   217b4:	andeq	ip, r5, r8, lsr r2
   217b8:	ldr	r1, [r0, #4]
   217bc:	ldr	r3, [pc, #28]	; 217e0 <__printf_chk@plt+0x10120>
   217c0:	cmp	r1, #0
   217c4:	push	{r4, lr}
   217c8:	mov	r4, r0
   217cc:	str	r3, [r0]
   217d0:	beq	217d8 <__printf_chk@plt+0x10118>
   217d4:	bl	1e950 <__printf_chk@plt+0xd290>
   217d8:	mov	r0, r4
   217dc:	pop	{r4, pc}
   217e0:	andeq	r5, r5, ip, lsr #29
   217e4:	ldr	r1, [r0, #4]
   217e8:	ldr	r3, [pc, #48]	; 21820 <__printf_chk@plt+0x10160>
   217ec:	cmp	r1, #0
   217f0:	push	{r4, lr}
   217f4:	mov	r4, r0
   217f8:	str	r3, [r0]
   217fc:	beq	21804 <__printf_chk@plt+0x10144>
   21800:	bl	1e950 <__printf_chk@plt+0xd290>
   21804:	mov	r0, r4
   21808:	bl	5135c <_ZdlPv@@Base>
   2180c:	mov	r0, r4
   21810:	pop	{r4, pc}
   21814:	mov	r0, r4
   21818:	bl	5135c <_ZdlPv@@Base>
   2181c:	bl	11498 <__cxa_end_cleanup@plt>
   21820:	andeq	r5, r5, ip, lsr #29
   21824:	andeq	r0, r0, r0
   21828:	mvn	r0, #0
   2182c:	bx	lr
   21830:	mvn	r0, #0
   21834:	bx	lr
   21838:	mov	r0, #1
   2183c:	bx	lr
   21840:	ldrb	r0, [r0, #28]
   21844:	ldrb	r3, [r1, #28]
   21848:	sub	r0, r0, r3
   2184c:	clz	r0, r0
   21850:	lsr	r0, r0, #5
   21854:	bx	lr
   21858:	ldr	r0, [pc]	; 21860 <__printf_chk@plt+0x101a0>
   2185c:	bx	lr
   21860:	strdeq	r7, [r5], -r4
   21864:	mov	r0, #0
   21868:	bx	lr
   2186c:	mov	r0, #0
   21870:	bx	lr
   21874:	bx	lr
   21878:	ldr	r3, [r0, #48]	; 0x30
   2187c:	ldr	r2, [r1, #48]	; 0x30
   21880:	cmp	r3, r2
   21884:	bne	218a8 <__printf_chk@plt+0x101e8>
   21888:	cmp	r3, #15
   2188c:	beq	218b0 <__printf_chk@plt+0x101f0>
   21890:	cmp	r3, #20
   21894:	beq	218e0 <__printf_chk@plt+0x10220>
   21898:	cmp	r3, #2
   2189c:	beq	218c8 <__printf_chk@plt+0x10208>
   218a0:	mov	r0, #1
   218a4:	bx	lr
   218a8:	mov	r0, #0
   218ac:	bx	lr
   218b0:	ldr	r0, [r0, #40]	; 0x28
   218b4:	ldr	r3, [r1, #40]	; 0x28
   218b8:	sub	r0, r0, r3
   218bc:	clz	r0, r0
   218c0:	lsr	r0, r0, #5
   218c4:	bx	lr
   218c8:	ldrb	r0, [r0, #36]	; 0x24
   218cc:	ldrb	r3, [r1, #36]	; 0x24
   218d0:	sub	r0, r0, r3
   218d4:	clz	r0, r0
   218d8:	lsr	r0, r0, #5
   218dc:	bx	lr
   218e0:	ldr	r0, [r0, #28]
   218e4:	ldr	r3, [r1, #28]
   218e8:	sub	r0, r0, r3
   218ec:	clz	r0, r0
   218f0:	lsr	r0, r0, #5
   218f4:	bx	lr
   218f8:	ldr	r0, [pc]	; 21900 <__printf_chk@plt+0x10240>
   218fc:	bx	lr
   21900:	andeq	r7, r5, r0, lsl fp
   21904:	push	{r4, lr}
   21908:	mov	r4, r0
   2190c:	ldr	r0, [r0, #4]
   21910:	cmp	r0, #0
   21914:	beq	21924 <__printf_chk@plt+0x10264>
   21918:	ldr	r3, [r0]
   2191c:	ldr	r3, [r3, #4]
   21920:	blx	r3
   21924:	mov	r0, r4
   21928:	pop	{r4, pc}
   2192c:	mov	r0, #0
   21930:	bx	lr
   21934:	mov	r0, #0
   21938:	bx	lr
   2193c:	ldr	r3, [r0, #8]
   21940:	bx	r3
   21944:	ldr	r3, [r0, #64]	; 0x40
   21948:	push	{r4, r5, r6, lr}
   2194c:	cmp	r3, #0
   21950:	ldr	lr, [r0, #76]	; 0x4c
   21954:	ldrne	r3, [r0, #68]	; 0x44
   21958:	addne	r3, r3, #1
   2195c:	strne	r3, [r0, #68]	; 0x44
   21960:	mov	r3, #0
   21964:	cmp	lr, r3
   21968:	str	r3, [r0, #64]	; 0x40
   2196c:	ble	21abc <__printf_chk@plt+0x103fc>
   21970:	ldr	r3, [r0, #72]	; 0x48
   21974:	ldr	r5, [r0, #16]
   21978:	add	r2, r3, #128	; 0x80
   2197c:	cmp	r5, r2
   21980:	ldrcs	r3, [r3, #128]	; 0x80
   21984:	movcs	r5, r3
   21988:	strcs	r3, [r0, #72]	; 0x48
   2198c:	ldrb	r3, [r5]
   21990:	cmp	r3, #0
   21994:	beq	21a20 <__printf_chk@plt+0x10360>
   21998:	ldr	ip, [r0, #72]	; 0x48
   2199c:	str	r5, [r0, #12]
   219a0:	add	ip, ip, #128	; 0x80
   219a4:	sub	r3, ip, r5
   219a8:	cmp	lr, r3
   219ac:	addlt	ip, r5, lr
   219b0:	cmp	r5, ip
   219b4:	bcs	21ab0 <__printf_chk@plt+0x103f0>
   219b8:	ldrb	r3, [r5]
   219bc:	cmp	r3, #10
   219c0:	cmpne	r3, #17
   219c4:	beq	21a90 <__printf_chk@plt+0x103d0>
   219c8:	cmp	r3, #0
   219cc:	addne	r4, r5, #1
   219d0:	movne	r1, r4
   219d4:	bne	219f8 <__printf_chk@plt+0x10338>
   219d8:	b	21ab0 <__printf_chk@plt+0x103f0>
   219dc:	ldrb	r3, [r1]
   219e0:	add	r1, r2, #1
   219e4:	cmp	r3, #17
   219e8:	cmpne	r3, #10
   219ec:	beq	21a98 <__printf_chk@plt+0x103d8>
   219f0:	cmp	r3, #0
   219f4:	beq	21a04 <__printf_chk@plt+0x10344>
   219f8:	cmp	ip, r1
   219fc:	mov	r2, r1
   21a00:	bne	219dc <__printf_chk@plt+0x1031c>
   21a04:	sub	r3, r2, r5
   21a08:	sub	lr, lr, r3
   21a0c:	str	r2, [r0, #16]
   21a10:	str	lr, [r0, #76]	; 0x4c
   21a14:	str	r4, [r0, #12]
   21a18:	ldrb	r0, [r5]
   21a1c:	pop	{r4, r5, r6, pc}
   21a20:	cmp	r1, #0
   21a24:	mov	r6, r1
   21a28:	mov	r4, r0
   21a2c:	ldr	r3, [r0, #80]	; 0x50
   21a30:	beq	21a6c <__printf_chk@plt+0x103ac>
   21a34:	ldr	r2, [r3]
   21a38:	mov	r0, r3
   21a3c:	ldr	r3, [r2, #8]
   21a40:	blx	r3
   21a44:	ldr	r2, [r4, #48]	; 0x30
   21a48:	cmp	r2, #0
   21a4c:	ldrne	r2, [pc, #112]	; 21ac4 <__printf_chk@plt+0x10404>
   21a50:	ldrne	lr, [r4, #76]	; 0x4c
   21a54:	ldreq	lr, [r4, #76]	; 0x4c
   21a58:	ldrne	r2, [r2]
   21a5c:	str	r0, [r6]
   21a60:	ldrne	r3, [r4, #80]	; 0x50
   21a64:	ldreq	r3, [r4, #80]	; 0x50
   21a68:	str	r2, [r0, #20]
   21a6c:	ldr	r3, [r3, #4]
   21a70:	add	r5, r5, #1
   21a74:	sub	lr, lr, #1
   21a78:	str	r3, [r4, #80]	; 0x50
   21a7c:	str	r5, [r4, #12]
   21a80:	str	r5, [r4, #16]
   21a84:	str	lr, [r4, #76]	; 0x4c
   21a88:	mov	r0, #0
   21a8c:	pop	{r4, r5, r6, pc}
   21a90:	mov	r2, r5
   21a94:	add	r4, r5, #1
   21a98:	add	r2, r2, #1
   21a9c:	sub	r1, r2, r5
   21aa0:	mov	r3, #1
   21aa4:	sub	lr, lr, r1
   21aa8:	str	r3, [r0, #64]	; 0x40
   21aac:	b	21a0c <__printf_chk@plt+0x1034c>
   21ab0:	mov	r2, r5
   21ab4:	add	r4, r5, #1
   21ab8:	b	21a0c <__printf_chk@plt+0x1034c>
   21abc:	mvn	r0, #0
   21ac0:	pop	{r4, r5, r6, pc}
   21ac4:	andeq	r2, r8, r0, asr #25
   21ac8:	ldr	r3, [r0, #76]	; 0x4c
   21acc:	cmp	r3, #0
   21ad0:	ble	21af0 <__printf_chk@plt+0x10430>
   21ad4:	ldr	r2, [r0, #72]	; 0x48
   21ad8:	ldr	r3, [r0, #16]
   21adc:	add	r1, r2, #128	; 0x80
   21ae0:	cmp	r3, r1
   21ae4:	ldrcs	r3, [r2, #128]	; 0x80
   21ae8:	ldrb	r0, [r3]
   21aec:	bx	lr
   21af0:	mvn	r0, #0
   21af4:	bx	lr
   21af8:	ldr	r0, [r0, #96]	; 0x60
   21afc:	bx	lr
   21b00:	ldr	r0, [r0, #92]	; 0x5c
   21b04:	bx	lr
   21b08:	bx	lr
   21b0c:	mov	r0, #2
   21b10:	bx	lr
   21b14:	ldr	r0, [pc]	; 21b1c <__printf_chk@plt+0x1045c>
   21b18:	bx	lr
   21b1c:	andeq	r7, r5, ip, lsl fp
   21b20:	ldr	r3, [pc, #132]	; 21bac <__printf_chk@plt+0x104ec>
   21b24:	push	{r4, r5, r6, r7, lr}
   21b28:	sub	sp, sp, #20
   21b2c:	ldr	r6, [pc, #124]	; 21bb0 <__printf_chk@plt+0x104f0>
   21b30:	ldr	r4, [r3]
   21b34:	ldr	r3, [r6]
   21b38:	cmp	r4, #0
   21b3c:	str	r3, [sp, #12]
   21b40:	beq	21ba0 <__printf_chk@plt+0x104e0>
   21b44:	mov	r7, r1
   21b48:	b	21b58 <__printf_chk@plt+0x10498>
   21b4c:	ldr	r4, [r4, #20]
   21b50:	cmp	r4, #0
   21b54:	beq	21ba0 <__printf_chk@plt+0x104e0>
   21b58:	ldr	r1, [r4]
   21b5c:	add	r3, sp, #4
   21b60:	add	r2, sp, #8
   21b64:	ldr	r5, [r1, #44]	; 0x2c
   21b68:	mov	r0, r4
   21b6c:	mov	r1, #0
   21b70:	blx	r5
   21b74:	cmp	r0, #0
   21b78:	beq	21b4c <__printf_chk@plt+0x1048c>
   21b7c:	ldr	r3, [sp, #4]
   21b80:	mov	r0, #1
   21b84:	str	r3, [r7]
   21b88:	ldr	r2, [sp, #12]
   21b8c:	ldr	r3, [r6]
   21b90:	cmp	r2, r3
   21b94:	bne	21ba8 <__printf_chk@plt+0x104e8>
   21b98:	add	sp, sp, #20
   21b9c:	pop	{r4, r5, r6, r7, pc}
   21ba0:	mov	r0, #0
   21ba4:	b	21b88 <__printf_chk@plt+0x104c8>
   21ba8:	bl	1148c <__stack_chk_fail@plt>
   21bac:	andeq	sp, r7, r0, lsl r0
   21bb0:	andeq	ip, r7, r0, lsl sp
   21bb4:	ldr	r3, [pc, #64]	; 21bfc <__printf_chk@plt+0x1053c>
   21bb8:	push	{r4, r5, r6, lr}
   21bbc:	ldr	r4, [r3]
   21bc0:	cmp	r4, #0
   21bc4:	popeq	{r4, r5, r6, pc}
   21bc8:	mov	r5, r1
   21bcc:	ldr	r3, [r4]
   21bd0:	mov	r2, r5
   21bd4:	mov	r1, #0
   21bd8:	ldr	r3, [r3, #52]	; 0x34
   21bdc:	mov	r0, r4
   21be0:	blx	r3
   21be4:	cmp	r0, #0
   21be8:	popne	{r4, r5, r6, pc}
   21bec:	ldr	r4, [r4, #20]
   21bf0:	cmp	r4, #0
   21bf4:	bne	21bcc <__printf_chk@plt+0x1050c>
   21bf8:	pop	{r4, r5, r6, pc}
   21bfc:	andeq	sp, r7, r0, lsl r0
   21c00:	ldr	r3, [pc, #120]	; 21c80 <__printf_chk@plt+0x105c0>
   21c04:	push	{r4, r5, r6, lr}
   21c08:	sub	sp, sp, #16
   21c0c:	ldr	r6, [pc, #112]	; 21c84 <__printf_chk@plt+0x105c4>
   21c10:	ldr	r4, [r3]
   21c14:	ldr	r3, [r6]
   21c18:	cmp	r4, #0
   21c1c:	str	r3, [sp, #12]
   21c20:	bne	21c34 <__printf_chk@plt+0x10574>
   21c24:	b	21c74 <__printf_chk@plt+0x105b4>
   21c28:	ldr	r4, [r4, #20]
   21c2c:	cmp	r4, #0
   21c30:	beq	21c74 <__printf_chk@plt+0x105b4>
   21c34:	ldr	r1, [r4]
   21c38:	add	r3, sp, #4
   21c3c:	add	r2, sp, #8
   21c40:	ldr	r5, [r1, #44]	; 0x2c
   21c44:	mov	r0, r4
   21c48:	mov	r1, #0
   21c4c:	blx	r5
   21c50:	cmp	r0, #0
   21c54:	beq	21c28 <__printf_chk@plt+0x10568>
   21c58:	ldr	r0, [sp, #8]
   21c5c:	ldr	r2, [sp, #12]
   21c60:	ldr	r3, [r6]
   21c64:	cmp	r2, r3
   21c68:	bne	21c7c <__printf_chk@plt+0x105bc>
   21c6c:	add	sp, sp, #16
   21c70:	pop	{r4, r5, r6, pc}
   21c74:	mov	r0, #0
   21c78:	b	21c5c <__printf_chk@plt+0x1059c>
   21c7c:	bl	1148c <__stack_chk_fail@plt>
   21c80:	andeq	sp, r7, r0, lsl r0
   21c84:	andeq	ip, r7, r0, lsl sp
   21c88:	ldr	r0, [r0, #8]
   21c8c:	bx	lr
   21c90:	cmp	r1, #0
   21c94:	push	{r4, r5, r6, lr}
   21c98:	mov	r4, r0
   21c9c:	sub	sp, sp, #8
   21ca0:	mov	r5, r2
   21ca4:	beq	21ccc <__printf_chk@plt+0x1060c>
   21ca8:	ldr	r6, [pc, #64]	; 21cf0 <__printf_chk@plt+0x10630>
   21cac:	str	r1, [r0, #32]
   21cb0:	ldr	r0, [r6]
   21cb4:	cmp	r0, #0
   21cb8:	beq	21cdc <__printf_chk@plt+0x1061c>
   21cbc:	ldr	r3, [r0]
   21cc0:	mov	r2, #0
   21cc4:	ldr	r3, [r3, #36]	; 0x24
   21cc8:	blx	r3
   21ccc:	mov	r0, #1
   21cd0:	str	r5, [r4, #28]
   21cd4:	add	sp, sp, #8
   21cd8:	pop	{r4, r5, r6, pc}
   21cdc:	str	r1, [sp, #4]
   21ce0:	bl	4792c <__printf_chk@plt+0x3626c>
   21ce4:	ldr	r0, [r6]
   21ce8:	ldr	r1, [sp, #4]
   21cec:	b	21cbc <__printf_chk@plt+0x105fc>
   21cf0:	andeq	r5, r8, r8, lsl r9
   21cf4:	push	{r4, lr}
   21cf8:	mov	r4, r0
   21cfc:	ldr	r0, [r0]
   21d00:	cmp	r0, #0
   21d04:	beq	21d20 <__printf_chk@plt+0x10660>
   21d08:	ldr	r3, [r0, #4]
   21d0c:	str	r3, [r4]
   21d10:	bl	5135c <_ZdlPv@@Base>
   21d14:	ldr	r0, [r4]
   21d18:	cmp	r0, #0
   21d1c:	bne	21d08 <__printf_chk@plt+0x10648>
   21d20:	mov	r0, r4
   21d24:	pop	{r4, pc}
   21d28:	push	{r4, r5, r6, lr}
   21d2c:	mov	r5, r2
   21d30:	ldr	r2, [r0, #28]
   21d34:	str	r2, [r3]
   21d38:	ldr	r4, [r0, #32]
   21d3c:	cmp	r4, #0
   21d40:	beq	21d5c <__printf_chk@plt+0x1069c>
   21d44:	mov	r0, r4
   21d48:	ldr	r1, [pc, #24]	; 21d68 <__printf_chk@plt+0x106a8>
   21d4c:	bl	115f4 <strcmp@plt>
   21d50:	ldr	r3, [pc, #20]	; 21d6c <__printf_chk@plt+0x106ac>
   21d54:	cmp	r0, #0
   21d58:	moveq	r4, r3
   21d5c:	str	r4, [r5]
   21d60:	mov	r0, #1
   21d64:	pop	{r4, r5, r6, pc}
   21d68:	andeq	r7, r5, r8, asr #22
   21d6c:	andeq	r7, r5, r4, lsr fp
   21d70:	push	{r4, r5, r6, lr}
   21d74:	mov	r5, r0
   21d78:	ldr	r1, [pc, #64]	; 21dc0 <__printf_chk@plt+0x10700>
   21d7c:	ldr	r6, [pc, #64]	; 21dc4 <__printf_chk@plt+0x10704>
   21d80:	mov	r4, #0
   21d84:	b	21d98 <__printf_chk@plt+0x106d8>
   21d88:	add	r4, r4, #1
   21d8c:	cmp	r4, #24
   21d90:	beq	21db8 <__printf_chk@plt+0x106f8>
   21d94:	ldr	r1, [r6, r4, lsl #3]
   21d98:	mov	r0, r5
   21d9c:	bl	115f4 <strcmp@plt>
   21da0:	cmp	r0, #0
   21da4:	bne	21d88 <__printf_chk@plt+0x106c8>
   21da8:	ldr	r3, [pc, #20]	; 21dc4 <__printf_chk@plt+0x10704>
   21dac:	add	r4, r3, r4, lsl #3
   21db0:	ldr	r0, [r4, #4]
   21db4:	pop	{r4, r5, r6, pc}
   21db8:	mov	r0, #0
   21dbc:	pop	{r4, r5, r6, pc}
   21dc0:			; <UNDEFINED> instruction: 0x00056cbc
   21dc4:	andeq	r7, r5, r8, lsl r2
   21dc8:	push	{r4, r5, lr}
   21dcc:	mov	r4, r0
   21dd0:	ldr	r5, [pc, #112]	; 21e48 <__printf_chk@plt+0x10788>
   21dd4:	sub	sp, sp, #60	; 0x3c
   21dd8:	ldr	r1, [r0, #32]
   21ddc:	ldr	r3, [r5]
   21de0:	mov	r0, sp
   21de4:	str	r3, [sp, #52]	; 0x34
   21de8:	bl	4c730 <__printf_chk@plt+0x3b070>
   21dec:	ldr	r1, [r4, #28]
   21df0:	add	r0, sp, #16
   21df4:	bl	4c75c <__printf_chk@plt+0x3b09c>
   21df8:	ldr	r1, [r4, #36]	; 0x24
   21dfc:	ldr	r2, [pc, #72]	; 21e4c <__printf_chk@plt+0x1078c>
   21e00:	ldr	r3, [pc, #72]	; 21e50 <__printf_chk@plt+0x10790>
   21e04:	cmp	r1, #0
   21e08:	movne	r1, r2
   21e0c:	moveq	r1, r3
   21e10:	add	r0, sp, #32
   21e14:	bl	4c730 <__printf_chk@plt+0x3b070>
   21e18:	add	r3, sp, #32
   21e1c:	add	r2, sp, #16
   21e20:	mov	r1, sp
   21e24:	ldr	r0, [pc, #40]	; 21e54 <__printf_chk@plt+0x10794>
   21e28:	bl	4c854 <__printf_chk@plt+0x3b194>
   21e2c:	ldr	r2, [sp, #52]	; 0x34
   21e30:	ldr	r3, [r5]
   21e34:	cmp	r2, r3
   21e38:	bne	21e44 <__printf_chk@plt+0x10784>
   21e3c:	add	sp, sp, #60	; 0x3c
   21e40:	pop	{r4, r5, pc}
   21e44:	bl	1148c <__stack_chk_fail@plt>
   21e48:	andeq	ip, r7, r0, lsl sp
   21e4c:	andeq	r7, r5, ip, asr #22
   21e50:	andeq	r7, r5, r4, asr fp
   21e54:	andeq	r7, r5, ip, asr fp
   21e58:	push	{r4, r5, lr}
   21e5c:	sub	sp, sp, #44	; 0x2c
   21e60:	ldr	r5, [pc, #220]	; 21f44 <__printf_chk@plt+0x10884>
   21e64:	ldr	r1, [r0, #32]
   21e68:	ldr	r3, [r5]
   21e6c:	cmp	r1, #0
   21e70:	str	r3, [sp, #36]	; 0x24
   21e74:	beq	21ef0 <__printf_chk@plt+0x10830>
   21e78:	mov	r4, r0
   21e7c:	mov	r0, sp
   21e80:	bl	4c730 <__printf_chk@plt+0x3b070>
   21e84:	ldr	r3, [r4, #68]	; 0x44
   21e88:	ldr	r1, [r4, #36]	; 0x24
   21e8c:	add	r0, sp, #16
   21e90:	add	r1, r1, r3
   21e94:	sub	r1, r1, #1
   21e98:	bl	4c75c <__printf_chk@plt+0x3b09c>
   21e9c:	mov	r1, sp
   21ea0:	add	r2, sp, #16
   21ea4:	ldr	r3, [pc, #156]	; 21f48 <__printf_chk@plt+0x10888>
   21ea8:	ldr	r0, [pc, #156]	; 21f4c <__printf_chk@plt+0x1088c>
   21eac:	bl	4c854 <__printf_chk@plt+0x3b194>
   21eb0:	ldr	r1, [r4, #60]	; 0x3c
   21eb4:	cmp	r1, #0
   21eb8:	beq	21f08 <__printf_chk@plt+0x10848>
   21ebc:	ldr	r3, [r4, #92]	; 0x5c
   21ec0:	cmp	r3, #0
   21ec4:	beq	21f20 <__printf_chk@plt+0x10860>
   21ec8:	mov	r0, sp
   21ecc:	bl	4c730 <__printf_chk@plt+0x3b070>
   21ed0:	ldr	r1, [r4, #92]	; 0x5c
   21ed4:	add	r0, sp, #16
   21ed8:	bl	4c730 <__printf_chk@plt+0x3b070>
   21edc:	add	r2, sp, #16
   21ee0:	mov	r1, sp
   21ee4:	ldr	r3, [pc, #92]	; 21f48 <__printf_chk@plt+0x10888>
   21ee8:	ldr	r0, [pc, #96]	; 21f50 <__printf_chk@plt+0x10890>
   21eec:	bl	4c854 <__printf_chk@plt+0x3b194>
   21ef0:	ldr	r2, [sp, #36]	; 0x24
   21ef4:	ldr	r3, [r5]
   21ef8:	cmp	r2, r3
   21efc:	bne	21f40 <__printf_chk@plt+0x10880>
   21f00:	add	sp, sp, #44	; 0x2c
   21f04:	pop	{r4, r5, pc}
   21f08:	ldr	r3, [pc, #56]	; 21f48 <__printf_chk@plt+0x10888>
   21f0c:	ldr	r0, [pc, #64]	; 21f54 <__printf_chk@plt+0x10894>
   21f10:	mov	r2, r3
   21f14:	mov	r1, r3
   21f18:	bl	4c854 <__printf_chk@plt+0x3b194>
   21f1c:	b	21ef0 <__printf_chk@plt+0x10830>
   21f20:	add	r0, sp, #16
   21f24:	bl	4c730 <__printf_chk@plt+0x3b070>
   21f28:	ldr	r3, [pc, #24]	; 21f48 <__printf_chk@plt+0x10888>
   21f2c:	add	r1, sp, #16
   21f30:	mov	r2, r3
   21f34:	ldr	r0, [pc, #28]	; 21f58 <__printf_chk@plt+0x10898>
   21f38:	bl	4c854 <__printf_chk@plt+0x3b194>
   21f3c:	b	21ef0 <__printf_chk@plt+0x10830>
   21f40:	bl	1148c <__stack_chk_fail@plt>
   21f44:	andeq	ip, r7, r0, lsl sp
   21f48:	andeq	r6, r8, r0, lsr #15
   21f4c:	andeq	r7, r5, r8, ror fp
   21f50:	andeq	r7, r5, ip, lsl #23
   21f54:	andeq	r6, r5, r0, lsl #21
   21f58:	andeq	r6, r5, r0, lsr #20
   21f5c:	push	{r4, lr}
   21f60:	mov	r4, r0
   21f64:	ldr	r0, [r0, #24]
   21f68:	ldr	r3, [pc, #20]	; 21f84 <__printf_chk@plt+0x108c4>
   21f6c:	cmp	r0, #0
   21f70:	str	r3, [r4]
   21f74:	beq	21f7c <__printf_chk@plt+0x108bc>
   21f78:	bl	114f8 <_ZdaPv@plt>
   21f7c:	mov	r0, r4
   21f80:	pop	{r4, pc}
   21f84:	andeq	r7, r5, r0, ror #5
   21f88:	push	{r4, lr}
   21f8c:	mov	r4, r0
   21f90:	ldr	r0, [r0, #24]
   21f94:	ldr	r3, [pc, #28]	; 21fb8 <__printf_chk@plt+0x108f8>
   21f98:	cmp	r0, #0
   21f9c:	str	r3, [r4]
   21fa0:	beq	21fa8 <__printf_chk@plt+0x108e8>
   21fa4:	bl	114f8 <_ZdaPv@plt>
   21fa8:	mov	r0, r4
   21fac:	bl	5135c <_ZdlPv@@Base>
   21fb0:	mov	r0, r4
   21fb4:	pop	{r4, pc}
   21fb8:	andeq	r7, r5, r0, ror #5
   21fbc:	ldr	r3, [r0, #8]
   21fc0:	ldr	r0, [r3]
   21fc4:	b	51224 <__printf_chk@plt+0x3fb64>
   21fc8:	ldr	r3, [pc, #28]	; 21fec <__printf_chk@plt+0x1092c>
   21fcc:	push	{r4, lr}
   21fd0:	ldr	r3, [r3]
   21fd4:	mov	r0, r3
   21fd8:	ldr	r3, [r3]
   21fdc:	ldr	r3, [r3, #40]	; 0x28
   21fe0:	blx	r3
   21fe4:	pop	{r4, lr}
   21fe8:	b	51224 <__printf_chk@plt+0x3fb64>
   21fec:	andeq	sp, r7, r0, lsl r0
   21ff0:	ldr	r3, [pc, #128]	; 22078 <__printf_chk@plt+0x109b8>
   21ff4:	push	{r4, r5, r6, lr}
   21ff8:	sub	sp, sp, #16
   21ffc:	ldr	r6, [pc, #120]	; 2207c <__printf_chk@plt+0x109bc>
   22000:	ldr	r4, [r3]
   22004:	ldr	r3, [r6]
   22008:	cmp	r4, #0
   2200c:	str	r3, [sp, #12]
   22010:	bne	22024 <__printf_chk@plt+0x10964>
   22014:	b	22050 <__printf_chk@plt+0x10990>
   22018:	ldr	r4, [r4, #20]
   2201c:	cmp	r4, #0
   22020:	beq	22050 <__printf_chk@plt+0x10990>
   22024:	ldr	r1, [r4]
   22028:	add	r3, sp, #4
   2202c:	add	r2, sp, #8
   22030:	ldr	r5, [r1, #44]	; 0x2c
   22034:	mov	r0, r4
   22038:	mov	r1, #0
   2203c:	blx	r5
   22040:	cmp	r0, #0
   22044:	beq	22018 <__printf_chk@plt+0x10958>
   22048:	ldr	r0, [sp, #4]
   2204c:	b	22058 <__printf_chk@plt+0x10998>
   22050:	mov	r0, #0
   22054:	str	r0, [sp, #4]
   22058:	bl	51224 <__printf_chk@plt+0x3fb64>
   2205c:	ldr	r2, [sp, #12]
   22060:	ldr	r3, [r6]
   22064:	cmp	r2, r3
   22068:	bne	22074 <__printf_chk@plt+0x109b4>
   2206c:	add	sp, sp, #16
   22070:	pop	{r4, r5, r6, pc}
   22074:	bl	1148c <__stack_chk_fail@plt>
   22078:	andeq	sp, r7, r0, lsl r0
   2207c:	andeq	ip, r7, r0, lsl sp
   22080:	cmp	r1, #0
   22084:	beq	220b4 <__printf_chk@plt+0x109f4>
   22088:	ldr	r1, [r0, #32]
   2208c:	cmp	r1, #0
   22090:	beq	220b4 <__printf_chk@plt+0x109f4>
   22094:	ldr	ip, [r0, #36]	; 0x24
   22098:	ldr	r0, [r0, #68]	; 0x44
   2209c:	str	r1, [r2]
   220a0:	add	ip, ip, r0
   220a4:	sub	ip, ip, #1
   220a8:	str	ip, [r3]
   220ac:	mov	r0, #1
   220b0:	bx	lr
   220b4:	mov	r0, r1
   220b8:	bx	lr
   220bc:	push	{r4, r5, r6, r7, r8, lr}
   220c0:	subs	r6, r1, #0
   220c4:	ble	22128 <__printf_chk@plt+0x10a68>
   220c8:	ldr	r3, [r0, #100]	; 0x64
   220cc:	cmp	r3, r6
   220d0:	blt	22128 <__printf_chk@plt+0x10a68>
   220d4:	cmp	r6, #1
   220d8:	ldr	r4, [r0, #96]	; 0x60
   220dc:	ble	22120 <__printf_chk@plt+0x10a60>
   220e0:	ldr	r8, [pc, #72]	; 22130 <__printf_chk@plt+0x10a70>
   220e4:	ldr	r7, [pc, #72]	; 22134 <__printf_chk@plt+0x10a74>
   220e8:	mov	r5, #1
   220ec:	b	220fc <__printf_chk@plt+0x10a3c>
   220f0:	cmp	r6, r5
   220f4:	ldr	r4, [r4, #40]	; 0x28
   220f8:	beq	22120 <__printf_chk@plt+0x10a60>
   220fc:	cmp	r4, #0
   22100:	add	r5, r5, #1
   22104:	bne	220f0 <__printf_chk@plt+0x10a30>
   22108:	mov	r1, r8
   2210c:	mov	r0, r7
   22110:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   22114:	cmp	r6, r5
   22118:	ldr	r4, [r4, #40]	; 0x28
   2211c:	bne	220fc <__printf_chk@plt+0x10a3c>
   22120:	ldr	r0, [r4, #36]	; 0x24
   22124:	pop	{r4, r5, r6, r7, r8, pc}
   22128:	mov	r0, #0
   2212c:	pop	{r4, r5, r6, r7, r8, pc}
   22130:	muleq	r5, r8, fp
   22134:	andeq	r0, r0, fp, ror lr
   22138:	push	{r4, r5, r6, lr}
   2213c:	mov	r5, r0
   22140:	ldr	r4, [r0, #32]
   22144:	ldr	r3, [pc, #156]	; 221e8 <__printf_chk@plt+0x10b28>
   22148:	cmp	r4, #0
   2214c:	str	r3, [r0]
   22150:	beq	22168 <__printf_chk@plt+0x10aa8>
   22154:	ldr	r3, [r4]
   22158:	sub	r3, r3, #1
   2215c:	cmp	r3, #0
   22160:	str	r3, [r4]
   22164:	ble	22180 <__printf_chk@plt+0x10ac0>
   22168:	ldr	r3, [pc, #124]	; 221ec <__printf_chk@plt+0x10b2c>
   2216c:	mov	r0, r5
   22170:	str	r3, [r5]
   22174:	bl	132b0 <__printf_chk@plt+0x1bf0>
   22178:	mov	r0, r5
   2217c:	pop	{r4, r5, r6, pc}
   22180:	ldr	r0, [r4, #20]
   22184:	bl	43410 <__printf_chk@plt+0x31d50>
   22188:	b	22198 <__printf_chk@plt+0x10ad8>
   2218c:	ldr	r3, [r0, #128]	; 0x80
   22190:	str	r3, [r4, #12]
   22194:	bl	5135c <_ZdlPv@@Base>
   22198:	ldr	r0, [r4, #12]
   2219c:	cmp	r0, #0
   221a0:	bne	2218c <__printf_chk@plt+0x10acc>
   221a4:	mov	r0, r4
   221a8:	bl	5135c <_ZdlPv@@Base>
   221ac:	b	22168 <__printf_chk@plt+0x10aa8>
   221b0:	ldr	r0, [r4, #12]
   221b4:	cmp	r0, #0
   221b8:	bne	221d8 <__printf_chk@plt+0x10b18>
   221bc:	mov	r0, r4
   221c0:	bl	5135c <_ZdlPv@@Base>
   221c4:	ldr	r3, [pc, #32]	; 221ec <__printf_chk@plt+0x10b2c>
   221c8:	mov	r0, r5
   221cc:	str	r3, [r5]
   221d0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   221d4:	bl	11498 <__cxa_end_cleanup@plt>
   221d8:	ldr	r3, [r0, #128]	; 0x80
   221dc:	str	r3, [r4, #12]
   221e0:	bl	5135c <_ZdlPv@@Base>
   221e4:	b	221b0 <__printf_chk@plt+0x10af0>
   221e8:	andeq	r7, r5, r4, asr r3
   221ec:	andeq	r7, r5, ip, lsr r3
   221f0:	push	{r4, lr}
   221f4:	mov	r4, r0
   221f8:	bl	22138 <__printf_chk@plt+0x10a78>
   221fc:	mov	r0, r4
   22200:	bl	5135c <_ZdlPv@@Base>
   22204:	mov	r0, r4
   22208:	pop	{r4, pc}
   2220c:	mov	r0, r4
   22210:	bl	5135c <_ZdlPv@@Base>
   22214:	bl	11498 <__cxa_end_cleanup@plt>
   22218:	push	{r4, r5, r6, lr}
   2221c:	subs	r6, r1, #0
   22220:	pople	{r4, r5, r6, pc}
   22224:	ldr	r3, [r0, #100]	; 0x64
   22228:	mov	r4, r0
   2222c:	cmp	r3, #0
   22230:	pople	{r4, r5, r6, pc}
   22234:	ldr	r5, [r4, #96]	; 0x60
   22238:	mov	r0, r5
   2223c:	ldr	r3, [r5, #40]	; 0x28
   22240:	str	r3, [r4, #96]	; 0x60
   22244:	bl	22138 <__printf_chk@plt+0x10a78>
   22248:	mov	r0, r5
   2224c:	bl	5135c <_ZdlPv@@Base>
   22250:	ldr	r3, [r4, #100]	; 0x64
   22254:	subs	r6, r6, #1
   22258:	sub	r3, r3, #1
   2225c:	str	r3, [r4, #100]	; 0x64
   22260:	popeq	{r4, r5, r6, pc}
   22264:	cmp	r3, #0
   22268:	bgt	22234 <__printf_chk@plt+0x10b74>
   2226c:	pop	{r4, r5, r6, pc}
   22270:	mov	r0, r5
   22274:	bl	5135c <_ZdlPv@@Base>
   22278:	bl	11498 <__cxa_end_cleanup@plt>
   2227c:	push	{r4, r5, r6, lr}
   22280:	mov	r5, r0
   22284:	ldr	r4, [r0, #96]	; 0x60
   22288:	ldr	r3, [pc, #96]	; 222f0 <__printf_chk@plt+0x10c30>
   2228c:	cmp	r4, #0
   22290:	str	r3, [r0]
   22294:	beq	222bc <__printf_chk@plt+0x10bfc>
   22298:	ldr	r3, [r4, #40]	; 0x28
   2229c:	mov	r0, r4
   222a0:	str	r3, [r5, #96]	; 0x60
   222a4:	bl	22138 <__printf_chk@plt+0x10a78>
   222a8:	mov	r0, r4
   222ac:	bl	5135c <_ZdlPv@@Base>
   222b0:	ldr	r4, [r5, #96]	; 0x60
   222b4:	cmp	r4, #0
   222b8:	bne	22298 <__printf_chk@plt+0x10bd8>
   222bc:	ldr	r3, [pc, #48]	; 222f4 <__printf_chk@plt+0x10c34>
   222c0:	mov	r0, r5
   222c4:	str	r3, [r0], #24
   222c8:	bl	22138 <__printf_chk@plt+0x10a78>
   222cc:	mov	r0, r5
   222d0:	pop	{r4, r5, r6, pc}
   222d4:	mov	r0, r4
   222d8:	bl	5135c <_ZdlPv@@Base>
   222dc:	ldr	r3, [pc, #16]	; 222f4 <__printf_chk@plt+0x10c34>
   222e0:	mov	r0, r5
   222e4:	str	r3, [r0], #24
   222e8:	bl	22138 <__printf_chk@plt+0x10a78>
   222ec:	bl	11498 <__cxa_end_cleanup@plt>
   222f0:	andeq	r7, r5, r8, asr #7
   222f4:	andeq	r7, r5, ip, ror #6
   222f8:	push	{r4, lr}
   222fc:	mov	r4, r0
   22300:	bl	2227c <__printf_chk@plt+0x10bbc>
   22304:	mov	r0, r4
   22308:	bl	5135c <_ZdlPv@@Base>
   2230c:	mov	r0, r4
   22310:	pop	{r4, pc}
   22314:	mov	r0, r4
   22318:	bl	5135c <_ZdlPv@@Base>
   2231c:	bl	11498 <__cxa_end_cleanup@plt>
   22320:	ldr	r1, [pc, #16]	; 22338 <__printf_chk@plt+0x10c78>
   22324:	mov	r2, #0
   22328:	str	r2, [r0, #12]
   2232c:	stm	r0, {r1, r2}
   22330:	str	r2, [r0, #16]
   22334:	bx	lr
   22338:	andeq	r7, r5, r4, asr #11
   2233c:	ldr	ip, [pc, #20]	; 22358 <__printf_chk@plt+0x10c98>
   22340:	mov	r2, #0
   22344:	str	r1, [r0, #4]
   22348:	str	ip, [r0]
   2234c:	str	r2, [r0, #12]
   22350:	str	r2, [r0, #16]
   22354:	bx	lr
   22358:	andeq	r7, r5, r4, asr #11
   2235c:	ldr	ip, [pc, #160]	; 22404 <__printf_chk@plt+0x10d44>
   22360:	push	{r4, r5, r6, lr}
   22364:	mov	r4, r0
   22368:	ldr	r0, [pc, #152]	; 22408 <__printf_chk@plt+0x10d48>
   2236c:	mov	r5, r2
   22370:	str	r0, [r4]
   22374:	ldr	r2, [ip]
   22378:	mov	r0, #0
   2237c:	cmp	r2, #0
   22380:	cmpne	r5, #0
   22384:	mov	r2, #1
   22388:	sub	sp, sp, #8
   2238c:	str	r1, [r4, #24]
   22390:	str	r5, [r4, #32]
   22394:	str	r3, [r4, #36]	; 0x24
   22398:	str	r2, [r4, #28]
   2239c:	str	r0, [r4, #4]
   223a0:	str	r0, [r4, #12]
   223a4:	str	r0, [r4, #16]
   223a8:	str	r0, [r4, #40]	; 0x28
   223ac:	str	r0, [r4, #44]	; 0x2c
   223b0:	bne	223c0 <__printf_chk@plt+0x10d00>
   223b4:	mov	r0, r4
   223b8:	add	sp, sp, #8
   223bc:	pop	{r4, r5, r6, pc}
   223c0:	ldr	r6, [pc, #68]	; 2240c <__printf_chk@plt+0x10d4c>
   223c4:	ldr	r0, [r6]
   223c8:	cmp	r0, #0
   223cc:	beq	223f0 <__printf_chk@plt+0x10d30>
   223d0:	ldr	ip, [r0]
   223d4:	mov	r2, r3
   223d8:	mov	r1, r5
   223dc:	ldr	r3, [ip, #36]	; 0x24
   223e0:	blx	r3
   223e4:	mov	r0, r4
   223e8:	add	sp, sp, #8
   223ec:	pop	{r4, r5, r6, pc}
   223f0:	str	r3, [sp, #4]
   223f4:	bl	4792c <__printf_chk@plt+0x3626c>
   223f8:	ldr	r0, [r6]
   223fc:	ldr	r3, [sp, #4]
   22400:	b	223d0 <__printf_chk@plt+0x10d10>
   22404:	ldrdeq	r6, [r8], -ip
   22408:	andeq	r7, r5, r0, lsr #12
   2240c:	andeq	r5, r8, r8, lsl r9
   22410:	ldr	r3, [pc, #44]	; 22444 <__printf_chk@plt+0x10d84>
   22414:	ldr	r2, [r3]
   22418:	ldr	r3, [r0, #24]
   2241c:	cmp	r3, r2
   22420:	beq	2243c <__printf_chk@plt+0x10d7c>
   22424:	ldr	r2, [r0, #36]	; 0x24
   22428:	mov	r0, r3
   2242c:	cmp	r2, #0
   22430:	beq	22438 <__printf_chk@plt+0x10d78>
   22434:	b	114ec <pclose@plt>
   22438:	b	115b8 <fclose@plt>
   2243c:	mov	r0, r3
   22440:	b	113e4 <clearerr@plt>
   22444:	andeq	r2, r8, r0, lsr #23
   22448:	ldr	r3, [pc, #20]	; 22464 <__printf_chk@plt+0x10da4>
   2244c:	push	{r4, lr}
   22450:	mov	r4, r0
   22454:	str	r3, [r0]
   22458:	bl	22410 <__printf_chk@plt+0x10d50>
   2245c:	mov	r0, r4
   22460:	pop	{r4, pc}
   22464:	andeq	r7, r5, r0, lsr #12
   22468:	ldr	r3, [pc, #40]	; 22498 <__printf_chk@plt+0x10dd8>
   2246c:	push	{r4, lr}
   22470:	mov	r4, r0
   22474:	str	r3, [r0]
   22478:	bl	22410 <__printf_chk@plt+0x10d50>
   2247c:	mov	r0, r4
   22480:	bl	5135c <_ZdlPv@@Base>
   22484:	mov	r0, r4
   22488:	pop	{r4, pc}
   2248c:	mov	r0, r4
   22490:	bl	5135c <_ZdlPv@@Base>
   22494:	bl	11498 <__cxa_end_cleanup@plt>
   22498:	andeq	r7, r5, r0, lsr #12
   2249c:	push	{r4, r5, r6, lr}
   224a0:	mov	r4, r0
   224a4:	mov	r5, r1
   224a8:	mov	r6, r2
   224ac:	bl	22410 <__printf_chk@plt+0x10d50>
   224b0:	mov	r3, #0
   224b4:	mov	r0, #1
   224b8:	str	r6, [r4, #32]
   224bc:	str	r5, [r4, #24]
   224c0:	str	r0, [r4, #28]
   224c4:	str	r3, [r4, #40]	; 0x28
   224c8:	str	r3, [r4, #44]	; 0x2c
   224cc:	str	r3, [r4, #36]	; 0x24
   224d0:	str	r3, [r4, #12]
   224d4:	str	r3, [r4, #16]
   224d8:	pop	{r4, r5, r6, pc}
   224dc:	ldr	r3, [r0, #4]
   224e0:	cmp	r3, #0
   224e4:	bxeq	lr
   224e8:	push	{r4, r5, r6, lr}
   224ec:	mov	r4, r0
   224f0:	ldr	r5, [pc, #56]	; 22530 <__printf_chk@plt+0x10e70>
   224f4:	ldm	r5, {r3, r6}
   224f8:	sub	r3, r3, #1
   224fc:	cmp	r6, #0
   22500:	str	r3, [r5]
   22504:	beq	22518 <__printf_chk@plt+0x10e58>
   22508:	mov	r0, r6
   2250c:	bl	37b78 <__printf_chk@plt+0x264b8>
   22510:	mov	r0, r6
   22514:	bl	5135c <_ZdlPv@@Base>
   22518:	ldr	r3, [r4, #8]
   2251c:	str	r3, [r5, #4]
   22520:	pop	{r4, r5, r6, pc}
   22524:	mov	r0, r6
   22528:	bl	5135c <_ZdlPv@@Base>
   2252c:	bl	11498 <__cxa_end_cleanup@plt>
   22530:	andeq	r2, r8, r0, asr #25
   22534:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22538:	mov	r7, r0
   2253c:	ldr	r5, [pc, #300]	; 22670 <__printf_chk@plt+0x10fb0>
   22540:	ldr	r6, [pc, #300]	; 22674 <__printf_chk@plt+0x10fb4>
   22544:	ldr	sl, [pc, #300]	; 22678 <__printf_chk@plt+0x10fb8>
   22548:	ldr	r3, [r5]
   2254c:	ldr	r9, [pc, #296]	; 2267c <__printf_chk@plt+0x10fbc>
   22550:	add	r8, r6, #8
   22554:	b	225a0 <__printf_chk@plt+0x10ee0>
   22558:	ldr	r3, [r4, #4]
   2255c:	cmp	r3, #0
   22560:	bne	22640 <__printf_chk@plt+0x10f80>
   22564:	ldr	r2, [r5]
   22568:	ldr	r3, [r6, #36]	; 0x24
   2256c:	ldr	r2, [r2, #20]
   22570:	sub	r3, r3, #1
   22574:	str	r2, [r5]
   22578:	str	r3, [r6, #36]	; 0x24
   2257c:	ldr	r3, [r4]
   22580:	mov	r0, r4
   22584:	ldr	r3, [r3, #4]
   22588:	blx	r3
   2258c:	ldr	r3, [r5]
   22590:	ldr	r2, [r3, #12]
   22594:	ldr	r1, [r3, #16]
   22598:	cmp	r2, r1
   2259c:	bcc	2262c <__printf_chk@plt+0x10f6c>
   225a0:	ldr	r2, [r3]
   225a4:	mov	r0, r3
   225a8:	mov	r1, r7
   225ac:	ldr	r3, [r2, #8]
   225b0:	blx	r3
   225b4:	cmn	r0, #1
   225b8:	mov	fp, r0
   225bc:	bne	22638 <__printf_chk@plt+0x10f78>
   225c0:	ldr	r3, [r5]
   225c4:	mov	r0, r3
   225c8:	ldr	r3, [r3]
   225cc:	ldr	r3, [r3, #64]	; 0x40
   225d0:	blx	r3
   225d4:	cmp	r0, #0
   225d8:	bne	22638 <__printf_chk@plt+0x10f78>
   225dc:	ldr	r4, [r5]
   225e0:	cmp	r4, r8
   225e4:	mov	r0, r4
   225e8:	beq	22654 <__printf_chk@plt+0x10f94>
   225ec:	bl	224dc <__printf_chk@plt+0x10e1c>
   225f0:	ldr	r3, [r6, #32]
   225f4:	cmp	r3, #0
   225f8:	bne	22558 <__printf_chk@plt+0x10e98>
   225fc:	ldr	r3, [r5]
   22600:	ldr	r2, [r6, #36]	; 0x24
   22604:	cmp	r4, #0
   22608:	ldr	r3, [r3, #20]
   2260c:	sub	r2, r2, #1
   22610:	str	r3, [r5]
   22614:	str	r2, [r6, #36]	; 0x24
   22618:	bne	2257c <__printf_chk@plt+0x10ebc>
   2261c:	ldr	r2, [r3, #12]
   22620:	ldr	r1, [r3, #16]
   22624:	cmp	r2, r1
   22628:	bcs	225a0 <__printf_chk@plt+0x10ee0>
   2262c:	add	r1, r2, #1
   22630:	str	r1, [r3, #12]
   22634:	ldrb	fp, [r2]
   22638:	mov	r0, fp
   2263c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22640:	ldr	r2, [r6]
   22644:	mov	r1, r9
   22648:	ldr	r0, [sl]
   2264c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   22650:	b	22564 <__printf_chk@plt+0x10ea4>
   22654:	ldr	r3, [r6, #36]	; 0x24
   22658:	cmp	r3, #0
   2265c:	beq	22638 <__printf_chk@plt+0x10f78>
   22660:	ldr	r1, [pc, #24]	; 22680 <__printf_chk@plt+0x10fc0>
   22664:	mov	r0, #524	; 0x20c
   22668:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2266c:	b	22638 <__printf_chk@plt+0x10f78>
   22670:	andeq	sp, r7, r0, lsl r0
   22674:	andeq	r2, r8, r0, asr #25
   22678:	andeq	r2, r8, r8, lsr #23
   2267c:			; <UNDEFINED> instruction: 0x00057bb8
   22680:	muleq	r5, r8, fp
   22684:	push	{r4, r5, r6, r7, r8, lr}
   22688:	ldr	r5, [pc, #204]	; 2275c <__printf_chk@plt+0x1109c>
   2268c:	ldr	r6, [pc, #204]	; 22760 <__printf_chk@plt+0x110a0>
   22690:	ldr	r3, [r5]
   22694:	add	r7, r6, #8
   22698:	b	22710 <__printf_chk@plt+0x11050>
   2269c:	ldr	r3, [r5]
   226a0:	mov	r0, r3
   226a4:	ldr	r3, [r3]
   226a8:	ldr	r3, [r3, #64]	; 0x40
   226ac:	blx	r3
   226b0:	cmp	r0, #0
   226b4:	bne	2272c <__printf_chk@plt+0x1106c>
   226b8:	ldr	r4, [r5]
   226bc:	cmp	r4, r7
   226c0:	mov	r0, r4
   226c4:	beq	22734 <__printf_chk@plt+0x11074>
   226c8:	bl	224dc <__printf_chk@plt+0x10e1c>
   226cc:	ldr	r3, [r5]
   226d0:	ldr	r2, [r6, #36]	; 0x24
   226d4:	cmp	r4, #0
   226d8:	ldr	r3, [r3, #20]
   226dc:	sub	r2, r2, #1
   226e0:	mov	r0, r4
   226e4:	str	r3, [r5]
   226e8:	str	r2, [r6, #36]	; 0x24
   226ec:	beq	22700 <__printf_chk@plt+0x11040>
   226f0:	ldr	r3, [r4]
   226f4:	ldr	r3, [r3, #4]
   226f8:	blx	r3
   226fc:	ldr	r3, [r5]
   22700:	ldr	r2, [r3, #12]
   22704:	ldr	r1, [r3, #16]
   22708:	cmp	r2, r1
   2270c:	bcc	22750 <__printf_chk@plt+0x11090>
   22710:	ldr	r2, [r3]
   22714:	mov	r0, r3
   22718:	ldr	r3, [r2, #12]
   2271c:	blx	r3
   22720:	cmn	r0, #1
   22724:	mov	r8, r0
   22728:	beq	2269c <__printf_chk@plt+0x10fdc>
   2272c:	mov	r0, r8
   22730:	pop	{r4, r5, r6, r7, r8, pc}
   22734:	ldr	r3, [r6, #36]	; 0x24
   22738:	cmp	r3, #0
   2273c:	beq	2272c <__printf_chk@plt+0x1106c>
   22740:	ldr	r1, [pc, #28]	; 22764 <__printf_chk@plt+0x110a4>
   22744:	ldr	r0, [pc, #28]	; 22768 <__printf_chk@plt+0x110a8>
   22748:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2274c:	b	2272c <__printf_chk@plt+0x1106c>
   22750:	ldrb	r8, [r2]
   22754:	mov	r0, r8
   22758:	pop	{r4, r5, r6, r7, r8, pc}
   2275c:	andeq	sp, r7, r0, lsl r0
   22760:	andeq	r2, r8, r0, asr #25
   22764:	muleq	r5, r8, fp
   22768:	andeq	r0, r0, pc, lsr #4
   2276c:	ldr	r3, [pc, #36]	; 22798 <__printf_chk@plt+0x110d8>
   22770:	push	{r4, lr}
   22774:	ldr	r3, [r3]
   22778:	mov	r0, r3
   2277c:	ldr	r3, [r3]
   22780:	ldr	r3, [r3, #64]	; 0x40
   22784:	blx	r3
   22788:	sub	r0, r0, #2
   2278c:	clz	r0, r0
   22790:	lsr	r0, r0, #5
   22794:	pop	{r4, pc}
   22798:	andeq	sp, r7, r0, lsl r0
   2279c:	push	{r4, r5, r6, lr}
   227a0:	ldr	r4, [pc, #104]	; 22810 <__printf_chk@plt+0x11150>
   227a4:	ldr	r3, [r4]
   227a8:	mov	r0, r3
   227ac:	ldr	r3, [r3]
   227b0:	ldr	r3, [r3, #64]	; 0x40
   227b4:	blx	r3
   227b8:	cmp	r0, #0
   227bc:	beq	22800 <__printf_chk@plt+0x11140>
   227c0:	ldr	r3, [r4]
   227c4:	mov	r0, r3
   227c8:	ldr	r5, [r3, #20]
   227cc:	bl	224dc <__printf_chk@plt+0x10e1c>
   227d0:	ldr	r0, [r4]
   227d4:	cmp	r0, #0
   227d8:	beq	227e8 <__printf_chk@plt+0x11128>
   227dc:	ldr	r3, [r0]
   227e0:	ldr	r3, [r3, #4]
   227e4:	blx	r3
   227e8:	ldr	r2, [pc, #36]	; 22814 <__printf_chk@plt+0x11154>
   227ec:	str	r5, [r4]
   227f0:	ldr	r3, [r2, #36]	; 0x24
   227f4:	sub	r3, r3, #1
   227f8:	str	r3, [r2, #36]	; 0x24
   227fc:	pop	{r4, r5, r6, pc}
   22800:	ldr	r1, [pc, #16]	; 22818 <__printf_chk@plt+0x11158>
   22804:	mov	r0, #580	; 0x244
   22808:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2280c:	b	227c0 <__printf_chk@plt+0x11100>
   22810:	andeq	sp, r7, r0, lsl r0
   22814:	andeq	r2, r8, r0, asr #25
   22818:	muleq	r5, r8, fp
   2281c:	push	{r4, r5, r6, lr}
   22820:	ldr	r5, [pc, #48]	; 22858 <__printf_chk@plt+0x11198>
   22824:	ldr	r4, [r5, #4]
   22828:	cmp	r4, #0
   2282c:	beq	22844 <__printf_chk@plt+0x11184>
   22830:	mov	r0, #100	; 0x64
   22834:	bl	5130c <_Znwj@@Base>
   22838:	ldr	r1, [r5, #4]
   2283c:	mov	r4, r0
   22840:	bl	37a68 <__printf_chk@plt+0x263a8>
   22844:	mov	r0, r4
   22848:	pop	{r4, r5, r6, pc}
   2284c:	mov	r0, r4
   22850:	bl	5135c <_ZdlPv@@Base>
   22854:	bl	11498 <__cxa_end_cleanup@plt>
   22858:	andeq	r2, r8, r0, asr #25
   2285c:	b	2281c <__printf_chk@plt+0x1115c>
   22860:	ldr	r3, [pc, #88]	; 228c0 <__printf_chk@plt+0x11200>
   22864:	push	{r4, r5, r6, lr}
   22868:	ldr	r4, [r3]
   2286c:	cmp	r4, #0
   22870:	beq	228b8 <__printf_chk@plt+0x111f8>
   22874:	mov	r5, r0
   22878:	b	22888 <__printf_chk@plt+0x111c8>
   2287c:	ldr	r4, [r4, #20]
   22880:	cmp	r4, #0
   22884:	beq	228b8 <__printf_chk@plt+0x111f8>
   22888:	ldr	r3, [r4]
   2288c:	mov	r0, r4
   22890:	ldr	r3, [r3, #16]
   22894:	blx	r3
   22898:	cmp	r0, #0
   2289c:	beq	2287c <__printf_chk@plt+0x111bc>
   228a0:	ldr	r3, [r4]
   228a4:	mov	r1, r5
   228a8:	mov	r0, r4
   228ac:	ldr	r3, [r3, #24]
   228b0:	pop	{r4, r5, r6, lr}
   228b4:	bx	r3
   228b8:	mov	r0, #0
   228bc:	pop	{r4, r5, r6, pc}
   228c0:	andeq	sp, r7, r0, lsl r0
   228c4:	ldr	r3, [pc, #80]	; 2291c <__printf_chk@plt+0x1125c>
   228c8:	push	{r4, lr}
   228cc:	ldr	r4, [r3]
   228d0:	cmp	r4, #0
   228d4:	bne	228e8 <__printf_chk@plt+0x11228>
   228d8:	b	22914 <__printf_chk@plt+0x11254>
   228dc:	ldr	r4, [r4, #20]
   228e0:	cmp	r4, #0
   228e4:	beq	22914 <__printf_chk@plt+0x11254>
   228e8:	ldr	r3, [r4]
   228ec:	mov	r0, r4
   228f0:	ldr	r3, [r3, #16]
   228f4:	blx	r3
   228f8:	cmp	r0, #0
   228fc:	beq	228dc <__printf_chk@plt+0x1121c>
   22900:	ldr	r3, [r4]
   22904:	mov	r0, r4
   22908:	pop	{r4, lr}
   2290c:	ldr	r3, [r3, #28]
   22910:	bx	r3
   22914:	mov	r0, #0
   22918:	pop	{r4, pc}
   2291c:	andeq	sp, r7, r0, lsl r0
   22920:	ldr	r3, [pc, #84]	; 2297c <__printf_chk@plt+0x112bc>
   22924:	push	{r4, lr}
   22928:	ldr	r4, [r3]
   2292c:	cmp	r4, #0
   22930:	bne	22944 <__printf_chk@plt+0x11284>
   22934:	b	22970 <__printf_chk@plt+0x112b0>
   22938:	ldr	r4, [r4, #20]
   2293c:	cmp	r4, #0
   22940:	beq	22970 <__printf_chk@plt+0x112b0>
   22944:	ldr	r3, [r4]
   22948:	mov	r0, r4
   2294c:	ldr	r3, [r3, #16]
   22950:	blx	r3
   22954:	cmp	r0, #0
   22958:	beq	22938 <__printf_chk@plt+0x11278>
   2295c:	ldr	r3, [r4]
   22960:	mov	r0, r4
   22964:	pop	{r4, lr}
   22968:	ldr	r3, [r3, #32]
   2296c:	bx	r3
   22970:	ldr	r3, [pc, #8]	; 22980 <__printf_chk@plt+0x112c0>
   22974:	ldr	r0, [r3]
   22978:	pop	{r4, pc}
   2297c:	andeq	sp, r7, r0, lsl r0
   22980:	andeq	r6, r8, r0, lsr #25
   22984:	ldr	r3, [pc, #88]	; 229e4 <__printf_chk@plt+0x11324>
   22988:	push	{r4, r5, r6, lr}
   2298c:	ldr	r4, [r3]
   22990:	cmp	r4, #0
   22994:	beq	229dc <__printf_chk@plt+0x1131c>
   22998:	mov	r5, r0
   2299c:	b	229ac <__printf_chk@plt+0x112ec>
   229a0:	ldr	r4, [r4, #20]
   229a4:	cmp	r4, #0
   229a8:	beq	229dc <__printf_chk@plt+0x1131c>
   229ac:	ldr	r3, [r4]
   229b0:	mov	r0, r4
   229b4:	ldr	r3, [r3, #16]
   229b8:	blx	r3
   229bc:	cmp	r0, #0
   229c0:	beq	229a0 <__printf_chk@plt+0x112e0>
   229c4:	ldr	r3, [r4]
   229c8:	mov	r1, r5
   229cc:	mov	r0, r4
   229d0:	ldr	r3, [r3, #36]	; 0x24
   229d4:	pop	{r4, r5, r6, lr}
   229d8:	bx	r3
   229dc:	mov	r0, #0
   229e0:	pop	{r4, r5, r6, pc}
   229e4:	andeq	sp, r7, r0, lsl r0
   229e8:	ldr	r3, [pc, #16]	; 22a00 <__printf_chk@plt+0x11340>
   229ec:	ldr	r3, [r3]
   229f0:	mov	r0, r3
   229f4:	ldr	r3, [r3]
   229f8:	ldr	r3, [r3, #40]	; 0x28
   229fc:	bx	r3
   22a00:	andeq	sp, r7, r0, lsl r0
   22a04:	ldr	r3, [pc, #80]	; 22a5c <__printf_chk@plt+0x1139c>
   22a08:	push	{r4, r5, r6, lr}
   22a0c:	ldr	r4, [r3]
   22a10:	cmp	r4, #0
   22a14:	popeq	{r4, r5, r6, pc}
   22a18:	mov	r5, r0
   22a1c:	b	22a2c <__printf_chk@plt+0x1136c>
   22a20:	ldr	r4, [r4, #20]
   22a24:	cmp	r4, #0
   22a28:	popeq	{r4, r5, r6, pc}
   22a2c:	ldr	r3, [r4]
   22a30:	mov	r0, r4
   22a34:	ldr	r3, [r3, #16]
   22a38:	blx	r3
   22a3c:	cmp	r0, #0
   22a40:	beq	22a20 <__printf_chk@plt+0x11360>
   22a44:	ldr	r3, [r4]
   22a48:	mov	r1, r5
   22a4c:	mov	r0, r4
   22a50:	ldr	r3, [r3, #60]	; 0x3c
   22a54:	pop	{r4, r5, r6, lr}
   22a58:	bx	r3
   22a5c:	andeq	sp, r7, r0, lsl r0
   22a60:	ldr	r3, [pc, #80]	; 22ab8 <__printf_chk@plt+0x113f8>
   22a64:	push	{r4, lr}
   22a68:	ldr	r4, [r3]
   22a6c:	cmp	r4, #0
   22a70:	bne	22a84 <__printf_chk@plt+0x113c4>
   22a74:	b	22ab0 <__printf_chk@plt+0x113f0>
   22a78:	ldr	r4, [r4, #20]
   22a7c:	cmp	r4, #0
   22a80:	beq	22ab0 <__printf_chk@plt+0x113f0>
   22a84:	ldr	r3, [r4]
   22a88:	mov	r0, r4
   22a8c:	ldr	r3, [r3, #16]
   22a90:	blx	r3
   22a94:	cmp	r0, #0
   22a98:	beq	22a78 <__printf_chk@plt+0x113b8>
   22a9c:	ldr	r3, [r4]
   22aa0:	mov	r0, r4
   22aa4:	pop	{r4, lr}
   22aa8:	ldr	r3, [r3, #20]
   22aac:	bx	r3
   22ab0:	mov	r0, #0
   22ab4:	pop	{r4, pc}
   22ab8:	andeq	sp, r7, r0, lsl r0
   22abc:	push	{r4, lr}
   22ac0:	bl	22a60 <__printf_chk@plt+0x113a0>
   22ac4:	pop	{r4, lr}
   22ac8:	b	51224 <__printf_chk@plt+0x3fb64>
   22acc:	ldr	r3, [pc, #92]	; 22b30 <__printf_chk@plt+0x11470>
   22ad0:	push	{r4, r5, r6, r7, r8, lr}
   22ad4:	ldr	r4, [r3]
   22ad8:	cmp	r4, #0
   22adc:	beq	22b28 <__printf_chk@plt+0x11468>
   22ae0:	mov	r8, r0
   22ae4:	mov	r7, r1
   22ae8:	mov	r6, r2
   22aec:	b	22afc <__printf_chk@plt+0x1143c>
   22af0:	ldr	r4, [r4, #20]
   22af4:	cmp	r4, #0
   22af8:	beq	22b28 <__printf_chk@plt+0x11468>
   22afc:	ldr	r1, [r4]
   22b00:	mov	r3, r6
   22b04:	mov	r2, r7
   22b08:	ldr	r5, [r1, #44]	; 0x2c
   22b0c:	mov	r0, r4
   22b10:	mov	r1, r8
   22b14:	blx	r5
   22b18:	cmp	r0, #0
   22b1c:	beq	22af0 <__printf_chk@plt+0x11430>
   22b20:	mov	r0, #1
   22b24:	pop	{r4, r5, r6, r7, r8, pc}
   22b28:	mov	r0, #0
   22b2c:	pop	{r4, r5, r6, r7, r8, pc}
   22b30:	andeq	sp, r7, r0, lsl r0
   22b34:	ldr	r3, [pc, #124]	; 22bb8 <__printf_chk@plt+0x114f8>
   22b38:	push	{r4, r5, r6, lr}
   22b3c:	sub	sp, sp, #16
   22b40:	ldr	r6, [pc, #116]	; 22bbc <__printf_chk@plt+0x114fc>
   22b44:	ldr	r4, [r3]
   22b48:	ldr	r3, [r6]
   22b4c:	cmp	r4, #0
   22b50:	str	r3, [sp, #12]
   22b54:	bne	22b78 <__printf_chk@plt+0x114b8>
   22b58:	b	22b9c <__printf_chk@plt+0x114dc>
   22b5c:	ldr	r3, [r4]
   22b60:	mov	r0, r4
   22b64:	ldr	r3, [r3, #48]	; 0x30
   22b68:	blx	r3
   22b6c:	ldr	r4, [r4, #20]
   22b70:	cmp	r4, #0
   22b74:	beq	22b9c <__printf_chk@plt+0x114dc>
   22b78:	ldr	r1, [r4]
   22b7c:	add	r3, sp, #8
   22b80:	add	r2, sp, #4
   22b84:	ldr	r5, [r1, #44]	; 0x2c
   22b88:	mov	r0, r4
   22b8c:	mov	r1, #0
   22b90:	blx	r5
   22b94:	cmp	r0, #0
   22b98:	beq	22b5c <__printf_chk@plt+0x1149c>
   22b9c:	ldr	r2, [sp, #12]
   22ba0:	ldr	r3, [r6]
   22ba4:	cmp	r2, r3
   22ba8:	bne	22bb4 <__printf_chk@plt+0x114f4>
   22bac:	add	sp, sp, #16
   22bb0:	pop	{r4, r5, r6, pc}
   22bb4:	bl	1148c <__stack_chk_fail@plt>
   22bb8:	andeq	sp, r7, r0, lsl r0
   22bbc:	andeq	ip, r7, r0, lsl sp
   22bc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22bc4:	sub	sp, sp, #92	; 0x5c
   22bc8:	ldr	r7, [pc, #660]	; 22e64 <__printf_chk@plt+0x117a4>
   22bcc:	ldr	r8, [pc, #660]	; 22e68 <__printf_chk@plt+0x117a8>
   22bd0:	mov	r6, r0
   22bd4:	ldr	ip, [r7, #40]	; 0x28
   22bd8:	ldr	r0, [r8]
   22bdc:	mov	fp, r3
   22be0:	ldr	r3, [sp, #128]	; 0x80
   22be4:	cmp	ip, #0
   22be8:	cmpne	r6, #3
   22bec:	str	r0, [sp, #84]	; 0x54
   22bf0:	str	r3, [sp, #20]
   22bf4:	bne	22d00 <__printf_chk@plt+0x11640>
   22bf8:	ldr	r3, [r7, #44]	; 0x2c
   22bfc:	mov	r9, r1
   22c00:	cmp	r3, #0
   22c04:	mov	sl, r2
   22c08:	bne	22e0c <__printf_chk@plt+0x1174c>
   22c0c:	ldr	r3, [pc, #600]	; 22e6c <__printf_chk@plt+0x117ac>
   22c10:	ldr	r4, [r3]
   22c14:	cmp	r4, #0
   22c18:	bne	22c2c <__printf_chk@plt+0x1156c>
   22c1c:	b	22de0 <__printf_chk@plt+0x11720>
   22c20:	ldr	r4, [r4, #20]
   22c24:	cmp	r4, #0
   22c28:	beq	22de0 <__printf_chk@plt+0x11720>
   22c2c:	ldr	r1, [r4]
   22c30:	add	r3, sp, #28
   22c34:	add	r2, sp, #24
   22c38:	ldr	r5, [r1, #44]	; 0x2c
   22c3c:	mov	r0, r4
   22c40:	mov	r1, #0
   22c44:	blx	r5
   22c48:	cmp	r0, #0
   22c4c:	beq	22c20 <__printf_chk@plt+0x11560>
   22c50:	ldr	r2, [sp, #24]
   22c54:	ldr	r3, [pc, #532]	; 22e70 <__printf_chk@plt+0x117b0>
   22c58:	cmp	r2, #0
   22c5c:	ldr	r1, [r3]
   22c60:	beq	22dec <__printf_chk@plt+0x1172c>
   22c64:	cmp	r1, #0
   22c68:	beq	22e2c <__printf_chk@plt+0x1176c>
   22c6c:	add	r0, sp, #32
   22c70:	bl	4c730 <__printf_chk@plt+0x3b070>
   22c74:	ldr	r1, [sp, #24]
   22c78:	add	r0, sp, #48	; 0x30
   22c7c:	bl	4c730 <__printf_chk@plt+0x3b070>
   22c80:	ldr	r1, [sp, #28]
   22c84:	add	r0, sp, #64	; 0x40
   22c88:	bl	4c75c <__printf_chk@plt+0x3b09c>
   22c8c:	add	r3, sp, #64	; 0x40
   22c90:	add	r2, sp, #48	; 0x30
   22c94:	add	r1, sp, #32
   22c98:	ldr	r0, [pc, #468]	; 22e74 <__printf_chk@plt+0x117b4>
   22c9c:	bl	4c854 <__printf_chk@plt+0x3b194>
   22ca0:	ldr	r4, [pc, #464]	; 22e78 <__printf_chk@plt+0x117b8>
   22ca4:	cmp	r6, #1
   22ca8:	beq	22d18 <__printf_chk@plt+0x11658>
   22cac:	cmp	r6, #0
   22cb0:	beq	22e14 <__printf_chk@plt+0x11754>
   22cb4:	cmp	r6, #3
   22cb8:	bne	22db4 <__printf_chk@plt+0x116f4>
   22cbc:	ldr	r3, [r4]
   22cc0:	mov	r2, #13
   22cc4:	mov	r1, #1
   22cc8:	ldr	r0, [pc, #428]	; 22e7c <__printf_chk@plt+0x117bc>
   22ccc:	bl	11570 <fwrite@plt>
   22cd0:	ldr	r3, [sp, #20]
   22cd4:	mov	r2, fp
   22cd8:	mov	r1, sl
   22cdc:	mov	r0, r9
   22ce0:	bl	4c854 <__printf_chk@plt+0x3b194>
   22ce4:	ldr	r1, [r4]
   22ce8:	mov	r0, #10
   22cec:	bl	11564 <fputc@plt>
   22cf0:	ldr	r0, [r4]
   22cf4:	bl	1163c <fflush@plt>
   22cf8:	mov	r0, #1
   22cfc:	bl	15400 <__printf_chk@plt+0x3d40>
   22d00:	ldr	r2, [sp, #84]	; 0x54
   22d04:	ldr	r3, [r8]
   22d08:	cmp	r2, r3
   22d0c:	bne	22e60 <__printf_chk@plt+0x117a0>
   22d10:	add	sp, sp, #92	; 0x5c
   22d14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d18:	ldr	r5, [pc, #352]	; 22e80 <__printf_chk@plt+0x117c0>
   22d1c:	ldrb	r0, [r7, #48]	; 0x30
   22d20:	ldr	r6, [pc, #348]	; 22e84 <__printf_chk@plt+0x117c4>
   22d24:	ldr	r1, [r5]
   22d28:	vldr	d5, [r7, #56]	; 0x38
   22d2c:	ldr	r3, [r6]
   22d30:	ldr	r2, [r1, #92]	; 0x5c
   22d34:	str	r0, [sp, #8]
   22d38:	ldr	r0, [r1, #36]	; 0x24
   22d3c:	ldr	r1, [pc, #324]	; 22e88 <__printf_chk@plt+0x117c8>
   22d40:	mul	r3, r3, r0
   22d44:	ldr	r0, [r4]
   22d48:	vmov	s15, r3
   22d4c:	vcvt.f64.s32	d7, s15
   22d50:	vdiv.f64	d6, d7, d5
   22d54:	vstr	d6, [sp]
   22d58:	bl	53714 <_ZdlPv@@Base+0x23b8>
   22d5c:	ldr	r2, [pc, #296]	; 22e8c <__printf_chk@plt+0x117cc>
   22d60:	ldr	r3, [r5]
   22d64:	ldr	r1, [r2]
   22d68:	cmp	r3, r1
   22d6c:	beq	22da8 <__printf_chk@plt+0x116e8>
   22d70:	ldrb	r0, [r7, #48]	; 0x30
   22d74:	ldr	r3, [r6]
   22d78:	ldr	r2, [r1, #32]
   22d7c:	str	r0, [sp, #8]
   22d80:	ldr	r1, [r1, #36]	; 0x24
   22d84:	vldr	d5, [r7, #56]	; 0x38
   22d88:	ldr	r0, [r4]
   22d8c:	mul	r3, r3, r1
   22d90:	ldr	r1, [pc, #248]	; 22e90 <__printf_chk@plt+0x117d0>
   22d94:	vmov	s15, r3
   22d98:	vcvt.f64.s32	d7, s15
   22d9c:	vdiv.f64	d6, d7, d5
   22da0:	vstr	d6, [sp]
   22da4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   22da8:	ldr	r1, [pc, #228]	; 22e94 <__printf_chk@plt+0x117d4>
   22dac:	ldr	r0, [r4]
   22db0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   22db4:	ldr	r3, [sp, #20]
   22db8:	mov	r2, fp
   22dbc:	mov	r1, sl
   22dc0:	mov	r0, r9
   22dc4:	bl	4c854 <__printf_chk@plt+0x3b194>
   22dc8:	ldr	r1, [r4]
   22dcc:	mov	r0, #10
   22dd0:	bl	11564 <fputc@plt>
   22dd4:	ldr	r0, [r4]
   22dd8:	bl	1163c <fflush@plt>
   22ddc:	b	22d00 <__printf_chk@plt+0x11640>
   22de0:	mov	r3, #0
   22de4:	str	r3, [sp, #24]
   22de8:	ldr	r3, [pc, #128]	; 22e70 <__printf_chk@plt+0x117b0>
   22dec:	ldr	r2, [r3]
   22df0:	ldr	r4, [pc, #128]	; 22e78 <__printf_chk@plt+0x117b8>
   22df4:	cmp	r2, #0
   22df8:	beq	22ca4 <__printf_chk@plt+0x115e4>
   22dfc:	ldr	r1, [pc, #148]	; 22e98 <__printf_chk@plt+0x117d8>
   22e00:	ldr	r0, [r4]
   22e04:	bl	53714 <_ZdlPv@@Base+0x23b8>
   22e08:	b	22ca4 <__printf_chk@plt+0x115e4>
   22e0c:	bl	22b34 <__printf_chk@plt+0x11474>
   22e10:	b	22c0c <__printf_chk@plt+0x1154c>
   22e14:	ldr	r3, [r4]
   22e18:	mov	r2, #9
   22e1c:	mov	r1, #1
   22e20:	ldr	r0, [pc, #116]	; 22e9c <__printf_chk@plt+0x117dc>
   22e24:	bl	11570 <fwrite@plt>
   22e28:	b	22db4 <__printf_chk@plt+0x116f4>
   22e2c:	mov	r1, r2
   22e30:	add	r0, sp, #48	; 0x30
   22e34:	bl	4c730 <__printf_chk@plt+0x3b070>
   22e38:	ldr	r1, [sp, #28]
   22e3c:	add	r0, sp, #64	; 0x40
   22e40:	bl	4c75c <__printf_chk@plt+0x3b09c>
   22e44:	add	r2, sp, #64	; 0x40
   22e48:	add	r1, sp, #48	; 0x30
   22e4c:	ldr	r3, [pc, #76]	; 22ea0 <__printf_chk@plt+0x117e0>
   22e50:	ldr	r0, [pc, #76]	; 22ea4 <__printf_chk@plt+0x117e4>
   22e54:	bl	4c854 <__printf_chk@plt+0x3b194>
   22e58:	ldr	r4, [pc, #24]	; 22e78 <__printf_chk@plt+0x117b8>
   22e5c:	b	22ca4 <__printf_chk@plt+0x115e4>
   22e60:	bl	1148c <__stack_chk_fail@plt>
   22e64:	andeq	r2, r8, r0, asr #25
   22e68:	andeq	ip, r7, r0, lsl sp
   22e6c:	andeq	sp, r7, r0, lsl r0
   22e70:	andeq	r6, r8, ip, ror ip
   22e74:	ldrdeq	r7, [r5], -r4
   22e78:	andeq	r2, r8, r8, lsr #23
   22e7c:	strdeq	r7, [r5], -r0
   22e80:			; <UNDEFINED> instruction: 0x00082bbc
   22e84:	andeq	sp, r7, r4, rrx
   22e88:	andeq	r7, r5, ip, lsl #24
   22e8c:	andeq	r2, r8, r0, asr #23
   22e90:	andeq	r7, r5, r4, lsr #24
   22e94:	andeq	r7, r5, r8, lsr ip
   22e98:	andeq	r7, r5, r8, ror #23
   22e9c:	andeq	r7, r5, r0, lsl #24
   22ea0:	andeq	r6, r8, r0, lsr #15
   22ea4:	andeq	r7, r5, r0, ror #23
   22ea8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22eac:	sub	sp, sp, #36	; 0x24
   22eb0:	ldr	sl, [pc, #276]	; 22fcc <__printf_chk@plt+0x1190c>
   22eb4:	ldr	r2, [r0, #40]	; 0x28
   22eb8:	add	r8, r0, #48	; 0x30
   22ebc:	ldr	r3, [sl]
   22ec0:	cmp	r2, #0
   22ec4:	str	r3, [sp, #28]
   22ec8:	ldrne	r3, [r0, #28]
   22ecc:	mov	r5, r0
   22ed0:	addne	r3, r3, #1
   22ed4:	strne	r3, [r0, #28]
   22ed8:	mov	r3, #0
   22edc:	str	r3, [r0, #40]	; 0x28
   22ee0:	str	r8, [r0, #12]
   22ee4:	mov	r4, r8
   22ee8:	add	r6, r0, #560	; 0x230
   22eec:	ldr	r7, [pc, #220]	; 22fd0 <__printf_chk@plt+0x11910>
   22ef0:	ldr	r9, [pc, #220]	; 22fd4 <__printf_chk@plt+0x11914>
   22ef4:	ldr	fp, [pc, #220]	; 22fd8 <__printf_chk@plt+0x11918>
   22ef8:	b	22f28 <__printf_chk@plt+0x11868>
   22efc:	ldrb	r3, [r7, r0]
   22f00:	cmp	r3, #0
   22f04:	beq	22f40 <__printf_chk@plt+0x11880>
   22f08:	mov	r1, r0
   22f0c:	add	r0, sp, #8
   22f10:	bl	4c75c <__printf_chk@plt+0x3b09c>
   22f14:	ldr	r3, [r9, #4]
   22f18:	tst	r3, #16384	; 0x4000
   22f1c:	bne	22f9c <__printf_chk@plt+0x118dc>
   22f20:	cmp	r6, r4
   22f24:	bls	22f64 <__printf_chk@plt+0x118a4>
   22f28:	ldr	r0, [r5, #24]
   22f2c:	bl	114c8 <getc@plt>
   22f30:	cmn	r0, #1
   22f34:	beq	22f64 <__printf_chk@plt+0x118a4>
   22f38:	cmp	r0, #0
   22f3c:	bge	22efc <__printf_chk@plt+0x1183c>
   22f40:	cmp	r0, #10
   22f44:	strb	r0, [r4], #1
   22f48:	beq	22fb8 <__printf_chk@plt+0x118f8>
   22f4c:	sub	r0, r0, #92	; 0x5c
   22f50:	cmp	r6, r4
   22f54:	clz	r0, r0
   22f58:	lsr	r0, r0, #5
   22f5c:	str	r0, [r5, #44]	; 0x2c
   22f60:	bhi	22f28 <__printf_chk@plt+0x11868>
   22f64:	cmp	r4, r8
   22f68:	strhi	r4, [r5, #16]
   22f6c:	ldrhi	r3, [r5, #12]
   22f70:	mvnls	r0, #0
   22f74:	addhi	r2, r3, #1
   22f78:	strhi	r2, [r5, #12]
   22f7c:	ldr	r2, [sp, #28]
   22f80:	ldrbhi	r0, [r3]
   22f84:	ldr	r3, [sl]
   22f88:	strls	r4, [r5, #16]
   22f8c:	cmp	r2, r3
   22f90:	bne	22fc8 <__printf_chk@plt+0x11908>
   22f94:	add	sp, sp, #36	; 0x24
   22f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f9c:	str	fp, [sp]
   22fa0:	ldr	r3, [pc, #48]	; 22fd8 <__printf_chk@plt+0x11918>
   22fa4:	add	r2, sp, #8
   22fa8:	ldr	r1, [pc, #44]	; 22fdc <__printf_chk@plt+0x1191c>
   22fac:	mov	r0, #0
   22fb0:	bl	22bc0 <__printf_chk@plt+0x11500>
   22fb4:	b	22f20 <__printf_chk@plt+0x11860>
   22fb8:	mov	r2, #1
   22fbc:	mov	r3, #0
   22fc0:	strd	r2, [r5, #40]	; 0x28
   22fc4:	b	22f64 <__printf_chk@plt+0x118a4>
   22fc8:	bl	1148c <__stack_chk_fail@plt>
   22fcc:	andeq	ip, r7, r0, lsl sp
   22fd0:	andeq	sp, r7, r4, lsl lr
   22fd4:	andeq	sp, r7, r0, lsl r0
   22fd8:	andeq	r6, r8, r0, lsr #15
   22fdc:	andeq	r7, r5, ip, lsr ip
   22fe0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22fe4:	sub	sp, sp, #32
   22fe8:	ldr	r5, [pc, #188]	; 230ac <__printf_chk@plt+0x119ec>
   22fec:	mov	r6, r0
   22ff0:	ldr	r0, [r0, #24]
   22ff4:	ldr	r3, [r5]
   22ff8:	str	r3, [sp, #28]
   22ffc:	bl	114c8 <getc@plt>
   23000:	subs	r4, r0, #0
   23004:	blt	23068 <__printf_chk@plt+0x119a8>
   23008:	ldr	r7, [pc, #160]	; 230b0 <__printf_chk@plt+0x119f0>
   2300c:	ldrb	r3, [r7, r4]
   23010:	cmp	r3, #0
   23014:	beq	23058 <__printf_chk@plt+0x11998>
   23018:	ldr	r8, [pc, #148]	; 230b4 <__printf_chk@plt+0x119f4>
   2301c:	ldr	sl, [pc, #148]	; 230b8 <__printf_chk@plt+0x119f8>
   23020:	ldr	r9, [pc, #148]	; 230bc <__printf_chk@plt+0x119fc>
   23024:	mov	r1, r4
   23028:	add	r0, sp, #8
   2302c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   23030:	ldr	r3, [r8, #4]
   23034:	tst	r3, #16384	; 0x4000
   23038:	bne	2308c <__printf_chk@plt+0x119cc>
   2303c:	ldr	r0, [r6, #24]
   23040:	bl	114c8 <getc@plt>
   23044:	subs	r4, r0, #0
   23048:	blt	23068 <__printf_chk@plt+0x119a8>
   2304c:	ldrb	r3, [r7, r4]
   23050:	cmp	r3, #0
   23054:	bne	23024 <__printf_chk@plt+0x11964>
   23058:	ldr	r1, [r6, #24]
   2305c:	mov	r0, r4
   23060:	bl	11474 <ungetc@plt>
   23064:	b	23070 <__printf_chk@plt+0x119b0>
   23068:	cmn	r4, #1
   2306c:	bne	23058 <__printf_chk@plt+0x11998>
   23070:	ldr	r2, [sp, #28]
   23074:	ldr	r3, [r5]
   23078:	mov	r0, r4
   2307c:	cmp	r2, r3
   23080:	bne	230a8 <__printf_chk@plt+0x119e8>
   23084:	add	sp, sp, #32
   23088:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2308c:	str	sl, [sp]
   23090:	ldr	r3, [pc, #32]	; 230b8 <__printf_chk@plt+0x119f8>
   23094:	add	r2, sp, #8
   23098:	mov	r1, r9
   2309c:	mov	r0, #0
   230a0:	bl	22bc0 <__printf_chk@plt+0x11500>
   230a4:	b	2303c <__printf_chk@plt+0x1197c>
   230a8:	bl	1148c <__stack_chk_fail@plt>
   230ac:	andeq	ip, r7, r0, lsl sp
   230b0:	andeq	sp, r7, r4, lsl lr
   230b4:	andeq	sp, r7, r0, lsl r0
   230b8:	andeq	r6, r8, r0, lsr #15
   230bc:	andeq	r7, r5, ip, lsr ip
   230c0:	push	{r4, r5, r6, lr}
   230c4:	sub	sp, sp, #32
   230c8:	ldr	r4, [pc, #176]	; 23180 <__printf_chk@plt+0x11ac0>
   230cc:	subs	r5, r0, #0
   230d0:	ldr	r3, [r4]
   230d4:	str	r3, [sp, #28]
   230d8:	beq	23120 <__printf_chk@plt+0x11a60>
   230dc:	ldr	r3, [pc, #160]	; 23184 <__printf_chk@plt+0x11ac4>
   230e0:	ldr	r3, [r3]
   230e4:	cmp	r3, r5
   230e8:	beq	2313c <__printf_chk@plt+0x11a7c>
   230ec:	mov	r2, #0
   230f0:	mov	r1, r5
   230f4:	ldr	r0, [pc, #140]	; 23188 <__printf_chk@plt+0x11ac8>
   230f8:	bl	13364 <__printf_chk@plt+0x1ca4>
   230fc:	subs	r6, r0, #0
   23100:	beq	23144 <__printf_chk@plt+0x11a84>
   23104:	ldr	r2, [sp, #28]
   23108:	ldr	r3, [r4]
   2310c:	mov	r0, r6
   23110:	cmp	r2, r3
   23114:	bne	2317c <__printf_chk@plt+0x11abc>
   23118:	add	sp, sp, #32
   2311c:	pop	{r4, r5, r6, pc}
   23120:	ldr	r1, [pc, #100]	; 2318c <__printf_chk@plt+0x11acc>
   23124:	mov	r0, #1216	; 0x4c0
   23128:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2312c:	ldr	r3, [pc, #80]	; 23184 <__printf_chk@plt+0x11ac4>
   23130:	ldr	r3, [r3]
   23134:	cmp	r3, r5
   23138:	bne	230ec <__printf_chk@plt+0x11a2c>
   2313c:	ldr	r6, [pc, #76]	; 23190 <__printf_chk@plt+0x11ad0>
   23140:	b	23104 <__printf_chk@plt+0x11a44>
   23144:	mov	r1, r5
   23148:	add	r0, sp, #8
   2314c:	bl	4c730 <__printf_chk@plt+0x3b070>
   23150:	ldr	r3, [pc, #60]	; 23194 <__printf_chk@plt+0x11ad4>
   23154:	ldr	r3, [r3, #4]
   23158:	tst	r3, #524288	; 0x80000
   2315c:	beq	23104 <__printf_chk@plt+0x11a44>
   23160:	ldr	r3, [pc, #48]	; 23198 <__printf_chk@plt+0x11ad8>
   23164:	add	r2, sp, #8
   23168:	str	r3, [sp]
   2316c:	ldr	r1, [pc, #40]	; 2319c <__printf_chk@plt+0x11adc>
   23170:	mov	r0, r6
   23174:	bl	22bc0 <__printf_chk@plt+0x11500>
   23178:	b	23104 <__printf_chk@plt+0x11a44>
   2317c:	bl	1148c <__stack_chk_fail@plt>
   23180:	andeq	ip, r7, r0, lsl sp
   23184:	andeq	r6, r8, r8, lsr #25
   23188:	andeq	r2, r8, r0, lsl #26
   2318c:	muleq	r5, r8, fp
   23190:	andeq	r5, r8, r8, ror ip
   23194:	andeq	sp, r7, r0, lsl r0
   23198:	andeq	r6, r8, r0, lsr #15
   2319c:	andeq	r7, r5, ip, asr ip
   231a0:	push	{r4, r5, r6, r7, lr}
   231a4:	subs	r4, r0, #0
   231a8:	sub	sp, sp, #12
   231ac:	beq	231ec <__printf_chk@plt+0x11b2c>
   231b0:	ldr	r5, [pc, #220]	; 23294 <__printf_chk@plt+0x11bd4>
   231b4:	ldr	r6, [pc, #220]	; 23298 <__printf_chk@plt+0x11bd8>
   231b8:	ldr	r3, [r5, #36]	; 0x24
   231bc:	ldr	r2, [r6, #8]
   231c0:	add	r3, r3, #1
   231c4:	cmp	r2, #0
   231c8:	cmpgt	r3, r2
   231cc:	str	r3, [r5, #36]	; 0x24
   231d0:	bgt	23278 <__printf_chk@plt+0x11bb8>
   231d4:	ldr	r2, [r4, #4]
   231d8:	ldr	r3, [r6]
   231dc:	cmp	r2, #0
   231e0:	str	r3, [r4, #20]
   231e4:	str	r4, [r6]
   231e8:	bne	231f4 <__printf_chk@plt+0x11b34>
   231ec:	add	sp, sp, #12
   231f0:	pop	{r4, r5, r6, r7, pc}
   231f4:	ldr	r7, [pc, #160]	; 2329c <__printf_chk@plt+0x11bdc>
   231f8:	ldr	r3, [r5]
   231fc:	ldr	r2, [r5, #4]
   23200:	add	r3, r3, #1
   23204:	str	r2, [r4, #8]
   23208:	ldr	r0, [r7]
   2320c:	mov	r1, #0
   23210:	str	r3, [r5]
   23214:	bl	19f50 <__printf_chk@plt+0x8890>
   23218:	ldr	r3, [r5, #32]
   2321c:	cmp	r3, #0
   23220:	str	r0, [r5, #4]
   23224:	beq	231ec <__printf_chk@plt+0x11b2c>
   23228:	ldr	r4, [pc, #112]	; 232a0 <__printf_chk@plt+0x11be0>
   2322c:	ldr	r0, [r7]
   23230:	bl	19e30 <__printf_chk@plt+0x8770>
   23234:	ldr	r0, [r4]
   23238:	bl	1163c <fflush@plt>
   2323c:	ldr	r3, [r5, #32]
   23240:	cmp	r3, #0
   23244:	beq	231ec <__printf_chk@plt+0x11b2c>
   23248:	ldr	r3, [r6]
   2324c:	ldr	r3, [r3, #4]
   23250:	cmp	r3, #0
   23254:	beq	231ec <__printf_chk@plt+0x11b2c>
   23258:	ldr	r2, [r5]
   2325c:	ldr	r1, [pc, #64]	; 232a4 <__printf_chk@plt+0x11be4>
   23260:	ldr	r0, [r4]
   23264:	bl	53714 <_ZdlPv@@Base+0x23b8>
   23268:	ldr	r0, [r4]
   2326c:	add	sp, sp, #12
   23270:	pop	{r4, r5, r6, r7, lr}
   23274:	b	1163c <fflush@plt>
   23278:	ldr	r3, [pc, #40]	; 232a8 <__printf_chk@plt+0x11be8>
   2327c:	ldr	r1, [pc, #40]	; 232ac <__printf_chk@plt+0x11bec>
   23280:	str	r3, [sp]
   23284:	mov	r2, r3
   23288:	mov	r0, #3
   2328c:	bl	22bc0 <__printf_chk@plt+0x11500>
   23290:	b	231d4 <__printf_chk@plt+0x11b14>
   23294:	andeq	r2, r8, r0, asr #25
   23298:	andeq	sp, r7, r0, lsl r0
   2329c:	strdeq	r2, [r8], -r8
   232a0:	andeq	r2, r8, r8, lsr #23
   232a4:			; <UNDEFINED> instruction: 0x00057bb8
   232a8:	andeq	r6, r8, r0, lsr #15
   232ac:	andeq	r7, r5, r4, ror ip
   232b0:	push	{r4, lr}
   232b4:	mov	r0, #24
   232b8:	bl	5130c <_Znwj@@Base>
   232bc:	ldr	r1, [pc, #20]	; 232d8 <__printf_chk@plt+0x11c18>
   232c0:	mov	r2, #0
   232c4:	pop	{r4, lr}
   232c8:	stm	r0, {r1, r2}
   232cc:	str	r2, [r0, #12]
   232d0:	str	r2, [r0, #16]
   232d4:	b	231a0 <__printf_chk@plt+0x11ae0>
   232d8:	andeq	r7, r5, r8, ror #2
   232dc:	push	{r4, lr}
   232e0:	mov	r0, #24
   232e4:	bl	5130c <_Znwj@@Base>
   232e8:	ldr	r1, [pc, #20]	; 23304 <__printf_chk@plt+0x11c44>
   232ec:	mov	r2, #0
   232f0:	pop	{r4, lr}
   232f4:	stm	r0, {r1, r2}
   232f8:	str	r2, [r0, #12]
   232fc:	str	r2, [r0, #16]
   23300:	b	231a0 <__printf_chk@plt+0x11ae0>
   23304:	andeq	r7, r5, r4, asr #3
   23308:	push	{r4, lr}
   2330c:	sub	sp, sp, #32
   23310:	ldr	r4, [pc, #92]	; 23374 <__printf_chk@plt+0x11cb4>
   23314:	mov	r1, r0
   23318:	add	r0, sp, #8
   2331c:	ldr	r3, [r4]
   23320:	str	r3, [sp, #28]
   23324:	bl	4c75c <__printf_chk@plt+0x3b09c>
   23328:	ldr	r3, [pc, #72]	; 23378 <__printf_chk@plt+0x11cb8>
   2332c:	ldr	r3, [r3, #4]
   23330:	tst	r3, #128	; 0x80
   23334:	bne	23354 <__printf_chk@plt+0x11c94>
   23338:	ldr	r2, [sp, #28]
   2333c:	ldr	r3, [r4]
   23340:	mov	r0, #0
   23344:	cmp	r2, r3
   23348:	bne	23370 <__printf_chk@plt+0x11cb0>
   2334c:	add	sp, sp, #32
   23350:	pop	{r4, pc}
   23354:	ldr	r3, [pc, #32]	; 2337c <__printf_chk@plt+0x11cbc>
   23358:	add	r2, sp, #8
   2335c:	str	r3, [sp]
   23360:	ldr	r1, [pc, #24]	; 23380 <__printf_chk@plt+0x11cc0>
   23364:	mov	r0, #0
   23368:	bl	22bc0 <__printf_chk@plt+0x11500>
   2336c:	b	23338 <__printf_chk@plt+0x11c78>
   23370:	bl	1148c <__stack_chk_fail@plt>
   23374:	andeq	ip, r7, r0, lsl sp
   23378:	andeq	sp, r7, r0, lsl r0
   2337c:	andeq	r6, r8, r0, lsr #15
   23380:	andeq	r7, r5, r8, lsr #25
   23384:	ldr	r3, [pc, #188]	; 23448 <__printf_chk@plt+0x11d88>
   23388:	push	{r4, r5, r6, lr}
   2338c:	mov	r6, r1
   23390:	ldr	r3, [r3, #96]	; 0x60
   23394:	sub	sp, sp, #8
   23398:	cmp	r3, #0
   2339c:	mov	r5, r0
   233a0:	beq	23400 <__printf_chk@plt+0x11d40>
   233a4:	bl	115a0 <strlen@plt>
   233a8:	add	r0, r0, #20
   233ac:	bl	113d8 <_Znaj@plt>
   233b0:	ldr	ip, [pc, #148]	; 2344c <__printf_chk@plt+0x11d8c>
   233b4:	mov	r4, r0
   233b8:	ldm	ip!, {r0, r1, r2, r3}
   233bc:	str	r0, [r4]
   233c0:	ldr	r0, [ip]
   233c4:	str	r1, [r4, #4]
   233c8:	str	r0, [r4, #16]
   233cc:	mov	r1, r5
   233d0:	mov	r0, r4
   233d4:	str	r3, [r4, #12]
   233d8:	str	r2, [r4, #8]
   233dc:	bl	1145c <strcat@plt>
   233e0:	ldr	r3, [pc, #104]	; 23450 <__printf_chk@plt+0x11d90>
   233e4:	ldr	r3, [r3, #4]
   233e8:	tst	r3, #262144	; 0x40000
   233ec:	bne	23420 <__printf_chk@plt+0x11d60>
   233f0:	mov	r0, r4
   233f4:	add	sp, sp, #8
   233f8:	pop	{r4, r5, r6, lr}
   233fc:	b	114f8 <_ZdaPv@plt>
   23400:	ldr	r3, [pc, #76]	; 23454 <__printf_chk@plt+0x11d94>
   23404:	mov	r2, r1
   23408:	str	r3, [sp]
   2340c:	mov	r1, r0
   23410:	mov	r0, #2
   23414:	bl	22bc0 <__printf_chk@plt+0x11500>
   23418:	add	sp, sp, #8
   2341c:	pop	{r4, r5, r6, pc}
   23420:	ldr	r3, [pc, #44]	; 23454 <__printf_chk@plt+0x11d94>
   23424:	mov	r2, r6
   23428:	str	r3, [sp]
   2342c:	mov	r1, r4
   23430:	mov	r0, #0
   23434:	bl	22bc0 <__printf_chk@plt+0x11500>
   23438:	mov	r0, r4
   2343c:	add	sp, sp, #8
   23440:	pop	{r4, r5, r6, lr}
   23444:	b	114f8 <_ZdaPv@plt>
   23448:	andeq	r2, r8, r0, asr #25
   2344c:	andeq	r7, r5, r8, ror #25
   23450:	andeq	sp, r7, r0, lsl r0
   23454:	andeq	r6, r8, r0, lsr #15
   23458:	ldr	r3, [pc, #44]	; 2348c <__printf_chk@plt+0x11dcc>
   2345c:	push	{r4, lr}
   23460:	ldr	r4, [r3]
   23464:	cmp	r4, #0
   23468:	popeq	{r4, pc}
   2346c:	ldr	r3, [r4]
   23470:	mov	r0, r4
   23474:	ldr	r3, [r3, #48]	; 0x30
   23478:	blx	r3
   2347c:	ldr	r4, [r4, #20]
   23480:	cmp	r4, #0
   23484:	bne	2346c <__printf_chk@plt+0x11dac>
   23488:	pop	{r4, pc}
   2348c:	andeq	sp, r7, r0, lsl r0
   23490:	ldr	r3, [pc, #84]	; 234ec <__printf_chk@plt+0x11e2c>
   23494:	push	{r4, r5, r6, lr}
   23498:	ldr	r4, [r3]
   2349c:	cmp	r4, #0
   234a0:	beq	234e4 <__printf_chk@plt+0x11e24>
   234a4:	mov	r6, r0
   234a8:	mov	r5, r1
   234ac:	b	234bc <__printf_chk@plt+0x11dfc>
   234b0:	ldr	r4, [r4, #20]
   234b4:	cmp	r4, #0
   234b8:	beq	234e4 <__printf_chk@plt+0x11e24>
   234bc:	ldr	r3, [r4]
   234c0:	mov	r2, r5
   234c4:	mov	r1, r6
   234c8:	ldr	r3, [r3, #52]	; 0x34
   234cc:	mov	r0, r4
   234d0:	blx	r3
   234d4:	cmp	r0, #0
   234d8:	beq	234b0 <__printf_chk@plt+0x11df0>
   234dc:	mov	r0, #1
   234e0:	pop	{r4, r5, r6, pc}
   234e4:	mov	r0, #0
   234e8:	pop	{r4, r5, r6, pc}
   234ec:	andeq	sp, r7, r0, lsl r0
   234f0:	push	{r4, r5, r6, r7, r8, lr}
   234f4:	mov	r6, r0
   234f8:	ldr	r8, [pc, #200]	; 235c8 <__printf_chk@plt+0x11f08>
   234fc:	ldr	r5, [pc, #200]	; 235cc <__printf_chk@plt+0x11f0c>
   23500:	sub	sp, sp, #8
   23504:	ldr	r0, [r8]
   23508:	mov	r7, r1
   2350c:	cmp	r0, r5
   23510:	mov	r4, r8
   23514:	bne	23530 <__printf_chk@plt+0x11e70>
   23518:	b	23554 <__printf_chk@plt+0x11e94>
   2351c:	ldr	r3, [r4]
   23520:	add	r4, r3, #20
   23524:	ldr	r0, [r3, #20]
   23528:	cmp	r0, r5
   2352c:	beq	23554 <__printf_chk@plt+0x11e94>
   23530:	ldr	r3, [r0]
   23534:	mov	r2, r7
   23538:	mov	r1, r6
   2353c:	ldr	r3, [r3, #56]	; 0x38
   23540:	blx	r3
   23544:	cmp	r0, #0
   23548:	beq	2351c <__printf_chk@plt+0x11e5c>
   2354c:	add	sp, sp, #8
   23550:	pop	{r4, r5, r6, r7, r8, pc}
   23554:	ldr	r2, [pc, #116]	; 235d0 <__printf_chk@plt+0x11f10>
   23558:	ldr	r1, [r8, #8]
   2355c:	ldr	r3, [r2, #36]	; 0x24
   23560:	add	r3, r3, #1
   23564:	cmp	r1, #0
   23568:	cmpgt	r3, r1
   2356c:	str	r3, [r2, #36]	; 0x24
   23570:	bgt	235a0 <__printf_chk@plt+0x11ee0>
   23574:	mov	r0, #560	; 0x230
   23578:	bl	5130c <_Znwj@@Base>
   2357c:	mov	r2, r7
   23580:	mov	r1, r6
   23584:	mov	r3, #0
   23588:	mov	r8, r0
   2358c:	bl	2235c <__printf_chk@plt+0x10c9c>
   23590:	str	r8, [r4]
   23594:	str	r5, [r8, #20]
   23598:	add	sp, sp, #8
   2359c:	pop	{r4, r5, r6, r7, r8, pc}
   235a0:	ldr	r3, [pc, #44]	; 235d4 <__printf_chk@plt+0x11f14>
   235a4:	ldr	r1, [pc, #44]	; 235d8 <__printf_chk@plt+0x11f18>
   235a8:	str	r3, [sp]
   235ac:	mov	r2, r3
   235b0:	mov	r0, #3
   235b4:	bl	22bc0 <__printf_chk@plt+0x11500>
   235b8:	b	23574 <__printf_chk@plt+0x11eb4>
   235bc:	mov	r0, r8
   235c0:	bl	5135c <_ZdlPv@@Base>
   235c4:	bl	11498 <__cxa_end_cleanup@plt>
   235c8:	andeq	sp, r7, r0, lsl r0
   235cc:	andeq	r2, r8, r8, asr #25
   235d0:	andeq	r2, r8, r0, asr #25
   235d4:	andeq	r6, r8, r0, lsr #15
   235d8:	strdeq	r7, [r5], -ip
   235dc:	push	{r4, r5, r6, lr}
   235e0:	ldr	r4, [pc, #124]	; 23664 <__printf_chk@plt+0x11fa4>
   235e4:	ldr	r5, [pc, #124]	; 23668 <__printf_chk@plt+0x11fa8>
   235e8:	ldr	r0, [r4]
   235ec:	cmp	r0, r5
   235f0:	bne	2360c <__printf_chk@plt+0x11f4c>
   235f4:	pop	{r4, r5, r6, pc}
   235f8:	ldr	r3, [r4]
   235fc:	add	r4, r3, #20
   23600:	ldr	r0, [r3, #20]
   23604:	cmp	r0, r5
   23608:	popeq	{r4, r5, r6, pc}
   2360c:	ldr	r3, [r0]
   23610:	ldr	r3, [r3, #68]	; 0x44
   23614:	blx	r3
   23618:	cmp	r0, #0
   2361c:	beq	235f8 <__printf_chk@plt+0x11f38>
   23620:	ldr	r5, [r4]
   23624:	mov	r0, r5
   23628:	bl	224dc <__printf_chk@plt+0x10e1c>
   2362c:	ldr	r3, [r4]
   23630:	cmp	r5, #0
   23634:	ldr	r3, [r3, #20]
   23638:	str	r3, [r4]
   2363c:	beq	23650 <__printf_chk@plt+0x11f90>
   23640:	ldr	r3, [r5]
   23644:	mov	r0, r5
   23648:	ldr	r3, [r3, #4]
   2364c:	blx	r3
   23650:	ldr	r2, [pc, #20]	; 2366c <__printf_chk@plt+0x11fac>
   23654:	ldr	r3, [r2, #36]	; 0x24
   23658:	sub	r3, r3, #1
   2365c:	str	r3, [r2, #36]	; 0x24
   23660:	pop	{r4, r5, r6, pc}
   23664:	andeq	sp, r7, r0, lsl r0
   23668:	andeq	r2, r8, r8, asr #25
   2366c:	andeq	r2, r8, r0, asr #25
   23670:	push	{r4, r5, r6, r7, r8, lr}
   23674:	mov	r5, #0
   23678:	ldr	r6, [pc, #140]	; 2370c <__printf_chk@plt+0x1204c>
   2367c:	ldr	r8, [pc, #140]	; 23710 <__printf_chk@plt+0x12050>
   23680:	ldr	r3, [r6]
   23684:	sub	r7, r8, #8
   23688:	cmp	r3, r8
   2368c:	mov	r0, r3
   23690:	beq	236f4 <__printf_chk@plt+0x12034>
   23694:	ldr	r3, [r3]
   23698:	ldr	r3, [r3, #64]	; 0x40
   2369c:	blx	r3
   236a0:	ldr	r4, [r6]
   236a4:	cmp	r0, #0
   236a8:	mov	r0, r4
   236ac:	addne	r5, r5, #1
   236b0:	bl	224dc <__printf_chk@plt+0x10e1c>
   236b4:	ldr	r3, [r6]
   236b8:	ldr	r2, [r7, #36]	; 0x24
   236bc:	cmp	r4, #0
   236c0:	ldr	r3, [r3, #20]
   236c4:	sub	r2, r2, #1
   236c8:	mov	r0, r4
   236cc:	str	r3, [r6]
   236d0:	str	r2, [r7, #36]	; 0x24
   236d4:	beq	23688 <__printf_chk@plt+0x11fc8>
   236d8:	ldr	r3, [r4]
   236dc:	ldr	r3, [r3, #4]
   236e0:	blx	r3
   236e4:	ldr	r3, [r6]
   236e8:	cmp	r3, r8
   236ec:	mov	r0, r3
   236f0:	bne	23694 <__printf_chk@plt+0x11fd4>
   236f4:	cmp	r5, #0
   236f8:	popeq	{r4, r5, r6, r7, r8, pc}
   236fc:	bl	232dc <__printf_chk@plt+0x11c1c>
   23700:	subs	r5, r5, #1
   23704:	bne	236fc <__printf_chk@plt+0x1203c>
   23708:	pop	{r4, r5, r6, r7, r8, pc}
   2370c:	andeq	sp, r7, r0, lsl r0
   23710:	andeq	r2, r8, r8, asr #25
   23714:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23718:	mov	r6, #0
   2371c:	ldr	r8, [pc, #164]	; 237c8 <__printf_chk@plt+0x12108>
   23720:	ldr	r4, [pc, #164]	; 237cc <__printf_chk@plt+0x1210c>
   23724:	sub	r7, r8, #8
   23728:	b	2379c <__printf_chk@plt+0x120dc>
   2372c:	ldr	r3, [r3]
   23730:	ldr	r3, [r3, #64]	; 0x40
   23734:	blx	r3
   23738:	ldr	r3, [r4]
   2373c:	cmp	r0, #0
   23740:	mov	r0, r3
   23744:	ldr	r3, [r3]
   23748:	addne	r6, r6, #1
   2374c:	ldr	r3, [r3, #72]	; 0x48
   23750:	blx	r3
   23754:	ldr	r5, [r4]
   23758:	mov	r9, r0
   2375c:	mov	r0, r5
   23760:	bl	224dc <__printf_chk@plt+0x10e1c>
   23764:	ldr	r2, [r4]
   23768:	ldr	r3, [r7, #36]	; 0x24
   2376c:	cmp	r5, #0
   23770:	ldr	r2, [r2, #20]
   23774:	sub	r3, r3, #1
   23778:	mov	r0, r5
   2377c:	str	r2, [r4]
   23780:	str	r3, [r7, #36]	; 0x24
   23784:	beq	23794 <__printf_chk@plt+0x120d4>
   23788:	ldr	r3, [r5]
   2378c:	ldr	r3, [r3, #4]
   23790:	blx	r3
   23794:	cmp	r9, #0
   23798:	bne	237b0 <__printf_chk@plt+0x120f0>
   2379c:	ldr	r3, [r4]
   237a0:	mov	r0, r3
   237a4:	ldr	r2, [r3, #20]
   237a8:	cmp	r2, r8
   237ac:	bne	2372c <__printf_chk@plt+0x1206c>
   237b0:	cmp	r6, #0
   237b4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   237b8:	bl	232dc <__printf_chk@plt+0x11c1c>
   237bc:	subs	r6, r6, #1
   237c0:	bne	237b8 <__printf_chk@plt+0x120f8>
   237c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   237c8:	andeq	r2, r8, r8, asr #25
   237cc:	andeq	sp, r7, r0, lsl r0
   237d0:	ldr	r2, [pc, #84]	; 2382c <__printf_chk@plt+0x1216c>
   237d4:	mov	r3, #0
   237d8:	cmp	r1, #0
   237dc:	push	{r4, lr}
   237e0:	mov	r4, r0
   237e4:	strb	r1, [r0, #28]
   237e8:	strd	r2, [r0]
   237ec:	str	r3, [r0, #8]
   237f0:	str	r3, [r0, #12]
   237f4:	str	r3, [r0, #16]
   237f8:	str	r3, [r0, #20]
   237fc:	str	r3, [r0, #24]
   23800:	beq	2380c <__printf_chk@plt+0x1214c>
   23804:	mov	r0, r4
   23808:	pop	{r4, pc}
   2380c:	ldr	r1, [pc, #28]	; 23830 <__printf_chk@plt+0x12170>
   23810:	ldr	r0, [pc, #28]	; 23834 <__printf_chk@plt+0x12174>
   23814:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   23818:	mov	r0, r4
   2381c:	pop	{r4, pc}
   23820:	mov	r0, r4
   23824:	bl	36fe0 <__printf_chk@plt+0x25920>
   23828:	bl	11498 <__cxa_end_cleanup@plt>
   2382c:	andeq	r7, r5, ip, ror r6
   23830:	muleq	r5, r8, fp
   23834:	andeq	r0, r0, r8, lsr #9
   23838:	push	{r4, r5, r6, lr}
   2383c:	mov	r5, r0
   23840:	mov	r0, #32
   23844:	bl	5130c <_Znwj@@Base>
   23848:	ldrb	r1, [r5, #28]
   2384c:	mov	r4, r0
   23850:	bl	237d0 <__printf_chk@plt+0x12110>
   23854:	mov	r0, r4
   23858:	pop	{r4, r5, r6, pc}
   2385c:	mov	r0, r4
   23860:	bl	5135c <_ZdlPv@@Base>
   23864:	bl	11498 <__cxa_end_cleanup@plt>
   23868:	push	{r4, r5, r6, lr}
   2386c:	subs	r4, r0, #0
   23870:	popeq	{r4, r5, r6, pc}
   23874:	ldrb	r3, [r4]
   23878:	cmp	r3, #0
   2387c:	beq	238a0 <__printf_chk@plt+0x121e0>
   23880:	bl	230c0 <__printf_chk@plt+0x11a00>
   23884:	subs	r5, r0, #0
   23888:	beq	238c0 <__printf_chk@plt+0x12200>
   2388c:	ldr	r3, [pc, #84]	; 238e8 <__printf_chk@plt+0x12228>
   23890:	mov	r1, r5
   23894:	pop	{r4, r5, r6, lr}
   23898:	ldr	r0, [r3]
   2389c:	b	192f4 <__printf_chk@plt+0x7c34>
   238a0:	ldr	r3, [pc, #64]	; 238e8 <__printf_chk@plt+0x12228>
   238a4:	ldr	r4, [r3]
   238a8:	mov	r0, r4
   238ac:	bl	192d4 <__printf_chk@plt+0x7c14>
   238b0:	mov	r1, r0
   238b4:	mov	r0, r4
   238b8:	pop	{r4, r5, r6, lr}
   238bc:	b	192f4 <__printf_chk@plt+0x7c34>
   238c0:	mov	r0, #28
   238c4:	bl	5130c <_Znwj@@Base>
   238c8:	mov	r1, r4
   238cc:	mov	r3, r0
   238d0:	mov	r2, r0
   238d4:	str	r5, [r3]
   238d8:	str	r4, [r3, #24]
   238dc:	ldr	r0, [pc, #8]	; 238ec <__printf_chk@plt+0x1222c>
   238e0:	pop	{r4, r5, r6, lr}
   238e4:	b	13364 <__printf_chk@plt+0x1ca4>
   238e8:	strdeq	r2, [r8], -r8
   238ec:	andeq	r2, r8, r0, lsl #26
   238f0:	push	{r4, r5, r6, lr}
   238f4:	subs	r4, r0, #0
   238f8:	popeq	{r4, r5, r6, pc}
   238fc:	ldrb	r3, [r4]
   23900:	cmp	r3, #0
   23904:	beq	23928 <__printf_chk@plt+0x12268>
   23908:	bl	230c0 <__printf_chk@plt+0x11a00>
   2390c:	subs	r5, r0, #0
   23910:	beq	23948 <__printf_chk@plt+0x12288>
   23914:	ldr	r3, [pc, #84]	; 23970 <__printf_chk@plt+0x122b0>
   23918:	mov	r1, r5
   2391c:	pop	{r4, r5, r6, lr}
   23920:	ldr	r0, [r3]
   23924:	b	19318 <__printf_chk@plt+0x7c58>
   23928:	ldr	r3, [pc, #64]	; 23970 <__printf_chk@plt+0x122b0>
   2392c:	ldr	r4, [r3]
   23930:	mov	r0, r4
   23934:	bl	192e4 <__printf_chk@plt+0x7c24>
   23938:	mov	r1, r0
   2393c:	mov	r0, r4
   23940:	pop	{r4, r5, r6, lr}
   23944:	b	19318 <__printf_chk@plt+0x7c58>
   23948:	mov	r0, #28
   2394c:	bl	5130c <_Znwj@@Base>
   23950:	mov	r1, r4
   23954:	mov	r3, r0
   23958:	mov	r2, r0
   2395c:	str	r5, [r3]
   23960:	str	r4, [r3, #24]
   23964:	ldr	r0, [pc, #8]	; 23974 <__printf_chk@plt+0x122b4>
   23968:	pop	{r4, r5, r6, lr}
   2396c:	b	13364 <__printf_chk@plt+0x1ca4>
   23970:	strdeq	r2, [r8], -r8
   23974:	andeq	r2, r8, r0, lsl #26
   23978:	push	{r4, lr}
   2397c:	mov	r4, r0
   23980:	ldr	r2, [r1]
   23984:	ldr	r0, [pc, #104]	; 239f4 <__printf_chk@plt+0x12334>
   23988:	mov	r3, #0
   2398c:	str	r0, [r4]
   23990:	str	r2, [r4, #28]
   23994:	str	r3, [r4, #20]
   23998:	str	r3, [r4, #24]
   2399c:	str	r3, [r4, #4]
   239a0:	str	r3, [r4, #8]
   239a4:	str	r3, [r4, #12]
   239a8:	str	r3, [r4, #16]
   239ac:	ldrb	r3, [r1, #8]
   239b0:	strb	r3, [r4, #36]	; 0x24
   239b4:	ldr	r0, [r1, #4]
   239b8:	ldrd	r2, [r1, #16]
   239bc:	ldr	ip, [r1, #12]
   239c0:	cmp	r0, #0
   239c4:	str	ip, [r4, #40]	; 0x28
   239c8:	strd	r2, [r4, #44]	; 0x2c
   239cc:	beq	239dc <__printf_chk@plt+0x1231c>
   239d0:	ldr	r3, [r0]
   239d4:	ldr	r3, [r3, #8]
   239d8:	blx	r3
   239dc:	str	r0, [r4, #32]
   239e0:	mov	r0, r4
   239e4:	pop	{r4, pc}
   239e8:	mov	r0, r4
   239ec:	bl	36fe0 <__printf_chk@plt+0x25920>
   239f0:	bl	11498 <__cxa_end_cleanup@plt>
   239f4:	andeq	r7, r5, r4, lsr #8
   239f8:	push	{r4, r5, r6, lr}
   239fc:	mov	r5, r0
   23a00:	mov	r0, #52	; 0x34
   23a04:	bl	5130c <_Znwj@@Base>
   23a08:	add	r1, r5, #28
   23a0c:	mov	r4, r0
   23a10:	bl	23978 <__printf_chk@plt+0x122b8>
   23a14:	mov	r0, r4
   23a18:	pop	{r4, r5, r6, pc}
   23a1c:	mov	r0, r4
   23a20:	bl	5135c <_ZdlPv@@Base>
   23a24:	bl	11498 <__cxa_end_cleanup@plt>
   23a28:	mov	r2, #0
   23a2c:	mov	r1, #4
   23a30:	str	r1, [r0, #20]
   23a34:	str	r2, [r0]
   23a38:	str	r2, [r0, #4]
   23a3c:	bx	lr
   23a40:	ldr	r3, [r1]
   23a44:	push	{r4, lr}
   23a48:	mov	r4, r0
   23a4c:	str	r3, [r0]
   23a50:	ldrb	r3, [r1, #8]
   23a54:	strb	r3, [r0, #8]
   23a58:	ldr	r0, [r1, #4]
   23a5c:	ldrd	r2, [r1, #16]
   23a60:	ldr	ip, [r1, #12]
   23a64:	cmp	r0, #0
   23a68:	str	ip, [r4, #12]
   23a6c:	strd	r2, [r4, #16]
   23a70:	beq	23a80 <__printf_chk@plt+0x123c0>
   23a74:	ldr	r3, [r0]
   23a78:	ldr	r3, [r3, #8]
   23a7c:	blx	r3
   23a80:	str	r0, [r4, #4]
   23a84:	mov	r0, r4
   23a88:	pop	{r4, pc}
   23a8c:	push	{r4, r5, r6, lr}
   23a90:	mov	r4, r0
   23a94:	ldr	r0, [r0, #4]
   23a98:	mov	r5, r1
   23a9c:	cmp	r0, #0
   23aa0:	beq	23ab0 <__printf_chk@plt+0x123f0>
   23aa4:	ldr	r3, [r0]
   23aa8:	ldr	r3, [r3, #4]
   23aac:	blx	r3
   23ab0:	ldr	r0, [r5, #4]
   23ab4:	ldr	r3, [r5]
   23ab8:	cmp	r0, #0
   23abc:	str	r3, [r4]
   23ac0:	beq	23ad0 <__printf_chk@plt+0x12410>
   23ac4:	ldr	r3, [r0]
   23ac8:	ldr	r3, [r3, #8]
   23acc:	blx	r3
   23ad0:	str	r0, [r4, #4]
   23ad4:	ldrb	r3, [r5, #8]
   23ad8:	add	r1, r5, #12
   23adc:	strb	r3, [r4, #8]
   23ae0:	ldm	r1, {r1, r2, r3}
   23ae4:	str	r1, [r4, #12]
   23ae8:	strd	r2, [r4, #16]
   23aec:	pop	{r4, r5, r6, pc}
   23af0:	mov	r3, #19
   23af4:	str	r3, [r0, #20]
   23af8:	bx	lr
   23afc:	mov	r3, #13
   23b00:	str	r3, [r0, #20]
   23b04:	bx	lr
   23b08:	ldr	r3, [r0, #20]
   23b0c:	ldr	r2, [r1, #20]
   23b10:	cmp	r3, r2
   23b14:	bne	23b38 <__printf_chk@plt+0x12478>
   23b18:	cmp	r3, #15
   23b1c:	beq	23b40 <__printf_chk@plt+0x12480>
   23b20:	cmp	r3, #20
   23b24:	beq	23b70 <__printf_chk@plt+0x124b0>
   23b28:	cmp	r3, #2
   23b2c:	beq	23b58 <__printf_chk@plt+0x12498>
   23b30:	mov	r0, #1
   23b34:	bx	lr
   23b38:	mov	r0, #0
   23b3c:	bx	lr
   23b40:	ldr	r0, [r0, #12]
   23b44:	ldr	r3, [r1, #12]
   23b48:	sub	r0, r0, r3
   23b4c:	clz	r0, r0
   23b50:	lsr	r0, r0, #5
   23b54:	bx	lr
   23b58:	ldrb	r0, [r0, #8]
   23b5c:	ldrb	r3, [r1, #8]
   23b60:	sub	r0, r0, r3
   23b64:	clz	r0, r0
   23b68:	lsr	r0, r0, #5
   23b6c:	bx	lr
   23b70:	ldr	r3, [r1]
   23b74:	ldr	r0, [r0]
   23b78:	sub	r0, r3, r0
   23b7c:	clz	r0, r0
   23b80:	lsr	r0, r0, #5
   23b84:	bx	lr
   23b88:	ldr	r3, [r0, #20]
   23b8c:	ldr	r2, [r1, #20]
   23b90:	cmp	r3, r2
   23b94:	bne	23bb8 <__printf_chk@plt+0x124f8>
   23b98:	cmp	r3, #15
   23b9c:	beq	23bc0 <__printf_chk@plt+0x12500>
   23ba0:	cmp	r3, #20
   23ba4:	beq	23be8 <__printf_chk@plt+0x12528>
   23ba8:	cmp	r3, #2
   23bac:	beq	23bd4 <__printf_chk@plt+0x12514>
   23bb0:	mov	r0, #0
   23bb4:	bx	lr
   23bb8:	mov	r0, #1
   23bbc:	bx	lr
   23bc0:	ldr	r0, [r0, #12]
   23bc4:	ldr	r3, [r1, #12]
   23bc8:	subs	r0, r0, r3
   23bcc:	movne	r0, #1
   23bd0:	bx	lr
   23bd4:	ldrb	r0, [r0, #8]
   23bd8:	ldrb	r3, [r1, #8]
   23bdc:	subs	r0, r0, r3
   23be0:	movne	r0, #1
   23be4:	bx	lr
   23be8:	ldr	r0, [r0]
   23bec:	ldr	r3, [r1]
   23bf0:	subs	r0, r0, r3
   23bf4:	movne	r0, #1
   23bf8:	bx	lr
   23bfc:	ldr	r3, [r0, #20]
   23c00:	cmp	r3, #29
   23c04:	ldrls	pc, [pc, r3, lsl #2]
   23c08:	b	23d64 <__printf_chk@plt+0x126a4>
   23c0c:	andeq	r3, r2, r4, lsl #25
   23c10:	andeq	r3, r2, r4, ror #26
   23c14:	andeq	r3, r2, ip, lsr sp
   23c18:	andeq	r3, r2, ip, asr sp
   23c1c:	andeq	r3, r2, r4, ror #26
   23c20:	andeq	r3, r2, r4, ror #26
   23c24:	andeq	r3, r2, r4, lsr sp
   23c28:	andeq	r3, r2, ip, lsr #26
   23c2c:	andeq	r3, r2, r4, lsr #26
   23c30:	andeq	r3, r2, ip, lsl sp
   23c34:	andeq	r3, r2, r4, lsl sp
   23c38:	andeq	r3, r2, ip, lsl #26
   23c3c:	andeq	r3, r2, r4, lsl #26
   23c40:	strdeq	r3, [r2], -ip
   23c44:	strdeq	r3, [r2], -r4
   23c48:	andeq	r3, r2, ip, ror #25
   23c4c:	andeq	r3, r2, r4, ror #26
   23c50:	andeq	r3, r2, r4, ror #26
   23c54:	andeq	r3, r2, r4, ror #25
   23c58:	ldrdeq	r3, [r2], -ip
   23c5c:	ldrdeq	r3, [r2], -r4
   23c60:	andeq	r3, r2, ip, asr #25
   23c64:	andeq	r3, r2, r4, asr #25
   23c68:			; <UNDEFINED> instruction: 0x00023cbc
   23c6c:			; <UNDEFINED> instruction: 0x00023cb4
   23c70:	andeq	r3, r2, ip, lsr #25
   23c74:	andeq	r3, r2, r4, lsr #25
   23c78:	muleq	r2, ip, ip
   23c7c:	muleq	r2, r4, ip
   23c80:	andeq	r3, r2, ip, lsl #25
   23c84:	ldr	r0, [pc, #224]	; 23d6c <__printf_chk@plt+0x126ac>
   23c88:	bx	lr
   23c8c:	ldr	r0, [pc, #220]	; 23d70 <__printf_chk@plt+0x126b0>
   23c90:	bx	lr
   23c94:	ldr	r0, [pc, #216]	; 23d74 <__printf_chk@plt+0x126b4>
   23c98:	bx	lr
   23c9c:	ldr	r0, [pc, #212]	; 23d78 <__printf_chk@plt+0x126b8>
   23ca0:	bx	lr
   23ca4:	ldr	r0, [pc, #208]	; 23d7c <__printf_chk@plt+0x126bc>
   23ca8:	bx	lr
   23cac:	ldr	r0, [pc, #204]	; 23d80 <__printf_chk@plt+0x126c0>
   23cb0:	bx	lr
   23cb4:	ldr	r0, [pc, #200]	; 23d84 <__printf_chk@plt+0x126c4>
   23cb8:	bx	lr
   23cbc:	ldr	r0, [pc, #196]	; 23d88 <__printf_chk@plt+0x126c8>
   23cc0:	bx	lr
   23cc4:	ldr	r0, [pc, #192]	; 23d8c <__printf_chk@plt+0x126cc>
   23cc8:	bx	lr
   23ccc:	ldr	r0, [pc, #188]	; 23d90 <__printf_chk@plt+0x126d0>
   23cd0:	bx	lr
   23cd4:	ldr	r0, [pc, #184]	; 23d94 <__printf_chk@plt+0x126d4>
   23cd8:	bx	lr
   23cdc:	ldr	r0, [pc, #180]	; 23d98 <__printf_chk@plt+0x126d8>
   23ce0:	bx	lr
   23ce4:	ldr	r0, [pc, #176]	; 23d9c <__printf_chk@plt+0x126dc>
   23ce8:	bx	lr
   23cec:	ldr	r0, [pc, #172]	; 23da0 <__printf_chk@plt+0x126e0>
   23cf0:	bx	lr
   23cf4:	ldr	r0, [pc, #168]	; 23da4 <__printf_chk@plt+0x126e4>
   23cf8:	bx	lr
   23cfc:	ldr	r0, [pc, #164]	; 23da8 <__printf_chk@plt+0x126e8>
   23d00:	bx	lr
   23d04:	ldr	r0, [pc, #160]	; 23dac <__printf_chk@plt+0x126ec>
   23d08:	bx	lr
   23d0c:	ldr	r0, [pc, #156]	; 23db0 <__printf_chk@plt+0x126f0>
   23d10:	bx	lr
   23d14:	ldr	r0, [pc, #152]	; 23db4 <__printf_chk@plt+0x126f4>
   23d18:	bx	lr
   23d1c:	ldr	r0, [pc, #148]	; 23db8 <__printf_chk@plt+0x126f8>
   23d20:	bx	lr
   23d24:	ldr	r0, [pc, #144]	; 23dbc <__printf_chk@plt+0x126fc>
   23d28:	bx	lr
   23d2c:	ldr	r0, [pc, #140]	; 23dc0 <__printf_chk@plt+0x12700>
   23d30:	bx	lr
   23d34:	ldr	r0, [pc, #136]	; 23dc4 <__printf_chk@plt+0x12704>
   23d38:	bx	lr
   23d3c:	ldr	r3, [pc, #132]	; 23dc8 <__printf_chk@plt+0x12708>
   23d40:	ldrb	r1, [r0, #8]
   23d44:	mov	r2, #39	; 0x27
   23d48:	add	r0, r3, #100	; 0x64
   23d4c:	strb	r1, [r3, #101]	; 0x65
   23d50:	strb	r2, [r3, #100]	; 0x64
   23d54:	strh	r2, [r3, #102]	; 0x66
   23d58:	bx	lr
   23d5c:	ldr	r0, [pc, #104]	; 23dcc <__printf_chk@plt+0x1270c>
   23d60:	bx	lr
   23d64:	ldr	r0, [pc, #100]	; 23dd0 <__printf_chk@plt+0x12710>
   23d68:	bx	lr
   23d6c:	andeq	r7, r5, r8, lsr #26
   23d70:	andeq	r7, r5, ip, lsl #28
   23d74:	andeq	r7, r5, r4, lsl #28
   23d78:	strdeq	r7, [r5], -ip
   23d7c:	strdeq	r7, [r5], -r4
   23d80:	andeq	r7, r5, r4, ror #27
   23d84:	ldrdeq	r7, [r5], -r0
   23d88:	andeq	r7, r5, r8, asr #27
   23d8c:	andeq	r7, r5, r0, asr #27
   23d90:			; <UNDEFINED> instruction: 0x00057db8
   23d94:	andeq	r7, r5, r4, lsr #27
   23d98:	muleq	r5, ip, sp
   23d9c:	muleq	r5, r4, sp
   23da0:	andeq	r7, r5, ip, lsl #27
   23da4:	andeq	r7, r5, r4, lsl #27
   23da8:	andeq	r9, r5, r8, ror #14
   23dac:	andeq	r7, r5, ip, ror sp
   23db0:	andeq	r7, r5, r4, ror sp
   23db4:	andeq	r7, r5, r0, ror #26
   23db8:	andeq	r7, r5, r8, asr sp
   23dbc:	andeq	r7, r5, r0, asr sp
   23dc0:	andeq	r7, r5, r8, asr #26
   23dc4:	andeq	r7, r5, r0, asr #26
   23dc8:	andeq	r2, r8, r0, asr #25
   23dcc:	andeq	r7, r5, ip, lsl lr
   23dd0:	andeq	r7, r5, r8, lsl sp
   23dd4:	ldr	r0, [pc, #152]	; 23e74 <__printf_chk@plt+0x127b4>
   23dd8:	push	{r4, lr}
   23ddc:	sub	sp, sp, #32
   23de0:	ldr	r3, [r0, #124]	; 0x7c
   23de4:	ldr	r4, [pc, #140]	; 23e78 <__printf_chk@plt+0x127b8>
   23de8:	cmp	r3, #25
   23dec:	cmpne	r3, #11
   23df0:	movne	r2, #1
   23df4:	moveq	r2, #0
   23df8:	bic	ip, r3, #16
   23dfc:	cmp	ip, #13
   23e00:	moveq	r2, #0
   23e04:	andne	r2, r2, #1
   23e08:	sub	r3, r3, #18
   23e0c:	ldr	r1, [r4]
   23e10:	cmp	r3, #1
   23e14:	movls	r3, #0
   23e18:	andhi	r3, r2, #1
   23e1c:	cmp	r3, #0
   23e20:	str	r1, [sp, #28]
   23e24:	bne	23e40 <__printf_chk@plt+0x12780>
   23e28:	ldr	r2, [sp, #28]
   23e2c:	ldr	r3, [r4]
   23e30:	cmp	r2, r3
   23e34:	bne	23e70 <__printf_chk@plt+0x127b0>
   23e38:	add	sp, sp, #32
   23e3c:	pop	{r4, pc}
   23e40:	add	r0, r0, #104	; 0x68
   23e44:	bl	23bfc <__printf_chk@plt+0x1253c>
   23e48:	mov	r1, r0
   23e4c:	add	r0, sp, #8
   23e50:	bl	4c730 <__printf_chk@plt+0x3b070>
   23e54:	ldr	r3, [pc, #32]	; 23e7c <__printf_chk@plt+0x127bc>
   23e58:	add	r2, sp, #8
   23e5c:	str	r3, [sp]
   23e60:	ldr	r1, [pc, #24]	; 23e80 <__printf_chk@plt+0x127c0>
   23e64:	mov	r0, #2
   23e68:	bl	22bc0 <__printf_chk@plt+0x11500>
   23e6c:	b	23e28 <__printf_chk@plt+0x12768>
   23e70:	bl	1148c <__stack_chk_fail@plt>
   23e74:	andeq	r2, r8, r0, asr #25
   23e78:	andeq	ip, r7, r0, lsl sp
   23e7c:	andeq	r6, r8, r0, lsr #15
   23e80:	andeq	r7, r5, r4, lsr #28
   23e84:	push	{r4, lr}
   23e88:	sub	sp, sp, #32
   23e8c:	ldr	r4, [pc, #432]	; 24044 <__printf_chk@plt+0x12984>
   23e90:	ldr	r3, [r0, #20]
   23e94:	ldr	r2, [r4]
   23e98:	sub	r3, r3, #2
   23e9c:	str	r2, [sp, #28]
   23ea0:	cmp	r3, #23
   23ea4:	ldrls	pc, [pc, r3, lsl #2]
   23ea8:	b	23fe4 <__printf_chk@plt+0x12924>
   23eac:	andeq	r3, r2, r8, ror #30
   23eb0:	andeq	r3, r2, r4, ror #31
   23eb4:	andeq	r3, r2, r4, ror #31
   23eb8:	andeq	r3, r2, r4, ror #31
   23ebc:	andeq	r3, r2, r4, ror #31
   23ec0:	andeq	r3, r2, r4, ror #31
   23ec4:	andeq	r3, r2, r4, ror #31
   23ec8:	andeq	r3, r2, r4, ror #31
   23ecc:	andeq	r3, r2, r4, ror #31
   23ed0:	andeq	r3, r2, r4, ror #31
   23ed4:	andeq	r3, r2, r4, ror #31
   23ed8:	andeq	r3, r2, r0, lsr pc
   23edc:	andeq	r3, r2, ip, lsl #30
   23ee0:	andeq	r3, r2, r4, ror #31
   23ee4:	andeq	r3, r2, r4, ror #31
   23ee8:	andeq	r3, r2, r4, ror #31
   23eec:	andeq	r3, r2, r4, ror #31
   23ef0:	andeq	r3, r2, r0, lsr pc
   23ef4:	andeq	r3, r2, r4, ror #31
   23ef8:	andeq	r3, r2, r4, ror #31
   23efc:	andeq	r3, r2, r0, lsr pc
   23f00:	andeq	r3, r2, r0, lsr pc
   23f04:	andeq	r3, r2, r0, lsr pc
   23f08:	andeq	r3, r2, r0, lsr pc
   23f0c:	cmp	r1, #0
   23f10:	bne	24020 <__printf_chk@plt+0x12960>
   23f14:	mov	r0, r1
   23f18:	ldr	r2, [sp, #28]
   23f1c:	ldr	r3, [r4]
   23f20:	cmp	r2, r3
   23f24:	bne	24040 <__printf_chk@plt+0x12980>
   23f28:	add	sp, sp, #32
   23f2c:	pop	{r4, pc}
   23f30:	cmp	r1, #0
   23f34:	beq	23f14 <__printf_chk@plt+0x12854>
   23f38:	bl	23bfc <__printf_chk@plt+0x1253c>
   23f3c:	mov	r1, r0
   23f40:	add	r0, sp, #8
   23f44:	bl	4c730 <__printf_chk@plt+0x3b070>
   23f48:	ldr	r3, [pc, #248]	; 24048 <__printf_chk@plt+0x12988>
   23f4c:	mov	r0, #2
   23f50:	add	r2, sp, #8
   23f54:	str	r3, [sp]
   23f58:	ldr	r1, [pc, #236]	; 2404c <__printf_chk@plt+0x1298c>
   23f5c:	bl	22bc0 <__printf_chk@plt+0x11500>
   23f60:	mov	r0, #0
   23f64:	b	23f18 <__printf_chk@plt+0x12858>
   23f68:	ldrb	r2, [r0, #8]
   23f6c:	sub	r3, r2, #37	; 0x25
   23f70:	cmp	r3, #25
   23f74:	ldrls	pc, [pc, r3, lsl #2]
   23f78:	b	23fe4 <__printf_chk@plt+0x12924>
   23f7c:	andeq	r3, r2, ip, ror #31
   23f80:	andeq	r3, r2, ip, ror #31
   23f84:	andeq	r3, r2, r4, ror #31
   23f88:	andeq	r3, r2, ip, ror #31
   23f8c:	andeq	r3, r2, ip, ror #31
   23f90:	andeq	r3, r2, ip, ror #31
   23f94:	andeq	r3, r2, ip, ror #31
   23f98:	andeq	r3, r2, r4, ror #31
   23f9c:	andeq	r3, r2, ip, ror #31
   23fa0:	andeq	r3, r2, ip, ror #31
   23fa4:	andeq	r3, r2, ip, ror #31
   23fa8:	andeq	r3, r2, ip, ror #31
   23fac:	andeq	r3, r2, ip, ror #31
   23fb0:	andeq	r3, r2, ip, ror #31
   23fb4:	andeq	r3, r2, ip, ror #31
   23fb8:	andeq	r3, r2, ip, ror #31
   23fbc:	andeq	r3, r2, ip, ror #31
   23fc0:	andeq	r3, r2, ip, ror #31
   23fc4:	andeq	r3, r2, ip, ror #31
   23fc8:	andeq	r3, r2, ip, ror #31
   23fcc:	andeq	r3, r2, ip, ror #31
   23fd0:	andeq	r3, r2, ip, ror #31
   23fd4:	andeq	r3, r2, r4, ror #31
   23fd8:	andeq	r3, r2, ip, ror #31
   23fdc:	andeq	r3, r2, ip, ror #31
   23fe0:	andeq	r3, r2, ip, ror #31
   23fe4:	mov	r0, #1
   23fe8:	b	23f18 <__printf_chk@plt+0x12858>
   23fec:	cmp	r1, #0
   23ff0:	beq	23f14 <__printf_chk@plt+0x12854>
   23ff4:	mov	r1, r2
   23ff8:	add	r0, sp, #8
   23ffc:	bl	4c77c <__printf_chk@plt+0x3b0bc>
   24000:	ldr	r3, [pc, #64]	; 24048 <__printf_chk@plt+0x12988>
   24004:	mov	r0, #2
   24008:	add	r2, sp, #8
   2400c:	str	r3, [sp]
   24010:	ldr	r1, [pc, #56]	; 24050 <__printf_chk@plt+0x12990>
   24014:	bl	22bc0 <__printf_chk@plt+0x11500>
   24018:	mov	r0, #0
   2401c:	b	23f18 <__printf_chk@plt+0x12858>
   24020:	ldr	r3, [pc, #32]	; 24048 <__printf_chk@plt+0x12988>
   24024:	mov	r0, #2
   24028:	ldr	r1, [pc, #36]	; 24054 <__printf_chk@plt+0x12994>
   2402c:	str	r3, [sp]
   24030:	mov	r2, r3
   24034:	bl	22bc0 <__printf_chk@plt+0x11500>
   24038:	mov	r0, #0
   2403c:	b	23f18 <__printf_chk@plt+0x12858>
   24040:	bl	1148c <__stack_chk_fail@plt>
   24044:	andeq	ip, r7, r0, lsl sp
   24048:	andeq	r6, r8, r0, lsr #15
   2404c:	andeq	r7, r5, r4, lsr #29
   24050:	andeq	r7, r5, r0, asr #28
   24054:	andeq	r7, r5, r4, ror lr
   24058:	mov	r2, #0
   2405c:	str	r2, [r0]
   24060:	bx	lr
   24064:	ldr	r0, [r0]
   24068:	clz	r0, r0
   2406c:	lsr	r0, r0, #5
   24070:	bx	lr
   24074:	push	{r4, r5, r6, lr}
   24078:	mov	r4, r0
   2407c:	mov	r0, #8
   24080:	mov	r5, r1
   24084:	bl	5130c <_Znwj@@Base>
   24088:	ldr	r3, [r4]
   2408c:	str	r5, [r0]
   24090:	str	r3, [r0, #4]
   24094:	str	r0, [r4]
   24098:	pop	{r4, r5, r6, pc}
   2409c:	push	{r4, r5, r6, lr}
   240a0:	mov	r4, r0
   240a4:	ldr	r0, [r0]
   240a8:	cmp	r0, #0
   240ac:	beq	240c8 <__printf_chk@plt+0x12a08>
   240b0:	ldr	r3, [r0, #4]
   240b4:	ldr	r5, [r0]
   240b8:	str	r3, [r4]
   240bc:	bl	5135c <_ZdlPv@@Base>
   240c0:	mov	r0, r5
   240c4:	pop	{r4, r5, r6, pc}
   240c8:	ldr	r0, [pc, #12]	; 240dc <__printf_chk@plt+0x12a1c>
   240cc:	ldr	r1, [pc, #12]	; 240e0 <__printf_chk@plt+0x12a20>
   240d0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   240d4:	ldr	r0, [r4]
   240d8:	b	240b0 <__printf_chk@plt+0x129f0>
   240dc:			; <UNDEFINED> instruction: 0x00000ab9
   240e0:	muleq	r5, r8, fp
   240e4:	ldr	r3, [pc, #40]	; 24114 <__printf_chk@plt+0x12a54>
   240e8:	push	{r4, lr}
   240ec:	mov	r4, r1
   240f0:	ldr	r3, [r3]
   240f4:	ldr	r1, [r0, #28]
   240f8:	mov	r0, r3
   240fc:	ldr	r3, [r3]
   24100:	ldr	r3, [r3, #36]	; 0x24
   24104:	blx	r3
   24108:	mov	r0, #1
   2410c:	str	r0, [r4]
   24110:	pop	{r4, pc}
   24114:	andeq	r2, r8, r0, asr #23
   24118:	ldrb	r3, [r0, #44]	; 0x2c
   2411c:	cmp	r3, #0
   24120:	bne	2412c <__printf_chk@plt+0x12a6c>
   24124:	mov	r0, r3
   24128:	bx	lr
   2412c:	push	{r4, r5, r6, lr}
   24130:	mov	r5, r0
   24134:	ldr	r4, [r0, #40]	; 0x28
   24138:	cmp	r4, #0
   2413c:	beq	2415c <__printf_chk@plt+0x12a9c>
   24140:	ldr	r6, [pc, #36]	; 2416c <__printf_chk@plt+0x12aac>
   24144:	ldm	r4, {r1, r2}
   24148:	ldr	r0, [r6]
   2414c:	bl	1f8b8 <__printf_chk@plt+0xe1f8>
   24150:	ldr	r4, [r4, #8]
   24154:	cmp	r4, #0
   24158:	bne	24144 <__printf_chk@plt+0x12a84>
   2415c:	mov	r3, #0
   24160:	strb	r3, [r5, #44]	; 0x2c
   24164:	mov	r0, #1
   24168:	pop	{r4, r5, r6, pc}
   2416c:	strdeq	r2, [r8], -r8
   24170:	ldrb	r3, [r0, #33]	; 0x21
   24174:	cmp	r3, #0
   24178:	beq	24188 <__printf_chk@plt+0x12ac8>
   2417c:	ldrb	r3, [r0, #32]
   24180:	cmp	r3, #0
   24184:	bne	24190 <__printf_chk@plt+0x12ad0>
   24188:	mov	r0, r3
   2418c:	bx	lr
   24190:	ldr	r3, [pc, #32]	; 241b8 <__printf_chk@plt+0x12af8>
   24194:	push	{r4, lr}
   24198:	mov	r1, #0
   2419c:	mov	r4, r0
   241a0:	ldr	r0, [r3]
   241a4:	bl	213e0 <__printf_chk@plt+0xfd20>
   241a8:	mov	r3, #0
   241ac:	strb	r3, [r4, #33]	; 0x21
   241b0:	mov	r0, #1
   241b4:	pop	{r4, pc}
   241b8:	strdeq	r2, [r8], -r8
   241bc:	push	{r4, lr}
   241c0:	mov	r4, r0
   241c4:	bl	13744 <__printf_chk@plt+0x2084>
   241c8:	ldr	r3, [pc, #8]	; 241d8 <__printf_chk@plt+0x12b18>
   241cc:	mov	r0, r4
   241d0:	str	r3, [r4]
   241d4:	pop	{r4, pc}
   241d8:	andeq	r7, r5, ip, lsr r3
   241dc:	push	{r4, r5, r6, lr}
   241e0:	mov	r4, r0
   241e4:	mov	r5, r1
   241e8:	bl	13744 <__printf_chk@plt+0x2084>
   241ec:	ldr	r3, [pc, #12]	; 24200 <__printf_chk@plt+0x12b40>
   241f0:	str	r5, [r4, #8]
   241f4:	str	r3, [r4]
   241f8:	mov	r0, r4
   241fc:	pop	{r4, r5, r6, pc}
   24200:	andeq	r7, r5, ip, asr #14
   24204:	mov	r2, #0
   24208:	str	r2, [r0, #128]	; 0x80
   2420c:	bx	lr
   24210:	mov	r2, #0
   24214:	str	r2, [r0]
   24218:	str	r2, [r0, #4]
   2421c:	str	r2, [r0, #8]
   24220:	str	r2, [r0, #12]
   24224:	bx	lr
   24228:	push	{r4, lr}
   2422c:	mov	r4, r0
   24230:	ldr	r0, [r0, #8]
   24234:	cmp	r0, #0
   24238:	beq	24254 <__printf_chk@plt+0x12b94>
   2423c:	ldr	r3, [r0, #128]	; 0x80
   24240:	str	r3, [r4, #8]
   24244:	bl	5135c <_ZdlPv@@Base>
   24248:	ldr	r0, [r4, #8]
   2424c:	cmp	r0, #0
   24250:	bne	2423c <__printf_chk@plt+0x12b7c>
   24254:	mov	r0, r4
   24258:	pop	{r4, pc}
   2425c:	ldr	r0, [r0, #4]
   24260:	bx	lr
   24264:	push	{r4, r5, r6, lr}
   24268:	mov	r4, r0
   2426c:	ldr	r5, [r0, #12]
   24270:	mov	r6, r1
   24274:	cmp	r5, #0
   24278:	beq	242d4 <__printf_chk@plt+0x12c14>
   2427c:	ldr	r0, [r0]
   24280:	add	r5, r5, #128	; 0x80
   24284:	cmp	r0, r5
   24288:	bcs	242a8 <__printf_chk@plt+0x12be8>
   2428c:	add	r3, r0, #1
   24290:	str	r3, [r4]
   24294:	strb	r6, [r0]
   24298:	ldr	r3, [r4, #4]
   2429c:	add	r3, r3, #1
   242a0:	str	r3, [r4, #4]
   242a4:	pop	{r4, r5, r6, pc}
   242a8:	mov	r0, #132	; 0x84
   242ac:	bl	5130c <_Znwj@@Base>
   242b0:	ldr	r3, [r4, #12]
   242b4:	mov	r2, #0
   242b8:	str	r2, [r0, #128]	; 0x80
   242bc:	str	r0, [r3, #128]	; 0x80
   242c0:	ldr	r3, [r4, #12]
   242c4:	ldr	r3, [r3, #128]	; 0x80
   242c8:	mov	r0, r3
   242cc:	str	r3, [r4, #12]
   242d0:	b	2428c <__printf_chk@plt+0x12bcc>
   242d4:	mov	r0, #132	; 0x84
   242d8:	bl	5130c <_Znwj@@Base>
   242dc:	str	r0, [r4, #12]
   242e0:	str	r5, [r0, #128]	; 0x80
   242e4:	str	r0, [r4, #8]
   242e8:	b	2428c <__printf_chk@plt+0x12bcc>
   242ec:	ldr	r3, [r0, #4]
   242f0:	push	{r4, r5, r6, lr}
   242f4:	cmp	r3, r2
   242f8:	mov	r6, r0
   242fc:	mov	r4, r2
   24300:	mov	r5, r1
   24304:	ble	2436c <__printf_chk@plt+0x12cac>
   24308:	rsbs	r1, r3, #0
   2430c:	and	r1, r1, #127	; 0x7f
   24310:	and	r2, r3, #127	; 0x7f
   24314:	rsbpl	r2, r1, #0
   24318:	sub	r3, r3, r2
   2431c:	cmp	r4, r3
   24320:	blt	24334 <__printf_chk@plt+0x12c74>
   24324:	ldr	r2, [r6, #12]
   24328:	sub	r3, r4, r3
   2432c:	strb	r5, [r2, r3]
   24330:	pop	{r4, r5, r6, pc}
   24334:	cmp	r4, #127	; 0x7f
   24338:	ldr	r1, [r6, #8]
   2433c:	movgt	r3, #128	; 0x80
   24340:	ble	24354 <__printf_chk@plt+0x12c94>
   24344:	add	r3, r3, #128	; 0x80
   24348:	cmp	r4, r3
   2434c:	ldr	r1, [r1, #128]	; 0x80
   24350:	bge	24344 <__printf_chk@plt+0x12c84>
   24354:	rsbs	r3, r4, #0
   24358:	and	r3, r3, #127	; 0x7f
   2435c:	and	r4, r4, #127	; 0x7f
   24360:	rsbpl	r4, r3, #0
   24364:	strb	r5, [r1, r4]
   24368:	pop	{r4, r5, r6, pc}
   2436c:	ldr	r1, [pc, #12]	; 24380 <__printf_chk@plt+0x12cc0>
   24370:	ldr	r0, [pc, #12]	; 24384 <__printf_chk@plt+0x12cc4>
   24374:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   24378:	ldr	r3, [r6, #4]
   2437c:	b	24308 <__printf_chk@plt+0x12c48>
   24380:	muleq	r5, r8, fp
   24384:	andeq	r0, r0, ip, asr #24
   24388:	ldr	r3, [r0, #4]
   2438c:	push	{r4, r5, r6, lr}
   24390:	cmp	r3, r1
   24394:	mov	r5, r0
   24398:	mov	r4, r1
   2439c:	ble	24404 <__printf_chk@plt+0x12d44>
   243a0:	rsbs	r1, r3, #0
   243a4:	and	r1, r1, #127	; 0x7f
   243a8:	and	r2, r3, #127	; 0x7f
   243ac:	rsbpl	r2, r1, #0
   243b0:	sub	r3, r3, r2
   243b4:	cmp	r4, r3
   243b8:	blt	243cc <__printf_chk@plt+0x12d0c>
   243bc:	ldr	r2, [r5, #12]
   243c0:	sub	r3, r4, r3
   243c4:	ldrb	r0, [r2, r3]
   243c8:	pop	{r4, r5, r6, pc}
   243cc:	cmp	r4, #127	; 0x7f
   243d0:	ldr	r2, [r5, #8]
   243d4:	movgt	r3, #128	; 0x80
   243d8:	ble	243ec <__printf_chk@plt+0x12d2c>
   243dc:	add	r3, r3, #128	; 0x80
   243e0:	cmp	r4, r3
   243e4:	ldr	r2, [r2, #128]	; 0x80
   243e8:	bge	243dc <__printf_chk@plt+0x12d1c>
   243ec:	rsbs	r3, r4, #0
   243f0:	and	r3, r3, #127	; 0x7f
   243f4:	and	r4, r4, #127	; 0x7f
   243f8:	rsbpl	r4, r3, #0
   243fc:	ldrb	r0, [r2, r4]
   24400:	pop	{r4, r5, r6, pc}
   24404:	ldr	r1, [pc, #12]	; 24418 <__printf_chk@plt+0x12d58>
   24408:	ldr	r0, [pc, #12]	; 2441c <__printf_chk@plt+0x12d5c>
   2440c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   24410:	ldr	r3, [r5, #4]
   24414:	b	243a0 <__printf_chk@plt+0x12ce0>
   24418:	muleq	r5, r8, fp
   2441c:	andeq	r0, r0, r1, ror #24
   24420:	ldr	r3, [r0]
   24424:	cmp	r3, #0
   24428:	movne	r2, #0
   2442c:	ldrne	r3, [r0, #4]
   24430:	streq	r3, [r1, #4]
   24434:	strne	r2, [r1, #4]
   24438:	streq	r1, [r0, #4]
   2443c:	strne	r1, [r3, #4]
   24440:	streq	r1, [r0]
   24444:	strne	r1, [r0, #4]
   24448:	bx	lr
   2444c:	ldr	r3, [r0]
   24450:	cmp	r3, #0
   24454:	beq	24470 <__printf_chk@plt+0x12db0>
   24458:	mov	r0, #0
   2445c:	ldr	r3, [r3, #4]
   24460:	add	r0, r0, #1
   24464:	cmp	r3, #0
   24468:	bne	2445c <__printf_chk@plt+0x12d9c>
   2446c:	bx	lr
   24470:	mov	r0, r3
   24474:	bx	lr
   24478:	mov	r2, #0
   2447c:	str	r2, [r0, #4]
   24480:	str	r2, [r0]
   24484:	bx	lr
   24488:	mov	r3, r0
   2448c:	mov	r2, #0
   24490:	ldr	r0, [r0]
   24494:	str	r2, [r3, #4]
   24498:	str	r2, [r3]
   2449c:	bx	lr
   244a0:	push	{r4, lr}
   244a4:	mov	r4, r0
   244a8:	ldr	r0, [r0]
   244ac:	bl	43410 <__printf_chk@plt+0x31d50>
   244b0:	mov	r0, r4
   244b4:	pop	{r4, pc}
   244b8:	push	{r4, r5, r6, r7, r8, lr}
   244bc:	mov	r6, r0
   244c0:	bl	13744 <__printf_chk@plt+0x2084>
   244c4:	ldr	r3, [pc, #152]	; 24564 <__printf_chk@plt+0x12ea4>
   244c8:	mov	r2, #0
   244cc:	ldr	r1, [pc, #148]	; 24568 <__printf_chk@plt+0x12ea8>
   244d0:	ldr	r4, [r3]
   244d4:	mov	r3, #1
   244d8:	cmp	r4, r2
   244dc:	str	r1, [r6]
   244e0:	strd	r2, [r6, #24]
   244e4:	beq	24540 <__printf_chk@plt+0x12e80>
   244e8:	add	r8, r6, #8
   244ec:	add	r7, r6, #12
   244f0:	b	24500 <__printf_chk@plt+0x12e40>
   244f4:	ldr	r4, [r4, #20]
   244f8:	cmp	r4, #0
   244fc:	beq	24540 <__printf_chk@plt+0x12e80>
   24500:	ldr	r1, [r4]
   24504:	mov	r3, r7
   24508:	mov	r2, r8
   2450c:	ldr	r5, [r1, #44]	; 0x2c
   24510:	mov	r0, r4
   24514:	mov	r1, #1
   24518:	blx	r5
   2451c:	cmp	r0, #0
   24520:	beq	244f4 <__printf_chk@plt+0x12e34>
   24524:	mov	r3, #0
   24528:	mov	r2, #1
   2452c:	str	r3, [r6, #16]
   24530:	str	r3, [r6, #32]
   24534:	str	r2, [r6, #20]
   24538:	mov	r0, r6
   2453c:	pop	{r4, r5, r6, r7, r8, pc}
   24540:	mov	r3, #0
   24544:	str	r3, [r6, #8]
   24548:	str	r3, [r6, #12]
   2454c:	b	24524 <__printf_chk@plt+0x12e64>
   24550:	ldr	r3, [pc, #20]	; 2456c <__printf_chk@plt+0x12eac>
   24554:	mov	r0, r6
   24558:	str	r3, [r6]
   2455c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   24560:	bl	11498 <__cxa_end_cleanup@plt>
   24564:	andeq	sp, r7, r0, lsl r0
   24568:	andeq	r7, r5, r4, asr r3
   2456c:	andeq	r7, r5, ip, lsr r3
   24570:	push	{r4, r5, r6, lr}
   24574:	sub	sp, sp, #32
   24578:	ldr	r4, [pc, #184]	; 24638 <__printf_chk@plt+0x12f78>
   2457c:	subs	r6, r0, #0
   24580:	ldr	r3, [r4]
   24584:	str	r3, [sp, #28]
   24588:	beq	245bc <__printf_chk@plt+0x12efc>
   2458c:	mov	r1, r6
   24590:	ldr	r0, [pc, #164]	; 2463c <__printf_chk@plt+0x12f7c>
   24594:	bl	13794 <__printf_chk@plt+0x20d4>
   24598:	subs	r5, r0, #0
   2459c:	beq	245cc <__printf_chk@plt+0x12f0c>
   245a0:	ldr	r2, [sp, #28]
   245a4:	ldr	r3, [r4]
   245a8:	mov	r0, r5
   245ac:	cmp	r2, r3
   245b0:	bne	24628 <__printf_chk@plt+0x12f68>
   245b4:	add	sp, sp, #32
   245b8:	pop	{r4, r5, r6, pc}
   245bc:	ldr	r1, [pc, #124]	; 24640 <__printf_chk@plt+0x12f80>
   245c0:	ldr	r0, [pc, #124]	; 24644 <__printf_chk@plt+0x12f84>
   245c4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   245c8:	b	2458c <__printf_chk@plt+0x12ecc>
   245cc:	add	r0, sp, #8
   245d0:	mov	r1, r6
   245d4:	bl	4c730 <__printf_chk@plt+0x3b070>
   245d8:	ldr	r3, [pc, #104]	; 24648 <__printf_chk@plt+0x12f88>
   245dc:	ldr	r3, [r3, #4]
   245e0:	tst	r3, #512	; 0x200
   245e4:	bne	2460c <__printf_chk@plt+0x12f4c>
   245e8:	mov	r0, #36	; 0x24
   245ec:	bl	5130c <_Znwj@@Base>
   245f0:	mov	r5, r0
   245f4:	bl	244b8 <__printf_chk@plt+0x12df8>
   245f8:	mov	r2, r5
   245fc:	mov	r1, r6
   24600:	ldr	r0, [pc, #52]	; 2463c <__printf_chk@plt+0x12f7c>
   24604:	bl	1379c <__printf_chk@plt+0x20dc>
   24608:	b	245a0 <__printf_chk@plt+0x12ee0>
   2460c:	ldr	r3, [pc, #56]	; 2464c <__printf_chk@plt+0x12f8c>
   24610:	add	r2, sp, #8
   24614:	mov	r0, r5
   24618:	str	r3, [sp]
   2461c:	ldr	r1, [pc, #44]	; 24650 <__printf_chk@plt+0x12f90>
   24620:	bl	22bc0 <__printf_chk@plt+0x11500>
   24624:	b	245e8 <__printf_chk@plt+0x12f28>
   24628:	bl	1148c <__stack_chk_fail@plt>
   2462c:	mov	r0, r5
   24630:	bl	5135c <_ZdlPv@@Base>
   24634:	bl	11498 <__cxa_end_cleanup@plt>
   24638:	andeq	ip, r7, r0, lsl sp
   2463c:	andeq	r2, r8, r0, asr #26
   24640:	muleq	r5, r8, fp
   24644:	andeq	r2, r0, lr, asr r0
   24648:	andeq	sp, r7, r0, lsl r0
   2464c:	andeq	r6, r8, r0, lsr #15
   24650:	andeq	r7, r5, ip, asr #29
   24654:	push	{r4, r5, r6, lr}
   24658:	mov	r5, r1
   2465c:	mov	r4, r0
   24660:	bl	13744 <__printf_chk@plt+0x2084>
   24664:	ldr	r1, [r5, #8]
   24668:	ldr	r2, [r5, #12]
   2466c:	ldr	r0, [pc, #64]	; 246b4 <__printf_chk@plt+0x12ff4>
   24670:	ldr	r3, [r5, #32]
   24674:	ldr	ip, [r5, #16]
   24678:	str	r0, [r4]
   2467c:	str	r1, [r4, #8]
   24680:	ldr	r0, [r5, #20]
   24684:	ldr	r1, [r5, #24]
   24688:	str	r2, [r4, #12]
   2468c:	ldr	r2, [r5, #28]
   24690:	cmp	r3, #0
   24694:	strd	r0, [r4, #20]
   24698:	strd	r2, [r4, #28]
   2469c:	ldrne	r2, [r3]
   246a0:	str	ip, [r4, #16]
   246a4:	addne	r2, r2, #1
   246a8:	strne	r2, [r3]
   246ac:	mov	r0, r4
   246b0:	pop	{r4, r5, r6, pc}
   246b4:	andeq	r7, r5, r4, asr r3
   246b8:	push	{r4, r5, r6, r7, r8, lr}
   246bc:	mov	r4, r1
   246c0:	mov	r6, r0
   246c4:	bl	13744 <__printf_chk@plt+0x2084>
   246c8:	ldr	r2, [pc, #148]	; 24764 <__printf_chk@plt+0x130a4>
   246cc:	str	r4, [r6, #24]
   246d0:	ldr	r3, [pc, #144]	; 24768 <__printf_chk@plt+0x130a8>
   246d4:	ldr	r4, [r2]
   246d8:	str	r3, [r6]
   246dc:	cmp	r4, #0
   246e0:	beq	24740 <__printf_chk@plt+0x13080>
   246e4:	add	r8, r6, #8
   246e8:	add	r7, r6, #12
   246ec:	b	246fc <__printf_chk@plt+0x1303c>
   246f0:	ldr	r4, [r4, #20]
   246f4:	cmp	r4, #0
   246f8:	beq	24740 <__printf_chk@plt+0x13080>
   246fc:	ldr	r1, [r4]
   24700:	mov	r3, r7
   24704:	mov	r2, r8
   24708:	ldr	r5, [r1, #44]	; 0x2c
   2470c:	mov	r0, r4
   24710:	mov	r1, #1
   24714:	blx	r5
   24718:	cmp	r0, #0
   2471c:	beq	246f0 <__printf_chk@plt+0x13030>
   24720:	mov	r2, #0
   24724:	mov	r3, #1
   24728:	str	r2, [r6, #16]
   2472c:	str	r2, [r6, #32]
   24730:	str	r3, [r6, #20]
   24734:	str	r3, [r6, #28]
   24738:	mov	r0, r6
   2473c:	pop	{r4, r5, r6, r7, r8, pc}
   24740:	mov	r3, #0
   24744:	str	r3, [r6, #8]
   24748:	str	r3, [r6, #12]
   2474c:	b	24720 <__printf_chk@plt+0x13060>
   24750:	ldr	r3, [pc, #20]	; 2476c <__printf_chk@plt+0x130ac>
   24754:	mov	r0, r6
   24758:	str	r3, [r6]
   2475c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   24760:	bl	11498 <__cxa_end_cleanup@plt>
   24764:	andeq	sp, r7, r0, lsl r0
   24768:	andeq	r7, r5, r4, asr r3
   2476c:	andeq	r7, r5, ip, lsr r3
   24770:	ldr	r0, [r0, #24]
   24774:	bx	lr
   24778:	ldr	r0, [r0, #28]
   2477c:	bx	lr
   24780:	mov	r3, #0
   24784:	str	r3, [r0, #28]
   24788:	bx	lr
   2478c:	ldr	r3, [r1, #32]
   24790:	push	{r4, r5, r6, lr}
   24794:	cmp	r3, #0
   24798:	ldr	r6, [r0, #32]
   2479c:	ldrne	r2, [r3]
   247a0:	mov	r5, r1
   247a4:	addne	r2, r2, #1
   247a8:	strne	r2, [r3]
   247ac:	cmp	r6, #0
   247b0:	mov	r4, r0
   247b4:	beq	247cc <__printf_chk@plt+0x1310c>
   247b8:	ldr	r2, [r6]
   247bc:	sub	r2, r2, #1
   247c0:	cmp	r2, #0
   247c4:	str	r2, [r6]
   247c8:	ble	247fc <__printf_chk@plt+0x1313c>
   247cc:	ldr	r2, [r5, #8]
   247d0:	ldr	r0, [r5, #16]
   247d4:	ldr	ip, [r5, #12]
   247d8:	ldr	r1, [r5, #20]
   247dc:	str	r3, [r4, #32]
   247e0:	str	r2, [r4, #8]
   247e4:	ldrd	r2, [r5, #24]
   247e8:	strd	r0, [r4, #16]
   247ec:	str	ip, [r4, #12]
   247f0:	strd	r2, [r4, #24]
   247f4:	mov	r0, r4
   247f8:	pop	{r4, r5, r6, pc}
   247fc:	ldr	r0, [r6, #20]
   24800:	bl	43410 <__printf_chk@plt+0x31d50>
   24804:	ldr	r0, [r6, #12]
   24808:	cmp	r0, #0
   2480c:	beq	24828 <__printf_chk@plt+0x13168>
   24810:	ldr	r3, [r0, #128]	; 0x80
   24814:	str	r3, [r6, #12]
   24818:	bl	5135c <_ZdlPv@@Base>
   2481c:	ldr	r0, [r6, #12]
   24820:	cmp	r0, #0
   24824:	bne	24810 <__printf_chk@plt+0x13150>
   24828:	mov	r0, r6
   2482c:	bl	5135c <_ZdlPv@@Base>
   24830:	ldr	r3, [r5, #32]
   24834:	b	247cc <__printf_chk@plt+0x1310c>
   24838:	ldr	r0, [r6, #12]
   2483c:	cmp	r0, #0
   24840:	bne	24850 <__printf_chk@plt+0x13190>
   24844:	mov	r0, r6
   24848:	bl	5135c <_ZdlPv@@Base>
   2484c:	bl	11498 <__cxa_end_cleanup@plt>
   24850:	ldr	r3, [r0, #128]	; 0x80
   24854:	str	r3, [r6, #12]
   24858:	bl	5135c <_ZdlPv@@Base>
   2485c:	b	24838 <__printf_chk@plt+0x13178>
   24860:	ldr	r3, [r0, #32]
   24864:	push	{r4, r5, r6, lr}
   24868:	cmp	r3, #0
   2486c:	mov	r5, r0
   24870:	mov	r4, r1
   24874:	mov	r6, r2
   24878:	beq	2489c <__printf_chk@plt+0x131dc>
   2487c:	cmp	r4, #0
   24880:	beq	248b0 <__printf_chk@plt+0x131f0>
   24884:	ldr	r0, [r5, #32]
   24888:	mov	r2, r6
   2488c:	mov	r1, r4
   24890:	add	r0, r0, #4
   24894:	pop	{r4, r5, r6, lr}
   24898:	b	242ec <__printf_chk@plt+0x12c2c>
   2489c:	ldr	r1, [pc, #28]	; 248c0 <__printf_chk@plt+0x13200>
   248a0:	ldr	r0, [pc, #28]	; 248c4 <__printf_chk@plt+0x13204>
   248a4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   248a8:	cmp	r4, #0
   248ac:	bne	24884 <__printf_chk@plt+0x131c4>
   248b0:	ldr	r1, [pc, #8]	; 248c0 <__printf_chk@plt+0x13200>
   248b4:	ldr	r0, [pc, #12]	; 248c8 <__printf_chk@plt+0x13208>
   248b8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   248bc:	b	24884 <__printf_chk@plt+0x131c4>
   248c0:	muleq	r5, r8, fp
   248c4:	andeq	r0, r0, r7, lsl #26
   248c8:	andeq	r0, r0, r8, lsl #26
   248cc:	push	{r4, r5, r6, lr}
   248d0:	mov	r4, r0
   248d4:	ldr	r0, [r0, #32]
   248d8:	mov	r5, r1
   248dc:	cmp	r0, #0
   248e0:	beq	248f4 <__printf_chk@plt+0x13234>
   248e4:	mov	r1, r5
   248e8:	add	r0, r0, #4
   248ec:	pop	{r4, r5, r6, lr}
   248f0:	b	24388 <__printf_chk@plt+0x12cc8>
   248f4:	ldr	r1, [pc, #24]	; 24914 <__printf_chk@plt+0x13254>
   248f8:	ldr	r0, [pc, #24]	; 24918 <__printf_chk@plt+0x13258>
   248fc:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   24900:	ldr	r0, [r4, #32]
   24904:	mov	r1, r5
   24908:	add	r0, r0, #4
   2490c:	pop	{r4, r5, r6, lr}
   24910:	b	24388 <__printf_chk@plt+0x12cc8>
   24914:	muleq	r5, r8, fp
   24918:	andeq	r0, r0, lr, lsl #26
   2491c:	ldr	r0, [r0, #16]
   24920:	bx	lr
   24924:	push	{r4, lr}
   24928:	sub	sp, sp, #24
   2492c:	ldr	r4, [pc, #64]	; 24974 <__printf_chk@plt+0x132b4>
   24930:	ldr	r1, [r0, #16]
   24934:	mov	r0, sp
   24938:	ldr	r3, [r4]
   2493c:	str	r3, [sp, #20]
   24940:	bl	4c75c <__printf_chk@plt+0x3b09c>
   24944:	ldr	r3, [pc, #44]	; 24978 <__printf_chk@plt+0x132b8>
   24948:	mov	r1, sp
   2494c:	mov	r2, r3
   24950:	ldr	r0, [pc, #36]	; 2497c <__printf_chk@plt+0x132bc>
   24954:	bl	4c854 <__printf_chk@plt+0x3b194>
   24958:	ldr	r2, [sp, #20]
   2495c:	ldr	r3, [r4]
   24960:	cmp	r2, r3
   24964:	bne	24970 <__printf_chk@plt+0x132b0>
   24968:	add	sp, sp, #24
   2496c:	pop	{r4, pc}
   24970:	bl	1148c <__stack_chk_fail@plt>
   24974:	andeq	ip, r7, r0, lsl sp
   24978:	andeq	r6, r8, r0, lsr #15
   2497c:	andeq	r6, r5, r0, asr r0
   24980:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24984:	mov	r4, r0
   24988:	mov	r0, #28
   2498c:	mov	r5, r1
   24990:	bl	5130c <_Znwj@@Base>
   24994:	ldr	r7, [r4, #12]
   24998:	ldr	r8, [r4, #20]
   2499c:	mov	r4, r7
   249a0:	mov	r3, #0
   249a4:	mov	r2, #1
   249a8:	mov	sl, r0
   249ac:	mov	r9, r0
   249b0:	str	r3, [r0, #4]
   249b4:	str	r3, [r0, #8]
   249b8:	str	r3, [r0, #12]
   249bc:	str	r3, [r0, #16]
   249c0:	str	r3, [r0, #24]
   249c4:	str	r3, [r0, #20]
   249c8:	str	r2, [sl], #4
   249cc:	subs	r5, r5, #1
   249d0:	add	r2, r7, #128	; 0x80
   249d4:	mov	r3, r4
   249d8:	bmi	24a4c <__printf_chk@plt+0x1338c>
   249dc:	cmp	r4, r2
   249e0:	mov	r0, sl
   249e4:	ldrcs	r7, [r7, #128]	; 0x80
   249e8:	movcs	r3, r7
   249ec:	mov	r4, r3
   249f0:	ldrb	r6, [r4], #1
   249f4:	mov	r1, r6
   249f8:	bl	24264 <__printf_chk@plt+0x12ba4>
   249fc:	cmp	r6, #0
   24a00:	mov	r0, r8
   24a04:	bne	249cc <__printf_chk@plt+0x1330c>
   24a08:	ldr	r3, [r8]
   24a0c:	ldr	r3, [r3, #8]
   24a10:	blx	r3
   24a14:	ldr	r3, [r9, #20]
   24a18:	add	r2, r7, #128	; 0x80
   24a1c:	cmp	r3, #0
   24a20:	ldrne	r3, [r9, #24]
   24a24:	streq	r3, [r0, #4]
   24a28:	strne	r6, [r0, #4]
   24a2c:	streq	r0, [r9, #24]
   24a30:	strne	r0, [r3, #4]
   24a34:	streq	r0, [r9, #20]
   24a38:	strne	r0, [r9, #24]
   24a3c:	subs	r5, r5, #1
   24a40:	ldr	r8, [r8, #4]
   24a44:	mov	r3, r4
   24a48:	bpl	249dc <__printf_chk@plt+0x1331c>
   24a4c:	mov	r0, r9
   24a50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24a54:	push	{r4, r5, r6, r7, r8, lr}
   24a58:	subs	r5, r1, #0
   24a5c:	mov	r6, r0
   24a60:	beq	24ad8 <__printf_chk@plt+0x13418>
   24a64:	ldr	r4, [r6, #32]
   24a68:	cmp	r4, #0
   24a6c:	beq	24af0 <__printf_chk@plt+0x13430>
   24a70:	ldr	r3, [r4, #8]
   24a74:	ldr	r1, [r6, #16]
   24a78:	cmp	r1, r3
   24a7c:	beq	24aa8 <__printf_chk@plt+0x133e8>
   24a80:	mov	r0, r4
   24a84:	bl	24980 <__printf_chk@plt+0x132c0>
   24a88:	ldr	r7, [r6, #32]
   24a8c:	ldr	r3, [r7]
   24a90:	sub	r3, r3, #1
   24a94:	cmp	r3, #0
   24a98:	str	r3, [r7]
   24a9c:	mov	r4, r0
   24aa0:	ble	24b28 <__printf_chk@plt+0x13468>
   24aa4:	str	r4, [r6, #32]
   24aa8:	mov	r1, r5
   24aac:	add	r0, r4, #4
   24ab0:	add	r5, r5, #119	; 0x77
   24ab4:	bl	24264 <__printf_chk@plt+0x12ba4>
   24ab8:	ldr	r3, [r6, #16]
   24abc:	uxtb	r5, r5
   24ac0:	add	r3, r3, #1
   24ac4:	cmp	r5, #2
   24ac8:	str	r3, [r6, #16]
   24acc:	movhi	r3, #0
   24ad0:	strhi	r3, [r6, #20]
   24ad4:	pop	{r4, r5, r6, r7, r8, pc}
   24ad8:	ldr	r1, [pc, #168]	; 24b88 <__printf_chk@plt+0x134c8>
   24adc:	ldr	r0, [pc, #168]	; 24b8c <__printf_chk@plt+0x134cc>
   24ae0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   24ae4:	ldr	r4, [r6, #32]
   24ae8:	cmp	r4, #0
   24aec:	bne	24a70 <__printf_chk@plt+0x133b0>
   24af0:	mov	r0, #28
   24af4:	bl	5130c <_Znwj@@Base>
   24af8:	mov	r2, #0
   24afc:	mov	r1, #1
   24b00:	mov	r3, r2
   24b04:	mov	r4, r0
   24b08:	str	r0, [r6, #32]
   24b0c:	stm	r0, {r1, r2}
   24b10:	str	r2, [r0, #8]
   24b14:	str	r2, [r0, #12]
   24b18:	str	r2, [r0, #16]
   24b1c:	str	r2, [r0, #24]
   24b20:	str	r2, [r0, #20]
   24b24:	b	24a74 <__printf_chk@plt+0x133b4>
   24b28:	ldr	r0, [r7, #20]
   24b2c:	bl	43410 <__printf_chk@plt+0x31d50>
   24b30:	ldr	r0, [r7, #12]
   24b34:	cmp	r0, #0
   24b38:	beq	24b54 <__printf_chk@plt+0x13494>
   24b3c:	ldr	r3, [r0, #128]	; 0x80
   24b40:	str	r3, [r7, #12]
   24b44:	bl	5135c <_ZdlPv@@Base>
   24b48:	ldr	r0, [r7, #12]
   24b4c:	cmp	r0, #0
   24b50:	bne	24b3c <__printf_chk@plt+0x1347c>
   24b54:	mov	r0, r7
   24b58:	bl	5135c <_ZdlPv@@Base>
   24b5c:	b	24aa4 <__printf_chk@plt+0x133e4>
   24b60:	ldr	r0, [r7, #12]
   24b64:	cmp	r0, #0
   24b68:	bne	24b78 <__printf_chk@plt+0x134b8>
   24b6c:	mov	r0, r7
   24b70:	bl	5135c <_ZdlPv@@Base>
   24b74:	bl	11498 <__cxa_end_cleanup@plt>
   24b78:	ldr	r3, [r0, #128]	; 0x80
   24b7c:	str	r3, [r7, #12]
   24b80:	bl	5135c <_ZdlPv@@Base>
   24b84:	b	24b60 <__printf_chk@plt+0x134a0>
   24b88:	muleq	r5, r8, fp
   24b8c:	strdeq	r0, [r0], -r6
   24b90:	mov	r3, r1
   24b94:	push	{r4, lr}
   24b98:	ldrb	r1, [r0, #28]
   24b9c:	mov	r0, r3
   24ba0:	bl	24a54 <__printf_chk@plt+0x13394>
   24ba4:	mov	r0, #1
   24ba8:	pop	{r4, pc}
   24bac:	push	{r4, r5, r6, lr}
   24bb0:	subs	r4, r1, #0
   24bb4:	popeq	{r4, r5, r6, pc}
   24bb8:	ldrb	r1, [r4]
   24bbc:	cmp	r1, #0
   24bc0:	popeq	{r4, r5, r6, pc}
   24bc4:	mov	r5, r0
   24bc8:	mov	r0, r5
   24bcc:	bl	24a54 <__printf_chk@plt+0x13394>
   24bd0:	ldrb	r1, [r4, #1]!
   24bd4:	cmp	r1, #0
   24bd8:	bne	24bc8 <__printf_chk@plt+0x13508>
   24bdc:	pop	{r4, r5, r6, pc}
   24be0:	cmp	r1, #9
   24be4:	push	{r4, r5, r6, lr}
   24be8:	mov	r4, r1
   24bec:	mov	r5, r0
   24bf0:	bhi	24c1c <__printf_chk@plt+0x1355c>
   24bf4:	ldr	r1, [pc, #52]	; 24c30 <__printf_chk@plt+0x13570>
   24bf8:	mov	r0, r5
   24bfc:	umull	r3, r1, r1, r4
   24c00:	lsr	r1, r1, #3
   24c04:	add	r1, r1, r1, lsl #2
   24c08:	sub	r1, r4, r1, lsl #1
   24c0c:	add	r1, r1, #48	; 0x30
   24c10:	pop	{r4, r5, r6, lr}
   24c14:	uxtb	r1, r1
   24c18:	b	24a54 <__printf_chk@plt+0x13394>
   24c1c:	ldr	r1, [pc, #12]	; 24c30 <__printf_chk@plt+0x13570>
   24c20:	umull	r3, r1, r1, r4
   24c24:	lsr	r1, r1, #3
   24c28:	bl	24be0 <__printf_chk@plt+0x13520>
   24c2c:	b	24bf4 <__printf_chk@plt+0x13534>
   24c30:	stclgt	12, cr12, [ip], {205}	; 0xcd
   24c34:	push	{r4, r5, r6, lr}
   24c38:	subs	r4, r1, #0
   24c3c:	mov	r5, r0
   24c40:	blt	24c54 <__printf_chk@plt+0x13594>
   24c44:	mov	r1, r4
   24c48:	mov	r0, r5
   24c4c:	pop	{r4, r5, r6, lr}
   24c50:	b	24be0 <__printf_chk@plt+0x13520>
   24c54:	mov	r1, #45	; 0x2d
   24c58:	rsb	r4, r4, #0
   24c5c:	bl	24a54 <__printf_chk@plt+0x13394>
   24c60:	mov	r1, r4
   24c64:	mov	r0, r5
   24c68:	pop	{r4, r5, r6, lr}
   24c6c:	b	24be0 <__printf_chk@plt+0x13520>
   24c70:	push	{r4, r5, r6, r7, r8, lr}
   24c74:	sub	sp, sp, #8
   24c78:	ldr	r7, [pc, #148]	; 24d14 <__printf_chk@plt+0x13654>
   24c7c:	mov	r8, r0
   24c80:	mov	r0, #36	; 0x24
   24c84:	ldr	r3, [r7]
   24c88:	mov	r4, r1
   24c8c:	str	r3, [sp, #4]
   24c90:	bl	5130c <_Znwj@@Base>
   24c94:	mov	r6, r0
   24c98:	bl	244b8 <__printf_chk@plt+0x12df8>
   24c9c:	ldrb	r1, [r4]
   24ca0:	cmp	r1, #0
   24ca4:	beq	24ccc <__printf_chk@plt+0x1360c>
   24ca8:	ldr	r5, [pc, #104]	; 24d18 <__printf_chk@plt+0x13658>
   24cac:	ldrb	r3, [r5, r1]
   24cb0:	cmp	r3, #0
   24cb4:	bne	24cc0 <__printf_chk@plt+0x13600>
   24cb8:	mov	r0, r6
   24cbc:	bl	24a54 <__printf_chk@plt+0x13394>
   24cc0:	ldrb	r1, [r4, #1]!
   24cc4:	cmp	r1, #0
   24cc8:	bne	24cac <__printf_chk@plt+0x135ec>
   24ccc:	mov	r1, r8
   24cd0:	mov	r2, #0
   24cd4:	mov	r0, sp
   24cd8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   24cdc:	mov	r2, r6
   24ce0:	ldr	r1, [sp]
   24ce4:	ldr	r0, [pc, #48]	; 24d1c <__printf_chk@plt+0x1365c>
   24ce8:	bl	1379c <__printf_chk@plt+0x20dc>
   24cec:	ldr	r2, [sp, #4]
   24cf0:	ldr	r3, [r7]
   24cf4:	cmp	r2, r3
   24cf8:	bne	24d04 <__printf_chk@plt+0x13644>
   24cfc:	add	sp, sp, #8
   24d00:	pop	{r4, r5, r6, r7, r8, pc}
   24d04:	bl	1148c <__stack_chk_fail@plt>
   24d08:	mov	r0, r6
   24d0c:	bl	5135c <_ZdlPv@@Base>
   24d10:	bl	11498 <__cxa_end_cleanup@plt>
   24d14:	andeq	ip, r7, r0, lsl sp
   24d18:	andeq	sp, r7, r4, lsl lr
   24d1c:	andeq	r2, r8, r0, asr #26
   24d20:	push	{r4, r5, r6, r7, r8, lr}
   24d24:	subs	r7, r1, #0
   24d28:	mov	r4, r0
   24d2c:	beq	24dc4 <__printf_chk@plt+0x13704>
   24d30:	ldr	r5, [r4, #32]
   24d34:	cmp	r5, #0
   24d38:	beq	24ddc <__printf_chk@plt+0x1371c>
   24d3c:	ldr	r3, [r5, #8]
   24d40:	ldr	r1, [r4, #16]
   24d44:	cmp	r1, r3
   24d48:	beq	24d74 <__printf_chk@plt+0x136b4>
   24d4c:	mov	r0, r5
   24d50:	bl	24980 <__printf_chk@plt+0x132c0>
   24d54:	ldr	r6, [r4, #32]
   24d58:	ldr	r3, [r6]
   24d5c:	sub	r3, r3, #1
   24d60:	cmp	r3, #0
   24d64:	str	r3, [r6]
   24d68:	mov	r5, r0
   24d6c:	ble	24e14 <__printf_chk@plt+0x13754>
   24d70:	str	r5, [r4, #32]
   24d74:	mov	r1, #0
   24d78:	add	r0, r5, #4
   24d7c:	bl	24264 <__printf_chk@plt+0x12ba4>
   24d80:	ldr	r3, [r4, #32]
   24d84:	ldr	r2, [r3, #20]
   24d88:	cmp	r2, #0
   24d8c:	movne	r1, #0
   24d90:	ldrne	r2, [r3, #24]
   24d94:	streq	r2, [r7, #4]
   24d98:	streq	r7, [r3, #24]
   24d9c:	streq	r7, [r3, #20]
   24da0:	strne	r1, [r7, #4]
   24da4:	strne	r7, [r2, #4]
   24da8:	strne	r7, [r3, #24]
   24dac:	ldr	r3, [r4, #16]
   24db0:	mov	r2, #0
   24db4:	add	r3, r3, #1
   24db8:	str	r3, [r4, #16]
   24dbc:	str	r2, [r4, #20]
   24dc0:	pop	{r4, r5, r6, r7, r8, pc}
   24dc4:	ldr	r1, [pc, #168]	; 24e74 <__printf_chk@plt+0x137b4>
   24dc8:	ldr	r0, [pc, #168]	; 24e78 <__printf_chk@plt+0x137b8>
   24dcc:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   24dd0:	ldr	r5, [r4, #32]
   24dd4:	cmp	r5, #0
   24dd8:	bne	24d3c <__printf_chk@plt+0x1367c>
   24ddc:	mov	r0, #28
   24de0:	bl	5130c <_Znwj@@Base>
   24de4:	mov	r2, #0
   24de8:	mov	r1, #1
   24dec:	mov	r3, r2
   24df0:	mov	r5, r0
   24df4:	str	r0, [r4, #32]
   24df8:	stm	r0, {r1, r2}
   24dfc:	str	r2, [r0, #8]
   24e00:	str	r2, [r0, #12]
   24e04:	str	r2, [r0, #16]
   24e08:	str	r2, [r0, #24]
   24e0c:	str	r2, [r0, #20]
   24e10:	b	24d40 <__printf_chk@plt+0x13680>
   24e14:	ldr	r0, [r6, #20]
   24e18:	bl	43410 <__printf_chk@plt+0x31d50>
   24e1c:	ldr	r0, [r6, #12]
   24e20:	cmp	r0, #0
   24e24:	beq	24e40 <__printf_chk@plt+0x13780>
   24e28:	ldr	r3, [r0, #128]	; 0x80
   24e2c:	str	r3, [r6, #12]
   24e30:	bl	5135c <_ZdlPv@@Base>
   24e34:	ldr	r0, [r6, #12]
   24e38:	cmp	r0, #0
   24e3c:	bne	24e28 <__printf_chk@plt+0x13768>
   24e40:	mov	r0, r6
   24e44:	bl	5135c <_ZdlPv@@Base>
   24e48:	b	24d70 <__printf_chk@plt+0x136b0>
   24e4c:	ldr	r0, [r6, #12]
   24e50:	cmp	r0, #0
   24e54:	bne	24e64 <__printf_chk@plt+0x137a4>
   24e58:	mov	r0, r6
   24e5c:	bl	5135c <_ZdlPv@@Base>
   24e60:	bl	11498 <__cxa_end_cleanup@plt>
   24e64:	ldr	r3, [r0, #128]	; 0x80
   24e68:	str	r3, [r6, #12]
   24e6c:	bl	5135c <_ZdlPv@@Base>
   24e70:	b	24e4c <__printf_chk@plt+0x1378c>
   24e74:	muleq	r5, r8, fp
   24e78:	andeq	r0, r0, r5, lsr #26
   24e7c:	push	{r4, r5, r6, r7, r8, lr}
   24e80:	mov	r4, r0
   24e84:	ldr	ip, [r1, #24]
   24e88:	mov	r5, r0
   24e8c:	ldr	r0, [pc, #164]	; 24f38 <__printf_chk@plt+0x13878>
   24e90:	mov	r6, #0
   24e94:	str	ip, [r4, #4]
   24e98:	str	r6, [r4, #12]
   24e9c:	str	r6, [r4, #16]
   24ea0:	str	r0, [r5], #24
   24ea4:	mov	r0, r5
   24ea8:	mov	r8, r2
   24eac:	mov	r7, r3
   24eb0:	bl	24654 <__printf_chk@plt+0x12f94>
   24eb4:	ldr	r1, [r4, #40]	; 0x28
   24eb8:	mov	r0, #1
   24ebc:	cmp	r1, r6
   24ec0:	str	r8, [r4, #60]	; 0x3c
   24ec4:	str	r6, [r4, #64]	; 0x40
   24ec8:	str	r7, [r4, #92]	; 0x5c
   24ecc:	str	r0, [r4, #68]	; 0x44
   24ed0:	str	r1, [r4, #76]	; 0x4c
   24ed4:	beq	24f18 <__printf_chk@plt+0x13858>
   24ed8:	ldr	r2, [r4, #56]	; 0x38
   24edc:	ldr	r3, [r2, #12]
   24ee0:	ldr	r2, [r2, #20]
   24ee4:	str	r3, [r4, #72]	; 0x48
   24ee8:	str	r2, [r4, #80]	; 0x50
   24eec:	str	r3, [r4, #16]
   24ef0:	str	r3, [r4, #12]
   24ef4:	ldr	r3, [pc, #64]	; 24f3c <__printf_chk@plt+0x1387c>
   24ef8:	ldr	r3, [r3]
   24efc:	mov	r0, r3
   24f00:	ldr	r3, [r3]
   24f04:	ldr	r3, [r3, #40]	; 0x28
   24f08:	blx	r3
   24f0c:	str	r0, [r4, #88]	; 0x58
   24f10:	mov	r0, r4
   24f14:	pop	{r4, r5, r6, r7, r8, pc}
   24f18:	str	r1, [r4, #72]	; 0x48
   24f1c:	str	r1, [r4, #80]	; 0x50
   24f20:	str	r1, [r4, #16]
   24f24:	str	r1, [r4, #12]
   24f28:	b	24ef4 <__printf_chk@plt+0x13834>
   24f2c:	mov	r0, r5
   24f30:	bl	22138 <__printf_chk@plt+0x10a78>
   24f34:	bl	11498 <__cxa_end_cleanup@plt>
   24f38:	andeq	r7, r5, ip, ror #6
   24f3c:	andeq	sp, r7, r0, lsl r0
   24f40:	push	{r4, r5, lr}
   24f44:	sub	sp, sp, #108	; 0x6c
   24f48:	ldr	r5, [pc, #208]	; 25020 <__printf_chk@plt+0x13960>
   24f4c:	ldr	r3, [pc, #208]	; 25024 <__printf_chk@plt+0x13964>
   24f50:	mov	r4, r1
   24f54:	ldr	ip, [r5]
   24f58:	ldr	r3, [r3]
   24f5c:	add	r1, r0, #28
   24f60:	mov	r2, #0
   24f64:	add	r0, sp, #4
   24f68:	str	ip, [sp, #100]	; 0x64
   24f6c:	bl	24e7c <__printf_chk@plt+0x137bc>
   24f70:	mov	r3, #0
   24f74:	str	r3, [sp]
   24f78:	ldr	r3, [sp, #16]
   24f7c:	ldr	r2, [sp, #20]
   24f80:	cmp	r3, r2
   24f84:	bcs	24fb8 <__printf_chk@plt+0x138f8>
   24f88:	add	r2, r3, #1
   24f8c:	str	r2, [sp, #16]
   24f90:	ldrb	r0, [r3]
   24f94:	cmp	r0, #0
   24f98:	bne	24ff8 <__printf_chk@plt+0x13938>
   24f9c:	ldr	r1, [sp]
   24fa0:	mov	r0, r4
   24fa4:	bl	24d20 <__printf_chk@plt+0x13660>
   24fa8:	ldr	r3, [sp, #16]
   24fac:	ldr	r2, [sp, #20]
   24fb0:	cmp	r3, r2
   24fb4:	bcc	24f88 <__printf_chk@plt+0x138c8>
   24fb8:	mov	r1, sp
   24fbc:	add	r0, sp, #4
   24fc0:	bl	21944 <__printf_chk@plt+0x10284>
   24fc4:	cmn	r0, #1
   24fc8:	bne	24f94 <__printf_chk@plt+0x138d4>
   24fcc:	ldr	r3, [pc, #84]	; 25028 <__printf_chk@plt+0x13968>
   24fd0:	add	r0, sp, #28
   24fd4:	str	r3, [sp, #4]
   24fd8:	bl	22138 <__printf_chk@plt+0x10a78>
   24fdc:	ldr	r2, [sp, #100]	; 0x64
   24fe0:	ldr	r3, [r5]
   24fe4:	mov	r0, #1
   24fe8:	cmp	r2, r3
   24fec:	bne	25008 <__printf_chk@plt+0x13948>
   24ff0:	add	sp, sp, #108	; 0x6c
   24ff4:	pop	{r4, r5, pc}
   24ff8:	uxtb	r1, r0
   24ffc:	mov	r0, r4
   25000:	bl	24a54 <__printf_chk@plt+0x13394>
   25004:	b	24f78 <__printf_chk@plt+0x138b8>
   25008:	bl	1148c <__stack_chk_fail@plt>
   2500c:	ldr	r3, [pc, #20]	; 25028 <__printf_chk@plt+0x13968>
   25010:	add	r0, sp, #28
   25014:	str	r3, [sp, #4]
   25018:	bl	22138 <__printf_chk@plt+0x10a78>
   2501c:	bl	11498 <__cxa_end_cleanup@plt>
   25020:	andeq	ip, r7, r0, lsl sp
   25024:	andeq	r6, r8, r0, lsr #25
   25028:	andeq	r7, r5, ip, ror #6
   2502c:	push	{r4, r5, r6, lr}
   25030:	sub	sp, sp, #40	; 0x28
   25034:	ldr	r4, [pc, #152]	; 250d4 <__printf_chk@plt+0x13a14>
   25038:	mov	r0, sp
   2503c:	ldr	r3, [r4]
   25040:	str	r3, [sp, #36]	; 0x24
   25044:	bl	244b8 <__printf_chk@plt+0x12df8>
   25048:	mov	r0, #52	; 0x34
   2504c:	bl	5130c <_Znwj@@Base>
   25050:	ldr	r1, [pc, #128]	; 250d8 <__printf_chk@plt+0x13a18>
   25054:	mov	r5, r0
   25058:	bl	23978 <__printf_chk@plt+0x122b8>
   2505c:	mov	r1, r5
   25060:	mov	r0, sp
   25064:	bl	24d20 <__printf_chk@plt+0x13660>
   25068:	ldr	r3, [pc, #108]	; 250dc <__printf_chk@plt+0x13a1c>
   2506c:	mov	r0, #96	; 0x60
   25070:	ldr	r6, [r3]
   25074:	bl	5130c <_Znwj@@Base>
   25078:	mov	r3, r6
   2507c:	mov	r2, #0
   25080:	mov	r1, sp
   25084:	mov	r5, r0
   25088:	bl	24e7c <__printf_chk@plt+0x137bc>
   2508c:	mov	r0, r5
   25090:	bl	231a0 <__printf_chk@plt+0x11ae0>
   25094:	mov	r0, sp
   25098:	bl	22138 <__printf_chk@plt+0x10a78>
   2509c:	ldr	r2, [sp, #36]	; 0x24
   250a0:	ldr	r3, [r4]
   250a4:	cmp	r2, r3
   250a8:	bne	250b4 <__printf_chk@plt+0x139f4>
   250ac:	add	sp, sp, #40	; 0x28
   250b0:	pop	{r4, r5, r6, pc}
   250b4:	bl	1148c <__stack_chk_fail@plt>
   250b8:	mov	r0, r5
   250bc:	bl	5135c <_ZdlPv@@Base>
   250c0:	mov	r0, sp
   250c4:	bl	22138 <__printf_chk@plt+0x10a78>
   250c8:	bl	11498 <__cxa_end_cleanup@plt>
   250cc:	b	250b8 <__printf_chk@plt+0x139f8>
   250d0:	b	250c0 <__printf_chk@plt+0x13a00>
   250d4:	andeq	ip, r7, r0, lsl sp
   250d8:	andeq	r2, r8, r8, lsr #26
   250dc:	andeq	r6, r8, r0, lsr #25
   250e0:	push	{r4, r5, r6, lr}
   250e4:	mov	r6, r0
   250e8:	ldr	r3, [pc, #112]	; 25160 <__printf_chk@plt+0x13aa0>
   250ec:	mov	r5, #0
   250f0:	mov	r4, r0
   250f4:	str	r5, [r0, #4]
   250f8:	str	r5, [r0, #12]
   250fc:	str	r5, [r0, #16]
   25100:	str	r3, [r6], #24
   25104:	mov	r0, r6
   25108:	bl	244b8 <__printf_chk@plt+0x12df8>
   2510c:	ldr	r3, [pc, #80]	; 25164 <__printf_chk@plt+0x13aa4>
   25110:	mov	r2, #1
   25114:	str	r5, [r4, #92]	; 0x5c
   25118:	ldr	r0, [r3]
   2511c:	str	r5, [r4, #72]	; 0x48
   25120:	str	r5, [r4, #80]	; 0x50
   25124:	ldr	r3, [r0]
   25128:	str	r5, [r4, #16]
   2512c:	str	r5, [r4, #12]
   25130:	str	r5, [r4, #64]	; 0x40
   25134:	str	r5, [r4, #60]	; 0x3c
   25138:	str	r5, [r4, #76]	; 0x4c
   2513c:	str	r2, [r4, #68]	; 0x44
   25140:	ldr	r3, [r3, #40]	; 0x28
   25144:	blx	r3
   25148:	str	r0, [r4, #88]	; 0x58
   2514c:	mov	r0, r4
   25150:	pop	{r4, r5, r6, pc}
   25154:	mov	r0, r6
   25158:	bl	22138 <__printf_chk@plt+0x10a78>
   2515c:	bl	11498 <__cxa_end_cleanup@plt>
   25160:	andeq	r7, r5, ip, ror #6
   25164:	andeq	sp, r7, r0, lsl r0
   25168:	ldr	r0, [r0, #48]	; 0x30
   2516c:	bx	lr
   25170:	push	{r4, r5, r6, r7, r8, lr}
   25174:	subs	r7, r0, #0
   25178:	beq	251e0 <__printf_chk@plt+0x13b20>
   2517c:	bl	115a0 <strlen@plt>
   25180:	mov	r5, r0
   25184:	mov	r0, #28
   25188:	bl	5130c <_Znwj@@Base>
   2518c:	ldr	r2, [pc, #152]	; 2522c <__printf_chk@plt+0x13b6c>
   25190:	mov	r3, #0
   25194:	mov	r4, r0
   25198:	strd	r2, [r0]
   2519c:	str	r3, [r0, #12]
   251a0:	str	r3, [r0, #16]
   251a4:	mov	r0, r5
   251a8:	bl	113d8 <_Znaj@plt>
   251ac:	cmp	r5, #0
   251b0:	mov	r6, r0
   251b4:	str	r0, [r4, #24]
   251b8:	bne	251d0 <__printf_chk@plt+0x13b10>
   251bc:	add	r5, r6, r5
   251c0:	str	r5, [r4, #16]
   251c4:	str	r6, [r4, #12]
   251c8:	mov	r0, r4
   251cc:	pop	{r4, r5, r6, r7, r8, pc}
   251d0:	mov	r1, r7
   251d4:	mov	r2, r5
   251d8:	bl	1157c <memcpy@plt>
   251dc:	b	251bc <__printf_chk@plt+0x13afc>
   251e0:	mov	r0, #28
   251e4:	bl	5130c <_Znwj@@Base>
   251e8:	ldr	r3, [pc, #60]	; 2522c <__printf_chk@plt+0x13b6c>
   251ec:	mov	r4, r0
   251f0:	str	r7, [r0, #4]
   251f4:	str	r7, [r0, #12]
   251f8:	str	r7, [r0, #16]
   251fc:	mov	r0, r7
   25200:	str	r3, [r4]
   25204:	bl	113d8 <_Znaj@plt>
   25208:	str	r0, [r4, #24]
   2520c:	str	r0, [r4, #12]
   25210:	str	r0, [r4, #16]
   25214:	mov	r0, r4
   25218:	pop	{r4, r5, r6, r7, r8, pc}
   2521c:	mov	r0, r4
   25220:	bl	5135c <_ZdlPv@@Base>
   25224:	bl	11498 <__cxa_end_cleanup@plt>
   25228:	b	2521c <__printf_chk@plt+0x13b5c>
   2522c:	andeq	r7, r5, r0, ror #5
   25230:	push	{r4, r5, r6, r7, r8, lr}
   25234:	subs	r6, r1, #0
   25238:	beq	252c8 <__printf_chk@plt+0x13c08>
   2523c:	ble	252d4 <__printf_chk@plt+0x13c14>
   25240:	ldr	r3, [r0, #100]	; 0x64
   25244:	cmp	r3, r6
   25248:	blt	252d4 <__printf_chk@plt+0x13c14>
   2524c:	cmp	r6, #1
   25250:	ldr	r4, [r0, #96]	; 0x60
   25254:	ble	2529c <__printf_chk@plt+0x13bdc>
   25258:	ldr	r8, [pc, #140]	; 252ec <__printf_chk@plt+0x13c2c>
   2525c:	ldr	r7, [pc, #140]	; 252f0 <__printf_chk@plt+0x13c30>
   25260:	mov	r5, #1
   25264:	b	25278 <__printf_chk@plt+0x13bb8>
   25268:	add	r5, r5, #1
   2526c:	cmp	r6, r5
   25270:	ldr	r4, [r4, #40]	; 0x28
   25274:	beq	2529c <__printf_chk@plt+0x13bdc>
   25278:	cmp	r4, #0
   2527c:	bne	25268 <__printf_chk@plt+0x13ba8>
   25280:	mov	r1, r8
   25284:	mov	r0, r7
   25288:	add	r5, r5, #1
   2528c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   25290:	cmp	r6, r5
   25294:	ldr	r4, [r4, #40]	; 0x28
   25298:	bne	25278 <__printf_chk@plt+0x13bb8>
   2529c:	ldr	r3, [pc, #80]	; 252f4 <__printf_chk@plt+0x13c34>
   252a0:	mov	r0, #96	; 0x60
   252a4:	ldr	r6, [r3]
   252a8:	bl	5130c <_Znwj@@Base>
   252ac:	mov	r3, r6
   252b0:	mov	r1, r4
   252b4:	mov	r2, #0
   252b8:	mov	r5, r0
   252bc:	bl	24e7c <__printf_chk@plt+0x137bc>
   252c0:	mov	r0, r5
   252c4:	pop	{r4, r5, r6, r7, r8, pc}
   252c8:	ldr	r0, [r0, #92]	; 0x5c
   252cc:	pop	{r4, r5, r6, r7, r8, lr}
   252d0:	b	25170 <__printf_chk@plt+0x13ab0>
   252d4:	mov	r5, #0
   252d8:	mov	r0, r5
   252dc:	pop	{r4, r5, r6, r7, r8, pc}
   252e0:	mov	r0, r5
   252e4:	bl	5135c <_ZdlPv@@Base>
   252e8:	bl	11498 <__cxa_end_cleanup@plt>
   252ec:	muleq	r5, r8, fp
   252f0:	andeq	r0, r0, r3, ror #28
   252f4:	andeq	r6, r8, r0, lsr #25
   252f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   252fc:	sub	sp, sp, #28
   25300:	ldr	r5, [pc, #1476]	; 258cc <__printf_chk@plt+0x1420c>
   25304:	cmp	r0, #0
   25308:	ldr	r3, [r5]
   2530c:	str	r3, [sp, #20]
   25310:	beq	25320 <__printf_chk@plt+0x13c60>
   25314:	ldrb	r3, [r0]
   25318:	cmp	r3, #0
   2531c:	bne	25344 <__printf_chk@plt+0x13c84>
   25320:	ldr	r1, [pc, #1448]	; 258d0 <__printf_chk@plt+0x14210>
   25324:	ldr	r0, [pc, #1448]	; 258d4 <__printf_chk@plt+0x14214>
   25328:	bl	23384 <__printf_chk@plt+0x11cc4>
   2532c:	ldr	r2, [sp, #20]
   25330:	ldr	r3, [r5]
   25334:	cmp	r2, r3
   25338:	bne	258a4 <__printf_chk@plt+0x141e4>
   2533c:	add	sp, sp, #28
   25340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25344:	ldrb	r1, [r0, #1]
   25348:	cmp	r1, #0
   2534c:	bne	254ac <__printf_chk@plt+0x13dec>
   25350:	ldr	r2, [pc, #1408]	; 258d8 <__printf_chk@plt+0x14218>
   25354:	ldrb	r2, [r2, r3]
   25358:	cmp	r2, #0
   2535c:	bne	254ec <__printf_chk@plt+0x13e2c>
   25360:	cmp	r3, #42	; 0x2a
   25364:	beq	25540 <__printf_chk@plt+0x13e80>
   25368:	cmp	r3, #64	; 0x40
   2536c:	beq	25674 <__printf_chk@plt+0x13fb4>
   25370:	cmp	r3, #94	; 0x5e
   25374:	bne	254fc <__printf_chk@plt+0x13e3c>
   25378:	bl	22a60 <__printf_chk@plt+0x113a0>
   2537c:	mov	r6, sp
   25380:	mov	r9, r0
   25384:	mov	r0, r6
   25388:	bl	51e74 <_ZdlPv@@Base+0xb18>
   2538c:	ldr	r3, [pc, #1352]	; 258dc <__printf_chk@plt+0x1421c>
   25390:	ldr	r3, [r3]
   25394:	ldrd	r2, [r3, #12]
   25398:	cmp	r2, r3
   2539c:	bcs	25518 <__printf_chk@plt+0x13e58>
   253a0:	cmp	r9, #0
   253a4:	ble	254a0 <__printf_chk@plt+0x13de0>
   253a8:	mov	r8, #1
   253ac:	mov	sl, #32
   253b0:	mov	r0, r8
   253b4:	bl	22860 <__printf_chk@plt+0x111a0>
   253b8:	mov	r7, r0
   253bc:	b	253f8 <__printf_chk@plt+0x13d38>
   253c0:	add	r2, r3, #1
   253c4:	str	r2, [r7, #12]
   253c8:	ldrb	r0, [r3]
   253cc:	cmp	r0, #142	; 0x8e
   253d0:	ldr	r3, [sp, #4]
   253d4:	ldr	r2, [sp, #8]
   253d8:	moveq	r0, #34	; 0x22
   253dc:	cmp	r3, r2
   253e0:	uxtb	r4, r0
   253e4:	bge	25520 <__printf_chk@plt+0x13e60>
   253e8:	ldr	r2, [sp]
   253ec:	add	r1, r3, #1
   253f0:	str	r1, [sp, #4]
   253f4:	strb	r4, [r2, r3]
   253f8:	ldr	r3, [r7, #12]
   253fc:	ldr	r2, [r7, #16]
   25400:	cmp	r3, r2
   25404:	bcc	253c0 <__printf_chk@plt+0x13d00>
   25408:	ldr	r3, [r7]
   2540c:	mov	r1, #0
   25410:	mov	r0, r7
   25414:	ldr	r3, [r3, #8]
   25418:	blx	r3
   2541c:	cmn	r0, #1
   25420:	bne	253cc <__printf_chk@plt+0x13d0c>
   25424:	mov	r0, r8
   25428:	bl	22984 <__printf_chk@plt+0x112c4>
   2542c:	cmp	r0, #0
   25430:	beq	25454 <__printf_chk@plt+0x13d94>
   25434:	ldr	r3, [sp, #4]
   25438:	ldr	r2, [sp, #8]
   2543c:	cmp	r3, r2
   25440:	bge	25530 <__printf_chk@plt+0x13e70>
   25444:	ldr	r2, [sp]
   25448:	add	r1, r3, #1
   2544c:	str	r1, [sp, #4]
   25450:	strb	sl, [r2, r3]
   25454:	ldr	r3, [r7]
   25458:	mov	r0, r7
   2545c:	ldr	r3, [r3, #4]
   25460:	blx	r3
   25464:	add	r8, r8, #1
   25468:	cmp	r9, r8
   2546c:	bge	253b0 <__printf_chk@plt+0x13cf0>
   25470:	ldr	r3, [sp, #4]
   25474:	ldr	r2, [sp, #8]
   25478:	cmp	r3, r2
   2547c:	bge	25894 <__printf_chk@plt+0x141d4>
   25480:	ldr	r2, [sp]
   25484:	add	r0, r3, #1
   25488:	mov	r1, #0
   2548c:	str	r0, [sp, #4]
   25490:	strb	r1, [r2, r3]
   25494:	ldr	r0, [sp]
   25498:	bl	25170 <__printf_chk@plt+0x13ab0>
   2549c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   254a0:	mov	r0, r6
   254a4:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   254a8:	b	2532c <__printf_chk@plt+0x13c6c>
   254ac:	ldr	ip, [pc, #1060]	; 258d8 <__printf_chk@plt+0x14218>
   254b0:	ldrb	r3, [ip, r3]
   254b4:	cmp	r3, #0
   254b8:	beq	254fc <__printf_chk@plt+0x13e3c>
   254bc:	add	r3, r0, #1
   254c0:	ldrb	r2, [ip, r1]
   254c4:	cmp	r2, #0
   254c8:	beq	254fc <__printf_chk@plt+0x13e3c>
   254cc:	ldrb	r1, [r3, #1]!
   254d0:	cmp	r1, #0
   254d4:	bne	254c0 <__printf_chk@plt+0x13e00>
   254d8:	mov	r2, #10
   254dc:	bl	11354 <strtol@plt>
   254e0:	bl	22860 <__printf_chk@plt+0x111a0>
   254e4:	bl	231a0 <__printf_chk@plt+0x11ae0>
   254e8:	b	2532c <__printf_chk@plt+0x13c6c>
   254ec:	sub	r0, r3, #48	; 0x30
   254f0:	bl	22860 <__printf_chk@plt+0x111a0>
   254f4:	bl	231a0 <__printf_chk@plt+0x11ae0>
   254f8:	b	2532c <__printf_chk@plt+0x13c6c>
   254fc:	mov	r1, r0
   25500:	mov	r0, sp
   25504:	bl	4c730 <__printf_chk@plt+0x3b070>
   25508:	mov	r1, sp
   2550c:	ldr	r0, [pc, #972]	; 258e0 <__printf_chk@plt+0x14220>
   25510:	bl	23384 <__printf_chk@plt+0x11cc4>
   25514:	b	2532c <__printf_chk@plt+0x13c6c>
   25518:	bl	22684 <__printf_chk@plt+0x10fc4>
   2551c:	b	253a0 <__printf_chk@plt+0x13ce0>
   25520:	mov	r0, r6
   25524:	bl	52138 <_ZdlPv@@Base+0xddc>
   25528:	ldr	r3, [sp, #4]
   2552c:	b	253e8 <__printf_chk@plt+0x13d28>
   25530:	mov	r0, r6
   25534:	bl	52138 <_ZdlPv@@Base+0xddc>
   25538:	ldr	r3, [sp, #4]
   2553c:	b	25444 <__printf_chk@plt+0x13d84>
   25540:	bl	22a60 <__printf_chk@plt+0x113a0>
   25544:	mov	r6, sp
   25548:	mov	r8, r0
   2554c:	mov	r0, r6
   25550:	bl	51e74 <_ZdlPv@@Base+0xb18>
   25554:	cmp	r8, #0
   25558:	ble	254a0 <__printf_chk@plt+0x13de0>
   2555c:	mov	r7, #1
   25560:	mov	r9, #32
   25564:	mov	r0, r7
   25568:	bl	22860 <__printf_chk@plt+0x111a0>
   2556c:	mov	r4, r0
   25570:	b	25588 <__printf_chk@plt+0x13ec8>
   25574:	add	r2, r3, #1
   25578:	str	r2, [r4, #12]
   2557c:	ldrb	r0, [r3]
   25580:	cmp	r0, #142	; 0x8e
   25584:	bne	2562c <__printf_chk@plt+0x13f6c>
   25588:	ldr	r3, [r4, #12]
   2558c:	ldr	r2, [r4, #16]
   25590:	cmp	r3, r2
   25594:	bcc	25574 <__printf_chk@plt+0x13eb4>
   25598:	ldr	r3, [r4]
   2559c:	mov	r1, #0
   255a0:	mov	r0, r4
   255a4:	ldr	r3, [r3, #8]
   255a8:	blx	r3
   255ac:	cmn	r0, #1
   255b0:	bne	25580 <__printf_chk@plt+0x13ec0>
   255b4:	cmp	r8, r7
   255b8:	beq	255dc <__printf_chk@plt+0x13f1c>
   255bc:	ldr	r3, [sp, #4]
   255c0:	ldr	r2, [sp, #8]
   255c4:	cmp	r3, r2
   255c8:	bge	25664 <__printf_chk@plt+0x13fa4>
   255cc:	ldr	r2, [sp]
   255d0:	add	r1, r3, #1
   255d4:	str	r1, [sp, #4]
   255d8:	strb	r9, [r2, r3]
   255dc:	ldr	r3, [r4]
   255e0:	mov	r0, r4
   255e4:	ldr	r3, [r3, #4]
   255e8:	blx	r3
   255ec:	add	r7, r7, #1
   255f0:	cmp	r8, r7
   255f4:	bge	25564 <__printf_chk@plt+0x13ea4>
   255f8:	ldr	r3, [sp, #4]
   255fc:	ldr	r2, [sp, #8]
   25600:	cmp	r3, r2
   25604:	bge	25874 <__printf_chk@plt+0x141b4>
   25608:	ldr	r2, [sp]
   2560c:	add	r0, r3, #1
   25610:	mov	r1, #0
   25614:	str	r0, [sp, #4]
   25618:	strb	r1, [r2, r3]
   2561c:	ldr	r0, [sp]
   25620:	bl	25170 <__printf_chk@plt+0x13ab0>
   25624:	bl	231a0 <__printf_chk@plt+0x11ae0>
   25628:	b	254a0 <__printf_chk@plt+0x13de0>
   2562c:	ldr	r3, [sp, #4]
   25630:	ldr	r2, [sp, #8]
   25634:	uxtb	sl, r0
   25638:	cmp	r3, r2
   2563c:	bge	25654 <__printf_chk@plt+0x13f94>
   25640:	ldr	r2, [sp]
   25644:	add	r1, r3, #1
   25648:	str	r1, [sp, #4]
   2564c:	strb	sl, [r2, r3]
   25650:	b	25588 <__printf_chk@plt+0x13ec8>
   25654:	mov	r0, r6
   25658:	bl	52138 <_ZdlPv@@Base+0xddc>
   2565c:	ldr	r3, [sp, #4]
   25660:	b	25640 <__printf_chk@plt+0x13f80>
   25664:	mov	r0, r6
   25668:	bl	52138 <_ZdlPv@@Base+0xddc>
   2566c:	ldr	r3, [sp, #4]
   25670:	b	255cc <__printf_chk@plt+0x13f0c>
   25674:	bl	22a60 <__printf_chk@plt+0x113a0>
   25678:	mov	r6, sp
   2567c:	mov	r8, r0
   25680:	mov	r0, r6
   25684:	bl	51e74 <_ZdlPv@@Base+0xb18>
   25688:	cmp	r8, #0
   2568c:	ble	254a0 <__printf_chk@plt+0x13de0>
   25690:	mov	r7, #1
   25694:	mov	r9, #34	; 0x22
   25698:	mvn	sl, #115	; 0x73
   2569c:	ldr	r3, [sp, #4]
   256a0:	ldr	r2, [sp, #8]
   256a4:	cmp	r3, r2
   256a8:	bge	25844 <__printf_chk@plt+0x14184>
   256ac:	ldr	r2, [sp]
   256b0:	add	r1, r3, #1
   256b4:	str	r1, [sp, #4]
   256b8:	strb	r9, [r2, r3]
   256bc:	ldr	r3, [sp, #4]
   256c0:	ldr	r2, [sp, #8]
   256c4:	cmp	r3, r2
   256c8:	bge	25834 <__printf_chk@plt+0x14174>
   256cc:	ldr	r2, [sp]
   256d0:	add	r1, r3, #1
   256d4:	str	r1, [sp, #4]
   256d8:	mov	r0, r7
   256dc:	strb	sl, [r2, r3]
   256e0:	bl	22860 <__printf_chk@plt+0x111a0>
   256e4:	mov	r4, r0
   256e8:	b	25700 <__printf_chk@plt+0x14040>
   256ec:	add	r2, r3, #1
   256f0:	str	r2, [r4, #12]
   256f4:	ldrb	r0, [r3]
   256f8:	cmp	r0, #142	; 0x8e
   256fc:	bne	257ec <__printf_chk@plt+0x1412c>
   25700:	ldr	r3, [r4, #12]
   25704:	ldr	r2, [r4, #16]
   25708:	cmp	r3, r2
   2570c:	bcc	256ec <__printf_chk@plt+0x1402c>
   25710:	ldr	r3, [r4]
   25714:	mov	r1, #0
   25718:	mov	r0, r4
   2571c:	ldr	r3, [r3, #8]
   25720:	blx	r3
   25724:	cmn	r0, #1
   25728:	bne	256f8 <__printf_chk@plt+0x14038>
   2572c:	ldr	r3, [sp, #4]
   25730:	ldr	r2, [sp, #8]
   25734:	cmp	r3, r2
   25738:	bge	25824 <__printf_chk@plt+0x14164>
   2573c:	ldr	r2, [sp]
   25740:	add	r0, r3, #1
   25744:	mvn	r1, #114	; 0x72
   25748:	str	r0, [sp, #4]
   2574c:	strb	r1, [r2, r3]
   25750:	ldr	r3, [sp, #4]
   25754:	ldr	r2, [sp, #8]
   25758:	cmp	r3, r2
   2575c:	bge	25814 <__printf_chk@plt+0x14154>
   25760:	ldr	r2, [sp]
   25764:	add	r1, r3, #1
   25768:	cmp	r7, r8
   2576c:	str	r1, [sp, #4]
   25770:	strb	r9, [r2, r3]
   25774:	beq	2579c <__printf_chk@plt+0x140dc>
   25778:	ldr	r3, [sp, #4]
   2577c:	ldr	r2, [sp, #8]
   25780:	cmp	r3, r2
   25784:	bge	25864 <__printf_chk@plt+0x141a4>
   25788:	ldr	r2, [sp]
   2578c:	add	r0, r3, #1
   25790:	mov	r1, #32
   25794:	str	r0, [sp, #4]
   25798:	strb	r1, [r2, r3]
   2579c:	ldr	r3, [r4]
   257a0:	mov	r0, r4
   257a4:	ldr	r3, [r3, #4]
   257a8:	blx	r3
   257ac:	add	r7, r7, #1
   257b0:	cmp	r8, r7
   257b4:	bge	2569c <__printf_chk@plt+0x13fdc>
   257b8:	ldr	r3, [sp, #4]
   257bc:	ldr	r2, [sp, #8]
   257c0:	cmp	r3, r2
   257c4:	bge	25884 <__printf_chk@plt+0x141c4>
   257c8:	ldr	r2, [sp]
   257cc:	add	r0, r3, #1
   257d0:	mov	r1, #0
   257d4:	str	r0, [sp, #4]
   257d8:	strb	r1, [r2, r3]
   257dc:	ldr	r0, [sp]
   257e0:	bl	25170 <__printf_chk@plt+0x13ab0>
   257e4:	bl	231a0 <__printf_chk@plt+0x11ae0>
   257e8:	b	254a0 <__printf_chk@plt+0x13de0>
   257ec:	ldr	r3, [sp, #4]
   257f0:	ldr	r2, [sp, #8]
   257f4:	uxtb	fp, r0
   257f8:	cmp	r3, r2
   257fc:	bge	25854 <__printf_chk@plt+0x14194>
   25800:	ldr	r2, [sp]
   25804:	add	r1, r3, #1
   25808:	str	r1, [sp, #4]
   2580c:	strb	fp, [r2, r3]
   25810:	b	25700 <__printf_chk@plt+0x14040>
   25814:	mov	r0, r6
   25818:	bl	52138 <_ZdlPv@@Base+0xddc>
   2581c:	ldr	r3, [sp, #4]
   25820:	b	25760 <__printf_chk@plt+0x140a0>
   25824:	mov	r0, r6
   25828:	bl	52138 <_ZdlPv@@Base+0xddc>
   2582c:	ldr	r3, [sp, #4]
   25830:	b	2573c <__printf_chk@plt+0x1407c>
   25834:	mov	r0, r6
   25838:	bl	52138 <_ZdlPv@@Base+0xddc>
   2583c:	ldr	r3, [sp, #4]
   25840:	b	256cc <__printf_chk@plt+0x1400c>
   25844:	mov	r0, r6
   25848:	bl	52138 <_ZdlPv@@Base+0xddc>
   2584c:	ldr	r3, [sp, #4]
   25850:	b	256ac <__printf_chk@plt+0x13fec>
   25854:	mov	r0, r6
   25858:	bl	52138 <_ZdlPv@@Base+0xddc>
   2585c:	ldr	r3, [sp, #4]
   25860:	b	25800 <__printf_chk@plt+0x14140>
   25864:	mov	r0, r6
   25868:	bl	52138 <_ZdlPv@@Base+0xddc>
   2586c:	ldr	r3, [sp, #4]
   25870:	b	25788 <__printf_chk@plt+0x140c8>
   25874:	mov	r0, r6
   25878:	bl	52138 <_ZdlPv@@Base+0xddc>
   2587c:	ldr	r3, [sp, #4]
   25880:	b	25608 <__printf_chk@plt+0x13f48>
   25884:	mov	r0, r6
   25888:	bl	52138 <_ZdlPv@@Base+0xddc>
   2588c:	ldr	r3, [sp, #4]
   25890:	b	257c8 <__printf_chk@plt+0x14108>
   25894:	mov	r0, r6
   25898:	bl	52138 <_ZdlPv@@Base+0xddc>
   2589c:	ldr	r3, [sp, #4]
   258a0:	b	25480 <__printf_chk@plt+0x13dc0>
   258a4:	bl	1148c <__stack_chk_fail@plt>
   258a8:	mov	r0, r6
   258ac:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   258b0:	bl	11498 <__cxa_end_cleanup@plt>
   258b4:	mov	r0, r6
   258b8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   258bc:	bl	11498 <__cxa_end_cleanup@plt>
   258c0:	mov	r0, r6
   258c4:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   258c8:	bl	11498 <__cxa_end_cleanup@plt>
   258cc:	andeq	ip, r7, r0, lsl sp
   258d0:	andeq	r6, r8, r0, lsr #15
   258d4:	andeq	r7, r5, r4, ror #29
   258d8:	muleq	r8, r8, r0
   258dc:	andeq	sp, r7, r0, lsl r0
   258e0:	strdeq	r7, [r5], -ip
   258e4:	mov	r1, r0
   258e8:	push	{r4, lr}
   258ec:	ldr	r0, [pc, #32]	; 25914 <__printf_chk@plt+0x14254>
   258f0:	bl	13794 <__printf_chk@plt+0x20d4>
   258f4:	subs	r3, r0, #0
   258f8:	popeq	{r4, pc}
   258fc:	ldr	r3, [r3]
   25900:	ldr	r3, [r3, #32]
   25904:	blx	r3
   25908:	bl	25170 <__printf_chk@plt+0x13ab0>
   2590c:	pop	{r4, lr}
   25910:	b	231a0 <__printf_chk@plt+0x11ae0>
   25914:	andeq	r5, r8, r8, asr #20
   25918:	push	{r4, lr}
   2591c:	bl	11684 <getenv@plt>
   25920:	subs	r3, r0, #0
   25924:	popeq	{r4, pc}
   25928:	ldrb	r3, [r3]
   2592c:	cmp	r3, #0
   25930:	popeq	{r4, pc}
   25934:	bl	25170 <__printf_chk@plt+0x13ab0>
   25938:	pop	{r4, lr}
   2593c:	b	231a0 <__printf_chk@plt+0x11ae0>
   25940:	push	{r4, r5, r6, lr}
   25944:	mov	r4, r0
   25948:	mov	r5, r2
   2594c:	bl	24654 <__printf_chk@plt+0x12f94>
   25950:	mov	r3, #0
   25954:	str	r5, [r4, #36]	; 0x24
   25958:	str	r3, [r4, #40]	; 0x28
   2595c:	mov	r0, r4
   25960:	pop	{r4, r5, r6, pc}
   25964:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25968:	mov	r9, r0
   2596c:	mov	r5, r1
   25970:	bl	244b8 <__printf_chk@plt+0x12df8>
   25974:	mov	r3, #0
   25978:	str	r3, [r9, #40]	; 0x28
   2597c:	mov	r1, r5
   25980:	mov	r0, r9
   25984:	bl	2478c <__printf_chk@plt+0x130cc>
   25988:	ldr	r4, [r5, #40]	; 0x28
   2598c:	ldr	r3, [r5, #36]	; 0x24
   25990:	cmp	r4, #0
   25994:	str	r3, [r9, #36]	; 0x24
   25998:	add	r6, r9, #40	; 0x28
   2599c:	beq	259d8 <__printf_chk@plt+0x14318>
   259a0:	mov	r8, #0
   259a4:	mov	r0, #44	; 0x2c
   259a8:	bl	5130c <_Znwj@@Base>
   259ac:	mov	r1, r4
   259b0:	mov	r5, r0
   259b4:	ldr	r7, [r4, #36]	; 0x24
   259b8:	bl	24654 <__printf_chk@plt+0x12f94>
   259bc:	str	r8, [r5, #40]	; 0x28
   259c0:	str	r7, [r5, #36]	; 0x24
   259c4:	str	r5, [r6]
   259c8:	ldr	r4, [r4, #40]	; 0x28
   259cc:	add	r6, r5, #40	; 0x28
   259d0:	cmp	r4, #0
   259d4:	bne	259a4 <__printf_chk@plt+0x142e4>
   259d8:	mov	r0, r9
   259dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   259e0:	b	259ec <__printf_chk@plt+0x1432c>
   259e4:	mov	r0, r5
   259e8:	bl	5135c <_ZdlPv@@Base>
   259ec:	mov	r0, r9
   259f0:	bl	22138 <__printf_chk@plt+0x10a78>
   259f4:	bl	11498 <__cxa_end_cleanup@plt>
   259f8:	push	{r4, lr}
   259fc:	mov	r4, r0
   25a00:	bl	22138 <__printf_chk@plt+0x10a78>
   25a04:	mov	r0, r4
   25a08:	pop	{r4, pc}
   25a0c:	push	{r4, r5, r6, r7, r8, lr}
   25a10:	mov	r5, r0
   25a14:	ldr	r0, [r0, #96]	; 0x60
   25a18:	mov	r8, r1
   25a1c:	cmp	r0, #0
   25a20:	mov	r7, r2
   25a24:	bne	25a30 <__printf_chk@plt+0x14370>
   25a28:	b	25a74 <__printf_chk@plt+0x143b4>
   25a2c:	mov	r0, r3
   25a30:	ldr	r3, [r0, #40]	; 0x28
   25a34:	cmp	r3, #0
   25a38:	bne	25a2c <__printf_chk@plt+0x1436c>
   25a3c:	add	r4, r0, #40	; 0x28
   25a40:	mov	r0, #44	; 0x2c
   25a44:	bl	5130c <_Znwj@@Base>
   25a48:	mov	r1, r8
   25a4c:	mov	r6, r0
   25a50:	bl	24654 <__printf_chk@plt+0x12f94>
   25a54:	ldr	r3, [r5, #100]	; 0x64
   25a58:	mov	r2, #0
   25a5c:	add	r3, r3, #1
   25a60:	str	r7, [r6, #36]	; 0x24
   25a64:	str	r2, [r6, #40]	; 0x28
   25a68:	str	r6, [r4]
   25a6c:	str	r3, [r5, #100]	; 0x64
   25a70:	pop	{r4, r5, r6, r7, r8, pc}
   25a74:	add	r4, r5, #96	; 0x60
   25a78:	b	25a40 <__printf_chk@plt+0x14380>
   25a7c:	mov	r0, r6
   25a80:	bl	5135c <_ZdlPv@@Base>
   25a84:	bl	11498 <__cxa_end_cleanup@plt>
   25a88:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25a8c:	mov	r5, r1
   25a90:	ldr	r7, [pc, #660]	; 25d2c <__printf_chk@plt+0x1466c>
   25a94:	ldr	r1, [r0, #16]
   25a98:	ldr	r2, [r5, #16]
   25a9c:	sub	sp, sp, #208	; 0xd0
   25aa0:	ldr	r3, [r7]
   25aa4:	cmp	r1, r2
   25aa8:	str	r3, [sp, #204]	; 0xcc
   25aac:	movne	r4, #0
   25ab0:	beq	25ad0 <__printf_chk@plt+0x14410>
   25ab4:	ldr	r2, [sp, #204]	; 0xcc
   25ab8:	ldr	r3, [r7]
   25abc:	mov	r0, r4
   25ac0:	cmp	r2, r3
   25ac4:	bne	25d04 <__printf_chk@plt+0x14644>
   25ac8:	add	sp, sp, #208	; 0xd0
   25acc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25ad0:	ldr	r3, [pc, #600]	; 25d30 <__printf_chk@plt+0x14670>
   25ad4:	mov	r4, r0
   25ad8:	mov	r2, #0
   25adc:	ldr	r6, [r3]
   25ae0:	mov	r1, r4
   25ae4:	mov	r3, r6
   25ae8:	add	r0, sp, #12
   25aec:	bl	24e7c <__printf_chk@plt+0x137bc>
   25af0:	mov	r1, r5
   25af4:	mov	r3, r6
   25af8:	add	r0, sp, #108	; 0x6c
   25afc:	mov	r2, #0
   25b00:	ldr	r5, [pc, #556]	; 25d34 <__printf_chk@plt+0x14674>
   25b04:	bl	24e7c <__printf_chk@plt+0x137bc>
   25b08:	ldr	r5, [r4, #16]
   25b0c:	subs	r5, r5, #1
   25b10:	bmi	25ce4 <__printf_chk@plt+0x14624>
   25b14:	ldr	r6, [pc, #540]	; 25d38 <__printf_chk@plt+0x14678>
   25b18:	ldr	r8, [pc, #540]	; 25d3c <__printf_chk@plt+0x1467c>
   25b1c:	ldr	r9, [pc, #540]	; 25d40 <__printf_chk@plt+0x14680>
   25b20:	b	25bf4 <__printf_chk@plt+0x14534>
   25b24:	add	r2, r3, #1
   25b28:	str	r2, [sp, #24]
   25b2c:	ldrb	r4, [r3]
   25b30:	ldr	r3, [sp, #120]	; 0x78
   25b34:	ldr	r1, [sp, #124]	; 0x7c
   25b38:	mov	r2, #0
   25b3c:	cmp	r3, r1
   25b40:	str	r2, [sp, #8]
   25b44:	bcs	25c34 <__printf_chk@plt+0x14574>
   25b48:	add	r2, r3, #1
   25b4c:	str	r2, [sp, #120]	; 0x78
   25b50:	ldrb	sl, [r3]
   25b54:	cmp	r4, sl
   25b58:	bne	25c60 <__printf_chk@plt+0x145a0>
   25b5c:	cmp	r4, #0
   25b60:	bne	25bec <__printf_chk@plt+0x1452c>
   25b64:	ldr	r3, [sp, #4]
   25b68:	cmp	r3, #0
   25b6c:	beq	25cb4 <__printf_chk@plt+0x145f4>
   25b70:	ldr	r3, [sp, #8]
   25b74:	cmp	r3, #0
   25b78:	beq	25ca4 <__printf_chk@plt+0x145e4>
   25b7c:	ldr	r3, [sp, #4]
   25b80:	mov	r0, r3
   25b84:	ldr	r3, [r3]
   25b88:	ldr	r3, [r3, #188]	; 0xbc
   25b8c:	blx	r3
   25b90:	ldr	r3, [sp, #8]
   25b94:	mov	r4, r0
   25b98:	mov	r0, r3
   25b9c:	ldr	r3, [r3]
   25ba0:	ldr	r3, [r3, #188]	; 0xbc
   25ba4:	blx	r3
   25ba8:	cmp	r4, r0
   25bac:	movne	r4, #0
   25bb0:	ldr	r0, [sp, #4]
   25bb4:	beq	25cc4 <__printf_chk@plt+0x14604>
   25bb8:	cmp	r0, #0
   25bbc:	beq	25bcc <__printf_chk@plt+0x1450c>
   25bc0:	ldr	r3, [r0]
   25bc4:	ldr	r3, [r3, #4]
   25bc8:	blx	r3
   25bcc:	ldr	r0, [sp, #8]
   25bd0:	cmp	r0, #0
   25bd4:	beq	25be4 <__printf_chk@plt+0x14524>
   25bd8:	ldr	r3, [r0]
   25bdc:	ldr	r3, [r3, #4]
   25be0:	blx	r3
   25be4:	cmp	r4, #0
   25be8:	beq	25c80 <__printf_chk@plt+0x145c0>
   25bec:	subs	r5, r5, #1
   25bf0:	bcc	25ce4 <__printf_chk@plt+0x14624>
   25bf4:	ldr	r3, [sp, #24]
   25bf8:	ldr	r1, [sp, #28]
   25bfc:	mov	r2, #0
   25c00:	cmp	r3, r1
   25c04:	str	r2, [sp, #4]
   25c08:	bcc	25b24 <__printf_chk@plt+0x14464>
   25c0c:	add	r1, sp, #4
   25c10:	add	r0, sp, #12
   25c14:	bl	21944 <__printf_chk@plt+0x10284>
   25c18:	cmn	r0, #1
   25c1c:	mov	r4, r0
   25c20:	bne	25b30 <__printf_chk@plt+0x14470>
   25c24:	mov	r1, r6
   25c28:	mov	r0, r8
   25c2c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   25c30:	b	25b30 <__printf_chk@plt+0x14470>
   25c34:	add	r1, sp, #8
   25c38:	add	r0, sp, #108	; 0x6c
   25c3c:	bl	21944 <__printf_chk@plt+0x10284>
   25c40:	cmn	r0, #1
   25c44:	mov	sl, r0
   25c48:	bne	25b54 <__printf_chk@plt+0x14494>
   25c4c:	mov	r1, r6
   25c50:	mov	r0, r9
   25c54:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   25c58:	cmp	r4, sl
   25c5c:	beq	25b5c <__printf_chk@plt+0x1449c>
   25c60:	cmp	r4, #0
   25c64:	bne	25cec <__printf_chk@plt+0x1462c>
   25c68:	ldr	r0, [sp, #4]
   25c6c:	cmp	r0, #0
   25c70:	beq	25c80 <__printf_chk@plt+0x145c0>
   25c74:	ldr	r3, [r0]
   25c78:	ldr	r3, [r3, #4]
   25c7c:	blx	r3
   25c80:	mov	r4, #0
   25c84:	ldr	r5, [pc, #168]	; 25d34 <__printf_chk@plt+0x14674>
   25c88:	add	r0, sp, #132	; 0x84
   25c8c:	str	r5, [sp, #108]	; 0x6c
   25c90:	bl	22138 <__printf_chk@plt+0x10a78>
   25c94:	add	r0, sp, #36	; 0x24
   25c98:	str	r5, [sp, #12]
   25c9c:	bl	22138 <__printf_chk@plt+0x10a78>
   25ca0:	b	25ab4 <__printf_chk@plt+0x143f4>
   25ca4:	mov	r1, r6
   25ca8:	ldr	r0, [pc, #148]	; 25d44 <__printf_chk@plt+0x14684>
   25cac:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   25cb0:	b	25b7c <__printf_chk@plt+0x144bc>
   25cb4:	mov	r1, r6
   25cb8:	mov	r0, #3760	; 0xeb0
   25cbc:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   25cc0:	b	25b70 <__printf_chk@plt+0x144b0>
   25cc4:	ldr	r3, [r0]
   25cc8:	ldr	r1, [sp, #8]
   25ccc:	ldr	r3, [r3, #184]	; 0xb8
   25cd0:	blx	r3
   25cd4:	adds	r4, r0, #0
   25cd8:	movne	r4, #1
   25cdc:	ldr	r0, [sp, #4]
   25ce0:	b	25bb8 <__printf_chk@plt+0x144f8>
   25ce4:	mov	r4, #1
   25ce8:	b	25c84 <__printf_chk@plt+0x145c4>
   25cec:	cmp	sl, #0
   25cf0:	bne	25c80 <__printf_chk@plt+0x145c0>
   25cf4:	ldr	r0, [sp, #8]
   25cf8:	cmp	r0, #0
   25cfc:	bne	25c74 <__printf_chk@plt+0x145b4>
   25d00:	b	25c80 <__printf_chk@plt+0x145c0>
   25d04:	bl	1148c <__stack_chk_fail@plt>
   25d08:	b	25d1c <__printf_chk@plt+0x1465c>
   25d0c:	ldr	r5, [pc, #32]	; 25d34 <__printf_chk@plt+0x14674>
   25d10:	add	r0, sp, #132	; 0x84
   25d14:	str	r5, [sp, #108]	; 0x6c
   25d18:	bl	22138 <__printf_chk@plt+0x10a78>
   25d1c:	add	r0, sp, #36	; 0x24
   25d20:	str	r5, [sp, #12]
   25d24:	bl	22138 <__printf_chk@plt+0x10a78>
   25d28:	bl	11498 <__cxa_end_cleanup@plt>
   25d2c:	andeq	ip, r7, r0, lsl sp
   25d30:	andeq	r6, r8, r0, lsr #25
   25d34:	andeq	r7, r5, ip, ror #6
   25d38:	muleq	r5, r8, fp
   25d3c:	andeq	r0, r0, r4, lsr #29
   25d40:	andeq	r0, r0, r7, lsr #29
   25d44:			; <UNDEFINED> instruction: 0x00000eb1
   25d48:	add	r1, r1, #28
   25d4c:	add	r0, r0, #28
   25d50:	b	25a88 <__printf_chk@plt+0x143c8>
   25d54:	ldr	r0, [r0, #20]
   25d58:	sub	r0, r0, #1
   25d5c:	clz	r0, r0
   25d60:	lsr	r0, r0, #5
   25d64:	bx	lr
   25d68:	push	{r4, r5, r6, lr}
   25d6c:	mov	ip, r2
   25d70:	mov	lr, r3
   25d74:	mov	r2, lr
   25d78:	mov	r3, r1
   25d7c:	mov	r1, ip
   25d80:	mov	r4, r0
   25d84:	ldr	r5, [sp, #16]
   25d88:	bl	24e7c <__printf_chk@plt+0x137bc>
   25d8c:	ldr	r3, [pc, #124]	; 25e10 <__printf_chk@plt+0x14750>
   25d90:	ldr	r1, [pc, #124]	; 25e14 <__printf_chk@plt+0x14754>
   25d94:	cmp	r5, #0
   25d98:	ldr	r2, [r3, #160]	; 0xa0
   25d9c:	mov	r3, #0
   25da0:	str	r1, [r4]
   25da4:	str	r2, [r4, #104]	; 0x68
   25da8:	str	r3, [r4, #96]	; 0x60
   25dac:	str	r3, [r4, #100]	; 0x64
   25db0:	bne	25dbc <__printf_chk@plt+0x146fc>
   25db4:	mov	r0, r4
   25db8:	pop	{r4, r5, r6, pc}
   25dbc:	bl	228c4 <__printf_chk@plt+0x11204>
   25dc0:	subs	r5, r0, #0
   25dc4:	beq	25db4 <__printf_chk@plt+0x146f4>
   25dc8:	mov	r0, #44	; 0x2c
   25dcc:	bl	5130c <_Znwj@@Base>
   25dd0:	mov	r1, r5
   25dd4:	mov	r6, r0
   25dd8:	bl	25964 <__printf_chk@plt+0x142a4>
   25ddc:	str	r6, [r4, #96]	; 0x60
   25de0:	bl	22a60 <__printf_chk@plt+0x113a0>
   25de4:	str	r0, [r4, #100]	; 0x64
   25de8:	mov	r0, r4
   25dec:	pop	{r4, r5, r6, pc}
   25df0:	mov	r0, r6
   25df4:	bl	5135c <_ZdlPv@@Base>
   25df8:	ldr	r3, [pc, #24]	; 25e18 <__printf_chk@plt+0x14758>
   25dfc:	mov	r0, r4
   25e00:	str	r3, [r0], #24
   25e04:	bl	22138 <__printf_chk@plt+0x10a78>
   25e08:	bl	11498 <__cxa_end_cleanup@plt>
   25e0c:	b	25df8 <__printf_chk@plt+0x14738>
   25e10:	andeq	r2, r8, r0, asr #25
   25e14:	andeq	r7, r5, r8, asr #7
   25e18:	andeq	r7, r5, ip, ror #6
   25e1c:	push	{r4, r5, r6, lr}
   25e20:	sub	sp, sp, #8
   25e24:	mov	r5, r0
   25e28:	bl	24570 <__printf_chk@plt+0x12eb0>
   25e2c:	ldr	r3, [r0]
   25e30:	ldr	r3, [r3, #12]
   25e34:	blx	r3
   25e38:	subs	r4, r0, #0
   25e3c:	beq	25eb4 <__printf_chk@plt+0x147f4>
   25e40:	ldr	r3, [r4, #28]
   25e44:	cmp	r3, #0
   25e48:	bne	25e88 <__printf_chk@plt+0x147c8>
   25e4c:	bl	22920 <__printf_chk@plt+0x11260>
   25e50:	mov	r6, r0
   25e54:	mov	r0, #108	; 0x6c
   25e58:	bl	5130c <_Znwj@@Base>
   25e5c:	mov	r3, #1
   25e60:	str	r3, [sp]
   25e64:	mov	r1, r6
   25e68:	mov	r2, r4
   25e6c:	ldr	r3, [pc, #120]	; 25eec <__printf_chk@plt+0x1482c>
   25e70:	mov	r5, r0
   25e74:	bl	25d68 <__printf_chk@plt+0x146a8>
   25e78:	mov	r0, r5
   25e7c:	add	sp, sp, #8
   25e80:	pop	{r4, r5, r6, lr}
   25e84:	b	231a0 <__printf_chk@plt+0x11ae0>
   25e88:	mov	r0, #96	; 0x60
   25e8c:	bl	5130c <_Znwj@@Base>
   25e90:	mov	r3, r5
   25e94:	mov	r1, r4
   25e98:	ldr	r2, [pc, #76]	; 25eec <__printf_chk@plt+0x1482c>
   25e9c:	mov	r6, r0
   25ea0:	bl	24e7c <__printf_chk@plt+0x137bc>
   25ea4:	mov	r0, r6
   25ea8:	add	sp, sp, #8
   25eac:	pop	{r4, r5, r6, lr}
   25eb0:	b	231a0 <__printf_chk@plt+0x11ae0>
   25eb4:	ldr	r3, [pc, #52]	; 25ef0 <__printf_chk@plt+0x14830>
   25eb8:	ldr	r1, [pc, #52]	; 25ef4 <__printf_chk@plt+0x14834>
   25ebc:	str	r3, [sp]
   25ec0:	mov	r2, r3
   25ec4:	mov	r0, #2
   25ec8:	bl	22bc0 <__printf_chk@plt+0x11500>
   25ecc:	add	sp, sp, #8
   25ed0:	pop	{r4, r5, r6, pc}
   25ed4:	mov	r0, r6
   25ed8:	bl	5135c <_ZdlPv@@Base>
   25edc:	bl	11498 <__cxa_end_cleanup@plt>
   25ee0:	mov	r0, r5
   25ee4:	bl	5135c <_ZdlPv@@Base>
   25ee8:	bl	11498 <__cxa_end_cleanup@plt>
   25eec:	andeq	r7, r5, r4, asr #30
   25ef0:	andeq	r6, r8, r0, lsr #15
   25ef4:	andeq	r7, r5, r4, lsl pc
   25ef8:	push	{r4, lr}
   25efc:	mov	r4, r0
   25f00:	bl	250e0 <__printf_chk@plt+0x13a20>
   25f04:	ldr	r2, [pc, #32]	; 25f2c <__printf_chk@plt+0x1486c>
   25f08:	ldr	r1, [pc, #32]	; 25f30 <__printf_chk@plt+0x14870>
   25f0c:	mov	r3, #0
   25f10:	ldr	r2, [r2, #160]	; 0xa0
   25f14:	str	r3, [r4, #96]	; 0x60
   25f18:	str	r1, [r4]
   25f1c:	str	r2, [r4, #104]	; 0x68
   25f20:	str	r3, [r4, #100]	; 0x64
   25f24:	mov	r0, r4
   25f28:	pop	{r4, pc}
   25f2c:	andeq	r2, r8, r0, asr #25
   25f30:	andeq	r7, r5, r8, asr #7
   25f34:	push	{r4, r5, r6, r7, lr}
   25f38:	subs	r5, r0, #0
   25f3c:	sub	sp, sp, #12
   25f40:	beq	25fcc <__printf_chk@plt+0x1490c>
   25f44:	ldr	r3, [pc, #184]	; 26004 <__printf_chk@plt+0x14944>
   25f48:	mov	r2, #1
   25f4c:	ldr	r4, [r3, #168]	; 0xa8
   25f50:	str	r2, [r3, #164]	; 0xa4
   25f54:	cmp	r4, #0
   25f58:	beq	25f68 <__printf_chk@plt+0x148a8>
   25f5c:	str	r5, [r3, #172]	; 0xac
   25f60:	add	sp, sp, #12
   25f64:	pop	{r4, r5, r6, r7, pc}
   25f68:	ldr	r0, [pc, #152]	; 26008 <__printf_chk@plt+0x14948>
   25f6c:	bl	25170 <__printf_chk@plt+0x13ab0>
   25f70:	bl	231a0 <__printf_chk@plt+0x11ae0>
   25f74:	mov	r0, r5
   25f78:	bl	24570 <__printf_chk@plt+0x12eb0>
   25f7c:	ldr	r3, [r0]
   25f80:	ldr	r3, [r3, #12]
   25f84:	blx	r3
   25f88:	subs	r6, r0, #0
   25f8c:	beq	25fdc <__printf_chk@plt+0x1491c>
   25f90:	mov	r0, #108	; 0x6c
   25f94:	bl	5130c <_Znwj@@Base>
   25f98:	str	r4, [sp]
   25f9c:	mov	r2, r6
   25fa0:	mov	r1, r5
   25fa4:	ldr	r3, [pc, #96]	; 2600c <__printf_chk@plt+0x1494c>
   25fa8:	mov	r7, r0
   25fac:	bl	25d68 <__printf_chk@plt+0x146a8>
   25fb0:	mov	r0, r7
   25fb4:	bl	231a0 <__printf_chk@plt+0x11ae0>
   25fb8:	ldr	r0, [pc, #80]	; 26010 <__printf_chk@plt+0x14950>
   25fbc:	bl	25170 <__printf_chk@plt+0x13ab0>
   25fc0:	add	sp, sp, #12
   25fc4:	pop	{r4, r5, r6, r7, lr}
   25fc8:	b	231a0 <__printf_chk@plt+0x11ae0>
   25fcc:	ldr	r1, [pc, #64]	; 26014 <__printf_chk@plt+0x14954>
   25fd0:	ldr	r0, [pc, #64]	; 26018 <__printf_chk@plt+0x14958>
   25fd4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   25fd8:	b	25f44 <__printf_chk@plt+0x14884>
   25fdc:	ldr	r3, [pc, #56]	; 2601c <__printf_chk@plt+0x1495c>
   25fe0:	ldr	r1, [pc, #56]	; 26020 <__printf_chk@plt+0x14960>
   25fe4:	str	r3, [sp]
   25fe8:	mov	r2, r3
   25fec:	mov	r0, #2
   25ff0:	bl	22bc0 <__printf_chk@plt+0x11500>
   25ff4:	b	25fb8 <__printf_chk@plt+0x148f8>
   25ff8:	mov	r0, r7
   25ffc:	bl	5135c <_ZdlPv@@Base>
   26000:	bl	11498 <__cxa_end_cleanup@plt>
   26004:	andeq	r2, r8, r0, asr #25
   26008:	andeq	sp, r7, ip, lsl r0
   2600c:	andeq	r7, r5, ip, asr #30
   26010:	andeq	sp, r7, r0, lsr #32
   26014:	muleq	r5, r8, fp
   26018:	ldrdeq	r0, [r0], -fp
   2601c:	andeq	r6, r8, r0, lsr #15
   26020:	andeq	r7, r5, r0, ror #30
   26024:	ldr	r3, [pc, #16]	; 2603c <__printf_chk@plt+0x1497c>
   26028:	ldr	r0, [r3, #176]	; 0xb0
   2602c:	cmp	r0, #0
   26030:	beq	26038 <__printf_chk@plt+0x14978>
   26034:	b	25f34 <__printf_chk@plt+0x14874>
   26038:	b	15ea8 <__printf_chk@plt+0x47e8>
   2603c:	andeq	r2, r8, r0, asr #25
   26040:	ldr	r2, [pc, #96]	; 260a8 <__printf_chk@plt+0x149e8>
   26044:	push	{r4, r5, r6, lr}
   26048:	mov	r3, #1
   2604c:	ldr	r4, [pc, #88]	; 260ac <__printf_chk@plt+0x149ec>
   26050:	mov	r6, r0
   26054:	ldr	r0, [r2]
   26058:	mov	r5, r1
   2605c:	str	r3, [r4, #180]	; 0xb4
   26060:	bl	16c84 <__printf_chk@plt+0x55c4>
   26064:	subs	r2, r0, #0
   26068:	bne	260a0 <__printf_chk@plt+0x149e0>
   2606c:	ldr	r3, [pc, #60]	; 260b0 <__printf_chk@plt+0x149f0>
   26070:	ldr	r1, [r6, #28]
   26074:	ldr	r3, [r3]
   26078:	mov	r0, r3
   2607c:	ldr	r3, [r3]
   26080:	ldr	r3, [r3, #20]
   26084:	blx	r3
   26088:	mov	r3, #1
   2608c:	mov	r2, #0
   26090:	str	r2, [r4, #180]	; 0xb4
   26094:	mov	r0, r3
   26098:	str	r3, [r5]
   2609c:	pop	{r4, r5, r6, pc}
   260a0:	bl	26024 <__printf_chk@plt+0x14964>
   260a4:	b	26088 <__printf_chk@plt+0x149c8>
   260a8:	strdeq	r2, [r8], -r8
   260ac:	andeq	r2, r8, r0, asr #25
   260b0:	andeq	r2, r8, r0, asr #23
   260b4:	ldr	r3, [pc, #8]	; 260c4 <__printf_chk@plt+0x14a04>
   260b8:	mov	r2, #1
   260bc:	str	r2, [r3, #168]	; 0xa8
   260c0:	bx	lr
   260c4:	andeq	r2, r8, r0, asr #25
   260c8:	push	{r4, lr}
   260cc:	mov	r3, #0
   260d0:	ldr	r4, [pc, #36]	; 260fc <__printf_chk@plt+0x14a3c>
   260d4:	ldr	r0, [r4, #172]	; 0xac
   260d8:	str	r3, [r4, #168]	; 0xa8
   260dc:	cmp	r0, r3
   260e0:	popeq	{r4, pc}
   260e4:	bl	25f34 <__printf_chk@plt+0x14874>
   260e8:	ldr	r3, [pc, #16]	; 26100 <__printf_chk@plt+0x14a40>
   260ec:	mov	r0, #1
   260f0:	ldr	r3, [r3]
   260f4:	str	r3, [r4, #172]	; 0xac
   260f8:	pop	{r4, pc}
   260fc:	andeq	r2, r8, r0, asr #25
   26100:	andeq	r6, r8, r0, lsr #25
   26104:	push	{r4, lr}
   26108:	bl	2502c <__printf_chk@plt+0x1396c>
   2610c:	ldr	r2, [pc, #16]	; 26124 <__printf_chk@plt+0x14a64>
   26110:	ldr	r3, [pc, #16]	; 26128 <__printf_chk@plt+0x14a68>
   26114:	pop	{r4, lr}
   26118:	ldr	r1, [r2]
   2611c:	ldr	r0, [r3]
   26120:	b	15458 <__printf_chk@plt+0x3d98>
   26124:	andeq	r5, r8, r8, lsr #19
   26128:			; <UNDEFINED> instruction: 0x00082bbc
   2612c:	push	{r4, lr}
   26130:	ldr	r0, [pc, #8]	; 26140 <__printf_chk@plt+0x14a80>
   26134:	bl	25170 <__printf_chk@plt+0x13ab0>
   26138:	pop	{r4, lr}
   2613c:	b	231a0 <__printf_chk@plt+0x11ae0>
   26140:	andeq	sp, r7, r4, lsr #32
   26144:	push	{r4, r5, r6, lr}
   26148:	mov	r5, r1
   2614c:	bl	4b4f8 <__printf_chk@plt+0x39e38>
   26150:	cmp	r5, #0
   26154:	mov	r4, r0
   26158:	ldr	r3, [r0]
   2615c:	blt	26188 <__printf_chk@plt+0x14ac8>
   26160:	beq	26170 <__printf_chk@plt+0x14ab0>
   26164:	ldr	r3, [r3, #16]
   26168:	blx	r3
   2616c:	ldr	r3, [r4]
   26170:	ldr	r3, [r3, #8]
   26174:	mov	r0, r4
   26178:	blx	r3
   2617c:	bl	25170 <__printf_chk@plt+0x13ab0>
   26180:	pop	{r4, r5, r6, lr}
   26184:	b	231a0 <__printf_chk@plt+0x11ae0>
   26188:	ldr	r3, [r3, #20]
   2618c:	blx	r3
   26190:	ldr	r3, [r4]
   26194:	b	26170 <__printf_chk@plt+0x14ab0>
   26198:	ldr	r2, [pc, #60]	; 261dc <__printf_chk@plt+0x14b1c>
   2619c:	mov	r3, #0
   261a0:	push	{r4, lr}
   261a4:	mov	r4, r0
   261a8:	str	r3, [r0, #4]
   261ac:	str	r3, [r0, #8]
   261b0:	str	r3, [r0, #12]
   261b4:	str	r3, [r0, #16]
   261b8:	str	r3, [r0, #20]
   261bc:	str	r3, [r0, #24]
   261c0:	str	r2, [r0], #28
   261c4:	bl	24654 <__printf_chk@plt+0x12f94>
   261c8:	mov	r0, r4
   261cc:	pop	{r4, pc}
   261d0:	mov	r0, r4
   261d4:	bl	36fe0 <__printf_chk@plt+0x25920>
   261d8:	bl	11498 <__cxa_end_cleanup@plt>
   261dc:	strdeq	r7, [r5], -r4
   261e0:	push	{r4, r5, r6, lr}
   261e4:	mov	r5, r0
   261e8:	mov	r0, #64	; 0x40
   261ec:	bl	5130c <_Znwj@@Base>
   261f0:	add	r1, r5, #28
   261f4:	mov	r4, r0
   261f8:	bl	26198 <__printf_chk@plt+0x14ad8>
   261fc:	mov	r0, r4
   26200:	pop	{r4, r5, r6, pc}
   26204:	mov	r0, r4
   26208:	bl	5135c <_ZdlPv@@Base>
   2620c:	bl	11498 <__cxa_end_cleanup@plt>
   26210:	ldr	r3, [pc, #88]	; 26270 <__printf_chk@plt+0x14bb0>
   26214:	push	{r4, r5, r6, r7, r8, lr}
   26218:	ldr	r4, [r3]
   2621c:	cmp	r4, #0
   26220:	beq	26268 <__printf_chk@plt+0x14ba8>
   26224:	mov	r7, r0
   26228:	mov	r6, r1
   2622c:	b	2623c <__printf_chk@plt+0x14b7c>
   26230:	ldr	r4, [r4, #20]
   26234:	cmp	r4, #0
   26238:	beq	26268 <__printf_chk@plt+0x14ba8>
   2623c:	ldr	r1, [r4]
   26240:	mov	r3, r6
   26244:	mov	r2, r7
   26248:	ldr	r5, [r1, #44]	; 0x2c
   2624c:	mov	r0, r4
   26250:	mov	r1, #0
   26254:	blx	r5
   26258:	cmp	r0, #0
   2625c:	beq	26230 <__printf_chk@plt+0x14b70>
   26260:	mov	r0, #1
   26264:	pop	{r4, r5, r6, r7, r8, pc}
   26268:	mov	r0, #0
   2626c:	pop	{r4, r5, r6, r7, r8, pc}
   26270:	andeq	sp, r7, r0, lsl r0
   26274:	push	{r4, r5, r6, lr}
   26278:	sub	sp, sp, #48	; 0x30
   2627c:	ldr	r6, [pc, #280]	; 2639c <__printf_chk@plt+0x14cdc>
   26280:	add	r2, r0, #280	; 0x118
   26284:	add	r3, r0, #276	; 0x114
   26288:	ldr	ip, [r6]
   2628c:	str	r2, [sp, #4]
   26290:	str	r3, [sp]
   26294:	add	r2, r0, #268	; 0x10c
   26298:	add	r3, r0, #272	; 0x110
   2629c:	mov	r5, r0
   262a0:	mov	r4, r1
   262a4:	mov	r0, r1
   262a8:	ldr	r1, [pc, #240]	; 263a0 <__printf_chk@plt+0x14ce0>
   262ac:	str	ip, [sp, #44]	; 0x2c
   262b0:	bl	11630 <sscanf@plt>
   262b4:	cmp	r0, #4
   262b8:	moveq	r0, #1
   262bc:	bne	262d8 <__printf_chk@plt+0x14c18>
   262c0:	ldr	r2, [sp, #44]	; 0x2c
   262c4:	ldr	r3, [r6]
   262c8:	cmp	r2, r3
   262cc:	bne	26398 <__printf_chk@plt+0x14cd8>
   262d0:	add	sp, sp, #48	; 0x30
   262d4:	pop	{r4, r5, r6, pc}
   262d8:	add	r2, sp, #32
   262dc:	add	r3, sp, #24
   262e0:	str	r2, [sp, #4]
   262e4:	str	r3, [sp]
   262e8:	add	r2, sp, #8
   262ec:	add	r3, sp, #16
   262f0:	ldr	r1, [pc, #172]	; 263a4 <__printf_chk@plt+0x14ce4>
   262f4:	mov	r0, r4
   262f8:	bl	11630 <sscanf@plt>
   262fc:	cmp	r0, #4
   26300:	beq	26360 <__printf_chk@plt+0x14ca0>
   26304:	ldrb	r3, [r4]
   26308:	cmp	r3, #9
   2630c:	cmpne	r3, #32
   26310:	bne	26324 <__printf_chk@plt+0x14c64>
   26314:	ldrb	r3, [r4, #1]!
   26318:	cmp	r3, #32
   2631c:	cmpne	r3, #9
   26320:	beq	26314 <__printf_chk@plt+0x14c54>
   26324:	mov	r2, #7
   26328:	mov	r1, r4
   2632c:	ldr	r0, [pc, #116]	; 263a8 <__printf_chk@plt+0x14ce8>
   26330:	bl	11384 <strncmp@plt>
   26334:	cmp	r0, #0
   26338:	bne	26348 <__printf_chk@plt+0x14c88>
   2633c:	cmn	r4, #7
   26340:	movne	r0, #2
   26344:	bne	262c0 <__printf_chk@plt+0x14c00>
   26348:	mov	r0, #0
   2634c:	str	r0, [r5, #280]	; 0x118
   26350:	str	r0, [r5, #276]	; 0x114
   26354:	str	r0, [r5, #272]	; 0x110
   26358:	str	r0, [r5, #268]	; 0x10c
   2635c:	b	262c0 <__printf_chk@plt+0x14c00>
   26360:	vldr	d4, [sp, #8]
   26364:	vldr	d5, [sp, #16]
   26368:	vldr	d6, [sp, #24]
   2636c:	vldr	d7, [sp, #32]
   26370:	vcvt.s32.f64	s8, d4
   26374:	vcvt.s32.f64	s10, d5
   26378:	vcvt.s32.f64	s12, d6
   2637c:	vcvt.s32.f64	s14, d7
   26380:	mov	r0, #1
   26384:	vstr	s8, [r5, #268]	; 0x10c
   26388:	vstr	s10, [r5, #272]	; 0x110
   2638c:	vstr	s12, [r5, #276]	; 0x114
   26390:	vstr	s14, [r5, #280]	; 0x118
   26394:	b	262c0 <__printf_chk@plt+0x14c00>
   26398:	bl	1148c <__stack_chk_fail@plt>
   2639c:	andeq	ip, r7, r0, lsl sp
   263a0:	andeq	r7, r5, r8, lsl #31
   263a4:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   263a8:	andeq	r7, r5, r4, lsr #31
   263ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   263b0:	mov	r4, r0
   263b4:	ldr	r9, [pc, #348]	; 26518 <__printf_chk@plt+0x14e58>
   263b8:	ldr	r6, [pc, #348]	; 2651c <__printf_chk@plt+0x14e5c>
   263bc:	ldr	r7, [pc, #348]	; 26520 <__printf_chk@plt+0x14e60>
   263c0:	ldr	fp, [pc, #348]	; 26524 <__printf_chk@plt+0x14e64>
   263c4:	ldr	r8, [pc, #348]	; 26528 <__printf_chk@plt+0x14e68>
   263c8:	sub	sp, sp, #52	; 0x34
   263cc:	ldr	r3, [r9]
   263d0:	mov	sl, r1
   263d4:	mov	r5, #0
   263d8:	str	r3, [sp, #44]	; 0x2c
   263dc:	ldr	r0, [r4]
   263e0:	bl	114c8 <getc@plt>
   263e4:	cmp	r0, #10
   263e8:	beq	2645c <__printf_chk@plt+0x14d9c>
   263ec:	adds	r3, r0, #1
   263f0:	movne	r3, #1
   263f4:	cmp	r0, #13
   263f8:	cmnne	r0, #1
   263fc:	beq	26470 <__printf_chk@plt+0x14db0>
   26400:	cmp	r0, #26
   26404:	str	r0, [r4, #284]	; 0x11c
   26408:	bgt	264bc <__printf_chk@plt+0x14dfc>
   2640c:	uxtab	r3, r8, r0
   26410:	ldrb	r3, [r3, #184]	; 0xb8
   26414:	cmp	r3, #0
   26418:	bne	264c4 <__printf_chk@plt+0x14e04>
   2641c:	mov	r1, r0
   26420:	add	r0, sp, #8
   26424:	bl	4c75c <__printf_chk@plt+0x3b09c>
   26428:	ldr	r1, [r4, #4]
   2642c:	add	r0, sp, #24
   26430:	bl	4c730 <__printf_chk@plt+0x3b070>
   26434:	add	r3, sp, #24
   26438:	add	r2, sp, #8
   2643c:	mov	r1, r7
   26440:	mov	r0, #2
   26444:	str	r6, [sp]
   26448:	bl	22bc0 <__printf_chk@plt+0x11500>
   2644c:	ldr	r0, [r4]
   26450:	bl	114c8 <getc@plt>
   26454:	cmp	r0, #10
   26458:	bne	263ec <__printf_chk@plt+0x14d2c>
   2645c:	ldr	r3, [r4, #284]	; 0x11c
   26460:	cmp	r3, #13
   26464:	bne	26510 <__printf_chk@plt+0x14e50>
   26468:	str	r0, [r4, #284]	; 0x11c
   2646c:	b	263dc <__printf_chk@plt+0x14d1c>
   26470:	cmp	r5, #0
   26474:	movne	r3, #1
   26478:	cmp	r3, #0
   2647c:	str	r0, [r4, #284]	; 0x11c
   26480:	moveq	r0, r3
   26484:	beq	26498 <__printf_chk@plt+0x14dd8>
   26488:	add	r3, r4, r5
   2648c:	add	r0, r5, #1
   26490:	mov	r2, #10
   26494:	strb	r2, [r3, #8]
   26498:	ldr	r1, [sp, #44]	; 0x2c
   2649c:	ldr	r2, [r9]
   264a0:	add	r4, r4, r0
   264a4:	mov	r3, #0
   264a8:	cmp	r1, r2
   264ac:	strb	r3, [r4, #8]
   264b0:	bne	2650c <__printf_chk@plt+0x14e4c>
   264b4:	add	sp, sp, #52	; 0x34
   264b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   264bc:	cmp	r0, #127	; 0x7f
   264c0:	beq	2641c <__printf_chk@plt+0x14d5c>
   264c4:	cmp	r5, #254	; 0xfe
   264c8:	addle	r3, r4, r5
   264cc:	addle	r5, r5, #1
   264d0:	strble	r0, [r3, #8]
   264d4:	ble	263dc <__printf_chk@plt+0x14d1c>
   264d8:	cmp	sl, #0
   264dc:	bne	263dc <__printf_chk@plt+0x14d1c>
   264e0:	ldr	r1, [r4, #4]
   264e4:	add	r0, sp, #24
   264e8:	bl	4c730 <__printf_chk@plt+0x3b070>
   264ec:	str	r6, [sp]
   264f0:	ldr	r3, [pc, #36]	; 2651c <__printf_chk@plt+0x14e5c>
   264f4:	add	r2, sp, #24
   264f8:	mov	r1, fp
   264fc:	mov	r0, #2
   26500:	bl	22bc0 <__printf_chk@plt+0x11500>
   26504:	mov	sl, #1
   26508:	b	263dc <__printf_chk@plt+0x14d1c>
   2650c:	bl	1148c <__stack_chk_fail@plt>
   26510:	str	r0, [r4, #284]	; 0x11c
   26514:	b	26488 <__printf_chk@plt+0x14dc8>
   26518:	andeq	ip, r7, r0, lsl sp
   2651c:	andeq	r6, r8, r0, lsr #15
   26520:	andeq	r7, r5, ip, lsr #31
   26524:	ldrdeq	r7, [r5], -r4
   26528:	andeq	r2, r8, r0, asr #25
   2652c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26530:	mvn	r3, #0
   26534:	ldr	r6, [pc, #812]	; 26868 <__printf_chk@plt+0x151a8>
   26538:	mov	r5, #0
   2653c:	sub	sp, sp, #60	; 0x3c
   26540:	ldr	ip, [r6]
   26544:	str	r3, [r0, #284]	; 0x11c
   26548:	mov	r4, r0
   2654c:	str	r1, [r0, #4]
   26550:	str	r5, [r0, #268]	; 0x10c
   26554:	str	r5, [r0, #272]	; 0x110
   26558:	str	r5, [r0, #276]	; 0x114
   2655c:	str	r5, [r0, #280]	; 0x118
   26560:	mov	r2, r5
   26564:	ldr	r3, [pc, #768]	; 2686c <__printf_chk@plt+0x151ac>
   26568:	ldr	r0, [pc, #768]	; 26870 <__printf_chk@plt+0x151b0>
   2656c:	str	ip, [sp, #52]	; 0x34
   26570:	bl	51b64 <_ZdlPv@@Base+0x808>
   26574:	cmp	r0, r5
   26578:	str	r0, [r4]
   2657c:	beq	26704 <__printf_chk@plt+0x15044>
   26580:	mov	r1, r5
   26584:	mov	r0, r4
   26588:	bl	263ac <__printf_chk@plt+0x14cec>
   2658c:	cmp	r0, r5
   26590:	beq	26638 <__printf_chk@plt+0x14f78>
   26594:	add	r7, r4, #8
   26598:	mov	r1, r7
   2659c:	mov	r2, #11
   265a0:	ldr	r0, [pc, #716]	; 26874 <__printf_chk@plt+0x151b4>
   265a4:	bl	11384 <strncmp@plt>
   265a8:	cmp	r0, #0
   265ac:	bne	2674c <__printf_chk@plt+0x1508c>
   265b0:	ldr	r5, [pc, #704]	; 26878 <__printf_chk@plt+0x151b8>
   265b4:	ldr	fp, [pc, #704]	; 2687c <__printf_chk@plt+0x151bc>
   265b8:	ldr	sl, [pc, #704]	; 26880 <__printf_chk@plt+0x151c0>
   265bc:	mov	r1, #0
   265c0:	mov	r0, r4
   265c4:	bl	263ac <__printf_chk@plt+0x14cec>
   265c8:	cmp	r0, #0
   265cc:	bne	26664 <__printf_chk@plt+0x14fa4>
   265d0:	ldr	r1, [r4, #4]
   265d4:	add	r0, sp, #32
   265d8:	bl	4c730 <__printf_chk@plt+0x3b070>
   265dc:	ldr	r3, [pc, #672]	; 26884 <__printf_chk@plt+0x151c4>
   265e0:	add	r2, sp, #32
   265e4:	str	r3, [sp]
   265e8:	ldr	r1, [pc, #664]	; 26888 <__printf_chk@plt+0x151c8>
   265ec:	mov	r0, #2
   265f0:	bl	22bc0 <__printf_chk@plt+0x11500>
   265f4:	ldr	r0, [r4]
   265f8:	bl	115b8 <fclose@plt>
   265fc:	ldr	r2, [sp, #52]	; 0x34
   26600:	ldr	r3, [r6]
   26604:	ldr	r0, [r4, #268]	; 0x10c
   26608:	cmp	r2, r3
   2660c:	ldr	r1, [r4, #272]	; 0x110
   26610:	ldr	r2, [r4, #276]	; 0x114
   26614:	ldr	r3, [r4, #280]	; 0x118
   26618:	str	r0, [r5, #448]	; 0x1c0
   2661c:	str	r1, [r5, #452]	; 0x1c4
   26620:	str	r2, [r5, #456]	; 0x1c8
   26624:	str	r3, [r5, #460]	; 0x1cc
   26628:	mov	r0, r4
   2662c:	bne	26864 <__printf_chk@plt+0x151a4>
   26630:	add	sp, sp, #60	; 0x3c
   26634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26638:	ldr	r1, [r4, #4]
   2663c:	add	r0, sp, #32
   26640:	bl	4c730 <__printf_chk@plt+0x3b070>
   26644:	ldr	r3, [pc, #568]	; 26884 <__printf_chk@plt+0x151c4>
   26648:	add	r2, sp, #32
   2664c:	str	r3, [sp]
   26650:	ldr	r1, [pc, #564]	; 2688c <__printf_chk@plt+0x151cc>
   26654:	mov	r0, #2
   26658:	bl	22bc0 <__printf_chk@plt+0x11500>
   2665c:	ldr	r5, [pc, #532]	; 26878 <__printf_chk@plt+0x151b8>
   26660:	b	265f4 <__printf_chk@plt+0x14f34>
   26664:	ldrb	r3, [r4, #8]
   26668:	cmp	r3, #37	; 0x25
   2666c:	bne	265d0 <__printf_chk@plt+0x14f10>
   26670:	ldrb	r3, [r4, #9]
   26674:	add	r3, r5, r3
   26678:	ldrb	r3, [r3, #184]	; 0xb8
   2667c:	cmp	r3, #0
   26680:	bne	265d0 <__printf_chk@plt+0x14f10>
   26684:	mov	r2, #13
   26688:	mov	r1, r7
   2668c:	mov	r0, fp
   26690:	bl	11384 <strncmp@plt>
   26694:	cmp	r0, #0
   26698:	beq	265d0 <__printf_chk@plt+0x14f10>
   2669c:	mov	r2, #14
   266a0:	mov	r1, r7
   266a4:	ldr	r0, [pc, #484]	; 26890 <__printf_chk@plt+0x151d0>
   266a8:	bl	11384 <strncmp@plt>
   266ac:	cmp	r0, #0
   266b0:	bne	265bc <__printf_chk@plt+0x14efc>
   266b4:	add	r3, r4, #22
   266b8:	mov	r1, r3
   266bc:	mov	r0, r4
   266c0:	str	r3, [sp, #12]
   266c4:	bl	26274 <__printf_chk@plt+0x14bb4>
   266c8:	cmp	r0, #2
   266cc:	beq	26778 <__printf_chk@plt+0x150b8>
   266d0:	mov	r8, r0
   266d4:	cmp	r8, #0
   266d8:	bne	265f4 <__printf_chk@plt+0x14f34>
   266dc:	ldr	r1, [r4, #4]
   266e0:	add	r0, sp, #32
   266e4:	bl	4c730 <__printf_chk@plt+0x3b070>
   266e8:	ldr	r3, [pc, #404]	; 26884 <__printf_chk@plt+0x151c4>
   266ec:	add	r2, sp, #32
   266f0:	str	r3, [sp]
   266f4:	ldr	r1, [pc, #408]	; 26894 <__printf_chk@plt+0x151d4>
   266f8:	mov	r0, #2
   266fc:	bl	22bc0 <__printf_chk@plt+0x11500>
   26700:	b	265f4 <__printf_chk@plt+0x14f34>
   26704:	ldr	r1, [r4, #4]
   26708:	add	r0, sp, #16
   2670c:	bl	4c730 <__printf_chk@plt+0x3b070>
   26710:	bl	1160c <__errno_location@plt>
   26714:	ldr	r5, [pc, #348]	; 26878 <__printf_chk@plt+0x151b8>
   26718:	ldr	r0, [r0]
   2671c:	bl	113a8 <strerror@plt>
   26720:	mov	r1, r0
   26724:	add	r0, sp, #32
   26728:	bl	4c730 <__printf_chk@plt+0x3b070>
   2672c:	ldr	r1, [pc, #336]	; 26884 <__printf_chk@plt+0x151c4>
   26730:	add	r3, sp, #32
   26734:	str	r1, [sp]
   26738:	add	r2, sp, #16
   2673c:	ldr	r1, [pc, #340]	; 26898 <__printf_chk@plt+0x151d8>
   26740:	mov	r0, #2
   26744:	bl	22bc0 <__printf_chk@plt+0x11500>
   26748:	b	265fc <__printf_chk@plt+0x14f3c>
   2674c:	ldr	r1, [r4, #4]
   26750:	add	r0, sp, #32
   26754:	bl	4c730 <__printf_chk@plt+0x3b070>
   26758:	ldr	r3, [pc, #292]	; 26884 <__printf_chk@plt+0x151c4>
   2675c:	add	r2, sp, #32
   26760:	str	r3, [sp]
   26764:	ldr	r1, [pc, #304]	; 2689c <__printf_chk@plt+0x151dc>
   26768:	mov	r0, #2
   2676c:	bl	22bc0 <__printf_chk@plt+0x11500>
   26770:	ldr	r5, [pc, #256]	; 26878 <__printf_chk@plt+0x151b8>
   26774:	b	265f4 <__printf_chk@plt+0x14f34>
   26778:	mov	r8, #512	; 0x200
   2677c:	b	26788 <__printf_chk@plt+0x150c8>
   26780:	lsls	r8, r8, #1
   26784:	beq	265bc <__printf_chk@plt+0x14efc>
   26788:	cmp	r8, #32768	; 0x8000
   2678c:	ldr	r0, [r4]
   26790:	bgt	267ac <__printf_chk@plt+0x150ec>
   26794:	mov	r2, #2
   26798:	rsb	r1, r8, #0
   2679c:	bl	1136c <fseek@plt>
   267a0:	cmp	r0, #0
   267a4:	beq	267c0 <__printf_chk@plt+0x15100>
   267a8:	ldr	r0, [r4]
   267ac:	mov	r2, #0
   267b0:	mov	r1, r2
   267b4:	bl	1136c <fseek@plt>
   267b8:	subs	r8, r0, #0
   267bc:	bne	265bc <__printf_chk@plt+0x14efc>
   267c0:	mov	r1, #0
   267c4:	mov	r0, r4
   267c8:	bl	263ac <__printf_chk@plt+0x14cec>
   267cc:	subs	r9, r0, #0
   267d0:	beq	26780 <__printf_chk@plt+0x150c0>
   267d4:	mov	r2, #9
   267d8:	mov	r1, r7
   267dc:	mov	r0, sl
   267e0:	bl	11384 <strncmp@plt>
   267e4:	cmp	r0, #0
   267e8:	bne	267c0 <__printf_chk@plt+0x15100>
   267ec:	cmp	r9, #0
   267f0:	ble	26780 <__printf_chk@plt+0x150c0>
   267f4:	mov	r2, #14
   267f8:	mov	r1, r7
   267fc:	ldr	r0, [pc, #140]	; 26890 <__printf_chk@plt+0x151d0>
   26800:	bl	11384 <strncmp@plt>
   26804:	cmp	r0, #0
   26808:	bne	2684c <__printf_chk@plt+0x1518c>
   2680c:	ldr	r1, [sp, #12]
   26810:	mov	r0, r4
   26814:	bl	26274 <__printf_chk@plt+0x14bb4>
   26818:	cmp	r0, #2
   2681c:	mov	r8, r0
   26820:	bne	266d4 <__printf_chk@plt+0x15014>
   26824:	ldr	r1, [r4, #4]
   26828:	add	r0, sp, #32
   2682c:	bl	4c730 <__printf_chk@plt+0x3b070>
   26830:	ldr	r3, [pc, #76]	; 26884 <__printf_chk@plt+0x151c4>
   26834:	add	r2, sp, #32
   26838:	mov	r0, r8
   2683c:	str	r3, [sp]
   26840:	ldr	r1, [pc, #88]	; 268a0 <__printf_chk@plt+0x151e0>
   26844:	bl	22bc0 <__printf_chk@plt+0x11500>
   26848:	b	265f4 <__printf_chk@plt+0x14f34>
   2684c:	mov	r1, #0
   26850:	mov	r0, r4
   26854:	bl	263ac <__printf_chk@plt+0x14cec>
   26858:	cmp	r0, #0
   2685c:	bgt	267f4 <__printf_chk@plt+0x15134>
   26860:	b	265bc <__printf_chk@plt+0x14efc>
   26864:	bl	1148c <__stack_chk_fail@plt>
   26868:	andeq	ip, r7, r0, lsl sp
   2686c:	andeq	r8, r5, ip, asr r4
   26870:	andeq	r2, r8, r8, ror lr
   26874:	andeq	r8, r5, r0, lsr r0
   26878:	andeq	r2, r8, r0, asr #25
   2687c:	andeq	r8, r5, ip, lsr r0
   26880:	andeq	r8, r5, ip, asr #32
   26884:	andeq	r6, r8, r0, lsr #15
   26888:	andeq	r8, r5, r8, lsr #2
   2688c:	andeq	r8, r5, r0, lsr #32
   26890:	andeq	r8, r5, r8, asr r0
   26894:	muleq	r5, r4, r0
   26898:	andeq	r8, r5, r4, lsl r1
   2689c:	ldrdeq	r8, [r5], -r4
   268a0:	andeq	r8, r5, r8, rrx
   268a4:	ldr	r3, [pc, #828]	; 26be8 <__printf_chk@plt+0x15528>
   268a8:	ldr	r2, [pc, #828]	; 26bec <__printf_chk@plt+0x1552c>
   268ac:	mov	ip, #0
   268b0:	ldr	r3, [r3, #24]
   268b4:	sub	r1, r0, #13
   268b8:	cmp	r3, #0
   268bc:	moveq	r3, #92	; 0x5c
   268c0:	strb	r3, [r2, #464]	; 0x1d0
   268c4:	strb	ip, [r2, #466]	; 0x1d2
   268c8:	strb	ip, [r2, #465]	; 0x1d1
   268cc:	cmp	r1, #126	; 0x7e
   268d0:	ldrls	pc, [pc, r1, lsl #2]
   268d4:	b	26bc8 <__printf_chk@plt+0x15508>
   268d8:	andeq	r6, r2, r4, ror #21
   268dc:	andeq	r6, r2, r8, asr #23
   268e0:	andeq	r6, r2, r8, asr #23
   268e4:	andeq	r6, r2, r8, asr #23
   268e8:	andeq	r6, r2, r8, asr #23
   268ec:			; <UNDEFINED> instruction: 0x00026bbc
   268f0:			; <UNDEFINED> instruction: 0x00026bb0
   268f4:	andeq	r6, r2, r4, lsr #23
   268f8:	muleq	r2, r8, fp
   268fc:	andeq	r6, r2, ip, lsl #23
   26900:	andeq	r6, r2, r0, lsl #23
   26904:	andeq	r6, r2, r4, ror fp
   26908:	andeq	r6, r2, r8, ror #22
   2690c:	andeq	r6, r2, ip, asr fp
   26910:	andeq	r6, r2, r0, asr fp
   26914:	andeq	r6, r2, r4, asr #22
   26918:	andeq	r6, r2, r8, lsr fp
   2691c:	andeq	r6, r2, ip, lsr #22
   26920:	andeq	r6, r2, r0, lsr #22
   26924:	andeq	r6, r2, r8, asr #23
   26928:	andeq	r6, r2, r8, asr #23
   2692c:	andeq	r6, r2, r8, asr #23
   26930:	andeq	r6, r2, r8, asr #23
   26934:	andeq	r6, r2, r8, asr #23
   26938:	andeq	r6, r2, r8, asr #23
   2693c:	andeq	r6, r2, r8, asr #23
   26940:	andeq	r6, r2, r8, asr #23
   26944:	andeq	r6, r2, r8, asr #23
   26948:	andeq	r6, r2, r8, asr #23
   2694c:	andeq	r6, r2, r8, asr #23
   26950:	andeq	r6, r2, r8, asr #23
   26954:	andeq	r6, r2, r8, asr #23
   26958:	andeq	r6, r2, r8, asr #23
   2695c:	andeq	r6, r2, r8, asr #23
   26960:	andeq	r6, r2, r8, asr #23
   26964:	andeq	r6, r2, r8, asr #23
   26968:	andeq	r6, r2, r8, asr #23
   2696c:	andeq	r6, r2, r8, asr #23
   26970:	andeq	r6, r2, r8, asr #23
   26974:	andeq	r6, r2, r8, asr #23
   26978:	andeq	r6, r2, r8, asr #23
   2697c:	andeq	r6, r2, r8, asr #23
   26980:	andeq	r6, r2, r8, asr #23
   26984:	andeq	r6, r2, r8, asr #23
   26988:	andeq	r6, r2, r8, asr #23
   2698c:	andeq	r6, r2, r8, asr #23
   26990:	andeq	r6, r2, r8, asr #23
   26994:	andeq	r6, r2, r8, asr #23
   26998:	andeq	r6, r2, r8, asr #23
   2699c:	andeq	r6, r2, r8, asr #23
   269a0:	andeq	r6, r2, r8, asr #23
   269a4:	andeq	r6, r2, r8, asr #23
   269a8:	andeq	r6, r2, r8, asr #23
   269ac:	andeq	r6, r2, r8, asr #23
   269b0:	andeq	r6, r2, r8, asr #23
   269b4:	andeq	r6, r2, r8, asr #23
   269b8:	andeq	r6, r2, r8, asr #23
   269bc:	andeq	r6, r2, r8, asr #23
   269c0:	andeq	r6, r2, r8, asr #23
   269c4:	andeq	r6, r2, r8, asr #23
   269c8:	andeq	r6, r2, r8, asr #23
   269cc:	andeq	r6, r2, r8, asr #23
   269d0:	andeq	r6, r2, r8, asr #23
   269d4:	andeq	r6, r2, r8, asr #23
   269d8:	andeq	r6, r2, r8, asr #23
   269dc:	andeq	r6, r2, r8, asr #23
   269e0:	andeq	r6, r2, r8, asr #23
   269e4:	andeq	r6, r2, r8, asr #23
   269e8:	andeq	r6, r2, r8, asr #23
   269ec:	andeq	r6, r2, r8, asr #23
   269f0:	andeq	r6, r2, r8, asr #23
   269f4:	andeq	r6, r2, r8, asr #23
   269f8:	andeq	r6, r2, r8, asr #23
   269fc:	andeq	r6, r2, r8, asr #23
   26a00:	andeq	r6, r2, r8, asr #23
   26a04:	andeq	r6, r2, r8, asr #23
   26a08:	andeq	r6, r2, r8, asr #23
   26a0c:	andeq	r6, r2, r8, asr #23
   26a10:	andeq	r6, r2, r8, asr #23
   26a14:	andeq	r6, r2, r8, asr #23
   26a18:	andeq	r6, r2, r8, asr #23
   26a1c:	andeq	r6, r2, r8, asr #23
   26a20:	andeq	r6, r2, r8, asr #23
   26a24:	andeq	r6, r2, r8, asr #23
   26a28:	andeq	r6, r2, r8, asr #23
   26a2c:	andeq	r6, r2, r8, asr #23
   26a30:	andeq	r6, r2, r8, asr #23
   26a34:	andeq	r6, r2, r8, asr #23
   26a38:	andeq	r6, r2, r8, asr #23
   26a3c:	andeq	r6, r2, r8, asr #23
   26a40:	andeq	r6, r2, r8, asr #23
   26a44:	andeq	r6, r2, r8, asr #23
   26a48:	andeq	r6, r2, r8, asr #23
   26a4c:	andeq	r6, r2, r8, asr #23
   26a50:	andeq	r6, r2, r8, asr #23
   26a54:	andeq	r6, r2, r8, asr #23
   26a58:	andeq	r6, r2, r8, asr #23
   26a5c:	andeq	r6, r2, r8, asr #23
   26a60:	andeq	r6, r2, r8, asr #23
   26a64:	andeq	r6, r2, r8, asr #23
   26a68:	andeq	r6, r2, r8, asr #23
   26a6c:	andeq	r6, r2, r8, asr #23
   26a70:	andeq	r6, r2, r8, asr #23
   26a74:	andeq	r6, r2, r8, asr #23
   26a78:	andeq	r6, r2, r8, asr #23
   26a7c:	andeq	r6, r2, r8, asr #23
   26a80:	andeq	r6, r2, r8, asr #23
   26a84:	andeq	r6, r2, r8, asr #23
   26a88:	andeq	r6, r2, r8, asr #23
   26a8c:	andeq	r6, r2, r8, asr #23
   26a90:	andeq	r6, r2, r8, asr #23
   26a94:	andeq	r6, r2, r8, asr #23
   26a98:	andeq	r6, r2, r8, asr #23
   26a9c:	andeq	r6, r2, r8, asr #23
   26aa0:	andeq	r6, r2, r8, asr #23
   26aa4:	andeq	r6, r2, r8, asr #23
   26aa8:	andeq	r6, r2, r8, asr #23
   26aac:	andeq	r6, r2, r8, asr #23
   26ab0:	andeq	r6, r2, r8, asr #23
   26ab4:	andeq	r6, r2, r4, lsl fp
   26ab8:	andeq	r6, r2, r8, asr #23
   26abc:	andeq	r6, r2, r8, lsl #22
   26ac0:	strdeq	r6, [r2], -ip
   26ac4:	strdeq	r6, [r2], -r0
   26ac8:	ldrdeq	r6, [r2], -r4
   26acc:	ldrdeq	r6, [r2], -r4
   26ad0:	ldrdeq	r6, [r2], -r4
   26ad4:	mov	r3, #0
   26ad8:	strb	r3, [r2, #464]	; 0x1d0
   26adc:	ldr	r0, [pc, #268]	; 26bf0 <__printf_chk@plt+0x15530>
   26ae0:	bx	lr
   26ae4:	mov	r3, #63	; 0x3f
   26ae8:	strb	r3, [r2, #465]	; 0x1d1
   26aec:	b	26adc <__printf_chk@plt+0x1541c>
   26af0:	mov	r3, #58	; 0x3a
   26af4:	strb	r3, [r2, #465]	; 0x1d1
   26af8:	b	26adc <__printf_chk@plt+0x1541c>
   26afc:	mov	r3, #126	; 0x7e
   26b00:	strb	r3, [r2, #465]	; 0x1d1
   26b04:	b	26adc <__printf_chk@plt+0x1541c>
   26b08:	mov	r3, #41	; 0x29
   26b0c:	strb	r3, [r2, #465]	; 0x1d1
   26b10:	b	26adc <__printf_chk@plt+0x1541c>
   26b14:	mov	r3, #69	; 0x45
   26b18:	strb	r3, [r2, #465]	; 0x1d1
   26b1c:	b	26adc <__printf_chk@plt+0x1541c>
   26b20:	mov	r3, #32
   26b24:	strb	r3, [r2, #465]	; 0x1d1
   26b28:	b	26adc <__printf_chk@plt+0x1541c>
   26b2c:	mov	r3, #37	; 0x25
   26b30:	strb	r3, [r2, #465]	; 0x1d1
   26b34:	b	26adc <__printf_chk@plt+0x1541c>
   26b38:	mov	r3, #101	; 0x65
   26b3c:	strb	r3, [r2, #465]	; 0x1d1
   26b40:	b	26adc <__printf_chk@plt+0x1541c>
   26b44:	mov	r3, #99	; 0x63
   26b48:	strb	r3, [r2, #465]	; 0x1d1
   26b4c:	b	26adc <__printf_chk@plt+0x1541c>
   26b50:	mov	r3, #33	; 0x21
   26b54:	strb	r3, [r2, #465]	; 0x1d1
   26b58:	b	26adc <__printf_chk@plt+0x1541c>
   26b5c:	mov	r3, #45	; 0x2d
   26b60:	strb	r3, [r2, #465]	; 0x1d1
   26b64:	b	26adc <__printf_chk@plt+0x1541c>
   26b68:	mov	r3, #39	; 0x27
   26b6c:	strb	r3, [r2, #465]	; 0x1d1
   26b70:	b	26adc <__printf_chk@plt+0x1541c>
   26b74:	mov	r3, #96	; 0x60
   26b78:	strb	r3, [r2, #465]	; 0x1d1
   26b7c:	b	26adc <__printf_chk@plt+0x1541c>
   26b80:	mov	r3, #125	; 0x7d
   26b84:	strb	r3, [r2, #465]	; 0x1d1
   26b88:	b	26adc <__printf_chk@plt+0x1541c>
   26b8c:	mov	r3, #123	; 0x7b
   26b90:	strb	r3, [r2, #465]	; 0x1d1
   26b94:	b	26adc <__printf_chk@plt+0x1541c>
   26b98:	mov	r3, #94	; 0x5e
   26b9c:	strb	r3, [r2, #465]	; 0x1d1
   26ba0:	b	26adc <__printf_chk@plt+0x1541c>
   26ba4:	mov	r3, #124	; 0x7c
   26ba8:	strb	r3, [r2, #465]	; 0x1d1
   26bac:	b	26adc <__printf_chk@plt+0x1541c>
   26bb0:	mov	r3, #95	; 0x5f
   26bb4:	strb	r3, [r2, #465]	; 0x1d1
   26bb8:	b	26adc <__printf_chk@plt+0x1541c>
   26bbc:	mov	r3, #38	; 0x26
   26bc0:	strb	r3, [r2, #465]	; 0x1d1
   26bc4:	b	26adc <__printf_chk@plt+0x1541c>
   26bc8:	cmp	r0, #0
   26bcc:	blt	26be0 <__printf_chk@plt+0x15520>
   26bd0:	ldr	r3, [pc, #28]	; 26bf4 <__printf_chk@plt+0x15534>
   26bd4:	ldrb	r3, [r3, r0]
   26bd8:	cmp	r3, #0
   26bdc:	bne	26ad4 <__printf_chk@plt+0x15414>
   26be0:	strb	r0, [r2, #464]	; 0x1d0
   26be4:	b	26adc <__printf_chk@plt+0x1541c>
   26be8:	andeq	sp, r7, r0, lsl r0
   26bec:	andeq	r2, r8, r0, asr #25
   26bf0:	muleq	r8, r0, lr
   26bf4:	andeq	sp, r7, r4, lsl lr
   26bf8:	push	{r4, r5, r6, r7, lr}
   26bfc:	sub	sp, sp, #108	; 0x6c
   26c00:	ldr	r7, [pc, #224]	; 26ce8 <__printf_chk@plt+0x15628>
   26c04:	mov	r5, r0
   26c08:	mov	r6, r1
   26c0c:	ldr	r3, [r7]
   26c10:	str	r3, [sp, #100]	; 0x64
   26c14:	bl	445d0 <__printf_chk@plt+0x32f10>
   26c18:	ldr	r3, [pc, #204]	; 26cec <__printf_chk@plt+0x1562c>
   26c1c:	add	r1, r5, #28
   26c20:	add	r0, sp, #4
   26c24:	ldr	r3, [r3]
   26c28:	mov	r2, #0
   26c2c:	bl	24e7c <__printf_chk@plt+0x137bc>
   26c30:	ldr	r3, [sp, #16]
   26c34:	ldr	r2, [sp, #20]
   26c38:	cmp	r3, r2
   26c3c:	bcs	26c88 <__printf_chk@plt+0x155c8>
   26c40:	add	r2, r3, #1
   26c44:	str	r2, [sp, #16]
   26c48:	ldrb	r0, [r3]
   26c4c:	bl	268a4 <__printf_chk@plt+0x151e4>
   26c50:	ldrb	r2, [r0]
   26c54:	mov	r4, r0
   26c58:	cmp	r2, #0
   26c5c:	beq	26c30 <__printf_chk@plt+0x15570>
   26c60:	mov	r1, r6
   26c64:	mov	r0, r5
   26c68:	bl	445fc <__printf_chk@plt+0x32f3c>
   26c6c:	ldrb	r2, [r4, #1]!
   26c70:	cmp	r2, #0
   26c74:	bne	26c60 <__printf_chk@plt+0x155a0>
   26c78:	ldr	r3, [sp, #16]
   26c7c:	ldr	r2, [sp, #20]
   26c80:	cmp	r3, r2
   26c84:	bcc	26c40 <__printf_chk@plt+0x15580>
   26c88:	mov	r1, #0
   26c8c:	add	r0, sp, #4
   26c90:	bl	21944 <__printf_chk@plt+0x10284>
   26c94:	cmn	r0, #1
   26c98:	bne	26c4c <__printf_chk@plt+0x1558c>
   26c9c:	mov	r1, r6
   26ca0:	mov	r0, r5
   26ca4:	bl	44608 <__printf_chk@plt+0x32f48>
   26ca8:	ldr	r3, [pc, #64]	; 26cf0 <__printf_chk@plt+0x15630>
   26cac:	add	r0, sp, #28
   26cb0:	str	r3, [sp, #4]
   26cb4:	bl	22138 <__printf_chk@plt+0x10a78>
   26cb8:	ldr	r2, [sp, #100]	; 0x64
   26cbc:	ldr	r3, [r7]
   26cc0:	cmp	r2, r3
   26cc4:	bne	26cd0 <__printf_chk@plt+0x15610>
   26cc8:	add	sp, sp, #108	; 0x6c
   26ccc:	pop	{r4, r5, r6, r7, pc}
   26cd0:	bl	1148c <__stack_chk_fail@plt>
   26cd4:	ldr	r3, [pc, #20]	; 26cf0 <__printf_chk@plt+0x15630>
   26cd8:	add	r0, sp, #28
   26cdc:	str	r3, [sp, #4]
   26ce0:	bl	22138 <__printf_chk@plt+0x10a78>
   26ce4:	bl	11498 <__cxa_end_cleanup@plt>
   26ce8:	andeq	ip, r7, r0, lsl sp
   26cec:	andeq	r6, r8, r0, lsr #25
   26cf0:	andeq	r7, r5, ip, ror #6
   26cf4:	cmp	r0, #32
   26cf8:	ldrls	pc, [pc, r0, lsl #2]
   26cfc:	b	26dcc <__printf_chk@plt+0x1570c>
   26d00:	muleq	r2, ip, sp
   26d04:	andeq	r6, r2, r8, lsr #27
   26d08:	andeq	r6, r2, ip, asr #27
   26d0c:	andeq	r6, r2, ip, asr #27
   26d10:	andeq	r6, r2, ip, asr #27
   26d14:	andeq	r6, r2, ip, asr #27
   26d18:	andeq	r6, r2, ip, asr #27
   26d1c:	andeq	r6, r2, ip, asr #27
   26d20:	andeq	r6, r2, r0, asr #27
   26d24:			; <UNDEFINED> instruction: 0x00026db4
   26d28:	andeq	r6, r2, r4, lsl #27
   26d2c:	andeq	r6, r2, ip, asr #27
   26d30:	andeq	r6, r2, ip, asr #27
   26d34:	andeq	r6, r2, ip, asr #27
   26d38:	andeq	r6, r2, ip, asr #27
   26d3c:	andeq	r6, r2, ip, asr #27
   26d40:	andeq	r6, r2, ip, asr #27
   26d44:	andeq	r6, r2, ip, asr #27
   26d48:	andeq	r6, r2, ip, asr #27
   26d4c:	andeq	r6, r2, ip, asr #27
   26d50:	andeq	r6, r2, ip, asr #27
   26d54:	andeq	r6, r2, ip, asr #27
   26d58:	andeq	r6, r2, ip, asr #27
   26d5c:	andeq	r6, r2, ip, asr #27
   26d60:	andeq	r6, r2, ip, asr #27
   26d64:	andeq	r6, r2, ip, asr #27
   26d68:	andeq	r6, r2, ip, asr #27
   26d6c:	andeq	r6, r2, ip, asr #27
   26d70:	andeq	r6, r2, ip, asr #27
   26d74:	andeq	r6, r2, ip, asr #27
   26d78:	andeq	r6, r2, ip, asr #27
   26d7c:	andeq	r6, r2, ip, asr #27
   26d80:	muleq	r2, r0, sp
   26d84:	ldr	r3, [pc, #268]	; 26e98 <__printf_chk@plt+0x157d8>
   26d88:	mov	r0, r3
   26d8c:	bx	lr
   26d90:	ldr	r3, [pc, #260]	; 26e9c <__printf_chk@plt+0x157dc>
   26d94:	mov	r0, r3
   26d98:	bx	lr
   26d9c:	ldr	r3, [pc, #252]	; 26ea0 <__printf_chk@plt+0x157e0>
   26da0:	mov	r0, r3
   26da4:	bx	lr
   26da8:	ldr	r3, [pc, #244]	; 26ea4 <__printf_chk@plt+0x157e4>
   26dac:	mov	r0, r3
   26db0:	bx	lr
   26db4:	ldr	r3, [pc, #236]	; 26ea8 <__printf_chk@plt+0x157e8>
   26db8:	mov	r0, r3
   26dbc:	bx	lr
   26dc0:	ldr	r3, [pc, #228]	; 26eac <__printf_chk@plt+0x157ec>
   26dc4:	mov	r0, r3
   26dc8:	bx	lr
   26dcc:	cmp	r0, #0
   26dd0:	push	{r4, lr}
   26dd4:	mov	r4, r0
   26dd8:	sub	sp, sp, #8
   26ddc:	blt	26df0 <__printf_chk@plt+0x15730>
   26de0:	ldr	r3, [pc, #200]	; 26eb0 <__printf_chk@plt+0x157f0>
   26de4:	ldrb	r3, [r3, r0]
   26de8:	cmp	r3, #0
   26dec:	bne	26e28 <__printf_chk@plt+0x15768>
   26df0:	ldr	r2, [pc, #188]	; 26eb4 <__printf_chk@plt+0x157f4>
   26df4:	uxtb	r3, r4
   26df8:	ldrb	r3, [r2, r3]
   26dfc:	cmp	r3, #0
   26e00:	beq	26e6c <__printf_chk@plt+0x157ac>
   26e04:	ldr	r2, [pc, #172]	; 26eb8 <__printf_chk@plt+0x157f8>
   26e08:	mov	r1, #39	; 0x27
   26e0c:	add	r3, r2, #468	; 0x1d4
   26e10:	strb	r4, [r2, #469]	; 0x1d5
   26e14:	strb	r1, [r2, #468]	; 0x1d4
   26e18:	strb	r1, [r2, #470]	; 0x1d6
   26e1c:	mov	r0, r3
   26e20:	add	sp, sp, #8
   26e24:	pop	{r4, pc}
   26e28:	bl	268a4 <__printf_chk@plt+0x151e4>
   26e2c:	ldrb	r3, [r0]
   26e30:	cmp	r3, #0
   26e34:	beq	26e8c <__printf_chk@plt+0x157cc>
   26e38:	ldr	r4, [pc, #120]	; 26eb8 <__printf_chk@plt+0x157f8>
   26e3c:	mov	r1, r0
   26e40:	add	r0, r4, #468	; 0x1d4
   26e44:	mov	r3, #39	; 0x27
   26e48:	mov	r2, #32
   26e4c:	add	r0, r0, #1
   26e50:	strb	r3, [r4, #468]	; 0x1d4
   26e54:	bl	115d0 <__stpcpy_chk@plt>
   26e58:	ldr	r2, [pc, #92]	; 26ebc <__printf_chk@plt+0x157fc>
   26e5c:	add	r3, r4, #468	; 0x1d4
   26e60:	ldrh	r2, [r2]
   26e64:	strh	r2, [r0]
   26e68:	b	26e1c <__printf_chk@plt+0x1575c>
   26e6c:	ldr	r3, [pc, #76]	; 26ec0 <__printf_chk@plt+0x15800>
   26e70:	str	r4, [sp]
   26e74:	mov	r2, #33	; 0x21
   26e78:	mov	r1, #1
   26e7c:	ldr	r0, [pc, #64]	; 26ec4 <__printf_chk@plt+0x15804>
   26e80:	bl	11660 <__sprintf_chk@plt>
   26e84:	ldr	r3, [pc, #56]	; 26ec4 <__printf_chk@plt+0x15804>
   26e88:	b	26e1c <__printf_chk@plt+0x1575c>
   26e8c:	str	r4, [sp]
   26e90:	ldr	r3, [pc, #48]	; 26ec8 <__printf_chk@plt+0x15808>
   26e94:	b	26e74 <__printf_chk@plt+0x157b4>
   26e98:	andeq	r8, r5, r4, asr r1
   26e9c:	andeq	r8, r5, r8, ror #2
   26ea0:	andeq	r7, r5, r4, lsl #27
   26ea4:	andeq	r7, r5, r0, ror #26
   26ea8:	andeq	r7, r5, r4, ror #27
   26eac:	andeq	r7, r5, r8, lsr #26
   26eb0:	andeq	sp, r7, r4, lsl lr
   26eb4:	muleq	r8, r8, r5
   26eb8:	andeq	r2, r8, r0, asr #25
   26ebc:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   26ec0:	muleq	r5, r4, r1
   26ec4:	muleq	r8, r4, lr
   26ec8:	andeq	r8, r5, ip, ror r1
   26ecc:	push	{r4, r5, r6, lr}
   26ed0:	mov	r1, #0
   26ed4:	ldr	r5, [pc, #328]	; 27024 <__printf_chk@plt+0x15964>
   26ed8:	sub	sp, sp, #24
   26edc:	mov	r6, r0
   26ee0:	ldr	r3, [r5]
   26ee4:	mov	r0, r1
   26ee8:	mov	r2, #1
   26eec:	str	r3, [sp, #20]
   26ef0:	bl	27450 <__printf_chk@plt+0x15d90>
   26ef4:	add	r3, r0, #1
   26ef8:	mov	r4, r0
   26efc:	cmp	r3, #33	; 0x21
   26f00:	ldrls	pc, [pc, r3, lsl #2]
   26f04:	b	26fd8 <__printf_chk@plt+0x15918>
   26f08:	andeq	r7, r2, ip
   26f0c:	ldrdeq	r6, [r2], -r8
   26f10:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f14:	ldrdeq	r6, [r2], -r8
   26f18:	ldrdeq	r6, [r2], -r8
   26f1c:	ldrdeq	r6, [r2], -r8
   26f20:	ldrdeq	r6, [r2], -r8
   26f24:	ldrdeq	r6, [r2], -r8
   26f28:	ldrdeq	r6, [r2], -r8
   26f2c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f30:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f34:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   26f38:	ldrdeq	r6, [r2], -r8
   26f3c:	ldrdeq	r6, [r2], -r8
   26f40:	ldrdeq	r6, [r2], -r8
   26f44:	ldrdeq	r6, [r2], -r8
   26f48:	ldrdeq	r6, [r2], -r8
   26f4c:	ldrdeq	r6, [r2], -r8
   26f50:	ldrdeq	r6, [r2], -r8
   26f54:	ldrdeq	r6, [r2], -r8
   26f58:	ldrdeq	r6, [r2], -r8
   26f5c:	ldrdeq	r6, [r2], -r8
   26f60:	ldrdeq	r6, [r2], -r8
   26f64:	ldrdeq	r6, [r2], -r8
   26f68:	ldrdeq	r6, [r2], -r8
   26f6c:	ldrdeq	r6, [r2], -r8
   26f70:	ldrdeq	r6, [r2], -r8
   26f74:	ldrdeq	r6, [r2], -r8
   26f78:	ldrdeq	r6, [r2], -r8
   26f7c:	ldrdeq	r6, [r2], -r8
   26f80:	ldrdeq	r6, [r2], -r8
   26f84:	ldrdeq	r6, [r2], -r8
   26f88:	ldrdeq	r6, [r2], -r8
   26f8c:	strdeq	r6, [r2], -r0
   26f90:	ldr	r0, [pc, #144]	; 27028 <__printf_chk@plt+0x15968>
   26f94:	bl	25170 <__printf_chk@plt+0x13ab0>
   26f98:	bl	231a0 <__printf_chk@plt+0x11ae0>
   26f9c:	mov	r0, r4
   26fa0:	bl	26cf4 <__printf_chk@plt+0x15634>
   26fa4:	mov	r1, r0
   26fa8:	mov	r0, sp
   26fac:	bl	4c730 <__printf_chk@plt+0x3b070>
   26fb0:	ldr	r0, [pc, #116]	; 2702c <__printf_chk@plt+0x1596c>
   26fb4:	mov	r1, sp
   26fb8:	bl	23384 <__printf_chk@plt+0x11cc4>
   26fbc:	mov	r0, #0
   26fc0:	ldr	r2, [sp, #20]
   26fc4:	ldr	r3, [r5]
   26fc8:	cmp	r2, r3
   26fcc:	bne	27020 <__printf_chk@plt+0x15960>
   26fd0:	add	sp, sp, #24
   26fd4:	pop	{r4, r5, r6, pc}
   26fd8:	cmp	r0, #0
   26fdc:	blt	27004 <__printf_chk@plt+0x15944>
   26fe0:	ldr	r3, [pc, #72]	; 27030 <__printf_chk@plt+0x15970>
   26fe4:	ldrb	r3, [r3, r0]
   26fe8:	cmp	r3, #0
   26fec:	beq	27004 <__printf_chk@plt+0x15944>
   26ff0:	cmp	r4, #32
   26ff4:	movne	r6, #0
   26ff8:	andeq	r6, r6, #1
   26ffc:	cmp	r6, #0
   27000:	beq	26f9c <__printf_chk@plt+0x158dc>
   27004:	uxtb	r0, r4
   27008:	b	26fc0 <__printf_chk@plt+0x15900>
   2700c:	ldr	r0, [pc, #32]	; 27034 <__printf_chk@plt+0x15974>
   27010:	ldr	r1, [pc, #32]	; 27038 <__printf_chk@plt+0x15978>
   27014:	bl	23384 <__printf_chk@plt+0x11cc4>
   27018:	mov	r0, #0
   2701c:	b	26fc0 <__printf_chk@plt+0x15900>
   27020:	bl	1148c <__stack_chk_fail@plt>
   27024:	andeq	ip, r7, r0, lsl sp
   27028:	andeq	r6, r5, r0, lsl #21
   2702c:	andeq	r8, r5, r4, asr #3
   27030:	andeq	sp, r7, r4, lsl lr
   27034:	andeq	r8, r5, r8, lsr #3
   27038:	andeq	r6, r8, r0, lsr #15
   2703c:	push	{r4, lr}
   27040:	sub	sp, sp, #16
   27044:	ldr	r4, [pc, #104]	; 270b4 <__printf_chk@plt+0x159f4>
   27048:	mov	r0, #0
   2704c:	ldr	r3, [r4]
   27050:	str	r3, [sp, #12]
   27054:	bl	26ecc <__printf_chk@plt+0x1580c>
   27058:	cmp	r0, #0
   2705c:	strb	r0, [sp, #8]
   27060:	bne	27090 <__printf_chk@plt+0x159d0>
   27064:	mov	r2, #0
   27068:	add	r1, sp, #8
   2706c:	add	r0, sp, #4
   27070:	bl	52830 <_ZdlPv@@Base+0x14d4>
   27074:	ldr	r2, [sp, #12]
   27078:	ldr	r3, [r4]
   2707c:	ldr	r0, [sp, #4]
   27080:	cmp	r2, r3
   27084:	bne	270b0 <__printf_chk@plt+0x159f0>
   27088:	add	sp, sp, #16
   2708c:	pop	{r4, pc}
   27090:	mov	r0, #0
   27094:	bl	26ecc <__printf_chk@plt+0x1580c>
   27098:	cmp	r0, #0
   2709c:	movne	r3, #0
   270a0:	strb	r0, [sp, #9]
   270a4:	strbeq	r0, [sp, #8]
   270a8:	strbne	r3, [sp, #10]
   270ac:	b	27064 <__printf_chk@plt+0x159a4>
   270b0:	bl	1148c <__stack_chk_fail@plt>
   270b4:	andeq	ip, r7, r0, lsl sp
   270b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   270bc:	sub	sp, sp, #44	; 0x2c
   270c0:	ldr	fp, [pc, #444]	; 27284 <__printf_chk@plt+0x15bc4>
   270c4:	mov	r2, r0
   270c8:	str	r0, [sp, #12]
   270cc:	ldr	r3, [fp, #36]	; 0x24
   270d0:	mov	r0, #0
   270d4:	str	r3, [sp, #8]
   270d8:	ldr	r3, [pc, #424]	; 27288 <__printf_chk@plt+0x15bc8>
   270dc:	add	sl, sp, #20
   270e0:	sub	r9, r2, #1
   270e4:	ldr	r3, [r3]
   270e8:	clz	r9, r9
   270ec:	mov	r5, r0
   270f0:	lsr	r9, r9, #5
   270f4:	mov	r6, sl
   270f8:	mov	r8, #16
   270fc:	str	r3, [sp, #36]	; 0x24
   27100:	b	27110 <__printf_chk@plt+0x15a50>
   27104:	strb	r4, [r6, r5]
   27108:	mov	r0, #1
   2710c:	mov	r5, r7
   27110:	and	r0, r0, r9
   27114:	bl	26ecc <__printf_chk@plt+0x1580c>
   27118:	subs	r4, r0, #0
   2711c:	beq	271ec <__printf_chk@plt+0x15b2c>
   27120:	cmp	r4, #32
   27124:	movne	r3, #0
   27128:	andeq	r3, r9, #1
   2712c:	cmp	r3, #0
   27130:	bne	27244 <__printf_chk@plt+0x15b84>
   27134:	add	r7, r5, #1
   27138:	cmp	r7, r8
   2713c:	blt	27178 <__printf_chk@plt+0x15ab8>
   27140:	cmp	r6, sl
   27144:	beq	271c8 <__printf_chk@plt+0x15b08>
   27148:	str	r8, [sp, #4]
   2714c:	lsl	r8, r8, #1
   27150:	mov	r0, r8
   27154:	bl	113d8 <_Znaj@plt>
   27158:	mov	r1, r6
   2715c:	ldr	r2, [sp, #4]
   27160:	str	r0, [sp]
   27164:	bl	1157c <memcpy@plt>
   27168:	mov	r0, r6
   2716c:	bl	114f8 <_ZdaPv@plt>
   27170:	ldr	r3, [sp]
   27174:	mov	r6, r3
   27178:	cmp	r4, #93	; 0x5d
   2717c:	bne	27104 <__printf_chk@plt+0x15a44>
   27180:	ldr	r3, [fp, #36]	; 0x24
   27184:	ldr	r2, [sp, #8]
   27188:	cmp	r2, r3
   2718c:	bne	27104 <__printf_chk@plt+0x15a44>
   27190:	mov	r3, #0
   27194:	strb	r3, [r6, r5]
   27198:	cmp	r6, sl
   2719c:	beq	27224 <__printf_chk@plt+0x15b64>
   271a0:	mov	r2, #0
   271a4:	mov	r1, r6
   271a8:	add	r0, sp, #16
   271ac:	bl	52830 <_ZdlPv@@Base+0x14d4>
   271b0:	cmp	r6, #0
   271b4:	beq	271c0 <__printf_chk@plt+0x15b00>
   271b8:	mov	r0, r6
   271bc:	bl	114f8 <_ZdaPv@plt>
   271c0:	ldr	r0, [sp, #16]
   271c4:	b	27208 <__printf_chk@plt+0x15b48>
   271c8:	mov	r0, #32
   271cc:	bl	113d8 <_Znaj@plt>
   271d0:	mov	r2, r8
   271d4:	mov	r3, #32
   271d8:	mov	r1, sl
   271dc:	mov	r8, #32
   271e0:	mov	r6, r0
   271e4:	bl	11330 <__memcpy_chk@plt>
   271e8:	b	27178 <__printf_chk@plt+0x15ab8>
   271ec:	cmp	r6, #0
   271f0:	cmpne	r6, sl
   271f4:	beq	27200 <__printf_chk@plt+0x15b40>
   271f8:	mov	r0, r6
   271fc:	bl	114f8 <_ZdaPv@plt>
   27200:	ldr	r3, [pc, #132]	; 2728c <__printf_chk@plt+0x15bcc>
   27204:	ldr	r0, [r3]
   27208:	ldr	r3, [pc, #120]	; 27288 <__printf_chk@plt+0x15bc8>
   2720c:	ldr	r2, [sp, #36]	; 0x24
   27210:	ldr	r3, [r3]
   27214:	cmp	r2, r3
   27218:	bne	27280 <__printf_chk@plt+0x15bc0>
   2721c:	add	sp, sp, #44	; 0x2c
   27220:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27224:	cmp	r5, #0
   27228:	bne	27258 <__printf_chk@plt+0x15b98>
   2722c:	ldr	r3, [sp, #12]
   27230:	cmp	r3, #0
   27234:	bne	27270 <__printf_chk@plt+0x15bb0>
   27238:	ldr	r3, [pc, #80]	; 27290 <__printf_chk@plt+0x15bd0>
   2723c:	ldr	r0, [r3]
   27240:	b	27208 <__printf_chk@plt+0x15b48>
   27244:	mov	r2, #0
   27248:	mov	r3, #1
   2724c:	strb	r2, [r6, r5]
   27250:	str	r3, [fp, #504]	; 0x1f8
   27254:	b	27198 <__printf_chk@plt+0x15ad8>
   27258:	mov	r1, r6
   2725c:	mov	r2, #0
   27260:	add	r0, sp, #16
   27264:	bl	52830 <_ZdlPv@@Base+0x14d4>
   27268:	ldr	r0, [sp, #16]
   2726c:	b	27208 <__printf_chk@plt+0x15b48>
   27270:	ldr	r1, [pc, #28]	; 27294 <__printf_chk@plt+0x15bd4>
   27274:	ldr	r0, [pc, #28]	; 27298 <__printf_chk@plt+0x15bd8>
   27278:	bl	23384 <__printf_chk@plt+0x11cc4>
   2727c:	b	27238 <__printf_chk@plt+0x15b78>
   27280:	bl	1148c <__stack_chk_fail@plt>
   27284:	andeq	r2, r8, r0, asr #25
   27288:	andeq	ip, r7, r0, lsl sp
   2728c:	andeq	r6, r8, r0, lsr #25
   27290:	andeq	r6, r8, r4, lsr #25
   27294:	andeq	r6, r8, r0, lsr #15
   27298:	andeq	r8, r5, r8, ror #3
   2729c:	push	{r4, r5, lr}
   272a0:	sub	sp, sp, #20
   272a4:	ldr	r4, [pc, #148]	; 27340 <__printf_chk@plt+0x15c80>
   272a8:	mov	r5, r0
   272ac:	mov	r0, #0
   272b0:	ldr	r3, [r4]
   272b4:	str	r3, [sp, #12]
   272b8:	bl	26ecc <__printf_chk@plt+0x1580c>
   272bc:	subs	r3, r0, #0
   272c0:	bne	272e4 <__printf_chk@plt+0x15c24>
   272c4:	ldr	r3, [pc, #120]	; 27344 <__printf_chk@plt+0x15c84>
   272c8:	ldr	r0, [r3]
   272cc:	ldr	r2, [sp, #12]
   272d0:	ldr	r3, [r4]
   272d4:	cmp	r2, r3
   272d8:	bne	2733c <__printf_chk@plt+0x15c7c>
   272dc:	add	sp, sp, #20
   272e0:	pop	{r4, r5, pc}
   272e4:	cmp	r3, #40	; 0x28
   272e8:	beq	27334 <__printf_chk@plt+0x15c74>
   272ec:	cmp	r3, #91	; 0x5b
   272f0:	bne	27304 <__printf_chk@plt+0x15c44>
   272f4:	ldr	r2, [pc, #76]	; 27348 <__printf_chk@plt+0x15c88>
   272f8:	ldr	r2, [r2, #508]	; 0x1fc
   272fc:	cmp	r2, #0
   27300:	beq	27328 <__printf_chk@plt+0x15c68>
   27304:	mov	ip, #0
   27308:	mov	r2, ip
   2730c:	add	r1, sp, #8
   27310:	add	r0, sp, #4
   27314:	strb	r3, [sp, #8]
   27318:	strb	ip, [sp, #9]
   2731c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   27320:	ldr	r0, [sp, #4]
   27324:	b	272cc <__printf_chk@plt+0x15c0c>
   27328:	mov	r0, r5
   2732c:	bl	270b8 <__printf_chk@plt+0x159f8>
   27330:	b	272cc <__printf_chk@plt+0x15c0c>
   27334:	bl	2703c <__printf_chk@plt+0x1597c>
   27338:	b	272cc <__printf_chk@plt+0x15c0c>
   2733c:	bl	1148c <__stack_chk_fail@plt>
   27340:	andeq	ip, r7, r0, lsl sp
   27344:	andeq	r6, r8, r0, lsr #25
   27348:	andeq	r2, r8, r0, asr #25
   2734c:	push	{r4, r5, lr}
   27350:	sub	sp, sp, #20
   27354:	ldr	r4, [pc, #232]	; 27444 <__printf_chk@plt+0x15d84>
   27358:	mov	r5, r0
   2735c:	mov	r0, #0
   27360:	ldr	r3, [r4]
   27364:	str	r3, [sp, #12]
   27368:	bl	26ecc <__printf_chk@plt+0x1580c>
   2736c:	cmp	r0, #43	; 0x2b
   27370:	beq	27408 <__printf_chk@plt+0x15d48>
   27374:	mov	r3, r0
   27378:	bls	273c4 <__printf_chk@plt+0x15d04>
   2737c:	cmp	r0, #45	; 0x2d
   27380:	beq	2742c <__printf_chk@plt+0x15d6c>
   27384:	cmp	r0, #91	; 0x5b
   27388:	bne	2739c <__printf_chk@plt+0x15cdc>
   2738c:	ldr	r2, [pc, #180]	; 27448 <__printf_chk@plt+0x15d88>
   27390:	ldr	r2, [r2, #508]	; 0x1fc
   27394:	cmp	r2, #0
   27398:	beq	273f8 <__printf_chk@plt+0x15d38>
   2739c:	mov	ip, #0
   273a0:	str	ip, [r5]
   273a4:	mov	r2, ip
   273a8:	add	r1, sp, #8
   273ac:	add	r0, sp, #4
   273b0:	strb	r3, [sp, #8]
   273b4:	strb	ip, [sp, #9]
   273b8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   273bc:	ldr	r0, [sp, #4]
   273c0:	b	273e0 <__printf_chk@plt+0x15d20>
   273c4:	cmp	r0, #0
   273c8:	beq	2741c <__printf_chk@plt+0x15d5c>
   273cc:	cmp	r0, #40	; 0x28
   273d0:	bne	2739c <__printf_chk@plt+0x15cdc>
   273d4:	mov	r3, #0
   273d8:	str	r3, [r5]
   273dc:	bl	2703c <__printf_chk@plt+0x1597c>
   273e0:	ldr	r2, [sp, #12]
   273e4:	ldr	r3, [r4]
   273e8:	cmp	r2, r3
   273ec:	bne	27440 <__printf_chk@plt+0x15d80>
   273f0:	add	sp, sp, #20
   273f4:	pop	{r4, r5, pc}
   273f8:	str	r2, [r5]
   273fc:	mov	r0, #2
   27400:	bl	270b8 <__printf_chk@plt+0x159f8>
   27404:	b	273e0 <__printf_chk@plt+0x15d20>
   27408:	mov	r3, #1
   2740c:	str	r3, [r5]
   27410:	mov	r0, #2
   27414:	bl	2729c <__printf_chk@plt+0x15bdc>
   27418:	b	273e0 <__printf_chk@plt+0x15d20>
   2741c:	ldr	r2, [pc, #40]	; 2744c <__printf_chk@plt+0x15d8c>
   27420:	str	r0, [r5]
   27424:	ldr	r0, [r2]
   27428:	b	273e0 <__printf_chk@plt+0x15d20>
   2742c:	mvn	r3, #0
   27430:	str	r3, [r5]
   27434:	mov	r0, #2
   27438:	bl	2729c <__printf_chk@plt+0x15bdc>
   2743c:	b	273e0 <__printf_chk@plt+0x15d20>
   27440:	bl	1148c <__stack_chk_fail@plt>
   27444:	andeq	ip, r7, r0, lsl sp
   27448:	andeq	r2, r8, r0, asr #25
   2744c:	andeq	r6, r8, r0, lsr #25
   27450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27454:	sub	sp, sp, #20
   27458:	ldr	fp, [pc, #3984]	; 283f0 <__printf_chk@plt+0x16d30>
   2745c:	ldr	r7, [pc, #3984]	; 283f4 <__printf_chk@plt+0x16d34>
   27460:	mov	r8, r2
   27464:	ldr	r3, [fp]
   27468:	str	r1, [sp, #4]
   2746c:	ldr	sl, [pc, #3972]	; 283f8 <__printf_chk@plt+0x16d38>
   27470:	ldr	r1, [r3, #12]
   27474:	ldr	ip, [r3, #16]
   27478:	ldr	r2, [r7]
   2747c:	mov	r6, r0
   27480:	and	r9, r8, #1
   27484:	mov	r5, #0
   27488:	str	r2, [sp, #12]
   2748c:	cmp	r1, ip
   27490:	bcs	274f0 <__printf_chk@plt+0x15e30>
   27494:	add	r0, r1, #1
   27498:	str	r0, [r3, #12]
   2749c:	ldrb	r4, [r1]
   274a0:	cmp	r4, #10
   274a4:	beq	27504 <__printf_chk@plt+0x15e44>
   274a8:	cmp	r4, #137	; 0x89
   274ac:	beq	277a8 <__printf_chk@plt+0x160e8>
   274b0:	cmp	r4, #138	; 0x8a
   274b4:	beq	277d4 <__printf_chk@plt+0x16114>
   274b8:	cmp	r4, #139	; 0x8b
   274bc:	beq	27804 <__printf_chk@plt+0x16144>
   274c0:	cmp	r4, #140	; 0x8c
   274c4:	beq	278b4 <__printf_chk@plt+0x161f4>
   274c8:	cmp	r4, #141	; 0x8d
   274cc:	bne	2782c <__printf_chk@plt+0x1616c>
   274d0:	ldr	r1, [sl, #36]	; 0x24
   274d4:	ldr	r3, [fp]
   274d8:	sub	r1, r1, #1
   274dc:	str	r1, [sl, #36]	; 0x24
   274e0:	ldr	ip, [r3, #16]
   274e4:	ldr	r1, [r3, #12]
   274e8:	cmp	r1, ip
   274ec:	bcc	27494 <__printf_chk@plt+0x15dd4>
   274f0:	mov	r0, r6
   274f4:	bl	22534 <__printf_chk@plt+0x10e74>
   274f8:	mov	r4, r0
   274fc:	cmp	r4, #10
   27500:	bne	274a8 <__printf_chk@plt+0x15de8>
   27504:	ldr	r3, [sl, #516]	; 0x204
   27508:	str	r5, [sl, #516]	; 0x204
   2750c:	str	r3, [sl, #512]	; 0x200
   27510:	ldr	r1, [fp, #24]
   27514:	subs	r3, r1, r4
   27518:	movne	r3, #1
   2751c:	cmp	r1, #0
   27520:	orrle	r3, r3, #1
   27524:	cmp	r3, #0
   27528:	bne	2778c <__printf_chk@plt+0x160cc>
   2752c:	ldr	r3, [fp]
   27530:	ldr	r1, [r3, #12]
   27534:	ldr	r3, [r3, #16]
   27538:	cmp	r1, r3
   2753c:	bcs	278d0 <__printf_chk@plt+0x16210>
   27540:	ldrb	r4, [r1]
   27544:	cmp	r4, #126	; 0x7e
   27548:	ldrls	pc, [pc, r4, lsl #2]
   2754c:	b	281f8 <__printf_chk@plt+0x16b38>
   27550:	ldrdeq	r7, [r2], -ip
   27554:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27558:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2755c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27560:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27564:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27568:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2756c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27570:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27574:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27578:	andeq	r7, r2, ip, asr #14
   2757c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27580:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27584:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27588:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2758c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27590:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27594:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27598:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2759c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275a0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275a4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275a8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275ac:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275b0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275b4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275b8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275bc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275c0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275c4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275c8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275cc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275d0:	andeq	r7, r2, r0, asr ip
   275d4:	andeq	r7, r2, r0, ror sp
   275d8:	andeq	r7, r2, ip, asr #20
   275dc:	andeq	r8, r2, r8, asr #32
   275e0:	andeq	r7, r2, r0, lsl #28
   275e4:			; <UNDEFINED> instruction: 0x00027fb8
   275e8:	andeq	r7, r2, r8, asr #23
   275ec:	andeq	r8, r2, r0
   275f0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   275f4:	andeq	r7, r2, r0, ror #25
   275f8:	andeq	r7, r2, r8, asr #30
   275fc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27600:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27604:			; <UNDEFINED> instruction: 0x000279bc
   27608:			; <UNDEFINED> instruction: 0x000281b8
   2760c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27610:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27614:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27618:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2761c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27620:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27624:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27628:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2762c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27630:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27634:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27638:	andeq	r7, r2, r0, ror #28
   2763c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27640:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27644:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27648:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2764c:	andeq	r8, r2, r0, lsl r1
   27650:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27654:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27658:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2765c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27660:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27664:	andeq	r7, r2, r0, lsl ip
   27668:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2766c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27670:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27674:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27678:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2767c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27680:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27684:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27688:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2768c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27690:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27694:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27698:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2769c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276a0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276a4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276a8:	andeq	r8, r2, r8, asr r1
   276ac:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276b0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276b4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276b8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276bc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276c0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276c4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276c8:	andeq	r7, r2, r8, lsr #26
   276cc:	andeq	r8, r2, r8, asr #1
   276d0:	andeq	r7, r2, r4, lsl #20
   276d4:			; <UNDEFINED> instruction: 0x00027db8
   276d8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276dc:	andeq	r7, r2, r0, lsl #23
   276e0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276e4:	andeq	r7, r2, r8, lsr fp
   276e8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276ec:	ldrdeq	r7, [r2], -r8
   276f0:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276f4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276f8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   276fc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27700:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27704:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27708:	strdeq	r7, [r2], -r0
   2770c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27710:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27714:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27718:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2771c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27720:	muleq	r2, r8, ip
   27724:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27728:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2772c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27730:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27734:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   27738:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2773c:	andeq	r7, r2, r8, lsr #29
   27740:	andeq	r7, r2, r4, ror r9
   27744:	andeq	r7, r2, ip, lsr #18
   27748:	andeq	r7, r2, r4, ror #17
   2774c:	ldr	r3, [fp]
   27750:	ldr	r1, [r3, #12]
   27754:	ldr	r0, [r3, #16]
   27758:	cmp	r1, r0
   2775c:	bcs	28294 <__printf_chk@plt+0x16bd4>
   27760:	add	r0, r1, #1
   27764:	str	r0, [r3, #12]
   27768:	ldrb	r0, [r1]
   2776c:	cmp	r0, #10
   27770:	ldreq	r3, [sl, #516]	; 0x204
   27774:	streq	r5, [sl, #516]	; 0x204
   27778:	streq	r3, [sl, #512]	; 0x200
   2777c:	ldr	r3, [sp, #4]
   27780:	cmp	r3, #0
   27784:	beq	27834 <__printf_chk@plt+0x16174>
   27788:	mov	r4, #17
   2778c:	ldr	r2, [sp, #12]
   27790:	ldr	r3, [r7]
   27794:	mov	r0, r4
   27798:	cmp	r2, r3
   2779c:	bne	283ec <__printf_chk@plt+0x16d2c>
   277a0:	add	sp, sp, #20
   277a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   277a8:	ldr	r3, [fp]
   277ac:	ldr	r1, [sl, #508]	; 0x1fc
   277b0:	mov	r0, r3
   277b4:	ldr	r3, [r3]
   277b8:	ldr	r3, [r3, #76]	; 0x4c
   277bc:	blx	r3
   277c0:	ldr	r3, [fp]
   277c4:	str	r5, [sl, #508]	; 0x1fc
   277c8:	ldr	r1, [r3, #12]
   277cc:	ldr	ip, [r3, #16]
   277d0:	b	2748c <__printf_chk@plt+0x15dcc>
   277d4:	ldr	r3, [fp]
   277d8:	ldr	r1, [sl, #508]	; 0x1fc
   277dc:	mov	r0, r3
   277e0:	ldr	r3, [r3]
   277e4:	ldr	r3, [r3, #76]	; 0x4c
   277e8:	blx	r3
   277ec:	ldr	r3, [fp]
   277f0:	mov	r1, #1
   277f4:	str	r1, [sl, #508]	; 0x1fc
   277f8:	ldr	ip, [r3, #16]
   277fc:	ldr	r1, [r3, #12]
   27800:	b	2748c <__printf_chk@plt+0x15dcc>
   27804:	ldr	r3, [fp]
   27808:	mov	r0, r3
   2780c:	ldr	r3, [r3]
   27810:	ldr	r3, [r3, #80]	; 0x50
   27814:	blx	r3
   27818:	ldr	r3, [fp]
   2781c:	ldr	r1, [r3, #12]
   27820:	ldr	ip, [r3, #16]
   27824:	str	r0, [sl, #508]	; 0x1fc
   27828:	b	2748c <__printf_chk@plt+0x15dcc>
   2782c:	cmp	r4, #142	; 0x8e
   27830:	bne	27844 <__printf_chk@plt+0x16184>
   27834:	ldr	r3, [fp]
   27838:	ldr	r1, [r3, #12]
   2783c:	ldr	ip, [r3, #16]
   27840:	b	2748c <__printf_chk@plt+0x15dcc>
   27844:	cmp	r4, #132	; 0x84
   27848:	movne	r3, #0
   2784c:	andeq	r3, r9, #1
   27850:	cmp	r3, #0
   27854:	ldrne	r4, [fp, #24]
   27858:	cmp	r4, #17
   2785c:	bne	27510 <__printf_chk@plt+0x15e50>
   27860:	ldr	r3, [sp, #4]
   27864:	cmp	r3, #0
   27868:	beq	27878 <__printf_chk@plt+0x161b8>
   2786c:	b	27788 <__printf_chk@plt+0x160c8>
   27870:	cmp	r4, #17
   27874:	bne	27510 <__printf_chk@plt+0x15e50>
   27878:	ldr	r3, [fp]
   2787c:	ldr	r1, [r3, #12]
   27880:	ldr	r0, [r3, #16]
   27884:	cmp	r1, r0
   27888:	bcs	278a4 <__printf_chk@plt+0x161e4>
   2788c:	add	r0, r1, #1
   27890:	str	r0, [r3, #12]
   27894:	ldrb	r4, [r1]
   27898:	cmp	r4, #10
   2789c:	bne	27870 <__printf_chk@plt+0x161b0>
   278a0:	b	27504 <__printf_chk@plt+0x15e44>
   278a4:	mov	r0, r6
   278a8:	bl	22534 <__printf_chk@plt+0x10e74>
   278ac:	mov	r4, r0
   278b0:	b	27898 <__printf_chk@plt+0x161d8>
   278b4:	ldr	r1, [sl, #36]	; 0x24
   278b8:	ldr	r3, [fp]
   278bc:	add	r1, r1, #1
   278c0:	str	r1, [sl, #36]	; 0x24
   278c4:	ldr	ip, [r3, #16]
   278c8:	ldr	r1, [r3, #12]
   278cc:	b	2748c <__printf_chk@plt+0x15dcc>
   278d0:	bl	22684 <__printf_chk@plt+0x10fc4>
   278d4:	mov	r4, r0
   278d8:	b	27544 <__printf_chk@plt+0x15e84>
   278dc:	ldr	r4, [fp, #24]
   278e0:	b	2778c <__printf_chk@plt+0x160cc>
   278e4:	ldr	r3, [fp]
   278e8:	ldr	r2, [r3, #12]
   278ec:	ldr	r1, [r3, #16]
   278f0:	cmp	r2, r1
   278f4:	bcs	28330 <__printf_chk@plt+0x16c70>
   278f8:	add	r1, r2, #1
   278fc:	str	r1, [r3, #12]
   27900:	ldrb	r0, [r2]
   27904:	cmp	r0, #10
   27908:	movne	r4, #135	; 0x87
   2790c:	bne	2778c <__printf_chk@plt+0x160cc>
   27910:	ldr	r3, [pc, #2784]	; 283f8 <__printf_chk@plt+0x16d38>
   27914:	mov	r1, #0
   27918:	mov	r4, #135	; 0x87
   2791c:	ldr	r2, [r3, #516]	; 0x204
   27920:	str	r1, [r3, #516]	; 0x204
   27924:	str	r2, [r3, #512]	; 0x200
   27928:	b	2778c <__printf_chk@plt+0x160cc>
   2792c:	ldr	r3, [fp]
   27930:	ldr	r2, [r3, #12]
   27934:	ldr	r1, [r3, #16]
   27938:	cmp	r2, r1
   2793c:	bcs	2833c <__printf_chk@plt+0x16c7c>
   27940:	add	r1, r2, #1
   27944:	str	r1, [r3, #12]
   27948:	ldrb	r0, [r2]
   2794c:	cmp	r0, #10
   27950:	movne	r4, #23
   27954:	bne	2778c <__printf_chk@plt+0x160cc>
   27958:	ldr	r3, [pc, #2712]	; 283f8 <__printf_chk@plt+0x16d38>
   2795c:	mov	r1, #0
   27960:	mov	r4, #23
   27964:	ldr	r2, [r3, #516]	; 0x204
   27968:	str	r1, [r3, #516]	; 0x204
   2796c:	str	r2, [r3, #512]	; 0x200
   27970:	b	2778c <__printf_chk@plt+0x160cc>
   27974:	ldr	r3, [fp]
   27978:	ldr	r2, [r3, #12]
   2797c:	ldr	r1, [r3, #16]
   27980:	cmp	r2, r1
   27984:	bcs	28384 <__printf_chk@plt+0x16cc4>
   27988:	add	r1, r2, #1
   2798c:	str	r1, [r3, #12]
   27990:	ldrb	r0, [r2]
   27994:	cmp	r0, #10
   27998:	movne	r4, #20
   2799c:	bne	2778c <__printf_chk@plt+0x160cc>
   279a0:	ldr	r3, [pc, #2640]	; 283f8 <__printf_chk@plt+0x16d38>
   279a4:	mov	r1, #0
   279a8:	mov	r4, #20
   279ac:	ldr	r2, [r3, #516]	; 0x204
   279b0:	str	r1, [r3, #516]	; 0x204
   279b4:	str	r2, [r3, #512]	; 0x200
   279b8:	b	2778c <__printf_chk@plt+0x160cc>
   279bc:	ldr	r3, [fp]
   279c0:	ldr	r2, [r3, #12]
   279c4:	ldr	r1, [r3, #16]
   279c8:	cmp	r2, r1
   279cc:	bcs	282dc <__printf_chk@plt+0x16c1c>
   279d0:	add	r1, r2, #1
   279d4:	str	r1, [r3, #12]
   279d8:	ldrb	r0, [r2]
   279dc:	cmp	r0, #10
   279e0:	movne	r4, #26
   279e4:	bne	2778c <__printf_chk@plt+0x160cc>
   279e8:	ldr	r3, [pc, #2568]	; 283f8 <__printf_chk@plt+0x16d38>
   279ec:	mov	r1, #0
   279f0:	mov	r4, #26
   279f4:	ldr	r2, [r3, #516]	; 0x204
   279f8:	str	r1, [r3, #516]	; 0x204
   279fc:	str	r2, [r3, #512]	; 0x200
   27a00:	b	2778c <__printf_chk@plt+0x160cc>
   27a04:	ldr	r3, [fp]
   27a08:	ldr	r2, [r3, #12]
   27a0c:	ldr	r1, [r3, #16]
   27a10:	cmp	r2, r1
   27a14:	bcs	28354 <__printf_chk@plt+0x16c94>
   27a18:	add	r1, r2, #1
   27a1c:	str	r1, [r3, #12]
   27a20:	ldrb	r0, [r2]
   27a24:	cmp	r0, #10
   27a28:	movne	r4, #24
   27a2c:	bne	2778c <__printf_chk@plt+0x160cc>
   27a30:	ldr	r3, [pc, #2496]	; 283f8 <__printf_chk@plt+0x16d38>
   27a34:	mov	r1, #0
   27a38:	mov	r4, #24
   27a3c:	ldr	r2, [r3, #516]	; 0x204
   27a40:	str	r1, [r3, #516]	; 0x204
   27a44:	str	r2, [r3, #512]	; 0x200
   27a48:	b	2778c <__printf_chk@plt+0x160cc>
   27a4c:	ldr	r3, [fp]
   27a50:	ldr	r2, [r3, #12]
   27a54:	ldr	r1, [r3, #16]
   27a58:	cmp	r2, r1
   27a5c:	bcs	28270 <__printf_chk@plt+0x16bb0>
   27a60:	add	r1, r2, #1
   27a64:	str	r1, [r3, #12]
   27a68:	ldrb	r0, [r2]
   27a6c:	cmp	r0, #10
   27a70:	moveq	r1, #0
   27a74:	ldreq	r3, [pc, #2428]	; 283f8 <__printf_chk@plt+0x16d38>
   27a78:	ldreq	r2, [r3, #516]	; 0x204
   27a7c:	streq	r1, [r3, #516]	; 0x204
   27a80:	streq	r2, [r3, #512]	; 0x200
   27a84:	ldr	r2, [fp]
   27a88:	ldr	r3, [r2, #12]
   27a8c:	ldr	r0, [r2, #16]
   27a90:	cmp	r3, r0
   27a94:	bcs	27ab8 <__printf_chk@plt+0x163f8>
   27a98:	add	r1, r3, #1
   27a9c:	str	r1, [r2, #12]
   27aa0:	ldrb	r3, [r3]
   27aa4:	cmp	r3, #10
   27aa8:	beq	2822c <__printf_chk@plt+0x16b6c>
   27aac:	mov	r3, r1
   27ab0:	cmp	r3, r0
   27ab4:	bcc	27a98 <__printf_chk@plt+0x163d8>
   27ab8:	mov	r0, #0
   27abc:	bl	22534 <__printf_chk@plt+0x10e74>
   27ac0:	cmp	r0, #10
   27ac4:	beq	2822c <__printf_chk@plt+0x16b6c>
   27ac8:	cmn	r0, #1
   27acc:	bne	27a84 <__printf_chk@plt+0x163c4>
   27ad0:	mvn	r4, #0
   27ad4:	b	2778c <__printf_chk@plt+0x160cc>
   27ad8:	ldr	r3, [fp]
   27adc:	ldr	r1, [r3, #12]
   27ae0:	ldr	r0, [r3, #16]
   27ae4:	cmp	r1, r0
   27ae8:	bcs	282a0 <__printf_chk@plt+0x16be0>
   27aec:	add	r0, r1, #1
   27af0:	str	r0, [r3, #12]
   27af4:	ldrb	r0, [r1]
   27af8:	cmp	r0, #10
   27afc:	mov	r0, #2
   27b00:	ldreq	r3, [sl, #516]	; 0x204
   27b04:	streq	r5, [sl, #516]	; 0x204
   27b08:	streq	r3, [sl, #512]	; 0x200
   27b0c:	bl	2729c <__printf_chk@plt+0x15bdc>
   27b10:	subs	r3, r0, #0
   27b14:	beq	27834 <__printf_chk@plt+0x16174>
   27b18:	ldrb	r3, [r3]
   27b1c:	cmp	r3, #0
   27b20:	beq	27834 <__printf_chk@plt+0x16174>
   27b24:	bl	258e4 <__printf_chk@plt+0x14224>
   27b28:	ldr	r3, [fp]
   27b2c:	ldr	r1, [r3, #12]
   27b30:	ldr	ip, [r3, #16]
   27b34:	b	2748c <__printf_chk@plt+0x15dcc>
   27b38:	ldr	r3, [fp]
   27b3c:	ldr	r2, [r3, #12]
   27b40:	ldr	r1, [r3, #16]
   27b44:	cmp	r2, r1
   27b48:	bcs	2827c <__printf_chk@plt+0x16bbc>
   27b4c:	add	r1, r2, #1
   27b50:	str	r1, [r3, #12]
   27b54:	ldrb	r0, [r2]
   27b58:	cmp	r0, #10
   27b5c:	movne	r4, #29
   27b60:	bne	2778c <__printf_chk@plt+0x160cc>
   27b64:	ldr	r3, [pc, #2188]	; 283f8 <__printf_chk@plt+0x16d38>
   27b68:	mov	r1, #0
   27b6c:	mov	r4, #29
   27b70:	ldr	r2, [r3, #516]	; 0x204
   27b74:	str	r1, [r3, #516]	; 0x204
   27b78:	str	r2, [r3, #512]	; 0x200
   27b7c:	b	2778c <__printf_chk@plt+0x160cc>
   27b80:	ldr	r3, [fp]
   27b84:	ldr	r2, [r3, #12]
   27b88:	ldr	r1, [r3, #16]
   27b8c:	cmp	r2, r1
   27b90:	bcs	28348 <__printf_chk@plt+0x16c88>
   27b94:	add	r1, r2, #1
   27b98:	str	r1, [r3, #12]
   27b9c:	ldrb	r0, [r2]
   27ba0:	cmp	r0, #10
   27ba4:	movne	r4, #28
   27ba8:	bne	2778c <__printf_chk@plt+0x160cc>
   27bac:	ldr	r3, [pc, #2116]	; 283f8 <__printf_chk@plt+0x16d38>
   27bb0:	mov	r1, #0
   27bb4:	mov	r4, #28
   27bb8:	ldr	r2, [r3, #516]	; 0x204
   27bbc:	str	r1, [r3, #516]	; 0x204
   27bc0:	str	r2, [r3, #512]	; 0x200
   27bc4:	b	2778c <__printf_chk@plt+0x160cc>
   27bc8:	ldr	r3, [fp]
   27bcc:	ldr	r2, [r3, #12]
   27bd0:	ldr	r1, [r3, #16]
   27bd4:	cmp	r2, r1
   27bd8:	bcs	28300 <__printf_chk@plt+0x16c40>
   27bdc:	add	r1, r2, #1
   27be0:	str	r1, [r3, #12]
   27be4:	ldrb	r0, [r2]
   27be8:	cmp	r0, #10
   27bec:	movne	r4, #18
   27bf0:	bne	2778c <__printf_chk@plt+0x160cc>
   27bf4:	ldr	r3, [pc, #2044]	; 283f8 <__printf_chk@plt+0x16d38>
   27bf8:	mov	r1, #0
   27bfc:	mov	r4, #18
   27c00:	ldr	r2, [r3, #516]	; 0x204
   27c04:	str	r1, [r3, #516]	; 0x204
   27c08:	str	r2, [r3, #512]	; 0x200
   27c0c:	b	2778c <__printf_chk@plt+0x160cc>
   27c10:	ldr	r3, [fp]
   27c14:	ldr	r1, [r3, #12]
   27c18:	ldr	r0, [r3, #16]
   27c1c:	cmp	r1, r0
   27c20:	bcs	2836c <__printf_chk@plt+0x16cac>
   27c24:	add	r0, r1, #1
   27c28:	str	r0, [r3, #12]
   27c2c:	ldrb	r0, [r1]
   27c30:	cmp	r0, #10
   27c34:	ldreq	r3, [sl, #516]	; 0x204
   27c38:	streq	r5, [sl, #516]	; 0x204
   27c3c:	streq	r3, [sl, #512]	; 0x200
   27c40:	cmp	r8, #0
   27c44:	bne	2752c <__printf_chk@plt+0x15e6c>
   27c48:	mov	r4, #132	; 0x84
   27c4c:	b	2778c <__printf_chk@plt+0x160cc>
   27c50:	ldr	r3, [fp]
   27c54:	ldr	r2, [r3, #12]
   27c58:	ldr	r1, [r3, #16]
   27c5c:	cmp	r2, r1
   27c60:	bcs	282ac <__printf_chk@plt+0x16bec>
   27c64:	add	r1, r2, #1
   27c68:	str	r1, [r3, #12]
   27c6c:	ldrb	r0, [r2]
   27c70:	cmp	r0, #10
   27c74:	movne	r4, #31
   27c78:	bne	2778c <__printf_chk@plt+0x160cc>
   27c7c:	ldr	r3, [pc, #1908]	; 283f8 <__printf_chk@plt+0x16d38>
   27c80:	mov	r1, #0
   27c84:	mov	r4, #31
   27c88:	ldr	r2, [r3, #516]	; 0x204
   27c8c:	str	r1, [r3, #516]	; 0x204
   27c90:	str	r2, [r3, #512]	; 0x200
   27c94:	b	2778c <__printf_chk@plt+0x160cc>
   27c98:	ldr	r3, [fp]
   27c9c:	ldr	r2, [r3, #12]
   27ca0:	ldr	r1, [r3, #16]
   27ca4:	cmp	r2, r1
   27ca8:	bcs	2839c <__printf_chk@plt+0x16cdc>
   27cac:	add	r1, r2, #1
   27cb0:	str	r1, [r3, #12]
   27cb4:	ldrb	r0, [r2]
   27cb8:	cmp	r0, #10
   27cbc:	movne	r4, #9
   27cc0:	bne	2778c <__printf_chk@plt+0x160cc>
   27cc4:	ldr	r3, [pc, #1836]	; 283f8 <__printf_chk@plt+0x16d38>
   27cc8:	mov	r1, #0
   27ccc:	mov	r4, #9
   27cd0:	ldr	r2, [r3, #516]	; 0x204
   27cd4:	str	r1, [r3, #516]	; 0x204
   27cd8:	str	r2, [r3, #512]	; 0x200
   27cdc:	b	2778c <__printf_chk@plt+0x160cc>
   27ce0:	ldr	r3, [fp]
   27ce4:	ldr	r2, [r3, #12]
   27ce8:	ldr	r1, [r3, #16]
   27cec:	cmp	r2, r1
   27cf0:	bcs	282e8 <__printf_chk@plt+0x16c28>
   27cf4:	add	r1, r2, #1
   27cf8:	str	r1, [r3, #12]
   27cfc:	ldrb	r0, [r2]
   27d00:	cmp	r0, #10
   27d04:	movne	r4, #134	; 0x86
   27d08:	bne	2778c <__printf_chk@plt+0x160cc>
   27d0c:	ldr	r3, [pc, #1764]	; 283f8 <__printf_chk@plt+0x16d38>
   27d10:	mov	r1, #0
   27d14:	mov	r4, #134	; 0x86
   27d18:	ldr	r2, [r3, #516]	; 0x204
   27d1c:	str	r1, [r3, #516]	; 0x204
   27d20:	str	r2, [r3, #512]	; 0x200
   27d24:	b	2778c <__printf_chk@plt+0x160cc>
   27d28:	ldr	r3, [fp]
   27d2c:	ldr	r2, [r3, #12]
   27d30:	ldr	r1, [r3, #16]
   27d34:	cmp	r2, r1
   27d38:	bcs	28360 <__printf_chk@plt+0x16ca0>
   27d3c:	add	r1, r2, #1
   27d40:	str	r1, [r3, #12]
   27d44:	ldrb	r0, [r2]
   27d48:	cmp	r0, #10
   27d4c:	movne	r4, #21
   27d50:	bne	2778c <__printf_chk@plt+0x160cc>
   27d54:	ldr	r3, [pc, #1692]	; 283f8 <__printf_chk@plt+0x16d38>
   27d58:	mov	r1, #0
   27d5c:	mov	r4, #21
   27d60:	ldr	r2, [r3, #516]	; 0x204
   27d64:	str	r1, [r3, #516]	; 0x204
   27d68:	str	r2, [r3, #512]	; 0x200
   27d6c:	b	2778c <__printf_chk@plt+0x160cc>
   27d70:	ldr	r3, [fp]
   27d74:	ldr	r2, [r3, #12]
   27d78:	ldr	r1, [r3, #16]
   27d7c:	cmp	r2, r1
   27d80:	bcs	28288 <__printf_chk@plt+0x16bc8>
   27d84:	add	r1, r2, #1
   27d88:	str	r1, [r3, #12]
   27d8c:	ldrb	r0, [r2]
   27d90:	cmp	r0, #10
   27d94:	movne	r4, #27
   27d98:	bne	2778c <__printf_chk@plt+0x160cc>
   27d9c:	ldr	r3, [pc, #1620]	; 283f8 <__printf_chk@plt+0x16d38>
   27da0:	mov	r1, #0
   27da4:	mov	r4, #27
   27da8:	ldr	r2, [r3, #516]	; 0x204
   27dac:	str	r1, [r3, #516]	; 0x204
   27db0:	str	r2, [r3, #512]	; 0x200
   27db4:	b	2778c <__printf_chk@plt+0x160cc>
   27db8:	ldr	r3, [fp]
   27dbc:	ldr	r2, [r3, #12]
   27dc0:	ldr	r1, [r3, #16]
   27dc4:	cmp	r2, r1
   27dc8:	bcs	283c0 <__printf_chk@plt+0x16d00>
   27dcc:	add	r1, r2, #1
   27dd0:	str	r1, [r3, #12]
   27dd4:	ldrb	r0, [r2]
   27dd8:	cmp	r0, #10
   27ddc:	movne	r4, #1
   27de0:	bne	2778c <__printf_chk@plt+0x160cc>
   27de4:	ldr	r3, [pc, #1548]	; 283f8 <__printf_chk@plt+0x16d38>
   27de8:	mov	r1, #0
   27dec:	mov	r4, #1
   27df0:	ldr	r2, [r3, #516]	; 0x204
   27df4:	str	r1, [r3, #516]	; 0x204
   27df8:	str	r2, [r3, #512]	; 0x200
   27dfc:	b	2778c <__printf_chk@plt+0x160cc>
   27e00:	ldr	r3, [fp]
   27e04:	ldr	r1, [r3, #12]
   27e08:	ldr	r0, [r3, #16]
   27e0c:	cmp	r1, r0
   27e10:	bcs	28318 <__printf_chk@plt+0x16c58>
   27e14:	add	r0, r1, #1
   27e18:	str	r0, [r3, #12]
   27e1c:	ldrb	r0, [r1]
   27e20:	cmp	r0, #10
   27e24:	mov	r0, #2
   27e28:	ldreq	r3, [sl, #516]	; 0x204
   27e2c:	streq	r5, [sl, #516]	; 0x204
   27e30:	streq	r3, [sl, #512]	; 0x200
   27e34:	bl	2729c <__printf_chk@plt+0x15bdc>
   27e38:	subs	r3, r0, #0
   27e3c:	beq	27834 <__printf_chk@plt+0x16174>
   27e40:	ldrb	r3, [r3]
   27e44:	cmp	r3, #0
   27e48:	beq	27834 <__printf_chk@plt+0x16174>
   27e4c:	bl	252f8 <__printf_chk@plt+0x13c38>
   27e50:	ldr	r3, [fp]
   27e54:	ldr	r1, [r3, #12]
   27e58:	ldr	ip, [r3, #16]
   27e5c:	b	2748c <__printf_chk@plt+0x15dcc>
   27e60:	ldr	r3, [fp]
   27e64:	ldr	r2, [r3, #12]
   27e68:	ldr	r1, [r3, #16]
   27e6c:	cmp	r2, r1
   27e70:	bcs	28378 <__printf_chk@plt+0x16cb8>
   27e74:	add	r1, r2, #1
   27e78:	str	r1, [r3, #12]
   27e7c:	ldrb	r0, [r2]
   27e80:	cmp	r0, #10
   27e84:	movne	r4, #136	; 0x88
   27e88:	bne	2778c <__printf_chk@plt+0x160cc>
   27e8c:	ldr	r3, [pc, #1380]	; 283f8 <__printf_chk@plt+0x16d38>
   27e90:	mov	r1, #0
   27e94:	mov	r4, #136	; 0x88
   27e98:	ldr	r2, [r3, #516]	; 0x204
   27e9c:	str	r1, [r3, #516]	; 0x204
   27ea0:	str	r2, [r3, #512]	; 0x200
   27ea4:	b	2778c <__printf_chk@plt+0x160cc>
   27ea8:	ldr	r3, [fp]
   27eac:	ldr	r2, [r3, #12]
   27eb0:	ldr	r1, [r3, #16]
   27eb4:	cmp	r2, r1
   27eb8:	bcs	282b8 <__printf_chk@plt+0x16bf8>
   27ebc:	add	r1, r2, #1
   27ec0:	str	r1, [r3, #12]
   27ec4:	ldrb	r0, [r2]
   27ec8:	cmp	r0, #10
   27ecc:	movne	r4, #22
   27ed0:	bne	2778c <__printf_chk@plt+0x160cc>
   27ed4:	ldr	r3, [pc, #1308]	; 283f8 <__printf_chk@plt+0x16d38>
   27ed8:	mov	r1, #0
   27edc:	mov	r4, #22
   27ee0:	ldr	r2, [r3, #516]	; 0x204
   27ee4:	str	r1, [r3, #516]	; 0x204
   27ee8:	str	r2, [r3, #512]	; 0x200
   27eec:	b	2778c <__printf_chk@plt+0x160cc>
   27ef0:	ldr	r3, [fp]
   27ef4:	ldr	r1, [r3, #12]
   27ef8:	ldr	r0, [r3, #16]
   27efc:	cmp	r1, r0
   27f00:	bcs	28390 <__printf_chk@plt+0x16cd0>
   27f04:	add	r0, r1, #1
   27f08:	str	r0, [r3, #12]
   27f0c:	ldrb	r0, [r1]
   27f10:	cmp	r0, #10
   27f14:	add	r0, sp, #8
   27f18:	ldreq	r3, [sl, #516]	; 0x204
   27f1c:	streq	r5, [sl, #516]	; 0x204
   27f20:	streq	r3, [sl, #512]	; 0x200
   27f24:	bl	2734c <__printf_chk@plt+0x15c8c>
   27f28:	subs	r3, r0, #0
   27f2c:	beq	27834 <__printf_chk@plt+0x16174>
   27f30:	ldrb	r3, [r3]
   27f34:	cmp	r3, #0
   27f38:	beq	27834 <__printf_chk@plt+0x16174>
   27f3c:	ldr	r1, [sp, #8]
   27f40:	bl	26144 <__printf_chk@plt+0x14a84>
   27f44:	b	27834 <__printf_chk@plt+0x16174>
   27f48:	ldr	r3, [fp]
   27f4c:	ldr	r1, [r3, #12]
   27f50:	ldr	r0, [r3, #16]
   27f54:	cmp	r1, r0
   27f58:	bcs	283b4 <__printf_chk@plt+0x16cf4>
   27f5c:	add	r0, r1, #1
   27f60:	str	r0, [r3, #12]
   27f64:	ldrb	r0, [r1]
   27f68:	cmp	r0, #10
   27f6c:	mov	r0, #1
   27f70:	ldreq	r3, [sl, #516]	; 0x204
   27f74:	streq	r5, [sl, #516]	; 0x204
   27f78:	streq	r3, [sl, #512]	; 0x200
   27f7c:	bl	2729c <__printf_chk@plt+0x15bdc>
   27f80:	subs	r3, r0, #0
   27f84:	beq	27834 <__printf_chk@plt+0x16174>
   27f88:	ldrb	r3, [r3]
   27f8c:	cmp	r3, #0
   27f90:	beq	27834 <__printf_chk@plt+0x16174>
   27f94:	ldr	r3, [sl, #504]	; 0x1f8
   27f98:	cmp	r3, #0
   27f9c:	beq	283d8 <__printf_chk@plt+0x16d18>
   27fa0:	str	r5, [sl, #504]	; 0x1f8
   27fa4:	bl	28650 <__printf_chk@plt+0x16f90>
   27fa8:	ldr	r3, [fp]
   27fac:	ldr	r1, [r3, #12]
   27fb0:	ldr	ip, [r3, #16]
   27fb4:	b	2748c <__printf_chk@plt+0x15dcc>
   27fb8:	ldr	r3, [fp]
   27fbc:	ldr	r2, [r3, #12]
   27fc0:	ldr	r1, [r3, #16]
   27fc4:	cmp	r2, r1
   27fc8:	bcs	283a8 <__printf_chk@plt+0x16ce8>
   27fcc:	add	r1, r2, #1
   27fd0:	str	r1, [r3, #12]
   27fd4:	ldrb	r0, [r2]
   27fd8:	cmp	r0, #10
   27fdc:	movne	r4, #30
   27fe0:	bne	2778c <__printf_chk@plt+0x160cc>
   27fe4:	ldr	r3, [pc, #1036]	; 283f8 <__printf_chk@plt+0x16d38>
   27fe8:	mov	r1, #0
   27fec:	mov	r4, #30
   27ff0:	ldr	r2, [r3, #516]	; 0x204
   27ff4:	str	r1, [r3, #516]	; 0x204
   27ff8:	str	r2, [r3, #512]	; 0x200
   27ffc:	b	2778c <__printf_chk@plt+0x160cc>
   28000:	ldr	r3, [fp]
   28004:	ldr	r2, [r3, #12]
   28008:	ldr	r1, [r3, #16]
   2800c:	cmp	r2, r1
   28010:	bcs	283cc <__printf_chk@plt+0x16d0c>
   28014:	add	r1, r2, #1
   28018:	str	r1, [r3, #12]
   2801c:	ldrb	r0, [r2]
   28020:	cmp	r0, #10
   28024:	movne	r4, #25
   28028:	bne	2778c <__printf_chk@plt+0x160cc>
   2802c:	ldr	r3, [pc, #964]	; 283f8 <__printf_chk@plt+0x16d38>
   28030:	mov	r1, #0
   28034:	mov	r4, #25
   28038:	ldr	r2, [r3, #516]	; 0x204
   2803c:	str	r1, [r3, #516]	; 0x204
   28040:	str	r2, [r3, #512]	; 0x200
   28044:	b	2778c <__printf_chk@plt+0x160cc>
   28048:	ldr	r3, [fp]
   2804c:	ldr	r1, [r3, #12]
   28050:	ldr	ip, [r3, #16]
   28054:	cmp	r1, ip
   28058:	bcs	282c4 <__printf_chk@plt+0x16c04>
   2805c:	add	lr, r1, #1
   28060:	str	lr, [r3, #12]
   28064:	ldrb	r0, [r1]
   28068:	cmp	r0, #10
   2806c:	ldreq	r1, [sl, #516]	; 0x204
   28070:	streq	r5, [sl, #516]	; 0x204
   28074:	streq	r1, [sl, #512]	; 0x200
   28078:	cmp	lr, ip
   2807c:	bcs	280a0 <__printf_chk@plt+0x169e0>
   28080:	add	r1, lr, #1
   28084:	str	r1, [r3, #12]
   28088:	ldrb	r0, [lr]
   2808c:	cmp	r0, #10
   28090:	beq	28254 <__printf_chk@plt+0x16b94>
   28094:	mov	lr, r1
   28098:	cmp	lr, ip
   2809c:	bcc	28080 <__printf_chk@plt+0x169c0>
   280a0:	mov	r0, #0
   280a4:	bl	22534 <__printf_chk@plt+0x10e74>
   280a8:	cmp	r0, #10
   280ac:	beq	28248 <__printf_chk@plt+0x16b88>
   280b0:	cmn	r0, #1
   280b4:	beq	27ad0 <__printf_chk@plt+0x16410>
   280b8:	ldr	r3, [fp]
   280bc:	ldr	lr, [r3, #12]
   280c0:	ldr	ip, [r3, #16]
   280c4:	b	28078 <__printf_chk@plt+0x169b8>
   280c8:	ldr	r3, [fp]
   280cc:	ldr	r2, [r3, #12]
   280d0:	ldr	r1, [r3, #16]
   280d4:	cmp	r2, r1
   280d8:	bcs	2830c <__printf_chk@plt+0x16c4c>
   280dc:	add	r1, r2, #1
   280e0:	str	r1, [r3, #12]
   280e4:	ldrb	r0, [r2]
   280e8:	cmp	r0, #10
   280ec:	movne	r4, #19
   280f0:	bne	2778c <__printf_chk@plt+0x160cc>
   280f4:	ldr	r3, [pc, #764]	; 283f8 <__printf_chk@plt+0x16d38>
   280f8:	mov	r1, #0
   280fc:	mov	r4, #19
   28100:	ldr	r2, [r3, #516]	; 0x204
   28104:	str	r1, [r3, #516]	; 0x204
   28108:	str	r2, [r3, #512]	; 0x200
   2810c:	b	2778c <__printf_chk@plt+0x160cc>
   28110:	ldr	r3, [fp]
   28114:	ldr	r2, [r3, #12]
   28118:	ldr	r1, [r3, #16]
   2811c:	cmp	r2, r1
   28120:	bcs	282f4 <__printf_chk@plt+0x16c34>
   28124:	add	r1, r2, #1
   28128:	str	r1, [r3, #12]
   2812c:	ldrb	r0, [r2]
   28130:	cmp	r0, #10
   28134:	movne	r4, #13
   28138:	bne	2778c <__printf_chk@plt+0x160cc>
   2813c:	ldr	r3, [pc, #692]	; 283f8 <__printf_chk@plt+0x16d38>
   28140:	mov	r1, #0
   28144:	mov	r4, #13
   28148:	ldr	r2, [r3, #516]	; 0x204
   2814c:	str	r1, [r3, #516]	; 0x204
   28150:	str	r2, [r3, #512]	; 0x200
   28154:	b	2778c <__printf_chk@plt+0x160cc>
   28158:	ldr	r3, [fp]
   2815c:	ldr	r1, [r3, #12]
   28160:	ldr	r0, [r3, #16]
   28164:	cmp	r1, r0
   28168:	bcs	28324 <__printf_chk@plt+0x16c64>
   2816c:	add	r0, r1, #1
   28170:	str	r0, [r3, #12]
   28174:	ldrb	r0, [r1]
   28178:	cmp	r0, #10
   2817c:	mov	r0, #2
   28180:	ldreq	r3, [sl, #516]	; 0x204
   28184:	streq	r5, [sl, #516]	; 0x204
   28188:	streq	r3, [sl, #512]	; 0x200
   2818c:	bl	2729c <__printf_chk@plt+0x15bdc>
   28190:	subs	r3, r0, #0
   28194:	beq	27834 <__printf_chk@plt+0x16174>
   28198:	ldrb	r3, [r3]
   2819c:	cmp	r3, #0
   281a0:	beq	27834 <__printf_chk@plt+0x16174>
   281a4:	bl	25918 <__printf_chk@plt+0x14258>
   281a8:	ldr	r3, [fp]
   281ac:	ldr	r1, [r3, #12]
   281b0:	ldr	ip, [r3, #16]
   281b4:	b	2748c <__printf_chk@plt+0x15dcc>
   281b8:	ldr	r3, [fp]
   281bc:	ldr	r2, [r3, #12]
   281c0:	ldr	r1, [r3, #16]
   281c4:	cmp	r2, r1
   281c8:	bcs	28264 <__printf_chk@plt+0x16ba4>
   281cc:	add	r1, r2, #1
   281d0:	str	r1, [r3, #12]
   281d4:	ldrb	r0, [r2]
   281d8:	cmp	r0, #10
   281dc:	bne	2778c <__printf_chk@plt+0x160cc>
   281e0:	ldr	r3, [pc, #528]	; 283f8 <__printf_chk@plt+0x16d38>
   281e4:	mov	r1, #0
   281e8:	ldr	r2, [r3, #516]	; 0x204
   281ec:	str	r1, [r3, #516]	; 0x204
   281f0:	str	r2, [r3, #512]	; 0x200
   281f4:	b	2778c <__printf_chk@plt+0x160cc>
   281f8:	ldr	r3, [fp, #24]
   281fc:	cmp	r3, r4
   28200:	movne	r4, r3
   28204:	bne	2778c <__printf_chk@plt+0x160cc>
   28208:	ldr	r2, [fp]
   2820c:	ldr	r3, [r2, #12]
   28210:	ldr	r1, [r2, #16]
   28214:	cmp	r3, r1
   28218:	bcs	28264 <__printf_chk@plt+0x16ba4>
   2821c:	add	r1, r3, #1
   28220:	str	r1, [r2, #12]
   28224:	ldrb	r0, [r3]
   28228:	b	281d8 <__printf_chk@plt+0x16b18>
   2822c:	ldr	r3, [pc, #452]	; 283f8 <__printf_chk@plt+0x16d38>
   28230:	mov	r1, #0
   28234:	mov	r4, #10
   28238:	ldr	r2, [r3, #516]	; 0x204
   2823c:	str	r1, [r3, #516]	; 0x204
   28240:	str	r2, [r3, #512]	; 0x200
   28244:	b	2778c <__printf_chk@plt+0x160cc>
   28248:	ldr	r3, [fp]
   2824c:	ldr	r1, [r3, #12]
   28250:	ldr	ip, [r3, #16]
   28254:	ldr	r0, [sl, #516]	; 0x204
   28258:	str	r5, [sl, #516]	; 0x204
   2825c:	str	r0, [sl, #512]	; 0x200
   28260:	b	2748c <__printf_chk@plt+0x15dcc>
   28264:	mov	r0, #0
   28268:	bl	22534 <__printf_chk@plt+0x10e74>
   2826c:	b	281d8 <__printf_chk@plt+0x16b18>
   28270:	mov	r0, #0
   28274:	bl	22534 <__printf_chk@plt+0x10e74>
   28278:	b	27a6c <__printf_chk@plt+0x163ac>
   2827c:	mov	r0, #0
   28280:	bl	22534 <__printf_chk@plt+0x10e74>
   28284:	b	27b58 <__printf_chk@plt+0x16498>
   28288:	mov	r0, #0
   2828c:	bl	22534 <__printf_chk@plt+0x10e74>
   28290:	b	27d90 <__printf_chk@plt+0x166d0>
   28294:	mov	r0, #0
   28298:	bl	22534 <__printf_chk@plt+0x10e74>
   2829c:	b	2776c <__printf_chk@plt+0x160ac>
   282a0:	mov	r0, #0
   282a4:	bl	22534 <__printf_chk@plt+0x10e74>
   282a8:	b	27af8 <__printf_chk@plt+0x16438>
   282ac:	mov	r0, #0
   282b0:	bl	22534 <__printf_chk@plt+0x10e74>
   282b4:	b	27c70 <__printf_chk@plt+0x165b0>
   282b8:	mov	r0, #0
   282bc:	bl	22534 <__printf_chk@plt+0x10e74>
   282c0:	b	27ec8 <__printf_chk@plt+0x16808>
   282c4:	mov	r0, #0
   282c8:	bl	22534 <__printf_chk@plt+0x10e74>
   282cc:	ldr	r3, [fp]
   282d0:	ldr	lr, [r3, #12]
   282d4:	ldr	ip, [r3, #16]
   282d8:	b	28068 <__printf_chk@plt+0x169a8>
   282dc:	mov	r0, #0
   282e0:	bl	22534 <__printf_chk@plt+0x10e74>
   282e4:	b	279dc <__printf_chk@plt+0x1631c>
   282e8:	mov	r0, #0
   282ec:	bl	22534 <__printf_chk@plt+0x10e74>
   282f0:	b	27d00 <__printf_chk@plt+0x16640>
   282f4:	mov	r0, #0
   282f8:	bl	22534 <__printf_chk@plt+0x10e74>
   282fc:	b	28130 <__printf_chk@plt+0x16a70>
   28300:	mov	r0, #0
   28304:	bl	22534 <__printf_chk@plt+0x10e74>
   28308:	b	27be8 <__printf_chk@plt+0x16528>
   2830c:	mov	r0, #0
   28310:	bl	22534 <__printf_chk@plt+0x10e74>
   28314:	b	280e8 <__printf_chk@plt+0x16a28>
   28318:	mov	r0, #0
   2831c:	bl	22534 <__printf_chk@plt+0x10e74>
   28320:	b	27e20 <__printf_chk@plt+0x16760>
   28324:	mov	r0, #0
   28328:	bl	22534 <__printf_chk@plt+0x10e74>
   2832c:	b	28178 <__printf_chk@plt+0x16ab8>
   28330:	mov	r0, #0
   28334:	bl	22534 <__printf_chk@plt+0x10e74>
   28338:	b	27904 <__printf_chk@plt+0x16244>
   2833c:	mov	r0, #0
   28340:	bl	22534 <__printf_chk@plt+0x10e74>
   28344:	b	2794c <__printf_chk@plt+0x1628c>
   28348:	mov	r0, #0
   2834c:	bl	22534 <__printf_chk@plt+0x10e74>
   28350:	b	27ba0 <__printf_chk@plt+0x164e0>
   28354:	mov	r0, #0
   28358:	bl	22534 <__printf_chk@plt+0x10e74>
   2835c:	b	27a24 <__printf_chk@plt+0x16364>
   28360:	mov	r0, #0
   28364:	bl	22534 <__printf_chk@plt+0x10e74>
   28368:	b	27d48 <__printf_chk@plt+0x16688>
   2836c:	mov	r0, #0
   28370:	bl	22534 <__printf_chk@plt+0x10e74>
   28374:	b	27c30 <__printf_chk@plt+0x16570>
   28378:	mov	r0, #0
   2837c:	bl	22534 <__printf_chk@plt+0x10e74>
   28380:	b	27e80 <__printf_chk@plt+0x167c0>
   28384:	mov	r0, #0
   28388:	bl	22534 <__printf_chk@plt+0x10e74>
   2838c:	b	27994 <__printf_chk@plt+0x162d4>
   28390:	mov	r0, #0
   28394:	bl	22534 <__printf_chk@plt+0x10e74>
   28398:	b	27f10 <__printf_chk@plt+0x16850>
   2839c:	mov	r0, #0
   283a0:	bl	22534 <__printf_chk@plt+0x10e74>
   283a4:	b	27cb8 <__printf_chk@plt+0x165f8>
   283a8:	mov	r0, #0
   283ac:	bl	22534 <__printf_chk@plt+0x10e74>
   283b0:	b	27fd8 <__printf_chk@plt+0x16918>
   283b4:	mov	r0, #0
   283b8:	bl	22534 <__printf_chk@plt+0x10e74>
   283bc:	b	27f68 <__printf_chk@plt+0x168a8>
   283c0:	mov	r0, #0
   283c4:	bl	22534 <__printf_chk@plt+0x10e74>
   283c8:	b	27dd8 <__printf_chk@plt+0x16718>
   283cc:	mov	r0, #0
   283d0:	bl	22534 <__printf_chk@plt+0x10e74>
   283d4:	b	28020 <__printf_chk@plt+0x16960>
   283d8:	bl	25e1c <__printf_chk@plt+0x1475c>
   283dc:	ldr	r3, [fp]
   283e0:	ldr	r1, [r3, #12]
   283e4:	ldr	ip, [r3, #16]
   283e8:	b	2748c <__printf_chk@plt+0x15dcc>
   283ec:	bl	1148c <__stack_chk_fail@plt>
   283f0:	andeq	sp, r7, r0, lsl r0
   283f4:	andeq	ip, r7, r0, lsl sp
   283f8:	andeq	r2, r8, r0, asr #25
   283fc:	ldr	r3, [pc, #564]	; 28638 <__printf_chk@plt+0x16f78>
   28400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28404:	mov	r2, #0
   28408:	sub	sp, sp, #60	; 0x3c
   2840c:	ldr	r3, [r3]
   28410:	mov	r9, r0
   28414:	mov	r1, r2
   28418:	add	r0, sp, #12
   2841c:	str	r3, [sp, #52]	; 0x34
   28420:	bl	27450 <__printf_chk@plt+0x15d90>
   28424:	ldr	r8, [pc, #528]	; 2863c <__printf_chk@plt+0x16f7c>
   28428:	ldr	sl, [pc, #528]	; 28640 <__printf_chk@plt+0x16f80>
   2842c:	ldr	fp, [pc, #528]	; 28644 <__printf_chk@plt+0x16f84>
   28430:	ldr	r7, [pc, #528]	; 28648 <__printf_chk@plt+0x16f88>
   28434:	mov	r4, r0
   28438:	cmp	r4, #32
   2843c:	beq	285ac <__printf_chk@plt+0x16eec>
   28440:	cmn	r4, #1
   28444:	cmpne	r4, #10
   28448:	moveq	r5, #1
   2844c:	movne	r5, #0
   28450:	beq	285f4 <__printf_chk@plt+0x16f34>
   28454:	cmp	r4, #93	; 0x5d
   28458:	beq	2860c <__printf_chk@plt+0x16f4c>
   2845c:	add	r0, sp, #16
   28460:	bl	244b8 <__printf_chk@plt+0x12df8>
   28464:	cmp	r4, #34	; 0x22
   28468:	beq	285d8 <__printf_chk@plt+0x16f18>
   2846c:	mov	r6, #0
   28470:	b	284a0 <__printf_chk@plt+0x16de0>
   28474:	ldr	r3, [r7, #36]	; 0x24
   28478:	cmp	r3, r5
   2847c:	beq	28540 <__printf_chk@plt+0x16e80>
   28480:	uxtb	r1, r4
   28484:	add	r0, sp, #16
   28488:	bl	24a54 <__printf_chk@plt+0x13394>
   2848c:	mov	r2, #0
   28490:	mov	r1, r2
   28494:	add	r0, sp, #12
   28498:	bl	27450 <__printf_chk@plt+0x15d90>
   2849c:	mov	r4, r0
   284a0:	cmn	r4, #1
   284a4:	cmpne	r4, #10
   284a8:	moveq	r2, #1
   284ac:	movne	r2, #0
   284b0:	beq	28584 <__printf_chk@plt+0x16ec4>
   284b4:	cmp	r4, #93	; 0x5d
   284b8:	cmpeq	r5, #0
   284bc:	clz	r3, r5
   284c0:	lsr	r3, r3, #5
   284c4:	beq	285c4 <__printf_chk@plt+0x16f04>
   284c8:	cmp	r4, #32
   284cc:	movne	r2, #0
   284d0:	andeq	r2, r3, #1
   284d4:	cmp	r2, #0
   284d8:	bne	285cc <__printf_chk@plt+0x16f0c>
   284dc:	cmp	r5, #0
   284e0:	movle	r1, #0
   284e4:	movgt	r1, #1
   284e8:	cmp	r4, #34	; 0x22
   284ec:	movne	r1, #0
   284f0:	cmp	r1, #0
   284f4:	bne	28474 <__printf_chk@plt+0x16db4>
   284f8:	cmp	r4, #0
   284fc:	beq	28530 <__printf_chk@plt+0x16e70>
   28500:	cmp	r4, #9
   28504:	movne	r3, #0
   28508:	andeq	r3, r3, #1
   2850c:	cmp	r3, #0
   28510:	beq	28480 <__printf_chk@plt+0x16dc0>
   28514:	cmp	r6, #0
   28518:	bne	28528 <__printf_chk@plt+0x16e68>
   2851c:	ldr	r3, [r8, #4]
   28520:	tst	r3, #2048	; 0x800
   28524:	bne	28568 <__printf_chk@plt+0x16ea8>
   28528:	mov	r6, #1
   2852c:	b	28480 <__printf_chk@plt+0x16dc0>
   28530:	ldr	r1, [sp, #12]
   28534:	add	r0, sp, #16
   28538:	bl	24d20 <__printf_chk@plt+0x13660>
   2853c:	b	2848c <__printf_chk@plt+0x16dcc>
   28540:	mov	r1, r2
   28544:	add	r0, sp, #12
   28548:	bl	27450 <__printf_chk@plt+0x15d90>
   2854c:	cmp	r0, #34	; 0x22
   28550:	mov	r4, r0
   28554:	bne	28584 <__printf_chk@plt+0x16ec4>
   28558:	mov	r1, r0
   2855c:	add	r0, sp, #16
   28560:	bl	24a54 <__printf_chk@plt+0x13394>
   28564:	b	2848c <__printf_chk@plt+0x16dcc>
   28568:	ldr	r3, [pc, #208]	; 28640 <__printf_chk@plt+0x16f80>
   2856c:	str	sl, [sp]
   28570:	mov	r0, r6
   28574:	mov	r2, r3
   28578:	mov	r1, fp
   2857c:	bl	22bc0 <__printf_chk@plt+0x11500>
   28580:	b	28528 <__printf_chk@plt+0x16e68>
   28584:	sub	r2, r4, #32
   28588:	clz	r2, r2
   2858c:	lsr	r2, r2, #5
   28590:	add	r1, sp, #16
   28594:	mov	r0, r9
   28598:	bl	25a0c <__printf_chk@plt+0x1434c>
   2859c:	add	r0, sp, #16
   285a0:	bl	22138 <__printf_chk@plt+0x10a78>
   285a4:	cmp	r4, #32
   285a8:	bne	28440 <__printf_chk@plt+0x16d80>
   285ac:	mov	r2, #0
   285b0:	mov	r1, r2
   285b4:	add	r0, sp, #12
   285b8:	bl	27450 <__printf_chk@plt+0x15d90>
   285bc:	mov	r4, r0
   285c0:	b	28438 <__printf_chk@plt+0x16d78>
   285c4:	mov	r4, #93	; 0x5d
   285c8:	b	28590 <__printf_chk@plt+0x16ed0>
   285cc:	mov	r2, #1
   285d0:	mov	r4, #32
   285d4:	b	28590 <__printf_chk@plt+0x16ed0>
   285d8:	mov	r2, r5
   285dc:	mov	r1, r5
   285e0:	add	r0, sp, #12
   285e4:	ldr	r5, [r7, #36]	; 0x24
   285e8:	bl	27450 <__printf_chk@plt+0x15d90>
   285ec:	mov	r4, r0
   285f0:	b	2846c <__printf_chk@plt+0x16dac>
   285f4:	ldr	r3, [pc, #68]	; 28640 <__printf_chk@plt+0x16f80>
   285f8:	ldr	r1, [pc, #76]	; 2864c <__printf_chk@plt+0x16f8c>
   285fc:	str	r3, [sp]
   28600:	mov	r2, r3
   28604:	mov	r0, #2
   28608:	bl	22bc0 <__printf_chk@plt+0x11500>
   2860c:	ldr	r3, [pc, #36]	; 28638 <__printf_chk@plt+0x16f78>
   28610:	ldr	r2, [sp, #52]	; 0x34
   28614:	ldr	r3, [r3]
   28618:	cmp	r2, r3
   2861c:	bne	28628 <__printf_chk@plt+0x16f68>
   28620:	add	sp, sp, #60	; 0x3c
   28624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28628:	bl	1148c <__stack_chk_fail@plt>
   2862c:	add	r0, sp, #16
   28630:	bl	22138 <__printf_chk@plt+0x10a78>
   28634:	bl	11498 <__cxa_end_cleanup@plt>
   28638:	andeq	ip, r7, r0, lsl sp
   2863c:	andeq	sp, r7, r0, lsl r0
   28640:	andeq	r6, r8, r0, lsr #15
   28644:	andeq	r8, r5, r8, lsl #4
   28648:	andeq	r2, r8, r0, asr #25
   2864c:	strdeq	r8, [r5], -ip
   28650:	push	{r4, r5, r6, lr}
   28654:	sub	sp, sp, #8
   28658:	mov	r5, r0
   2865c:	bl	24570 <__printf_chk@plt+0x12eb0>
   28660:	ldr	r3, [r0]
   28664:	ldr	r3, [r3, #12]
   28668:	blx	r3
   2866c:	subs	r6, r0, #0
   28670:	beq	286b0 <__printf_chk@plt+0x16ff0>
   28674:	mov	r0, #108	; 0x6c
   28678:	bl	5130c <_Znwj@@Base>
   2867c:	mov	r3, #0
   28680:	str	r3, [sp]
   28684:	mov	r2, r6
   28688:	mov	r1, r5
   2868c:	ldr	r3, [pc, #72]	; 286dc <__printf_chk@plt+0x1701c>
   28690:	mov	r4, r0
   28694:	bl	25d68 <__printf_chk@plt+0x146a8>
   28698:	mov	r0, r4
   2869c:	bl	283fc <__printf_chk@plt+0x16d3c>
   286a0:	mov	r0, r4
   286a4:	add	sp, sp, #8
   286a8:	pop	{r4, r5, r6, lr}
   286ac:	b	231a0 <__printf_chk@plt+0x11ae0>
   286b0:	ldr	r3, [pc, #40]	; 286e0 <__printf_chk@plt+0x17020>
   286b4:	ldr	r1, [pc, #40]	; 286e4 <__printf_chk@plt+0x17024>
   286b8:	str	r3, [sp]
   286bc:	mov	r2, r3
   286c0:	mov	r0, #2
   286c4:	bl	22bc0 <__printf_chk@plt+0x11500>
   286c8:	add	sp, sp, #8
   286cc:	pop	{r4, r5, r6, pc}
   286d0:	mov	r0, r4
   286d4:	bl	5135c <_ZdlPv@@Base>
   286d8:	bl	11498 <__cxa_end_cleanup@plt>
   286dc:	andeq	r8, r5, r4, lsr r2
   286e0:	andeq	r6, r8, r0, lsr #15
   286e4:	andeq	r7, r5, r4, lsl pc
   286e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   286ec:	sub	sp, sp, #68	; 0x44
   286f0:	ldr	sl, [pc, #880]	; 28a68 <__printf_chk@plt+0x173a8>
   286f4:	mov	r5, r0
   286f8:	mov	r0, #108	; 0x6c
   286fc:	ldr	r3, [sl]
   28700:	str	r3, [sp, #60]	; 0x3c
   28704:	bl	5130c <_Znwj@@Base>
   28708:	mov	r4, r0
   2870c:	bl	250e0 <__printf_chk@plt+0x13a20>
   28710:	ldr	r2, [pc, #852]	; 28a6c <__printf_chk@plt+0x173ac>
   28714:	ldr	r1, [pc, #852]	; 28a70 <__printf_chk@plt+0x173b0>
   28718:	mov	r3, #0
   2871c:	ldr	r2, [r2, #160]	; 0xa0
   28720:	str	r1, [r4]
   28724:	str	r2, [r4, #104]	; 0x68
   28728:	str	r3, [r4, #96]	; 0x60
   2872c:	str	r3, [r4, #100]	; 0x64
   28730:	mov	r0, r4
   28734:	bl	283fc <__printf_chk@plt+0x16d3c>
   28738:	mov	r0, r4
   2873c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   28740:	mov	r0, r5
   28744:	bl	510c4 <__printf_chk@plt+0x3fa04>
   28748:	subs	r4, r0, #0
   2874c:	beq	289a0 <__printf_chk@plt+0x172e0>
   28750:	mov	r0, r4
   28754:	bl	536f4 <_ZdlPv@@Base+0x2398>
   28758:	cmp	r0, #0
   2875c:	addne	r4, r0, #1
   28760:	mov	r1, r4
   28764:	add	r0, sp, #16
   28768:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   2876c:	add	r0, sp, #28
   28770:	bl	51e74 <_ZdlPv@@Base+0xb18>
   28774:	bl	22a60 <__printf_chk@plt+0x113a0>
   28778:	subs	r6, r0, #0
   2877c:	ble	28888 <__printf_chk@plt+0x171c8>
   28780:	ldr	r9, [pc, #748]	; 28a74 <__printf_chk@plt+0x173b4>
   28784:	mov	r5, #1
   28788:	mov	r7, #95	; 0x5f
   2878c:	mov	r8, #0
   28790:	ldr	r3, [sp, #20]
   28794:	ldr	r2, [sp, #24]
   28798:	cmp	r2, r3
   2879c:	ble	28920 <__printf_chk@plt+0x17260>
   287a0:	ldr	r2, [sp, #16]
   287a4:	add	r1, r3, #1
   287a8:	str	r1, [sp, #20]
   287ac:	mov	r0, r5
   287b0:	strb	r7, [r2, r3]
   287b4:	bl	22860 <__printf_chk@plt+0x111a0>
   287b8:	mov	r4, r0
   287bc:	add	r0, sp, #28
   287c0:	bl	5259c <_ZdlPv@@Base+0x1240>
   287c4:	b	287dc <__printf_chk@plt+0x1711c>
   287c8:	add	r2, r3, #1
   287cc:	str	r2, [r4, #12]
   287d0:	ldrb	r0, [r3]
   287d4:	cmp	r0, #142	; 0x8e
   287d8:	bne	288f8 <__printf_chk@plt+0x17238>
   287dc:	ldr	r3, [r4, #12]
   287e0:	ldr	r2, [r4, #16]
   287e4:	cmp	r3, r2
   287e8:	bcc	287c8 <__printf_chk@plt+0x17108>
   287ec:	ldr	r3, [r4]
   287f0:	mov	r1, #0
   287f4:	mov	r0, r4
   287f8:	ldr	r3, [r3, #8]
   287fc:	blx	r3
   28800:	cmn	r0, #1
   28804:	bne	287d4 <__printf_chk@plt+0x17114>
   28808:	ldr	r3, [sp, #32]
   2880c:	ldr	r2, [sp, #36]	; 0x24
   28810:	cmp	r3, r2
   28814:	bge	28930 <__printf_chk@plt+0x17270>
   28818:	ldr	r2, [sp, #28]
   2881c:	add	r1, r3, #1
   28820:	str	r1, [sp, #32]
   28824:	strb	r8, [r2, r3]
   28828:	ldr	r0, [sp, #28]
   2882c:	bl	510c4 <__printf_chk@plt+0x3fa04>
   28830:	subs	r4, r0, #0
   28834:	beq	28950 <__printf_chk@plt+0x17290>
   28838:	mov	r0, r4
   2883c:	bl	536f4 <_ZdlPv@@Base+0x2398>
   28840:	cmp	r0, #0
   28844:	addne	r4, r0, #1
   28848:	mov	r2, #0
   2884c:	mov	r1, r4
   28850:	add	r0, sp, #40	; 0x28
   28854:	bl	52830 <_ZdlPv@@Base+0x14d4>
   28858:	mov	r2, #0
   2885c:	ldr	r1, [sp, #40]	; 0x28
   28860:	mov	r0, r9
   28864:	bl	13364 <__printf_chk@plt+0x1ca4>
   28868:	cmp	r0, #0
   2886c:	movne	r1, r0
   28870:	moveq	r1, r4
   28874:	add	r0, sp, #16
   28878:	bl	5216c <_ZdlPv@@Base+0xe10>
   2887c:	add	r5, r5, #1
   28880:	cmp	r6, r5
   28884:	bge	28790 <__printf_chk@plt+0x170d0>
   28888:	ldr	r3, [sp, #20]
   2888c:	ldr	r2, [sp, #24]
   28890:	cmp	r3, r2
   28894:	bge	28990 <__printf_chk@plt+0x172d0>
   28898:	ldr	r2, [sp, #16]
   2889c:	add	r0, r3, #1
   288a0:	mov	r1, #0
   288a4:	str	r0, [sp, #20]
   288a8:	strb	r1, [r2, r3]
   288ac:	ldr	r0, [sp, #16]
   288b0:	bl	53218 <_ZdlPv@@Base+0x1ebc>
   288b4:	subs	r1, r0, #0
   288b8:	beq	289e0 <__printf_chk@plt+0x17320>
   288bc:	mov	r2, #0
   288c0:	add	r0, sp, #12
   288c4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   288c8:	ldr	r4, [sp, #12]
   288cc:	add	r0, sp, #28
   288d0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   288d4:	add	r0, sp, #16
   288d8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   288dc:	ldr	r2, [sp, #60]	; 0x3c
   288e0:	ldr	r3, [sl]
   288e4:	mov	r0, r4
   288e8:	cmp	r2, r3
   288ec:	bne	28a40 <__printf_chk@plt+0x17380>
   288f0:	add	sp, sp, #68	; 0x44
   288f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   288f8:	ldr	r3, [sp, #32]
   288fc:	ldr	r2, [sp, #36]	; 0x24
   28900:	uxtb	fp, r0
   28904:	cmp	r3, r2
   28908:	bge	28940 <__printf_chk@plt+0x17280>
   2890c:	ldr	r2, [sp, #28]
   28910:	add	r1, r3, #1
   28914:	str	r1, [sp, #32]
   28918:	strb	fp, [r2, r3]
   2891c:	b	287dc <__printf_chk@plt+0x1711c>
   28920:	add	r0, sp, #16
   28924:	bl	52138 <_ZdlPv@@Base+0xddc>
   28928:	ldr	r3, [sp, #20]
   2892c:	b	287a0 <__printf_chk@plt+0x170e0>
   28930:	add	r0, sp, #28
   28934:	bl	52138 <_ZdlPv@@Base+0xddc>
   28938:	ldr	r3, [sp, #32]
   2893c:	b	28818 <__printf_chk@plt+0x17158>
   28940:	add	r0, sp, #28
   28944:	bl	52138 <_ZdlPv@@Base+0xddc>
   28948:	ldr	r3, [sp, #32]
   2894c:	b	2890c <__printf_chk@plt+0x1724c>
   28950:	ldr	r0, [sp, #28]
   28954:	bl	52c58 <_ZdlPv@@Base+0x18fc>
   28958:	subs	r4, r0, #0
   2895c:	bne	28838 <__printf_chk@plt+0x17178>
   28960:	add	r0, sp, #40	; 0x28
   28964:	ldr	r1, [sp, #28]
   28968:	bl	4c730 <__printf_chk@plt+0x3b070>
   2896c:	ldr	r3, [pc, #260]	; 28a78 <__printf_chk@plt+0x173b8>
   28970:	add	r2, sp, #40	; 0x28
   28974:	str	r3, [sp]
   28978:	ldr	r1, [pc, #252]	; 28a7c <__printf_chk@plt+0x173bc>
   2897c:	mov	r0, #2
   28980:	bl	22bc0 <__printf_chk@plt+0x11500>
   28984:	ldr	r3, [pc, #244]	; 28a80 <__printf_chk@plt+0x173c0>
   28988:	ldr	r4, [r3]
   2898c:	b	288cc <__printf_chk@plt+0x1720c>
   28990:	add	r0, sp, #16
   28994:	bl	52138 <_ZdlPv@@Base+0xddc>
   28998:	ldr	r3, [sp, #20]
   2899c:	b	28898 <__printf_chk@plt+0x171d8>
   289a0:	mov	r0, r5
   289a4:	bl	52c58 <_ZdlPv@@Base+0x18fc>
   289a8:	subs	r4, r0, #0
   289ac:	bne	28750 <__printf_chk@plt+0x17090>
   289b0:	mov	r1, r5
   289b4:	add	r0, sp, #40	; 0x28
   289b8:	bl	4c730 <__printf_chk@plt+0x3b070>
   289bc:	ldr	r3, [pc, #180]	; 28a78 <__printf_chk@plt+0x173b8>
   289c0:	add	r2, sp, #40	; 0x28
   289c4:	str	r3, [sp]
   289c8:	ldr	r1, [pc, #180]	; 28a84 <__printf_chk@plt+0x173c4>
   289cc:	mov	r0, #2
   289d0:	bl	22bc0 <__printf_chk@plt+0x11500>
   289d4:	ldr	r3, [pc, #164]	; 28a80 <__printf_chk@plt+0x173c0>
   289d8:	ldr	r4, [r3]
   289dc:	b	288dc <__printf_chk@plt+0x1721c>
   289e0:	add	r0, sp, #28
   289e4:	bl	5259c <_ZdlPv@@Base+0x1240>
   289e8:	ldr	r3, [sp, #32]
   289ec:	ldr	r2, [sp, #36]	; 0x24
   289f0:	cmp	r3, r2
   289f4:	bge	28a30 <__printf_chk@plt+0x17370>
   289f8:	ldr	r2, [sp, #28]
   289fc:	add	r0, r3, #1
   28a00:	mov	r1, #117	; 0x75
   28a04:	str	r0, [sp, #32]
   28a08:	strb	r1, [r2, r3]
   28a0c:	add	r0, sp, #28
   28a10:	add	r1, sp, #16
   28a14:	bl	521e4 <_ZdlPv@@Base+0xe88>
   28a18:	mov	r2, #0
   28a1c:	ldr	r1, [sp, #28]
   28a20:	add	r0, sp, #40	; 0x28
   28a24:	bl	52830 <_ZdlPv@@Base+0x14d4>
   28a28:	ldr	r4, [sp, #40]	; 0x28
   28a2c:	b	288cc <__printf_chk@plt+0x1720c>
   28a30:	add	r0, sp, #28
   28a34:	bl	52138 <_ZdlPv@@Base+0xddc>
   28a38:	ldr	r3, [sp, #32]
   28a3c:	b	289f8 <__printf_chk@plt+0x17338>
   28a40:	bl	1148c <__stack_chk_fail@plt>
   28a44:	add	r0, sp, #28
   28a48:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   28a4c:	add	r0, sp, #16
   28a50:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   28a54:	bl	11498 <__cxa_end_cleanup@plt>
   28a58:	mov	r0, r4
   28a5c:	bl	5135c <_ZdlPv@@Base>
   28a60:	bl	11498 <__cxa_end_cleanup@plt>
   28a64:	b	28a4c <__printf_chk@plt+0x1738c>
   28a68:	andeq	ip, r7, r0, lsl sp
   28a6c:	andeq	r2, r8, r0, asr #25
   28a70:	andeq	r7, r5, r8, asr #7
   28a74:	andeq	r2, r8, r8, asr #29
   28a78:	andeq	r6, r8, r0, lsr #15
   28a7c:	andeq	r8, r5, ip, ror #4
   28a80:	andeq	r6, r8, r4, lsr #25
   28a84:	andeq	r8, r5, ip, lsr r2
   28a88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28a8c:	sub	sp, sp, #60	; 0x3c
   28a90:	ldr	r6, [pc, #560]	; 28cc8 <__printf_chk@plt+0x17608>
   28a94:	ldr	sl, [pc, #560]	; 28ccc <__printf_chk@plt+0x1760c>
   28a98:	ldr	r3, [r6, #124]	; 0x7c
   28a9c:	ldr	r2, [sl]
   28aa0:	bic	r3, r3, #16
   28aa4:	cmp	r3, #13
   28aa8:	str	r2, [sp, #52]	; 0x34
   28aac:	bne	28ac8 <__printf_chk@plt+0x17408>
   28ab0:	ldr	r2, [sp, #52]	; 0x34
   28ab4:	ldr	r3, [sl]
   28ab8:	cmp	r2, r3
   28abc:	bne	28cb8 <__printf_chk@plt+0x175f8>
   28ac0:	add	sp, sp, #60	; 0x3c
   28ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28ac8:	mov	r2, #0
   28acc:	mov	r9, r0
   28ad0:	mov	r1, r2
   28ad4:	add	r0, sp, #12
   28ad8:	bl	27450 <__printf_chk@plt+0x15d90>
   28adc:	ldr	r8, [pc, #492]	; 28cd0 <__printf_chk@plt+0x17610>
   28ae0:	ldr	fp, [pc, #492]	; 28cd4 <__printf_chk@plt+0x17614>
   28ae4:	mov	r4, r0
   28ae8:	cmp	r4, #32
   28aec:	beq	28c5c <__printf_chk@plt+0x1759c>
   28af0:	cmn	r4, #1
   28af4:	cmpne	r4, #10
   28af8:	beq	28ab0 <__printf_chk@plt+0x173f0>
   28afc:	add	r0, sp, #16
   28b00:	bl	244b8 <__printf_chk@plt+0x12df8>
   28b04:	ldr	r3, [r6, #508]	; 0x1fc
   28b08:	add	r0, sp, #16
   28b0c:	cmp	r3, #0
   28b10:	movne	r1, #138	; 0x8a
   28b14:	moveq	r1, #137	; 0x89
   28b18:	bl	24a54 <__printf_chk@plt+0x13394>
   28b1c:	cmp	r4, #34	; 0x22
   28b20:	movne	r5, #0
   28b24:	beq	28c90 <__printf_chk@plt+0x175d0>
   28b28:	mov	r7, #0
   28b2c:	b	28b68 <__printf_chk@plt+0x174a8>
   28b30:	ldr	r3, [r6, #508]	; 0x1fc
   28b34:	cmp	r3, #0
   28b38:	bne	28bdc <__printf_chk@plt+0x1751c>
   28b3c:	ldr	r3, [r6, #36]	; 0x24
   28b40:	cmp	r5, r3
   28b44:	beq	28bdc <__printf_chk@plt+0x1751c>
   28b48:	uxtb	r1, r4
   28b4c:	add	r0, sp, #16
   28b50:	bl	24a54 <__printf_chk@plt+0x13394>
   28b54:	mov	r2, #0
   28b58:	mov	r1, r2
   28b5c:	add	r0, sp, #12
   28b60:	bl	27450 <__printf_chk@plt+0x15d90>
   28b64:	mov	r4, r0
   28b68:	cmn	r4, #1
   28b6c:	cmpne	r4, #10
   28b70:	beq	28c28 <__printf_chk@plt+0x17568>
   28b74:	cmp	r4, #32
   28b78:	cmpeq	r5, #0
   28b7c:	clz	r3, r5
   28b80:	lsr	r3, r3, #5
   28b84:	beq	28c24 <__printf_chk@plt+0x17564>
   28b88:	cmp	r5, #0
   28b8c:	movle	r2, #0
   28b90:	movgt	r2, #1
   28b94:	cmp	r4, #34	; 0x22
   28b98:	movne	r2, #0
   28b9c:	cmp	r2, #0
   28ba0:	bne	28b30 <__printf_chk@plt+0x17470>
   28ba4:	cmp	r4, #0
   28ba8:	beq	28c14 <__printf_chk@plt+0x17554>
   28bac:	cmp	r4, #9
   28bb0:	movne	r3, #0
   28bb4:	andeq	r3, r3, #1
   28bb8:	cmp	r3, #0
   28bbc:	beq	28b48 <__printf_chk@plt+0x17488>
   28bc0:	cmp	r7, #0
   28bc4:	bne	28bd4 <__printf_chk@plt+0x17514>
   28bc8:	ldr	r3, [r8, #4]
   28bcc:	tst	r3, #2048	; 0x800
   28bd0:	bne	28c74 <__printf_chk@plt+0x175b4>
   28bd4:	mov	r7, #1
   28bd8:	b	28b48 <__printf_chk@plt+0x17488>
   28bdc:	mov	r1, #142	; 0x8e
   28be0:	add	r0, sp, #16
   28be4:	bl	24a54 <__printf_chk@plt+0x13394>
   28be8:	mov	r2, #0
   28bec:	mov	r1, r2
   28bf0:	add	r0, sp, #12
   28bf4:	bl	27450 <__printf_chk@plt+0x15d90>
   28bf8:	cmp	r0, #34	; 0x22
   28bfc:	mov	r4, r0
   28c00:	bne	28c28 <__printf_chk@plt+0x17568>
   28c04:	mov	r1, r0
   28c08:	add	r0, sp, #16
   28c0c:	bl	24a54 <__printf_chk@plt+0x13394>
   28c10:	b	28b54 <__printf_chk@plt+0x17494>
   28c14:	ldr	r1, [sp, #12]
   28c18:	add	r0, sp, #16
   28c1c:	bl	24d20 <__printf_chk@plt+0x13660>
   28c20:	b	28b54 <__printf_chk@plt+0x17494>
   28c24:	mov	r4, #32
   28c28:	mov	r1, #139	; 0x8b
   28c2c:	add	r0, sp, #16
   28c30:	bl	24a54 <__printf_chk@plt+0x13394>
   28c34:	sub	r2, r4, #32
   28c38:	add	r1, sp, #16
   28c3c:	clz	r2, r2
   28c40:	mov	r0, r9
   28c44:	lsr	r2, r2, #5
   28c48:	bl	25a0c <__printf_chk@plt+0x1434c>
   28c4c:	add	r0, sp, #16
   28c50:	bl	22138 <__printf_chk@plt+0x10a78>
   28c54:	cmp	r4, #32
   28c58:	bne	28af0 <__printf_chk@plt+0x17430>
   28c5c:	mov	r2, #0
   28c60:	mov	r1, r2
   28c64:	add	r0, sp, #12
   28c68:	bl	27450 <__printf_chk@plt+0x15d90>
   28c6c:	mov	r4, r0
   28c70:	b	28ae8 <__printf_chk@plt+0x17428>
   28c74:	ldr	r3, [pc, #92]	; 28cd8 <__printf_chk@plt+0x17618>
   28c78:	mov	r0, r7
   28c7c:	mov	r2, r3
   28c80:	str	r3, [sp]
   28c84:	mov	r1, fp
   28c88:	bl	22bc0 <__printf_chk@plt+0x11500>
   28c8c:	b	28bd4 <__printf_chk@plt+0x17514>
   28c90:	mov	r1, #142	; 0x8e
   28c94:	add	r0, sp, #16
   28c98:	bl	24a54 <__printf_chk@plt+0x13394>
   28c9c:	mov	r2, #0
   28ca0:	mov	r1, r2
   28ca4:	add	r0, sp, #12
   28ca8:	ldr	r5, [r6, #36]	; 0x24
   28cac:	bl	27450 <__printf_chk@plt+0x15d90>
   28cb0:	mov	r4, r0
   28cb4:	b	28b28 <__printf_chk@plt+0x17468>
   28cb8:	bl	1148c <__stack_chk_fail@plt>
   28cbc:	add	r0, sp, #16
   28cc0:	bl	22138 <__printf_chk@plt+0x10a78>
   28cc4:	bl	11498 <__cxa_end_cleanup@plt>
   28cc8:	andeq	r2, r8, r0, asr #25
   28ccc:	andeq	ip, r7, r0, lsl sp
   28cd0:	andeq	sp, r7, r0, lsl r0
   28cd4:	muleq	r5, ip, r2
   28cd8:	andeq	r6, r8, r0, lsr #15
   28cdc:	ldr	r3, [pc, #148]	; 28d78 <__printf_chk@plt+0x176b8>
   28ce0:	push	{r4, lr}
   28ce4:	ldr	r3, [r3, #124]	; 0x7c
   28ce8:	bic	r3, r3, #16
   28cec:	cmp	r3, #13
   28cf0:	bne	28d24 <__printf_chk@plt+0x17664>
   28cf4:	ldr	r4, [pc, #128]	; 28d7c <__printf_chk@plt+0x176bc>
   28cf8:	mov	r2, #11
   28cfc:	mov	r1, #1
   28d00:	ldr	r3, [r4]
   28d04:	ldr	r0, [pc, #116]	; 28d80 <__printf_chk@plt+0x176c0>
   28d08:	bl	11570 <fwrite@plt>
   28d0c:	ldr	r1, [r4]
   28d10:	mov	r0, #10
   28d14:	bl	11564 <fputc@plt>
   28d18:	mov	r0, #1
   28d1c:	pop	{r4, lr}
   28d20:	b	15400 <__printf_chk@plt+0x3d40>
   28d24:	mov	r2, #0
   28d28:	mov	r1, r2
   28d2c:	mov	r0, r2
   28d30:	bl	27450 <__printf_chk@plt+0x15d90>
   28d34:	cmp	r0, #32
   28d38:	beq	28d24 <__printf_chk@plt+0x17664>
   28d3c:	cmn	r0, #1
   28d40:	cmpne	r0, #10
   28d44:	beq	28cf4 <__printf_chk@plt+0x17634>
   28d48:	ldr	r4, [pc, #44]	; 28d7c <__printf_chk@plt+0x176bc>
   28d4c:	bl	268a4 <__printf_chk@plt+0x151e4>
   28d50:	ldr	r1, [r4]
   28d54:	bl	11678 <fputs@plt>
   28d58:	mov	r2, #0
   28d5c:	mov	r1, r2
   28d60:	mov	r0, r2
   28d64:	bl	27450 <__printf_chk@plt+0x15d90>
   28d68:	cmn	r0, #1
   28d6c:	cmpne	r0, #10
   28d70:	bne	28d4c <__printf_chk@plt+0x1768c>
   28d74:	b	28d0c <__printf_chk@plt+0x1764c>
   28d78:	andeq	r2, r8, r0, asr #25
   28d7c:	andeq	r2, r8, r8, lsr #23
   28d80:	andeq	r8, r5, r8, asr #5
   28d84:	ldr	r0, [pc, #136]	; 28e14 <__printf_chk@plt+0x17754>
   28d88:	push	{r4, lr}
   28d8c:	sub	sp, sp, #32
   28d90:	ldr	r3, [r0, #124]	; 0x7c
   28d94:	ldr	r4, [pc, #124]	; 28e18 <__printf_chk@plt+0x17758>
   28d98:	cmp	r3, #18
   28d9c:	cmpne	r3, #25
   28da0:	movne	r2, #1
   28da4:	moveq	r2, #0
   28da8:	bic	r3, r3, #16
   28dac:	ldr	r1, [r4]
   28db0:	cmp	r3, #13
   28db4:	moveq	r3, #0
   28db8:	andne	r3, r2, #1
   28dbc:	cmp	r3, #0
   28dc0:	str	r1, [sp, #28]
   28dc4:	bne	28de0 <__printf_chk@plt+0x17720>
   28dc8:	ldr	r2, [sp, #28]
   28dcc:	ldr	r3, [r4]
   28dd0:	cmp	r2, r3
   28dd4:	bne	28e10 <__printf_chk@plt+0x17750>
   28dd8:	add	sp, sp, #32
   28ddc:	pop	{r4, pc}
   28de0:	add	r0, r0, #104	; 0x68
   28de4:	bl	23bfc <__printf_chk@plt+0x1253c>
   28de8:	mov	r1, r0
   28dec:	add	r0, sp, #8
   28df0:	bl	4c730 <__printf_chk@plt+0x3b070>
   28df4:	ldr	r3, [pc, #32]	; 28e1c <__printf_chk@plt+0x1775c>
   28df8:	add	r2, sp, #8
   28dfc:	str	r3, [sp]
   28e00:	ldr	r1, [pc, #24]	; 28e20 <__printf_chk@plt+0x17760>
   28e04:	mov	r0, #2
   28e08:	bl	22bc0 <__printf_chk@plt+0x11500>
   28e0c:	b	28dc8 <__printf_chk@plt+0x17708>
   28e10:	bl	1148c <__stack_chk_fail@plt>
   28e14:	andeq	r2, r8, r0, asr #25
   28e18:	andeq	ip, r7, r0, lsl sp
   28e1c:	andeq	r6, r8, r0, lsr #15
   28e20:	ldrdeq	r8, [r5], -r4
   28e24:	push	{r4, lr}
   28e28:	mov	r4, r0
   28e2c:	bl	4b3c0 <__printf_chk@plt+0x39d00>
   28e30:	ldr	r3, [pc, #8]	; 28e40 <__printf_chk@plt+0x17780>
   28e34:	mov	r0, r4
   28e38:	str	r3, [r4]
   28e3c:	pop	{r4, pc}
   28e40:	andeq	r7, r5, r4, ror #14
   28e44:	push	{r4, r5, r6, lr}
   28e48:	mov	r4, r0
   28e4c:	mov	r5, r1
   28e50:	bl	13744 <__printf_chk@plt+0x2084>
   28e54:	ldr	r3, [pc, #12]	; 28e68 <__printf_chk@plt+0x177a8>
   28e58:	str	r5, [r4, #8]
   28e5c:	str	r3, [r4]
   28e60:	mov	r0, r4
   28e64:	pop	{r4, r5, r6, pc}
   28e68:	muleq	r5, r4, r7
   28e6c:	push	{r4, r5, r6, lr}
   28e70:	mov	r4, r0
   28e74:	mov	r5, r1
   28e78:	bl	13744 <__printf_chk@plt+0x2084>
   28e7c:	ldr	r3, [pc, #12]	; 28e90 <__printf_chk@plt+0x177d0>
   28e80:	str	r5, [r4, #8]
   28e84:	str	r3, [r4]
   28e88:	mov	r0, r4
   28e8c:	pop	{r4, r5, r6, pc}
   28e90:	andeq	r7, r5, r4, asr #15
   28e94:	stm	r0, {r1, r2, r3}
   28e98:	bx	lr
   28e9c:	ldr	r3, [r0]
   28ea0:	cmp	r3, r1
   28ea4:	bgt	28ec4 <__printf_chk@plt+0x17804>
   28ea8:	ldr	r3, [r0, #4]
   28eac:	cmp	r3, #0
   28eb0:	movgt	r0, #0
   28eb4:	movle	r0, #1
   28eb8:	cmp	r3, r1
   28ebc:	orrge	r0, r0, #1
   28ec0:	bx	lr
   28ec4:	mov	r0, #0
   28ec8:	bx	lr
   28ecc:	ldr	r3, [pc, #64]	; 28f14 <__printf_chk@plt+0x17854>
   28ed0:	ldr	r3, [r3, #552]	; 0x228
   28ed4:	cmp	r3, #0
   28ed8:	beq	28ef8 <__printf_chk@plt+0x17838>
   28edc:	ldr	r2, [r3]
   28ee0:	cmp	r0, r2
   28ee4:	blt	28f00 <__printf_chk@plt+0x17840>
   28ee8:	ldr	r2, [r3, #4]
   28eec:	cmp	r2, #0
   28ef0:	cmpgt	r0, r2
   28ef4:	bgt	28f00 <__printf_chk@plt+0x17840>
   28ef8:	mov	r0, #1
   28efc:	bx	lr
   28f00:	ldr	r3, [r3, #8]
   28f04:	cmp	r3, #0
   28f08:	bne	28edc <__printf_chk@plt+0x1781c>
   28f0c:	mov	r0, r3
   28f10:	bx	lr
   28f14:	andeq	r2, r8, r0, asr #25
   28f18:	mov	r2, r1
   28f1c:	ldr	r1, [pc]	; 28f24 <__printf_chk@plt+0x17864>
   28f20:	b	53714 <_ZdlPv@@Base+0x23b8>
   28f24:	andeq	r8, r5, r8, lsl r3
   28f28:	ldr	r3, [pc, #88]	; 28f88 <__printf_chk@plt+0x178c8>
   28f2c:	ldr	ip, [r3, #28]
   28f30:	cmn	ip, #1
   28f34:	movne	r2, #0
   28f38:	moveq	r2, #1
   28f3c:	cmp	ip, r0
   28f40:	orrgt	r2, r2, #1
   28f44:	cmp	r2, #0
   28f48:	ldr	r2, [r3, #32]
   28f4c:	strne	r0, [r3, #28]
   28f50:	cmp	r2, r0
   28f54:	strlt	r0, [r3, #32]
   28f58:	ldr	r0, [r3, #36]	; 0x24
   28f5c:	cmn	r0, #1
   28f60:	movne	r2, #0
   28f64:	moveq	r2, #1
   28f68:	cmp	r0, r1
   28f6c:	orrgt	r2, r2, #1
   28f70:	cmp	r2, #0
   28f74:	ldr	r2, [r3, #40]	; 0x28
   28f78:	strne	r1, [r3, #36]	; 0x24
   28f7c:	cmp	r2, r1
   28f80:	strlt	r1, [r3, #40]	; 0x28
   28f84:	bx	lr
   28f88:	andeq	sp, r7, r0, lsl r0
   28f8c:	ldr	r3, [pc, #20]	; 28fa8 <__printf_chk@plt+0x178e8>
   28f90:	mvn	r2, #0
   28f94:	str	r2, [r3, #28]
   28f98:	str	r2, [r3, #36]	; 0x24
   28f9c:	str	r2, [r3, #32]
   28fa0:	str	r2, [r3, #40]	; 0x28
   28fa4:	bx	lr
   28fa8:	andeq	sp, r7, r0, lsl r0
   28fac:	ldr	ip, [pc, #36]	; 28fd8 <__printf_chk@plt+0x17918>
   28fb0:	push	{lr}		; (str lr, [sp, #-4]!)
   28fb4:	ldr	lr, [ip, #28]
   28fb8:	str	lr, [r0]
   28fbc:	ldr	r0, [ip, #36]	; 0x24
   28fc0:	str	r0, [r1]
   28fc4:	ldr	r1, [ip, #32]
   28fc8:	str	r1, [r2]
   28fcc:	ldr	r2, [ip, #40]	; 0x28
   28fd0:	str	r2, [r3]
   28fd4:	pop	{pc}		; (ldr pc, [sp], #4)
   28fd8:	andeq	sp, r7, r0, lsl r0
   28fdc:	push	{r4, r5, r6, lr}
   28fe0:	sub	sp, sp, #8
   28fe4:	ldr	r5, [pc, #108]	; 29058 <__printf_chk@plt+0x17998>
   28fe8:	mov	r2, #0
   28fec:	mov	r6, r1
   28ff0:	ldr	r3, [r5]
   28ff4:	mov	r1, r0
   28ff8:	mov	r0, sp
   28ffc:	str	r3, [sp, #4]
   29000:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29004:	mov	r0, #12
   29008:	bl	5130c <_Znwj@@Base>
   2900c:	mov	r4, r0
   29010:	bl	13744 <__printf_chk@plt+0x2084>
   29014:	ldr	r3, [pc, #64]	; 2905c <__printf_chk@plt+0x1799c>
   29018:	mov	r2, r4
   2901c:	ldr	r1, [sp]
   29020:	ldr	r0, [pc, #56]	; 29060 <__printf_chk@plt+0x179a0>
   29024:	str	r3, [r4]
   29028:	str	r6, [r4, #8]
   2902c:	bl	1379c <__printf_chk@plt+0x20dc>
   29030:	ldr	r2, [sp, #4]
   29034:	ldr	r3, [r5]
   29038:	cmp	r2, r3
   2903c:	bne	29048 <__printf_chk@plt+0x17988>
   29040:	add	sp, sp, #8
   29044:	pop	{r4, r5, r6, pc}
   29048:	bl	1148c <__stack_chk_fail@plt>
   2904c:	mov	r0, r4
   29050:	bl	5135c <_ZdlPv@@Base>
   29054:	bl	11498 <__cxa_end_cleanup@plt>
   29058:	andeq	ip, r7, r0, lsl sp
   2905c:	andeq	r7, r5, ip, asr #14
   29060:	andeq	r2, r8, r0, asr #26
   29064:	push	{r4, r5, r6, r7, lr}
   29068:	sub	sp, sp, #12
   2906c:	ldr	r6, [pc, #2908]	; 29bd0 <__printf_chk@plt+0x18510>
   29070:	ldr	r1, [pc, #2908]	; 29bd4 <__printf_chk@plt+0x18514>
   29074:	ldr	r0, [pc, #2908]	; 29bd8 <__printf_chk@plt+0x18518>
   29078:	ldr	r3, [r6]
   2907c:	str	r3, [sp, #4]
   29080:	bl	28fdc <__printf_chk@plt+0x1791c>
   29084:	ldr	r1, [pc, #2896]	; 29bdc <__printf_chk@plt+0x1851c>
   29088:	ldr	r0, [pc, #2896]	; 29be0 <__printf_chk@plt+0x18520>
   2908c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29090:	ldr	r1, [pc, #2892]	; 29be4 <__printf_chk@plt+0x18524>
   29094:	ldr	r0, [pc, #2892]	; 29be8 <__printf_chk@plt+0x18528>
   29098:	bl	28fdc <__printf_chk@plt+0x1791c>
   2909c:	ldr	r1, [pc, #2888]	; 29bec <__printf_chk@plt+0x1852c>
   290a0:	ldr	r0, [pc, #2888]	; 29bf0 <__printf_chk@plt+0x18530>
   290a4:	bl	28fdc <__printf_chk@plt+0x1791c>
   290a8:	ldr	r1, [pc, #2884]	; 29bf4 <__printf_chk@plt+0x18534>
   290ac:	ldr	r0, [pc, #2884]	; 29bf8 <__printf_chk@plt+0x18538>
   290b0:	bl	28fdc <__printf_chk@plt+0x1791c>
   290b4:	ldr	r1, [pc, #2880]	; 29bfc <__printf_chk@plt+0x1853c>
   290b8:	ldr	r0, [pc, #2880]	; 29c00 <__printf_chk@plt+0x18540>
   290bc:	bl	28fdc <__printf_chk@plt+0x1791c>
   290c0:	ldr	r1, [pc, #2876]	; 29c04 <__printf_chk@plt+0x18544>
   290c4:	ldr	r0, [pc, #2876]	; 29c08 <__printf_chk@plt+0x18548>
   290c8:	bl	28fdc <__printf_chk@plt+0x1791c>
   290cc:	ldr	r1, [pc, #2872]	; 29c0c <__printf_chk@plt+0x1854c>
   290d0:	ldr	r0, [pc, #2872]	; 29c10 <__printf_chk@plt+0x18550>
   290d4:	bl	28fdc <__printf_chk@plt+0x1791c>
   290d8:	ldr	r1, [pc, #2868]	; 29c14 <__printf_chk@plt+0x18554>
   290dc:	ldr	r0, [pc, #2868]	; 29c18 <__printf_chk@plt+0x18558>
   290e0:	bl	28fdc <__printf_chk@plt+0x1791c>
   290e4:	ldr	r1, [pc, #2864]	; 29c1c <__printf_chk@plt+0x1855c>
   290e8:	ldr	r0, [pc, #2864]	; 29c20 <__printf_chk@plt+0x18560>
   290ec:	bl	28fdc <__printf_chk@plt+0x1791c>
   290f0:	ldr	r1, [pc, #2860]	; 29c24 <__printf_chk@plt+0x18564>
   290f4:	ldr	r0, [pc, #2860]	; 29c28 <__printf_chk@plt+0x18568>
   290f8:	bl	28fdc <__printf_chk@plt+0x1791c>
   290fc:	ldr	r1, [pc, #2856]	; 29c2c <__printf_chk@plt+0x1856c>
   29100:	ldr	r0, [pc, #2856]	; 29c30 <__printf_chk@plt+0x18570>
   29104:	bl	28fdc <__printf_chk@plt+0x1791c>
   29108:	ldr	r1, [pc, #2852]	; 29c34 <__printf_chk@plt+0x18574>
   2910c:	ldr	r0, [pc, #2852]	; 29c38 <__printf_chk@plt+0x18578>
   29110:	bl	28fdc <__printf_chk@plt+0x1791c>
   29114:	ldr	r1, [pc, #2848]	; 29c3c <__printf_chk@plt+0x1857c>
   29118:	ldr	r0, [pc, #2848]	; 29c40 <__printf_chk@plt+0x18580>
   2911c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29120:	ldr	r1, [pc, #2844]	; 29c44 <__printf_chk@plt+0x18584>
   29124:	ldr	r0, [pc, #2844]	; 29c48 <__printf_chk@plt+0x18588>
   29128:	bl	28fdc <__printf_chk@plt+0x1791c>
   2912c:	ldr	r1, [pc, #2840]	; 29c4c <__printf_chk@plt+0x1858c>
   29130:	ldr	r0, [pc, #2840]	; 29c50 <__printf_chk@plt+0x18590>
   29134:	bl	28fdc <__printf_chk@plt+0x1791c>
   29138:	ldr	r1, [pc, #2836]	; 29c54 <__printf_chk@plt+0x18594>
   2913c:	ldr	r0, [pc, #2836]	; 29c58 <__printf_chk@plt+0x18598>
   29140:	bl	28fdc <__printf_chk@plt+0x1791c>
   29144:	ldr	r1, [pc, #2832]	; 29c5c <__printf_chk@plt+0x1859c>
   29148:	ldr	r0, [pc, #2832]	; 29c60 <__printf_chk@plt+0x185a0>
   2914c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29150:	ldr	r1, [pc, #2828]	; 29c64 <__printf_chk@plt+0x185a4>
   29154:	ldr	r0, [pc, #2828]	; 29c68 <__printf_chk@plt+0x185a8>
   29158:	bl	28fdc <__printf_chk@plt+0x1791c>
   2915c:	ldr	r1, [pc, #2824]	; 29c6c <__printf_chk@plt+0x185ac>
   29160:	ldr	r0, [pc, #2824]	; 29c70 <__printf_chk@plt+0x185b0>
   29164:	bl	28fdc <__printf_chk@plt+0x1791c>
   29168:	ldr	r1, [pc, #2820]	; 29c74 <__printf_chk@plt+0x185b4>
   2916c:	ldr	r0, [pc, #2820]	; 29c78 <__printf_chk@plt+0x185b8>
   29170:	bl	28fdc <__printf_chk@plt+0x1791c>
   29174:	ldr	r1, [pc, #2816]	; 29c7c <__printf_chk@plt+0x185bc>
   29178:	ldr	r0, [pc, #2816]	; 29c80 <__printf_chk@plt+0x185c0>
   2917c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29180:	ldr	r1, [pc, #2812]	; 29c84 <__printf_chk@plt+0x185c4>
   29184:	ldr	r0, [pc, #2812]	; 29c88 <__printf_chk@plt+0x185c8>
   29188:	bl	28fdc <__printf_chk@plt+0x1791c>
   2918c:	ldr	r1, [pc, #2808]	; 29c8c <__printf_chk@plt+0x185cc>
   29190:	ldr	r0, [pc, #2808]	; 29c90 <__printf_chk@plt+0x185d0>
   29194:	bl	28fdc <__printf_chk@plt+0x1791c>
   29198:	ldr	r1, [pc, #2804]	; 29c94 <__printf_chk@plt+0x185d4>
   2919c:	ldr	r0, [pc, #2804]	; 29c98 <__printf_chk@plt+0x185d8>
   291a0:	bl	28fdc <__printf_chk@plt+0x1791c>
   291a4:	ldr	r1, [pc, #2800]	; 29c9c <__printf_chk@plt+0x185dc>
   291a8:	ldr	r0, [pc, #2800]	; 29ca0 <__printf_chk@plt+0x185e0>
   291ac:	bl	28fdc <__printf_chk@plt+0x1791c>
   291b0:	ldr	r1, [pc, #2796]	; 29ca4 <__printf_chk@plt+0x185e4>
   291b4:	ldr	r0, [pc, #2796]	; 29ca8 <__printf_chk@plt+0x185e8>
   291b8:	bl	28fdc <__printf_chk@plt+0x1791c>
   291bc:	ldr	r1, [pc, #2792]	; 29cac <__printf_chk@plt+0x185ec>
   291c0:	ldr	r0, [pc, #2792]	; 29cb0 <__printf_chk@plt+0x185f0>
   291c4:	bl	28fdc <__printf_chk@plt+0x1791c>
   291c8:	ldr	r1, [pc, #2788]	; 29cb4 <__printf_chk@plt+0x185f4>
   291cc:	ldr	r0, [pc, #2788]	; 29cb8 <__printf_chk@plt+0x185f8>
   291d0:	bl	28fdc <__printf_chk@plt+0x1791c>
   291d4:	ldr	r1, [pc, #2784]	; 29cbc <__printf_chk@plt+0x185fc>
   291d8:	ldr	r0, [pc, #2784]	; 29cc0 <__printf_chk@plt+0x18600>
   291dc:	bl	28fdc <__printf_chk@plt+0x1791c>
   291e0:	ldr	r1, [pc, #2780]	; 29cc4 <__printf_chk@plt+0x18604>
   291e4:	ldr	r0, [pc, #2780]	; 29cc8 <__printf_chk@plt+0x18608>
   291e8:	bl	28fdc <__printf_chk@plt+0x1791c>
   291ec:	ldr	r1, [pc, #2776]	; 29ccc <__printf_chk@plt+0x1860c>
   291f0:	ldr	r0, [pc, #2776]	; 29cd0 <__printf_chk@plt+0x18610>
   291f4:	bl	28fdc <__printf_chk@plt+0x1791c>
   291f8:	ldr	r1, [pc, #2772]	; 29cd4 <__printf_chk@plt+0x18614>
   291fc:	ldr	r0, [pc, #2772]	; 29cd8 <__printf_chk@plt+0x18618>
   29200:	bl	28fdc <__printf_chk@plt+0x1791c>
   29204:	ldr	r1, [pc, #2768]	; 29cdc <__printf_chk@plt+0x1861c>
   29208:	ldr	r0, [pc, #2768]	; 29ce0 <__printf_chk@plt+0x18620>
   2920c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29210:	ldr	r1, [pc, #2764]	; 29ce4 <__printf_chk@plt+0x18624>
   29214:	ldr	r0, [pc, #2764]	; 29ce8 <__printf_chk@plt+0x18628>
   29218:	bl	28fdc <__printf_chk@plt+0x1791c>
   2921c:	ldr	r1, [pc, #2760]	; 29cec <__printf_chk@plt+0x1862c>
   29220:	ldr	r0, [pc, #2760]	; 29cf0 <__printf_chk@plt+0x18630>
   29224:	bl	28fdc <__printf_chk@plt+0x1791c>
   29228:	ldr	r1, [pc, #2756]	; 29cf4 <__printf_chk@plt+0x18634>
   2922c:	ldr	r0, [pc, #2756]	; 29cf8 <__printf_chk@plt+0x18638>
   29230:	bl	28fdc <__printf_chk@plt+0x1791c>
   29234:	ldr	r1, [pc, #2752]	; 29cfc <__printf_chk@plt+0x1863c>
   29238:	ldr	r0, [pc, #2752]	; 29d00 <__printf_chk@plt+0x18640>
   2923c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29240:	ldr	r1, [pc, #2748]	; 29d04 <__printf_chk@plt+0x18644>
   29244:	ldr	r0, [pc, #2748]	; 29d08 <__printf_chk@plt+0x18648>
   29248:	bl	28fdc <__printf_chk@plt+0x1791c>
   2924c:	ldr	r1, [pc, #2744]	; 29d0c <__printf_chk@plt+0x1864c>
   29250:	ldr	r0, [pc, #2744]	; 29d10 <__printf_chk@plt+0x18650>
   29254:	bl	28fdc <__printf_chk@plt+0x1791c>
   29258:	ldr	r1, [pc, #2740]	; 29d14 <__printf_chk@plt+0x18654>
   2925c:	ldr	r0, [pc, #2740]	; 29d18 <__printf_chk@plt+0x18658>
   29260:	bl	28fdc <__printf_chk@plt+0x1791c>
   29264:	ldr	r1, [pc, #2736]	; 29d1c <__printf_chk@plt+0x1865c>
   29268:	ldr	r0, [pc, #2736]	; 29d20 <__printf_chk@plt+0x18660>
   2926c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29270:	ldr	r1, [pc, #2732]	; 29d24 <__printf_chk@plt+0x18664>
   29274:	ldr	r0, [pc, #2732]	; 29d28 <__printf_chk@plt+0x18668>
   29278:	bl	28fdc <__printf_chk@plt+0x1791c>
   2927c:	ldr	r1, [pc, #2728]	; 29d2c <__printf_chk@plt+0x1866c>
   29280:	ldr	r0, [pc, #2728]	; 29d30 <__printf_chk@plt+0x18670>
   29284:	bl	28fdc <__printf_chk@plt+0x1791c>
   29288:	ldr	r1, [pc, #2724]	; 29d34 <__printf_chk@plt+0x18674>
   2928c:	ldr	r0, [pc, #2724]	; 29d38 <__printf_chk@plt+0x18678>
   29290:	bl	28fdc <__printf_chk@plt+0x1791c>
   29294:	ldr	r1, [pc, #2720]	; 29d3c <__printf_chk@plt+0x1867c>
   29298:	ldr	r0, [pc, #2720]	; 29d40 <__printf_chk@plt+0x18680>
   2929c:	bl	28fdc <__printf_chk@plt+0x1791c>
   292a0:	ldr	r1, [pc, #2716]	; 29d44 <__printf_chk@plt+0x18684>
   292a4:	ldr	r0, [pc, #2716]	; 29d48 <__printf_chk@plt+0x18688>
   292a8:	bl	28fdc <__printf_chk@plt+0x1791c>
   292ac:	ldr	r1, [pc, #2712]	; 29d4c <__printf_chk@plt+0x1868c>
   292b0:	ldr	r0, [pc, #2712]	; 29d50 <__printf_chk@plt+0x18690>
   292b4:	bl	28fdc <__printf_chk@plt+0x1791c>
   292b8:	ldr	r1, [pc, #2708]	; 29d54 <__printf_chk@plt+0x18694>
   292bc:	ldr	r0, [pc, #2708]	; 29d58 <__printf_chk@plt+0x18698>
   292c0:	bl	28fdc <__printf_chk@plt+0x1791c>
   292c4:	ldr	r1, [pc, #2704]	; 29d5c <__printf_chk@plt+0x1869c>
   292c8:	ldr	r0, [pc, #2704]	; 29d60 <__printf_chk@plt+0x186a0>
   292cc:	bl	28fdc <__printf_chk@plt+0x1791c>
   292d0:	ldr	r1, [pc, #2700]	; 29d64 <__printf_chk@plt+0x186a4>
   292d4:	ldr	r0, [pc, #2700]	; 29d68 <__printf_chk@plt+0x186a8>
   292d8:	bl	28fdc <__printf_chk@plt+0x1791c>
   292dc:	ldr	r1, [pc, #2696]	; 29d6c <__printf_chk@plt+0x186ac>
   292e0:	ldr	r0, [pc, #2696]	; 29d70 <__printf_chk@plt+0x186b0>
   292e4:	bl	28fdc <__printf_chk@plt+0x1791c>
   292e8:	ldr	r1, [pc, #2692]	; 29d74 <__printf_chk@plt+0x186b4>
   292ec:	ldr	r0, [pc, #2692]	; 29d78 <__printf_chk@plt+0x186b8>
   292f0:	bl	28fdc <__printf_chk@plt+0x1791c>
   292f4:	ldr	r1, [pc, #2688]	; 29d7c <__printf_chk@plt+0x186bc>
   292f8:	ldr	r0, [pc, #2688]	; 29d80 <__printf_chk@plt+0x186c0>
   292fc:	bl	28fdc <__printf_chk@plt+0x1791c>
   29300:	ldr	r1, [pc, #2684]	; 29d84 <__printf_chk@plt+0x186c4>
   29304:	ldr	r0, [pc, #2684]	; 29d88 <__printf_chk@plt+0x186c8>
   29308:	bl	28fdc <__printf_chk@plt+0x1791c>
   2930c:	ldr	r1, [pc, #2680]	; 29d8c <__printf_chk@plt+0x186cc>
   29310:	ldr	r0, [pc, #2680]	; 29d90 <__printf_chk@plt+0x186d0>
   29314:	bl	28fdc <__printf_chk@plt+0x1791c>
   29318:	ldr	r1, [pc, #2676]	; 29d94 <__printf_chk@plt+0x186d4>
   2931c:	ldr	r0, [pc, #2676]	; 29d98 <__printf_chk@plt+0x186d8>
   29320:	bl	28fdc <__printf_chk@plt+0x1791c>
   29324:	ldr	r1, [pc, #2672]	; 29d9c <__printf_chk@plt+0x186dc>
   29328:	ldr	r0, [pc, #2672]	; 29da0 <__printf_chk@plt+0x186e0>
   2932c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29330:	ldr	r1, [pc, #2668]	; 29da4 <__printf_chk@plt+0x186e4>
   29334:	ldr	r0, [pc, #2668]	; 29da8 <__printf_chk@plt+0x186e8>
   29338:	bl	28fdc <__printf_chk@plt+0x1791c>
   2933c:	ldr	r1, [pc, #2664]	; 29dac <__printf_chk@plt+0x186ec>
   29340:	ldr	r0, [pc, #2664]	; 29db0 <__printf_chk@plt+0x186f0>
   29344:	bl	28fdc <__printf_chk@plt+0x1791c>
   29348:	ldr	r1, [pc, #2660]	; 29db4 <__printf_chk@plt+0x186f4>
   2934c:	ldr	r0, [pc, #2660]	; 29db8 <__printf_chk@plt+0x186f8>
   29350:	bl	28fdc <__printf_chk@plt+0x1791c>
   29354:	ldr	r1, [pc, #2656]	; 29dbc <__printf_chk@plt+0x186fc>
   29358:	ldr	r0, [pc, #2656]	; 29dc0 <__printf_chk@plt+0x18700>
   2935c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29360:	ldr	r1, [pc, #2652]	; 29dc4 <__printf_chk@plt+0x18704>
   29364:	ldr	r0, [pc, #2652]	; 29dc8 <__printf_chk@plt+0x18708>
   29368:	bl	28fdc <__printf_chk@plt+0x1791c>
   2936c:	ldr	r1, [pc, #2648]	; 29dcc <__printf_chk@plt+0x1870c>
   29370:	ldr	r0, [pc, #2648]	; 29dd0 <__printf_chk@plt+0x18710>
   29374:	bl	28fdc <__printf_chk@plt+0x1791c>
   29378:	ldr	r1, [pc, #2644]	; 29dd4 <__printf_chk@plt+0x18714>
   2937c:	ldr	r0, [pc, #2644]	; 29dd8 <__printf_chk@plt+0x18718>
   29380:	bl	28fdc <__printf_chk@plt+0x1791c>
   29384:	ldr	r1, [pc, #2640]	; 29ddc <__printf_chk@plt+0x1871c>
   29388:	ldr	r0, [pc, #2640]	; 29de0 <__printf_chk@plt+0x18720>
   2938c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29390:	ldr	r1, [pc, #2636]	; 29de4 <__printf_chk@plt+0x18724>
   29394:	ldr	r0, [pc, #2636]	; 29de8 <__printf_chk@plt+0x18728>
   29398:	bl	28fdc <__printf_chk@plt+0x1791c>
   2939c:	ldr	r1, [pc, #2632]	; 29dec <__printf_chk@plt+0x1872c>
   293a0:	ldr	r0, [pc, #2632]	; 29df0 <__printf_chk@plt+0x18730>
   293a4:	bl	28fdc <__printf_chk@plt+0x1791c>
   293a8:	ldr	r1, [pc, #2628]	; 29df4 <__printf_chk@plt+0x18734>
   293ac:	ldr	r0, [pc, #2628]	; 29df8 <__printf_chk@plt+0x18738>
   293b0:	bl	28fdc <__printf_chk@plt+0x1791c>
   293b4:	ldr	r1, [pc, #2624]	; 29dfc <__printf_chk@plt+0x1873c>
   293b8:	ldr	r0, [pc, #2624]	; 29e00 <__printf_chk@plt+0x18740>
   293bc:	bl	28fdc <__printf_chk@plt+0x1791c>
   293c0:	ldr	r1, [pc, #2620]	; 29e04 <__printf_chk@plt+0x18744>
   293c4:	ldr	r0, [pc, #2620]	; 29e08 <__printf_chk@plt+0x18748>
   293c8:	bl	28fdc <__printf_chk@plt+0x1791c>
   293cc:	ldr	r1, [pc, #2616]	; 29e0c <__printf_chk@plt+0x1874c>
   293d0:	ldr	r0, [pc, #2616]	; 29e10 <__printf_chk@plt+0x18750>
   293d4:	bl	28fdc <__printf_chk@plt+0x1791c>
   293d8:	ldr	r1, [pc, #2612]	; 29e14 <__printf_chk@plt+0x18754>
   293dc:	ldr	r0, [pc, #2612]	; 29e18 <__printf_chk@plt+0x18758>
   293e0:	bl	28fdc <__printf_chk@plt+0x1791c>
   293e4:	ldr	r1, [pc, #2608]	; 29e1c <__printf_chk@plt+0x1875c>
   293e8:	ldr	r0, [pc, #2608]	; 29e20 <__printf_chk@plt+0x18760>
   293ec:	bl	28fdc <__printf_chk@plt+0x1791c>
   293f0:	ldr	r1, [pc, #2604]	; 29e24 <__printf_chk@plt+0x18764>
   293f4:	ldr	r0, [pc, #2604]	; 29e28 <__printf_chk@plt+0x18768>
   293f8:	bl	28fdc <__printf_chk@plt+0x1791c>
   293fc:	ldr	r1, [pc, #2600]	; 29e2c <__printf_chk@plt+0x1876c>
   29400:	ldr	r0, [pc, #2600]	; 29e30 <__printf_chk@plt+0x18770>
   29404:	bl	28fdc <__printf_chk@plt+0x1791c>
   29408:	ldr	r1, [pc, #2596]	; 29e34 <__printf_chk@plt+0x18774>
   2940c:	ldr	r0, [pc, #2596]	; 29e38 <__printf_chk@plt+0x18778>
   29410:	bl	28fdc <__printf_chk@plt+0x1791c>
   29414:	ldr	r1, [pc, #2592]	; 29e3c <__printf_chk@plt+0x1877c>
   29418:	ldr	r0, [pc, #2592]	; 29e40 <__printf_chk@plt+0x18780>
   2941c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29420:	ldr	r1, [pc, #2588]	; 29e44 <__printf_chk@plt+0x18784>
   29424:	ldr	r0, [pc, #2588]	; 29e48 <__printf_chk@plt+0x18788>
   29428:	bl	28fdc <__printf_chk@plt+0x1791c>
   2942c:	ldr	r1, [pc, #2584]	; 29e4c <__printf_chk@plt+0x1878c>
   29430:	ldr	r0, [pc, #2584]	; 29e50 <__printf_chk@plt+0x18790>
   29434:	bl	28fdc <__printf_chk@plt+0x1791c>
   29438:	ldr	r1, [pc, #2580]	; 29e54 <__printf_chk@plt+0x18794>
   2943c:	ldr	r0, [pc, #2580]	; 29e58 <__printf_chk@plt+0x18798>
   29440:	bl	28fdc <__printf_chk@plt+0x1791c>
   29444:	ldr	r1, [pc, #2576]	; 29e5c <__printf_chk@plt+0x1879c>
   29448:	ldr	r0, [pc, #2576]	; 29e60 <__printf_chk@plt+0x187a0>
   2944c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29450:	ldr	r1, [pc, #2572]	; 29e64 <__printf_chk@plt+0x187a4>
   29454:	ldr	r0, [pc, #2572]	; 29e68 <__printf_chk@plt+0x187a8>
   29458:	bl	28fdc <__printf_chk@plt+0x1791c>
   2945c:	ldr	r1, [pc, #2568]	; 29e6c <__printf_chk@plt+0x187ac>
   29460:	ldr	r0, [pc, #2568]	; 29e70 <__printf_chk@plt+0x187b0>
   29464:	bl	28fdc <__printf_chk@plt+0x1791c>
   29468:	ldr	r1, [pc, #2564]	; 29e74 <__printf_chk@plt+0x187b4>
   2946c:	ldr	r0, [pc, #2564]	; 29e78 <__printf_chk@plt+0x187b8>
   29470:	bl	28fdc <__printf_chk@plt+0x1791c>
   29474:	ldr	r1, [pc, #2560]	; 29e7c <__printf_chk@plt+0x187bc>
   29478:	ldr	r0, [pc, #2560]	; 29e80 <__printf_chk@plt+0x187c0>
   2947c:	bl	28fdc <__printf_chk@plt+0x1791c>
   29480:	ldr	r1, [pc, #2556]	; 29e84 <__printf_chk@plt+0x187c4>
   29484:	ldr	r0, [pc, #2556]	; 29e88 <__printf_chk@plt+0x187c8>
   29488:	bl	28fdc <__printf_chk@plt+0x1791c>
   2948c:	ldr	r1, [pc, #2552]	; 29e8c <__printf_chk@plt+0x187cc>
   29490:	ldr	r0, [pc, #2552]	; 29e90 <__printf_chk@plt+0x187d0>
   29494:	bl	28fdc <__printf_chk@plt+0x1791c>
   29498:	mov	r2, #0
   2949c:	ldr	r1, [pc, #2544]	; 29e94 <__printf_chk@plt+0x187d4>
   294a0:	mov	r0, sp
   294a4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   294a8:	mov	r0, #8
   294ac:	bl	5130c <_Znwj@@Base>
   294b0:	mov	r4, r0
   294b4:	bl	13744 <__printf_chk@plt+0x2084>
   294b8:	ldr	r3, [pc, #2520]	; 29e98 <__printf_chk@plt+0x187d8>
   294bc:	mov	r2, r4
   294c0:	str	r3, [r4]
   294c4:	ldr	r1, [sp]
   294c8:	ldr	r0, [pc, #2508]	; 29e9c <__printf_chk@plt+0x187dc>
   294cc:	bl	1379c <__printf_chk@plt+0x20dc>
   294d0:	mov	r2, #0
   294d4:	ldr	r1, [pc, #2500]	; 29ea0 <__printf_chk@plt+0x187e0>
   294d8:	mov	r0, sp
   294dc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   294e0:	mov	r0, #8
   294e4:	bl	5130c <_Znwj@@Base>
   294e8:	mov	r4, r0
   294ec:	bl	13744 <__printf_chk@plt+0x2084>
   294f0:	ldr	r3, [pc, #2476]	; 29ea4 <__printf_chk@plt+0x187e4>
   294f4:	mov	r2, r4
   294f8:	str	r3, [r4]
   294fc:	ldr	r1, [sp]
   29500:	ldr	r0, [pc, #2452]	; 29e9c <__printf_chk@plt+0x187dc>
   29504:	bl	1379c <__printf_chk@plt+0x20dc>
   29508:	mov	r2, #0
   2950c:	ldr	r1, [pc, #2452]	; 29ea8 <__printf_chk@plt+0x187e8>
   29510:	mov	r0, sp
   29514:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29518:	mov	r0, #12
   2951c:	bl	5130c <_Znwj@@Base>
   29520:	mov	r5, r0
   29524:	bl	13744 <__printf_chk@plt+0x2084>
   29528:	ldr	r4, [pc, #2428]	; 29eac <__printf_chk@plt+0x187ec>
   2952c:	ldr	r7, [pc, #2428]	; 29eb0 <__printf_chk@plt+0x187f0>
   29530:	add	r3, r4, #12
   29534:	str	r3, [r5]
   29538:	mov	r2, r5
   2953c:	ldr	r1, [sp]
   29540:	ldr	r0, [pc, #2388]	; 29e9c <__printf_chk@plt+0x187dc>
   29544:	str	r7, [r5, #8]
   29548:	bl	1379c <__printf_chk@plt+0x20dc>
   2954c:	ldr	r1, [pc, #2400]	; 29eb4 <__printf_chk@plt+0x187f4>
   29550:	mov	r2, #0
   29554:	mov	r0, sp
   29558:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2955c:	mov	r0, #24
   29560:	bl	5130c <_Znwj@@Base>
   29564:	add	r1, r7, #48	; 0x30
   29568:	mov	r5, r0
   2956c:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29570:	mov	r2, r5
   29574:	ldr	r1, [sp]
   29578:	ldr	r0, [pc, #2332]	; 29e9c <__printf_chk@plt+0x187dc>
   2957c:	bl	1379c <__printf_chk@plt+0x20dc>
   29580:	mov	r2, #0
   29584:	ldr	r1, [pc, #2348]	; 29eb8 <__printf_chk@plt+0x187f8>
   29588:	mov	r0, sp
   2958c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29590:	mov	r0, #8
   29594:	bl	5130c <_Znwj@@Base>
   29598:	mov	r5, r0
   2959c:	bl	13744 <__printf_chk@plt+0x2084>
   295a0:	add	r3, r4, #156	; 0x9c
   295a4:	str	r3, [r5]
   295a8:	mov	r2, r5
   295ac:	ldr	r1, [sp]
   295b0:	ldr	r0, [pc, #2276]	; 29e9c <__printf_chk@plt+0x187dc>
   295b4:	bl	1379c <__printf_chk@plt+0x20dc>
   295b8:	mov	r2, #0
   295bc:	ldr	r1, [pc, #2296]	; 29ebc <__printf_chk@plt+0x187fc>
   295c0:	mov	r0, sp
   295c4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   295c8:	mov	r0, #12
   295cc:	bl	5130c <_Znwj@@Base>
   295d0:	mov	r5, r0
   295d4:	bl	13744 <__printf_chk@plt+0x2084>
   295d8:	ldr	r1, [pc, #2272]	; 29ec0 <__printf_chk@plt+0x18800>
   295dc:	add	r3, r4, #12
   295e0:	str	r3, [r5]
   295e4:	mov	r2, r5
   295e8:	str	r1, [r5, #8]
   295ec:	ldr	r0, [pc, #2216]	; 29e9c <__printf_chk@plt+0x187dc>
   295f0:	ldr	r1, [sp]
   295f4:	bl	1379c <__printf_chk@plt+0x20dc>
   295f8:	mov	r2, #0
   295fc:	ldr	r1, [pc, #2240]	; 29ec4 <__printf_chk@plt+0x18804>
   29600:	mov	r0, sp
   29604:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29608:	mov	r0, #8
   2960c:	bl	5130c <_Znwj@@Base>
   29610:	mov	r5, r0
   29614:	bl	13744 <__printf_chk@plt+0x2084>
   29618:	add	r3, r4, #204	; 0xcc
   2961c:	str	r3, [r5]
   29620:	mov	r2, r5
   29624:	ldr	r1, [sp]
   29628:	ldr	r0, [pc, #2156]	; 29e9c <__printf_chk@plt+0x187dc>
   2962c:	bl	1379c <__printf_chk@plt+0x20dc>
   29630:	mov	r2, #0
   29634:	ldr	r1, [pc, #2188]	; 29ec8 <__printf_chk@plt+0x18808>
   29638:	mov	r0, sp
   2963c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29640:	mov	r0, #12
   29644:	bl	5130c <_Znwj@@Base>
   29648:	mov	r7, r0
   2964c:	bl	13744 <__printf_chk@plt+0x2084>
   29650:	ldr	r3, [pc, #2164]	; 29ecc <__printf_chk@plt+0x1880c>
   29654:	sub	r5, r4, #48	; 0x30
   29658:	add	r1, r5, #12
   2965c:	str	r3, [r7, #8]
   29660:	mov	r2, r7
   29664:	str	r1, [r7]
   29668:	ldr	r0, [pc, #2092]	; 29e9c <__printf_chk@plt+0x187dc>
   2966c:	ldr	r1, [sp]
   29670:	bl	1379c <__printf_chk@plt+0x20dc>
   29674:	mov	r2, #0
   29678:	ldr	r1, [pc, #2128]	; 29ed0 <__printf_chk@plt+0x18810>
   2967c:	mov	r0, sp
   29680:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29684:	mov	r0, #12
   29688:	bl	5130c <_Znwj@@Base>
   2968c:	mov	r7, r0
   29690:	bl	13744 <__printf_chk@plt+0x2084>
   29694:	ldr	r1, [pc, #2104]	; 29ed4 <__printf_chk@plt+0x18814>
   29698:	add	r3, r4, #12
   2969c:	str	r3, [r7]
   296a0:	mov	r2, r7
   296a4:	str	r1, [r7, #8]
   296a8:	ldr	r0, [pc, #2028]	; 29e9c <__printf_chk@plt+0x187dc>
   296ac:	ldr	r1, [sp]
   296b0:	bl	1379c <__printf_chk@plt+0x20dc>
   296b4:	mov	r2, #0
   296b8:	ldr	r1, [pc, #2072]	; 29ed8 <__printf_chk@plt+0x18818>
   296bc:	mov	r0, sp
   296c0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   296c4:	mov	r0, #12
   296c8:	bl	5130c <_Znwj@@Base>
   296cc:	mov	r7, r0
   296d0:	bl	13744 <__printf_chk@plt+0x2084>
   296d4:	ldr	r1, [pc, #2048]	; 29edc <__printf_chk@plt+0x1881c>
   296d8:	add	r3, r5, #12
   296dc:	str	r3, [r7]
   296e0:	mov	r2, r7
   296e4:	str	r1, [r7, #8]
   296e8:	ldr	r0, [pc, #1964]	; 29e9c <__printf_chk@plt+0x187dc>
   296ec:	ldr	r1, [sp]
   296f0:	bl	1379c <__printf_chk@plt+0x20dc>
   296f4:	mov	r2, #0
   296f8:	ldr	r1, [pc, #2016]	; 29ee0 <__printf_chk@plt+0x18820>
   296fc:	mov	r0, sp
   29700:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29704:	mov	r0, #12
   29708:	bl	5130c <_Znwj@@Base>
   2970c:	mov	r7, r0
   29710:	bl	13744 <__printf_chk@plt+0x2084>
   29714:	ldr	r1, [pc, #1992]	; 29ee4 <__printf_chk@plt+0x18824>
   29718:	add	r3, r4, #12
   2971c:	str	r3, [r7]
   29720:	mov	r2, r7
   29724:	str	r1, [r7, #8]
   29728:	ldr	r0, [pc, #1900]	; 29e9c <__printf_chk@plt+0x187dc>
   2972c:	ldr	r1, [sp]
   29730:	bl	1379c <__printf_chk@plt+0x20dc>
   29734:	mov	r2, #0
   29738:	ldr	r1, [pc, #1960]	; 29ee8 <__printf_chk@plt+0x18828>
   2973c:	mov	r0, sp
   29740:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29744:	mov	r0, #12
   29748:	bl	5130c <_Znwj@@Base>
   2974c:	mov	r7, r0
   29750:	bl	13744 <__printf_chk@plt+0x2084>
   29754:	ldr	r1, [pc, #1936]	; 29eec <__printf_chk@plt+0x1882c>
   29758:	add	r3, r4, #12
   2975c:	str	r3, [r7]
   29760:	mov	r2, r7
   29764:	str	r1, [r7, #8]
   29768:	ldr	r0, [pc, #1836]	; 29e9c <__printf_chk@plt+0x187dc>
   2976c:	ldr	r1, [sp]
   29770:	bl	1379c <__printf_chk@plt+0x20dc>
   29774:	mov	r2, #0
   29778:	ldr	r1, [pc, #1904]	; 29ef0 <__printf_chk@plt+0x18830>
   2977c:	mov	r0, sp
   29780:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29784:	mov	r0, #12
   29788:	bl	5130c <_Znwj@@Base>
   2978c:	mov	r7, r0
   29790:	bl	13744 <__printf_chk@plt+0x2084>
   29794:	ldr	r3, [pc, #1880]	; 29ef4 <__printf_chk@plt+0x18834>
   29798:	add	r4, r4, #12
   2979c:	str	r3, [r7, #8]
   297a0:	mov	r2, r7
   297a4:	str	r4, [r7]
   297a8:	ldr	r1, [sp]
   297ac:	ldr	r0, [pc, #1768]	; 29e9c <__printf_chk@plt+0x187dc>
   297b0:	bl	1379c <__printf_chk@plt+0x20dc>
   297b4:	mov	r2, #0
   297b8:	ldr	r1, [pc, #1848]	; 29ef8 <__printf_chk@plt+0x18838>
   297bc:	mov	r0, sp
   297c0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   297c4:	mov	r0, #12
   297c8:	bl	5130c <_Znwj@@Base>
   297cc:	ldr	r3, [pc, #1832]	; 29efc <__printf_chk@plt+0x1883c>
   297d0:	ldr	r7, [r3]
   297d4:	mov	r4, r0
   297d8:	bl	13744 <__printf_chk@plt+0x2084>
   297dc:	add	r3, r5, #12
   297e0:	str	r3, [r4]
   297e4:	mov	r2, r4
   297e8:	str	r7, [r4, #8]
   297ec:	ldr	r1, [sp]
   297f0:	ldr	r0, [pc, #1700]	; 29e9c <__printf_chk@plt+0x187dc>
   297f4:	bl	1379c <__printf_chk@plt+0x20dc>
   297f8:	mov	r2, #0
   297fc:	ldr	r1, [pc, #1788]	; 29f00 <__printf_chk@plt+0x18840>
   29800:	mov	r0, sp
   29804:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29808:	mov	r0, #12
   2980c:	bl	5130c <_Znwj@@Base>
   29810:	ldr	r3, [pc, #1772]	; 29f04 <__printf_chk@plt+0x18844>
   29814:	ldr	r7, [r3]
   29818:	mov	r4, r0
   2981c:	bl	13744 <__printf_chk@plt+0x2084>
   29820:	add	r3, r5, #12
   29824:	str	r3, [r4]
   29828:	mov	r2, r4
   2982c:	str	r7, [r4, #8]
   29830:	ldr	r1, [sp]
   29834:	ldr	r0, [pc, #1632]	; 29e9c <__printf_chk@plt+0x187dc>
   29838:	bl	1379c <__printf_chk@plt+0x20dc>
   2983c:	mov	r2, #0
   29840:	ldr	r1, [pc, #1728]	; 29f08 <__printf_chk@plt+0x18848>
   29844:	mov	r0, sp
   29848:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2984c:	mov	r0, #12
   29850:	bl	5130c <_Znwj@@Base>
   29854:	ldr	r3, [pc, #1712]	; 29f0c <__printf_chk@plt+0x1884c>
   29858:	ldr	r7, [r3]
   2985c:	mov	r4, r0
   29860:	bl	13744 <__printf_chk@plt+0x2084>
   29864:	add	r5, r5, #12
   29868:	mov	r2, r4
   2986c:	str	r5, [r4]
   29870:	ldr	r1, [sp]
   29874:	str	r7, [r4, #8]
   29878:	ldr	r0, [pc, #1564]	; 29e9c <__printf_chk@plt+0x187dc>
   2987c:	bl	1379c <__printf_chk@plt+0x20dc>
   29880:	mov	r2, #0
   29884:	ldr	r1, [pc, #1668]	; 29f10 <__printf_chk@plt+0x18850>
   29888:	mov	r0, sp
   2988c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29890:	mov	r0, #20
   29894:	bl	5130c <_Znwj@@Base>
   29898:	mov	r4, r0
   2989c:	bl	4b3c0 <__printf_chk@plt+0x39d00>
   298a0:	sub	r3, r5, #48	; 0x30
   298a4:	str	r3, [r4]
   298a8:	mov	r2, r4
   298ac:	ldr	r1, [sp]
   298b0:	ldr	r0, [pc, #1508]	; 29e9c <__printf_chk@plt+0x187dc>
   298b4:	bl	1379c <__printf_chk@plt+0x20dc>
   298b8:	ldr	r1, [pc, #1620]	; 29f14 <__printf_chk@plt+0x18854>
   298bc:	mov	r2, #0
   298c0:	mov	r0, sp
   298c4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   298c8:	mov	r0, #24
   298cc:	bl	5130c <_Znwj@@Base>
   298d0:	ldr	r1, [pc, #1600]	; 29f18 <__printf_chk@plt+0x18858>
   298d4:	mov	r4, r0
   298d8:	bl	4b42c <__printf_chk@plt+0x39d6c>
   298dc:	mov	r2, r4
   298e0:	ldr	r1, [sp]
   298e4:	ldr	r0, [pc, #1456]	; 29e9c <__printf_chk@plt+0x187dc>
   298e8:	bl	1379c <__printf_chk@plt+0x20dc>
   298ec:	ldr	r1, [pc, #1576]	; 29f1c <__printf_chk@plt+0x1885c>
   298f0:	mov	r2, #0
   298f4:	mov	r0, sp
   298f8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   298fc:	mov	r0, #24
   29900:	bl	5130c <_Znwj@@Base>
   29904:	ldr	r1, [pc, #1556]	; 29f20 <__printf_chk@plt+0x18860>
   29908:	mov	r4, r0
   2990c:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29910:	mov	r2, r4
   29914:	ldr	r1, [sp]
   29918:	ldr	r0, [pc, #1404]	; 29e9c <__printf_chk@plt+0x187dc>
   2991c:	bl	1379c <__printf_chk@plt+0x20dc>
   29920:	ldr	r1, [pc, #1532]	; 29f24 <__printf_chk@plt+0x18864>
   29924:	mov	r2, #0
   29928:	mov	r0, sp
   2992c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29930:	mov	r0, #24
   29934:	bl	5130c <_Znwj@@Base>
   29938:	ldr	r1, [pc, #1512]	; 29f28 <__printf_chk@plt+0x18868>
   2993c:	mov	r4, r0
   29940:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29944:	mov	r2, r4
   29948:	ldr	r1, [sp]
   2994c:	ldr	r0, [pc, #1352]	; 29e9c <__printf_chk@plt+0x187dc>
   29950:	bl	1379c <__printf_chk@plt+0x20dc>
   29954:	ldr	r1, [pc, #1488]	; 29f2c <__printf_chk@plt+0x1886c>
   29958:	mov	r2, #0
   2995c:	mov	r0, sp
   29960:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29964:	mov	r0, #24
   29968:	bl	5130c <_Znwj@@Base>
   2996c:	ldr	r1, [pc, #1468]	; 29f30 <__printf_chk@plt+0x18870>
   29970:	mov	r4, r0
   29974:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29978:	mov	r2, r4
   2997c:	ldr	r1, [sp]
   29980:	ldr	r0, [pc, #1300]	; 29e9c <__printf_chk@plt+0x187dc>
   29984:	bl	1379c <__printf_chk@plt+0x20dc>
   29988:	ldr	r1, [pc, #1444]	; 29f34 <__printf_chk@plt+0x18874>
   2998c:	mov	r2, #0
   29990:	mov	r0, sp
   29994:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29998:	mov	r0, #24
   2999c:	bl	5130c <_Znwj@@Base>
   299a0:	ldr	r1, [pc, #1424]	; 29f38 <__printf_chk@plt+0x18878>
   299a4:	mov	r4, r0
   299a8:	bl	4b42c <__printf_chk@plt+0x39d6c>
   299ac:	mov	r2, r4
   299b0:	ldr	r1, [sp]
   299b4:	ldr	r0, [pc, #1248]	; 29e9c <__printf_chk@plt+0x187dc>
   299b8:	bl	1379c <__printf_chk@plt+0x20dc>
   299bc:	ldr	r1, [pc, #1400]	; 29f3c <__printf_chk@plt+0x1887c>
   299c0:	mov	r2, #0
   299c4:	mov	r0, sp
   299c8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   299cc:	mov	r0, #24
   299d0:	bl	5130c <_Znwj@@Base>
   299d4:	ldr	r1, [pc, #1380]	; 29f40 <__printf_chk@plt+0x18880>
   299d8:	mov	r4, r0
   299dc:	bl	4b42c <__printf_chk@plt+0x39d6c>
   299e0:	mov	r2, r4
   299e4:	ldr	r1, [sp]
   299e8:	ldr	r0, [pc, #1196]	; 29e9c <__printf_chk@plt+0x187dc>
   299ec:	bl	1379c <__printf_chk@plt+0x20dc>
   299f0:	ldr	r1, [pc, #1356]	; 29f44 <__printf_chk@plt+0x18884>
   299f4:	mov	r2, #0
   299f8:	mov	r0, sp
   299fc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29a00:	mov	r0, #24
   29a04:	bl	5130c <_Znwj@@Base>
   29a08:	ldr	r1, [pc, #1336]	; 29f48 <__printf_chk@plt+0x18888>
   29a0c:	mov	r4, r0
   29a10:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29a14:	mov	r2, r4
   29a18:	ldr	r1, [sp]
   29a1c:	ldr	r0, [pc, #1144]	; 29e9c <__printf_chk@plt+0x187dc>
   29a20:	bl	1379c <__printf_chk@plt+0x20dc>
   29a24:	ldr	r1, [pc, #1312]	; 29f4c <__printf_chk@plt+0x1888c>
   29a28:	mov	r2, #0
   29a2c:	mov	r0, sp
   29a30:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29a34:	mov	r0, #24
   29a38:	bl	5130c <_Znwj@@Base>
   29a3c:	ldr	r1, [pc, #1292]	; 29f50 <__printf_chk@plt+0x18890>
   29a40:	mov	r4, r0
   29a44:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29a48:	mov	r2, r4
   29a4c:	ldr	r1, [sp]
   29a50:	ldr	r0, [pc, #1092]	; 29e9c <__printf_chk@plt+0x187dc>
   29a54:	bl	1379c <__printf_chk@plt+0x20dc>
   29a58:	ldr	r1, [pc, #1268]	; 29f54 <__printf_chk@plt+0x18894>
   29a5c:	mov	r2, #0
   29a60:	mov	r0, sp
   29a64:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29a68:	mov	r0, #24
   29a6c:	bl	5130c <_Znwj@@Base>
   29a70:	ldr	r1, [pc, #1248]	; 29f58 <__printf_chk@plt+0x18898>
   29a74:	mov	r4, r0
   29a78:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29a7c:	mov	r2, r4
   29a80:	ldr	r1, [sp]
   29a84:	ldr	r0, [pc, #1040]	; 29e9c <__printf_chk@plt+0x187dc>
   29a88:	bl	1379c <__printf_chk@plt+0x20dc>
   29a8c:	ldr	r1, [pc, #1224]	; 29f5c <__printf_chk@plt+0x1889c>
   29a90:	mov	r2, #0
   29a94:	mov	r0, sp
   29a98:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29a9c:	mov	r0, #24
   29aa0:	bl	5130c <_Znwj@@Base>
   29aa4:	ldr	r1, [pc, #1204]	; 29f60 <__printf_chk@plt+0x188a0>
   29aa8:	mov	r4, r0
   29aac:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29ab0:	mov	r2, r4
   29ab4:	ldr	r1, [sp]
   29ab8:	ldr	r0, [pc, #988]	; 29e9c <__printf_chk@plt+0x187dc>
   29abc:	bl	1379c <__printf_chk@plt+0x20dc>
   29ac0:	ldr	r1, [pc, #1180]	; 29f64 <__printf_chk@plt+0x188a4>
   29ac4:	mov	r2, #0
   29ac8:	mov	r0, sp
   29acc:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29ad0:	mov	r0, #24
   29ad4:	bl	5130c <_Znwj@@Base>
   29ad8:	ldr	r1, [pc, #1160]	; 29f68 <__printf_chk@plt+0x188a8>
   29adc:	mov	r4, r0
   29ae0:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29ae4:	mov	r2, r4
   29ae8:	ldr	r1, [sp]
   29aec:	ldr	r0, [pc, #936]	; 29e9c <__printf_chk@plt+0x187dc>
   29af0:	bl	1379c <__printf_chk@plt+0x20dc>
   29af4:	ldr	r1, [pc, #1136]	; 29f6c <__printf_chk@plt+0x188ac>
   29af8:	mov	r2, #0
   29afc:	mov	r0, sp
   29b00:	bl	52830 <_ZdlPv@@Base+0x14d4>
   29b04:	mov	r0, #24
   29b08:	bl	5130c <_Znwj@@Base>
   29b0c:	ldr	r1, [pc, #1116]	; 29f70 <__printf_chk@plt+0x188b0>
   29b10:	mov	r4, r0
   29b14:	bl	4b42c <__printf_chk@plt+0x39d6c>
   29b18:	mov	r2, r4
   29b1c:	ldr	r1, [sp]
   29b20:	ldr	r0, [pc, #884]	; 29e9c <__printf_chk@plt+0x187dc>
   29b24:	bl	1379c <__printf_chk@plt+0x20dc>
   29b28:	ldr	r2, [sp, #4]
   29b2c:	ldr	r3, [r6]
   29b30:	cmp	r2, r3
   29b34:	bne	29b40 <__printf_chk@plt+0x18480>
   29b38:	add	sp, sp, #12
   29b3c:	pop	{r4, r5, r6, r7, pc}
   29b40:	bl	1148c <__stack_chk_fail@plt>
   29b44:	mov	r0, r4
   29b48:	bl	5135c <_ZdlPv@@Base>
   29b4c:	bl	11498 <__cxa_end_cleanup@plt>
   29b50:	b	29b44 <__printf_chk@plt+0x18484>
   29b54:	b	29b44 <__printf_chk@plt+0x18484>
   29b58:	b	29b44 <__printf_chk@plt+0x18484>
   29b5c:	b	29b44 <__printf_chk@plt+0x18484>
   29b60:	b	29b44 <__printf_chk@plt+0x18484>
   29b64:	b	29b44 <__printf_chk@plt+0x18484>
   29b68:	b	29b44 <__printf_chk@plt+0x18484>
   29b6c:	b	29b44 <__printf_chk@plt+0x18484>
   29b70:	b	29b44 <__printf_chk@plt+0x18484>
   29b74:	b	29b44 <__printf_chk@plt+0x18484>
   29b78:	b	29b44 <__printf_chk@plt+0x18484>
   29b7c:	b	29b44 <__printf_chk@plt+0x18484>
   29b80:	b	29b44 <__printf_chk@plt+0x18484>
   29b84:	b	29b44 <__printf_chk@plt+0x18484>
   29b88:	b	29b44 <__printf_chk@plt+0x18484>
   29b8c:	mov	r0, r7
   29b90:	bl	5135c <_ZdlPv@@Base>
   29b94:	bl	11498 <__cxa_end_cleanup@plt>
   29b98:	b	29b8c <__printf_chk@plt+0x184cc>
   29b9c:	b	29b8c <__printf_chk@plt+0x184cc>
   29ba0:	b	29b8c <__printf_chk@plt+0x184cc>
   29ba4:	b	29b8c <__printf_chk@plt+0x184cc>
   29ba8:	b	29b8c <__printf_chk@plt+0x184cc>
   29bac:	mov	r0, r5
   29bb0:	bl	5135c <_ZdlPv@@Base>
   29bb4:	bl	11498 <__cxa_end_cleanup@plt>
   29bb8:	b	29bac <__printf_chk@plt+0x184ec>
   29bbc:	b	29bac <__printf_chk@plt+0x184ec>
   29bc0:	b	29bac <__printf_chk@plt+0x184ec>
   29bc4:	b	29bac <__printf_chk@plt+0x184ec>
   29bc8:	b	29b44 <__printf_chk@plt+0x18484>
   29bcc:	b	29b44 <__printf_chk@plt+0x18484>
   29bd0:	andeq	ip, r7, r0, lsl sp
   29bd4:	ldrdeq	r8, [r2], -ip
   29bd8:	andeq	r8, r5, ip, lsl #7
   29bdc:	andeq	r0, r3, r0, ror #24
   29be0:	muleq	r5, r0, r3
   29be4:	andeq	r2, r3, r8, lsl fp
   29be8:	muleq	r5, r4, r3
   29bec:	andeq	r2, r3, ip, lsr fp
   29bf0:	muleq	r5, r8, r3
   29bf4:	andeq	r2, r3, ip, asr #22
   29bf8:	muleq	r5, ip, r3
   29bfc:	andeq	r2, r3, r0, ror fp
   29c00:	andeq	r8, r5, r0, lsr #7
   29c04:	andeq	r2, r3, r0, lsl r1
   29c08:	andeq	r8, r5, r8, lsr #7
   29c0c:	andeq	r2, r3, r0, lsr r1
   29c10:	andeq	r8, r5, ip, lsr #7
   29c14:	andeq	r0, r3, ip, asr #28
   29c18:			; <UNDEFINED> instruction: 0x000583b0
   29c1c:			; <UNDEFINED> instruction: 0x0002fbb8
   29c20:			; <UNDEFINED> instruction: 0x000583b8
   29c24:	andeq	r0, r3, r0, ror sl
   29c28:	andeq	r8, r5, r4, asr #7
   29c2c:			; <UNDEFINED> instruction: 0x000331b8
   29c30:	andeq	r8, r5, r8, asr #7
   29c34:	andeq	r4, r3, r0, lsl r4
   29c38:	ldrdeq	r8, [r5], -r0
   29c3c:	andeq	r3, r3, ip, lsr #30
   29c40:	ldrdeq	r8, [r5], -r4
   29c44:	andeq	r2, r3, ip, asr #7
   29c48:			; <UNDEFINED> instruction: 0x00056cbc
   29c4c:	andeq	r0, r3, r8, lsl sp
   29c50:	ldrdeq	r8, [r5], -ip
   29c54:	andeq	r4, r3, ip, asr #21
   29c58:	andeq	r8, r5, r4, ror #7
   29c5c:	andeq	r1, r3, r8, lsr #7
   29c60:	andeq	r8, r5, ip, ror #7
   29c64:	andeq	r0, r3, r8, lsr #17
   29c68:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   29c6c:			; <UNDEFINED> instruction: 0x00030ab0
   29c70:	strdeq	r8, [r5], -r4
   29c74:	andeq	r3, r3, ip, lsl #5
   29c78:	andeq	r8, r5, r0, lsl #8
   29c7c:	andeq	r0, r3, r0, lsl r2
   29c80:	andeq	r8, r5, ip, lsl #8
   29c84:			; <UNDEFINED> instruction: 0x00032ab0
   29c88:	andeq	r8, r5, ip, lsl sp
   29c8c:	ldrdeq	r2, [r3], -r4
   29c90:	andeq	r8, r5, r0, lsl r4
   29c94:	andeq	pc, r2, ip, ror #29
   29c98:	andeq	r8, r5, r4, lsl r4
   29c9c:	andeq	r2, r3, r4, ror #21
   29ca0:	andeq	r8, r5, r0, lsr #8
   29ca4:	andeq	r2, r3, r8, lsl #22
   29ca8:	andeq	r8, r5, r4, lsr #8
   29cac:	andeq	r2, r3, ip, lsl #26
   29cb0:	andeq	r8, r5, ip, lsr #8
   29cb4:	andeq	r1, r3, r4, lsl r1
   29cb8:	andeq	r8, r5, r4, lsr r4
   29cbc:	strdeq	r1, [r3], -r0
   29cc0:	andeq	r8, r5, ip, lsr r4
   29cc4:	andeq	r2, r3, r4, ror #1
   29cc8:	andeq	r8, r5, r0, asr #8
   29ccc:	andeq	r2, r3, r4, lsl #2
   29cd0:	andeq	r8, r5, r4, asr #8
   29cd4:	strheq	r0, [r3], -ip
   29cd8:	andeq	r8, r5, r0, lsl #11
   29cdc:	andeq	pc, r2, r4, lsr #23
   29ce0:	andeq	r8, r5, r8, asr #8
   29ce4:	muleq	r2, r0, fp
   29ce8:	andeq	r8, r5, ip, asr #8
   29cec:	andeq	r3, r3, r8, lsl r1
   29cf0:	andeq	r8, r5, r0, asr r4
   29cf4:	andeq	r0, r3, r0, asr sl
   29cf8:	andeq	r8, r5, r8, lsl #11
   29cfc:	andeq	pc, r2, ip, ror fp	; <UNPREDICTABLE>
   29d00:	andeq	r8, r5, r4, asr r4
   29d04:	andeq	r5, r3, r4, lsl #22
   29d08:	andeq	lr, r5, r8, lsl r0
   29d0c:	ldrdeq	r2, [r3], -r8
   29d10:	andeq	r8, r5, r8, asr r4
   29d14:	andeq	r3, r3, ip, asr #31
   29d18:	andeq	r8, r5, r0, ror #8
   29d1c:	andeq	r0, r3, ip, lsr r6
   29d20:	andeq	r8, r5, r8, ror #8
   29d24:	andeq	r6, r3, r0, ror r5
   29d28:	andeq	r8, r5, r0, ror r4
   29d2c:	andeq	r6, r3, r0, lsr #11
   29d30:	andeq	r8, r5, r4, ror r4
   29d34:	andeq	r2, r3, r0, lsl #23
   29d38:	andeq	r8, r5, r8, ror r4
   29d3c:			; <UNDEFINED> instruction: 0x00032bb0
   29d40:	andeq	r8, r5, ip, ror r4
   29d44:	andeq	r0, r3, r4, lsr #5
   29d48:	andeq	r8, r5, r4, lsl #9
   29d4c:	muleq	r3, r0, sl
   29d50:	andeq	r8, r5, r8, lsl #9
   29d54:	andeq	r4, r3, r4, lsl r7
   29d58:	andeq	r8, r5, ip, lsl #9
   29d5c:	andeq	r2, r3, r0, ror #29
   29d60:	muleq	r5, r0, r4
   29d64:	ldrdeq	pc, [r2], -r8
   29d68:	muleq	r5, r4, r4
   29d6c:	ldrdeq	lr, [r2], -r0
   29d70:	andeq	r8, r5, r4, lsl #12
   29d74:	andeq	r1, r3, r8, lsl #6
   29d78:	muleq	r5, ip, r4
   29d7c:	andeq	r1, r3, r8, asr r3
   29d80:	andeq	r8, r5, r4, lsr #9
   29d84:	andeq	r2, r3, r4, lsl lr
   29d88:	andeq	r8, r5, ip, lsr #9
   29d8c:	andeq	r4, r3, r4, asr r1
   29d90:			; <UNDEFINED> instruction: 0x000584b4
   29d94:	andeq	r4, r3, ip, ror r2
   29d98:			; <UNDEFINED> instruction: 0x000584b8
   29d9c:	andeq	pc, r2, r8, lsr #27
   29da0:			; <UNDEFINED> instruction: 0x000584bc
   29da4:	andeq	r3, r3, r8, asr #13
   29da8:	andeq	r8, r5, r0, asr #9
   29dac:	muleq	r3, r0, r4
   29db0:	andeq	r8, r5, r8, asr #9
   29db4:	andeq	r4, r3, r0, lsr #20
   29db8:	andeq	r8, r5, ip, asr #9
   29dbc:	ldrdeq	r1, [r3], -r4
   29dc0:	ldrdeq	r8, [r5], -r4
   29dc4:	andeq	r1, r3, r4, lsl #21
   29dc8:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   29dcc:	strdeq	r0, [r3], -r4
   29dd0:	andeq	r8, r5, r0, ror #9
   29dd4:	andeq	r0, r3, r4, lsr #24
   29dd8:	andeq	r8, r5, r0, lsl #10
   29ddc:	andeq	r2, r3, r4, ror #7
   29de0:	andeq	r8, r5, r4, ror #9
   29de4:	andeq	r0, r3, ip, ror r1
   29de8:	andeq	r8, r5, ip, ror #9
   29dec:	andeq	r3, r3, r8, asr r3
   29df0:	strdeq	r8, [r5], -r4
   29df4:	andeq	r0, r3, r4, lsl #10
   29df8:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   29dfc:	andeq	r1, r3, r0, lsr #11
   29e00:	andeq	r8, r5, r4, lsl #10
   29e04:	andeq	r4, r3, r0, lsl #7
   29e08:	andeq	r8, r5, r0, lsl r5
   29e0c:	andeq	r3, r3, r0, ror r7
   29e10:	andeq	r8, r5, r4, lsl r5
   29e14:	andeq	r3, r3, r8, lsl r9
   29e18:	andeq	r8, r5, r8, lsl r5
   29e1c:			; <UNDEFINED> instruction: 0x00033bb8
   29e20:	andeq	r8, r5, r0, lsr #10
   29e24:	andeq	r3, r3, r4, asr #23
   29e28:	andeq	r8, r5, r4, lsr #10
   29e2c:	ldrdeq	r3, [r3], -r0
   29e30:	andeq	r8, r5, r8, lsr #10
   29e34:	andeq	r3, r3, r8, lsl #30
   29e38:	andeq	r8, r5, ip, lsr #10
   29e3c:	andeq	r4, r3, r4, ror #9
   29e40:	andeq	r8, r5, r0, lsr r5
   29e44:	andeq	r3, r3, r0, lsr #30
   29e48:	andeq	r8, r5, r4, lsr r5
   29e4c:	andeq	r3, r3, r4, lsl pc
   29e50:	andeq	r8, r5, ip, lsr r5
   29e54:	andeq	pc, r2, r4, asr #29
   29e58:	andeq	r8, r5, r4, asr #10
   29e5c:	andeq	r0, r3, r8, lsr #31
   29e60:	andeq	r8, r5, ip, asr #10
   29e64:	andeq	r0, r3, r8, lsr #15
   29e68:	andeq	r8, r5, r8, asr r5
   29e6c:	andeq	r0, r3, r0, lsl #7
   29e70:	andeq	r8, r5, r0, ror #10
   29e74:	andeq	r6, r3, r4, lsr #11
   29e78:	andeq	r8, r5, ip, ror #10
   29e7c:	andeq	r3, r3, ip, ror #25
   29e80:	andeq	r8, r5, r4, ror r5
   29e84:	strdeq	r3, [r3], -r4
   29e88:	andeq	r8, r5, ip, ror r5
   29e8c:	andeq	r1, r3, ip, lsr r4
   29e90:	andeq	r8, r5, r4, lsl #11
   29e94:	andeq	r8, r5, ip, lsl #11
   29e98:	strdeq	r7, [r5], -r4
   29e9c:	andeq	r5, r8, r8, asr #20
   29ea0:	muleq	r5, r0, r5
   29ea4:	andeq	r7, r5, r4, lsr #16
   29ea8:	muleq	r5, r4, r5
   29eac:			; <UNDEFINED> instruction: 0x000577b8
   29eb0:			; <UNDEFINED> instruction: 0x00082ebc
   29eb4:	muleq	r5, r8, r5
   29eb8:	muleq	r5, ip, r5
   29ebc:	andeq	r8, r5, r0, lsr #11
   29ec0:	andeq	sp, r7, ip, lsr r0
   29ec4:	andeq	r8, r5, r8, lsr #11
   29ec8:	andeq	r8, r5, ip, lsr #11
   29ecc:	andeq	r8, r5, ip, lsr pc
   29ed0:			; <UNDEFINED> instruction: 0x000585b0
   29ed4:	andeq	sp, r7, r8, rrx
   29ed8:			; <UNDEFINED> instruction: 0x000585b4
   29edc:			; <UNDEFINED> instruction: 0x000585b8
   29ee0:	andeq	r8, r5, r0, asr #11
   29ee4:	strdeq	r2, [r8], -r0
   29ee8:	andeq	r8, r5, r4, asr #11
   29eec:	andeq	sp, r7, r4, rrx
   29ef0:	andeq	r8, r5, r8, asr #11
   29ef4:	andeq	sp, r7, r4, lsl r0
   29ef8:	ldrdeq	r8, [r5], -r0
   29efc:	andeq	sp, r7, r4, ror r0
   29f00:	ldrdeq	r8, [r5], -r4
   29f04:	andeq	sp, r7, ip, rrx
   29f08:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   29f0c:	andeq	sp, r7, r0, ror r0
   29f10:	ldrdeq	r8, [r5], -ip
   29f14:	andeq	r8, r5, r0, ror #11
   29f18:	andeq	r2, r8, r0, lsl #29
   29f1c:	andeq	r8, r5, r4, ror #11
   29f20:	andeq	r2, r8, r4, lsl #29
   29f24:	andeq	r8, r5, r8, ror #11
   29f28:	strdeq	r2, [r8], -r4
   29f2c:	andeq	r8, r5, ip, ror #11
   29f30:	strdeq	r2, [r8], -r8
   29f34:	strdeq	r8, [r5], -r0
   29f38:	andeq	sp, r7, r0, lsr r0
   29f3c:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   29f40:	andeq	sp, r7, r8, lsr r0
   29f44:	andeq	r8, r5, r0, lsl #12
   29f48:	andeq	sp, r7, ip, lsr #32
   29f4c:	andeq	r8, r5, r8, lsl #12
   29f50:	andeq	sp, r7, r4, lsr r0
   29f54:	andeq	r8, r5, r0, lsl r6
   29f58:	andeq	sp, r7, r8, lsl r0
   29f5c:	andeq	r8, r5, r8, lsl r6
   29f60:	strdeq	r2, [r8], -ip
   29f64:	andeq	r8, r5, r0, lsr #12
   29f68:	andeq	r2, r8, r8, lsl #29
   29f6c:	andeq	r8, r5, r4, lsr #12
   29f70:	andeq	r2, r8, ip, lsl #29
   29f74:	ldr	ip, [pc, #44]	; 29fa8 <__printf_chk@plt+0x188e8>
   29f78:	ldr	ip, [ip, #4]
   29f7c:	ands	r0, r0, ip
   29f80:	bxeq	lr
   29f84:	push	{lr}		; (str lr, [sp, #-4]!)
   29f88:	sub	sp, sp, #12
   29f8c:	ldr	r0, [sp, #16]
   29f90:	str	r0, [sp]
   29f94:	mov	r0, #0
   29f98:	bl	22bc0 <__printf_chk@plt+0x11500>
   29f9c:	mov	r0, #1
   29fa0:	add	sp, sp, #12
   29fa4:	pop	{pc}		; (ldr pc, [sp], #4)
   29fa8:	andeq	sp, r7, r0, lsl r0
   29fac:	ldr	ip, [pc, #44]	; 29fe0 <__printf_chk@plt+0x18920>
   29fb0:	ldr	ip, [ip, #4]
   29fb4:	ands	r0, r0, ip
   29fb8:	bxeq	lr
   29fbc:	push	{lr}		; (str lr, [sp, #-4]!)
   29fc0:	sub	sp, sp, #12
   29fc4:	ldr	r0, [sp, #16]
   29fc8:	str	r0, [sp]
   29fcc:	mov	r0, #1
   29fd0:	bl	22bc0 <__printf_chk@plt+0x11500>
   29fd4:	mov	r0, #1
   29fd8:	add	sp, sp, #12
   29fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   29fe0:	andeq	sp, r7, r0, lsl r0
   29fe4:	push	{lr}		; (str lr, [sp, #-4]!)
   29fe8:	sub	sp, sp, #12
   29fec:	str	r3, [sp]
   29ff0:	mov	r3, r2
   29ff4:	mov	r2, r1
   29ff8:	mov	r1, r0
   29ffc:	mov	r0, #2
   2a000:	bl	22bc0 <__printf_chk@plt+0x11500>
   2a004:	add	sp, sp, #12
   2a008:	pop	{pc}		; (ldr pc, [sp], #4)
   2a00c:	push	{lr}		; (str lr, [sp, #-4]!)
   2a010:	sub	sp, sp, #12
   2a014:	str	r3, [sp]
   2a018:	mov	r3, r2
   2a01c:	mov	r2, r1
   2a020:	mov	r1, r0
   2a024:	mov	r0, #3
   2a028:	bl	22bc0 <__printf_chk@plt+0x11500>
   2a02c:	add	sp, sp, #12
   2a030:	pop	{pc}		; (ldr pc, [sp], #4)
   2a034:	push	{r4, r5, r6, r7, r8, lr}
   2a038:	mov	r5, r2
   2a03c:	ldr	r4, [pc, #80]	; 2a094 <__printf_chk@plt+0x189d4>
   2a040:	ldr	r7, [sp, #24]
   2a044:	ldr	r8, [sp, #28]
   2a048:	mov	r6, r3
   2a04c:	mov	r2, r0
   2a050:	mov	r3, r1
   2a054:	ldr	r0, [r4]
   2a058:	ldr	r1, [pc, #56]	; 2a098 <__printf_chk@plt+0x189d8>
   2a05c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   2a060:	mov	r3, r8
   2a064:	mov	r2, r7
   2a068:	mov	r1, r6
   2a06c:	mov	r0, r5
   2a070:	bl	4c854 <__printf_chk@plt+0x3b194>
   2a074:	ldr	r1, [r4]
   2a078:	mov	r0, #10
   2a07c:	bl	11564 <fputc@plt>
   2a080:	ldr	r0, [r4]
   2a084:	bl	1163c <fflush@plt>
   2a088:	mov	r0, #1
   2a08c:	pop	{r4, r5, r6, r7, r8, lr}
   2a090:	b	15400 <__printf_chk@plt+0x3d40>
   2a094:	andeq	r2, r8, r8, lsr #23
   2a098:	andeq	r8, r5, r8, lsr #12
   2a09c:	push	{r4, r5, r6, r7, r8, lr}
   2a0a0:	mov	r5, r2
   2a0a4:	ldr	r4, [pc, #72]	; 2a0f4 <__printf_chk@plt+0x18a34>
   2a0a8:	ldr	r7, [sp, #24]
   2a0ac:	ldr	r8, [sp, #28]
   2a0b0:	mov	r6, r3
   2a0b4:	mov	r2, r0
   2a0b8:	mov	r3, r1
   2a0bc:	ldr	r0, [r4]
   2a0c0:	ldr	r1, [pc, #48]	; 2a0f8 <__printf_chk@plt+0x18a38>
   2a0c4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   2a0c8:	mov	r3, r8
   2a0cc:	mov	r2, r7
   2a0d0:	mov	r1, r6
   2a0d4:	mov	r0, r5
   2a0d8:	bl	4c854 <__printf_chk@plt+0x3b194>
   2a0dc:	ldr	r1, [r4]
   2a0e0:	mov	r0, #10
   2a0e4:	bl	11564 <fputc@plt>
   2a0e8:	ldr	r0, [r4]
   2a0ec:	pop	{r4, r5, r6, r7, r8, lr}
   2a0f0:	b	1163c <fflush@plt>
   2a0f4:	andeq	r2, r8, r8, lsr #23
   2a0f8:	andeq	r8, r5, r0, asr #12
   2a0fc:	ldrb	r3, [r0, #24]
   2a100:	cmp	r3, #0
   2a104:	beq	2a110 <__printf_chk@plt+0x18a50>
   2a108:	mov	r0, r3
   2a10c:	bx	lr
   2a110:	b	4cfb0 <__printf_chk@plt+0x3b8f0>
   2a114:	strb	r1, [r0, #17]
   2a118:	bx	lr
   2a11c:	cmp	r1, #0
   2a120:	cmpne	r3, #0
   2a124:	str	r1, [r0, #8]
   2a128:	beq	2a150 <__printf_chk@plt+0x18a90>
   2a12c:	ldrb	r3, [r0, #17]
   2a130:	cmp	r3, #0
   2a134:	strbne	r3, [r1, #17]
   2a138:	ldrb	r3, [r0, #25]
   2a13c:	cmp	r3, #0
   2a140:	beq	2a160 <__printf_chk@plt+0x18aa0>
   2a144:	strb	r3, [r1, #25]
   2a148:	mov	r3, #1
   2a14c:	strb	r3, [r1, #28]
   2a150:	mov	r3, #0
   2a154:	strb	r2, [r0, #27]
   2a158:	strb	r3, [r0, #16]
   2a15c:	bx	lr
   2a160:	ldrb	r3, [r0, #24]
   2a164:	cmp	r3, #0
   2a168:	beq	2a148 <__printf_chk@plt+0x18a88>
   2a16c:	b	2a144 <__printf_chk@plt+0x18a84>
   2a170:	mov	r3, #0
   2a174:	strb	r1, [r0, #16]
   2a178:	strb	r2, [r0, #27]
   2a17c:	str	r3, [r0, #8]
   2a180:	bx	lr
   2a184:	strb	r1, [r0, #24]
   2a188:	bx	lr
   2a18c:	strb	r1, [r0, #25]
   2a190:	bx	lr
   2a194:	mov	r3, r0
   2a198:	ldr	r0, [r0, #12]
   2a19c:	str	r1, [r3, #12]
   2a1a0:	bx	lr
   2a1a4:	mov	r3, r0
   2a1a8:	ldr	r0, [r0, #12]
   2a1ac:	str	r2, [r3, #32]
   2a1b0:	str	r1, [r3, #12]
   2a1b4:	bx	lr
   2a1b8:	push	{r4, r5, r6, lr}
   2a1bc:	subs	r5, r1, #0
   2a1c0:	mov	r4, r0
   2a1c4:	blt	2a1d0 <__printf_chk@plt+0x18b10>
   2a1c8:	str	r5, [r4, #4]
   2a1cc:	pop	{r4, r5, r6, pc}
   2a1d0:	ldr	r1, [pc, #12]	; 2a1e4 <__printf_chk@plt+0x18b24>
   2a1d4:	ldr	r0, [pc, #12]	; 2a1e8 <__printf_chk@plt+0x18b28>
   2a1d8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2a1dc:	str	r5, [r4, #4]
   2a1e0:	pop	{r4, r5, r6, pc}
   2a1e4:	muleq	r5, r8, fp
   2a1e8:	andeq	r2, r0, r7, ror #4
   2a1ec:	ldr	r3, [r0, #4]
   2a1f0:	cmp	r3, #0
   2a1f4:	blt	2a200 <__printf_chk@plt+0x18b40>
   2a1f8:	mov	r0, r3
   2a1fc:	bx	lr
   2a200:	push	{r4, lr}
   2a204:	mov	r4, r0
   2a208:	ldr	r1, [pc, #16]	; 2a220 <__printf_chk@plt+0x18b60>
   2a20c:	ldr	r0, [pc, #16]	; 2a224 <__printf_chk@plt+0x18b64>
   2a210:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2a214:	ldr	r3, [r4, #4]
   2a218:	mov	r0, r3
   2a21c:	pop	{r4, pc}
   2a220:	muleq	r5, r8, fp
   2a224:	andeq	r2, r0, sp, ror #4
   2a228:	cmp	r2, #0
   2a22c:	bne	2a2cc <__printf_chk@plt+0x18c0c>
   2a230:	ldr	r3, [r0, #36]	; 0x24
   2a234:	ldr	ip, [r0, #40]	; 0x28
   2a238:	push	{r4, r5, r6, lr}
   2a23c:	cmp	r3, ip
   2a240:	mov	r4, r1
   2a244:	mov	r6, r0
   2a248:	beq	2a278 <__printf_chk@plt+0x18bb8>
   2a24c:	add	r3, r3, #8
   2a250:	ldr	r2, [r3, #-8]
   2a254:	add	r1, r3, #8
   2a258:	cmp	r2, r4
   2a25c:	bgt	2a26c <__printf_chk@plt+0x18bac>
   2a260:	ldr	r2, [r3, #-4]
   2a264:	cmp	r2, r4
   2a268:	bge	2a2b4 <__printf_chk@plt+0x18bf4>
   2a26c:	cmp	ip, r3
   2a270:	mov	r3, r1
   2a274:	bne	2a250 <__printf_chk@plt+0x18b90>
   2a278:	ldr	r5, [r6, #48]	; 0x30
   2a27c:	ldr	r3, [r6, #52]	; 0x34
   2a280:	cmp	r5, r3
   2a284:	beq	2a2ac <__printf_chk@plt+0x18bec>
   2a288:	mov	r2, #1
   2a28c:	mov	r1, r4
   2a290:	ldr	r0, [r5], #4
   2a294:	bl	2a228 <__printf_chk@plt+0x18b68>
   2a298:	cmp	r0, #0
   2a29c:	bne	2a2c4 <__printf_chk@plt+0x18c04>
   2a2a0:	ldr	r3, [r6, #52]	; 0x34
   2a2a4:	cmp	r3, r5
   2a2a8:	bne	2a288 <__printf_chk@plt+0x18bc8>
   2a2ac:	mov	r0, #0
   2a2b0:	pop	{r4, r5, r6, pc}
   2a2b4:	ldr	r3, [pc, #52]	; 2a2f0 <__printf_chk@plt+0x18c30>
   2a2b8:	ldr	r3, [r3, #32]
   2a2bc:	cmp	r3, #0
   2a2c0:	bne	2a2d4 <__printf_chk@plt+0x18c14>
   2a2c4:	mov	r0, #1
   2a2c8:	pop	{r4, r5, r6, pc}
   2a2cc:	mov	r0, r1
   2a2d0:	b	23308 <__printf_chk@plt+0x11c48>
   2a2d4:	ldr	r3, [pc, #24]	; 2a2f4 <__printf_chk@plt+0x18c34>
   2a2d8:	mov	r2, r4
   2a2dc:	ldr	r1, [pc, #20]	; 2a2f8 <__printf_chk@plt+0x18c38>
   2a2e0:	ldr	r0, [r3]
   2a2e4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   2a2e8:	mov	r0, #1
   2a2ec:	pop	{r4, r5, r6, pc}
   2a2f0:	andeq	r2, r8, r0, asr #25
   2a2f4:	andeq	r2, r8, r8, lsr #23
   2a2f8:	andeq	r8, r5, r0, asr r6
   2a2fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a300:	sub	sp, sp, #36	; 0x24
   2a304:	ldr	r7, [pc, #248]	; 2a404 <__printf_chk@plt+0x18d44>
   2a308:	ldr	r8, [pc, #248]	; 2a408 <__printf_chk@plt+0x18d48>
   2a30c:	mov	r4, r0
   2a310:	ldr	r3, [r7]
   2a314:	add	r1, r8, #576	; 0x240
   2a318:	add	r0, sp, #20
   2a31c:	str	r3, [sp, #28]
   2a320:	bl	13694 <__printf_chk@plt+0x1fd4>
   2a324:	mov	r3, #0
   2a328:	ldr	r6, [pc, #220]	; 2a40c <__printf_chk@plt+0x18d4c>
   2a32c:	ldr	r5, [pc, #220]	; 2a410 <__printf_chk@plt+0x18d50>
   2a330:	ldr	sl, [pc, #220]	; 2a414 <__printf_chk@plt+0x18d54>
   2a334:	ldr	r9, [pc, #220]	; 2a418 <__printf_chk@plt+0x18d58>
   2a338:	str	r3, [sp, #16]
   2a33c:	b	2a370 <__printf_chk@plt+0x18cb0>
   2a340:	ldrb	r1, [r4, #24]
   2a344:	ldr	fp, [sp, #12]
   2a348:	cmp	r1, #0
   2a34c:	bne	2a35c <__printf_chk@plt+0x18c9c>
   2a350:	mov	r0, r4
   2a354:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   2a358:	mov	r1, r0
   2a35c:	mov	r0, fp
   2a360:	mov	r2, #0
   2a364:	bl	2a228 <__printf_chk@plt+0x18b68>
   2a368:	cmp	r0, #0
   2a36c:	bne	2a3bc <__printf_chk@plt+0x18cfc>
   2a370:	add	r2, sp, #12
   2a374:	add	r1, sp, #16
   2a378:	add	r0, sp, #20
   2a37c:	bl	136a0 <__printf_chk@plt+0x1fe0>
   2a380:	cmp	r0, #0
   2a384:	beq	2a3a4 <__printf_chk@plt+0x18ce4>
   2a388:	ldr	r3, [sp, #16]
   2a38c:	cmp	r3, #0
   2a390:	bne	2a340 <__printf_chk@plt+0x18c80>
   2a394:	mov	r1, r6
   2a398:	mov	r0, r5
   2a39c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2a3a0:	b	2a340 <__printf_chk@plt+0x18c80>
   2a3a4:	ldr	r2, [sp, #28]
   2a3a8:	ldr	r3, [r7]
   2a3ac:	cmp	r2, r3
   2a3b0:	bne	2a400 <__printf_chk@plt+0x18d40>
   2a3b4:	add	sp, sp, #36	; 0x24
   2a3b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a3bc:	ldr	r2, [sp, #12]
   2a3c0:	ldr	r3, [r8, #32]
   2a3c4:	cmp	r3, #0
   2a3c8:	ldr	r1, [r2, #20]
   2a3cc:	bne	2a3e0 <__printf_chk@plt+0x18d20>
   2a3d0:	ldr	r3, [r4, #20]
   2a3d4:	orr	r3, r3, r1
   2a3d8:	str	r3, [r4, #20]
   2a3dc:	b	2a370 <__printf_chk@plt+0x18cb0>
   2a3e0:	ldr	r3, [r2, #60]	; 0x3c
   2a3e4:	ldr	r0, [sl]
   2a3e8:	str	r1, [sp]
   2a3ec:	mov	r1, r9
   2a3f0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   2a3f4:	ldr	r3, [sp, #12]
   2a3f8:	ldr	r1, [r3, #20]
   2a3fc:	b	2a3d0 <__printf_chk@plt+0x18d10>
   2a400:	bl	1148c <__stack_chk_fail@plt>
   2a404:	andeq	ip, r7, r0, lsl sp
   2a408:	andeq	r2, r8, r0, asr #25
   2a40c:	muleq	r5, r8, fp
   2a410:	andeq	r2, r0, r9, lsr r2
   2a414:	andeq	r2, r8, r8, lsr #23
   2a418:	andeq	r8, r5, r8, ror #12
   2a41c:	push	{r4, r5, r6, lr}
   2a420:	sub	sp, sp, #24
   2a424:	ldr	r6, [pc, #132]	; 2a4b0 <__printf_chk@plt+0x18df0>
   2a428:	add	r0, sp, #12
   2a42c:	ldr	r1, [pc, #128]	; 2a4b4 <__printf_chk@plt+0x18df4>
   2a430:	ldr	r3, [r6]
   2a434:	ldr	r5, [pc, #124]	; 2a4b8 <__printf_chk@plt+0x18df8>
   2a438:	str	r3, [sp, #20]
   2a43c:	bl	13694 <__printf_chk@plt+0x1fd4>
   2a440:	mov	r3, #0
   2a444:	ldr	r4, [pc, #112]	; 2a4bc <__printf_chk@plt+0x18dfc>
   2a448:	str	r3, [sp, #8]
   2a44c:	b	2a458 <__printf_chk@plt+0x18d98>
   2a450:	ldr	r0, [sp, #4]
   2a454:	bl	2a2fc <__printf_chk@plt+0x18c3c>
   2a458:	add	r2, sp, #4
   2a45c:	add	r1, sp, #8
   2a460:	add	r0, sp, #12
   2a464:	bl	136a0 <__printf_chk@plt+0x1fe0>
   2a468:	cmp	r0, #0
   2a46c:	beq	2a48c <__printf_chk@plt+0x18dcc>
   2a470:	ldr	r3, [sp, #8]
   2a474:	cmp	r3, #0
   2a478:	bne	2a450 <__printf_chk@plt+0x18d90>
   2a47c:	mov	r1, r5
   2a480:	mov	r0, r4
   2a484:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2a488:	b	2a450 <__printf_chk@plt+0x18d90>
   2a48c:	ldr	r1, [sp, #20]
   2a490:	ldr	r3, [pc, #40]	; 2a4c0 <__printf_chk@plt+0x18e00>
   2a494:	ldr	r2, [r6]
   2a498:	cmp	r1, r2
   2a49c:	str	r0, [r3, #640]	; 0x280
   2a4a0:	bne	2a4ac <__printf_chk@plt+0x18dec>
   2a4a4:	add	sp, sp, #24
   2a4a8:	pop	{r4, r5, r6, pc}
   2a4ac:	bl	1148c <__stack_chk_fail@plt>
   2a4b0:	andeq	ip, r7, r0, lsl sp
   2a4b4:	andeq	r2, r8, r0, lsr #30
   2a4b8:	muleq	r5, r8, fp
   2a4bc:	andeq	r2, r0, ip, lsr #4
   2a4c0:	andeq	r2, r8, r0, asr #25
   2a4c4:	ldr	r3, [pc, #140]	; 2a558 <__printf_chk@plt+0x18e98>
   2a4c8:	push	{r4, lr}
   2a4cc:	mov	ip, #16777216	; 0x1000000
   2a4d0:	ldr	r2, [r3, #644]	; 0x284
   2a4d4:	str	r1, [r0, #60]	; 0x3c
   2a4d8:	add	r1, r2, #1
   2a4dc:	str	r1, [r3, #644]	; 0x284
   2a4e0:	mov	r3, #0
   2a4e4:	mvn	r1, #0
   2a4e8:	str	r2, [r0]
   2a4ec:	str	ip, [r0, #24]
   2a4f0:	str	r1, [r0, #4]
   2a4f4:	str	r3, [r0, #20]
   2a4f8:	strb	r3, [r0, #28]
   2a4fc:	str	r3, [r0, #32]
   2a500:	str	r3, [r0, #36]	; 0x24
   2a504:	str	r3, [r0, #40]	; 0x28
   2a508:	str	r3, [r0, #44]	; 0x2c
   2a50c:	str	r3, [r0, #48]	; 0x30
   2a510:	str	r3, [r0, #52]	; 0x34
   2a514:	str	r3, [r0, #56]	; 0x38
   2a518:	str	r3, [r0, #8]
   2a51c:	str	r3, [r0, #12]
   2a520:	strh	r3, [r0, #16]
   2a524:	mov	r4, r0
   2a528:	bl	2a2fc <__printf_chk@plt+0x18c3c>
   2a52c:	mov	r0, r4
   2a530:	pop	{r4, pc}
   2a534:	ldr	r0, [r4, #48]	; 0x30
   2a538:	cmp	r0, #0
   2a53c:	beq	2a544 <__printf_chk@plt+0x18e84>
   2a540:	bl	5135c <_ZdlPv@@Base>
   2a544:	ldr	r0, [r4, #36]	; 0x24
   2a548:	cmp	r0, #0
   2a54c:	beq	2a554 <__printf_chk@plt+0x18e94>
   2a550:	bl	5135c <_ZdlPv@@Base>
   2a554:	bl	11498 <__cxa_end_cleanup@plt>
   2a558:	andeq	r2, r8, r0, asr #25
   2a55c:	push	{r4, r5, r6, lr}
   2a560:	mov	r1, r0
   2a564:	mov	r5, r0
   2a568:	mov	r2, #0
   2a56c:	ldr	r0, [pc, #72]	; 2a5bc <__printf_chk@plt+0x18efc>
   2a570:	bl	13364 <__printf_chk@plt+0x1ca4>
   2a574:	subs	r4, r0, #0
   2a578:	beq	2a584 <__printf_chk@plt+0x18ec4>
   2a57c:	mov	r0, r4
   2a580:	pop	{r4, r5, r6, pc}
   2a584:	mov	r0, #64	; 0x40
   2a588:	bl	5130c <_Znwj@@Base>
   2a58c:	mov	r1, r5
   2a590:	mov	r4, r0
   2a594:	bl	2a4c4 <__printf_chk@plt+0x18e04>
   2a598:	mov	r2, r4
   2a59c:	mov	r1, r5
   2a5a0:	ldr	r0, [pc, #20]	; 2a5bc <__printf_chk@plt+0x18efc>
   2a5a4:	bl	13364 <__printf_chk@plt+0x1ca4>
   2a5a8:	mov	r0, r4
   2a5ac:	pop	{r4, r5, r6, pc}
   2a5b0:	mov	r0, r4
   2a5b4:	bl	5135c <_ZdlPv@@Base>
   2a5b8:	bl	11498 <__cxa_end_cleanup@plt>
   2a5bc:	andeq	r2, r8, r0, lsr #30
   2a5c0:	push	{r4, r5, r6, lr}
   2a5c4:	sub	sp, sp, #32
   2a5c8:	ldr	r4, [pc, #164]	; 2a674 <__printf_chk@plt+0x18fb4>
   2a5cc:	subs	r5, r2, #0
   2a5d0:	ldr	r3, [r4]
   2a5d4:	str	r3, [sp, #28]
   2a5d8:	bne	2a618 <__printf_chk@plt+0x18f58>
   2a5dc:	mov	r0, r1
   2a5e0:	bl	510c4 <__printf_chk@plt+0x3fa04>
   2a5e4:	subs	r6, r0, #0
   2a5e8:	beq	2a5fc <__printf_chk@plt+0x18f3c>
   2a5ec:	mov	r1, #95	; 0x5f
   2a5f0:	bl	116b4 <strchr@plt>
   2a5f4:	cmp	r0, #0
   2a5f8:	beq	2a638 <__printf_chk@plt+0x18f78>
   2a5fc:	ldr	r2, [sp, #28]
   2a600:	ldr	r3, [r4]
   2a604:	mov	r0, r5
   2a608:	cmp	r2, r3
   2a60c:	bne	2a670 <__printf_chk@plt+0x18fb0>
   2a610:	add	sp, sp, #32
   2a614:	pop	{r4, r5, r6, pc}
   2a618:	add	r0, sp, #8
   2a61c:	bl	4c730 <__printf_chk@plt+0x3b070>
   2a620:	ldr	r3, [pc, #80]	; 2a678 <__printf_chk@plt+0x18fb8>
   2a624:	ldr	r3, [r3, #4]
   2a628:	tst	r3, #128	; 0x80
   2a62c:	bne	2a654 <__printf_chk@plt+0x18f94>
   2a630:	mov	r5, #0
   2a634:	b	2a5fc <__printf_chk@plt+0x18f3c>
   2a638:	mov	r2, #16
   2a63c:	add	r1, sp, #8
   2a640:	mov	r0, r6
   2a644:	bl	11354 <strtol@plt>
   2a648:	bl	23308 <__printf_chk@plt+0x11c48>
   2a64c:	mov	r5, r0
   2a650:	b	2a5fc <__printf_chk@plt+0x18f3c>
   2a654:	ldr	r3, [pc, #32]	; 2a67c <__printf_chk@plt+0x18fbc>
   2a658:	add	r2, sp, #8
   2a65c:	str	r3, [sp]
   2a660:	ldr	r1, [pc, #24]	; 2a680 <__printf_chk@plt+0x18fc0>
   2a664:	mov	r0, #0
   2a668:	bl	22bc0 <__printf_chk@plt+0x11500>
   2a66c:	b	2a630 <__printf_chk@plt+0x18f70>
   2a670:	bl	1148c <__stack_chk_fail@plt>
   2a674:	andeq	ip, r7, r0, lsl sp
   2a678:	andeq	sp, r7, r0, lsl r0
   2a67c:	andeq	r6, r8, r0, lsr #15
   2a680:	andeq	r8, r5, r8, lsl #13
   2a684:	mov	r0, #0
   2a688:	bx	lr
   2a68c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2a690:	sub	sp, sp, #12
   2a694:	ldr	r5, [pc, #248]	; 2a794 <__printf_chk@plt+0x190d4>
   2a698:	cmp	r0, #255	; 0xff
   2a69c:	mov	r6, r0
   2a6a0:	ldr	r3, [r5]
   2a6a4:	str	r3, [sp, #4]
   2a6a8:	bhi	2a6e0 <__printf_chk@plt+0x19020>
   2a6ac:	ldr	r7, [pc, #228]	; 2a798 <__printf_chk@plt+0x190d8>
   2a6b0:	lsl	r8, r0, #2
   2a6b4:	add	r3, r7, r8
   2a6b8:	ldr	r4, [r3, #648]	; 0x288
   2a6bc:	cmp	r4, #0
   2a6c0:	beq	2a748 <__printf_chk@plt+0x19088>
   2a6c4:	ldr	r2, [sp, #4]
   2a6c8:	ldr	r3, [r5]
   2a6cc:	mov	r0, r4
   2a6d0:	cmp	r2, r3
   2a6d4:	bne	2a780 <__printf_chk@plt+0x190c0>
   2a6d8:	add	sp, sp, #12
   2a6dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2a6e0:	bl	51224 <__printf_chk@plt+0x3fb64>
   2a6e4:	ldr	r7, [pc, #172]	; 2a798 <__printf_chk@plt+0x190d8>
   2a6e8:	mov	r2, #0
   2a6ec:	mov	r1, r0
   2a6f0:	mov	r0, sp
   2a6f4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2a6f8:	add	r0, r7, #1680	; 0x690
   2a6fc:	mov	r2, #0
   2a700:	ldr	r1, [sp]
   2a704:	bl	13364 <__printf_chk@plt+0x1ca4>
   2a708:	subs	r4, r0, #0
   2a70c:	bne	2a6c4 <__printf_chk@plt+0x19004>
   2a710:	mov	r0, #64	; 0x40
   2a714:	ldr	r7, [r7, #1672]	; 0x688
   2a718:	bl	5130c <_Znwj@@Base>
   2a71c:	mov	r1, r7
   2a720:	mov	r4, r0
   2a724:	bl	2a4c4 <__printf_chk@plt+0x18e04>
   2a728:	cmp	r6, #0
   2a72c:	blt	2a770 <__printf_chk@plt+0x190b0>
   2a730:	str	r6, [r4, #4]
   2a734:	mov	r2, r4
   2a738:	ldr	r1, [sp]
   2a73c:	ldr	r0, [pc, #88]	; 2a79c <__printf_chk@plt+0x190dc>
   2a740:	bl	13364 <__printf_chk@plt+0x1ca4>
   2a744:	b	2a6c4 <__printf_chk@plt+0x19004>
   2a748:	mov	r0, #64	; 0x40
   2a74c:	ldr	r9, [r7, #1672]	; 0x688
   2a750:	bl	5130c <_Znwj@@Base>
   2a754:	mov	r1, r9
   2a758:	mov	r4, r0
   2a75c:	bl	2a4c4 <__printf_chk@plt+0x18e04>
   2a760:	add	r7, r7, r8
   2a764:	str	r6, [r4, #4]
   2a768:	str	r4, [r7, #648]	; 0x288
   2a76c:	b	2a6c4 <__printf_chk@plt+0x19004>
   2a770:	ldr	r1, [pc, #40]	; 2a7a0 <__printf_chk@plt+0x190e0>
   2a774:	ldr	r0, [pc, #40]	; 2a7a4 <__printf_chk@plt+0x190e4>
   2a778:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2a77c:	b	2a730 <__printf_chk@plt+0x19070>
   2a780:	bl	1148c <__stack_chk_fail@plt>
   2a784:	mov	r0, r4
   2a788:	bl	5135c <_ZdlPv@@Base>
   2a78c:	bl	11498 <__cxa_end_cleanup@plt>
   2a790:	b	2a784 <__printf_chk@plt+0x190c4>
   2a794:	andeq	ip, r7, r0, lsl sp
   2a798:	andeq	r2, r8, r0, asr #25
   2a79c:	andeq	r3, r8, r0, asr r3
   2a7a0:	muleq	r5, r8, fp
   2a7a4:	andeq	r2, r0, r7, ror #4
   2a7a8:	push	{r4, r5, lr}
   2a7ac:	sub	sp, sp, #36	; 0x24
   2a7b0:	ldr	r5, [pc, #292]	; 2a8dc <__printf_chk@plt+0x1921c>
   2a7b4:	ldr	r3, [r0, #20]
   2a7b8:	ldr	ip, [r5]
   2a7bc:	cmp	r3, #2
   2a7c0:	str	ip, [sp, #28]
   2a7c4:	beq	2a83c <__printf_chk@plt+0x1917c>
   2a7c8:	cmp	r3, #20
   2a7cc:	beq	2a870 <__printf_chk@plt+0x191b0>
   2a7d0:	cmp	r3, #15
   2a7d4:	beq	2a87c <__printf_chk@plt+0x191bc>
   2a7d8:	cmp	r3, #6
   2a7dc:	beq	2a850 <__printf_chk@plt+0x19190>
   2a7e0:	cmp	r1, #0
   2a7e4:	moveq	r0, r1
   2a7e8:	beq	2a824 <__printf_chk@plt+0x19164>
   2a7ec:	bic	r3, r3, #16
   2a7f0:	cmp	r3, #13
   2a7f4:	bne	2a888 <__printf_chk@plt+0x191c8>
   2a7f8:	ldr	r3, [pc, #224]	; 2a8e0 <__printf_chk@plt+0x19220>
   2a7fc:	ldr	r0, [r3, #4]
   2a800:	ands	r0, r0, #8192	; 0x2000
   2a804:	beq	2a824 <__printf_chk@plt+0x19164>
   2a808:	ldr	r3, [pc, #212]	; 2a8e4 <__printf_chk@plt+0x19224>
   2a80c:	mov	r0, #0
   2a810:	ldr	r1, [pc, #208]	; 2a8e8 <__printf_chk@plt+0x19228>
   2a814:	str	r3, [sp]
   2a818:	mov	r2, r3
   2a81c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2a820:	mov	r0, #0
   2a824:	ldr	r2, [sp, #28]
   2a828:	ldr	r3, [r5]
   2a82c:	cmp	r2, r3
   2a830:	bne	2a8d8 <__printf_chk@plt+0x19218>
   2a834:	add	sp, sp, #36	; 0x24
   2a838:	pop	{r4, r5, pc}
   2a83c:	ldrb	r2, [r0, #8]
   2a840:	ldr	r3, [pc, #164]	; 2a8ec <__printf_chk@plt+0x1922c>
   2a844:	add	r3, r3, r2, lsl #2
   2a848:	ldr	r0, [r3, #1712]	; 0x6b0
   2a84c:	b	2a824 <__printf_chk@plt+0x19164>
   2a850:	ldr	r3, [pc, #136]	; 2a8e0 <__printf_chk@plt+0x19220>
   2a854:	ldr	r4, [r3, #24]
   2a858:	cmp	r4, #0
   2a85c:	beq	2a8b8 <__printf_chk@plt+0x191f8>
   2a860:	ldr	r0, [pc, #132]	; 2a8ec <__printf_chk@plt+0x1922c>
   2a864:	add	r0, r0, r4, lsl #2
   2a868:	ldr	r0, [r0, #1712]	; 0x6b0
   2a86c:	b	2a824 <__printf_chk@plt+0x19164>
   2a870:	ldr	r0, [r0]
   2a874:	bl	2a55c <__printf_chk@plt+0x18e9c>
   2a878:	b	2a824 <__printf_chk@plt+0x19164>
   2a87c:	ldr	r0, [r0, #12]
   2a880:	bl	2a68c <__printf_chk@plt+0x18fcc>
   2a884:	b	2a824 <__printf_chk@plt+0x19164>
   2a888:	bl	23bfc <__printf_chk@plt+0x1253c>
   2a88c:	mov	r1, r0
   2a890:	add	r0, sp, #8
   2a894:	bl	4c730 <__printf_chk@plt+0x3b070>
   2a898:	ldr	r3, [pc, #68]	; 2a8e4 <__printf_chk@plt+0x19224>
   2a89c:	mov	r0, #2
   2a8a0:	add	r2, sp, #8
   2a8a4:	str	r3, [sp]
   2a8a8:	ldr	r1, [pc, #64]	; 2a8f0 <__printf_chk@plt+0x19230>
   2a8ac:	bl	22bc0 <__printf_chk@plt+0x11500>
   2a8b0:	mov	r0, #0
   2a8b4:	b	2a824 <__printf_chk@plt+0x19164>
   2a8b8:	ldr	r3, [pc, #36]	; 2a8e4 <__printf_chk@plt+0x19224>
   2a8bc:	mov	r0, #2
   2a8c0:	ldr	r1, [pc, #44]	; 2a8f4 <__printf_chk@plt+0x19234>
   2a8c4:	str	r3, [sp]
   2a8c8:	mov	r2, r3
   2a8cc:	bl	22bc0 <__printf_chk@plt+0x11500>
   2a8d0:	mov	r0, r4
   2a8d4:	b	2a824 <__printf_chk@plt+0x19164>
   2a8d8:	bl	1148c <__stack_chk_fail@plt>
   2a8dc:	andeq	ip, r7, r0, lsl sp
   2a8e0:	andeq	sp, r7, r0, lsl r0
   2a8e4:	andeq	r6, r8, r0, lsr #15
   2a8e8:	andeq	r8, r5, ip, ror #13
   2a8ec:	andeq	r2, r8, r0, asr #25
   2a8f0:	andeq	r8, r5, r0, lsl r7
   2a8f4:	andeq	r8, r5, r0, asr #13
   2a8f8:	push	{r4, lr}
   2a8fc:	sub	sp, sp, #8
   2a900:	ldr	r4, [pc, #132]	; 2a98c <__printf_chk@plt+0x192cc>
   2a904:	ldrb	r1, [r0, #1]
   2a908:	ldrb	r3, [r0]
   2a90c:	ldr	r2, [r4]
   2a910:	cmp	r1, #0
   2a914:	str	r2, [sp, #4]
   2a918:	bne	2a940 <__printf_chk@plt+0x19280>
   2a91c:	ldr	r2, [pc, #108]	; 2a990 <__printf_chk@plt+0x192d0>
   2a920:	add	r3, r2, r3, lsl #2
   2a924:	ldr	r0, [r3, #1712]	; 0x6b0
   2a928:	ldr	r2, [sp, #4]
   2a92c:	ldr	r3, [r4]
   2a930:	cmp	r2, r3
   2a934:	bne	2a988 <__printf_chk@plt+0x192c8>
   2a938:	add	sp, sp, #8
   2a93c:	pop	{r4, pc}
   2a940:	cmp	r3, #92	; 0x5c
   2a944:	bne	2a954 <__printf_chk@plt+0x19294>
   2a948:	ldrb	r2, [r0, #2]
   2a94c:	cmp	r2, #0
   2a950:	beq	2a970 <__printf_chk@plt+0x192b0>
   2a954:	mov	r1, r0
   2a958:	mov	r2, #0
   2a95c:	mov	r0, sp
   2a960:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2a964:	ldr	r0, [sp]
   2a968:	bl	2a55c <__printf_chk@plt+0x18e9c>
   2a96c:	b	2a928 <__printf_chk@plt+0x19268>
   2a970:	add	r1, r0, #1
   2a974:	mov	r0, sp
   2a978:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2a97c:	ldr	r0, [sp]
   2a980:	bl	2a55c <__printf_chk@plt+0x18e9c>
   2a984:	b	2a928 <__printf_chk@plt+0x19268>
   2a988:	bl	1148c <__stack_chk_fail@plt>
   2a98c:	andeq	ip, r7, r0, lsl sp
   2a990:	andeq	r2, r8, r0, asr #25
   2a994:	push	{r4, lr}
   2a998:	bl	2a68c <__printf_chk@plt+0x18fcc>
   2a99c:	pop	{r4, pc}
   2a9a0:	ldr	r3, [pc, #16]	; 2a9b8 <__printf_chk@plt+0x192f8>
   2a9a4:	ldr	r0, [r0, #60]	; 0x3c
   2a9a8:	ldr	r3, [r3, #1672]	; 0x688
   2a9ac:	cmp	r3, r0
   2a9b0:	moveq	r0, #0
   2a9b4:	bx	lr
   2a9b8:	andeq	r2, r8, r0, asr #25
   2a9bc:	push	{r4, r5, r6, r7, r8, lr}
   2a9c0:	mov	r7, r1
   2a9c4:	ldr	r4, [pc, #884]	; 2ad40 <__printf_chk@plt+0x19680>
   2a9c8:	ldr	r3, [r0, #20]
   2a9cc:	sub	sp, sp, #24
   2a9d0:	ldr	r1, [r4]
   2a9d4:	mov	r2, #0
   2a9d8:	sub	r3, r3, #2
   2a9dc:	mov	r6, r0
   2a9e0:	str	r1, [sp, #20]
   2a9e4:	str	r2, [sp, #12]
   2a9e8:	cmp	r3, #26
   2a9ec:	ldrls	pc, [pc, r3, lsl #2]
   2a9f0:	b	2ad20 <__printf_chk@plt+0x19660>
   2a9f4:	andeq	sl, r2, r0, lsl #25
   2a9f8:			; <UNDEFINED> instruction: 0x0002acbc
   2a9fc:	andeq	sl, r2, r0, lsr #26
   2aa00:	andeq	sl, r2, r0, lsr #26
   2aa04:	ldrdeq	sl, [r2], -r0
   2aa08:	andeq	sl, r2, r0, lsl #26
   2aa0c:	andeq	sl, r2, r0, lsr #26
   2aa10:	andeq	sl, r2, r8, lsr ip
   2aa14:	andeq	sl, r2, r0, lsr #26
   2aa18:	andeq	sl, r2, r0, lsl #21
   2aa1c:	andeq	sl, r2, r0, ror #20
   2aa20:	andeq	sl, r2, r0, lsr #26
   2aa24:	andeq	sl, r2, r0, lsr #21
   2aa28:	ldrdeq	sl, [r2], -r8
   2aa2c:	andeq	sl, r2, r0, lsr #26
   2aa30:	andeq	sl, r2, r0, lsr #26
   2aa34:	andeq	sl, r2, r0, lsl #21
   2aa38:			; <UNDEFINED> instruction: 0x0002aab8
   2aa3c:	andeq	sl, r2, r0, lsr #22
   2aa40:	andeq	sl, r2, r0, lsr #26
   2aa44:	andeq	sl, r2, r0, ror #22
   2aa48:	muleq	r2, ip, fp
   2aa4c:	andeq	sl, r2, r0, lsr #21
   2aa50:	andeq	sl, r2, r0, lsr #26
   2aa54:	andeq	sl, r2, r0, lsr #26
   2aa58:	andeq	sl, r2, r0, asr ip
   2aa5c:	andeq	sl, r2, r8, ror #23
   2aa60:	ldr	r3, [pc, #732]	; 2ad44 <__printf_chk@plt+0x19684>
   2aa64:	ldr	r0, [r3]
   2aa68:	bl	1933c <__printf_chk@plt+0x7c7c>
   2aa6c:	ldr	r3, [pc, #724]	; 2ad48 <__printf_chk@plt+0x19688>
   2aa70:	ldr	r1, [r3]
   2aa74:	mul	r1, r1, r0
   2aa78:	ldr	r0, [r6]
   2aa7c:	bl	4b468 <__printf_chk@plt+0x39da8>
   2aa80:	mov	r1, #1
   2aa84:	ldr	r2, [sp, #20]
   2aa88:	ldr	r3, [r4]
   2aa8c:	mov	r0, r1
   2aa90:	cmp	r2, r3
   2aa94:	bne	2ad28 <__printf_chk@plt+0x19668>
   2aa98:	add	sp, sp, #24
   2aa9c:	pop	{r4, r5, r6, r7, r8, pc}
   2aaa0:	ldr	r5, [r0, #4]
   2aaa4:	mov	r3, #0
   2aaa8:	cmp	r5, r3
   2aaac:	str	r3, [r0, #4]
   2aab0:	beq	2aa80 <__printf_chk@plt+0x193c0>
   2aab4:	b	2ab0c <__printf_chk@plt+0x1944c>
   2aab8:	ldr	r5, [pc, #644]	; 2ad44 <__printf_chk@plt+0x19684>
   2aabc:	ldr	r0, [r5]
   2aac0:	bl	46fe8 <__printf_chk@plt+0x35928>
   2aac4:	mov	r8, r0
   2aac8:	ldr	r0, [r5]
   2aacc:	bl	192ec <__printf_chk@plt+0x7c2c>
   2aad0:	mov	r6, r0
   2aad4:	mov	r0, #40	; 0x28
   2aad8:	bl	5130c <_Znwj@@Base>
   2aadc:	ldr	r2, [pc, #616]	; 2ad4c <__printf_chk@plt+0x1968c>
   2aae0:	mov	r3, #0
   2aae4:	mov	r5, r0
   2aae8:	str	r8, [r0, #28]
   2aaec:	str	r6, [r0, #36]	; 0x24
   2aaf0:	strd	r2, [r0]
   2aaf4:	str	r3, [r0, #8]
   2aaf8:	str	r3, [r0, #12]
   2aafc:	str	r3, [r0, #16]
   2ab00:	str	r3, [r0, #20]
   2ab04:	str	r3, [r0, #24]
   2ab08:	strh	r3, [r0, #32]
   2ab0c:	ldr	r3, [r7]
   2ab10:	mov	r1, #1
   2ab14:	str	r3, [r5, #4]
   2ab18:	str	r5, [r7]
   2ab1c:	b	2aa84 <__printf_chk@plt+0x193c4>
   2ab20:	ldr	r0, [r0]
   2ab24:	ldr	r5, [r7]
   2ab28:	bl	2a55c <__printf_chk@plt+0x18e9c>
   2ab2c:	ldr	r2, [pc, #528]	; 2ad44 <__printf_chk@plt+0x19684>
   2ab30:	mov	r1, #0
   2ab34:	add	r3, sp, #16
   2ab38:	ldr	r2, [r2]
   2ab3c:	str	r1, [sp, #4]
   2ab40:	str	r3, [sp]
   2ab44:	mov	r1, r0
   2ab48:	add	r3, sp, #12
   2ab4c:	mov	r0, r5
   2ab50:	bl	47208 <__printf_chk@plt+0x35b48>
   2ab54:	mov	r1, #1
   2ab58:	str	r0, [r7]
   2ab5c:	b	2aa84 <__printf_chk@plt+0x193c4>
   2ab60:	ldr	r5, [pc, #476]	; 2ad44 <__printf_chk@plt+0x19684>
   2ab64:	ldr	r0, [r5]
   2ab68:	bl	46fe8 <__printf_chk@plt+0x35928>
   2ab6c:	mov	r6, r0
   2ab70:	ldr	r0, [r5]
   2ab74:	bl	192ec <__printf_chk@plt+0x7c2c>
   2ab78:	mov	r8, r0
   2ab7c:	mov	r0, #48	; 0x30
   2ab80:	bl	5130c <_Znwj@@Base>
   2ab84:	mov	r2, r8
   2ab88:	mov	r1, r6
   2ab8c:	mov	r3, #0
   2ab90:	mov	r5, r0
   2ab94:	bl	45010 <__printf_chk@plt+0x33950>
   2ab98:	b	2ab0c <__printf_chk@plt+0x1944c>
   2ab9c:	ldr	r5, [pc, #416]	; 2ad44 <__printf_chk@plt+0x19684>
   2aba0:	ldr	r0, [r5]
   2aba4:	bl	46fe8 <__printf_chk@plt+0x35928>
   2aba8:	mov	r6, r0
   2abac:	ldr	r0, [r5]
   2abb0:	bl	192ec <__printf_chk@plt+0x7c2c>
   2abb4:	mov	r8, r0
   2abb8:	mov	r0, #40	; 0x28
   2abbc:	bl	5130c <_Znwj@@Base>
   2abc0:	mov	r2, r8
   2abc4:	mov	r1, r6
   2abc8:	mov	r3, #0
   2abcc:	mov	r5, r0
   2abd0:	bl	4446c <__printf_chk@plt+0x32dac>
   2abd4:	b	2ab0c <__printf_chk@plt+0x1944c>
   2abd8:	ldr	r0, [r0, #12]
   2abdc:	ldr	r5, [r7]
   2abe0:	bl	2a68c <__printf_chk@plt+0x18fcc>
   2abe4:	b	2ab2c <__printf_chk@plt+0x1946c>
   2abe8:	ldr	r3, [pc, #340]	; 2ad44 <__printf_chk@plt+0x19684>
   2abec:	ldr	r2, [pc, #348]	; 2ad50 <__printf_chk@plt+0x19690>
   2abf0:	ldr	r0, [r3]
   2abf4:	ldr	r8, [r2]
   2abf8:	bl	192ec <__printf_chk@plt+0x7c2c>
   2abfc:	mov	r6, r0
   2ac00:	mov	r0, #40	; 0x28
   2ac04:	bl	5130c <_Znwj@@Base>
   2ac08:	mov	r1, r8
   2ac0c:	mov	r2, r6
   2ac10:	mov	r3, #0
   2ac14:	mov	r5, r0
   2ac18:	bl	4418c <__printf_chk@plt+0x32acc>
   2ac1c:	mov	r0, r5
   2ac20:	bl	398dc <__printf_chk@plt+0x2821c>
   2ac24:	ldr	r3, [r5]
   2ac28:	mov	r0, r5
   2ac2c:	ldr	r3, [r3, #116]	; 0x74
   2ac30:	blx	r3
   2ac34:	b	2ab0c <__printf_chk@plt+0x1944c>
   2ac38:	add	r1, sp, #12
   2ac3c:	ldr	r0, [r7]
   2ac40:	bl	4351c <__printf_chk@plt+0x31e5c>
   2ac44:	mov	r1, #1
   2ac48:	str	r0, [r7]
   2ac4c:	b	2aa84 <__printf_chk@plt+0x193c4>
   2ac50:	mov	r0, #28
   2ac54:	bl	5130c <_Znwj@@Base>
   2ac58:	ldr	r2, [pc, #244]	; 2ad54 <__printf_chk@plt+0x19694>
   2ac5c:	mov	r5, r0
   2ac60:	mov	r3, #0
   2ac64:	str	r3, [r5, #8]
   2ac68:	strd	r2, [r5]
   2ac6c:	str	r3, [r5, #12]
   2ac70:	str	r3, [r5, #16]
   2ac74:	str	r3, [r5, #20]
   2ac78:	str	r3, [r5, #24]
   2ac7c:	b	2ab0c <__printf_chk@plt+0x1944c>
   2ac80:	ldrb	r1, [r0, #8]
   2ac84:	ldr	r3, [pc, #204]	; 2ad58 <__printf_chk@plt+0x19698>
   2ac88:	ldr	r2, [pc, #180]	; 2ad44 <__printf_chk@plt+0x19684>
   2ac8c:	mov	ip, #0
   2ac90:	add	r3, r3, r1, lsl #2
   2ac94:	ldr	r2, [r2]
   2ac98:	ldr	r1, [r3, #1712]	; 0x6b0
   2ac9c:	add	r0, sp, #16
   2aca0:	stm	sp, {r0, ip}
   2aca4:	add	r3, sp, #12
   2aca8:	ldr	r0, [r7]
   2acac:	bl	47208 <__printf_chk@plt+0x35b48>
   2acb0:	mov	r1, #1
   2acb4:	str	r0, [r7]
   2acb8:	b	2aa84 <__printf_chk@plt+0x193c4>
   2acbc:	mov	r0, #28
   2acc0:	bl	5130c <_Znwj@@Base>
   2acc4:	ldr	r2, [pc, #144]	; 2ad5c <__printf_chk@plt+0x1969c>
   2acc8:	mov	r5, r0
   2accc:	b	2ac60 <__printf_chk@plt+0x195a0>
   2acd0:	ldr	r3, [pc, #136]	; 2ad60 <__printf_chk@plt+0x196a0>
   2acd4:	ldr	r3, [r3, #24]
   2acd8:	cmp	r3, #0
   2acdc:	beq	2aa80 <__printf_chk@plt+0x193c0>
   2ace0:	ldr	r2, [pc, #112]	; 2ad58 <__printf_chk@plt+0x19698>
   2ace4:	ldr	lr, [pc, #88]	; 2ad44 <__printf_chk@plt+0x19684>
   2ace8:	add	r3, r2, r3, lsl #2
   2acec:	mov	ip, #0
   2acf0:	add	r0, sp, #16
   2acf4:	ldr	r1, [r3, #1712]	; 0x6b0
   2acf8:	ldr	r2, [lr]
   2acfc:	b	2aca0 <__printf_chk@plt+0x195e0>
   2ad00:	ldr	r3, [r7]
   2ad04:	mov	r0, r3
   2ad08:	ldr	r3, [r3]
   2ad0c:	ldr	r3, [r3, #84]	; 0x54
   2ad10:	blx	r3
   2ad14:	mov	r1, #1
   2ad18:	str	r0, [r7]
   2ad1c:	b	2aa84 <__printf_chk@plt+0x193c4>
   2ad20:	mov	r1, #0
   2ad24:	b	2aa84 <__printf_chk@plt+0x193c4>
   2ad28:	bl	1148c <__stack_chk_fail@plt>
   2ad2c:	mov	r0, r5
   2ad30:	bl	5135c <_ZdlPv@@Base>
   2ad34:	bl	11498 <__cxa_end_cleanup@plt>
   2ad38:	b	2ad2c <__printf_chk@plt+0x1966c>
   2ad3c:	b	2ad2c <__printf_chk@plt+0x1966c>
   2ad40:	andeq	ip, r7, r0, lsl sp
   2ad44:	strdeq	r2, [r8], -r8
   2ad48:	andeq	sp, r7, r8, rrx
   2ad4c:	andeq	sl, r5, r8, asr #2
   2ad50:	andeq	r5, r8, ip, lsr #19
   2ad54:	andeq	r9, r5, r8, asr #21
   2ad58:	andeq	r2, r8, r0, asr #25
   2ad5c:	strdeq	r9, [r5], -r8
   2ad60:	andeq	sp, r7, r0, lsl r0
   2ad64:	ldr	r3, [pc, #1068]	; 2b198 <__printf_chk@plt+0x19ad8>
   2ad68:	ldr	r3, [r3]
   2ad6c:	ldr	r2, [r3, #132]	; 0x84
   2ad70:	cmp	r2, #0
   2ad74:	beq	2ad88 <__printf_chk@plt+0x196c8>
   2ad78:	ldr	r2, [pc, #1052]	; 2b19c <__printf_chk@plt+0x19adc>
   2ad7c:	ldr	r2, [r2]
   2ad80:	cmp	r3, r2
   2ad84:	beq	2ae18 <__printf_chk@plt+0x19758>
   2ad88:	ldr	r3, [r0, #20]
   2ad8c:	push	{r4, r5, r6, r7, r8, lr}
   2ad90:	mov	r4, r0
   2ad94:	cmp	r3, #29
   2ad98:	ldrls	pc, [pc, r3, lsl #2]
   2ad9c:	b	2b164 <__printf_chk@plt+0x19aa4>
   2ada0:	andeq	sl, r2, r4, ror #28
   2ada4:	andeq	sl, r2, r0, lsr lr
   2ada8:	andeq	sl, r2, r4, asr #28
   2adac:	andeq	sl, r2, ip, lsl pc
   2adb0:	andeq	sl, r2, ip, lsl #30
   2adb4:	andeq	sl, r2, r0, lsr lr
   2adb8:	andeq	sl, r2, r0, ror #29
   2adbc:	ldrdeq	sl, [r2], -r0
   2adc0:	andeq	sl, r2, r4, lsr lr
   2adc4:	andeq	fp, r2, r8, lsr #2
   2adc8:	andeq	fp, r2, r4, lsl r1
   2adcc:	andeq	sl, r2, r0, lsr lr
   2add0:	andeq	fp, r2, r0, ror #1
   2add4:	andeq	fp, r2, r4, asr r1
   2add8:	andeq	fp, r2, r8, lsr r1
   2addc:	andeq	fp, r2, r0, asr #1
   2ade0:	andeq	sl, r2, r0, lsr lr
   2ade4:	andeq	sl, r2, r0, lsr lr
   2ade8:	andeq	sl, r2, r0, lsr lr
   2adec:	andeq	fp, r2, r8, lsl r0
   2adf0:	andeq	fp, r2, r4, asr #32
   2adf4:	andeq	fp, r2, r4
   2adf8:	andeq	sl, r2, r4, asr #31
   2adfc:	andeq	sl, r2, r8, ror pc
   2ae00:	andeq	fp, r2, r8, lsr r1
   2ae04:	andeq	sl, r2, r4, ror #30
   2ae08:	andeq	sl, r2, r0, lsr lr
   2ae0c:	andeq	fp, r2, r8, lsr #32
   2ae10:	andeq	fp, r2, r4, rrx
   2ae14:	andeq	fp, r2, r4, lsl #2
   2ae18:	ldr	r3, [pc, #896]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2ae1c:	ldr	r3, [r3]
   2ae20:	ldr	r3, [r3]
   2ae24:	cmp	r3, #0
   2ae28:	bne	2ad88 <__printf_chk@plt+0x196c8>
   2ae2c:	b	26104 <__printf_chk@plt+0x14a44>
   2ae30:	pop	{r4, r5, r6, r7, r8, pc}
   2ae34:	ldr	r3, [pc, #868]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2ae38:	pop	{r4, r5, r6, r7, r8, lr}
   2ae3c:	ldr	r0, [r3]
   2ae40:	b	1a260 <__printf_chk@plt+0x8ba0>
   2ae44:	ldrb	r1, [r0, #8]
   2ae48:	ldr	r3, [pc, #852]	; 2b1a4 <__printf_chk@plt+0x19ae4>
   2ae4c:	ldr	r2, [pc, #844]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2ae50:	pop	{r4, r5, r6, r7, r8, lr}
   2ae54:	add	r3, r3, r1, lsl #2
   2ae58:	ldr	r0, [r2]
   2ae5c:	ldr	r1, [r3, #1712]	; 0x6b0
   2ae60:	b	1c314 <__printf_chk@plt+0xac54>
   2ae64:	ldr	r5, [pc, #820]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2ae68:	ldr	r4, [r5]
   2ae6c:	mov	r0, r4
   2ae70:	bl	46fe8 <__printf_chk@plt+0x35928>
   2ae74:	rsb	r6, r0, #0
   2ae78:	ldr	r0, [r5]
   2ae7c:	bl	192ec <__printf_chk@plt+0x7c2c>
   2ae80:	mov	r5, r0
   2ae84:	mov	r0, #40	; 0x28
   2ae88:	bl	5130c <_Znwj@@Base>
   2ae8c:	ldr	ip, [pc, #788]	; 2b1a8 <__printf_chk@plt+0x19ae8>
   2ae90:	mov	r2, #0
   2ae94:	mov	r3, r0
   2ae98:	mov	r1, r3
   2ae9c:	mov	r0, r4
   2aea0:	str	r6, [r3, #28]
   2aea4:	str	r5, [r3, #36]	; 0x24
   2aea8:	str	ip, [r3]
   2aeac:	str	r2, [r3, #4]
   2aeb0:	str	r2, [r3, #8]
   2aeb4:	str	r2, [r3, #12]
   2aeb8:	str	r2, [r3, #16]
   2aebc:	str	r2, [r3, #20]
   2aec0:	str	r2, [r3, #24]
   2aec4:	strh	r2, [r3, #32]
   2aec8:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   2aecc:	pop	{r4, r5, r6, r7, r8, pc}
   2aed0:	ldr	r3, [pc, #712]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2aed4:	pop	{r4, r5, r6, r7, r8, lr}
   2aed8:	ldr	r0, [r3]
   2aedc:	b	19af0 <__printf_chk@plt+0x8430>
   2aee0:	ldr	r3, [pc, #708]	; 2b1ac <__printf_chk@plt+0x19aec>
   2aee4:	ldr	r3, [r3, #24]
   2aee8:	cmp	r3, #0
   2aeec:	popeq	{r4, r5, r6, r7, r8, pc}
   2aef0:	ldr	r2, [pc, #684]	; 2b1a4 <__printf_chk@plt+0x19ae4>
   2aef4:	ldr	r1, [pc, #676]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2aef8:	add	r3, r2, r3, lsl #2
   2aefc:	pop	{r4, r5, r6, r7, r8, lr}
   2af00:	ldr	r0, [r1]
   2af04:	ldr	r1, [r3, #1712]	; 0x6b0
   2af08:	b	1c314 <__printf_chk@plt+0xac54>
   2af0c:	ldr	r1, [pc, #668]	; 2b1b0 <__printf_chk@plt+0x19af0>
   2af10:	ldr	r0, [pc, #668]	; 2b1b4 <__printf_chk@plt+0x19af4>
   2af14:	pop	{r4, r5, r6, r7, r8, lr}
   2af18:	b	4b6f4 <__printf_chk@plt+0x3a034>
   2af1c:	ldr	r3, [pc, #636]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2af20:	mov	r0, #28
   2af24:	ldr	r4, [r3]
   2af28:	bl	5130c <_Znwj@@Base>
   2af2c:	ldr	ip, [pc, #644]	; 2b1b8 <__printf_chk@plt+0x19af8>
   2af30:	mov	r3, r0
   2af34:	mov	r2, #0
   2af38:	mov	r0, r4
   2af3c:	mov	r1, r3
   2af40:	str	ip, [r3]
   2af44:	str	r2, [r3, #4]
   2af48:	str	r2, [r3, #8]
   2af4c:	str	r2, [r3, #12]
   2af50:	str	r2, [r3, #16]
   2af54:	str	r2, [r3, #20]
   2af58:	str	r2, [r3, #24]
   2af5c:	pop	{r4, r5, r6, r7, r8, lr}
   2af60:	b	1a0e0 <__printf_chk@plt+0x8a20>
   2af64:	ldr	r3, [pc, #564]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2af68:	mov	r1, #0
   2af6c:	pop	{r4, r5, r6, r7, r8, lr}
   2af70:	ldr	r0, [r3]
   2af74:	b	213e0 <__printf_chk@plt+0xfd20>
   2af78:	ldr	r5, [pc, #544]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2af7c:	ldr	r4, [r5]
   2af80:	mov	r0, r4
   2af84:	bl	46fe8 <__printf_chk@plt+0x35928>
   2af88:	mov	r6, r0
   2af8c:	ldr	r0, [r5]
   2af90:	bl	192ec <__printf_chk@plt+0x7c2c>
   2af94:	mov	r7, r0
   2af98:	mov	r0, #40	; 0x28
   2af9c:	bl	5130c <_Znwj@@Base>
   2afa0:	mov	r2, r7
   2afa4:	mov	r1, r6
   2afa8:	mov	r3, #0
   2afac:	mov	r5, r0
   2afb0:	bl	4446c <__printf_chk@plt+0x32dac>
   2afb4:	mov	r1, r5
   2afb8:	mov	r0, r4
   2afbc:	pop	{r4, r5, r6, r7, r8, lr}
   2afc0:	b	1a0e0 <__printf_chk@plt+0x8a20>
   2afc4:	ldr	r5, [pc, #468]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2afc8:	ldr	r4, [r5]
   2afcc:	mov	r0, r4
   2afd0:	bl	46fe8 <__printf_chk@plt+0x35928>
   2afd4:	mov	r6, r0
   2afd8:	ldr	r0, [r5]
   2afdc:	bl	192ec <__printf_chk@plt+0x7c2c>
   2afe0:	mov	r7, r0
   2afe4:	mov	r0, #48	; 0x30
   2afe8:	bl	5130c <_Znwj@@Base>
   2afec:	mov	r2, r7
   2aff0:	mov	r1, r6
   2aff4:	mov	r3, #0
   2aff8:	mov	r5, r0
   2affc:	bl	45010 <__printf_chk@plt+0x33950>
   2b000:	b	2afb4 <__printf_chk@plt+0x198f4>
   2b004:	ldr	r3, [pc, #404]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b008:	mov	r2, #1
   2b00c:	ldr	r3, [r3]
   2b010:	str	r2, [r3, #244]	; 0xf4
   2b014:	pop	{r4, r5, r6, r7, r8, pc}
   2b018:	ldr	r3, [pc, #384]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b01c:	pop	{r4, r5, r6, r7, r8, lr}
   2b020:	ldr	r0, [r3]
   2b024:	b	1fa80 <__printf_chk@plt+0xe3c0>
   2b028:	ldr	r3, [pc, #368]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b02c:	mov	r0, #28
   2b030:	ldr	r4, [r3]
   2b034:	bl	5130c <_Znwj@@Base>
   2b038:	ldr	ip, [pc, #380]	; 2b1bc <__printf_chk@plt+0x19afc>
   2b03c:	mov	r3, r0
   2b040:	b	2af34 <__printf_chk@plt+0x19874>
   2b044:	ldr	r3, [pc, #340]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b048:	ldr	r0, [r0]
   2b04c:	ldr	r4, [r3]
   2b050:	bl	2a55c <__printf_chk@plt+0x18e9c>
   2b054:	mov	r1, r0
   2b058:	mov	r0, r4
   2b05c:	pop	{r4, r5, r6, r7, r8, lr}
   2b060:	b	1c314 <__printf_chk@plt+0xac54>
   2b064:	ldr	r5, [pc, #308]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b068:	ldr	r3, [pc, #336]	; 2b1c0 <__printf_chk@plt+0x19b00>
   2b06c:	ldr	r0, [r5]
   2b070:	ldr	r7, [r3]
   2b074:	bl	192ec <__printf_chk@plt+0x7c2c>
   2b078:	mov	r6, r0
   2b07c:	mov	r0, #40	; 0x28
   2b080:	bl	5130c <_Znwj@@Base>
   2b084:	mov	r1, r7
   2b088:	mov	r2, r6
   2b08c:	mov	r3, #0
   2b090:	mov	r4, r0
   2b094:	bl	4418c <__printf_chk@plt+0x32acc>
   2b098:	mov	r0, r4
   2b09c:	bl	398dc <__printf_chk@plt+0x2821c>
   2b0a0:	ldr	r3, [r4]
   2b0a4:	mov	r0, r4
   2b0a8:	ldr	r3, [r3, #116]	; 0x74
   2b0ac:	blx	r3
   2b0b0:	mov	r1, r4
   2b0b4:	ldr	r0, [r5]
   2b0b8:	pop	{r4, r5, r6, r7, r8, lr}
   2b0bc:	b	1a0e0 <__printf_chk@plt+0x8a20>
   2b0c0:	ldr	r3, [pc, #216]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b0c4:	ldr	r0, [r0, #12]
   2b0c8:	ldr	r4, [r3]
   2b0cc:	bl	2a68c <__printf_chk@plt+0x18fcc>
   2b0d0:	mov	r1, r0
   2b0d4:	mov	r0, r4
   2b0d8:	pop	{r4, r5, r6, r7, r8, lr}
   2b0dc:	b	1c314 <__printf_chk@plt+0xac54>
   2b0e0:	ldr	r3, [pc, #184]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b0e4:	ldr	r0, [r3]
   2b0e8:	bl	1933c <__printf_chk@plt+0x7c7c>
   2b0ec:	ldr	r3, [pc, #208]	; 2b1c4 <__printf_chk@plt+0x19b04>
   2b0f0:	ldr	r1, [r3]
   2b0f4:	mul	r1, r1, r0
   2b0f8:	ldr	r0, [r4]
   2b0fc:	pop	{r4, r5, r6, r7, r8, lr}
   2b100:	b	4b468 <__printf_chk@plt+0x39da8>
   2b104:	ldr	r1, [pc, #164]	; 2b1b0 <__printf_chk@plt+0x19af0>
   2b108:	ldr	r0, [pc, #184]	; 2b1c8 <__printf_chk@plt+0x19b08>
   2b10c:	pop	{r4, r5, r6, r7, r8, lr}
   2b110:	b	4b6f4 <__printf_chk@plt+0x3a034>
   2b114:	ldr	r3, [pc, #132]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b118:	mov	r1, #1
   2b11c:	pop	{r4, r5, r6, r7, r8, lr}
   2b120:	ldr	r0, [r3]
   2b124:	b	213e0 <__printf_chk@plt+0xfd20>
   2b128:	ldr	r3, [pc, #112]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b12c:	pop	{r4, r5, r6, r7, r8, lr}
   2b130:	ldr	r0, [r3]
   2b134:	b	1900c <__printf_chk@plt+0x794c>
   2b138:	ldr	r3, [pc, #96]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b13c:	ldr	r1, [r0, #4]
   2b140:	ldr	r0, [r3]
   2b144:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   2b148:	mov	r3, #0
   2b14c:	str	r3, [r4, #4]
   2b150:	pop	{r4, r5, r6, r7, r8, pc}
   2b154:	ldr	r3, [pc, #68]	; 2b1a0 <__printf_chk@plt+0x19ae0>
   2b158:	pop	{r4, r5, r6, r7, r8, lr}
   2b15c:	ldr	r0, [r3]
   2b160:	b	20fa4 <__printf_chk@plt+0xf8e4>
   2b164:	ldr	r1, [pc, #68]	; 2b1b0 <__printf_chk@plt+0x19af0>
   2b168:	ldr	r0, [pc, #92]	; 2b1cc <__printf_chk@plt+0x19b0c>
   2b16c:	pop	{r4, r5, r6, r7, r8, lr}
   2b170:	b	4b6f4 <__printf_chk@plt+0x3a034>
   2b174:	mov	r0, r5
   2b178:	bl	5135c <_ZdlPv@@Base>
   2b17c:	bl	11498 <__cxa_end_cleanup@plt>
   2b180:	mov	r0, r5
   2b184:	bl	5135c <_ZdlPv@@Base>
   2b188:	bl	11498 <__cxa_end_cleanup@plt>
   2b18c:	mov	r0, r4
   2b190:	bl	5135c <_ZdlPv@@Base>
   2b194:	bl	11498 <__cxa_end_cleanup@plt>
   2b198:			; <UNDEFINED> instruction: 0x00082bbc
   2b19c:	andeq	r2, r8, r0, asr #23
   2b1a0:	strdeq	r2, [r8], -r8
   2b1a4:	andeq	r2, r8, r0, asr #25
   2b1a8:	andeq	sl, r5, r8, asr #2
   2b1ac:	andeq	sp, r7, r0, lsl r0
   2b1b0:	muleq	r5, r8, fp
   2b1b4:	andeq	r1, r0, ip, lsr #24
   2b1b8:	strdeq	r9, [r5], -r8
   2b1bc:	andeq	r9, r5, r8, asr #21
   2b1c0:	andeq	r5, r8, ip, lsr #19
   2b1c4:	andeq	sp, r7, r8, rrx
   2b1c8:	andeq	r1, r0, pc, lsr #24
   2b1cc:	andeq	r1, r0, sp, ror ip
   2b1d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b1d4:	mov	r5, r0
   2b1d8:	ldr	r9, [pc, #3828]	; 2c0d4 <__printf_chk@plt+0x1aa14>
   2b1dc:	ldr	r0, [r0, #4]
   2b1e0:	sub	sp, sp, #460	; 0x1cc
   2b1e4:	ldr	r3, [r9]
   2b1e8:	cmp	r0, #0
   2b1ec:	str	r3, [sp, #452]	; 0x1c4
   2b1f0:	beq	2b208 <__printf_chk@plt+0x19b48>
   2b1f4:	ldr	r3, [r0]
   2b1f8:	ldr	r3, [r3, #4]
   2b1fc:	blx	r3
   2b200:	mov	r3, #0
   2b204:	str	r3, [r5, #4]
   2b208:	ldr	r7, [pc, #3784]	; 2c0d8 <__printf_chk@plt+0x1aa18>
   2b20c:	ldr	r6, [pc, #3880]	; 2c13c <__printf_chk@plt+0x1aa7c>
   2b210:	ldr	fp, [pc, #3848]	; 2c120 <__printf_chk@plt+0x1aa60>
   2b214:	ldr	r3, [r7]
   2b218:	add	sl, r6, #104	; 0x68
   2b21c:	ldr	r2, [r3, #12]
   2b220:	ldr	r1, [r3, #16]
   2b224:	cmp	r2, r1
   2b228:	mov	r1, #0
   2b22c:	str	r1, [sp, #28]
   2b230:	bcs	2b548 <__printf_chk@plt+0x19e88>
   2b234:	add	r1, r2, #1
   2b238:	str	r1, [r3, #12]
   2b23c:	ldrb	r4, [r2]
   2b240:	ldr	r2, [r7, #24]
   2b244:	subs	r3, r4, r2
   2b248:	movne	r3, #1
   2b24c:	cmp	r2, #0
   2b250:	moveq	r3, #1
   2b254:	cmp	r4, #10
   2b258:	beq	2b558 <__printf_chk@plt+0x19e98>
   2b25c:	cmp	r3, #0
   2b260:	beq	2b570 <__printf_chk@plt+0x19eb0>
   2b264:	add	r8, r4, #1
   2b268:	cmp	r8, #143	; 0x8f
   2b26c:	ldrls	pc, [pc, r8, lsl #2]
   2b270:	b	2bb68 <__printf_chk@plt+0x1a4a8>
   2b274:	andeq	fp, r2, ip, asr #16
   2b278:	andeq	fp, r2, r8, lsr #22
   2b27c:	strdeq	fp, [r2], -r4
   2b280:	andeq	fp, r2, r8, ror #22
   2b284:	andeq	fp, r2, r8, ror #22
   2b288:	andeq	fp, r2, r8, ror #22
   2b28c:	andeq	fp, r2, r8, ror #22
   2b290:	andeq	fp, r2, r8, ror #22
   2b294:	andeq	fp, r2, r8, ror #22
   2b298:	andeq	fp, r2, r8, ror #21
   2b29c:	andeq	fp, r2, ip, lsl fp
   2b2a0:	strdeq	ip, [r2], -r8
   2b2a4:	andeq	fp, r2, r8, ror #22
   2b2a8:	andeq	fp, r2, r8, ror #22
   2b2ac:	andeq	fp, r2, r8, ror #19
   2b2b0:	andeq	fp, r2, r8, asr sl
   2b2b4:	andeq	fp, r2, ip, asr #20
   2b2b8:	andeq	fp, r2, r0, asr #15
   2b2bc:	andeq	fp, r2, r4, lsr sl
   2b2c0:	ldrdeq	fp, [r2], -ip
   2b2c4:	andeq	fp, r2, r0, ror #17
   2b2c8:	andeq	fp, r2, r8, asr #17
   2b2cc:	andeq	fp, r2, r4, ror #16
   2b2d0:	andeq	fp, r2, r8, asr r8
   2b2d4:	andeq	fp, r2, r0, lsr #19
   2b2d8:	andeq	fp, r2, ip, ror r9
   2b2dc:	andeq	fp, r2, r8, asr r9
   2b2e0:	andeq	fp, r2, r4, lsr r9
   2b2e4:	andeq	fp, r2, r8, lsr #18
   2b2e8:	andeq	fp, r2, ip, lsl r9
   2b2ec:	andeq	fp, r2, r0, lsl r9
   2b2f0:	andeq	fp, r2, r4, lsl #18
   2b2f4:	ldrdeq	fp, [r2], -r0
   2b2f8:	andeq	fp, r2, r0, lsl #22
   2b2fc:	andeq	fp, r2, r8, ror #22
   2b300:	andeq	fp, r2, r8, ror #22
   2b304:	andeq	fp, r2, r8, ror #22
   2b308:	andeq	fp, r2, r8, ror #22
   2b30c:	andeq	fp, r2, r8, ror #22
   2b310:	andeq	fp, r2, r8, ror #22
   2b314:	andeq	fp, r2, r8, ror #22
   2b318:	andeq	fp, r2, r8, ror #22
   2b31c:	andeq	fp, r2, r8, ror #22
   2b320:	andeq	fp, r2, r8, ror #22
   2b324:	andeq	fp, r2, r8, ror #22
   2b328:	andeq	fp, r2, r8, ror #22
   2b32c:	andeq	fp, r2, r8, ror #22
   2b330:	andeq	fp, r2, r8, ror #22
   2b334:	andeq	fp, r2, r8, ror #22
   2b338:	andeq	fp, r2, r8, ror #22
   2b33c:	andeq	fp, r2, r8, ror #22
   2b340:	andeq	fp, r2, r8, ror #22
   2b344:	andeq	fp, r2, r8, ror #22
   2b348:	andeq	fp, r2, r8, ror #22
   2b34c:	andeq	fp, r2, r8, ror #22
   2b350:	andeq	fp, r2, r8, ror #22
   2b354:	andeq	fp, r2, r8, ror #22
   2b358:	andeq	fp, r2, r8, ror #22
   2b35c:	andeq	fp, r2, r8, ror #22
   2b360:	andeq	fp, r2, r8, ror #22
   2b364:	andeq	fp, r2, r8, ror #22
   2b368:	andeq	fp, r2, r8, ror #22
   2b36c:	andeq	fp, r2, r8, ror #22
   2b370:	andeq	fp, r2, r8, ror #22
   2b374:	andeq	fp, r2, r8, ror #22
   2b378:	andeq	fp, r2, r8, ror #22
   2b37c:	andeq	fp, r2, r8, ror #22
   2b380:	andeq	fp, r2, r8, ror #22
   2b384:	andeq	fp, r2, r8, ror #22
   2b388:	andeq	fp, r2, r8, ror #22
   2b38c:	andeq	fp, r2, r8, ror #22
   2b390:	andeq	fp, r2, r8, ror #22
   2b394:	andeq	fp, r2, r8, ror #22
   2b398:	andeq	fp, r2, r8, ror #22
   2b39c:	andeq	fp, r2, r8, ror #22
   2b3a0:	andeq	fp, r2, r8, ror #22
   2b3a4:	andeq	fp, r2, r8, ror #22
   2b3a8:	andeq	fp, r2, r8, ror #22
   2b3ac:	andeq	fp, r2, r8, ror #22
   2b3b0:	andeq	fp, r2, r8, ror #22
   2b3b4:	andeq	fp, r2, r8, ror #22
   2b3b8:	andeq	fp, r2, r8, ror #22
   2b3bc:	andeq	fp, r2, r8, ror #22
   2b3c0:	andeq	fp, r2, r8, ror #22
   2b3c4:	andeq	fp, r2, r8, ror #22
   2b3c8:	andeq	fp, r2, r8, ror #22
   2b3cc:	andeq	fp, r2, r8, ror #22
   2b3d0:	andeq	fp, r2, r8, ror #22
   2b3d4:	andeq	fp, r2, r8, ror #22
   2b3d8:	andeq	fp, r2, r8, ror #22
   2b3dc:	andeq	fp, r2, r8, ror #22
   2b3e0:	andeq	fp, r2, r8, ror #22
   2b3e4:	andeq	fp, r2, r8, ror #22
   2b3e8:	andeq	fp, r2, r8, ror #22
   2b3ec:	andeq	fp, r2, r8, ror #22
   2b3f0:	andeq	fp, r2, r8, ror #22
   2b3f4:	andeq	fp, r2, r8, ror #22
   2b3f8:	andeq	fp, r2, r8, ror #22
   2b3fc:	andeq	fp, r2, r8, ror #22
   2b400:	andeq	fp, r2, r8, ror #22
   2b404:	andeq	fp, r2, r8, ror #22
   2b408:	andeq	fp, r2, r8, ror #22
   2b40c:	andeq	fp, r2, r8, ror #22
   2b410:	andeq	fp, r2, r8, ror #22
   2b414:	andeq	fp, r2, r8, ror #22
   2b418:	andeq	fp, r2, r8, ror #22
   2b41c:	andeq	fp, r2, r8, ror #22
   2b420:	andeq	fp, r2, r8, ror #22
   2b424:	andeq	fp, r2, r8, ror #22
   2b428:	andeq	fp, r2, r8, ror #22
   2b42c:	andeq	fp, r2, r8, ror #22
   2b430:	andeq	fp, r2, r8, ror #22
   2b434:	andeq	fp, r2, r8, ror #22
   2b438:	andeq	fp, r2, r8, ror #22
   2b43c:	andeq	fp, r2, r8, ror #22
   2b440:	andeq	fp, r2, r8, ror #22
   2b444:	andeq	fp, r2, r8, ror #22
   2b448:	andeq	fp, r2, r8, ror #22
   2b44c:	andeq	fp, r2, r8, ror #22
   2b450:	andeq	fp, r2, r8, ror #22
   2b454:	andeq	fp, r2, r8, ror #22
   2b458:	andeq	fp, r2, r8, ror #22
   2b45c:	andeq	fp, r2, r8, ror #22
   2b460:	andeq	fp, r2, r8, ror #22
   2b464:	andeq	fp, r2, r8, ror #22
   2b468:	andeq	fp, r2, r8, ror #22
   2b46c:	andeq	fp, r2, r8, ror #22
   2b470:	andeq	fp, r2, r8, ror #22
   2b474:	andeq	fp, r2, r8, ror #22
   2b478:	andeq	fp, r2, ip, lsl #22
   2b47c:	andeq	fp, r2, ip, lsl #22
   2b480:	andeq	fp, r2, ip, lsl #22
   2b484:	andeq	fp, r2, r8, ror #22
   2b488:	andeq	fp, r2, r0, ror r5
   2b48c:			; <UNDEFINED> instruction: 0x0002b7b4
   2b490:	andeq	fp, r2, r4, asr #19
   2b494:			; <UNDEFINED> instruction: 0x0002b9b8
   2b498:	andeq	fp, r2, ip, lsr #19
   2b49c:	andeq	fp, r2, r4, ror #20
   2b4a0:	andeq	fp, r2, r4, asr #21
   2b4a4:	andeq	fp, r2, r8, lsr #21
   2b4a8:	muleq	r2, r8, sl
   2b4ac:	andeq	fp, r2, r8, lsl #21
   2b4b0:	andeq	fp, r2, ip, lsr #10
   2b4b4:	ldr	r3, [r7, #4]
   2b4b8:	tst	r3, #8
   2b4bc:	bne	2d6b0 <__printf_chk@plt+0x1bff0>
   2b4c0:	ldr	r0, [pc, #3092]	; 2c0dc <__printf_chk@plt+0x1aa1c>
   2b4c4:	bl	25170 <__printf_chk@plt+0x13ab0>
   2b4c8:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2b4cc:	mov	r0, r8
   2b4d0:	bl	1be88 <__printf_chk@plt+0xa7c8>
   2b4d4:	mov	r0, r8
   2b4d8:	bl	1933c <__printf_chk@plt+0x7c7c>
   2b4dc:	ldr	r3, [pc, #3068]	; 2c0e0 <__printf_chk@plt+0x1aa20>
   2b4e0:	ldr	r3, [r3]
   2b4e4:	mul	r0, r3, r0
   2b4e8:	bl	51224 <__printf_chk@plt+0x3fb64>
   2b4ec:	bl	25170 <__printf_chk@plt+0x13ab0>
   2b4f0:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2b4f4:	mov	r0, r8
   2b4f8:	bl	19460 <__printf_chk@plt+0x7da0>
   2b4fc:	ldr	r2, [sp, #8]
   2b500:	mov	r3, #0
   2b504:	mov	r0, r8
   2b508:	str	r2, [fp]
   2b50c:	str	r3, [r6, #516]	; 0x204
   2b510:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   2b514:	ldr	r0, [sp, #52]	; 0x34
   2b518:	cmp	r0, #0
   2b51c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2b520:	ldr	r3, [r0]
   2b524:	ldr	r3, [r3, #4]
   2b528:	blx	r3
   2b52c:	ldr	r3, [r7]
   2b530:	ldr	r1, [r3, #16]
   2b534:	ldr	r2, [r3, #12]
   2b538:	cmp	r2, r1
   2b53c:	mov	r1, #0
   2b540:	str	r1, [sp, #28]
   2b544:	bcc	2b234 <__printf_chk@plt+0x19b74>
   2b548:	add	r0, sp, #28
   2b54c:	bl	22534 <__printf_chk@plt+0x10e74>
   2b550:	mov	r4, r0
   2b554:	b	2b240 <__printf_chk@plt+0x19b80>
   2b558:	ldr	r2, [r6, #516]	; 0x204
   2b55c:	cmp	r3, #0
   2b560:	mov	r3, #0
   2b564:	str	r2, [r6, #512]	; 0x200
   2b568:	str	r3, [r6, #516]	; 0x204
   2b56c:	bne	2cdf8 <__printf_chk@plt+0x1b738>
   2b570:	ldr	r3, [r7]
   2b574:	ldr	r2, [r3, #12]
   2b578:	ldr	r1, [r3, #16]
   2b57c:	cmp	r2, r1
   2b580:	bcs	2b7a8 <__printf_chk@plt+0x1a0e8>
   2b584:	add	r1, r2, #1
   2b588:	str	r1, [r3, #12]
   2b58c:	ldrb	r0, [r2]
   2b590:	cmp	r0, #10
   2b594:	beq	2b7e0 <__printf_chk@plt+0x1a120>
   2b598:	add	r8, r0, #1
   2b59c:	cmp	r8, #127	; 0x7f
   2b5a0:	ldrls	pc, [pc, r8, lsl #2]
   2b5a4:	b	2cc74 <__printf_chk@plt+0x1b5b4>
   2b5a8:	strdeq	fp, [r2], -r8
   2b5ac:	andeq	ip, r2, r4, ror ip
   2b5b0:	andeq	ip, r2, r4, ror ip
   2b5b4:	andeq	ip, r2, r4, ror ip
   2b5b8:	andeq	ip, r2, r4, ror ip
   2b5bc:	andeq	ip, r2, r4, ror ip
   2b5c0:	andeq	ip, r2, r4, ror ip
   2b5c4:	andeq	ip, r2, r4, ror ip
   2b5c8:	andeq	ip, r2, r4, ror ip
   2b5cc:	andeq	ip, r2, r4, ror ip
   2b5d0:	andeq	ip, r2, r4, ror ip
   2b5d4:	andeq	ip, r2, r4, ror ip
   2b5d8:	andeq	ip, r2, r4, ror ip
   2b5dc:	andeq	ip, r2, r4, ror ip
   2b5e0:	andeq	ip, r2, r4, ror ip
   2b5e4:	andeq	ip, r2, r4, ror ip
   2b5e8:	andeq	ip, r2, r4, ror ip
   2b5ec:	andeq	ip, r2, r4, ror ip
   2b5f0:	andeq	ip, r2, r4, ror ip
   2b5f4:	andeq	ip, r2, r4, ror ip
   2b5f8:	andeq	ip, r2, r4, ror ip
   2b5fc:	andeq	ip, r2, r4, ror ip
   2b600:	andeq	ip, r2, r4, ror ip
   2b604:	andeq	ip, r2, r4, ror ip
   2b608:	andeq	ip, r2, r4, ror ip
   2b60c:	andeq	ip, r2, r4, ror ip
   2b610:	andeq	ip, r2, r4, ror ip
   2b614:	andeq	ip, r2, r4, ror ip
   2b618:	andeq	ip, r2, r4, ror ip
   2b61c:	andeq	ip, r2, r4, ror ip
   2b620:	andeq	ip, r2, r4, ror ip
   2b624:	andeq	ip, r2, r4, ror ip
   2b628:	andeq	ip, r2, r4, ror ip
   2b62c:	ldrdeq	fp, [r2], -r0
   2b630:	andeq	fp, r2, r8, lsr #18
   2b634:	andeq	fp, r2, r0, lsl #16
   2b638:	muleq	r2, r4, fp
   2b63c:	andeq	fp, r2, r8, asr #23
   2b640:	andeq	fp, r2, r4, lsl #18
   2b644:	ldrdeq	fp, [r2], -ip
   2b648:	andeq	fp, r2, r8, asr r9
   2b64c:	andeq	ip, r2, r4, lsr r6
   2b650:	andeq	fp, r2, r4, asr #19
   2b654:	strdeq	ip, [r2], -r0
   2b658:	andeq	ip, r2, r4, ror ip
   2b65c:	ldrdeq	ip, [r2], -r0
   2b660:	andeq	fp, r2, r4, lsr r9
   2b664:	andeq	ip, r2, r4, ror ip
   2b668:	andeq	ip, r2, r4, asr #11
   2b66c:	andeq	ip, r2, r4, lsl r7
   2b670:	andeq	ip, r2, r4, ror ip
   2b674:	andeq	ip, r2, r4, ror ip
   2b678:	andeq	ip, r2, r4, ror ip
   2b67c:	andeq	ip, r2, r4, ror ip
   2b680:	andeq	ip, r2, r4, ror ip
   2b684:	andeq	ip, r2, r4, ror ip
   2b688:	andeq	ip, r2, r4, ror ip
   2b68c:	andeq	ip, r2, r4, ror ip
   2b690:	andeq	ip, r2, r4, ror ip
   2b694:	andeq	fp, r2, ip, lsr #19
   2b698:	andeq	ip, r2, r4, ror ip
   2b69c:	andeq	ip, r2, r4, ror ip
   2b6a0:	andeq	ip, r2, r4, ror ip
   2b6a4:	andeq	ip, r2, r4, ror ip
   2b6a8:	andeq	fp, r2, r8, ror #19
   2b6ac:	andeq	ip, r2, r4, ror ip
   2b6b0:	andeq	ip, r2, r8, asr #12
   2b6b4:	andeq	ip, r2, r8, ror r2
   2b6b8:	andeq	ip, r2, ip, asr #2
   2b6bc:	strdeq	ip, [r2], -r4
   2b6c0:	andeq	fp, r2, r0, ror r5
   2b6c4:	ldrdeq	ip, [r2], -r0
   2b6c8:	andeq	ip, r2, r4, ror ip
   2b6cc:	muleq	r2, r0, sl
   2b6d0:	andeq	ip, r2, r4, ror ip
   2b6d4:	andeq	ip, r2, r4, ror ip
   2b6d8:	andeq	ip, r2, r4, ror ip
   2b6dc:	andeq	ip, r2, r8, lsr r9
   2b6e0:	andeq	ip, r2, ip, lsl r9
   2b6e4:	andeq	ip, r2, ip, asr #17
   2b6e8:	andeq	ip, r2, r8, lsl #17
   2b6ec:	andeq	ip, r2, r4, ror ip
   2b6f0:	andeq	ip, r2, r4, ror ip
   2b6f4:	andeq	ip, r2, r4, ror r7
   2b6f8:	andeq	ip, r2, r0, asr ip
   2b6fc:	andeq	ip, r2, r4, ror ip
   2b700:	andeq	ip, r2, r4, ror ip
   2b704:	andeq	ip, r2, r0, lsr #24
   2b708:	andeq	ip, r2, r4, ror ip
   2b70c:	andeq	ip, r2, ip, ror #22
   2b710:	andeq	ip, r2, r0, lsl fp
   2b714:	andeq	ip, r2, r4, ror #9
   2b718:	andeq	ip, r2, r0, lsr #9
   2b71c:	andeq	ip, r2, r4, ror ip
   2b720:	andeq	ip, r2, r4, ror ip
   2b724:	andeq	fp, r2, r4, ror #16
   2b728:	andeq	fp, r2, r0, ror #17
   2b72c:	andeq	fp, r2, ip, ror r9
   2b730:	andeq	ip, r2, ip, asr r4
   2b734:	muleq	r2, r0, r3
   2b738:	andeq	fp, r2, ip, lsl r9
   2b73c:			; <UNDEFINED> instruction: 0x0002beb0
   2b740:	andeq	fp, r2, r0, lsl r9
   2b744:	andeq	fp, r2, r8, asr #28
   2b748:	andeq	fp, r2, r8, lsl lr
   2b74c:			; <UNDEFINED> instruction: 0x0002bdb8
   2b750:	andeq	ip, r2, r4, ror ip
   2b754:	andeq	ip, r2, r4, ror ip
   2b758:	andeq	fp, r2, ip, lsl #27
   2b75c:	andeq	ip, r2, r8, lsr r9
   2b760:	andeq	fp, r2, ip, asr sp
   2b764:	andeq	fp, r2, r4, lsr sp
   2b768:	andeq	fp, r2, r0, lsr #26
   2b76c:	andeq	ip, r2, r8, rrx
   2b770:	andeq	ip, r2, r4, ror ip
   2b774:	andeq	fp, r2, ip, ror #31
   2b778:	andeq	ip, r2, r8, lsr r0
   2b77c:	andeq	fp, r2, r0, lsl #30
   2b780:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   2b784:	andeq	fp, r2, r4, asr #30
   2b788:	andeq	fp, r2, r0, ror #24
   2b78c:	andeq	fp, r2, ip, lsl ip
   2b790:	andeq	ip, r2, r4, ror ip
   2b794:	andeq	ip, r2, r4, ror r0
   2b798:	andeq	fp, r2, r8, asr r8
   2b79c:	andeq	fp, r2, r8, asr #17
   2b7a0:	andeq	fp, r2, r0, lsr #19
   2b7a4:			; <UNDEFINED> instruction: 0x0002b9b8
   2b7a8:	add	r0, sp, #28
   2b7ac:	bl	22534 <__printf_chk@plt+0x10e74>
   2b7b0:	b	2b590 <__printf_chk@plt+0x19ed0>
   2b7b4:	ldr	r3, [pc, #2344]	; 2c0e4 <__printf_chk@plt+0x1aa24>
   2b7b8:	mov	r2, #1
   2b7bc:	str	r2, [r3]
   2b7c0:	mov	r3, #16
   2b7c4:	str	r3, [r5, #20]
   2b7c8:	ldr	r2, [sp, #452]	; 0x1c4
   2b7cc:	ldr	r3, [r9]
   2b7d0:	cmp	r2, r3
   2b7d4:	bne	2d5d4 <__printf_chk@plt+0x1bf14>
   2b7d8:	add	sp, sp, #460	; 0x1cc
   2b7dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b7e0:	ldr	r3, [r7]
   2b7e4:	ldr	ip, [r6, #516]	; 0x204
   2b7e8:	mov	r0, #0
   2b7ec:	ldr	r2, [r3, #12]
   2b7f0:	ldr	r1, [r3, #16]
   2b7f4:	str	ip, [r6, #512]	; 0x200
   2b7f8:	str	r0, [r6, #516]	; 0x204
   2b7fc:	b	2b224 <__printf_chk@plt+0x19b64>
   2b800:	ldr	r2, [r7]
   2b804:	ldr	r3, [r2, #12]
   2b808:	ldr	r0, [r2, #16]
   2b80c:	cmp	r3, r0
   2b810:	bcs	2b834 <__printf_chk@plt+0x1a174>
   2b814:	add	r1, r3, #1
   2b818:	str	r1, [r2, #12]
   2b81c:	ldrb	r3, [r3]
   2b820:	cmp	r3, #10
   2b824:	beq	2cf1c <__printf_chk@plt+0x1b85c>
   2b828:	mov	r3, r1
   2b82c:	cmp	r3, r0
   2b830:	bcc	2b814 <__printf_chk@plt+0x1a154>
   2b834:	mov	r0, #0
   2b838:	bl	22534 <__printf_chk@plt+0x10e74>
   2b83c:	cmp	r0, #10
   2b840:	beq	2cf1c <__printf_chk@plt+0x1b85c>
   2b844:	cmn	r0, #1
   2b848:	bne	2b800 <__printf_chk@plt+0x1a140>
   2b84c:	mov	r3, #29
   2b850:	str	r3, [r5, #20]
   2b854:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b858:	mov	r3, #11
   2b85c:	str	r3, [r5, #20]
   2b860:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b864:	ldr	r4, [pc, #2228]	; 2c120 <__printf_chk@plt+0x1aa60>
   2b868:	mov	r3, #24
   2b86c:	str	r3, [r5, #20]
   2b870:	ldr	r0, [r4]
   2b874:	bl	476dc <__printf_chk@plt+0x3601c>
   2b878:	mov	r6, r0
   2b87c:	ldr	r0, [r4]
   2b880:	bl	192ec <__printf_chk@plt+0x7c2c>
   2b884:	mov	r4, r0
   2b888:	mov	r0, #40	; 0x28
   2b88c:	bl	5130c <_Znwj@@Base>
   2b890:	ldr	r2, [pc, #2168]	; 2c110 <__printf_chk@plt+0x1aa50>
   2b894:	mov	r3, #0
   2b898:	str	r6, [r0, #28]
   2b89c:	str	r4, [r0, #36]	; 0x24
   2b8a0:	str	r0, [r5, #4]
   2b8a4:	str	r2, [r0]
   2b8a8:	str	r3, [r0, #4]
   2b8ac:	str	r3, [r0, #8]
   2b8b0:	str	r3, [r0, #12]
   2b8b4:	str	r3, [r0, #16]
   2b8b8:	str	r3, [r0, #20]
   2b8bc:	str	r3, [r0, #24]
   2b8c0:	strh	r3, [r0, #32]
   2b8c4:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b8c8:	ldr	r4, [pc, #2128]	; 2c120 <__printf_chk@plt+0x1aa60>
   2b8cc:	mov	r3, #24
   2b8d0:	str	r3, [r5, #20]
   2b8d4:	ldr	r0, [r4]
   2b8d8:	bl	47768 <__printf_chk@plt+0x360a8>
   2b8dc:	b	2b878 <__printf_chk@plt+0x1a1b8>
   2b8e0:	mov	r3, #20
   2b8e4:	str	r3, [r5, #20]
   2b8e8:	mov	r2, #0
   2b8ec:	ldr	r1, [pc, #2036]	; 2c0e8 <__printf_chk@plt+0x1aa28>
   2b8f0:	add	r0, sp, #72	; 0x48
   2b8f4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2b8f8:	ldr	r3, [sp, #72]	; 0x48
   2b8fc:	str	r3, [r5]
   2b900:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b904:	mov	r3, #7
   2b908:	str	r3, [r5, #20]
   2b90c:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b910:	mov	r3, #6
   2b914:	str	r3, [r5, #20]
   2b918:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b91c:	mov	r3, #8
   2b920:	str	r3, [r5, #20]
   2b924:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b928:	mov	r3, #26
   2b92c:	str	r3, [r5, #20]
   2b930:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b934:	mov	r3, #20
   2b938:	str	r3, [r5, #20]
   2b93c:	mov	r2, #0
   2b940:	ldr	r1, [pc, #1956]	; 2c0ec <__printf_chk@plt+0x1aa2c>
   2b944:	add	r0, sp, #72	; 0x48
   2b948:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2b94c:	ldr	r3, [sp, #72]	; 0x48
   2b950:	str	r3, [r5]
   2b954:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b958:	mov	r3, #20
   2b95c:	str	r3, [r5, #20]
   2b960:	mov	r2, #0
   2b964:	ldr	r1, [pc, #1924]	; 2c0f0 <__printf_chk@plt+0x1aa30>
   2b968:	add	r0, sp, #72	; 0x48
   2b96c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2b970:	ldr	r3, [sp, #72]	; 0x48
   2b974:	str	r3, [r5]
   2b978:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b97c:	mov	r3, #20
   2b980:	str	r3, [r5, #20]
   2b984:	mov	r2, #0
   2b988:	ldr	r1, [pc, #1892]	; 2c0f4 <__printf_chk@plt+0x1aa34>
   2b98c:	add	r0, sp, #72	; 0x48
   2b990:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2b994:	ldr	r3, [sp, #72]	; 0x48
   2b998:	str	r3, [r5]
   2b99c:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9a0:	mov	r3, #18
   2b9a4:	str	r3, [r5, #20]
   2b9a8:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9ac:	mov	r3, #28
   2b9b0:	str	r3, [r5, #20]
   2b9b4:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9b8:	mov	r3, #22
   2b9bc:	str	r3, [r5, #20]
   2b9c0:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9c4:	mov	r3, #27
   2b9c8:	str	r3, [r5, #20]
   2b9cc:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9d0:	mov	r3, #23
   2b9d4:	str	r3, [r5, #20]
   2b9d8:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9dc:	mov	r3, #3
   2b9e0:	str	r3, [r5, #20]
   2b9e4:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2b9e8:	add	r8, sp, #72	; 0x48
   2b9ec:	mov	r0, r8
   2b9f0:	bl	244b8 <__printf_chk@plt+0x12df8>
   2b9f4:	add	r4, sp, #48	; 0x30
   2b9f8:	mov	r2, #0
   2b9fc:	mov	r1, r2
   2ba00:	mov	r0, r4
   2ba04:	bl	27450 <__printf_chk@plt+0x15d90>
   2ba08:	cmp	r0, #13
   2ba0c:	beq	2ce04 <__printf_chk@plt+0x1b744>
   2ba10:	cmp	r0, #10
   2ba14:	cmnne	r0, #1
   2ba18:	beq	2ce30 <__printf_chk@plt+0x1b770>
   2ba1c:	cmp	r0, #0
   2ba20:	bne	2cde8 <__printf_chk@plt+0x1b728>
   2ba24:	ldr	r1, [sp, #48]	; 0x30
   2ba28:	mov	r0, r8
   2ba2c:	bl	24d20 <__printf_chk@plt+0x13660>
   2ba30:	b	2b9f8 <__printf_chk@plt+0x1a338>
   2ba34:	ldr	r3, [r7]
   2ba38:	mov	r2, #0
   2ba3c:	str	r2, [r6, #516]	; 0x204
   2ba40:	ldr	r1, [r3, #16]
   2ba44:	ldr	r2, [r3, #12]
   2ba48:	b	2b224 <__printf_chk@plt+0x19b64>
   2ba4c:	mov	r3, #5
   2ba50:	str	r3, [r5, #20]
   2ba54:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2ba58:	mov	r3, #1
   2ba5c:	str	r3, [r5, #20]
   2ba60:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2ba64:	ldr	r3, [r7]
   2ba68:	ldr	r1, [r6, #508]	; 0x1fc
   2ba6c:	mov	r0, r3
   2ba70:	ldr	r3, [r3]
   2ba74:	ldr	r3, [r3, #76]	; 0x4c
   2ba78:	blx	r3
   2ba7c:	mov	r3, #0
   2ba80:	str	r3, [r6, #508]	; 0x1fc
   2ba84:	b	2b52c <__printf_chk@plt+0x19e6c>
   2ba88:	ldr	r3, [r6, #36]	; 0x24
   2ba8c:	sub	r3, r3, #1
   2ba90:	str	r3, [r6, #36]	; 0x24
   2ba94:	b	2b52c <__printf_chk@plt+0x19e6c>
   2ba98:	ldr	r3, [r6, #36]	; 0x24
   2ba9c:	add	r3, r3, #1
   2baa0:	str	r3, [r6, #36]	; 0x24
   2baa4:	b	2b52c <__printf_chk@plt+0x19e6c>
   2baa8:	ldr	r3, [r7]
   2baac:	mov	r0, r3
   2bab0:	ldr	r3, [r3]
   2bab4:	ldr	r3, [r3, #80]	; 0x50
   2bab8:	blx	r3
   2babc:	str	r0, [r6, #508]	; 0x1fc
   2bac0:	b	2b52c <__printf_chk@plt+0x19e6c>
   2bac4:	ldr	r3, [r7]
   2bac8:	ldr	r1, [r6, #508]	; 0x1fc
   2bacc:	mov	r0, r3
   2bad0:	ldr	r3, [r3]
   2bad4:	ldr	r3, [r3, #76]	; 0x4c
   2bad8:	blx	r3
   2badc:	mov	r3, #1
   2bae0:	str	r3, [r6, #508]	; 0x1fc
   2bae4:	b	2b52c <__printf_chk@plt+0x19e6c>
   2bae8:	mov	r3, #0
   2baec:	str	r3, [r5, #20]
   2baf0:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2baf4:	mov	r3, #10
   2baf8:	str	r3, [r5, #20]
   2bafc:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bb00:	mov	r3, #19
   2bb04:	str	r3, [r5, #20]
   2bb08:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bb0c:	mov	r3, #17
   2bb10:	strb	r4, [r5, #8]
   2bb14:	str	r3, [r5, #20]
   2bb18:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bb1c:	mov	r3, #25
   2bb20:	str	r3, [r5, #20]
   2bb24:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bb28:	ldr	r0, [sp, #28]
   2bb2c:	cmp	r0, #0
   2bb30:	beq	2ce88 <__printf_chk@plt+0x1b7c8>
   2bb34:	ldr	r3, [r0]
   2bb38:	ldr	r3, [r3, #140]	; 0x8c
   2bb3c:	blx	r3
   2bb40:	subs	r4, r0, #0
   2bb44:	beq	2ce74 <__printf_chk@plt+0x1b7b4>
   2bb48:	mov	r0, r5
   2bb4c:	add	r1, r4, #28
   2bb50:	bl	23a8c <__printf_chk@plt+0x123cc>
   2bb54:	ldr	r3, [r4]
   2bb58:	mov	r0, r4
   2bb5c:	ldr	r3, [r3, #4]
   2bb60:	blx	r3
   2bb64:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bb68:	uxtb	r4, r4
   2bb6c:	mov	r3, #2
   2bb70:	strb	r4, [r5, #8]
   2bb74:	str	r3, [r5, #20]
   2bb78:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bb7c:	mov	r0, #0
   2bb80:	bl	22534 <__printf_chk@plt+0x10e74>
   2bb84:	cmp	r0, #10
   2bb88:	beq	2cf3c <__printf_chk@plt+0x1b87c>
   2bb8c:	cmn	r0, #1
   2bb90:	beq	2b84c <__printf_chk@plt+0x1a18c>
   2bb94:	ldr	r3, [r7]
   2bb98:	ldrd	r0, [r3, #12]
   2bb9c:	cmp	r0, r1
   2bba0:	bcs	2bb7c <__printf_chk@plt+0x1a4bc>
   2bba4:	add	r2, r0, #1
   2bba8:	str	r2, [r3, #12]
   2bbac:	ldrb	r0, [r0]
   2bbb0:	cmp	r0, #10
   2bbb4:	beq	2cf48 <__printf_chk@plt+0x1b888>
   2bbb8:	mov	r0, r2
   2bbbc:	cmp	r0, r1
   2bbc0:	bcc	2bba4 <__printf_chk@plt+0x1a4e4>
   2bbc4:	b	2bb7c <__printf_chk@plt+0x1a4bc>
   2bbc8:	mov	r0, #2
   2bbcc:	bl	2729c <__printf_chk@plt+0x15bdc>
   2bbd0:	subs	r3, r0, #0
   2bbd4:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bbd8:	ldrb	r3, [r3]
   2bbdc:	cmp	r3, #0
   2bbe0:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bbe4:	bl	252f8 <__printf_chk@plt+0x13c38>
   2bbe8:	ldr	r3, [r7]
   2bbec:	ldr	r2, [r3, #12]
   2bbf0:	ldr	r1, [r3, #16]
   2bbf4:	b	2b224 <__printf_chk@plt+0x19b64>
   2bbf8:	ldr	r3, [pc, #1348]	; 2c144 <__printf_chk@plt+0x1aa84>
   2bbfc:	mov	r1, #29
   2bc00:	str	r3, [sp]
   2bc04:	mov	r2, r3
   2bc08:	str	r1, [r5, #20]
   2bc0c:	mov	r0, #2
   2bc10:	ldr	r1, [pc, #1248]	; 2c0f8 <__printf_chk@plt+0x1aa38>
   2bc14:	bl	22bc0 <__printf_chk@plt+0x11500>
   2bc18:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bc1c:	mov	r1, #118	; 0x76
   2bc20:	add	r0, sp, #24
   2bc24:	bl	2f9a4 <__printf_chk@plt+0x1e2e4>
   2bc28:	cmp	r0, #0
   2bc2c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bc30:	mov	r3, #14
   2bc34:	ldr	r1, [sp, #24]
   2bc38:	str	r3, [r5, #20]
   2bc3c:	add	r0, sp, #72	; 0x48
   2bc40:	bl	4a790 <__printf_chk@plt+0x390d0>
   2bc44:	mov	r0, #32
   2bc48:	bl	5130c <_Znwj@@Base>
   2bc4c:	ldr	r1, [sp, #72]	; 0x48
   2bc50:	mov	r4, r0
   2bc54:	bl	43884 <__printf_chk@plt+0x321c4>
   2bc58:	str	r4, [r5, #4]
   2bc5c:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bc60:	mov	r3, #0
   2bc64:	mov	r2, #4
   2bc68:	add	r0, sp, #48	; 0x30
   2bc6c:	str	r3, [sp, #48]	; 0x30
   2bc70:	str	r3, [sp, #52]	; 0x34
   2bc74:	str	r2, [sp, #68]	; 0x44
   2bc78:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2bc7c:	add	r8, sp, #72	; 0x48
   2bc80:	mov	r0, r8
   2bc84:	ldr	r1, [fp]
   2bc88:	ldr	r4, [r6, #36]	; 0x24
   2bc8c:	bl	1a894 <__printf_chk@plt+0x91d4>
   2bc90:	ldr	r3, [fp]
   2bc94:	str	r8, [fp]
   2bc98:	str	r3, [sp, #8]
   2bc9c:	b	2bcc8 <__printf_chk@plt+0x1a608>
   2bca0:	cmp	r3, #2
   2bca4:	beq	2d004 <__printf_chk@plt+0x1b944>
   2bca8:	ldr	r3, [r6, #508]	; 0x1fc
   2bcac:	cmp	r3, #0
   2bcb0:	bne	2b4cc <__printf_chk@plt+0x19e0c>
   2bcb4:	ldr	r3, [r6, #36]	; 0x24
   2bcb8:	cmp	r4, r3
   2bcbc:	beq	2b4cc <__printf_chk@plt+0x19e0c>
   2bcc0:	mov	r0, sl
   2bcc4:	bl	2ad64 <__printf_chk@plt+0x196a4>
   2bcc8:	mov	r0, sl
   2bccc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2bcd0:	ldr	r3, [r6, #124]	; 0x7c
   2bcd4:	cmp	r3, #29
   2bcd8:	beq	2d43c <__printf_chk@plt+0x1bd7c>
   2bcdc:	cmp	r3, #13
   2bce0:	beq	2b4b4 <__printf_chk@plt+0x19df4>
   2bce4:	ldr	r2, [sp, #68]	; 0x44
   2bce8:	cmp	r3, r2
   2bcec:	bne	2bcc0 <__printf_chk@plt+0x1a600>
   2bcf0:	cmp	r3, #15
   2bcf4:	beq	2d030 <__printf_chk@plt+0x1b970>
   2bcf8:	cmp	r3, #20
   2bcfc:	bne	2bca0 <__printf_chk@plt+0x1a5e0>
   2bd00:	ldr	r3, [r6, #104]	; 0x68
   2bd04:	ldr	r2, [sp, #48]	; 0x30
   2bd08:	sub	r3, r3, r2
   2bd0c:	clz	r3, r3
   2bd10:	lsr	r3, r3, #5
   2bd14:	cmp	r3, #0
   2bd18:	beq	2bcc0 <__printf_chk@plt+0x1a600>
   2bd1c:	b	2bca8 <__printf_chk@plt+0x1a5e8>
   2bd20:	bl	2dbd8 <__printf_chk@plt+0x1c518>
   2bd24:	mov	r3, #14
   2bd28:	str	r3, [r5, #20]
   2bd2c:	str	r0, [r5, #4]
   2bd30:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bd34:	add	r0, sp, #72	; 0x48
   2bd38:	bl	2734c <__printf_chk@plt+0x15c8c>
   2bd3c:	subs	r3, r0, #0
   2bd40:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bd44:	ldrb	r3, [r3]
   2bd48:	cmp	r3, #0
   2bd4c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bd50:	ldr	r1, [sp, #72]	; 0x48
   2bd54:	bl	26144 <__printf_chk@plt+0x14a84>
   2bd58:	b	2b52c <__printf_chk@plt+0x19e6c>
   2bd5c:	mov	r0, #0
   2bd60:	bl	2729c <__printf_chk@plt+0x15bdc>
   2bd64:	bl	23868 <__printf_chk@plt+0x121a8>
   2bd68:	ldr	r3, [r6, #508]	; 0x1fc
   2bd6c:	cmp	r3, #0
   2bd70:	bne	2b52c <__printf_chk@plt+0x19e6c>
   2bd74:	ldr	r3, [r7]
   2bd78:	mov	r2, #1
   2bd7c:	str	r2, [r6, #516]	; 0x204
   2bd80:	ldr	r1, [r3, #16]
   2bd84:	ldr	r2, [r3, #12]
   2bd88:	b	2b224 <__printf_chk@plt+0x19b64>
   2bd8c:	mov	r0, #2
   2bd90:	bl	2729c <__printf_chk@plt+0x15bdc>
   2bd94:	subs	r3, r0, #0
   2bd98:	str	r0, [r5]
   2bd9c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bda0:	ldrb	r3, [r3]
   2bda4:	cmp	r3, #0
   2bda8:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bdac:	mov	r3, #12
   2bdb0:	str	r3, [r5, #20]
   2bdb4:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bdb8:	mov	r1, #109	; 0x6d
   2bdbc:	add	r0, sp, #24
   2bdc0:	bl	2f9a4 <__printf_chk@plt+0x1e2e4>
   2bdc4:	cmp	r0, #0
   2bdc8:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bdcc:	mov	r3, #24
   2bdd0:	ldr	r1, [sp, #24]
   2bdd4:	str	r3, [r5, #20]
   2bdd8:	add	r0, sp, #72	; 0x48
   2bddc:	bl	4a7f4 <__printf_chk@plt+0x39134>
   2bde0:	ldr	r3, [pc, #824]	; 2c120 <__printf_chk@plt+0x1aa60>
   2bde4:	ldr	r0, [r3]
   2bde8:	bl	192ec <__printf_chk@plt+0x7c2c>
   2bdec:	mov	r4, r0
   2bdf0:	mov	r0, #40	; 0x28
   2bdf4:	bl	5130c <_Znwj@@Base>
   2bdf8:	ldr	r1, [pc, #784]	; 2c110 <__printf_chk@plt+0x1aa50>
   2bdfc:	ldr	r2, [sp, #72]	; 0x48
   2be00:	mov	r3, #0
   2be04:	str	r4, [r0, #36]	; 0x24
   2be08:	str	r0, [r5, #4]
   2be0c:	str	r1, [r0]
   2be10:	str	r2, [r0, #28]
   2be14:	b	2b8a8 <__printf_chk@plt+0x1a1e8>
   2be18:	mov	r0, #2
   2be1c:	bl	2729c <__printf_chk@plt+0x15bdc>
   2be20:	subs	r3, r0, #0
   2be24:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2be28:	ldrb	r3, [r3]
   2be2c:	cmp	r3, #0
   2be30:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2be34:	bl	258e4 <__printf_chk@plt+0x14224>
   2be38:	ldr	r3, [r7]
   2be3c:	ldr	r2, [r3, #12]
   2be40:	ldr	r1, [r3, #16]
   2be44:	b	2b224 <__printf_chk@plt+0x19b64>
   2be48:	mov	r0, #0
   2be4c:	bl	2729c <__printf_chk@plt+0x15bdc>
   2be50:	cmp	r0, #0
   2be54:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2be58:	ldrb	r3, [r0]
   2be5c:	cmp	r3, #0
   2be60:	beq	2d4d8 <__printf_chk@plt+0x1be18>
   2be64:	ldr	ip, [pc, #656]	; 2c0fc <__printf_chk@plt+0x1aa3c>
   2be68:	ldrb	r3, [ip, r3]
   2be6c:	cmp	r3, #0
   2be70:	beq	2d4d8 <__printf_chk@plt+0x1be18>
   2be74:	mov	r3, r0
   2be78:	b	2be88 <__printf_chk@plt+0x1a7c8>
   2be7c:	ldrb	r2, [ip, r1]
   2be80:	cmp	r2, #0
   2be84:	beq	2d4d8 <__printf_chk@plt+0x1be18>
   2be88:	ldrb	r1, [r3, #1]!
   2be8c:	cmp	r1, #0
   2be90:	bne	2be7c <__printf_chk@plt+0x1a7bc>
   2be94:	mov	r2, #10
   2be98:	ldr	r4, [fp]
   2be9c:	bl	11354 <strtol@plt>
   2bea0:	mov	r1, r0
   2bea4:	mov	r0, r4
   2bea8:	bl	19058 <__printf_chk@plt+0x7998>
   2beac:	b	2c048 <__printf_chk@plt+0x1a988>
   2beb0:	ldr	r4, [pc, #616]	; 2c120 <__printf_chk@plt+0x1aa60>
   2beb4:	mov	r3, #14
   2beb8:	str	r3, [r5, #20]
   2bebc:	ldr	r0, [r4]
   2bec0:	add	r0, r0, #24
   2bec4:	bl	18fd4 <__printf_chk@plt+0x7914>
   2bec8:	add	r1, r0, r0, lsr #31
   2becc:	add	r0, sp, #72	; 0x48
   2bed0:	asr	r1, r1, #1
   2bed4:	bl	4a790 <__printf_chk@plt+0x390d0>
   2bed8:	ldr	r0, [r4]
   2bedc:	bl	192ec <__printf_chk@plt+0x7c2c>
   2bee0:	mov	r6, r0
   2bee4:	mov	r0, #36	; 0x24
   2bee8:	bl	5130c <_Znwj@@Base>
   2beec:	mov	r2, r6
   2bef0:	ldr	r1, [sp, #72]	; 0x48
   2bef4:	mov	r4, r0
   2bef8:	bl	439fc <__printf_chk@plt+0x3233c>
   2befc:	b	2bc58 <__printf_chk@plt+0x1a598>
   2bf00:	mov	r3, #14
   2bf04:	str	r3, [r5, #20]
   2bf08:	mov	r0, #32
   2bf0c:	bl	5130c <_Znwj@@Base>
   2bf10:	ldr	r1, [pc, #496]	; 2c108 <__printf_chk@plt+0x1aa48>
   2bf14:	mov	r3, #0
   2bf18:	mov	r2, #9
   2bf1c:	str	r0, [r5, #4]
   2bf20:	str	r1, [r0]
   2bf24:	strb	r2, [r0, #28]
   2bf28:	str	r3, [r0, #4]
   2bf2c:	str	r3, [r0, #8]
   2bf30:	str	r3, [r0, #12]
   2bf34:	str	r3, [r0, #16]
   2bf38:	str	r3, [r0, #20]
   2bf3c:	str	r3, [r0, #24]
   2bf40:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2bf44:	mov	r1, #118	; 0x76
   2bf48:	add	r0, sp, #24
   2bf4c:	bl	2f9a4 <__printf_chk@plt+0x1e2e4>
   2bf50:	cmp	r0, #0
   2bf54:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2bf58:	mov	r3, #14
   2bf5c:	ldr	r1, [sp, #24]
   2bf60:	str	r3, [r5, #20]
   2bf64:	add	r0, sp, #72	; 0x48
   2bf68:	bl	4a790 <__printf_chk@plt+0x390d0>
   2bf6c:	ldr	r3, [pc, #428]	; 2c120 <__printf_chk@plt+0x1aa60>
   2bf70:	ldr	r0, [r3]
   2bf74:	bl	192ec <__printf_chk@plt+0x7c2c>
   2bf78:	mov	r6, r0
   2bf7c:	mov	r0, #36	; 0x24
   2bf80:	bl	5130c <_Znwj@@Base>
   2bf84:	mov	r2, r6
   2bf88:	ldr	r1, [sp, #72]	; 0x48
   2bf8c:	mov	r4, r0
   2bf90:	bl	439fc <__printf_chk@plt+0x3233c>
   2bf94:	b	2bc58 <__printf_chk@plt+0x1a598>
   2bf98:	ldr	r4, [pc, #384]	; 2c120 <__printf_chk@plt+0x1aa60>
   2bf9c:	mov	r3, #14
   2bfa0:	str	r3, [r5, #20]
   2bfa4:	ldr	r0, [r4]
   2bfa8:	add	r0, r0, #24
   2bfac:	bl	18fd4 <__printf_chk@plt+0x7914>
   2bfb0:	add	r1, r0, r0, lsr #31
   2bfb4:	add	r0, sp, #72	; 0x48
   2bfb8:	asr	r1, r1, #1
   2bfbc:	rsb	r1, r1, #0
   2bfc0:	bl	4a790 <__printf_chk@plt+0x390d0>
   2bfc4:	ldr	r0, [r4]
   2bfc8:	bl	192ec <__printf_chk@plt+0x7c2c>
   2bfcc:	mov	r6, r0
   2bfd0:	mov	r0, #36	; 0x24
   2bfd4:	bl	5130c <_Znwj@@Base>
   2bfd8:	mov	r2, r6
   2bfdc:	ldr	r1, [sp, #72]	; 0x48
   2bfe0:	mov	r4, r0
   2bfe4:	bl	439fc <__printf_chk@plt+0x3233c>
   2bfe8:	b	2bc58 <__printf_chk@plt+0x1a598>
   2bfec:	ldr	r4, [pc, #300]	; 2c120 <__printf_chk@plt+0x1aa60>
   2bff0:	mov	r3, #14
   2bff4:	str	r3, [r5, #20]
   2bff8:	ldr	r0, [r4]
   2bffc:	add	r0, r0, #24
   2c000:	bl	18fd4 <__printf_chk@plt+0x7914>
   2c004:	rsb	r1, r0, #0
   2c008:	add	r0, sp, #72	; 0x48
   2c00c:	bl	4a790 <__printf_chk@plt+0x390d0>
   2c010:	ldr	r0, [r4]
   2c014:	bl	192ec <__printf_chk@plt+0x7c2c>
   2c018:	mov	r6, r0
   2c01c:	mov	r0, #36	; 0x24
   2c020:	bl	5130c <_Znwj@@Base>
   2c024:	mov	r2, r6
   2c028:	ldr	r1, [sp, #72]	; 0x48
   2c02c:	mov	r4, r0
   2c030:	bl	439fc <__printf_chk@plt+0x3233c>
   2c034:	b	2bc58 <__printf_chk@plt+0x1a598>
   2c038:	add	r0, sp, #24
   2c03c:	bl	2f47c <__printf_chk@plt+0x1ddbc>
   2c040:	cmp	r0, #0
   2c044:	bne	2d4c8 <__printf_chk@plt+0x1be08>
   2c048:	ldr	r2, [r6, #508]	; 0x1fc
   2c04c:	ldr	r3, [r7]
   2c050:	cmp	r2, #0
   2c054:	moveq	r0, #1
   2c058:	ldr	r2, [r3, #12]
   2c05c:	ldr	r1, [r3, #16]
   2c060:	streq	r0, [r6, #516]	; 0x204
   2c064:	b	2b224 <__printf_chk@plt+0x19b64>
   2c068:	mov	r3, #21
   2c06c:	str	r3, [r5, #20]
   2c070:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c074:	mov	r0, r5
   2c078:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c07c:	ldr	r3, [r5, #20]
   2c080:	cmp	r3, #24
   2c084:	cmpne	r3, #14
   2c088:	beq	2d940 <__printf_chk@plt+0x1c280>
   2c08c:	mov	r1, #1
   2c090:	mov	r0, r5
   2c094:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   2c098:	subs	r1, r0, #0
   2c09c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c0a0:	ldr	r0, [fp]
   2c0a4:	bl	18ffc <__printf_chk@plt+0x793c>
   2c0a8:	subs	r8, r0, #0
   2c0ac:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c0b0:	mov	r0, #32
   2c0b4:	bl	5130c <_Znwj@@Base>
   2c0b8:	mov	r1, r8
   2c0bc:	mov	r4, r0
   2c0c0:	bl	43cc0 <__printf_chk@plt+0x32600>
   2c0c4:	mov	r3, #14
   2c0c8:	str	r4, [r5, #4]
   2c0cc:	str	r3, [r5, #20]
   2c0d0:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c0d4:	andeq	ip, r7, r0, lsl sp
   2c0d8:	andeq	sp, r7, r0, lsl r0
   2c0dc:	andeq	r6, r5, r0, lsl #21
   2c0e0:	andeq	sp, r7, r8, rrx
   2c0e4:	andeq	r2, r8, r8, ror #23
   2c0e8:	andeq	r6, r5, r0, ror lr
   2c0ec:	andeq	r7, r5, r8, asr #22
   2c0f0:	andeq	r8, r5, r4, asr r7
   2c0f4:	andeq	r8, r5, r0, asr r7
   2c0f8:	andeq	r8, r5, r4, ror #14
   2c0fc:	muleq	r8, r8, r0
   2c100:	strdeq	r8, [r5], -r0
   2c104:	andeq	r6, r8, r0, lsr #25
   2c108:	andeq	r7, r5, ip, ror r6
   2c10c:	strdeq	r9, [r5], -r8
   2c110:	andeq	sl, r5, r8, asr #2
   2c114:	andeq	r5, r8, r8, asr #20
   2c118:	andeq	r8, r5, r8, asr #16
   2c11c:	andeq	r2, r8, r8, lsr #26
   2c120:	strdeq	r2, [r8], -r8
   2c124:	andeq	r8, r5, ip, lsl r9
   2c128:	andeq	r8, r5, r8, ror #18
   2c12c:	andeq	r5, r8, r4, asr #18
   2c130:	andeq	r8, r5, r8, asr r7
   2c134:	andeq	r0, r0, fp, ror #14
   2c138:	muleq	r5, r8, fp
   2c13c:	andeq	r2, r8, r0, asr #25
   2c140:	ldrdeq	r6, [r8], -ip
   2c144:	andeq	r6, r8, r0, lsr #15
   2c148:	andeq	r8, r5, r4, lsl #18
   2c14c:	mov	r3, #0
   2c150:	mov	r2, #4
   2c154:	add	r0, sp, #72	; 0x48
   2c158:	str	r3, [sp, #72]	; 0x48
   2c15c:	str	r3, [sp, #76]	; 0x4c
   2c160:	str	r2, [sp, #92]	; 0x5c
   2c164:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c168:	ldr	r3, [sp, #92]	; 0x5c
   2c16c:	cmp	r3, #29
   2c170:	beq	2d520 <__printf_chk@plt+0x1be60>
   2c174:	cmp	r3, #13
   2c178:	beq	2d588 <__printf_chk@plt+0x1bec8>
   2c17c:	ldr	r3, [r6, #36]	; 0x24
   2c180:	add	r8, sp, #436	; 0x1b4
   2c184:	mov	r4, #0
   2c188:	str	r3, [sp, #20]
   2c18c:	mov	r3, #16
   2c190:	str	r3, [sp, #8]
   2c194:	mov	r0, sl
   2c198:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c19c:	ldr	r3, [r6, #124]	; 0x7c
   2c1a0:	ldr	r2, [sp, #92]	; 0x5c
   2c1a4:	add	r1, r8, r4
   2c1a8:	cmp	r3, r2
   2c1ac:	bne	2c1e4 <__printf_chk@plt+0x1ab24>
   2c1b0:	cmp	r3, #15
   2c1b4:	beq	2d184 <__printf_chk@plt+0x1bac4>
   2c1b8:	cmp	r3, #20
   2c1bc:	beq	2d164 <__printf_chk@plt+0x1baa4>
   2c1c0:	cmp	r3, #2
   2c1c4:	beq	2cea4 <__printf_chk@plt+0x1b7e4>
   2c1c8:	ldr	r2, [r6, #508]	; 0x1fc
   2c1cc:	cmp	r2, #0
   2c1d0:	bne	2d53c <__printf_chk@plt+0x1be7c>
   2c1d4:	ldr	r2, [r6, #36]	; 0x24
   2c1d8:	ldr	r0, [sp, #20]
   2c1dc:	cmp	r0, r2
   2c1e0:	beq	2d53c <__printf_chk@plt+0x1be7c>
   2c1e4:	cmp	r3, #2
   2c1e8:	ldrb	r2, [r6, #112]	; 0x70
   2c1ec:	beq	2ceb4 <__printf_chk@plt+0x1b7f4>
   2c1f0:	mov	r3, #0
   2c1f4:	strb	r3, [r1]
   2c1f8:	mov	r0, sl
   2c1fc:	bl	23bfc <__printf_chk@plt+0x1253c>
   2c200:	add	r4, sp, #48	; 0x30
   2c204:	mov	r1, r0
   2c208:	mov	r0, r4
   2c20c:	bl	4c730 <__printf_chk@plt+0x3b070>
   2c210:	ldr	r3, [pc, #-212]	; 2c144 <__printf_chk@plt+0x1aa84>
   2c214:	mov	r2, r4
   2c218:	str	r3, [sp]
   2c21c:	ldr	r1, [pc, #-292]	; 2c100 <__printf_chk@plt+0x1aa40>
   2c220:	mov	r0, #2
   2c224:	bl	22bc0 <__printf_chk@plt+0x11500>
   2c228:	add	r3, sp, #436	; 0x1b4
   2c22c:	cmp	r8, #0
   2c230:	cmpne	r8, r3
   2c234:	beq	2c240 <__printf_chk@plt+0x1ab80>
   2c238:	mov	r0, r8
   2c23c:	bl	114f8 <_ZdaPv@plt>
   2c240:	ldr	r3, [pc, #-324]	; 2c104 <__printf_chk@plt+0x1aa44>
   2c244:	ldr	r4, [r3]
   2c248:	ldr	r0, [sp, #76]	; 0x4c
   2c24c:	cmp	r0, #0
   2c250:	beq	2c260 <__printf_chk@plt+0x1aba0>
   2c254:	ldr	r3, [r0]
   2c258:	ldr	r3, [r3, #4]
   2c25c:	blx	r3
   2c260:	cmp	r4, #0
   2c264:	str	r4, [r5]
   2c268:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c26c:	mov	r3, #20
   2c270:	str	r3, [r5, #20]
   2c274:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c278:	add	r8, sp, #72	; 0x48
   2c27c:	mov	r3, #0
   2c280:	mov	r2, #4
   2c284:	mov	r0, r8
   2c288:	str	r3, [sp, #72]	; 0x48
   2c28c:	str	r3, [sp, #76]	; 0x4c
   2c290:	str	r2, [sp, #92]	; 0x5c
   2c294:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c298:	ldr	r4, [pc, #-356]	; 2c13c <__printf_chk@plt+0x1aa7c>
   2c29c:	mov	r0, r8
   2c2a0:	mov	r1, #1
   2c2a4:	ldr	r8, [r4, #36]	; 0x24
   2c2a8:	bl	23e84 <__printf_chk@plt+0x127c4>
   2c2ac:	cmp	r0, #0
   2c2b0:	beq	2c370 <__printf_chk@plt+0x1acb0>
   2c2b4:	ldr	r0, [pc, #-416]	; 2c11c <__printf_chk@plt+0x1aa5c>
   2c2b8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c2bc:	mov	r2, #0
   2c2c0:	mov	r3, #1
   2c2c4:	mov	r1, #117	; 0x75
   2c2c8:	add	r0, sp, #48	; 0x30
   2c2cc:	ldr	sl, [r7, #4]
   2c2d0:	ldr	r6, [r4, #40]	; 0x28
   2c2d4:	str	r2, [r7, #4]
   2c2d8:	str	r3, [r4, #40]	; 0x28
   2c2dc:	bl	4a050 <__printf_chk@plt+0x38990>
   2c2e0:	ldr	r3, [r4, #124]	; 0x7c
   2c2e4:	ldr	r2, [sp, #92]	; 0x5c
   2c2e8:	str	sl, [r7, #4]
   2c2ec:	cmp	r3, r2
   2c2f0:	str	r6, [r4, #40]	; 0x28
   2c2f4:	bne	2c324 <__printf_chk@plt+0x1ac64>
   2c2f8:	cmp	r3, #15
   2c2fc:	beq	2d794 <__printf_chk@plt+0x1c0d4>
   2c300:	cmp	r3, #20
   2c304:	beq	2d77c <__printf_chk@plt+0x1c0bc>
   2c308:	cmp	r3, #2
   2c30c:	beq	2d75c <__printf_chk@plt+0x1c09c>
   2c310:	ldr	r3, [r4, #36]	; 0x24
   2c314:	cmp	r8, r3
   2c318:	addeq	r4, r0, #48	; 0x30
   2c31c:	uxtbeq	r4, r4
   2c320:	beq	2c374 <__printf_chk@plt+0x1acb4>
   2c324:	ldr	r6, [pc, #-528]	; 2c11c <__printf_chk@plt+0x1aa5c>
   2c328:	mov	r0, r6
   2c32c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c330:	ldr	r3, [r4, #124]	; 0x7c
   2c334:	bic	r2, r3, #16
   2c338:	cmp	r2, #13
   2c33c:	beq	2d4ac <__printf_chk@plt+0x1bdec>
   2c340:	ldr	r2, [sp, #92]	; 0x5c
   2c344:	cmp	r3, r2
   2c348:	bne	2c328 <__printf_chk@plt+0x1ac68>
   2c34c:	cmp	r3, #15
   2c350:	beq	2d2f4 <__printf_chk@plt+0x1bc34>
   2c354:	cmp	r3, #20
   2c358:	beq	2d2dc <__printf_chk@plt+0x1bc1c>
   2c35c:	cmp	r3, #2
   2c360:	beq	2d2bc <__printf_chk@plt+0x1bbfc>
   2c364:	ldr	r3, [r4, #36]	; 0x24
   2c368:	cmp	r8, r3
   2c36c:	bne	2c328 <__printf_chk@plt+0x1ac68>
   2c370:	mov	r4, #48	; 0x30
   2c374:	ldr	r0, [sp, #76]	; 0x4c
   2c378:	cmp	r0, #0
   2c37c:	beq	2bb6c <__printf_chk@plt+0x1a4ac>
   2c380:	ldr	r3, [r0]
   2c384:	ldr	r3, [r3, #4]
   2c388:	blx	r3
   2c38c:	b	2bb6c <__printf_chk@plt+0x1a4ac>
   2c390:	mov	r3, #0
   2c394:	mov	r2, #4
   2c398:	mov	r0, #36	; 0x24
   2c39c:	str	r3, [sp, #72]	; 0x48
   2c3a0:	str	r3, [sp, #76]	; 0x4c
   2c3a4:	str	r2, [sp, #92]	; 0x5c
   2c3a8:	bl	5130c <_Znwj@@Base>
   2c3ac:	mov	sl, r0
   2c3b0:	bl	4408c <__printf_chk@plt+0x329cc>
   2c3b4:	add	r0, sp, #72	; 0x48
   2c3b8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c3bc:	ldr	r4, [pc, #-648]	; 2c13c <__printf_chk@plt+0x1aa7c>
   2c3c0:	ldr	fp, [pc, #-680]	; 2c120 <__printf_chk@plt+0x1aa60>
   2c3c4:	add	r6, r4, #104	; 0x68
   2c3c8:	ldr	r8, [r4, #36]	; 0x24
   2c3cc:	b	2c404 <__printf_chk@plt+0x1ad44>
   2c3d0:	cmp	r3, #2
   2c3d4:	beq	2cfa4 <__printf_chk@plt+0x1b8e4>
   2c3d8:	ldr	r3, [r4, #508]	; 0x1fc
   2c3dc:	cmp	r3, #0
   2c3e0:	bne	2d200 <__printf_chk@plt+0x1bb40>
   2c3e4:	ldr	r3, [r4, #36]	; 0x24
   2c3e8:	cmp	r8, r3
   2c3ec:	beq	2d200 <__printf_chk@plt+0x1bb40>
   2c3f0:	mov	r1, #1
   2c3f4:	mov	r0, r6
   2c3f8:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   2c3fc:	cmp	r0, #0
   2c400:	bne	2d464 <__printf_chk@plt+0x1bda4>
   2c404:	mov	r0, r6
   2c408:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c40c:	ldr	r3, [r4, #124]	; 0x7c
   2c410:	cmp	r3, #29
   2c414:	beq	2d484 <__printf_chk@plt+0x1bdc4>
   2c418:	cmp	r3, #13
   2c41c:	beq	2d1e8 <__printf_chk@plt+0x1bb28>
   2c420:	ldr	r2, [sp, #92]	; 0x5c
   2c424:	cmp	r3, r2
   2c428:	bne	2c3f0 <__printf_chk@plt+0x1ad30>
   2c42c:	cmp	r3, #15
   2c430:	beq	2cf8c <__printf_chk@plt+0x1b8cc>
   2c434:	cmp	r3, #20
   2c438:	bne	2c3d0 <__printf_chk@plt+0x1ad10>
   2c43c:	ldr	r3, [r4, #104]	; 0x68
   2c440:	ldr	r2, [sp, #72]	; 0x48
   2c444:	sub	r3, r3, r2
   2c448:	clz	r3, r3
   2c44c:	lsr	r3, r3, #5
   2c450:	cmp	r3, #0
   2c454:	beq	2c3f0 <__printf_chk@plt+0x1ad30>
   2c458:	b	2c3d8 <__printf_chk@plt+0x1ad18>
   2c45c:	mov	r0, #32
   2c460:	bl	5130c <_Znwj@@Base>
   2c464:	ldr	r2, [pc, #-868]	; 2c108 <__printf_chk@plt+0x1aa48>
   2c468:	mov	r3, #0
   2c46c:	mov	r1, #1
   2c470:	str	r2, [r0]
   2c474:	mov	r2, #14
   2c478:	str	r0, [r5, #4]
   2c47c:	strb	r1, [r0, #28]
   2c480:	str	r3, [r0, #4]
   2c484:	str	r3, [r0, #8]
   2c488:	str	r3, [r0, #12]
   2c48c:	str	r3, [r0, #16]
   2c490:	str	r3, [r0, #20]
   2c494:	str	r3, [r0, #24]
   2c498:	str	r2, [r5, #20]
   2c49c:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c4a0:	ldr	r4, [r6, #508]	; 0x1fc
   2c4a4:	cmp	r4, #0
   2c4a8:	bne	2d3e8 <__printf_chk@plt+0x1bd28>
   2c4ac:	mov	r0, #1
   2c4b0:	bl	270b8 <__printf_chk@plt+0x159f8>
   2c4b4:	subs	r8, r0, #0
   2c4b8:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c4bc:	ldrb	r3, [r8]
   2c4c0:	cmp	r3, #0
   2c4c4:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c4c8:	ldr	r3, [r6, #504]	; 0x1f8
   2c4cc:	cmp	r3, #0
   2c4d0:	beq	2d6cc <__printf_chk@plt+0x1c00c>
   2c4d4:	str	r4, [r6, #504]	; 0x1f8
   2c4d8:	bl	286e8 <__printf_chk@plt+0x17028>
   2c4dc:	str	r0, [r5]
   2c4e0:	b	2c26c <__printf_chk@plt+0x1abac>
   2c4e4:	mov	r0, #28
   2c4e8:	bl	5130c <_Znwj@@Base>
   2c4ec:	ldr	r2, [pc, #-1000]	; 2c10c <__printf_chk@plt+0x1aa4c>
   2c4f0:	mov	r3, #0
   2c4f4:	str	r3, [sp, #72]	; 0x48
   2c4f8:	str	r3, [sp, #76]	; 0x4c
   2c4fc:	str	r2, [r0]
   2c500:	str	r0, [sp, #48]	; 0x30
   2c504:	mov	r2, #4
   2c508:	str	r3, [r0, #4]
   2c50c:	str	r3, [r0, #8]
   2c510:	str	r3, [r0, #12]
   2c514:	str	r3, [r0, #16]
   2c518:	str	r3, [r0, #20]
   2c51c:	str	r3, [r0, #24]
   2c520:	add	r0, sp, #72	; 0x48
   2c524:	str	r2, [sp, #92]	; 0x5c
   2c528:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c52c:	ldr	r4, [pc, #-1016]	; 2c13c <__printf_chk@plt+0x1aa7c>
   2c530:	add	r6, r4, #104	; 0x68
   2c534:	ldr	r8, [r4, #36]	; 0x24
   2c538:	b	2c570 <__printf_chk@plt+0x1aeb0>
   2c53c:	cmp	r3, #2
   2c540:	beq	2cfbc <__printf_chk@plt+0x1b8fc>
   2c544:	ldr	r3, [r4, #508]	; 0x1fc
   2c548:	cmp	r3, #0
   2c54c:	bne	2d240 <__printf_chk@plt+0x1bb80>
   2c550:	ldr	r3, [r4, #36]	; 0x24
   2c554:	cmp	r8, r3
   2c558:	beq	2d240 <__printf_chk@plt+0x1bb80>
   2c55c:	add	r1, sp, #48	; 0x30
   2c560:	mov	r0, r6
   2c564:	bl	2a9bc <__printf_chk@plt+0x192fc>
   2c568:	cmp	r0, #0
   2c56c:	beq	2d420 <__printf_chk@plt+0x1bd60>
   2c570:	mov	r0, r6
   2c574:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c578:	ldr	r3, [r4, #124]	; 0x7c
   2c57c:	bic	r2, r3, #16
   2c580:	cmp	r2, #13
   2c584:	beq	2d228 <__printf_chk@plt+0x1bb68>
   2c588:	ldr	r2, [sp, #92]	; 0x5c
   2c58c:	cmp	r3, r2
   2c590:	bne	2c55c <__printf_chk@plt+0x1ae9c>
   2c594:	cmp	r3, #15
   2c598:	beq	2cfd4 <__printf_chk@plt+0x1b914>
   2c59c:	cmp	r3, #20
   2c5a0:	bne	2c53c <__printf_chk@plt+0x1ae7c>
   2c5a4:	ldr	r3, [r4, #104]	; 0x68
   2c5a8:	ldr	r2, [sp, #72]	; 0x48
   2c5ac:	sub	r3, r3, r2
   2c5b0:	clz	r3, r3
   2c5b4:	lsr	r3, r3, #5
   2c5b8:	cmp	r3, #0
   2c5bc:	beq	2c55c <__printf_chk@plt+0x1ae9c>
   2c5c0:	b	2c544 <__printf_chk@plt+0x1ae84>
   2c5c4:	mov	r3, #9
   2c5c8:	str	r3, [r5, #20]
   2c5cc:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c5d0:	mov	r3, #14
   2c5d4:	str	r3, [r5, #20]
   2c5d8:	mov	r0, #36	; 0x24
   2c5dc:	bl	5130c <_Znwj@@Base>
   2c5e0:	mov	r1, #0
   2c5e4:	mov	r4, r0
   2c5e8:	bl	45510 <__printf_chk@plt+0x33e50>
   2c5ec:	b	2bc58 <__printf_chk@plt+0x1a598>
   2c5f0:	mov	r0, #1
   2c5f4:	bl	2729c <__printf_chk@plt+0x15bdc>
   2c5f8:	subs	r3, r0, #0
   2c5fc:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c600:	ldrb	r3, [r3]
   2c604:	cmp	r3, #0
   2c608:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c60c:	ldr	r3, [r6, #504]	; 0x1f8
   2c610:	cmp	r3, #0
   2c614:	beq	2d5c0 <__printf_chk@plt+0x1bf00>
   2c618:	mov	r3, #0
   2c61c:	str	r3, [r6, #504]	; 0x1f8
   2c620:	bl	28650 <__printf_chk@plt+0x16f90>
   2c624:	ldr	r3, [r7]
   2c628:	ldr	r2, [r3, #12]
   2c62c:	ldr	r1, [r3, #16]
   2c630:	b	2b224 <__printf_chk@plt+0x19b64>
   2c634:	bl	2703c <__printf_chk@plt+0x1597c>
   2c638:	mov	r3, #20
   2c63c:	str	r3, [r5, #20]
   2c640:	str	r0, [r5]
   2c644:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c648:	mov	r3, #0
   2c64c:	mov	r2, #4
   2c650:	add	r0, sp, #72	; 0x48
   2c654:	str	r3, [sp, #72]	; 0x48
   2c658:	str	r3, [sp, #76]	; 0x4c
   2c65c:	str	r2, [sp, #92]	; 0x5c
   2c660:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c664:	ldr	r4, [pc, #-1328]	; 2c13c <__printf_chk@plt+0x1aa7c>
   2c668:	mov	fp, #0
   2c66c:	add	r8, r4, #104	; 0x68
   2c670:	ldr	sl, [r4, #36]	; 0x24
   2c674:	mov	r6, fp
   2c678:	b	2c6bc <__printf_chk@plt+0x1affc>
   2c67c:	cmp	r2, #2
   2c680:	beq	2d01c <__printf_chk@plt+0x1b95c>
   2c684:	ldr	r3, [r4, #508]	; 0x1fc
   2c688:	cmp	r3, #0
   2c68c:	bne	2d1b4 <__printf_chk@plt+0x1baf4>
   2c690:	ldr	r3, [r4, #36]	; 0x24
   2c694:	cmp	sl, r3
   2c698:	beq	2d1b4 <__printf_chk@plt+0x1baf4>
   2c69c:	ldrb	r3, [r4, #112]	; 0x70
   2c6a0:	clz	r3, r3
   2c6a4:	lsr	r3, r3, #5
   2c6a8:	cmp	r2, #2
   2c6ac:	orrne	r3, r3, #1
   2c6b0:	cmp	r3, #0
   2c6b4:	movne	r6, #1
   2c6b8:	mov	fp, #1
   2c6bc:	mov	r0, r8
   2c6c0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c6c4:	ldr	r2, [r4, #124]	; 0x7c
   2c6c8:	bic	r3, r2, #16
   2c6cc:	cmp	r3, #13
   2c6d0:	beq	2d19c <__printf_chk@plt+0x1badc>
   2c6d4:	ldr	r3, [sp, #92]	; 0x5c
   2c6d8:	cmp	r2, r3
   2c6dc:	bne	2c69c <__printf_chk@plt+0x1afdc>
   2c6e0:	cmp	r2, #15
   2c6e4:	beq	2cfec <__printf_chk@plt+0x1b92c>
   2c6e8:	cmp	r2, #20
   2c6ec:	bne	2c67c <__printf_chk@plt+0x1afbc>
   2c6f0:	ldr	r3, [r4, #104]	; 0x68
   2c6f4:	ldr	r1, [sp, #72]	; 0x48
   2c6f8:	sub	r3, r3, r1
   2c6fc:	clz	r3, r3
   2c700:	lsr	r3, r3, #5
   2c704:	cmp	r3, #0
   2c708:	moveq	r6, #1
   2c70c:	beq	2c6b8 <__printf_chk@plt+0x1aff8>
   2c710:	b	2c684 <__printf_chk@plt+0x1afc4>
   2c714:	ldr	r4, [pc, #-1532]	; 2c120 <__printf_chk@plt+0x1aa60>
   2c718:	ldr	r0, [r4]
   2c71c:	bl	19410 <__printf_chk@plt+0x7d50>
   2c720:	mov	r6, r0
   2c724:	ldr	r0, [r4]
   2c728:	bl	192ec <__printf_chk@plt+0x7c2c>
   2c72c:	mov	r4, r0
   2c730:	mov	r0, #40	; 0x28
   2c734:	bl	5130c <_Znwj@@Base>
   2c738:	ldr	r1, [pc, #-1584]	; 2c110 <__printf_chk@plt+0x1aa50>
   2c73c:	mov	r3, #0
   2c740:	mov	r2, #24
   2c744:	str	r2, [r5, #20]
   2c748:	str	r6, [r0, #28]
   2c74c:	str	r4, [r0, #36]	; 0x24
   2c750:	str	r0, [r5, #4]
   2c754:	stm	r0, {r1, r3}
   2c758:	str	r3, [r0, #8]
   2c75c:	str	r3, [r0, #12]
   2c760:	str	r3, [r0, #16]
   2c764:	str	r3, [r0, #20]
   2c768:	str	r3, [r0, #24]
   2c76c:	strh	r3, [r0, #32]
   2c770:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2c774:	add	r8, sp, #72	; 0x48
   2c778:	mov	r3, #0
   2c77c:	mov	r2, #4
   2c780:	mov	r0, r8
   2c784:	str	r3, [sp, #72]	; 0x48
   2c788:	str	r3, [sp, #76]	; 0x4c
   2c78c:	str	r2, [sp, #92]	; 0x5c
   2c790:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c794:	mov	r0, r8
   2c798:	mov	r1, #1
   2c79c:	bl	23e84 <__printf_chk@plt+0x127c4>
   2c7a0:	cmp	r0, #0
   2c7a4:	beq	2c86c <__printf_chk@plt+0x1b1ac>
   2c7a8:	mov	r0, sl
   2c7ac:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c7b0:	mov	r1, #0
   2c7b4:	mov	r0, #1
   2c7b8:	bl	2e024 <__printf_chk@plt+0x1c964>
   2c7bc:	subs	r8, r0, #0
   2c7c0:	bne	2c7d0 <__printf_chk@plt+0x1b110>
   2c7c4:	b	2c86c <__printf_chk@plt+0x1b1ac>
   2c7c8:	mov	r0, sl
   2c7cc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c7d0:	ldr	r3, [r6, #124]	; 0x7c
   2c7d4:	cmp	r3, #19
   2c7d8:	beq	2c7c8 <__printf_chk@plt+0x1b108>
   2c7dc:	mov	r1, r8
   2c7e0:	ldr	r0, [pc, #-1748]	; 2c114 <__printf_chk@plt+0x1aa54>
   2c7e4:	bl	13794 <__printf_chk@plt+0x20d4>
   2c7e8:	subs	r4, r0, #0
   2c7ec:	beq	2c808 <__printf_chk@plt+0x1b148>
   2c7f0:	ldr	r3, [r4]
   2c7f4:	add	r1, sp, #32
   2c7f8:	ldr	r3, [r3, #12]
   2c7fc:	blx	r3
   2c800:	cmp	r0, #0
   2c804:	bne	2c810 <__printf_chk@plt+0x1b150>
   2c808:	mov	r3, #0
   2c80c:	str	r3, [sp, #32]
   2c810:	ldr	r2, [sp, #32]
   2c814:	mov	r1, #117	; 0x75
   2c818:	add	r0, sp, #48	; 0x30
   2c81c:	bl	4a3c0 <__printf_chk@plt+0x38d00>
   2c820:	cmp	r0, #0
   2c824:	beq	2c86c <__printf_chk@plt+0x1b1ac>
   2c828:	ldr	r3, [sp, #92]	; 0x5c
   2c82c:	ldr	r2, [r6, #124]	; 0x7c
   2c830:	cmp	r3, r2
   2c834:	bne	2d5f4 <__printf_chk@plt+0x1bf34>
   2c838:	cmp	r3, #15
   2c83c:	beq	2d5d8 <__printf_chk@plt+0x1bf18>
   2c840:	cmp	r3, #20
   2c844:	beq	2d744 <__printf_chk@plt+0x1c084>
   2c848:	cmp	r3, #2
   2c84c:	beq	2d72c <__printf_chk@plt+0x1c06c>
   2c850:	cmp	r4, #0
   2c854:	ldr	r1, [sp, #48]	; 0x30
   2c858:	beq	2d80c <__printf_chk@plt+0x1c14c>
   2c85c:	ldr	r3, [r4]
   2c860:	mov	r0, r4
   2c864:	ldr	r3, [r3, #36]	; 0x24
   2c868:	blx	r3
   2c86c:	ldr	r0, [sp, #76]	; 0x4c
   2c870:	cmp	r0, #0
   2c874:	beq	2c048 <__printf_chk@plt+0x1a988>
   2c878:	ldr	r3, [r0]
   2c87c:	ldr	r3, [r3, #4]
   2c880:	blx	r3
   2c884:	b	2c048 <__printf_chk@plt+0x1a988>
   2c888:	mov	r0, #2
   2c88c:	bl	2729c <__printf_chk@plt+0x15bdc>
   2c890:	cmp	r0, #0
   2c894:	beq	2d3f0 <__printf_chk@plt+0x1bd30>
   2c898:	ldrb	r1, [r0]
   2c89c:	cmp	r1, #0
   2c8a0:	beq	2d3f0 <__printf_chk@plt+0x1bd30>
   2c8a4:	sub	r3, r1, #48	; 0x30
   2c8a8:	cmp	r3, #5
   2c8ac:	ldrls	pc, [pc, r3, lsl #2]
   2c8b0:	b	2daac <__printf_chk@plt+0x1c3ec>
   2c8b4:	andeq	ip, r2, ip, asr sp
   2c8b8:	andeq	ip, r2, r0, lsr sp
   2c8bc:	andeq	ip, r2, r0, asr #27
   2c8c0:	andeq	ip, r2, r4, lsl #27
   2c8c4:			; <UNDEFINED> instruction: 0x0002cdb0
   2c8c8:	andeq	ip, r2, r0, asr #25
   2c8cc:	mov	r1, #0
   2c8d0:	add	r0, r5, #12
   2c8d4:	bl	2f9a4 <__printf_chk@plt+0x1e2e4>
   2c8d8:	cmp	r0, #0
   2c8dc:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c8e0:	ldr	r1, [r5, #12]
   2c8e4:	cmp	r1, #0
   2c8e8:	bge	2d958 <__printf_chk@plt+0x1c298>
   2c8ec:	add	r0, sp, #72	; 0x48
   2c8f0:	bl	4c75c <__printf_chk@plt+0x3b09c>
   2c8f4:	ldr	r3, [r7, #4]
   2c8f8:	tst	r3, #1
   2c8fc:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2c900:	ldr	r3, [pc, #-1988]	; 2c144 <__printf_chk@plt+0x1aa84>
   2c904:	add	r2, sp, #72	; 0x48
   2c908:	str	r3, [sp]
   2c90c:	ldr	r1, [pc, #-2044]	; 2c118 <__printf_chk@plt+0x1aa58>
   2c910:	mov	r0, #0
   2c914:	bl	22bc0 <__printf_chk@plt+0x11500>
   2c918:	b	2b52c <__printf_chk@plt+0x19e6c>
   2c91c:	mov	r0, #0
   2c920:	bl	2729c <__printf_chk@plt+0x15bdc>
   2c924:	bl	238f0 <__printf_chk@plt+0x12230>
   2c928:	ldr	r3, [r6, #508]	; 0x1fc
   2c92c:	cmp	r3, #0
   2c930:	beq	2bd74 <__printf_chk@plt+0x1a6b4>
   2c934:	b	2b52c <__printf_chk@plt+0x19e6c>
   2c938:	cmp	r0, #108	; 0x6c
   2c93c:	add	r8, sp, #72	; 0x48
   2c940:	mov	r3, #0
   2c944:	mov	r4, r0
   2c948:	mov	r2, #4
   2c94c:	moveq	r1, #109	; 0x6d
   2c950:	movne	r1, #118	; 0x76
   2c954:	mov	r0, r8
   2c958:	str	r1, [sp, #12]
   2c95c:	str	r3, [sp, #72]	; 0x48
   2c960:	str	r3, [sp, #76]	; 0x4c
   2c964:	str	r2, [sp, #92]	; 0x5c
   2c968:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c96c:	ldr	r3, [r6, #36]	; 0x24
   2c970:	mov	r1, #1
   2c974:	mov	r0, r8
   2c978:	str	r3, [sp, #8]
   2c97c:	bl	23e84 <__printf_chk@plt+0x127c4>
   2c980:	cmp	r0, #0
   2c984:	beq	2d2ac <__printf_chk@plt+0x1bbec>
   2c988:	mov	r0, sl
   2c98c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2c990:	ldr	r1, [sp, #12]
   2c994:	add	r0, sp, #24
   2c998:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   2c99c:	cmp	r0, #0
   2c9a0:	beq	2d2ac <__printf_chk@plt+0x1bbec>
   2c9a4:	ldr	r3, [r6, #124]	; 0x7c
   2c9a8:	cmp	r3, #3
   2c9ac:	cmpne	r3, #27
   2c9b0:	beq	2d654 <__printf_chk@plt+0x1bf94>
   2c9b4:	ldr	r2, [sp, #92]	; 0x5c
   2c9b8:	ldr	r3, [r6, #124]	; 0x7c
   2c9bc:	cmp	r2, r3
   2c9c0:	bne	2c9ec <__printf_chk@plt+0x1b32c>
   2c9c4:	cmp	r2, #15
   2c9c8:	beq	2d7f4 <__printf_chk@plt+0x1c134>
   2c9cc:	cmp	r2, #20
   2c9d0:	beq	2d7dc <__printf_chk@plt+0x1c11c>
   2c9d4:	cmp	r2, #2
   2c9d8:	beq	2d7bc <__printf_chk@plt+0x1c0fc>
   2c9dc:	ldr	r3, [r6, #36]	; 0x24
   2c9e0:	ldr	r1, [sp, #8]
   2c9e4:	cmp	r1, r3
   2c9e8:	beq	2d818 <__printf_chk@plt+0x1c158>
   2c9ec:	mov	r1, #1
   2c9f0:	ldr	r0, [pc, #-2268]	; 2c11c <__printf_chk@plt+0x1aa5c>
   2c9f4:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   2c9f8:	mov	sl, r0
   2c9fc:	ldr	r0, [pc, #-2280]	; 2c11c <__printf_chk@plt+0x1aa5c>
   2ca00:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2ca04:	ldr	r2, [r6, #124]	; 0x7c
   2ca08:	ldr	r3, [sp, #92]	; 0x5c
   2ca0c:	cmp	r3, r2
   2ca10:	beq	2d660 <__printf_chk@plt+0x1bfa0>
   2ca14:	ldr	r3, [r7, #4]
   2ca18:	tst	r3, #8
   2ca1c:	bne	2d710 <__printf_chk@plt+0x1c050>
   2ca20:	ldr	r0, [sp, #76]	; 0x4c
   2ca24:	cmp	r0, #0
   2ca28:	beq	2ca38 <__printf_chk@plt+0x1b378>
   2ca2c:	ldr	r3, [r0]
   2ca30:	ldr	r3, [r3, #4]
   2ca34:	blx	r3
   2ca38:	cmp	sl, #0
   2ca3c:	beq	2d8c8 <__printf_chk@plt+0x1c208>
   2ca40:	ldr	r2, [pc, #-2344]	; 2c120 <__printf_chk@plt+0x1aa60>
   2ca44:	mov	r3, #14
   2ca48:	mov	r1, sl
   2ca4c:	ldr	r0, [r2]
   2ca50:	str	r3, [r5, #20]
   2ca54:	bl	18ffc <__printf_chk@plt+0x793c>
   2ca58:	cmp	r4, #108	; 0x6c
   2ca5c:	ldr	r1, [sp, #24]
   2ca60:	mov	r6, r0
   2ca64:	mov	r0, r8
   2ca68:	beq	2d8a4 <__printf_chk@plt+0x1c1e4>
   2ca6c:	bl	4a790 <__printf_chk@plt+0x390d0>
   2ca70:	mov	r0, #36	; 0x24
   2ca74:	bl	5130c <_Znwj@@Base>
   2ca78:	mov	r2, r6
   2ca7c:	mov	r3, #0
   2ca80:	ldr	r1, [sp, #72]	; 0x48
   2ca84:	mov	r4, r0
   2ca88:	bl	43b80 <__printf_chk@plt+0x324c0>
   2ca8c:	b	2bc58 <__printf_chk@plt+0x1a598>
   2ca90:	ldr	r2, [r6, #508]	; 0x1fc
   2ca94:	ldr	r3, [fp]
   2ca98:	cmp	r2, #0
   2ca9c:	bne	2caac <__printf_chk@plt+0x1b3ec>
   2caa0:	ldr	r1, [r3, #36]	; 0x24
   2caa4:	cmp	r1, #0
   2caa8:	bne	2d574 <__printf_chk@plt+0x1beb4>
   2caac:	ldr	r1, [r3, #28]
   2cab0:	add	r0, sp, #24
   2cab4:	bl	35028 <__printf_chk@plt+0x23968>
   2cab8:	cmp	r0, #0
   2cabc:	beq	2c048 <__printf_chk@plt+0x1a988>
   2cac0:	ldr	r1, [sp, #24]
   2cac4:	ldr	r0, [fp]
   2cac8:	bl	192a0 <__printf_chk@plt+0x7be0>
   2cacc:	b	2c048 <__printf_chk@plt+0x1a988>
   2cad0:	mov	r0, #0
   2cad4:	bl	2729c <__printf_chk@plt+0x15bdc>
   2cad8:	subs	r1, r0, #0
   2cadc:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2cae0:	ldr	r0, [fp]
   2cae4:	bl	190c0 <__printf_chk@plt+0x7a00>
   2cae8:	mov	r3, #1
   2caec:	str	r3, [r6, #516]	; 0x204
   2caf0:	b	2b52c <__printf_chk@plt+0x19e6c>
   2caf4:	bl	2eacc <__printf_chk@plt+0x1d40c>
   2caf8:	cmp	r0, #0
   2cafc:	str	r0, [r5, #4]
   2cb00:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2cb04:	mov	r3, #14
   2cb08:	str	r3, [r5, #20]
   2cb0c:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2cb10:	mov	r0, #2
   2cb14:	bl	2729c <__printf_chk@plt+0x15bdc>
   2cb18:	subs	r3, r0, #0
   2cb1c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2cb20:	ldrb	r3, [r3]
   2cb24:	cmp	r3, #0
   2cb28:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2cb2c:	bl	24570 <__printf_chk@plt+0x12eb0>
   2cb30:	ldr	r3, [r0]
   2cb34:	ldr	r3, [r3, #12]
   2cb38:	blx	r3
   2cb3c:	subs	r8, r0, #0
   2cb40:	bne	2d964 <__printf_chk@plt+0x1c2a4>
   2cb44:	ldr	r3, [pc, #-2568]	; 2c144 <__printf_chk@plt+0x1aa84>
   2cb48:	ldr	r1, [pc, #-2604]	; 2c124 <__printf_chk@plt+0x1aa64>
   2cb4c:	mov	r2, r3
   2cb50:	str	r3, [sp]
   2cb54:	mov	r0, #2
   2cb58:	bl	22bc0 <__printf_chk@plt+0x11500>
   2cb5c:	ldr	r3, [r7]
   2cb60:	ldr	r2, [r3, #12]
   2cb64:	ldr	r1, [r3, #16]
   2cb68:	b	2b224 <__printf_chk@plt+0x19b64>
   2cb6c:	mov	r3, #0
   2cb70:	mov	r2, #4
   2cb74:	add	r0, sp, #48	; 0x30
   2cb78:	str	r3, [sp, #48]	; 0x30
   2cb7c:	str	r3, [sp, #52]	; 0x34
   2cb80:	str	r2, [sp, #68]	; 0x44
   2cb84:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2cb88:	add	r8, sp, #72	; 0x48
   2cb8c:	ldr	r3, [r6, #36]	; 0x24
   2cb90:	mov	r0, r8
   2cb94:	str	r3, [sp, #8]
   2cb98:	bl	244b8 <__printf_chk@plt+0x12df8>
   2cb9c:	mov	r0, sl
   2cba0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2cba4:	ldr	r3, [r6, #124]	; 0x7c
   2cba8:	ldr	r2, [sp, #68]	; 0x44
   2cbac:	cmp	r3, r2
   2cbb0:	bne	2cbdc <__printf_chk@plt+0x1b51c>
   2cbb4:	cmp	r3, #15
   2cbb8:	beq	2d14c <__printf_chk@plt+0x1ba8c>
   2cbbc:	cmp	r3, #20
   2cbc0:	beq	2d0ac <__printf_chk@plt+0x1b9ec>
   2cbc4:	cmp	r3, #2
   2cbc8:	beq	2d048 <__printf_chk@plt+0x1b988>
   2cbcc:	ldr	r2, [r6, #36]	; 0x24
   2cbd0:	ldr	r1, [sp, #8]
   2cbd4:	cmp	r1, r2
   2cbd8:	beq	2d33c <__printf_chk@plt+0x1bc7c>
   2cbdc:	cmp	r3, #29
   2cbe0:	beq	2d40c <__printf_chk@plt+0x1bd4c>
   2cbe4:	cmp	r3, #13
   2cbe8:	beq	2d30c <__printf_chk@plt+0x1bc4c>
   2cbec:	cmp	r3, #19
   2cbf0:	beq	2ce9c <__printf_chk@plt+0x1b7dc>
   2cbf4:	cmp	r3, #25
   2cbf8:	beq	2cf5c <__printf_chk@plt+0x1b89c>
   2cbfc:	cmp	r3, #10
   2cc00:	moveq	r1, #1
   2cc04:	beq	2cc14 <__printf_chk@plt+0x1b554>
   2cc08:	cmp	r3, #0
   2cc0c:	moveq	r1, #8
   2cc10:	bne	2d058 <__printf_chk@plt+0x1b998>
   2cc14:	mov	r0, r8
   2cc18:	bl	24a54 <__printf_chk@plt+0x13394>
   2cc1c:	b	2cb9c <__printf_chk@plt+0x1b4dc>
   2cc20:	mov	r0, #2
   2cc24:	bl	2729c <__printf_chk@plt+0x15bdc>
   2cc28:	subs	r3, r0, #0
   2cc2c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2cc30:	ldrb	r3, [r3]
   2cc34:	cmp	r3, #0
   2cc38:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2cc3c:	bl	25918 <__printf_chk@plt+0x14258>
   2cc40:	ldr	r3, [r7]
   2cc44:	ldr	r2, [r3, #12]
   2cc48:	ldr	r1, [r3, #16]
   2cc4c:	b	2b224 <__printf_chk@plt+0x19b64>
   2cc50:	mov	r1, #0
   2cc54:	add	r0, sp, #24
   2cc58:	bl	2f9a4 <__printf_chk@plt+0x1e2e4>
   2cc5c:	cmp	r0, #0
   2cc60:	beq	2c048 <__printf_chk@plt+0x1a988>
   2cc64:	ldr	r1, [sp, #24]
   2cc68:	ldr	r0, [fp]
   2cc6c:	bl	192c4 <__printf_chk@plt+0x7c04>
   2cc70:	b	2c048 <__printf_chk@plt+0x1a988>
   2cc74:	ldr	r3, [r7, #24]
   2cc78:	mov	r4, r0
   2cc7c:	cmp	r3, r0
   2cc80:	cmpne	r0, #46	; 0x2e
   2cc84:	beq	2b268 <__printf_chk@plt+0x19ba8>
   2cc88:	bl	26cf4 <__printf_chk@plt+0x15634>
   2cc8c:	mov	r1, r0
   2cc90:	add	r0, sp, #72	; 0x48
   2cc94:	bl	4c730 <__printf_chk@plt+0x3b070>
   2cc98:	ldr	r3, [r7, #4]
   2cc9c:	tst	r3, #32768	; 0x8000
   2cca0:	beq	2b268 <__printf_chk@plt+0x19ba8>
   2cca4:	ldr	r3, [pc, #-2920]	; 2c144 <__printf_chk@plt+0x1aa84>
   2cca8:	add	r2, sp, #72	; 0x48
   2ccac:	str	r3, [sp]
   2ccb0:	ldr	r1, [pc, #-2960]	; 2c128 <__printf_chk@plt+0x1aa68>
   2ccb4:	mov	r0, #0
   2ccb8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ccbc:	b	2b268 <__printf_chk@plt+0x19ba8>
   2ccc0:	ldrb	r4, [r0, #1]
   2ccc4:	cmp	r4, #0
   2ccc8:	beq	2d8f4 <__printf_chk@plt+0x1c234>
   2cccc:	cmp	r4, #108	; 0x6c
   2ccd0:	cmpne	r4, #114	; 0x72
   2ccd4:	beq	2cce4 <__printf_chk@plt+0x1b624>
   2ccd8:	cmp	r4, #99	; 0x63
   2ccdc:	cmpne	r4, #105	; 0x69
   2cce0:	bne	2d920 <__printf_chk@plt+0x1c260>
   2cce4:	ldr	r8, [pc, #-3008]	; 2c12c <__printf_chk@plt+0x1aa6c>
   2cce8:	ldr	r2, [r6, #556]	; 0x22c
   2ccec:	ldr	r3, [r8]
   2ccf0:	cmp	r2, #0
   2ccf4:	add	r3, r3, #1
   2ccf8:	str	r3, [r8]
   2ccfc:	bne	2d884 <__printf_chk@plt+0x1c1c4>
   2cd00:	add	r1, r0, #2
   2cd04:	add	r0, sp, #72	; 0x48
   2cd08:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2cd0c:	mov	r0, #48	; 0x30
   2cd10:	bl	5130c <_Znwj@@Base>
   2cd14:	ldr	r3, [r8]
   2cd18:	mov	r2, r4
   2cd1c:	ldr	r1, [sp, #72]	; 0x48
   2cd20:	mov	r6, r0
   2cd24:	bl	44678 <__printf_chk@plt+0x32fb8>
   2cd28:	str	r6, [r5, #4]
   2cd2c:	b	2cb04 <__printf_chk@plt+0x1b444>
   2cd30:	ldr	r8, [r6, #556]	; 0x22c
   2cd34:	cmp	r8, #0
   2cd38:	bne	2ce5c <__printf_chk@plt+0x1b79c>
   2cd3c:	mov	r0, #48	; 0x30
   2cd40:	bl	5130c <_Znwj@@Base>
   2cd44:	mov	r2, r8
   2cd48:	mov	r1, #1
   2cd4c:	mov	r4, r0
   2cd50:	bl	44614 <__printf_chk@plt+0x32f54>
   2cd54:	str	r4, [r5, #4]
   2cd58:	b	2cb04 <__printf_chk@plt+0x1b444>
   2cd5c:	ldr	r8, [r6, #556]	; 0x22c
   2cd60:	cmp	r8, #0
   2cd64:	bne	2ce5c <__printf_chk@plt+0x1b79c>
   2cd68:	mov	r0, #48	; 0x30
   2cd6c:	bl	5130c <_Znwj@@Base>
   2cd70:	mov	r2, r8
   2cd74:	mov	r1, r8
   2cd78:	mov	r4, r0
   2cd7c:	bl	44614 <__printf_chk@plt+0x32f54>
   2cd80:	b	2cd54 <__printf_chk@plt+0x1b694>
   2cd84:	ldr	r2, [r6, #556]	; 0x22c
   2cd88:	ldr	r3, [r7]
   2cd8c:	add	r2, r2, #1
   2cd90:	mov	ip, #1
   2cd94:	mov	r0, #0
   2cd98:	ldr	r1, [r3, #16]
   2cd9c:	str	r2, [r6, #556]	; 0x22c
   2cda0:	ldr	r2, [r3, #12]
   2cda4:	str	ip, [r6, #516]	; 0x204
   2cda8:	str	r0, [r5, #4]
   2cdac:	b	2b224 <__printf_chk@plt+0x19b64>
   2cdb0:	ldr	r2, [r6, #556]	; 0x22c
   2cdb4:	ldr	r3, [r7]
   2cdb8:	sub	r2, r2, #1
   2cdbc:	b	2cd90 <__printf_chk@plt+0x1b6d0>
   2cdc0:	ldr	r3, [r6, #556]	; 0x22c
   2cdc4:	cmp	r3, #0
   2cdc8:	bne	2ce5c <__printf_chk@plt+0x1b79c>
   2cdcc:	mov	r0, #48	; 0x30
   2cdd0:	bl	5130c <_Znwj@@Base>
   2cdd4:	mov	r2, #1
   2cdd8:	mov	r1, r2
   2cddc:	mov	r4, r0
   2cde0:	bl	44614 <__printf_chk@plt+0x32f54>
   2cde4:	b	2cd54 <__printf_chk@plt+0x1b694>
   2cde8:	uxtb	r1, r0
   2cdec:	mov	r0, r8
   2cdf0:	bl	24a54 <__printf_chk@plt+0x13394>
   2cdf4:	b	2b9f8 <__printf_chk@plt+0x1a338>
   2cdf8:	mov	r3, #13
   2cdfc:	str	r3, [r5, #20]
   2ce00:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2ce04:	mov	r0, #64	; 0x40
   2ce08:	bl	5130c <_Znwj@@Base>
   2ce0c:	mov	r1, r8
   2ce10:	mov	r4, r0
   2ce14:	bl	26198 <__printf_chk@plt+0x14ad8>
   2ce18:	mov	r0, r8
   2ce1c:	bl	22138 <__printf_chk@plt+0x10a78>
   2ce20:	mov	r3, #14
   2ce24:	str	r4, [r5, #4]
   2ce28:	str	r3, [r5, #20]
   2ce2c:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2ce30:	cmn	r0, #1
   2ce34:	cmpne	r0, #10
   2ce38:	bne	2ce04 <__printf_chk@plt+0x1b744>
   2ce3c:	ldr	r3, [pc, #-3328]	; 2c144 <__printf_chk@plt+0x1aa84>
   2ce40:	ldr	r1, [pc, #-3352]	; 2c130 <__printf_chk@plt+0x1aa70>
   2ce44:	str	r3, [sp]
   2ce48:	mov	r2, r3
   2ce4c:	mov	r0, #2
   2ce50:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ce54:	mov	r0, r8
   2ce58:	bl	22138 <__printf_chk@plt+0x10a78>
   2ce5c:	ldr	r3, [r7]
   2ce60:	mov	r2, #0
   2ce64:	str	r2, [r5, #4]
   2ce68:	ldr	r1, [r3, #16]
   2ce6c:	ldr	r2, [r3, #12]
   2ce70:	b	2b224 <__printf_chk@plt+0x19b64>
   2ce74:	ldr	r2, [sp, #28]
   2ce78:	mov	r3, #14
   2ce7c:	str	r2, [r5, #4]
   2ce80:	str	r3, [r5, #20]
   2ce84:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2ce88:	ldr	r0, [pc, #-3420]	; 2c134 <__printf_chk@plt+0x1aa74>
   2ce8c:	ldr	r1, [pc, #-3420]	; 2c138 <__printf_chk@plt+0x1aa78>
   2ce90:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2ce94:	ldr	r0, [sp, #28]
   2ce98:	b	2bb34 <__printf_chk@plt+0x1a474>
   2ce9c:	mov	r1, #32
   2cea0:	b	2cc14 <__printf_chk@plt+0x1b554>
   2cea4:	ldrb	r2, [r6, #112]	; 0x70
   2cea8:	ldrb	r0, [sp, #80]	; 0x50
   2ceac:	cmp	r0, r2
   2ceb0:	beq	2c1c8 <__printf_chk@plt+0x1ab08>
   2ceb4:	cmp	r2, #0
   2ceb8:	strb	r2, [r1]
   2cebc:	beq	2c1f8 <__printf_chk@plt+0x1ab38>
   2cec0:	ldr	r3, [sp, #8]
   2cec4:	add	r4, r4, #1
   2cec8:	cmp	r4, r3
   2cecc:	blt	2c194 <__printf_chk@plt+0x1aad4>
   2ced0:	add	r3, sp, #436	; 0x1b4
   2ced4:	cmp	r8, r3
   2ced8:	beq	2cf64 <__printf_chk@plt+0x1b8a4>
   2cedc:	ldr	r3, [sp, #8]
   2cee0:	lsl	r3, r3, #1
   2cee4:	mov	r0, r3
   2cee8:	str	r3, [sp, #12]
   2ceec:	bl	113d8 <_Znaj@plt>
   2cef0:	mov	r1, r8
   2cef4:	ldr	r2, [sp, #8]
   2cef8:	str	r0, [sp, #16]
   2cefc:	bl	1157c <memcpy@plt>
   2cf00:	mov	r0, r8
   2cf04:	bl	114f8 <_ZdaPv@plt>
   2cf08:	ldr	r3, [sp, #12]
   2cf0c:	str	r3, [sp, #8]
   2cf10:	ldr	r3, [sp, #16]
   2cf14:	mov	r8, r3
   2cf18:	b	2c194 <__printf_chk@plt+0x1aad4>
   2cf1c:	ldr	r3, [pc, #-3560]	; 2c13c <__printf_chk@plt+0x1aa7c>
   2cf20:	mov	r2, #0
   2cf24:	mov	r0, #13
   2cf28:	ldr	r1, [r3, #516]	; 0x204
   2cf2c:	str	r0, [r5, #20]
   2cf30:	str	r1, [r3, #512]	; 0x200
   2cf34:	str	r2, [r3, #516]	; 0x204
   2cf38:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2cf3c:	ldr	r3, [r7]
   2cf40:	ldr	r2, [r3, #12]
   2cf44:	ldr	r1, [r3, #16]
   2cf48:	ldr	ip, [r6, #516]	; 0x204
   2cf4c:	mov	r0, #0
   2cf50:	str	ip, [r6, #512]	; 0x200
   2cf54:	str	r0, [r6, #516]	; 0x204
   2cf58:	b	2b224 <__printf_chk@plt+0x19b64>
   2cf5c:	mov	r1, #9
   2cf60:	b	2cc14 <__printf_chk@plt+0x1b554>
   2cf64:	mov	r0, #32
   2cf68:	bl	113d8 <_Znaj@plt>
   2cf6c:	mov	r3, #32
   2cf70:	ldr	r2, [sp, #8]
   2cf74:	add	r1, sp, #436	; 0x1b4
   2cf78:	mov	r8, r0
   2cf7c:	bl	11330 <__memcpy_chk@plt>
   2cf80:	mov	r3, #32
   2cf84:	str	r3, [sp, #8]
   2cf88:	b	2c194 <__printf_chk@plt+0x1aad4>
   2cf8c:	ldr	r3, [r4, #116]	; 0x74
   2cf90:	ldr	r2, [sp, #84]	; 0x54
   2cf94:	sub	r3, r3, r2
   2cf98:	clz	r3, r3
   2cf9c:	lsr	r3, r3, #5
   2cfa0:	b	2c450 <__printf_chk@plt+0x1ad90>
   2cfa4:	ldrb	r3, [r4, #112]	; 0x70
   2cfa8:	ldrb	r2, [sp, #80]	; 0x50
   2cfac:	sub	r3, r3, r2
   2cfb0:	clz	r3, r3
   2cfb4:	lsr	r3, r3, #5
   2cfb8:	b	2c450 <__printf_chk@plt+0x1ad90>
   2cfbc:	ldrb	r3, [r4, #112]	; 0x70
   2cfc0:	ldrb	r2, [sp, #80]	; 0x50
   2cfc4:	sub	r3, r3, r2
   2cfc8:	clz	r3, r3
   2cfcc:	lsr	r3, r3, #5
   2cfd0:	b	2c5b8 <__printf_chk@plt+0x1aef8>
   2cfd4:	ldr	r3, [r4, #116]	; 0x74
   2cfd8:	ldr	r2, [sp, #84]	; 0x54
   2cfdc:	sub	r3, r3, r2
   2cfe0:	clz	r3, r3
   2cfe4:	lsr	r3, r3, #5
   2cfe8:	b	2c5b8 <__printf_chk@plt+0x1aef8>
   2cfec:	ldr	r3, [r4, #116]	; 0x74
   2cff0:	ldr	r1, [sp, #84]	; 0x54
   2cff4:	sub	r3, r3, r1
   2cff8:	clz	r3, r3
   2cffc:	lsr	r3, r3, #5
   2d000:	b	2c704 <__printf_chk@plt+0x1b044>
   2d004:	ldrb	r3, [r6, #112]	; 0x70
   2d008:	ldrb	r2, [sp, #56]	; 0x38
   2d00c:	sub	r3, r3, r2
   2d010:	clz	r3, r3
   2d014:	lsr	r3, r3, #5
   2d018:	b	2bd14 <__printf_chk@plt+0x1a654>
   2d01c:	ldrb	r3, [r4, #112]	; 0x70
   2d020:	ldrb	r1, [sp, #80]	; 0x50
   2d024:	cmp	r1, r3
   2d028:	bne	2c6a0 <__printf_chk@plt+0x1afe0>
   2d02c:	b	2c684 <__printf_chk@plt+0x1afc4>
   2d030:	ldr	r3, [r6, #116]	; 0x74
   2d034:	ldr	r2, [sp, #60]	; 0x3c
   2d038:	sub	r3, r3, r2
   2d03c:	clz	r3, r3
   2d040:	lsr	r3, r3, #5
   2d044:	b	2bd14 <__printf_chk@plt+0x1a654>
   2d048:	ldrb	r1, [r6, #112]	; 0x70
   2d04c:	ldrb	r2, [sp, #56]	; 0x38
   2d050:	cmp	r1, r2
   2d054:	beq	2cbcc <__printf_chk@plt+0x1b50c>
   2d058:	ldr	r2, [pc, #-3872]	; 2c140 <__printf_chk@plt+0x1aa80>
   2d05c:	ldrb	r1, [r6, #112]	; 0x70
   2d060:	subs	r0, r3, #2
   2d064:	ldr	r2, [r2]
   2d068:	movne	r0, #1
   2d06c:	cmp	r1, #0
   2d070:	moveq	r0, #1
   2d074:	adds	r2, r2, #0
   2d078:	movne	r2, #1
   2d07c:	cmp	r0, #0
   2d080:	bne	2d0d8 <__printf_chk@plt+0x1ba18>
   2d084:	cmp	r1, #92	; 0x5c
   2d088:	movne	r2, #0
   2d08c:	andeq	r2, r2, #1
   2d090:	cmp	r2, #0
   2d094:	beq	2cc14 <__printf_chk@plt+0x1b554>
   2d098:	mov	r1, #92	; 0x5c
   2d09c:	mov	r0, r8
   2d0a0:	bl	24a54 <__printf_chk@plt+0x13394>
   2d0a4:	mov	r1, #92	; 0x5c
   2d0a8:	b	2cc14 <__printf_chk@plt+0x1b554>
   2d0ac:	ldr	r2, [r6, #104]	; 0x68
   2d0b0:	ldr	r1, [sp, #48]	; 0x30
   2d0b4:	sub	r2, r2, r1
   2d0b8:	clz	r2, r2
   2d0bc:	lsr	r2, r2, #5
   2d0c0:	cmp	r2, #0
   2d0c4:	bne	2cbcc <__printf_chk@plt+0x1b50c>
   2d0c8:	ldr	r2, [pc, #-3984]	; 2c140 <__printf_chk@plt+0x1aa80>
   2d0cc:	ldr	r2, [r2]
   2d0d0:	adds	r2, r2, #0
   2d0d4:	movne	r2, #1
   2d0d8:	cmp	r3, #20
   2d0dc:	movne	r2, #0
   2d0e0:	andeq	r2, r2, #1
   2d0e4:	cmp	r2, #0
   2d0e8:	bne	2d384 <__printf_chk@plt+0x1bcc4>
   2d0ec:	sub	r2, r3, #22
   2d0f0:	cmp	r2, #1
   2d0f4:	bls	2d13c <__printf_chk@plt+0x1ba7c>
   2d0f8:	sub	r2, r3, #27
   2d0fc:	bic	r3, r3, #4
   2d100:	cmp	r3, #3
   2d104:	cmpne	r2, #1
   2d108:	bls	2cb9c <__printf_chk@plt+0x1b4dc>
   2d10c:	mov	r0, sl
   2d110:	bl	23bfc <__printf_chk@plt+0x1253c>
   2d114:	mov	r1, r0
   2d118:	add	r0, sp, #32
   2d11c:	bl	4c730 <__printf_chk@plt+0x3b070>
   2d120:	ldr	r3, [pc, #-4068]	; 2c144 <__printf_chk@plt+0x1aa84>
   2d124:	add	r2, sp, #32
   2d128:	str	r3, [sp]
   2d12c:	ldr	r1, [pc, #-4076]	; 2c148 <__printf_chk@plt+0x1aa88>
   2d130:	mov	r0, #2
   2d134:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d138:	b	2cb9c <__printf_chk@plt+0x1b4dc>
   2d13c:	mov	r1, #32
   2d140:	mov	r0, r8
   2d144:	bl	24a54 <__printf_chk@plt+0x13394>
   2d148:	b	2cb9c <__printf_chk@plt+0x1b4dc>
   2d14c:	ldr	r2, [r6, #116]	; 0x74
   2d150:	ldr	r1, [sp, #60]	; 0x3c
   2d154:	sub	r2, r2, r1
   2d158:	clz	r2, r2
   2d15c:	lsr	r2, r2, #5
   2d160:	b	2d0c0 <__printf_chk@plt+0x1ba00>
   2d164:	ldr	r2, [r6, #104]	; 0x68
   2d168:	ldr	r0, [sp, #72]	; 0x48
   2d16c:	sub	r2, r2, r0
   2d170:	clz	r2, r2
   2d174:	lsr	r2, r2, #5
   2d178:	cmp	r2, #0
   2d17c:	bne	2c1c8 <__printf_chk@plt+0x1ab08>
   2d180:	b	2c1f0 <__printf_chk@plt+0x1ab30>
   2d184:	ldr	r2, [r6, #116]	; 0x74
   2d188:	ldr	r0, [sp, #84]	; 0x54
   2d18c:	sub	r2, r2, r0
   2d190:	clz	r2, r2
   2d194:	lsr	r2, r2, #5
   2d198:	b	2d178 <__printf_chk@plt+0x1bab8>
   2d19c:	ldr	r3, [r7, #4]
   2d1a0:	tst	r3, #8
   2d1a4:	bne	2d4e8 <__printf_chk@plt+0x1be28>
   2d1a8:	ldr	r0, [pc, #2540]	; 2db9c <__printf_chk@plt+0x1c4dc>
   2d1ac:	bl	25170 <__printf_chk@plt+0x13ab0>
   2d1b0:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2d1b4:	ldr	r0, [sp, #76]	; 0x4c
   2d1b8:	eor	r6, r6, #1
   2d1bc:	cmp	r0, #0
   2d1c0:	and	fp, fp, r6
   2d1c4:	beq	2d1d4 <__printf_chk@plt+0x1bb14>
   2d1c8:	ldr	r3, [r0]
   2d1cc:	ldr	r3, [r3, #4]
   2d1d0:	blx	r3
   2d1d4:	add	fp, fp, #48	; 0x30
   2d1d8:	mov	r3, #2
   2d1dc:	strb	fp, [r5, #8]
   2d1e0:	str	r3, [r5, #20]
   2d1e4:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2d1e8:	ldr	r3, [r7, #4]
   2d1ec:	tst	r3, #8
   2d1f0:	bne	2d61c <__printf_chk@plt+0x1bf5c>
   2d1f4:	ldr	r0, [pc, #2464]	; 2db9c <__printf_chk@plt+0x1c4dc>
   2d1f8:	bl	25170 <__printf_chk@plt+0x13ab0>
   2d1fc:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2d200:	ldr	r0, [sp, #76]	; 0x4c
   2d204:	cmp	r0, #0
   2d208:	beq	2d218 <__printf_chk@plt+0x1bb58>
   2d20c:	ldr	r3, [r0]
   2d210:	ldr	r3, [r3, #4]
   2d214:	blx	r3
   2d218:	mov	r3, #14
   2d21c:	str	sl, [r5, #4]
   2d220:	str	r3, [r5, #20]
   2d224:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2d228:	ldr	r3, [r7, #4]
   2d22c:	tst	r3, #8
   2d230:	bne	2d504 <__printf_chk@plt+0x1be44>
   2d234:	ldr	r0, [pc, #2400]	; 2db9c <__printf_chk@plt+0x1c4dc>
   2d238:	bl	25170 <__printf_chk@plt+0x13ab0>
   2d23c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2d240:	ldr	r4, [sp, #48]	; 0x30
   2d244:	cmp	r4, #0
   2d248:	beq	2d270 <__printf_chk@plt+0x1bbb0>
   2d24c:	mov	r2, #0
   2d250:	b	2d258 <__printf_chk@plt+0x1bb98>
   2d254:	mov	r4, r3
   2d258:	ldr	r3, [r4, #4]
   2d25c:	str	r2, [r4, #4]
   2d260:	cmp	r3, #0
   2d264:	mov	r2, r4
   2d268:	bne	2d254 <__printf_chk@plt+0x1bb94>
   2d26c:	str	r3, [sp, #48]	; 0x30
   2d270:	mov	r0, #32
   2d274:	bl	5130c <_Znwj@@Base>
   2d278:	mov	r1, r4
   2d27c:	mov	r6, r0
   2d280:	bl	43cc0 <__printf_chk@plt+0x32600>
   2d284:	ldr	r0, [sp, #76]	; 0x4c
   2d288:	cmp	r0, #0
   2d28c:	beq	2d29c <__printf_chk@plt+0x1bbdc>
   2d290:	ldr	r3, [r0]
   2d294:	ldr	r3, [r3, #4]
   2d298:	blx	r3
   2d29c:	mov	r3, #14
   2d2a0:	str	r6, [r5, #4]
   2d2a4:	str	r3, [r5, #20]
   2d2a8:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2d2ac:	ldr	r0, [sp, #76]	; 0x4c
   2d2b0:	cmp	r0, #0
   2d2b4:	bne	2b520 <__printf_chk@plt+0x19e60>
   2d2b8:	b	2b52c <__printf_chk@plt+0x19e6c>
   2d2bc:	ldrb	r3, [r4, #112]	; 0x70
   2d2c0:	ldrb	r2, [sp, #80]	; 0x50
   2d2c4:	sub	r3, r3, r2
   2d2c8:	clz	r3, r3
   2d2cc:	lsr	r3, r3, #5
   2d2d0:	cmp	r3, #0
   2d2d4:	beq	2c328 <__printf_chk@plt+0x1ac68>
   2d2d8:	b	2c364 <__printf_chk@plt+0x1aca4>
   2d2dc:	ldr	r3, [r4, #104]	; 0x68
   2d2e0:	ldr	r2, [sp, #72]	; 0x48
   2d2e4:	sub	r3, r3, r2
   2d2e8:	clz	r3, r3
   2d2ec:	lsr	r3, r3, #5
   2d2f0:	b	2d2d0 <__printf_chk@plt+0x1bc10>
   2d2f4:	ldr	r3, [r4, #116]	; 0x74
   2d2f8:	ldr	r2, [sp, #84]	; 0x54
   2d2fc:	sub	r3, r3, r2
   2d300:	clz	r3, r3
   2d304:	lsr	r3, r3, #5
   2d308:	b	2d2d0 <__printf_chk@plt+0x1bc10>
   2d30c:	ldr	r0, [pc, #2184]	; 2db9c <__printf_chk@plt+0x1c4dc>
   2d310:	bl	25170 <__printf_chk@plt+0x13ab0>
   2d314:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2d318:	ldr	r3, [r7, #4]
   2d31c:	tst	r3, #8
   2d320:	beq	2d33c <__printf_chk@plt+0x1bc7c>
   2d324:	ldr	r3, [pc, #2164]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d328:	ldr	r1, [pc, #2164]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d32c:	str	r3, [sp]
   2d330:	mov	r2, r3
   2d334:	mov	r0, #0
   2d338:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d33c:	mov	r0, #80	; 0x50
   2d340:	bl	5130c <_Znwj@@Base>
   2d344:	mov	r2, #0
   2d348:	mov	r1, r8
   2d34c:	mov	r4, r0
   2d350:	bl	47c64 <__printf_chk@plt+0x365a4>
   2d354:	mov	r0, r8
   2d358:	bl	22138 <__printf_chk@plt+0x10a78>
   2d35c:	ldr	r0, [sp, #52]	; 0x34
   2d360:	cmp	r0, #0
   2d364:	beq	2d374 <__printf_chk@plt+0x1bcb4>
   2d368:	ldr	r3, [r0]
   2d36c:	ldr	r3, [r3, #4]
   2d370:	blx	r3
   2d374:	cmp	r4, #0
   2d378:	str	r4, [r5, #4]
   2d37c:	beq	2b52c <__printf_chk@plt+0x19e6c>
   2d380:	b	2cb04 <__printf_chk@plt+0x1b444>
   2d384:	mov	r1, #1
   2d388:	mov	r0, sl
   2d38c:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   2d390:	ldr	r4, [r0, #60]	; 0x3c
   2d394:	ldrb	r3, [r4]
   2d398:	cmp	r3, #0
   2d39c:	beq	2cb9c <__printf_chk@plt+0x1b4dc>
   2d3a0:	mov	r1, #92	; 0x5c
   2d3a4:	mov	r0, r8
   2d3a8:	bl	24a54 <__printf_chk@plt+0x13394>
   2d3ac:	mov	r1, #91	; 0x5b
   2d3b0:	mov	r0, r8
   2d3b4:	bl	24a54 <__printf_chk@plt+0x13394>
   2d3b8:	ldrb	r1, [r4]
   2d3bc:	cmp	r1, #0
   2d3c0:	beq	2d3d8 <__printf_chk@plt+0x1bd18>
   2d3c4:	mov	r0, r8
   2d3c8:	bl	24a54 <__printf_chk@plt+0x13394>
   2d3cc:	ldrb	r1, [r4, #1]!
   2d3d0:	cmp	r1, #0
   2d3d4:	bne	2d3c4 <__printf_chk@plt+0x1bd04>
   2d3d8:	mov	r1, #93	; 0x5d
   2d3dc:	mov	r0, r8
   2d3e0:	bl	24a54 <__printf_chk@plt+0x13394>
   2d3e4:	b	2cb9c <__printf_chk@plt+0x1b4dc>
   2d3e8:	mov	r4, #91	; 0x5b
   2d3ec:	b	2bb6c <__printf_chk@plt+0x1a4ac>
   2d3f0:	ldr	r3, [pc, #1960]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d3f4:	ldr	r1, [pc, #1964]	; 2dba8 <__printf_chk@plt+0x1c4e8>
   2d3f8:	mov	r2, r3
   2d3fc:	str	r3, [sp]
   2d400:	mov	r0, #2
   2d404:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d408:	b	2ce5c <__printf_chk@plt+0x1b79c>
   2d40c:	ldr	r3, [r7, #4]
   2d410:	tst	r3, #8
   2d414:	bne	2d5a4 <__printf_chk@plt+0x1bee4>
   2d418:	mov	r4, #0
   2d41c:	b	2d354 <__printf_chk@plt+0x1bc94>
   2d420:	ldr	r3, [pc, #1912]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d424:	ldr	r1, [pc, #1920]	; 2dbac <__printf_chk@plt+0x1c4ec>
   2d428:	str	r3, [sp]
   2d42c:	mov	r2, r3
   2d430:	mov	r0, #2
   2d434:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d438:	b	2c570 <__printf_chk@plt+0x1aeb0>
   2d43c:	ldr	r3, [r7, #4]
   2d440:	tst	r3, #8
   2d444:	beq	2b4cc <__printf_chk@plt+0x19e0c>
   2d448:	ldr	r3, [pc, #1872]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d44c:	ldr	r1, [pc, #1872]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d450:	str	r3, [sp]
   2d454:	mov	r2, r3
   2d458:	mov	r0, #0
   2d45c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d460:	b	2b4cc <__printf_chk@plt+0x19e0c>
   2d464:	mov	r1, r0
   2d468:	ldr	r0, [fp]
   2d46c:	bl	18ffc <__printf_chk@plt+0x793c>
   2d470:	subs	r1, r0, #0
   2d474:	beq	2c404 <__printf_chk@plt+0x1ad44>
   2d478:	mov	r0, sl
   2d47c:	bl	44150 <__printf_chk@plt+0x32a90>
   2d480:	b	2c404 <__printf_chk@plt+0x1ad44>
   2d484:	ldr	r3, [r7, #4]
   2d488:	tst	r3, #8
   2d48c:	beq	2d200 <__printf_chk@plt+0x1bb40>
   2d490:	ldr	r3, [pc, #1800]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d494:	ldr	r1, [pc, #1800]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d498:	str	r3, [sp]
   2d49c:	mov	r2, r3
   2d4a0:	mov	r0, #0
   2d4a4:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d4a8:	b	2d200 <__printf_chk@plt+0x1bb40>
   2d4ac:	ldr	r3, [r7, #4]
   2d4b0:	tst	r3, #8
   2d4b4:	bne	2d638 <__printf_chk@plt+0x1bf78>
   2d4b8:	ldr	r0, [pc, #1756]	; 2db9c <__printf_chk@plt+0x1c4dc>
   2d4bc:	bl	25170 <__printf_chk@plt+0x13ab0>
   2d4c0:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2d4c4:	b	2c370 <__printf_chk@plt+0x1acb0>
   2d4c8:	ldr	r1, [sp, #24]
   2d4cc:	ldr	r0, [fp]
   2d4d0:	bl	19158 <__printf_chk@plt+0x7a98>
   2d4d4:	b	2c048 <__printf_chk@plt+0x1a988>
   2d4d8:	mov	r1, r0
   2d4dc:	ldr	r0, [fp]
   2d4e0:	bl	20ca0 <__printf_chk@plt+0xf5e0>
   2d4e4:	b	2c048 <__printf_chk@plt+0x1a988>
   2d4e8:	ldr	r3, [pc, #1712]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d4ec:	ldr	r1, [pc, #1712]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d4f0:	str	r3, [sp]
   2d4f4:	mov	r2, r3
   2d4f8:	mov	r0, #0
   2d4fc:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d500:	b	2d1a8 <__printf_chk@plt+0x1bae8>
   2d504:	ldr	r3, [pc, #1684]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d508:	ldr	r1, [pc, #1684]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d50c:	str	r3, [sp]
   2d510:	mov	r2, r3
   2d514:	mov	r0, #0
   2d518:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d51c:	b	2d234 <__printf_chk@plt+0x1bb74>
   2d520:	ldr	r3, [pc, #1656]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d524:	ldr	r1, [pc, #1668]	; 2dbb0 <__printf_chk@plt+0x1c4f0>
   2d528:	str	r3, [sp]
   2d52c:	mov	r2, r3
   2d530:	mov	r0, #2
   2d534:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d538:	b	2c240 <__printf_chk@plt+0x1ab80>
   2d53c:	add	r3, sp, #436	; 0x1b4
   2d540:	mov	r2, #0
   2d544:	cmp	r8, r3
   2d548:	strb	r2, [r1]
   2d54c:	beq	2d68c <__printf_chk@plt+0x1bfcc>
   2d550:	mov	r1, r8
   2d554:	add	r0, sp, #48	; 0x30
   2d558:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2d55c:	cmp	r8, #0
   2d560:	beq	2d56c <__printf_chk@plt+0x1beac>
   2d564:	mov	r0, r8
   2d568:	bl	114f8 <_ZdaPv@plt>
   2d56c:	ldr	r4, [sp, #48]	; 0x30
   2d570:	b	2c248 <__printf_chk@plt+0x1ab88>
   2d574:	add	r0, sp, #24
   2d578:	bl	35028 <__printf_chk@plt+0x23968>
   2d57c:	cmp	r0, #0
   2d580:	beq	2c048 <__printf_chk@plt+0x1a988>
   2d584:	b	2cac0 <__printf_chk@plt+0x1b400>
   2d588:	ldr	r3, [pc, #1552]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d58c:	ldr	r1, [pc, #1568]	; 2dbb4 <__printf_chk@plt+0x1c4f4>
   2d590:	str	r3, [sp]
   2d594:	mov	r2, r3
   2d598:	mov	r0, #2
   2d59c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d5a0:	b	2c240 <__printf_chk@plt+0x1ab80>
   2d5a4:	ldr	r3, [pc, #1524]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d5a8:	ldr	r1, [pc, #1524]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d5ac:	str	r3, [sp]
   2d5b0:	mov	r2, r3
   2d5b4:	mov	r0, #0
   2d5b8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d5bc:	b	2d418 <__printf_chk@plt+0x1bd58>
   2d5c0:	bl	25e1c <__printf_chk@plt+0x1475c>
   2d5c4:	ldr	r3, [r7]
   2d5c8:	ldr	r2, [r3, #12]
   2d5cc:	ldr	r1, [r3, #16]
   2d5d0:	b	2b224 <__printf_chk@plt+0x19b64>
   2d5d4:	bl	1148c <__stack_chk_fail@plt>
   2d5d8:	ldr	r3, [sp, #84]	; 0x54
   2d5dc:	ldr	r2, [r6, #116]	; 0x74
   2d5e0:	sub	r3, r3, r2
   2d5e4:	clz	r3, r3
   2d5e8:	lsr	r3, r3, #5
   2d5ec:	cmp	r3, #0
   2d5f0:	bne	2c850 <__printf_chk@plt+0x1b190>
   2d5f4:	ldr	r3, [r7, #4]
   2d5f8:	tst	r3, #8
   2d5fc:	beq	2c850 <__printf_chk@plt+0x1b190>
   2d600:	ldr	r3, [pc, #1432]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d604:	ldr	r1, [pc, #1452]	; 2dbb8 <__printf_chk@plt+0x1c4f8>
   2d608:	str	r3, [sp]
   2d60c:	mov	r2, r3
   2d610:	mov	r0, #0
   2d614:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d618:	b	2c850 <__printf_chk@plt+0x1b190>
   2d61c:	ldr	r3, [pc, #1404]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d620:	ldr	r1, [pc, #1404]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d624:	str	r3, [sp]
   2d628:	mov	r2, r3
   2d62c:	mov	r0, #0
   2d630:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d634:	b	2d1f4 <__printf_chk@plt+0x1bb34>
   2d638:	ldr	r3, [pc, #1376]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d63c:	ldr	r1, [pc, #1376]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d640:	str	r3, [sp]
   2d644:	mov	r2, r3
   2d648:	mov	r0, #0
   2d64c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d650:	b	2d4b8 <__printf_chk@plt+0x1bdf8>
   2d654:	ldr	r0, [pc, #1376]	; 2dbbc <__printf_chk@plt+0x1c4fc>
   2d658:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2d65c:	b	2c9b4 <__printf_chk@plt+0x1b2f4>
   2d660:	cmp	r3, #15
   2d664:	beq	2d86c <__printf_chk@plt+0x1c1ac>
   2d668:	cmp	r3, #20
   2d66c:	beq	2d854 <__printf_chk@plt+0x1c194>
   2d670:	cmp	r3, #2
   2d674:	beq	2d834 <__printf_chk@plt+0x1c174>
   2d678:	ldr	r3, [r6, #36]	; 0x24
   2d67c:	ldr	r2, [sp, #8]
   2d680:	cmp	r2, r3
   2d684:	bne	2ca14 <__printf_chk@plt+0x1b354>
   2d688:	b	2ca20 <__printf_chk@plt+0x1b360>
   2d68c:	cmp	r4, #0
   2d690:	bne	2d7ac <__printf_chk@plt+0x1c0ec>
   2d694:	ldr	r3, [pc, #1284]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d698:	ldr	r1, [pc, #1312]	; 2dbc0 <__printf_chk@plt+0x1c500>
   2d69c:	str	r3, [sp]
   2d6a0:	mov	r2, r3
   2d6a4:	mov	r0, #2
   2d6a8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d6ac:	b	2c240 <__printf_chk@plt+0x1ab80>
   2d6b0:	ldr	r3, [pc, #1256]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d6b4:	ldr	r1, [pc, #1256]	; 2dba4 <__printf_chk@plt+0x1c4e4>
   2d6b8:	str	r3, [sp]
   2d6bc:	mov	r2, r3
   2d6c0:	mov	r0, #0
   2d6c4:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d6c8:	b	2b4c0 <__printf_chk@plt+0x19e00>
   2d6cc:	bl	52c58 <_ZdlPv@@Base+0x18fc>
   2d6d0:	subs	r4, r0, #0
   2d6d4:	beq	2d9c8 <__printf_chk@plt+0x1c308>
   2d6d8:	bl	536f4 <_ZdlPv@@Base+0x2398>
   2d6dc:	cmp	r0, #0
   2d6e0:	addne	r4, r0, #1
   2d6e4:	mov	r0, r4
   2d6e8:	bl	53218 <_ZdlPv@@Base+0x1ebc>
   2d6ec:	subs	r7, r0, #0
   2d6f0:	beq	2d980 <__printf_chk@plt+0x1c2c0>
   2d6f4:	mov	r1, r7
   2d6f8:	mov	r2, #0
   2d6fc:	add	r0, sp, #72	; 0x48
   2d700:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2d704:	ldr	r3, [sp, #72]	; 0x48
   2d708:	str	r3, [r5]
   2d70c:	b	2c26c <__printf_chk@plt+0x1abac>
   2d710:	ldr	r3, [pc, #1160]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d714:	ldr	r1, [pc, #1180]	; 2dbb8 <__printf_chk@plt+0x1c4f8>
   2d718:	str	r3, [sp]
   2d71c:	mov	r2, r3
   2d720:	mov	r0, #0
   2d724:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d728:	b	2ca20 <__printf_chk@plt+0x1b360>
   2d72c:	ldrb	r3, [sp, #80]	; 0x50
   2d730:	ldrb	r2, [r6, #112]	; 0x70
   2d734:	sub	r3, r3, r2
   2d738:	clz	r3, r3
   2d73c:	lsr	r3, r3, #5
   2d740:	b	2d5ec <__printf_chk@plt+0x1bf2c>
   2d744:	ldr	r3, [sp, #72]	; 0x48
   2d748:	ldr	r2, [r6, #104]	; 0x68
   2d74c:	sub	r3, r3, r2
   2d750:	clz	r3, r3
   2d754:	lsr	r3, r3, #5
   2d758:	b	2d5ec <__printf_chk@plt+0x1bf2c>
   2d75c:	ldrb	r3, [r4, #112]	; 0x70
   2d760:	ldrb	r2, [sp, #80]	; 0x50
   2d764:	sub	r3, r3, r2
   2d768:	clz	r3, r3
   2d76c:	lsr	r3, r3, #5
   2d770:	cmp	r3, #0
   2d774:	beq	2c324 <__printf_chk@plt+0x1ac64>
   2d778:	b	2c310 <__printf_chk@plt+0x1ac50>
   2d77c:	ldr	r3, [r4, #104]	; 0x68
   2d780:	ldr	r2, [sp, #72]	; 0x48
   2d784:	sub	r3, r3, r2
   2d788:	clz	r3, r3
   2d78c:	lsr	r3, r3, #5
   2d790:	b	2d770 <__printf_chk@plt+0x1c0b0>
   2d794:	ldr	r3, [r4, #116]	; 0x74
   2d798:	ldr	r2, [sp, #84]	; 0x54
   2d79c:	sub	r3, r3, r2
   2d7a0:	clz	r3, r3
   2d7a4:	lsr	r3, r3, #5
   2d7a8:	b	2d770 <__printf_chk@plt+0x1c0b0>
   2d7ac:	mov	r1, r8
   2d7b0:	add	r0, sp, #48	; 0x30
   2d7b4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2d7b8:	b	2d56c <__printf_chk@plt+0x1beac>
   2d7bc:	ldrb	r3, [sp, #80]	; 0x50
   2d7c0:	ldrb	r1, [r6, #112]	; 0x70
   2d7c4:	sub	r3, r3, r1
   2d7c8:	clz	r3, r3
   2d7cc:	lsr	r3, r3, #5
   2d7d0:	cmp	r3, #0
   2d7d4:	beq	2c9ec <__printf_chk@plt+0x1b32c>
   2d7d8:	b	2c9dc <__printf_chk@plt+0x1b31c>
   2d7dc:	ldr	r3, [sp, #72]	; 0x48
   2d7e0:	ldr	r1, [r6, #104]	; 0x68
   2d7e4:	sub	r3, r3, r1
   2d7e8:	clz	r3, r3
   2d7ec:	lsr	r3, r3, #5
   2d7f0:	b	2d7d0 <__printf_chk@plt+0x1c110>
   2d7f4:	ldr	r3, [sp, #84]	; 0x54
   2d7f8:	ldr	r1, [r6, #116]	; 0x74
   2d7fc:	sub	r3, r3, r1
   2d800:	clz	r3, r3
   2d804:	lsr	r3, r3, #5
   2d808:	b	2d7d0 <__printf_chk@plt+0x1c110>
   2d80c:	mov	r0, r8
   2d810:	bl	4b468 <__printf_chk@plt+0x39da8>
   2d814:	b	2c86c <__printf_chk@plt+0x1b1ac>
   2d818:	cmp	r2, #15
   2d81c:	mov	sl, #0
   2d820:	beq	2d86c <__printf_chk@plt+0x1c1ac>
   2d824:	cmp	r2, #20
   2d828:	beq	2d854 <__printf_chk@plt+0x1c194>
   2d82c:	cmp	r2, #2
   2d830:	bne	2ca20 <__printf_chk@plt+0x1b360>
   2d834:	ldrb	r3, [sp, #80]	; 0x50
   2d838:	ldrb	r2, [r6, #112]	; 0x70
   2d83c:	sub	r3, r3, r2
   2d840:	clz	r3, r3
   2d844:	lsr	r3, r3, #5
   2d848:	cmp	r3, #0
   2d84c:	beq	2ca14 <__printf_chk@plt+0x1b354>
   2d850:	b	2d678 <__printf_chk@plt+0x1bfb8>
   2d854:	ldr	r3, [sp, #72]	; 0x48
   2d858:	ldr	r2, [r6, #104]	; 0x68
   2d85c:	sub	r3, r3, r2
   2d860:	clz	r3, r3
   2d864:	lsr	r3, r3, #5
   2d868:	b	2d848 <__printf_chk@plt+0x1c188>
   2d86c:	ldr	r3, [sp, #84]	; 0x54
   2d870:	ldr	r2, [r6, #116]	; 0x74
   2d874:	sub	r3, r3, r2
   2d878:	clz	r3, r3
   2d87c:	lsr	r3, r3, #5
   2d880:	b	2d848 <__printf_chk@plt+0x1c188>
   2d884:	ldr	r3, [r7]
   2d888:	mov	ip, #1
   2d88c:	mov	r0, #0
   2d890:	ldr	r2, [r3, #12]
   2d894:	ldr	r1, [r3, #16]
   2d898:	str	ip, [r6, #516]	; 0x204
   2d89c:	str	r0, [r5, #4]
   2d8a0:	b	2b224 <__printf_chk@plt+0x19b64>
   2d8a4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   2d8a8:	mov	r0, #36	; 0x24
   2d8ac:	bl	5130c <_Znwj@@Base>
   2d8b0:	mov	r2, r6
   2d8b4:	mov	r3, #0
   2d8b8:	ldr	r1, [sp, #72]	; 0x48
   2d8bc:	mov	r4, r0
   2d8c0:	bl	43abc <__printf_chk@plt+0x323fc>
   2d8c4:	b	2bc58 <__printf_chk@plt+0x1a598>
   2d8c8:	ldr	r3, [pc, #756]	; 2dbc4 <__printf_chk@plt+0x1c504>
   2d8cc:	cmp	r4, #108	; 0x6c
   2d8d0:	ldr	r1, [pc, #752]	; 2dbc8 <__printf_chk@plt+0x1c508>
   2d8d4:	mov	r2, sl
   2d8d8:	movne	r1, r3
   2d8dc:	mov	r0, r8
   2d8e0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2d8e4:	ldr	r0, [sp, #72]	; 0x48
   2d8e8:	bl	2a55c <__printf_chk@plt+0x18e9c>
   2d8ec:	mov	sl, r0
   2d8f0:	b	2ca40 <__printf_chk@plt+0x1b380>
   2d8f4:	ldr	r3, [pc, #676]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d8f8:	ldr	r1, [pc, #716]	; 2dbcc <__printf_chk@plt+0x1c50c>
   2d8fc:	mov	r2, r3
   2d900:	str	r3, [sp]
   2d904:	mov	r0, #2
   2d908:	bl	22bc0 <__printf_chk@plt+0x11500>
   2d90c:	ldr	r3, [r7]
   2d910:	str	r4, [r5, #4]
   2d914:	ldr	r2, [r3, #12]
   2d918:	ldr	r1, [r3, #16]
   2d91c:	b	2b224 <__printf_chk@plt+0x19b64>
   2d920:	mov	r1, r4
   2d924:	add	r0, sp, #72	; 0x48
   2d928:	bl	4c77c <__printf_chk@plt+0x3b0bc>
   2d92c:	ldr	r3, [pc, #620]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2d930:	add	r2, sp, #72	; 0x48
   2d934:	str	r3, [sp]
   2d938:	ldr	r1, [pc, #656]	; 2dbd0 <__printf_chk@plt+0x1c510>
   2d93c:	b	2d400 <__printf_chk@plt+0x1bd40>
   2d940:	mov	r0, #32
   2d944:	bl	5130c <_Znwj@@Base>
   2d948:	ldr	r1, [r5, #4]
   2d94c:	mov	r4, r0
   2d950:	bl	43cc0 <__printf_chk@plt+0x32600>
   2d954:	b	2bc58 <__printf_chk@plt+0x1a598>
   2d958:	mov	r3, #15
   2d95c:	str	r3, [r5, #20]
   2d960:	b	2b7c8 <__printf_chk@plt+0x1a108>
   2d964:	mov	r0, #80	; 0x50
   2d968:	bl	5130c <_Znwj@@Base>
   2d96c:	mov	r1, r8
   2d970:	mov	r2, #0
   2d974:	mov	r4, r0
   2d978:	bl	47c64 <__printf_chk@plt+0x365a4>
   2d97c:	b	2c0c4 <__printf_chk@plt+0x1aa04>
   2d980:	mov	r0, r4
   2d984:	bl	115a0 <strlen@plt>
   2d988:	add	r0, r0, #2
   2d98c:	bl	113d8 <_Znaj@plt>
   2d990:	mov	r3, #117	; 0x75
   2d994:	mov	r1, r4
   2d998:	mov	r6, r0
   2d99c:	strb	r3, [r0], #1
   2d9a0:	bl	11444 <strcpy@plt>
   2d9a4:	mov	r2, r7
   2d9a8:	mov	r1, r6
   2d9ac:	add	r0, sp, #72	; 0x48
   2d9b0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2d9b4:	ldr	r3, [sp, #72]	; 0x48
   2d9b8:	mov	r0, r6
   2d9bc:	str	r3, [r5]
   2d9c0:	bl	114f8 <_ZdaPv@plt>
   2d9c4:	b	2c26c <__printf_chk@plt+0x1abac>
   2d9c8:	mov	r2, r4
   2d9cc:	mov	r1, r8
   2d9d0:	add	r0, sp, #72	; 0x48
   2d9d4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2d9d8:	ldr	r3, [sp, #72]	; 0x48
   2d9dc:	str	r3, [r5]
   2d9e0:	b	2c26c <__printf_chk@plt+0x1abac>
   2d9e4:	mov	r0, r4
   2d9e8:	bl	5135c <_ZdlPv@@Base>
   2d9ec:	bl	11498 <__cxa_end_cleanup@plt>
   2d9f0:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2d9f4:	mov	r0, r8
   2d9f8:	bl	22138 <__printf_chk@plt+0x10a78>
   2d9fc:	bl	11498 <__cxa_end_cleanup@plt>
   2da00:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2da04:	ldr	r0, [sp, #76]	; 0x4c
   2da08:	cmp	r0, #0
   2da0c:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2da10:	ldr	r3, [r0]
   2da14:	ldr	r3, [r3, #4]
   2da18:	blx	r3
   2da1c:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2da20:	ldr	r0, [sp, #76]	; 0x4c
   2da24:	cmp	r0, #0
   2da28:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2da2c:	ldr	r3, [r0]
   2da30:	ldr	r3, [r3, #4]
   2da34:	blx	r3
   2da38:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2da3c:	mov	r0, sl
   2da40:	bl	5135c <_ZdlPv@@Base>
   2da44:	ldr	r0, [sp, #76]	; 0x4c
   2da48:	cmp	r0, #0
   2da4c:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2da50:	ldr	r3, [r0]
   2da54:	ldr	r3, [r3, #4]
   2da58:	blx	r3
   2da5c:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2da60:	b	2da44 <__printf_chk@plt+0x1c384>
   2da64:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2da68:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2da6c:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2da70:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2da74:	ldr	r0, [sp, #76]	; 0x4c
   2da78:	cmp	r0, #0
   2da7c:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2da80:	ldr	r3, [r0]
   2da84:	ldr	r3, [r3, #4]
   2da88:	blx	r3
   2da8c:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2da90:	ldr	r0, [sp, #76]	; 0x4c
   2da94:	cmp	r0, #0
   2da98:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2da9c:	ldr	r3, [r0]
   2daa0:	ldr	r3, [r3, #4]
   2daa4:	blx	r3
   2daa8:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2daac:	add	r0, sp, #72	; 0x48
   2dab0:	bl	4c77c <__printf_chk@plt+0x3b0bc>
   2dab4:	ldr	r3, [pc, #228]	; 2dba0 <__printf_chk@plt+0x1c4e0>
   2dab8:	add	r2, sp, #72	; 0x48
   2dabc:	str	r3, [sp]
   2dac0:	ldr	r1, [pc, #268]	; 2dbd4 <__printf_chk@plt+0x1c514>
   2dac4:	b	2d400 <__printf_chk@plt+0x1bd40>
   2dac8:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2dacc:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2dad0:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2dad4:	mov	r0, r4
   2dad8:	bl	5135c <_ZdlPv@@Base>
   2dadc:	mov	r0, r8
   2dae0:	bl	22138 <__printf_chk@plt+0x10a78>
   2dae4:	ldr	r0, [sp, #52]	; 0x34
   2dae8:	cmp	r0, #0
   2daec:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2daf0:	ldr	r3, [r0]
   2daf4:	ldr	r3, [r3, #4]
   2daf8:	blx	r3
   2dafc:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2db00:	mov	r0, r6
   2db04:	bl	5135c <_ZdlPv@@Base>
   2db08:	b	2da90 <__printf_chk@plt+0x1c3d0>
   2db0c:	b	2dadc <__printf_chk@plt+0x1c41c>
   2db10:	b	2dae4 <__printf_chk@plt+0x1c424>
   2db14:	mov	r0, r8
   2db18:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   2db1c:	ldr	r0, [sp, #52]	; 0x34
   2db20:	cmp	r0, #0
   2db24:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2db28:	ldr	r3, [r0]
   2db2c:	ldr	r3, [r3, #4]
   2db30:	blx	r3
   2db34:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2db38:	b	2db1c <__printf_chk@plt+0x1c45c>
   2db3c:	mov	r0, r6
   2db40:	bl	5135c <_ZdlPv@@Base>
   2db44:	bl	11498 <__cxa_end_cleanup@plt>
   2db48:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2db4c:	ldr	r0, [sp, #76]	; 0x4c
   2db50:	cmp	r0, #0
   2db54:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2db58:	ldr	r3, [r0]
   2db5c:	ldr	r3, [r3, #4]
   2db60:	blx	r3
   2db64:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2db68:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2db6c:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2db70:	mov	r0, r4
   2db74:	bl	5135c <_ZdlPv@@Base>
   2db78:	b	2d9f4 <__printf_chk@plt+0x1c334>
   2db7c:	ldr	r0, [sp, #76]	; 0x4c
   2db80:	cmp	r0, #0
   2db84:	beq	2d9ec <__printf_chk@plt+0x1c32c>
   2db88:	ldr	r3, [r0]
   2db8c:	ldr	r3, [r3, #4]
   2db90:	blx	r3
   2db94:	b	2d9ec <__printf_chk@plt+0x1c32c>
   2db98:	b	2d9e4 <__printf_chk@plt+0x1c324>
   2db9c:	andeq	r6, r5, r0, lsl #21
   2dba0:	andeq	r6, r8, r0, lsr #15
   2dba4:	andeq	r8, r5, r8, lsl #15
   2dba8:	andeq	r8, r5, r8, ror #16
   2dbac:	andeq	r8, r5, r8, asr #18
   2dbb0:	andeq	r8, r5, r4, lsr #15
   2dbb4:	andeq	r8, r5, ip, asr #15
   2dbb8:	andeq	r8, r5, r4, lsr #16
   2dbbc:	andeq	r2, r8, r8, lsr #26
   2dbc0:	andeq	r8, r5, ip, lsl #16
   2dbc4:	andeq	r9, r5, r4, asr r8
   2dbc8:	andeq	r8, r5, ip, asr #14
   2dbcc:	andeq	r8, r5, ip, lsl #17
   2dbd0:			; <UNDEFINED> instruction: 0x000588b0
   2dbd4:	andeq	r8, r5, r0, ror #17
   2dbd8:	ldr	r1, [pc, #588]	; 2de2c <__printf_chk@plt+0x1c76c>
   2dbdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dbe0:	sub	sp, sp, #44	; 0x2c
   2dbe4:	ldr	r1, [r1]
   2dbe8:	mov	r3, #0
   2dbec:	mov	r2, #4
   2dbf0:	mov	r0, #36	; 0x24
   2dbf4:	str	r1, [sp, #36]	; 0x24
   2dbf8:	str	r3, [sp, #12]
   2dbfc:	str	r3, [sp, #16]
   2dc00:	str	r2, [sp, #32]
   2dc04:	bl	5130c <_Znwj@@Base>
   2dc08:	mov	r6, r0
   2dc0c:	bl	43e80 <__printf_chk@plt+0x327c0>
   2dc10:	ldr	r4, [pc, #536]	; 2de30 <__printf_chk@plt+0x1c770>
   2dc14:	add	r0, sp, #12
   2dc18:	ldr	sl, [r4, #36]	; 0x24
   2dc1c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2dc20:	ldr	r7, [pc, #524]	; 2de34 <__printf_chk@plt+0x1c774>
   2dc24:	ldr	fp, [pc, #524]	; 2de38 <__printf_chk@plt+0x1c778>
   2dc28:	add	r5, r4, #104	; 0x68
   2dc2c:	mov	r0, r5
   2dc30:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2dc34:	ldr	r3, [r4, #124]	; 0x7c
   2dc38:	bic	r2, r3, #16
   2dc3c:	cmp	r2, #13
   2dc40:	beq	2dd90 <__printf_chk@plt+0x1c6d0>
   2dc44:	ldr	r2, [sp, #32]
   2dc48:	cmp	r3, r2
   2dc4c:	bne	2dc80 <__printf_chk@plt+0x1c5c0>
   2dc50:	cmp	r3, #15
   2dc54:	beq	2dd78 <__printf_chk@plt+0x1c6b8>
   2dc58:	cmp	r3, #20
   2dc5c:	beq	2dd60 <__printf_chk@plt+0x1c6a0>
   2dc60:	cmp	r3, #2
   2dc64:	beq	2dcf0 <__printf_chk@plt+0x1c630>
   2dc68:	ldr	r2, [r4, #508]	; 0x1fc
   2dc6c:	cmp	r2, #0
   2dc70:	bne	2ddac <__printf_chk@plt+0x1c6ec>
   2dc74:	ldr	r2, [r4, #36]	; 0x24
   2dc78:	cmp	sl, r2
   2dc7c:	beq	2ddac <__printf_chk@plt+0x1c6ec>
   2dc80:	cmp	r3, #24
   2dc84:	beq	2dd3c <__printf_chk@plt+0x1c67c>
   2dc88:	cmp	r3, #23
   2dc8c:	bne	2dd0c <__printf_chk@plt+0x1c64c>
   2dc90:	ldr	r0, [r7]
   2dc94:	bl	46fe8 <__printf_chk@plt+0x35928>
   2dc98:	mov	r9, r0
   2dc9c:	ldr	r0, [r7]
   2dca0:	bl	192ec <__printf_chk@plt+0x7c2c>
   2dca4:	mov	r8, r0
   2dca8:	mov	r0, #40	; 0x28
   2dcac:	bl	5130c <_Znwj@@Base>
   2dcb0:	mov	r3, r0
   2dcb4:	mov	r2, #0
   2dcb8:	str	fp, [r0]
   2dcbc:	str	r9, [r0, #28]
   2dcc0:	mov	r1, r0
   2dcc4:	str	r8, [r3, #36]	; 0x24
   2dcc8:	mov	r0, r6
   2dccc:	str	r2, [r3, #4]
   2dcd0:	str	r2, [r3, #8]
   2dcd4:	str	r2, [r3, #12]
   2dcd8:	str	r2, [r3, #16]
   2dcdc:	str	r2, [r3, #20]
   2dce0:	str	r2, [r3, #24]
   2dce4:	strh	r2, [r3, #32]
   2dce8:	bl	43f44 <__printf_chk@plt+0x32884>
   2dcec:	b	2dc2c <__printf_chk@plt+0x1c56c>
   2dcf0:	ldrb	r2, [r4, #112]	; 0x70
   2dcf4:	ldrb	r1, [sp, #20]
   2dcf8:	sub	r2, r2, r1
   2dcfc:	clz	r2, r2
   2dd00:	lsr	r2, r2, #5
   2dd04:	cmp	r2, #0
   2dd08:	bne	2dc68 <__printf_chk@plt+0x1c5a8>
   2dd0c:	mov	r1, #1
   2dd10:	mov	r0, r5
   2dd14:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   2dd18:	subs	r1, r0, #0
   2dd1c:	beq	2dc2c <__printf_chk@plt+0x1c56c>
   2dd20:	ldr	r0, [r7]
   2dd24:	bl	18ffc <__printf_chk@plt+0x793c>
   2dd28:	subs	r1, r0, #0
   2dd2c:	beq	2dc2c <__printf_chk@plt+0x1c56c>
   2dd30:	mov	r0, r6
   2dd34:	bl	43f44 <__printf_chk@plt+0x32884>
   2dd38:	b	2dc2c <__printf_chk@plt+0x1c56c>
   2dd3c:	ldr	r3, [r4, #108]	; 0x6c
   2dd40:	mov	r0, r3
   2dd44:	ldr	r3, [r3]
   2dd48:	ldr	r3, [r3, #8]
   2dd4c:	blx	r3
   2dd50:	mov	r1, r0
   2dd54:	mov	r0, r6
   2dd58:	bl	43f44 <__printf_chk@plt+0x32884>
   2dd5c:	b	2dc2c <__printf_chk@plt+0x1c56c>
   2dd60:	ldr	r2, [r4, #104]	; 0x68
   2dd64:	ldr	r1, [sp, #12]
   2dd68:	sub	r2, r2, r1
   2dd6c:	clz	r2, r2
   2dd70:	lsr	r2, r2, #5
   2dd74:	b	2dd04 <__printf_chk@plt+0x1c644>
   2dd78:	ldr	r2, [r4, #116]	; 0x74
   2dd7c:	ldr	r1, [sp, #24]
   2dd80:	sub	r2, r2, r1
   2dd84:	clz	r2, r2
   2dd88:	lsr	r2, r2, #5
   2dd8c:	b	2dd04 <__printf_chk@plt+0x1c644>
   2dd90:	ldr	r3, [pc, #164]	; 2de3c <__printf_chk@plt+0x1c77c>
   2dd94:	ldr	r3, [r3, #4]
   2dd98:	tst	r3, #8
   2dd9c:	bne	2dde4 <__printf_chk@plt+0x1c724>
   2dda0:	ldr	r0, [pc, #152]	; 2de40 <__printf_chk@plt+0x1c780>
   2dda4:	bl	25170 <__printf_chk@plt+0x13ab0>
   2dda8:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2ddac:	ldr	r0, [sp, #16]
   2ddb0:	cmp	r0, #0
   2ddb4:	beq	2ddc4 <__printf_chk@plt+0x1c704>
   2ddb8:	ldr	r3, [r0]
   2ddbc:	ldr	r3, [r3, #4]
   2ddc0:	blx	r3
   2ddc4:	ldr	r3, [pc, #96]	; 2de2c <__printf_chk@plt+0x1c76c>
   2ddc8:	ldr	r2, [sp, #36]	; 0x24
   2ddcc:	mov	r0, r6
   2ddd0:	ldr	r3, [r3]
   2ddd4:	cmp	r2, r3
   2ddd8:	bne	2de00 <__printf_chk@plt+0x1c740>
   2dddc:	add	sp, sp, #44	; 0x2c
   2dde0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dde4:	ldr	r3, [pc, #88]	; 2de44 <__printf_chk@plt+0x1c784>
   2dde8:	ldr	r1, [pc, #88]	; 2de48 <__printf_chk@plt+0x1c788>
   2ddec:	str	r3, [sp]
   2ddf0:	mov	r2, r3
   2ddf4:	mov	r0, #0
   2ddf8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ddfc:	b	2dda0 <__printf_chk@plt+0x1c6e0>
   2de00:	bl	1148c <__stack_chk_fail@plt>
   2de04:	mov	r0, r6
   2de08:	bl	5135c <_ZdlPv@@Base>
   2de0c:	ldr	r0, [sp, #16]
   2de10:	cmp	r0, #0
   2de14:	beq	2de24 <__printf_chk@plt+0x1c764>
   2de18:	ldr	r3, [r0]
   2de1c:	ldr	r3, [r3, #4]
   2de20:	blx	r3
   2de24:	bl	11498 <__cxa_end_cleanup@plt>
   2de28:	b	2de0c <__printf_chk@plt+0x1c74c>
   2de2c:	andeq	ip, r7, r0, lsl sp
   2de30:	andeq	r2, r8, r0, asr #25
   2de34:	strdeq	r2, [r8], -r8
   2de38:	andeq	sl, r5, r8, asr #2
   2de3c:	andeq	sp, r7, r0, lsl r0
   2de40:	andeq	r6, r5, r0, lsl #21
   2de44:	andeq	r6, r8, r0, lsr #15
   2de48:	andeq	r8, r5, r8, lsl #15
   2de4c:	ldr	r3, [r0, #20]
   2de50:	cmp	r3, #19
   2de54:	bxne	lr
   2de58:	push	{r4, lr}
   2de5c:	mov	r4, r0
   2de60:	mov	r0, r4
   2de64:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2de68:	ldr	r3, [r4, #20]
   2de6c:	cmp	r3, #19
   2de70:	beq	2de60 <__printf_chk@plt+0x1c7a0>
   2de74:	pop	{r4, pc}
   2de78:	push	{r4, r5, r6, lr}
   2de7c:	ldr	r4, [pc, #44]	; 2deb0 <__printf_chk@plt+0x1c7f0>
   2de80:	ldr	r0, [r4, #124]	; 0x7c
   2de84:	cmp	r0, #19
   2de88:	bne	2dea4 <__printf_chk@plt+0x1c7e4>
   2de8c:	add	r5, r4, #104	; 0x68
   2de90:	mov	r0, r5
   2de94:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2de98:	ldr	r0, [r4, #124]	; 0x7c
   2de9c:	cmp	r0, #19
   2dea0:	beq	2de90 <__printf_chk@plt+0x1c7d0>
   2dea4:	subs	r0, r0, #13
   2dea8:	movne	r0, #1
   2deac:	pop	{r4, r5, r6, pc}
   2deb0:	andeq	r2, r8, r0, asr #25
   2deb4:	push	{r4, r5, r6, r7, r8, lr}
   2deb8:	sub	sp, sp, #32
   2debc:	ldr	r4, [pc, #320]	; 2e004 <__printf_chk@plt+0x1c944>
   2dec0:	ldr	r6, [pc, #320]	; 2e008 <__printf_chk@plt+0x1c948>
   2dec4:	mov	r7, r0
   2dec8:	ldr	r3, [r4, #124]	; 0x7c
   2decc:	ldr	r2, [r6]
   2ded0:	bic	r1, r3, #16
   2ded4:	cmp	r1, #13
   2ded8:	str	r2, [sp, #28]
   2dedc:	bne	2df2c <__printf_chk@plt+0x1c86c>
   2dee0:	cmp	r7, #0
   2dee4:	bne	2df00 <__printf_chk@plt+0x1c840>
   2dee8:	ldr	r2, [sp, #28]
   2deec:	ldr	r3, [r6]
   2def0:	cmp	r2, r3
   2def4:	bne	2e000 <__printf_chk@plt+0x1c940>
   2def8:	add	sp, sp, #32
   2defc:	pop	{r4, r5, r6, r7, r8, pc}
   2df00:	ldr	r3, [pc, #260]	; 2e00c <__printf_chk@plt+0x1c94c>
   2df04:	ldr	r3, [r3, #4]
   2df08:	tst	r3, #8192	; 0x2000
   2df0c:	beq	2dee8 <__printf_chk@plt+0x1c828>
   2df10:	ldr	r3, [pc, #248]	; 2e010 <__printf_chk@plt+0x1c950>
   2df14:	ldr	r1, [pc, #248]	; 2e014 <__printf_chk@plt+0x1c954>
   2df18:	str	r3, [sp]
   2df1c:	mov	r2, r3
   2df20:	mov	r0, #0
   2df24:	bl	22bc0 <__printf_chk@plt+0x11500>
   2df28:	b	2dee8 <__printf_chk@plt+0x1c828>
   2df2c:	cmp	r3, #25
   2df30:	cmpne	r3, #18
   2df34:	beq	2df70 <__printf_chk@plt+0x1c8b0>
   2df38:	cmp	r0, #0
   2df3c:	beq	2dfd0 <__printf_chk@plt+0x1c910>
   2df40:	add	r0, r4, #104	; 0x68
   2df44:	bl	23bfc <__printf_chk@plt+0x1253c>
   2df48:	mov	r1, r0
   2df4c:	add	r0, sp, #8
   2df50:	bl	4c730 <__printf_chk@plt+0x3b070>
   2df54:	ldr	r3, [pc, #180]	; 2e010 <__printf_chk@plt+0x1c950>
   2df58:	add	r2, sp, #8
   2df5c:	str	r3, [sp]
   2df60:	ldr	r1, [pc, #176]	; 2e018 <__printf_chk@plt+0x1c958>
   2df64:	mov	r0, #2
   2df68:	bl	22bc0 <__printf_chk@plt+0x11500>
   2df6c:	b	2dee8 <__printf_chk@plt+0x1c828>
   2df70:	add	r0, r4, #104	; 0x68
   2df74:	bl	23bfc <__printf_chk@plt+0x1253c>
   2df78:	add	r5, r4, #104	; 0x68
   2df7c:	mov	r8, r0
   2df80:	mov	r0, r5
   2df84:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2df88:	ldr	r3, [r4, #124]	; 0x7c
   2df8c:	sub	r2, r3, #18
   2df90:	cmp	r3, #25
   2df94:	cmpne	r2, #1
   2df98:	bls	2df80 <__printf_chk@plt+0x1c8c0>
   2df9c:	bic	r3, r3, #16
   2dfa0:	cmp	r3, #13
   2dfa4:	beq	2dee0 <__printf_chk@plt+0x1c820>
   2dfa8:	mov	r1, r8
   2dfac:	add	r0, sp, #8
   2dfb0:	bl	4c730 <__printf_chk@plt+0x3b070>
   2dfb4:	ldr	r3, [pc, #84]	; 2e010 <__printf_chk@plt+0x1c950>
   2dfb8:	add	r2, sp, #8
   2dfbc:	str	r3, [sp]
   2dfc0:	ldr	r1, [pc, #84]	; 2e01c <__printf_chk@plt+0x1c95c>
   2dfc4:	mov	r0, #2
   2dfc8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2dfcc:	b	2dee8 <__printf_chk@plt+0x1c828>
   2dfd0:	add	r0, r4, #104	; 0x68
   2dfd4:	bl	23bfc <__printf_chk@plt+0x1253c>
   2dfd8:	mov	r1, r0
   2dfdc:	add	r0, sp, #8
   2dfe0:	bl	4c730 <__printf_chk@plt+0x3b070>
   2dfe4:	ldr	r3, [pc, #36]	; 2e010 <__printf_chk@plt+0x1c950>
   2dfe8:	add	r2, sp, #8
   2dfec:	str	r3, [sp]
   2dff0:	ldr	r1, [pc, #40]	; 2e020 <__printf_chk@plt+0x1c960>
   2dff4:	mov	r0, #2
   2dff8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2dffc:	b	2dee8 <__printf_chk@plt+0x1c828>
   2e000:	bl	1148c <__stack_chk_fail@plt>
   2e004:	andeq	r2, r8, r0, asr #25
   2e008:	andeq	ip, r7, r0, lsl sp
   2e00c:	andeq	sp, r7, r0, lsl r0
   2e010:	andeq	r6, r8, r0, lsr #15
   2e014:	andeq	r8, r5, ip, lsl #19
   2e018:	andeq	r8, r5, r4, asr #19
   2e01c:	muleq	r5, ip, r9
   2e020:	ldrdeq	r8, [r5], -ip
   2e024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e028:	sub	sp, sp, #36	; 0x24
   2e02c:	ldr	r7, [pc, #388]	; 2e1b8 <__printf_chk@plt+0x1caf8>
   2e030:	ldr	r2, [pc, #388]	; 2e1bc <__printf_chk@plt+0x1cafc>
   2e034:	str	r0, [sp, #4]
   2e038:	ldr	r3, [r7, #124]	; 0x7c
   2e03c:	ldr	r2, [r2]
   2e040:	cmp	r3, #19
   2e044:	mov	r8, r1
   2e048:	str	r2, [sp, #28]
   2e04c:	bne	2e068 <__printf_chk@plt+0x1c9a8>
   2e050:	add	r4, r7, #104	; 0x68
   2e054:	mov	r0, r4
   2e058:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e05c:	ldr	r3, [r7, #124]	; 0x7c
   2e060:	cmp	r3, #19
   2e064:	beq	2e054 <__printf_chk@plt+0x1c994>
   2e068:	add	sl, sp, #12
   2e06c:	ldr	r9, [pc, #332]	; 2e1c0 <__printf_chk@plt+0x1cb00>
   2e070:	mov	r5, sl
   2e074:	mov	r4, #0
   2e078:	mov	r6, #16
   2e07c:	cmp	r3, #2
   2e080:	add	r2, r5, r4
   2e084:	beq	2e0e4 <__printf_chk@plt+0x1ca24>
   2e088:	mov	r3, #0
   2e08c:	strb	r3, [r2]
   2e090:	cmp	r4, #0
   2e094:	beq	2e1a0 <__printf_chk@plt+0x1cae0>
   2e098:	bl	23dd4 <__printf_chk@plt+0x12714>
   2e09c:	cmp	r5, sl
   2e0a0:	beq	2e178 <__printf_chk@plt+0x1cab8>
   2e0a4:	mov	r2, #0
   2e0a8:	mov	r1, r5
   2e0ac:	add	r0, sp, #8
   2e0b0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2e0b4:	cmp	r5, #0
   2e0b8:	beq	2e0c4 <__printf_chk@plt+0x1ca04>
   2e0bc:	mov	r0, r5
   2e0c0:	bl	114f8 <_ZdaPv@plt>
   2e0c4:	ldr	r0, [sp, #8]
   2e0c8:	ldr	r3, [pc, #236]	; 2e1bc <__printf_chk@plt+0x1cafc>
   2e0cc:	ldr	r2, [sp, #28]
   2e0d0:	ldr	r3, [r3]
   2e0d4:	cmp	r2, r3
   2e0d8:	bne	2e1b4 <__printf_chk@plt+0x1caf4>
   2e0dc:	add	sp, sp, #36	; 0x24
   2e0e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e0e4:	ldrb	r3, [r7, #112]	; 0x70
   2e0e8:	cmp	r3, #0
   2e0ec:	strb	r3, [r5, r4]
   2e0f0:	beq	2e090 <__printf_chk@plt+0x1c9d0>
   2e0f4:	cmp	r3, r8
   2e0f8:	beq	2e190 <__printf_chk@plt+0x1cad0>
   2e0fc:	mov	r0, r9
   2e100:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e104:	add	r3, r4, #2
   2e108:	cmp	r6, r3
   2e10c:	bgt	2e148 <__printf_chk@plt+0x1ca88>
   2e110:	cmp	r5, sl
   2e114:	mov	fp, r6
   2e118:	beq	2e154 <__printf_chk@plt+0x1ca94>
   2e11c:	lsl	r6, r6, #1
   2e120:	mov	r0, r6
   2e124:	bl	113d8 <_Znaj@plt>
   2e128:	mov	r1, r5
   2e12c:	mov	r2, fp
   2e130:	str	r0, [sp]
   2e134:	bl	1157c <memcpy@plt>
   2e138:	mov	r0, r5
   2e13c:	bl	114f8 <_ZdaPv@plt>
   2e140:	ldr	r3, [sp]
   2e144:	mov	r5, r3
   2e148:	ldr	r3, [r7, #124]	; 0x7c
   2e14c:	add	r4, r4, #1
   2e150:	b	2e07c <__printf_chk@plt+0x1c9bc>
   2e154:	mov	r0, #32
   2e158:	bl	113d8 <_Znaj@plt>
   2e15c:	mov	r2, r6
   2e160:	mov	r3, #32
   2e164:	mov	r1, sl
   2e168:	mov	r6, #32
   2e16c:	mov	r5, r0
   2e170:	bl	11330 <__memcpy_chk@plt>
   2e174:	b	2e148 <__printf_chk@plt+0x1ca88>
   2e178:	mov	r1, r5
   2e17c:	mov	r2, #0
   2e180:	add	r0, sp, #8
   2e184:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2e188:	ldr	r0, [sp, #8]
   2e18c:	b	2e0c8 <__printf_chk@plt+0x1ca08>
   2e190:	cmp	r4, #0
   2e194:	movne	r3, #0
   2e198:	strbne	r3, [r2, #1]
   2e19c:	bne	2e09c <__printf_chk@plt+0x1c9dc>
   2e1a0:	ldr	r0, [sp, #4]
   2e1a4:	bl	2deb4 <__printf_chk@plt+0x1c7f4>
   2e1a8:	ldr	r3, [pc, #20]	; 2e1c4 <__printf_chk@plt+0x1cb04>
   2e1ac:	ldr	r0, [r3]
   2e1b0:	b	2e0c8 <__printf_chk@plt+0x1ca08>
   2e1b4:	bl	1148c <__stack_chk_fail@plt>
   2e1b8:	andeq	r2, r8, r0, asr #25
   2e1bc:	andeq	ip, r7, r0, lsl sp
   2e1c0:	andeq	r2, r8, r8, lsr #26
   2e1c4:	andeq	r6, r8, r0, lsr #25
   2e1c8:	mov	r1, #0
   2e1cc:	b	2e024 <__printf_chk@plt+0x1c964>
   2e1d0:	push	{r4, r5, r6, r7, lr}
   2e1d4:	mov	r1, #0
   2e1d8:	ldr	r7, [pc, #228]	; 2e2c4 <__printf_chk@plt+0x1cc04>
   2e1dc:	sub	sp, sp, #52	; 0x34
   2e1e0:	mov	r0, r1
   2e1e4:	ldr	r3, [r7]
   2e1e8:	ldr	r4, [pc, #216]	; 2e2c8 <__printf_chk@plt+0x1cc08>
   2e1ec:	str	r3, [sp, #44]	; 0x2c
   2e1f0:	bl	2e024 <__printf_chk@plt+0x1c964>
   2e1f4:	ldr	r3, [r4, #124]	; 0x7c
   2e1f8:	bic	r3, r3, #16
   2e1fc:	cmp	r3, #13
   2e200:	mov	r6, r0
   2e204:	beq	2e224 <__printf_chk@plt+0x1cb64>
   2e208:	add	r5, r4, #104	; 0x68
   2e20c:	mov	r0, r5
   2e210:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e214:	ldr	r3, [r4, #124]	; 0x7c
   2e218:	bic	r3, r3, #16
   2e21c:	cmp	r3, #13
   2e220:	bne	2e20c <__printf_chk@plt+0x1cb4c>
   2e224:	cmp	r6, #0
   2e228:	beq	2e2b8 <__printf_chk@plt+0x1cbf8>
   2e22c:	bl	1160c <__errno_location@plt>
   2e230:	mov	r3, #0
   2e234:	mov	r1, r6
   2e238:	mov	r2, r3
   2e23c:	str	r3, [r0]
   2e240:	mov	r4, r0
   2e244:	ldr	r0, [pc, #128]	; 2e2cc <__printf_chk@plt+0x1cc0c>
   2e248:	bl	51b64 <_ZdlPv@@Base+0x808>
   2e24c:	mov	r1, r6
   2e250:	cmp	r0, #0
   2e254:	beq	2e27c <__printf_chk@plt+0x1cbbc>
   2e258:	bl	234f0 <__printf_chk@plt+0x11e30>
   2e25c:	ldr	r0, [pc, #108]	; 2e2d0 <__printf_chk@plt+0x1cc10>
   2e260:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e264:	ldr	r2, [sp, #44]	; 0x2c
   2e268:	ldr	r3, [r7]
   2e26c:	cmp	r2, r3
   2e270:	bne	2e2c0 <__printf_chk@plt+0x1cc00>
   2e274:	add	sp, sp, #52	; 0x34
   2e278:	pop	{r4, r5, r6, r7, pc}
   2e27c:	add	r0, sp, #8
   2e280:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e284:	ldr	r0, [r4]
   2e288:	bl	113a8 <strerror@plt>
   2e28c:	mov	r1, r0
   2e290:	add	r0, sp, #24
   2e294:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e298:	ldr	r1, [pc, #52]	; 2e2d4 <__printf_chk@plt+0x1cc14>
   2e29c:	add	r3, sp, #24
   2e2a0:	str	r1, [sp]
   2e2a4:	add	r2, sp, #8
   2e2a8:	ldr	r1, [pc, #40]	; 2e2d8 <__printf_chk@plt+0x1cc18>
   2e2ac:	mov	r0, #2
   2e2b0:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e2b4:	b	2e25c <__printf_chk@plt+0x1cb9c>
   2e2b8:	bl	235dc <__printf_chk@plt+0x11f1c>
   2e2bc:	b	2e25c <__printf_chk@plt+0x1cb9c>
   2e2c0:	bl	1148c <__stack_chk_fail@plt>
   2e2c4:	andeq	ip, r7, r0, lsl sp
   2e2c8:	andeq	r2, r8, r0, asr #25
   2e2cc:	andeq	r2, r8, r8, ror lr
   2e2d0:	andeq	r2, r8, r8, lsr #26
   2e2d4:	andeq	r6, r8, r0, lsr #15
   2e2d8:	andeq	r8, r5, r4, lsl r1
   2e2dc:	push	{r4, r5, r6, r7, lr}
   2e2e0:	sub	sp, sp, #60	; 0x3c
   2e2e4:	ldr	r4, [pc, #296]	; 2e414 <__printf_chk@plt+0x1cd54>
   2e2e8:	mov	r6, r0
   2e2ec:	mov	r5, r1
   2e2f0:	ldr	r3, [r4]
   2e2f4:	mov	r1, #102	; 0x66
   2e2f8:	add	r0, sp, #12
   2e2fc:	str	r3, [sp, #52]	; 0x34
   2e300:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   2e304:	subs	r7, r0, #0
   2e308:	beq	2e338 <__printf_chk@plt+0x1cc78>
   2e30c:	ldr	r0, [sp, #12]
   2e310:	cmp	r0, #0
   2e314:	blt	2e390 <__printf_chk@plt+0x1ccd0>
   2e318:	cmp	r0, #65536	; 0x10000
   2e31c:	bgt	2e3b4 <__printf_chk@plt+0x1ccf4>
   2e320:	ldr	r2, [sp, #52]	; 0x34
   2e324:	ldr	r3, [r4]
   2e328:	cmp	r2, r3
   2e32c:	bne	2e410 <__printf_chk@plt+0x1cd50>
   2e330:	add	sp, sp, #60	; 0x3c
   2e334:	pop	{r4, r5, r6, r7, pc}
   2e338:	mov	r1, r5
   2e33c:	add	r0, sp, #16
   2e340:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e344:	mov	r1, r6
   2e348:	add	r0, sp, #32
   2e34c:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e350:	ldr	r3, [pc, #192]	; 2e418 <__printf_chk@plt+0x1cd58>
   2e354:	ldr	r3, [r3, #4]
   2e358:	tst	r3, #524288	; 0x80000
   2e35c:	bne	2e370 <__printf_chk@plt+0x1ccb0>
   2e360:	ldr	r0, [pc, #180]	; 2e41c <__printf_chk@plt+0x1cd5c>
   2e364:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e368:	mov	r0, #0
   2e36c:	b	2e320 <__printf_chk@plt+0x1cc60>
   2e370:	ldr	r1, [pc, #168]	; 2e420 <__printf_chk@plt+0x1cd60>
   2e374:	add	r3, sp, #32
   2e378:	str	r1, [sp]
   2e37c:	add	r2, sp, #16
   2e380:	mov	r0, r7
   2e384:	ldr	r1, [pc, #152]	; 2e424 <__printf_chk@plt+0x1cd64>
   2e388:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e38c:	b	2e360 <__printf_chk@plt+0x1cca0>
   2e390:	mov	r1, r5
   2e394:	add	r0, sp, #32
   2e398:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e39c:	ldr	r3, [pc, #116]	; 2e418 <__printf_chk@plt+0x1cd58>
   2e3a0:	ldr	r3, [r3, #4]
   2e3a4:	tst	r3, #64	; 0x40
   2e3a8:	bne	2e3d8 <__printf_chk@plt+0x1cd18>
   2e3ac:	mov	r0, #0
   2e3b0:	b	2e320 <__printf_chk@plt+0x1cc60>
   2e3b4:	mov	r1, r5
   2e3b8:	add	r0, sp, #32
   2e3bc:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e3c0:	ldr	r3, [pc, #80]	; 2e418 <__printf_chk@plt+0x1cd58>
   2e3c4:	ldr	r3, [r3, #4]
   2e3c8:	tst	r3, #64	; 0x40
   2e3cc:	bne	2e3f4 <__printf_chk@plt+0x1cd34>
   2e3d0:	ldr	r0, [pc, #80]	; 2e428 <__printf_chk@plt+0x1cd68>
   2e3d4:	b	2e320 <__printf_chk@plt+0x1cc60>
   2e3d8:	ldr	r3, [pc, #64]	; 2e420 <__printf_chk@plt+0x1cd60>
   2e3dc:	add	r2, sp, #32
   2e3e0:	str	r3, [sp]
   2e3e4:	ldr	r1, [pc, #64]	; 2e42c <__printf_chk@plt+0x1cd6c>
   2e3e8:	mov	r0, #0
   2e3ec:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e3f0:	b	2e3ac <__printf_chk@plt+0x1ccec>
   2e3f4:	ldr	r3, [pc, #36]	; 2e420 <__printf_chk@plt+0x1cd60>
   2e3f8:	add	r2, sp, #32
   2e3fc:	str	r3, [sp]
   2e400:	ldr	r1, [pc, #40]	; 2e430 <__printf_chk@plt+0x1cd70>
   2e404:	mov	r0, #0
   2e408:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e40c:	b	2e3d0 <__printf_chk@plt+0x1cd10>
   2e410:	bl	1148c <__stack_chk_fail@plt>
   2e414:	andeq	ip, r7, r0, lsl sp
   2e418:	andeq	sp, r7, r0, lsl r0
   2e41c:	andeq	r2, r8, r8, lsr #26
   2e420:	andeq	r6, r8, r0, lsr #15
   2e424:	andeq	r8, r5, r8, lsl #20
   2e428:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   2e42c:	andeq	r8, r5, r8, lsr #20
   2e430:	andeq	r8, r5, r8, asr #20
   2e434:	push	{r4, r5, r6, r7, r8, lr}
   2e438:	sub	sp, sp, #32
   2e43c:	ldr	r5, [pc, #364]	; 2e5b0 <__printf_chk@plt+0x1cef0>
   2e440:	mov	r1, r0
   2e444:	mov	r7, r0
   2e448:	ldr	r3, [r5]
   2e44c:	mov	r0, #0
   2e450:	str	r3, [sp, #28]
   2e454:	bl	2e024 <__printf_chk@plt+0x1c964>
   2e458:	subs	r6, r0, #0
   2e45c:	beq	2e558 <__printf_chk@plt+0x1ce98>
   2e460:	ldr	r3, [pc, #332]	; 2e5b4 <__printf_chk@plt+0x1cef4>
   2e464:	mov	r0, #28
   2e468:	ldr	r8, [r3]
   2e46c:	bl	5130c <_Znwj@@Base>
   2e470:	mov	r3, #0
   2e474:	str	r8, [r0, #24]
   2e478:	str	r3, [r0]
   2e47c:	ldrb	r3, [r6]
   2e480:	mov	r4, r0
   2e484:	cmp	r3, #35	; 0x23
   2e488:	beq	2e514 <__printf_chk@plt+0x1ce54>
   2e48c:	cmp	r7, #0
   2e490:	beq	2e504 <__printf_chk@plt+0x1ce44>
   2e494:	mov	r0, r6
   2e498:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e49c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e4a0:	ldr	r0, [pc, #272]	; 2e5b8 <__printf_chk@plt+0x1cef8>
   2e4a4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e4a8:	ldr	r1, [pc, #268]	; 2e5bc <__printf_chk@plt+0x1cefc>
   2e4ac:	ldr	r0, [pc, #268]	; 2e5c0 <__printf_chk@plt+0x1cf00>
   2e4b0:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e4b4:	ldr	r1, [pc, #264]	; 2e5c4 <__printf_chk@plt+0x1cf04>
   2e4b8:	mov	r6, r0
   2e4bc:	ldr	r0, [pc, #252]	; 2e5c0 <__printf_chk@plt+0x1cf00>
   2e4c0:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e4c4:	ldr	r1, [pc, #252]	; 2e5c8 <__printf_chk@plt+0x1cf08>
   2e4c8:	mov	r7, r0
   2e4cc:	ldr	r0, [pc, #236]	; 2e5c0 <__printf_chk@plt+0x1cf00>
   2e4d0:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e4d4:	mov	r2, r7
   2e4d8:	mov	r1, r6
   2e4dc:	mov	r3, r0
   2e4e0:	mov	r0, r4
   2e4e4:	bl	4b9e8 <__printf_chk@plt+0x3a328>
   2e4e8:	ldr	r2, [sp, #28]
   2e4ec:	ldr	r3, [r5]
   2e4f0:	mov	r0, r4
   2e4f4:	cmp	r2, r3
   2e4f8:	bne	2e5a0 <__printf_chk@plt+0x1cee0>
   2e4fc:	add	sp, sp, #32
   2e500:	pop	{r4, r5, r6, r7, r8, pc}
   2e504:	ldr	r0, [pc, #192]	; 2e5cc <__printf_chk@plt+0x1cf0c>
   2e508:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e50c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e510:	b	2e494 <__printf_chk@plt+0x1cdd4>
   2e514:	mov	r1, r6
   2e518:	bl	4bb50 <__printf_chk@plt+0x3a490>
   2e51c:	subs	r7, r0, #0
   2e520:	bne	2e4e8 <__printf_chk@plt+0x1ce28>
   2e524:	mov	r1, r6
   2e528:	add	r0, sp, #8
   2e52c:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e530:	ldr	r3, [pc, #152]	; 2e5d0 <__printf_chk@plt+0x1cf10>
   2e534:	ldr	r3, [r3, #4]
   2e538:	tst	r3, #524288	; 0x80000
   2e53c:	bne	2e584 <__printf_chk@plt+0x1cec4>
   2e540:	mov	r0, r4
   2e544:	bl	4b850 <__printf_chk@plt+0x3a190>
   2e548:	mov	r0, r4
   2e54c:	bl	5135c <_ZdlPv@@Base>
   2e550:	mov	r4, #0
   2e554:	b	2e4e8 <__printf_chk@plt+0x1ce28>
   2e558:	ldr	r3, [pc, #112]	; 2e5d0 <__printf_chk@plt+0x1cf10>
   2e55c:	ldr	r4, [r3, #4]
   2e560:	ands	r4, r4, #524288	; 0x80000
   2e564:	beq	2e4e8 <__printf_chk@plt+0x1ce28>
   2e568:	ldr	r3, [pc, #100]	; 2e5d4 <__printf_chk@plt+0x1cf14>
   2e56c:	ldr	r1, [pc, #100]	; 2e5d8 <__printf_chk@plt+0x1cf18>
   2e570:	str	r3, [sp]
   2e574:	mov	r2, r3
   2e578:	mov	r4, r6
   2e57c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e580:	b	2e4e8 <__printf_chk@plt+0x1ce28>
   2e584:	ldr	r3, [pc, #72]	; 2e5d4 <__printf_chk@plt+0x1cf14>
   2e588:	add	r2, sp, #8
   2e58c:	mov	r0, r7
   2e590:	str	r3, [sp]
   2e594:	ldr	r1, [pc, #64]	; 2e5dc <__printf_chk@plt+0x1cf1c>
   2e598:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e59c:	b	2e540 <__printf_chk@plt+0x1ce80>
   2e5a0:	bl	1148c <__stack_chk_fail@plt>
   2e5a4:	mov	r0, r4
   2e5a8:	bl	5135c <_ZdlPv@@Base>
   2e5ac:	bl	11498 <__cxa_end_cleanup@plt>
   2e5b0:	andeq	ip, r7, r0, lsl sp
   2e5b4:	andeq	r6, r8, r8, lsr #25
   2e5b8:	andeq	r2, r8, r8, lsr #26
   2e5bc:	andeq	r8, r5, r8, lsr #21
   2e5c0:			; <UNDEFINED> instruction: 0x00058ab8
   2e5c4:	andeq	r8, r5, r4, asr #21
   2e5c8:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   2e5cc:	andeq	r7, r5, r8, lsl #24
   2e5d0:	andeq	sp, r7, r0, lsl r0
   2e5d4:	andeq	r6, r8, r0, lsr #15
   2e5d8:	andeq	r8, r5, r4, ror #20
   2e5dc:	andeq	r8, r5, r0, lsl #21
   2e5e0:	push	{r4, r5, r6, r7, r8, lr}
   2e5e4:	sub	sp, sp, #32
   2e5e8:	ldr	r5, [pc, #324]	; 2e734 <__printf_chk@plt+0x1d074>
   2e5ec:	mov	r1, r0
   2e5f0:	mov	r7, r0
   2e5f4:	ldr	r3, [r5]
   2e5f8:	mov	r0, #0
   2e5fc:	str	r3, [sp, #28]
   2e600:	bl	2e024 <__printf_chk@plt+0x1c964>
   2e604:	subs	r6, r0, #0
   2e608:	beq	2e6dc <__printf_chk@plt+0x1d01c>
   2e60c:	ldr	r3, [pc, #292]	; 2e738 <__printf_chk@plt+0x1d078>
   2e610:	mov	r0, #28
   2e614:	ldr	r8, [r3]
   2e618:	bl	5130c <_Znwj@@Base>
   2e61c:	mov	r3, #0
   2e620:	str	r8, [r0, #24]
   2e624:	str	r3, [r0]
   2e628:	ldrb	r3, [r6]
   2e62c:	mov	r4, r0
   2e630:	cmp	r3, #35	; 0x23
   2e634:	beq	2e698 <__printf_chk@plt+0x1cfd8>
   2e638:	cmp	r7, #0
   2e63c:	beq	2e688 <__printf_chk@plt+0x1cfc8>
   2e640:	mov	r0, r6
   2e644:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e648:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e64c:	ldr	r0, [pc, #232]	; 2e73c <__printf_chk@plt+0x1d07c>
   2e650:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e654:	ldr	r1, [pc, #228]	; 2e740 <__printf_chk@plt+0x1d080>
   2e658:	ldr	r0, [pc, #228]	; 2e744 <__printf_chk@plt+0x1d084>
   2e65c:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e660:	mov	r1, r0
   2e664:	mov	r0, r4
   2e668:	bl	4ba5c <__printf_chk@plt+0x3a39c>
   2e66c:	ldr	r2, [sp, #28]
   2e670:	ldr	r3, [r5]
   2e674:	mov	r0, r4
   2e678:	cmp	r2, r3
   2e67c:	bne	2e724 <__printf_chk@plt+0x1d064>
   2e680:	add	sp, sp, #32
   2e684:	pop	{r4, r5, r6, r7, r8, pc}
   2e688:	ldr	r0, [pc, #184]	; 2e748 <__printf_chk@plt+0x1d088>
   2e68c:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e690:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e694:	b	2e640 <__printf_chk@plt+0x1cf80>
   2e698:	mov	r1, r6
   2e69c:	bl	4bb70 <__printf_chk@plt+0x3a4b0>
   2e6a0:	subs	r7, r0, #0
   2e6a4:	bne	2e66c <__printf_chk@plt+0x1cfac>
   2e6a8:	mov	r1, r6
   2e6ac:	add	r0, sp, #8
   2e6b0:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e6b4:	ldr	r3, [pc, #144]	; 2e74c <__printf_chk@plt+0x1d08c>
   2e6b8:	ldr	r3, [r3, #4]
   2e6bc:	tst	r3, #524288	; 0x80000
   2e6c0:	bne	2e708 <__printf_chk@plt+0x1d048>
   2e6c4:	mov	r0, r4
   2e6c8:	bl	4b850 <__printf_chk@plt+0x3a190>
   2e6cc:	mov	r0, r4
   2e6d0:	bl	5135c <_ZdlPv@@Base>
   2e6d4:	mov	r4, #0
   2e6d8:	b	2e66c <__printf_chk@plt+0x1cfac>
   2e6dc:	ldr	r3, [pc, #104]	; 2e74c <__printf_chk@plt+0x1d08c>
   2e6e0:	ldr	r4, [r3, #4]
   2e6e4:	ands	r4, r4, #524288	; 0x80000
   2e6e8:	beq	2e66c <__printf_chk@plt+0x1cfac>
   2e6ec:	ldr	r3, [pc, #92]	; 2e750 <__printf_chk@plt+0x1d090>
   2e6f0:	ldr	r1, [pc, #92]	; 2e754 <__printf_chk@plt+0x1d094>
   2e6f4:	str	r3, [sp]
   2e6f8:	mov	r2, r3
   2e6fc:	mov	r4, r6
   2e700:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e704:	b	2e66c <__printf_chk@plt+0x1cfac>
   2e708:	ldr	r3, [pc, #64]	; 2e750 <__printf_chk@plt+0x1d090>
   2e70c:	add	r2, sp, #8
   2e710:	mov	r0, r7
   2e714:	str	r3, [sp]
   2e718:	ldr	r1, [pc, #56]	; 2e758 <__printf_chk@plt+0x1d098>
   2e71c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e720:	b	2e6c4 <__printf_chk@plt+0x1d004>
   2e724:	bl	1148c <__stack_chk_fail@plt>
   2e728:	mov	r0, r4
   2e72c:	bl	5135c <_ZdlPv@@Base>
   2e730:	bl	11498 <__cxa_end_cleanup@plt>
   2e734:	andeq	ip, r7, r0, lsl sp
   2e738:	andeq	r6, r8, r8, lsr #25
   2e73c:	andeq	r2, r8, r8, lsr #26
   2e740:	andeq	r8, r5, r8, lsr #22
   2e744:	andeq	r8, r5, r4, lsr fp
   2e748:	andeq	r6, r5, r0, lsl #21
   2e74c:	andeq	sp, r7, r0, lsl r0
   2e750:	andeq	r6, r8, r0, lsr #15
   2e754:	andeq	r8, r5, ip, ror #21
   2e758:	andeq	r8, r5, r0, lsl #22
   2e75c:	push	{r4, r5, r6, r7, r8, lr}
   2e760:	sub	sp, sp, #32
   2e764:	ldr	r5, [pc, #384]	; 2e8ec <__printf_chk@plt+0x1d22c>
   2e768:	mov	r1, r0
   2e76c:	mov	r7, r0
   2e770:	ldr	r3, [r5]
   2e774:	mov	r0, #0
   2e778:	str	r3, [sp, #28]
   2e77c:	bl	2e024 <__printf_chk@plt+0x1c964>
   2e780:	subs	r6, r0, #0
   2e784:	beq	2e894 <__printf_chk@plt+0x1d1d4>
   2e788:	ldr	r3, [pc, #352]	; 2e8f0 <__printf_chk@plt+0x1d230>
   2e78c:	mov	r0, #28
   2e790:	ldr	r8, [r3]
   2e794:	bl	5130c <_Znwj@@Base>
   2e798:	mov	r3, #0
   2e79c:	str	r8, [r0, #24]
   2e7a0:	str	r3, [r0]
   2e7a4:	ldrb	r3, [r6]
   2e7a8:	mov	r4, r0
   2e7ac:	cmp	r3, #35	; 0x23
   2e7b0:	beq	2e850 <__printf_chk@plt+0x1d190>
   2e7b4:	cmp	r7, #0
   2e7b8:	beq	2e840 <__printf_chk@plt+0x1d180>
   2e7bc:	mov	r0, r6
   2e7c0:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e7c4:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e7c8:	ldr	r0, [pc, #292]	; 2e8f4 <__printf_chk@plt+0x1d234>
   2e7cc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e7d0:	ldr	r1, [pc, #288]	; 2e8f8 <__printf_chk@plt+0x1d238>
   2e7d4:	ldr	r0, [pc, #288]	; 2e8fc <__printf_chk@plt+0x1d23c>
   2e7d8:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e7dc:	ldr	r1, [pc, #284]	; 2e900 <__printf_chk@plt+0x1d240>
   2e7e0:	mov	r6, r0
   2e7e4:	ldr	r0, [pc, #272]	; 2e8fc <__printf_chk@plt+0x1d23c>
   2e7e8:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e7ec:	ldr	r1, [pc, #272]	; 2e904 <__printf_chk@plt+0x1d244>
   2e7f0:	mov	r7, r0
   2e7f4:	ldr	r0, [pc, #256]	; 2e8fc <__printf_chk@plt+0x1d23c>
   2e7f8:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e7fc:	ldr	r1, [pc, #260]	; 2e908 <__printf_chk@plt+0x1d248>
   2e800:	mov	r8, r0
   2e804:	ldr	r0, [pc, #240]	; 2e8fc <__printf_chk@plt+0x1d23c>
   2e808:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e80c:	mov	r3, r8
   2e810:	mov	r2, r7
   2e814:	mov	r1, r6
   2e818:	str	r0, [sp]
   2e81c:	mov	r0, r4
   2e820:	bl	4ba1c <__printf_chk@plt+0x3a35c>
   2e824:	ldr	r2, [sp, #28]
   2e828:	ldr	r3, [r5]
   2e82c:	mov	r0, r4
   2e830:	cmp	r2, r3
   2e834:	bne	2e8dc <__printf_chk@plt+0x1d21c>
   2e838:	add	sp, sp, #32
   2e83c:	pop	{r4, r5, r6, r7, r8, pc}
   2e840:	ldr	r0, [pc, #196]	; 2e90c <__printf_chk@plt+0x1d24c>
   2e844:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e848:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e84c:	b	2e7bc <__printf_chk@plt+0x1d0fc>
   2e850:	mov	r1, r6
   2e854:	bl	4bb60 <__printf_chk@plt+0x3a4a0>
   2e858:	subs	r7, r0, #0
   2e85c:	bne	2e824 <__printf_chk@plt+0x1d164>
   2e860:	mov	r1, r6
   2e864:	add	r0, sp, #8
   2e868:	bl	4c730 <__printf_chk@plt+0x3b070>
   2e86c:	ldr	r3, [pc, #156]	; 2e910 <__printf_chk@plt+0x1d250>
   2e870:	ldr	r3, [r3, #4]
   2e874:	tst	r3, #524288	; 0x80000
   2e878:	bne	2e8c0 <__printf_chk@plt+0x1d200>
   2e87c:	mov	r0, r4
   2e880:	bl	4b850 <__printf_chk@plt+0x3a190>
   2e884:	mov	r0, r4
   2e888:	bl	5135c <_ZdlPv@@Base>
   2e88c:	mov	r4, #0
   2e890:	b	2e824 <__printf_chk@plt+0x1d164>
   2e894:	ldr	r3, [pc, #116]	; 2e910 <__printf_chk@plt+0x1d250>
   2e898:	ldr	r4, [r3, #4]
   2e89c:	ands	r4, r4, #524288	; 0x80000
   2e8a0:	beq	2e824 <__printf_chk@plt+0x1d164>
   2e8a4:	ldr	r3, [pc, #104]	; 2e914 <__printf_chk@plt+0x1d254>
   2e8a8:	ldr	r1, [pc, #104]	; 2e918 <__printf_chk@plt+0x1d258>
   2e8ac:	str	r3, [sp]
   2e8b0:	mov	r2, r3
   2e8b4:	mov	r4, r6
   2e8b8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e8bc:	b	2e824 <__printf_chk@plt+0x1d164>
   2e8c0:	ldr	r3, [pc, #76]	; 2e914 <__printf_chk@plt+0x1d254>
   2e8c4:	add	r2, sp, #8
   2e8c8:	mov	r0, r7
   2e8cc:	str	r3, [sp]
   2e8d0:	ldr	r1, [pc, #68]	; 2e91c <__printf_chk@plt+0x1d25c>
   2e8d4:	bl	22bc0 <__printf_chk@plt+0x11500>
   2e8d8:	b	2e87c <__printf_chk@plt+0x1d1bc>
   2e8dc:	bl	1148c <__stack_chk_fail@plt>
   2e8e0:	mov	r0, r4
   2e8e4:	bl	5135c <_ZdlPv@@Base>
   2e8e8:	bl	11498 <__cxa_end_cleanup@plt>
   2e8ec:	andeq	ip, r7, r0, lsl sp
   2e8f0:	andeq	r6, r8, r8, lsr #25
   2e8f4:	andeq	r2, r8, r8, lsr #26
   2e8f8:	andeq	r8, r5, r8, lsr #21
   2e8fc:	andeq	r8, r5, r4, lsl #23
   2e900:	andeq	r8, r5, r4, asr #21
   2e904:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   2e908:	muleq	r5, r0, fp
   2e90c:	andeq	r7, r5, r8, lsl #24
   2e910:	andeq	sp, r7, r0, lsl r0
   2e914:	andeq	r6, r8, r0, lsr #15
   2e918:	andeq	r8, r5, ip, lsr fp
   2e91c:	andeq	r8, r5, r8, asr fp
   2e920:	push	{r4, r5, r6, r7, r8, lr}
   2e924:	sub	sp, sp, #32
   2e928:	ldr	r5, [pc, #364]	; 2ea9c <__printf_chk@plt+0x1d3dc>
   2e92c:	mov	r1, r0
   2e930:	mov	r7, r0
   2e934:	ldr	r3, [r5]
   2e938:	mov	r0, #0
   2e93c:	str	r3, [sp, #28]
   2e940:	bl	2e024 <__printf_chk@plt+0x1c964>
   2e944:	subs	r6, r0, #0
   2e948:	beq	2ea44 <__printf_chk@plt+0x1d384>
   2e94c:	ldr	r3, [pc, #332]	; 2eaa0 <__printf_chk@plt+0x1d3e0>
   2e950:	mov	r0, #28
   2e954:	ldr	r8, [r3]
   2e958:	bl	5130c <_Znwj@@Base>
   2e95c:	mov	r3, #0
   2e960:	str	r8, [r0, #24]
   2e964:	str	r3, [r0]
   2e968:	ldrb	r3, [r6]
   2e96c:	mov	r4, r0
   2e970:	cmp	r3, #35	; 0x23
   2e974:	beq	2ea00 <__printf_chk@plt+0x1d340>
   2e978:	cmp	r7, #0
   2e97c:	beq	2e9f0 <__printf_chk@plt+0x1d330>
   2e980:	mov	r0, r6
   2e984:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e988:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e98c:	ldr	r0, [pc, #272]	; 2eaa4 <__printf_chk@plt+0x1d3e4>
   2e990:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2e994:	ldr	r1, [pc, #268]	; 2eaa8 <__printf_chk@plt+0x1d3e8>
   2e998:	ldr	r0, [pc, #268]	; 2eaac <__printf_chk@plt+0x1d3ec>
   2e99c:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e9a0:	ldr	r1, [pc, #264]	; 2eab0 <__printf_chk@plt+0x1d3f0>
   2e9a4:	mov	r6, r0
   2e9a8:	ldr	r0, [pc, #252]	; 2eaac <__printf_chk@plt+0x1d3ec>
   2e9ac:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e9b0:	ldr	r1, [pc, #252]	; 2eab4 <__printf_chk@plt+0x1d3f4>
   2e9b4:	mov	r7, r0
   2e9b8:	ldr	r0, [pc, #236]	; 2eaac <__printf_chk@plt+0x1d3ec>
   2e9bc:	bl	2e2dc <__printf_chk@plt+0x1cc1c>
   2e9c0:	mov	r2, r7
   2e9c4:	mov	r1, r6
   2e9c8:	mov	r3, r0
   2e9cc:	mov	r0, r4
   2e9d0:	bl	4b9b4 <__printf_chk@plt+0x3a2f4>
   2e9d4:	ldr	r2, [sp, #28]
   2e9d8:	ldr	r3, [r5]
   2e9dc:	mov	r0, r4
   2e9e0:	cmp	r2, r3
   2e9e4:	bne	2ea8c <__printf_chk@plt+0x1d3cc>
   2e9e8:	add	sp, sp, #32
   2e9ec:	pop	{r4, r5, r6, r7, r8, pc}
   2e9f0:	ldr	r0, [pc, #192]	; 2eab8 <__printf_chk@plt+0x1d3f8>
   2e9f4:	bl	25170 <__printf_chk@plt+0x13ab0>
   2e9f8:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2e9fc:	b	2e980 <__printf_chk@plt+0x1d2c0>
   2ea00:	mov	r1, r6
   2ea04:	bl	4bb40 <__printf_chk@plt+0x3a480>
   2ea08:	subs	r7, r0, #0
   2ea0c:	bne	2e9d4 <__printf_chk@plt+0x1d314>
   2ea10:	mov	r1, r6
   2ea14:	add	r0, sp, #8
   2ea18:	bl	4c730 <__printf_chk@plt+0x3b070>
   2ea1c:	ldr	r3, [pc, #152]	; 2eabc <__printf_chk@plt+0x1d3fc>
   2ea20:	ldr	r3, [r3, #4]
   2ea24:	tst	r3, #524288	; 0x80000
   2ea28:	bne	2ea70 <__printf_chk@plt+0x1d3b0>
   2ea2c:	mov	r0, r4
   2ea30:	bl	4b850 <__printf_chk@plt+0x3a190>
   2ea34:	mov	r0, r4
   2ea38:	bl	5135c <_ZdlPv@@Base>
   2ea3c:	mov	r4, #0
   2ea40:	b	2e9d4 <__printf_chk@plt+0x1d314>
   2ea44:	ldr	r3, [pc, #112]	; 2eabc <__printf_chk@plt+0x1d3fc>
   2ea48:	ldr	r4, [r3, #4]
   2ea4c:	ands	r4, r4, #524288	; 0x80000
   2ea50:	beq	2e9d4 <__printf_chk@plt+0x1d314>
   2ea54:	ldr	r3, [pc, #100]	; 2eac0 <__printf_chk@plt+0x1d400>
   2ea58:	ldr	r1, [pc, #100]	; 2eac4 <__printf_chk@plt+0x1d404>
   2ea5c:	str	r3, [sp]
   2ea60:	mov	r2, r3
   2ea64:	mov	r4, r6
   2ea68:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ea6c:	b	2e9d4 <__printf_chk@plt+0x1d314>
   2ea70:	ldr	r3, [pc, #72]	; 2eac0 <__printf_chk@plt+0x1d400>
   2ea74:	add	r2, sp, #8
   2ea78:	mov	r0, r7
   2ea7c:	str	r3, [sp]
   2ea80:	ldr	r1, [pc, #64]	; 2eac8 <__printf_chk@plt+0x1d408>
   2ea84:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ea88:	b	2ea2c <__printf_chk@plt+0x1d36c>
   2ea8c:	bl	1148c <__stack_chk_fail@plt>
   2ea90:	mov	r0, r4
   2ea94:	bl	5135c <_ZdlPv@@Base>
   2ea98:	bl	11498 <__cxa_end_cleanup@plt>
   2ea9c:	andeq	ip, r7, r0, lsl sp
   2eaa0:	andeq	r6, r8, r8, lsr #25
   2eaa4:	andeq	r2, r8, r8, lsr #26
   2eaa8:	andeq	r8, r5, r4, ror #23
   2eaac:	strdeq	r8, [r5], -r4
   2eab0:	andeq	r8, r5, r0, lsl #24
   2eab4:	andeq	r8, r5, r0, lsl ip
   2eab8:	andeq	r7, r5, r8, lsl #24
   2eabc:	andeq	sp, r7, r0, lsl r0
   2eac0:	andeq	r6, r8, r0, lsr #15
   2eac4:	andeq	r8, r5, r0, lsr #23
   2eac8:			; <UNDEFINED> instruction: 0x00058bbc
   2eacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ead0:	sub	sp, sp, #68	; 0x44
   2ead4:	ldr	r8, [pc, #2392]	; 2f434 <__printf_chk@plt+0x1dd74>
   2ead8:	mov	r3, #0
   2eadc:	mov	r2, #4
   2eae0:	ldr	r1, [r8]
   2eae4:	add	r0, sp, #36	; 0x24
   2eae8:	str	r1, [sp, #60]	; 0x3c
   2eaec:	str	r3, [sp, #36]	; 0x24
   2eaf0:	str	r3, [sp, #40]	; 0x28
   2eaf4:	str	r2, [sp, #56]	; 0x38
   2eaf8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2eafc:	add	r0, sp, #36	; 0x24
   2eb00:	mov	r1, #1
   2eb04:	bl	23e84 <__printf_chk@plt+0x127c4>
   2eb08:	cmp	r0, #0
   2eb0c:	bne	2ebe0 <__printf_chk@plt+0x1d520>
   2eb10:	ldr	r5, [pc, #2336]	; 2f438 <__printf_chk@plt+0x1dd78>
   2eb14:	sub	r4, r5, #104	; 0x68
   2eb18:	mov	r0, r5
   2eb1c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2eb20:	ldr	r3, [r4, #124]	; 0x7c
   2eb24:	ldr	r2, [sp, #56]	; 0x38
   2eb28:	cmp	r2, r3
   2eb2c:	bne	2eb80 <__printf_chk@plt+0x1d4c0>
   2eb30:	cmp	r2, #15
   2eb34:	beq	2eb90 <__printf_chk@plt+0x1d4d0>
   2eb38:	cmp	r2, #20
   2eb3c:	beq	2ebc8 <__printf_chk@plt+0x1d508>
   2eb40:	cmp	r2, #2
   2eb44:	beq	2ebb0 <__printf_chk@plt+0x1d4f0>
   2eb48:	mov	r4, #0
   2eb4c:	ldr	r0, [sp, #40]	; 0x28
   2eb50:	cmp	r0, #0
   2eb54:	beq	2eb64 <__printf_chk@plt+0x1d4a4>
   2eb58:	ldr	r3, [r0]
   2eb5c:	ldr	r3, [r3, #4]
   2eb60:	blx	r3
   2eb64:	ldr	r2, [sp, #60]	; 0x3c
   2eb68:	ldr	r3, [r8]
   2eb6c:	mov	r0, r4
   2eb70:	cmp	r2, r3
   2eb74:	bne	2f3a8 <__printf_chk@plt+0x1dce8>
   2eb78:	add	sp, sp, #68	; 0x44
   2eb7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2eb80:	bic	r3, r3, #16
   2eb84:	cmp	r3, #13
   2eb88:	bne	2eb18 <__printf_chk@plt+0x1d458>
   2eb8c:	b	2eb48 <__printf_chk@plt+0x1d488>
   2eb90:	ldr	r3, [r4, #116]	; 0x74
   2eb94:	ldr	r2, [sp, #48]	; 0x30
   2eb98:	sub	r3, r3, r2
   2eb9c:	clz	r3, r3
   2eba0:	lsr	r3, r3, #5
   2eba4:	cmp	r3, #0
   2eba8:	beq	2eb18 <__printf_chk@plt+0x1d458>
   2ebac:	b	2eb48 <__printf_chk@plt+0x1d488>
   2ebb0:	ldrb	r3, [sp, #44]	; 0x2c
   2ebb4:	ldrb	r2, [r4, #112]	; 0x70
   2ebb8:	sub	r3, r3, r2
   2ebbc:	clz	r3, r3
   2ebc0:	lsr	r3, r3, #5
   2ebc4:	b	2eba4 <__printf_chk@plt+0x1d4e4>
   2ebc8:	ldr	r3, [sp, #36]	; 0x24
   2ebcc:	ldr	r2, [r4, #104]	; 0x68
   2ebd0:	sub	r3, r3, r2
   2ebd4:	clz	r3, r3
   2ebd8:	lsr	r3, r3, #5
   2ebdc:	b	2eba4 <__printf_chk@plt+0x1d4e4>
   2ebe0:	ldr	r0, [pc, #2128]	; 2f438 <__printf_chk@plt+0x1dd78>
   2ebe4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2ebe8:	ldr	r4, [pc, #2124]	; 2f43c <__printf_chk@plt+0x1dd7c>
   2ebec:	ldr	r2, [sp, #56]	; 0x38
   2ebf0:	ldr	r3, [r4, #124]	; 0x7c
   2ebf4:	cmp	r3, r2
   2ebf8:	beq	2ecd8 <__printf_chk@plt+0x1d618>
   2ebfc:	cmp	r3, #2
   2ec00:	ldrb	r3, [r4, #112]	; 0x70
   2ec04:	str	r3, [sp, #20]
   2ec08:	movne	r3, #0
   2ec0c:	beq	2f074 <__printf_chk@plt+0x1d9b4>
   2ec10:	str	r3, [sp, #20]
   2ec14:	ldr	r0, [pc, #2076]	; 2f438 <__printf_chk@plt+0x1dd78>
   2ec18:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2ec1c:	mov	r0, #80	; 0x50
   2ec20:	bl	113d8 <_Znaj@plt>
   2ec24:	mov	r9, r0
   2ec28:	mov	r5, r0
   2ec2c:	add	r6, r0, #80	; 0x50
   2ec30:	mov	r0, r5
   2ec34:	bl	450fc <__printf_chk@plt+0x33a3c>
   2ec38:	add	r5, r5, #8
   2ec3c:	cmp	r6, r5
   2ec40:	bne	2ec30 <__printf_chk@plt+0x1d570>
   2ec44:	ldr	r3, [sp, #20]
   2ec48:	ldr	r2, [r4, #124]	; 0x7c
   2ec4c:	ldr	r5, [pc, #2020]	; 2f438 <__printf_chk@plt+0x1dd78>
   2ec50:	cmp	r3, #116	; 0x74
   2ec54:	cmpne	r3, #102	; 0x66
   2ec58:	mov	r6, #0
   2ec5c:	mov	sl, #10
   2ec60:	moveq	r3, #117	; 0x75
   2ec64:	movne	r3, #109	; 0x6d
   2ec68:	str	r3, [sp, #16]
   2ec6c:	ldr	r3, [sp, #56]	; 0x38
   2ec70:	cmp	r2, r3
   2ec74:	bne	2ed28 <__printf_chk@plt+0x1d668>
   2ec78:	cmp	r3, #15
   2ec7c:	beq	2effc <__printf_chk@plt+0x1d93c>
   2ec80:	cmp	r3, #20
   2ec84:	beq	2ed0c <__printf_chk@plt+0x1d64c>
   2ec88:	cmp	r3, #2
   2ec8c:	beq	2f014 <__printf_chk@plt+0x1d954>
   2ec90:	mov	sl, #0
   2ec94:	mov	r7, sl
   2ec98:	mov	r2, r3
   2ec9c:	ldr	r5, [pc, #1940]	; 2f438 <__printf_chk@plt+0x1dd78>
   2eca0:	cmp	r3, r2
   2eca4:	bne	2eda0 <__printf_chk@plt+0x1d6e0>
   2eca8:	cmp	r3, #15
   2ecac:	beq	2ee44 <__printf_chk@plt+0x1d784>
   2ecb0:	cmp	r3, #20
   2ecb4:	beq	2ee2c <__printf_chk@plt+0x1d76c>
   2ecb8:	cmp	r3, #2
   2ecbc:	beq	2ee0c <__printf_chk@plt+0x1d74c>
   2ecc0:	cmp	sl, #0
   2ecc4:	beq	2eee0 <__printf_chk@plt+0x1d820>
   2ecc8:	mov	r0, r9
   2eccc:	bl	114f8 <_ZdaPv@plt>
   2ecd0:	mov	r4, #0
   2ecd4:	b	2eb4c <__printf_chk@plt+0x1d48c>
   2ecd8:	cmp	r3, #15
   2ecdc:	beq	2f194 <__printf_chk@plt+0x1dad4>
   2ece0:	cmp	r3, #20
   2ece4:	beq	2f1b4 <__printf_chk@plt+0x1daf4>
   2ece8:	cmp	r3, #2
   2ecec:	beq	2f05c <__printf_chk@plt+0x1d99c>
   2ecf0:	ldr	r3, [pc, #1864]	; 2f440 <__printf_chk@plt+0x1dd80>
   2ecf4:	ldr	r1, [pc, #1864]	; 2f444 <__printf_chk@plt+0x1dd84>
   2ecf8:	str	r3, [sp]
   2ecfc:	mov	r2, r3
   2ed00:	mov	r0, #2
   2ed04:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ed08:	b	2eb48 <__printf_chk@plt+0x1d488>
   2ed0c:	ldr	r2, [r4, #104]	; 0x68
   2ed10:	ldr	r1, [sp, #36]	; 0x24
   2ed14:	sub	r2, r2, r1
   2ed18:	clz	r2, r2
   2ed1c:	lsr	r2, r2, #5
   2ed20:	cmp	r2, #0
   2ed24:	bne	2ec90 <__printf_chk@plt+0x1d5d0>
   2ed28:	cmp	sl, r6
   2ed2c:	beq	2ee5c <__printf_chk@plt+0x1d79c>
   2ed30:	add	fp, r9, r6, lsl #3
   2ed34:	mov	r0, fp
   2ed38:	ldr	r1, [sp, #16]
   2ed3c:	bl	4a6d0 <__printf_chk@plt+0x39010>
   2ed40:	subs	r7, r0, #0
   2ed44:	beq	2f1cc <__printf_chk@plt+0x1db0c>
   2ed48:	add	r6, r6, #1
   2ed4c:	b	2ed58 <__printf_chk@plt+0x1d698>
   2ed50:	mov	r0, r5
   2ed54:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2ed58:	ldr	r3, [r4, #124]	; 0x7c
   2ed5c:	cmp	r3, #19
   2ed60:	beq	2ed50 <__printf_chk@plt+0x1d690>
   2ed64:	ldr	r1, [pc, #1756]	; 2f448 <__printf_chk@plt+0x1dd88>
   2ed68:	ldr	r2, [sp, #56]	; 0x38
   2ed6c:	ldr	r1, [r1]
   2ed70:	cmp	r3, r2
   2ed74:	str	r1, [fp, #4]
   2ed78:	bne	2eddc <__printf_chk@plt+0x1d71c>
   2ed7c:	cmp	r3, #15
   2ed80:	beq	2edc0 <__printf_chk@plt+0x1d700>
   2ed84:	cmp	r3, #20
   2ed88:	beq	2f044 <__printf_chk@plt+0x1d984>
   2ed8c:	cmp	r3, #2
   2ed90:	beq	2f02c <__printf_chk@plt+0x1d96c>
   2ed94:	mov	sl, #0
   2ed98:	mov	r7, #1
   2ed9c:	b	2ec9c <__printf_chk@plt+0x1d5dc>
   2eda0:	bic	r3, r3, #16
   2eda4:	cmp	r3, #13
   2eda8:	beq	2ecc0 <__printf_chk@plt+0x1d600>
   2edac:	mov	r0, r5
   2edb0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2edb4:	ldr	r3, [r4, #124]	; 0x7c
   2edb8:	ldr	r2, [sp, #56]	; 0x38
   2edbc:	b	2eca0 <__printf_chk@plt+0x1d5e0>
   2edc0:	ldr	r7, [r4, #116]	; 0x74
   2edc4:	ldr	r1, [sp, #48]	; 0x30
   2edc8:	sub	r7, r7, r1
   2edcc:	clz	r7, r7
   2edd0:	lsr	r7, r7, #5
   2edd4:	cmp	r7, #0
   2edd8:	bne	2f18c <__printf_chk@plt+0x1dacc>
   2eddc:	add	r0, fp, #4
   2ede0:	mov	r1, #118	; 0x76
   2ede4:	bl	49f90 <__printf_chk@plt+0x388d0>
   2ede8:	subs	r7, r0, #0
   2edec:	bne	2edfc <__printf_chk@plt+0x1d73c>
   2edf0:	b	2f1cc <__printf_chk@plt+0x1db0c>
   2edf4:	mov	r0, r5
   2edf8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2edfc:	ldr	r2, [r4, #124]	; 0x7c
   2ee00:	cmp	r2, #19
   2ee04:	beq	2edf4 <__printf_chk@plt+0x1d734>
   2ee08:	b	2ec6c <__printf_chk@plt+0x1d5ac>
   2ee0c:	ldrb	r3, [r4, #112]	; 0x70
   2ee10:	ldrb	r2, [sp, #44]	; 0x2c
   2ee14:	sub	r3, r3, r2
   2ee18:	clz	r3, r3
   2ee1c:	lsr	r3, r3, #5
   2ee20:	cmp	r3, #0
   2ee24:	beq	2edac <__printf_chk@plt+0x1d6ec>
   2ee28:	b	2ecc0 <__printf_chk@plt+0x1d600>
   2ee2c:	ldr	r3, [r4, #104]	; 0x68
   2ee30:	ldr	r2, [sp, #36]	; 0x24
   2ee34:	sub	r3, r3, r2
   2ee38:	clz	r3, r3
   2ee3c:	lsr	r3, r3, #5
   2ee40:	b	2ee20 <__printf_chk@plt+0x1d760>
   2ee44:	ldr	r3, [r4, #116]	; 0x74
   2ee48:	ldr	r2, [sp, #48]	; 0x30
   2ee4c:	sub	r3, r3, r2
   2ee50:	clz	r3, r3
   2ee54:	lsr	r3, r3, #5
   2ee58:	b	2ee20 <__printf_chk@plt+0x1d760>
   2ee5c:	lsl	r3, sl, #1
   2ee60:	cmn	r3, #-268435455	; 0xf0000001
   2ee64:	lslle	r0, sl, #4
   2ee68:	mvngt	r0, #0
   2ee6c:	str	r3, [sp, #28]
   2ee70:	bl	113d8 <_Znaj@plt>
   2ee74:	ldr	r3, [sp, #28]
   2ee78:	str	r0, [sp, #24]
   2ee7c:	subs	r7, r3, #1
   2ee80:	ldrcs	fp, [sp, #24]
   2ee84:	bcc	2ee9c <__printf_chk@plt+0x1d7dc>
   2ee88:	mov	r0, fp
   2ee8c:	bl	450fc <__printf_chk@plt+0x33a3c>
   2ee90:	subs	r7, r7, #1
   2ee94:	add	fp, fp, #8
   2ee98:	bpl	2ee88 <__printf_chk@plt+0x1d7c8>
   2ee9c:	cmp	sl, #0
   2eea0:	movne	r2, #0
   2eea4:	ldrne	ip, [sp, #24]
   2eea8:	beq	2eecc <__printf_chk@plt+0x1d80c>
   2eeac:	lsl	r3, r2, #3
   2eeb0:	add	r1, r9, r3
   2eeb4:	add	r2, r2, #1
   2eeb8:	ldm	r1, {r0, r1}
   2eebc:	add	r3, ip, r3
   2eec0:	cmp	sl, r2
   2eec4:	stm	r3, {r0, r1}
   2eec8:	bne	2eeac <__printf_chk@plt+0x1d7ec>
   2eecc:	mov	r0, r9
   2eed0:	bl	114f8 <_ZdaPv@plt>
   2eed4:	ldr	r9, [sp, #24]
   2eed8:	ldr	sl, [sp, #28]
   2eedc:	b	2ed30 <__printf_chk@plt+0x1d670>
   2eee0:	ldr	r3, [sp, #20]
   2eee4:	sub	r3, r3, #97	; 0x61
   2eee8:	cmp	r3, #29
   2eeec:	ldrls	pc, [pc, r3, lsl #2]
   2eef0:	b	2efac <__printf_chk@plt+0x1d8ec>
   2eef4:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   2eef8:	andeq	lr, r2, ip, lsr #31
   2eefc:	andeq	pc, r2, ip, lsr r1	; <UNPREDICTABLE>
   2ef00:	andeq	lr, r2, ip, lsr #31
   2ef04:	andeq	pc, r2, ip, lsl #2
   2ef08:	andeq	lr, r2, ip, ror #30
   2ef0c:	andeq	lr, r2, ip, lsr #31
   2ef10:	andeq	lr, r2, ip, lsr #31
   2ef14:	andeq	lr, r2, ip, lsr #31
   2ef18:	andeq	lr, r2, ip, lsr #31
   2ef1c:	andeq	lr, r2, ip, lsr #31
   2ef20:	strdeq	pc, [r2], -r0
   2ef24:	andeq	lr, r2, ip, lsr #31
   2ef28:	andeq	lr, r2, ip, lsr #31
   2ef2c:	andeq	lr, r2, ip, lsr #31
   2ef30:	andeq	lr, r2, ip, lsr #31
   2ef34:	andeq	lr, r2, ip, lsr #31
   2ef38:	andeq	lr, r2, ip, lsr #31
   2ef3c:	andeq	lr, r2, ip, lsr #31
   2ef40:	andeq	lr, r2, ip, lsr #31
   2ef44:	andeq	lr, r2, ip, lsr #31
   2ef48:	andeq	lr, r2, ip, lsr #31
   2ef4c:	andeq	lr, r2, ip, lsr #31
   2ef50:	andeq	lr, r2, ip, lsr #31
   2ef54:	andeq	lr, r2, ip, lsr #31
   2ef58:	andeq	lr, r2, ip, lsr #31
   2ef5c:	andeq	lr, r2, ip, lsr #31
   2ef60:	andeq	lr, r2, ip, lsr #31
   2ef64:	andeq	lr, r2, ip, lsr #31
   2ef68:	andeq	pc, r2, ip, asr #1
   2ef6c:	eor	r7, r7, #1
   2ef70:	cmp	r6, #1
   2ef74:	moveq	r6, r7
   2ef78:	orrne	r6, r7, #1
   2ef7c:	tst	r6, #1
   2ef80:	beq	2f104 <__printf_chk@plt+0x1da44>
   2ef84:	ldr	r3, [pc, #1204]	; 2f440 <__printf_chk@plt+0x1dd80>
   2ef88:	ldr	r1, [pc, #1212]	; 2f44c <__printf_chk@plt+0x1dd8c>
   2ef8c:	str	r3, [sp]
   2ef90:	mov	r2, r3
   2ef94:	mov	r0, #2
   2ef98:	bl	22bc0 <__printf_chk@plt+0x11500>
   2ef9c:	ldr	r3, [pc, #1188]	; 2f448 <__printf_chk@plt+0x1dd88>
   2efa0:	mov	r6, #1
   2efa4:	ldr	r3, [r3]
   2efa8:	str	r3, [r9, #4]
   2efac:	ldr	r4, [pc, #1180]	; 2f450 <__printf_chk@plt+0x1dd90>
   2efb0:	ldr	r3, [r4]
   2efb4:	mov	r0, r3
   2efb8:	ldr	r5, [r3, #24]
   2efbc:	bl	192dc <__printf_chk@plt+0x7c1c>
   2efc0:	mov	r7, r0
   2efc4:	ldr	r0, [r4]
   2efc8:	bl	192ec <__printf_chk@plt+0x7c2c>
   2efcc:	mov	sl, r0
   2efd0:	mov	r0, #52	; 0x34
   2efd4:	bl	5130c <_Znwj@@Base>
   2efd8:	stm	sp, {r5, r7, sl}
   2efdc:	mov	r3, r6
   2efe0:	ldr	r1, [sp, #20]
   2efe4:	mov	r2, r9
   2efe8:	mov	r4, r0
   2efec:	bl	4510c <__printf_chk@plt+0x33a4c>
   2eff0:	mov	r0, r9
   2eff4:	bl	114f8 <_ZdaPv@plt>
   2eff8:	b	2eb4c <__printf_chk@plt+0x1d48c>
   2effc:	ldr	r2, [r4, #116]	; 0x74
   2f000:	ldr	r1, [sp, #48]	; 0x30
   2f004:	sub	r2, r2, r1
   2f008:	clz	r2, r2
   2f00c:	lsr	r2, r2, #5
   2f010:	b	2ed20 <__printf_chk@plt+0x1d660>
   2f014:	ldrb	r2, [r4, #112]	; 0x70
   2f018:	ldrb	r1, [sp, #44]	; 0x2c
   2f01c:	sub	r2, r2, r1
   2f020:	clz	r2, r2
   2f024:	lsr	r2, r2, #5
   2f028:	b	2ed20 <__printf_chk@plt+0x1d660>
   2f02c:	ldrb	r7, [r4, #112]	; 0x70
   2f030:	ldrb	r1, [sp, #44]	; 0x2c
   2f034:	sub	r7, r7, r1
   2f038:	clz	r7, r7
   2f03c:	lsr	r7, r7, #5
   2f040:	b	2edd4 <__printf_chk@plt+0x1d714>
   2f044:	ldr	r7, [r4, #104]	; 0x68
   2f048:	ldr	r1, [sp, #36]	; 0x24
   2f04c:	sub	r7, r7, r1
   2f050:	clz	r7, r7
   2f054:	lsr	r7, r7, #5
   2f058:	b	2edd4 <__printf_chk@plt+0x1d714>
   2f05c:	ldrb	r3, [r4, #112]	; 0x70
   2f060:	mov	r2, r3
   2f064:	str	r3, [sp, #20]
   2f068:	ldrb	r3, [sp, #44]	; 0x2c
   2f06c:	cmp	r3, r2
   2f070:	beq	2ecf0 <__printf_chk@plt+0x1d630>
   2f074:	ldr	r3, [sp, #20]
   2f078:	cmp	r3, #70	; 0x46
   2f07c:	bne	2ec14 <__printf_chk@plt+0x1d554>
   2f080:	ldr	r0, [pc, #944]	; 2f438 <__printf_chk@plt+0x1dd78>
   2f084:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f088:	ldr	r3, [r4, #124]	; 0x7c
   2f08c:	ldr	r2, [sp, #56]	; 0x38
   2f090:	cmp	r3, r2
   2f094:	bne	2f214 <__printf_chk@plt+0x1db54>
   2f098:	cmp	r3, #15
   2f09c:	beq	2f388 <__printf_chk@plt+0x1dcc8>
   2f0a0:	cmp	r3, #20
   2f0a4:	beq	2f3c0 <__printf_chk@plt+0x1dd00>
   2f0a8:	cmp	r3, #2
   2f0ac:	beq	2f3ac <__printf_chk@plt+0x1dcec>
   2f0b0:	ldr	r3, [pc, #904]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f0b4:	ldr	r1, [pc, #920]	; 2f454 <__printf_chk@plt+0x1dd94>
   2f0b8:	str	r3, [sp]
   2f0bc:	mov	r2, r3
   2f0c0:	mov	r0, #2
   2f0c4:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f0c8:	b	2eb48 <__printf_chk@plt+0x1d488>
   2f0cc:	cmp	r7, #0
   2f0d0:	beq	2efac <__printf_chk@plt+0x1d8ec>
   2f0d4:	ldr	r3, [pc, #868]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f0d8:	ldr	r1, [pc, #888]	; 2f458 <__printf_chk@plt+0x1dd98>
   2f0dc:	str	r3, [sp]
   2f0e0:	mov	r2, r3
   2f0e4:	mov	r0, #2
   2f0e8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f0ec:	b	2efac <__printf_chk@plt+0x1d8ec>
   2f0f0:	cmp	r6, #1
   2f0f4:	moveq	r6, r7
   2f0f8:	orrne	r6, r7, #1
   2f0fc:	tst	r6, #1
   2f100:	bne	2f1dc <__printf_chk@plt+0x1db1c>
   2f104:	mov	r6, #1
   2f108:	b	2efac <__printf_chk@plt+0x1d8ec>
   2f10c:	cmp	r6, #1
   2f110:	moveq	r6, r7
   2f114:	orrne	r6, r7, #1
   2f118:	tst	r6, #1
   2f11c:	beq	2f104 <__printf_chk@plt+0x1da44>
   2f120:	ldr	r3, [pc, #792]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f124:	ldr	r1, [pc, #816]	; 2f45c <__printf_chk@plt+0x1dd9c>
   2f128:	str	r3, [sp]
   2f12c:	mov	r2, r3
   2f130:	mov	r0, #2
   2f134:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f138:	b	2f104 <__printf_chk@plt+0x1da44>
   2f13c:	eor	r7, r7, #1
   2f140:	cmp	r6, #1
   2f144:	moveq	r6, r7
   2f148:	orrne	r6, r7, #1
   2f14c:	tst	r6, #1
   2f150:	beq	2f104 <__printf_chk@plt+0x1da44>
   2f154:	ldr	r3, [pc, #740]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f158:	ldr	r1, [pc, #768]	; 2f460 <__printf_chk@plt+0x1dda0>
   2f15c:	str	r3, [sp]
   2f160:	mov	r2, r3
   2f164:	mov	r0, #2
   2f168:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f16c:	b	2ef9c <__printf_chk@plt+0x1d8dc>
   2f170:	cmp	r6, #2
   2f174:	moveq	r6, r7
   2f178:	orrne	r6, r7, #1
   2f17c:	tst	r6, #1
   2f180:	bne	2f1f8 <__printf_chk@plt+0x1db38>
   2f184:	mov	r6, #2
   2f188:	b	2efac <__printf_chk@plt+0x1d8ec>
   2f18c:	mov	sl, #0
   2f190:	b	2ec9c <__printf_chk@plt+0x1d5dc>
   2f194:	ldr	r3, [r4, #116]	; 0x74
   2f198:	ldr	r2, [sp, #48]	; 0x30
   2f19c:	sub	r3, r3, r2
   2f1a0:	clz	r3, r3
   2f1a4:	lsr	r3, r3, #5
   2f1a8:	cmp	r3, #0
   2f1ac:	bne	2ecf0 <__printf_chk@plt+0x1d630>
   2f1b0:	b	2ec10 <__printf_chk@plt+0x1d550>
   2f1b4:	ldr	r3, [r4, #104]	; 0x68
   2f1b8:	ldr	r2, [sp, #36]	; 0x24
   2f1bc:	sub	r3, r3, r2
   2f1c0:	clz	r3, r3
   2f1c4:	lsr	r3, r3, #5
   2f1c8:	b	2f1a8 <__printf_chk@plt+0x1dae8>
   2f1cc:	ldr	r3, [r4, #124]	; 0x7c
   2f1d0:	ldr	r2, [sp, #56]	; 0x38
   2f1d4:	mov	sl, #1
   2f1d8:	b	2ec9c <__printf_chk@plt+0x1d5dc>
   2f1dc:	ldr	r3, [pc, #604]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f1e0:	ldr	r1, [pc, #636]	; 2f464 <__printf_chk@plt+0x1dda4>
   2f1e4:	str	r3, [sp]
   2f1e8:	mov	r2, r3
   2f1ec:	mov	r0, #2
   2f1f0:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f1f4:	b	2f104 <__printf_chk@plt+0x1da44>
   2f1f8:	ldr	r3, [pc, #576]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f1fc:	ldr	r1, [pc, #612]	; 2f468 <__printf_chk@plt+0x1dda8>
   2f200:	str	r3, [sp]
   2f204:	mov	r2, r3
   2f208:	mov	r0, #2
   2f20c:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f210:	b	2f184 <__printf_chk@plt+0x1dac4>
   2f214:	cmp	r3, #2
   2f218:	ldrb	r5, [r4, #112]	; 0x70
   2f21c:	movne	r5, #0
   2f220:	ldr	r0, [pc, #528]	; 2f438 <__printf_chk@plt+0x1dd78>
   2f224:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f228:	ldr	r3, [sp, #56]	; 0x38
   2f22c:	sub	r5, r5, #99	; 0x63
   2f230:	cmp	r3, #2
   2f234:	ldrb	r0, [sp, #44]	; 0x2c
   2f238:	movne	r0, #0
   2f23c:	cmp	r5, #15
   2f240:	ldrls	pc, [pc, r5, lsl #2]
   2f244:	b	2f294 <__printf_chk@plt+0x1dbd4>
   2f248:	andeq	pc, r2, r0, ror #5
   2f24c:	andeq	pc, r2, r8, ror #5
   2f250:	muleq	r2, r4, r2
   2f254:	muleq	r2, r4, r2
   2f258:	ldrdeq	pc, [r2], -r8
   2f25c:	muleq	r2, r4, r2
   2f260:	muleq	r2, r4, r2
   2f264:	muleq	r2, r4, r2
   2f268:	ldrdeq	pc, [r2], -r0
   2f26c:	muleq	r2, r4, r2
   2f270:	muleq	r2, r4, r2
   2f274:	muleq	r2, r4, r2
   2f278:	muleq	r2, r4, r2
   2f27c:	muleq	r2, r4, r2
   2f280:	muleq	r2, r4, r2
   2f284:	andeq	pc, r2, r8, lsl #5
   2f288:	bl	2e920 <__printf_chk@plt+0x1d260>
   2f28c:	cmp	r0, #0
   2f290:	bne	2f2ec <__printf_chk@plt+0x1dc2c>
   2f294:	ldr	r5, [pc, #412]	; 2f438 <__printf_chk@plt+0x1dd78>
   2f298:	ldr	r3, [r4, #124]	; 0x7c
   2f29c:	ldr	r2, [sp, #56]	; 0x38
   2f2a0:	cmp	r3, r2
   2f2a4:	bne	2f300 <__printf_chk@plt+0x1dc40>
   2f2a8:	cmp	r3, #15
   2f2ac:	beq	2f318 <__printf_chk@plt+0x1dc58>
   2f2b0:	cmp	r3, #20
   2f2b4:	beq	2f350 <__printf_chk@plt+0x1dc90>
   2f2b8:	cmp	r3, #2
   2f2bc:	beq	2f338 <__printf_chk@plt+0x1dc78>
   2f2c0:	mov	r3, #1
   2f2c4:	str	r3, [r4, #516]	; 0x204
   2f2c8:	mov	r4, #0
   2f2cc:	b	2eb4c <__printf_chk@plt+0x1d48c>
   2f2d0:	bl	2e75c <__printf_chk@plt+0x1d09c>
   2f2d4:	b	2f28c <__printf_chk@plt+0x1dbcc>
   2f2d8:	bl	2e5e0 <__printf_chk@plt+0x1cf20>
   2f2dc:	b	2f28c <__printf_chk@plt+0x1dbcc>
   2f2e0:	bl	2e434 <__printf_chk@plt+0x1cd74>
   2f2e4:	b	2f28c <__printf_chk@plt+0x1dbcc>
   2f2e8:	ldr	r0, [pc, #380]	; 2f46c <__printf_chk@plt+0x1ddac>
   2f2ec:	ldr	r3, [pc, #348]	; 2f450 <__printf_chk@plt+0x1dd90>
   2f2f0:	mov	r1, r0
   2f2f4:	ldr	r0, [r3]
   2f2f8:	bl	19318 <__printf_chk@plt+0x7c58>
   2f2fc:	b	2f294 <__printf_chk@plt+0x1dbd4>
   2f300:	bic	r3, r3, #16
   2f304:	cmp	r3, #13
   2f308:	beq	2f368 <__printf_chk@plt+0x1dca8>
   2f30c:	mov	r0, r5
   2f310:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f314:	b	2f298 <__printf_chk@plt+0x1dbd8>
   2f318:	ldr	r3, [r4, #116]	; 0x74
   2f31c:	ldr	r2, [sp, #48]	; 0x30
   2f320:	sub	r3, r3, r2
   2f324:	clz	r3, r3
   2f328:	lsr	r3, r3, #5
   2f32c:	cmp	r3, #0
   2f330:	beq	2f30c <__printf_chk@plt+0x1dc4c>
   2f334:	b	2f2c0 <__printf_chk@plt+0x1dc00>
   2f338:	ldrb	r3, [r4, #112]	; 0x70
   2f33c:	ldrb	r2, [sp, #44]	; 0x2c
   2f340:	sub	r3, r3, r2
   2f344:	clz	r3, r3
   2f348:	lsr	r3, r3, #5
   2f34c:	b	2f32c <__printf_chk@plt+0x1dc6c>
   2f350:	ldr	r3, [r4, #104]	; 0x68
   2f354:	ldr	r2, [sp, #36]	; 0x24
   2f358:	sub	r3, r3, r2
   2f35c:	clz	r3, r3
   2f360:	lsr	r3, r3, #5
   2f364:	b	2f32c <__printf_chk@plt+0x1dc6c>
   2f368:	ldr	r3, [pc, #256]	; 2f470 <__printf_chk@plt+0x1ddb0>
   2f36c:	ldr	r3, [r3, #4]
   2f370:	tst	r3, #8
   2f374:	bne	2f3d8 <__printf_chk@plt+0x1dd18>
   2f378:	ldr	r0, [pc, #244]	; 2f474 <__printf_chk@plt+0x1ddb4>
   2f37c:	bl	25170 <__printf_chk@plt+0x13ab0>
   2f380:	bl	231a0 <__printf_chk@plt+0x11ae0>
   2f384:	b	2f2c0 <__printf_chk@plt+0x1dc00>
   2f388:	ldr	r5, [r4, #116]	; 0x74
   2f38c:	ldr	r3, [sp, #48]	; 0x30
   2f390:	sub	r5, r5, r3
   2f394:	clz	r5, r5
   2f398:	lsr	r5, r5, #5
   2f39c:	cmp	r5, #0
   2f3a0:	beq	2f220 <__printf_chk@plt+0x1db60>
   2f3a4:	b	2f0b0 <__printf_chk@plt+0x1d9f0>
   2f3a8:	bl	1148c <__stack_chk_fail@plt>
   2f3ac:	ldrb	r5, [r4, #112]	; 0x70
   2f3b0:	ldrb	r3, [sp, #44]	; 0x2c
   2f3b4:	cmp	r3, r5
   2f3b8:	bne	2f220 <__printf_chk@plt+0x1db60>
   2f3bc:	b	2f0b0 <__printf_chk@plt+0x1d9f0>
   2f3c0:	ldr	r5, [r4, #104]	; 0x68
   2f3c4:	ldr	r3, [sp, #36]	; 0x24
   2f3c8:	sub	r5, r5, r3
   2f3cc:	clz	r5, r5
   2f3d0:	lsr	r5, r5, #5
   2f3d4:	b	2f39c <__printf_chk@plt+0x1dcdc>
   2f3d8:	ldr	r3, [pc, #96]	; 2f440 <__printf_chk@plt+0x1dd80>
   2f3dc:	ldr	r1, [pc, #148]	; 2f478 <__printf_chk@plt+0x1ddb8>
   2f3e0:	str	r3, [sp]
   2f3e4:	mov	r2, r3
   2f3e8:	mov	r0, #0
   2f3ec:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f3f0:	b	2f378 <__printf_chk@plt+0x1dcb8>
   2f3f4:	b	2f400 <__printf_chk@plt+0x1dd40>
   2f3f8:	mov	r0, r4
   2f3fc:	bl	5135c <_ZdlPv@@Base>
   2f400:	ldr	r0, [sp, #40]	; 0x28
   2f404:	cmp	r0, #0
   2f408:	beq	2f418 <__printf_chk@plt+0x1dd58>
   2f40c:	ldr	r3, [r0]
   2f410:	ldr	r3, [r3, #4]
   2f414:	blx	r3
   2f418:	bl	11498 <__cxa_end_cleanup@plt>
   2f41c:	mov	r0, r9
   2f420:	bl	114f8 <_ZdaPv@plt>
   2f424:	b	2f400 <__printf_chk@plt+0x1dd40>
   2f428:	ldr	r0, [sp, #24]
   2f42c:	bl	114f8 <_ZdaPv@plt>
   2f430:	b	2f400 <__printf_chk@plt+0x1dd40>
   2f434:	andeq	ip, r7, r0, lsl sp
   2f438:	andeq	r2, r8, r8, lsr #26
   2f43c:	andeq	r2, r8, r0, asr #25
   2f440:	andeq	r6, r8, r0, lsr #15
   2f444:	andeq	r8, r5, r0, lsr #24
   2f448:	andeq	r5, r8, r8, lsr #19
   2f44c:	strdeq	r8, [r5], -ip
   2f450:	strdeq	r2, [r8], -r8
   2f454:	andeq	r8, r5, r4, lsr ip
   2f458:	ldrdeq	r8, [r5], -r0
   2f45c:	andeq	r8, r5, ip, lsl #25
   2f460:	andeq	r8, r5, ip, ror #24
   2f464:	andeq	r8, r5, ip, asr #24
   2f468:			; <UNDEFINED> instruction: 0x00058cb0
   2f46c:	andeq	r5, r8, r8, ror ip
   2f470:	andeq	sp, r7, r0, lsl r0
   2f474:	andeq	r6, r5, r0, lsl #21
   2f478:	andeq	r8, r5, r8, lsl #15
   2f47c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f480:	sub	sp, sp, #28
   2f484:	ldr	r6, [pc, #1256]	; 2f974 <__printf_chk@plt+0x1e2b4>
   2f488:	ldr	r4, [pc, #1256]	; 2f978 <__printf_chk@plt+0x1e2b8>
   2f48c:	mov	r7, r0
   2f490:	ldr	r3, [r6]
   2f494:	add	r0, r4, #104	; 0x68
   2f498:	str	r3, [sp, #20]
   2f49c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f4a0:	ldr	r3, [r4, #124]	; 0x7c
   2f4a4:	cmp	r3, #2
   2f4a8:	beq	2f5f8 <__printf_chk@plt+0x1df38>
   2f4ac:	ldr	r8, [pc, #1224]	; 2f97c <__printf_chk@plt+0x1e2bc>
   2f4b0:	mov	r3, #0
   2f4b4:	str	r3, [sp, #16]
   2f4b8:	ldrb	r5, [r8]
   2f4bc:	cmp	r5, r3
   2f4c0:	bne	2f584 <__printf_chk@plt+0x1dec4>
   2f4c4:	mov	r1, #1
   2f4c8:	ldr	r0, [pc, #1200]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f4cc:	bl	23e84 <__printf_chk@plt+0x127c4>
   2f4d0:	cmp	r0, #0
   2f4d4:	beq	2f5dc <__printf_chk@plt+0x1df1c>
   2f4d8:	ldr	r8, [r4, #108]	; 0x6c
   2f4dc:	ldr	r3, [r4, #116]	; 0x74
   2f4e0:	cmp	r8, #0
   2f4e4:	ldr	fp, [r4, #104]	; 0x68
   2f4e8:	ldrb	sl, [r4, #112]	; 0x70
   2f4ec:	str	r3, [sp, #12]
   2f4f0:	ldr	r9, [r4, #124]	; 0x7c
   2f4f4:	beq	2f50c <__printf_chk@plt+0x1de4c>
   2f4f8:	ldr	r3, [r8]
   2f4fc:	mov	r0, r8
   2f500:	ldr	r3, [r3, #8]
   2f504:	blx	r3
   2f508:	mov	r8, r0
   2f50c:	ldr	r0, [pc, #1132]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f510:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f514:	ldr	r3, [r4, #124]	; 0x7c
   2f518:	cmp	r3, #2
   2f51c:	beq	2f850 <__printf_chk@plt+0x1e190>
   2f520:	mov	r1, #122	; 0x7a
   2f524:	add	r0, sp, #16
   2f528:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   2f52c:	cmp	r0, #0
   2f530:	beq	2f78c <__printf_chk@plt+0x1e0cc>
   2f534:	cmp	sl, #91	; 0x5b
   2f538:	cmpeq	r9, #2
   2f53c:	ldr	r3, [r4, #124]	; 0x7c
   2f540:	beq	2f75c <__printf_chk@plt+0x1e09c>
   2f544:	cmp	r9, r3
   2f548:	bne	2f88c <__printf_chk@plt+0x1e1cc>
   2f54c:	cmp	r9, #15
   2f550:	beq	2f90c <__printf_chk@plt+0x1e24c>
   2f554:	cmp	r9, #20
   2f558:	beq	2f8f0 <__printf_chk@plt+0x1e230>
   2f55c:	cmp	r9, #2
   2f560:	beq	2f880 <__printf_chk@plt+0x1e1c0>
   2f564:	cmp	r8, #0
   2f568:	beq	2f94c <__printf_chk@plt+0x1e28c>
   2f56c:	ldr	r3, [r8]
   2f570:	mov	r0, r8
   2f574:	ldr	r3, [r3, #4]
   2f578:	blx	r3
   2f57c:	ldr	r3, [sp, #16]
   2f580:	b	2f64c <__printf_chk@plt+0x1df8c>
   2f584:	mvn	r3, #47	; 0x2f
   2f588:	str	r3, [sp, #16]
   2f58c:	ldr	r0, [pc, #1004]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f590:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f594:	ldr	r3, [r4, #124]	; 0x7c
   2f598:	ldrb	r2, [r4, #112]	; 0x70
   2f59c:	cmp	r3, #2
   2f5a0:	movne	r2, #0
   2f5a4:	ldr	r3, [pc, #984]	; 2f984 <__printf_chk@plt+0x1e2c4>
   2f5a8:	ldrb	r0, [r8, r2]
   2f5ac:	ldr	r1, [sp, #16]
   2f5b0:	ldr	r3, [r3]
   2f5b4:	cmp	r0, #0
   2f5b8:	bne	2f8d8 <__printf_chk@plt+0x1e218>
   2f5bc:	mul	r3, r1, r3
   2f5c0:	str	r3, [sp, #16]
   2f5c4:	ldr	r3, [pc, #956]	; 2f988 <__printf_chk@plt+0x1e2c8>
   2f5c8:	ldr	r1, [pc, #956]	; 2f98c <__printf_chk@plt+0x1e2cc>
   2f5cc:	str	r3, [sp]
   2f5d0:	mov	r2, r3
   2f5d4:	mov	r0, #2
   2f5d8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f5dc:	mov	r0, #0
   2f5e0:	ldr	r2, [sp, #20]
   2f5e4:	ldr	r3, [r6]
   2f5e8:	cmp	r2, r3
   2f5ec:	bne	2f954 <__printf_chk@plt+0x1e294>
   2f5f0:	add	sp, sp, #28
   2f5f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5f8:	ldrb	r2, [r4, #112]	; 0x70
   2f5fc:	cmp	r2, #45	; 0x2d
   2f600:	bne	2f728 <__printf_chk@plt+0x1e068>
   2f604:	add	r0, r4, #104	; 0x68
   2f608:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f60c:	ldr	r3, [r4, #124]	; 0x7c
   2f610:	ldrb	r2, [r4, #112]	; 0x70
   2f614:	cmp	r3, #2
   2f618:	beq	2f680 <__printf_chk@plt+0x1dfc0>
   2f61c:	mvn	r5, #0
   2f620:	mov	r3, #0
   2f624:	str	r3, [sp, #16]
   2f628:	ldr	r3, [pc, #844]	; 2f97c <__printf_chk@plt+0x1e2bc>
   2f62c:	ldrb	r3, [r3]
   2f630:	cmp	r3, #0
   2f634:	mvnne	r3, #47	; 0x2f
   2f638:	beq	2f4c4 <__printf_chk@plt+0x1de04>
   2f63c:	ldr	r2, [pc, #832]	; 2f984 <__printf_chk@plt+0x1e2c4>
   2f640:	ldr	r2, [r2]
   2f644:	mul	r3, r2, r3
   2f648:	str	r3, [sp, #16]
   2f64c:	cmp	r5, #0
   2f650:	beq	2f80c <__printf_chk@plt+0x1e14c>
   2f654:	cmp	r5, #1
   2f658:	beq	2f7ac <__printf_chk@plt+0x1e0ec>
   2f65c:	ldr	r2, [pc, #812]	; 2f990 <__printf_chk@plt+0x1e2d0>
   2f660:	ldr	r2, [r2]
   2f664:	ldr	r2, [r2, #28]
   2f668:	sub	r3, r2, r3
   2f66c:	str	r3, [r7]
   2f670:	cmp	r3, #0
   2f674:	ble	2f70c <__printf_chk@plt+0x1e04c>
   2f678:	mov	r0, #1
   2f67c:	b	2f5e0 <__printf_chk@plt+0x1df20>
   2f680:	mvn	r5, #0
   2f684:	mov	r8, #0
   2f688:	cmp	r2, #40	; 0x28
   2f68c:	str	r8, [sp, #16]
   2f690:	bne	2f7c4 <__printf_chk@plt+0x1e104>
   2f694:	ldr	r0, [pc, #740]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f698:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f69c:	ldr	r3, [r4, #124]	; 0x7c
   2f6a0:	cmp	r3, #2
   2f6a4:	movne	r3, r8
   2f6a8:	beq	2f81c <__printf_chk@plt+0x1e15c>
   2f6ac:	ldr	r8, [pc, #712]	; 2f97c <__printf_chk@plt+0x1e2bc>
   2f6b0:	ldrb	r2, [r8, r3]
   2f6b4:	cmp	r2, #0
   2f6b8:	beq	2f5c4 <__printf_chk@plt+0x1df04>
   2f6bc:	sub	r3, r3, #48	; 0x30
   2f6c0:	ldr	r0, [pc, #696]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f6c4:	str	r3, [sp, #16]
   2f6c8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f6cc:	ldr	r3, [r4, #124]	; 0x7c
   2f6d0:	ldrb	r2, [r4, #112]	; 0x70
   2f6d4:	cmp	r3, #2
   2f6d8:	movne	r2, #0
   2f6dc:	ldrb	r3, [r8, r2]
   2f6e0:	cmp	r3, #0
   2f6e4:	beq	2f5c4 <__printf_chk@plt+0x1df04>
   2f6e8:	ldr	r3, [sp, #16]
   2f6ec:	ldr	r0, [pc, #656]	; 2f984 <__printf_chk@plt+0x1e2c4>
   2f6f0:	sub	r2, r2, #48	; 0x30
   2f6f4:	add	r1, r3, r3, lsl #2
   2f6f8:	ldr	r3, [r0]
   2f6fc:	add	r2, r2, r1, lsl #1
   2f700:	mul	r3, r3, r2
   2f704:	str	r3, [sp, #16]
   2f708:	b	2f64c <__printf_chk@plt+0x1df8c>
   2f70c:	ldr	r3, [pc, #640]	; 2f994 <__printf_chk@plt+0x1e2d4>
   2f710:	ldr	r3, [r3, #4]
   2f714:	tst	r3, #64	; 0x40
   2f718:	bne	2f8bc <__printf_chk@plt+0x1e1fc>
   2f71c:	mov	r0, #1
   2f720:	str	r0, [r7]
   2f724:	b	2f5e0 <__printf_chk@plt+0x1df20>
   2f728:	cmp	r2, #43	; 0x2b
   2f72c:	movne	r5, #0
   2f730:	bne	2f684 <__printf_chk@plt+0x1dfc4>
   2f734:	add	r0, r4, #104	; 0x68
   2f738:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f73c:	ldr	r3, [r4, #124]	; 0x7c
   2f740:	ldrb	r2, [r4, #112]	; 0x70
   2f744:	cmp	r3, #2
   2f748:	beq	2f8b4 <__printf_chk@plt+0x1e1f4>
   2f74c:	mov	r3, #0
   2f750:	str	r3, [sp, #16]
   2f754:	mov	r5, #1
   2f758:	b	2f628 <__printf_chk@plt+0x1df68>
   2f75c:	ldrb	r2, [r4, #112]	; 0x70
   2f760:	cmp	r3, #2
   2f764:	cmpeq	r2, #93	; 0x5d
   2f768:	beq	2f564 <__printf_chk@plt+0x1dea4>
   2f76c:	cmp	r3, #2
   2f770:	beq	2f880 <__printf_chk@plt+0x1e1c0>
   2f774:	ldr	r3, [pc, #524]	; 2f988 <__printf_chk@plt+0x1e2c8>
   2f778:	ldr	r1, [pc, #536]	; 2f998 <__printf_chk@plt+0x1e2d8>
   2f77c:	str	r3, [sp]
   2f780:	mov	r2, r3
   2f784:	mov	r0, #2
   2f788:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f78c:	cmp	r8, #0
   2f790:	beq	2f5dc <__printf_chk@plt+0x1df1c>
   2f794:	ldr	r3, [r8]
   2f798:	mov	r0, r8
   2f79c:	ldr	r3, [r3, #4]
   2f7a0:	blx	r3
   2f7a4:	mov	r0, #0
   2f7a8:	b	2f5e0 <__printf_chk@plt+0x1df20>
   2f7ac:	ldr	r2, [pc, #476]	; 2f990 <__printf_chk@plt+0x1e2d0>
   2f7b0:	ldr	r2, [r2]
   2f7b4:	ldr	r2, [r2, #28]
   2f7b8:	add	r3, r3, r2
   2f7bc:	str	r3, [r7]
   2f7c0:	b	2f670 <__printf_chk@plt+0x1dfb0>
   2f7c4:	ldr	r8, [pc, #432]	; 2f97c <__printf_chk@plt+0x1e2bc>
   2f7c8:	ldrb	r3, [r8, r2]
   2f7cc:	cmp	r3, #0
   2f7d0:	beq	2f4c4 <__printf_chk@plt+0x1de04>
   2f7d4:	subs	r3, r2, #48	; 0x30
   2f7d8:	movne	r3, #1
   2f7dc:	cmp	r5, #0
   2f7e0:	movne	r3, #0
   2f7e4:	cmp	r3, #0
   2f7e8:	sub	r3, r2, #48	; 0x30
   2f7ec:	str	r3, [sp, #16]
   2f7f0:	beq	2f63c <__printf_chk@plt+0x1df7c>
   2f7f4:	cmp	r2, #51	; 0x33
   2f7f8:	ble	2f58c <__printf_chk@plt+0x1decc>
   2f7fc:	ldr	r2, [pc, #384]	; 2f984 <__printf_chk@plt+0x1e2c4>
   2f800:	ldr	r2, [r2]
   2f804:	mul	r3, r2, r3
   2f808:	str	r3, [sp, #16]
   2f80c:	cmp	r3, #0
   2f810:	str	r3, [r7]
   2f814:	bne	2f670 <__printf_chk@plt+0x1dfb0>
   2f818:	b	2f678 <__printf_chk@plt+0x1dfb8>
   2f81c:	cmp	r5, r8
   2f820:	ldrb	r3, [r4, #112]	; 0x70
   2f824:	bne	2f6ac <__printf_chk@plt+0x1dfec>
   2f828:	cmp	r3, #45	; 0x2d
   2f82c:	bne	2f924 <__printf_chk@plt+0x1e264>
   2f830:	ldr	r0, [pc, #328]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f834:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f838:	ldr	r2, [r4, #124]	; 0x7c
   2f83c:	ldrb	r3, [r4, #112]	; 0x70
   2f840:	cmp	r2, #2
   2f844:	mvn	r5, #0
   2f848:	movne	r3, r8
   2f84c:	b	2f6ac <__printf_chk@plt+0x1dfec>
   2f850:	cmp	r5, #0
   2f854:	bne	2f520 <__printf_chk@plt+0x1de60>
   2f858:	ldrb	r3, [r4, #112]	; 0x70
   2f85c:	sub	r2, r3, #43	; 0x2b
   2f860:	tst	r2, #253	; 0xfd
   2f864:	bne	2f520 <__printf_chk@plt+0x1de60>
   2f868:	cmp	r3, #43	; 0x2b
   2f86c:	ldr	r0, [pc, #268]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f870:	moveq	r5, #1
   2f874:	mvnne	r5, #0
   2f878:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f87c:	b	2f520 <__printf_chk@plt+0x1de60>
   2f880:	ldrb	r3, [r4, #112]	; 0x70
   2f884:	cmp	r3, sl
   2f888:	beq	2f564 <__printf_chk@plt+0x1dea4>
   2f88c:	cmp	r9, #2
   2f890:	cmpeq	sl, #91	; 0x5b
   2f894:	beq	2f774 <__printf_chk@plt+0x1e0b4>
   2f898:	ldr	r3, [pc, #232]	; 2f988 <__printf_chk@plt+0x1e2c8>
   2f89c:	ldr	r1, [pc, #248]	; 2f99c <__printf_chk@plt+0x1e2dc>
   2f8a0:	str	r3, [sp]
   2f8a4:	mov	r2, r3
   2f8a8:	mov	r0, #2
   2f8ac:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f8b0:	b	2f78c <__printf_chk@plt+0x1e0cc>
   2f8b4:	mov	r5, #1
   2f8b8:	b	2f684 <__printf_chk@plt+0x1dfc4>
   2f8bc:	ldr	r3, [pc, #196]	; 2f988 <__printf_chk@plt+0x1e2c8>
   2f8c0:	ldr	r1, [pc, #216]	; 2f9a0 <__printf_chk@plt+0x1e2e0>
   2f8c4:	str	r3, [sp]
   2f8c8:	mov	r2, r3
   2f8cc:	mov	r0, #0
   2f8d0:	bl	22bc0 <__printf_chk@plt+0x11500>
   2f8d4:	b	2f71c <__printf_chk@plt+0x1e05c>
   2f8d8:	add	r1, r1, r1, lsl #2
   2f8dc:	sub	r2, r2, #48	; 0x30
   2f8e0:	add	r2, r2, r1, lsl #1
   2f8e4:	mul	r3, r3, r2
   2f8e8:	str	r3, [sp, #16]
   2f8ec:	b	2f80c <__printf_chk@plt+0x1e14c>
   2f8f0:	ldr	r3, [r4, #104]	; 0x68
   2f8f4:	sub	fp, r3, fp
   2f8f8:	clz	fp, fp
   2f8fc:	lsr	fp, fp, #5
   2f900:	cmp	fp, #0
   2f904:	beq	2f898 <__printf_chk@plt+0x1e1d8>
   2f908:	b	2f564 <__printf_chk@plt+0x1dea4>
   2f90c:	ldr	fp, [r4, #116]	; 0x74
   2f910:	ldr	r3, [sp, #12]
   2f914:	sub	fp, fp, r3
   2f918:	clz	fp, fp
   2f91c:	lsr	fp, fp, #5
   2f920:	b	2f900 <__printf_chk@plt+0x1e240>
   2f924:	cmp	r3, #43	; 0x2b
   2f928:	bne	2f6ac <__printf_chk@plt+0x1dfec>
   2f92c:	ldr	r0, [pc, #76]	; 2f980 <__printf_chk@plt+0x1e2c0>
   2f930:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f934:	ldr	r2, [r4, #124]	; 0x7c
   2f938:	ldrb	r3, [r4, #112]	; 0x70
   2f93c:	cmp	r2, #2
   2f940:	mov	r5, #1
   2f944:	movne	r3, #0
   2f948:	b	2f6ac <__printf_chk@plt+0x1dfec>
   2f94c:	ldr	r3, [sp, #16]
   2f950:	b	2f64c <__printf_chk@plt+0x1df8c>
   2f954:	bl	1148c <__stack_chk_fail@plt>
   2f958:	cmp	r8, #0
   2f95c:	beq	2f970 <__printf_chk@plt+0x1e2b0>
   2f960:	ldr	r3, [r8]
   2f964:	mov	r0, r8
   2f968:	ldr	r3, [r3, #4]
   2f96c:	blx	r3
   2f970:	bl	11498 <__cxa_end_cleanup@plt>
   2f974:	andeq	ip, r7, r0, lsl sp
   2f978:	andeq	r2, r8, r0, asr #25
   2f97c:	muleq	r8, r8, r0
   2f980:	andeq	r2, r8, r8, lsr #26
   2f984:	muleq	r8, ip, r9
   2f988:	andeq	r6, r8, r0, lsr #15
   2f98c:	andeq	r8, r5, r8, asr sp
   2f990:	strdeq	r2, [r8], -r8
   2f994:	andeq	sp, r7, r0, lsl r0
   2f998:	strdeq	r8, [r5], -ip
   2f99c:	andeq	r8, r5, r8, lsl #15
   2f9a0:	andeq	r8, r5, r0, lsr #26
   2f9a4:	push	{r4, r5, r6, lr}
   2f9a8:	sub	sp, sp, #40	; 0x28
   2f9ac:	ldr	r4, [pc, #348]	; 2fb10 <__printf_chk@plt+0x1e450>
   2f9b0:	mov	r3, #0
   2f9b4:	mov	r5, r0
   2f9b8:	ldr	r2, [r4]
   2f9bc:	add	r0, sp, #12
   2f9c0:	str	r2, [sp, #36]	; 0x24
   2f9c4:	mov	r2, #4
   2f9c8:	mov	r6, r1
   2f9cc:	str	r3, [sp, #12]
   2f9d0:	str	r3, [sp, #16]
   2f9d4:	str	r2, [sp, #32]
   2f9d8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2f9dc:	add	r0, sp, #12
   2f9e0:	mov	r1, #1
   2f9e4:	bl	23e84 <__printf_chk@plt+0x127c4>
   2f9e8:	cmp	r0, #0
   2f9ec:	bne	2fa28 <__printf_chk@plt+0x1e368>
   2f9f0:	mov	r5, #0
   2f9f4:	ldr	r0, [sp, #16]
   2f9f8:	cmp	r0, #0
   2f9fc:	beq	2fa0c <__printf_chk@plt+0x1e34c>
   2fa00:	ldr	r3, [r0]
   2fa04:	ldr	r3, [r3, #4]
   2fa08:	blx	r3
   2fa0c:	ldr	r2, [sp, #36]	; 0x24
   2fa10:	ldr	r3, [r4]
   2fa14:	mov	r0, r5
   2fa18:	cmp	r2, r3
   2fa1c:	bne	2faf0 <__printf_chk@plt+0x1e430>
   2fa20:	add	sp, sp, #40	; 0x28
   2fa24:	pop	{r4, r5, r6, pc}
   2fa28:	ldr	r0, [pc, #228]	; 2fb14 <__printf_chk@plt+0x1e454>
   2fa2c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2fa30:	mov	r1, r6
   2fa34:	mov	r0, r5
   2fa38:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   2fa3c:	cmp	r0, #0
   2fa40:	beq	2f9f0 <__printf_chk@plt+0x1e330>
   2fa44:	ldr	r2, [pc, #204]	; 2fb18 <__printf_chk@plt+0x1e458>
   2fa48:	ldr	r3, [sp, #32]
   2fa4c:	ldr	r1, [r2, #124]	; 0x7c
   2fa50:	cmp	r3, r1
   2fa54:	bne	2fa94 <__printf_chk@plt+0x1e3d4>
   2fa58:	cmp	r3, #15
   2fa5c:	beq	2fad8 <__printf_chk@plt+0x1e418>
   2fa60:	cmp	r3, #20
   2fa64:	beq	2fac0 <__printf_chk@plt+0x1e400>
   2fa68:	cmp	r3, #2
   2fa6c:	beq	2fa78 <__printf_chk@plt+0x1e3b8>
   2fa70:	mov	r5, #1
   2fa74:	b	2f9f4 <__printf_chk@plt+0x1e334>
   2fa78:	ldrb	r2, [r2, #112]	; 0x70
   2fa7c:	ldrb	r3, [sp, #20]
   2fa80:	sub	r3, r3, r2
   2fa84:	clz	r3, r3
   2fa88:	lsr	r3, r3, #5
   2fa8c:	cmp	r3, #0
   2fa90:	bne	2fa70 <__printf_chk@plt+0x1e3b0>
   2fa94:	ldr	r3, [pc, #128]	; 2fb1c <__printf_chk@plt+0x1e45c>
   2fa98:	ldr	r3, [r3, #4]
   2fa9c:	tst	r3, #8
   2faa0:	beq	2fa70 <__printf_chk@plt+0x1e3b0>
   2faa4:	ldr	r3, [pc, #116]	; 2fb20 <__printf_chk@plt+0x1e460>
   2faa8:	ldr	r1, [pc, #116]	; 2fb24 <__printf_chk@plt+0x1e464>
   2faac:	str	r3, [sp]
   2fab0:	mov	r2, r3
   2fab4:	mov	r0, #0
   2fab8:	bl	22bc0 <__printf_chk@plt+0x11500>
   2fabc:	b	2fa70 <__printf_chk@plt+0x1e3b0>
   2fac0:	ldr	r2, [r2, #104]	; 0x68
   2fac4:	ldr	r3, [sp, #12]
   2fac8:	sub	r3, r3, r2
   2facc:	clz	r3, r3
   2fad0:	lsr	r3, r3, #5
   2fad4:	b	2fa8c <__printf_chk@plt+0x1e3cc>
   2fad8:	ldr	r2, [r2, #116]	; 0x74
   2fadc:	ldr	r3, [sp, #24]
   2fae0:	sub	r3, r3, r2
   2fae4:	clz	r3, r3
   2fae8:	lsr	r3, r3, #5
   2faec:	b	2fa8c <__printf_chk@plt+0x1e3cc>
   2faf0:	bl	1148c <__stack_chk_fail@plt>
   2faf4:	ldr	r0, [sp, #16]
   2faf8:	cmp	r0, #0
   2fafc:	beq	2fb0c <__printf_chk@plt+0x1e44c>
   2fb00:	ldr	r3, [r0]
   2fb04:	ldr	r3, [r3, #4]
   2fb08:	blx	r3
   2fb0c:	bl	11498 <__cxa_end_cleanup@plt>
   2fb10:	andeq	ip, r7, r0, lsl sp
   2fb14:	andeq	r2, r8, r8, lsr #26
   2fb18:	andeq	r2, r8, r0, asr #25
   2fb1c:	andeq	sp, r7, r0, lsl r0
   2fb20:	andeq	r6, r8, r0, lsr #15
   2fb24:	andeq	r8, r5, r4, lsr #16
   2fb28:	push	{r4, r5, r6, lr}
   2fb2c:	ldr	r4, [pc, #64]	; 2fb74 <__printf_chk@plt+0x1e4b4>
   2fb30:	ldr	r3, [r4, #124]	; 0x7c
   2fb34:	cmp	r3, #13
   2fb38:	beq	2fb68 <__printf_chk@plt+0x1e4a8>
   2fb3c:	cmp	r3, #29
   2fb40:	popeq	{r4, r5, r6, pc}
   2fb44:	add	r5, r4, #104	; 0x68
   2fb48:	b	2fb54 <__printf_chk@plt+0x1e494>
   2fb4c:	cmp	r3, #29
   2fb50:	popeq	{r4, r5, r6, pc}
   2fb54:	mov	r0, r5
   2fb58:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   2fb5c:	ldr	r3, [r4, #124]	; 0x7c
   2fb60:	cmp	r3, #13
   2fb64:	bne	2fb4c <__printf_chk@plt+0x1e48c>
   2fb68:	ldr	r0, [pc, #8]	; 2fb78 <__printf_chk@plt+0x1e4b8>
   2fb6c:	pop	{r4, r5, r6, lr}
   2fb70:	b	2b1d0 <__printf_chk@plt+0x19b10>
   2fb74:	andeq	r2, r8, r0, asr #25
   2fb78:	andeq	r2, r8, r8, lsr #26
   2fb7c:	ldr	r3, [pc, #8]	; 2fb8c <__printf_chk@plt+0x1e4cc>
   2fb80:	mov	r2, #0
   2fb84:	str	r2, [r3, #24]
   2fb88:	b	2fb28 <__printf_chk@plt+0x1e468>
   2fb8c:	andeq	sp, r7, r0, lsl r0
   2fb90:	ldr	r3, [pc, #8]	; 2fba0 <__printf_chk@plt+0x1e4e0>
   2fb94:	ldr	r2, [r3, #24]
   2fb98:	str	r2, [r3, #48]	; 0x30
   2fb9c:	b	2fb28 <__printf_chk@plt+0x1e468>
   2fba0:	andeq	sp, r7, r0, lsl r0
   2fba4:	ldr	r3, [pc, #8]	; 2fbb4 <__printf_chk@plt+0x1e4f4>
   2fba8:	ldr	r2, [r3, #48]	; 0x30
   2fbac:	str	r2, [r3, #24]
   2fbb0:	b	2fb28 <__printf_chk@plt+0x1e468>
   2fbb4:	andeq	sp, r7, r0, lsl r0
   2fbb8:	ldr	r3, [pc, #60]	; 2fbfc <__printf_chk@plt+0x1e53c>
   2fbbc:	push	{r4, lr}
   2fbc0:	ldr	r4, [r3]
   2fbc4:	cmp	r4, #0
   2fbc8:	beq	2fbe8 <__printf_chk@plt+0x1e528>
   2fbcc:	ldr	r3, [r4]
   2fbd0:	mov	r0, r4
   2fbd4:	ldr	r3, [r3, #48]	; 0x30
   2fbd8:	blx	r3
   2fbdc:	ldr	r4, [r4, #20]
   2fbe0:	cmp	r4, #0
   2fbe4:	bne	2fbcc <__printf_chk@plt+0x1e50c>
   2fbe8:	ldr	r3, [pc, #16]	; 2fc00 <__printf_chk@plt+0x1e540>
   2fbec:	ldr	r0, [r3]
   2fbf0:	bl	1163c <fflush@plt>
   2fbf4:	pop	{r4, lr}
   2fbf8:	b	2fb28 <__printf_chk@plt+0x1e468>
   2fbfc:	andeq	sp, r7, r0, lsl r0
   2fc00:	andeq	r2, r8, r8, lsr #23
   2fc04:	push	{r4, r5, r6, r7, r8, lr}
   2fc08:	sub	sp, sp, #48	; 0x30
   2fc0c:	ldr	r6, [pc, #380]	; 2fd90 <__printf_chk@plt+0x1e6d0>
   2fc10:	mov	r4, r0
   2fc14:	mov	r7, r1
   2fc18:	ldr	r3, [r6]
   2fc1c:	mov	r1, r0
   2fc20:	ldr	r0, [pc, #364]	; 2fd94 <__printf_chk@plt+0x1e6d4>
   2fc24:	str	r3, [sp, #44]	; 0x2c
   2fc28:	bl	13794 <__printf_chk@plt+0x20d4>
   2fc2c:	subs	r5, r0, #0
   2fc30:	beq	2fc64 <__printf_chk@plt+0x1e5a4>
   2fc34:	ldr	r3, [r5]
   2fc38:	mov	r2, r7
   2fc3c:	mov	r1, r4
   2fc40:	ldr	r3, [r3, #8]
   2fc44:	mov	r0, r5
   2fc48:	blx	r3
   2fc4c:	ldr	r2, [sp, #44]	; 0x2c
   2fc50:	ldr	r3, [r6]
   2fc54:	cmp	r2, r3
   2fc58:	bne	2fd80 <__printf_chk@plt+0x1e6c0>
   2fc5c:	add	sp, sp, #48	; 0x30
   2fc60:	pop	{r4, r5, r6, r7, r8, pc}
   2fc64:	mov	r0, r4
   2fc68:	bl	115a0 <strlen@plt>
   2fc6c:	cmp	r0, #2
   2fc70:	bls	2fd20 <__printf_chk@plt+0x1e660>
   2fc74:	ldrb	r0, [r4]
   2fc78:	ldrb	r3, [r4, #1]
   2fc7c:	add	r8, sp, #24
   2fc80:	mov	r2, r5
   2fc84:	add	r1, sp, #40	; 0x28
   2fc88:	strb	r0, [sp, #40]	; 0x28
   2fc8c:	mov	r0, r8
   2fc90:	strb	r3, [sp, #41]	; 0x29
   2fc94:	strb	r5, [sp, #42]	; 0x2a
   2fc98:	bl	52830 <_ZdlPv@@Base+0x14d4>
   2fc9c:	ldr	r1, [sp, #24]
   2fca0:	ldr	r0, [pc, #236]	; 2fd94 <__printf_chk@plt+0x1e6d4>
   2fca4:	bl	13794 <__printf_chk@plt+0x20d4>
   2fca8:	subs	r3, r0, #0
   2fcac:	ldreq	r5, [pc, #228]	; 2fd98 <__printf_chk@plt+0x1e6d8>
   2fcb0:	beq	2fd28 <__printf_chk@plt+0x1e668>
   2fcb4:	ldr	r3, [r3]
   2fcb8:	ldr	r5, [pc, #216]	; 2fd98 <__printf_chk@plt+0x1e6d8>
   2fcbc:	ldr	r3, [r3, #12]
   2fcc0:	blx	r3
   2fcc4:	cmp	r0, #0
   2fcc8:	beq	2fcd8 <__printf_chk@plt+0x1e618>
   2fccc:	ldr	r3, [r0, #20]
   2fcd0:	cmp	r3, #1
   2fcd4:	beq	2fd28 <__printf_chk@plt+0x1e668>
   2fcd8:	mov	r1, r4
   2fcdc:	add	r0, sp, #8
   2fce0:	bl	4c730 <__printf_chk@plt+0x3b070>
   2fce4:	add	r1, sp, #40	; 0x28
   2fce8:	mov	r0, r8
   2fcec:	bl	4c730 <__printf_chk@plt+0x3b070>
   2fcf0:	ldr	r3, [r5, #4]
   2fcf4:	tst	r3, #65536	; 0x10000
   2fcf8:	beq	2fd28 <__printf_chk@plt+0x1e668>
   2fcfc:	ldr	r1, [pc, #152]	; 2fd9c <__printf_chk@plt+0x1e6dc>
   2fd00:	mov	r3, r8
   2fd04:	add	r2, sp, #8
   2fd08:	str	r1, [sp]
   2fd0c:	mov	r0, #0
   2fd10:	ldr	r1, [pc, #136]	; 2fda0 <__printf_chk@plt+0x1e6e0>
   2fd14:	bl	22bc0 <__printf_chk@plt+0x11500>
   2fd18:	bl	2fb28 <__printf_chk@plt+0x1e468>
   2fd1c:	b	2fc4c <__printf_chk@plt+0x1e58c>
   2fd20:	ldr	r5, [pc, #112]	; 2fd98 <__printf_chk@plt+0x1e6d8>
   2fd24:	add	r8, sp, #24
   2fd28:	mov	r1, r4
   2fd2c:	mov	r0, r8
   2fd30:	bl	4c730 <__printf_chk@plt+0x3b070>
   2fd34:	ldr	r3, [r5, #4]
   2fd38:	tst	r3, #512	; 0x200
   2fd3c:	bne	2fd64 <__printf_chk@plt+0x1e6a4>
   2fd40:	mov	r0, #36	; 0x24
   2fd44:	bl	5130c <_Znwj@@Base>
   2fd48:	mov	r5, r0
   2fd4c:	bl	244b8 <__printf_chk@plt+0x12df8>
   2fd50:	mov	r2, r5
   2fd54:	mov	r1, r4
   2fd58:	ldr	r0, [pc, #52]	; 2fd94 <__printf_chk@plt+0x1e6d4>
   2fd5c:	bl	1379c <__printf_chk@plt+0x20dc>
   2fd60:	b	2fc34 <__printf_chk@plt+0x1e574>
   2fd64:	ldr	r3, [pc, #48]	; 2fd9c <__printf_chk@plt+0x1e6dc>
   2fd68:	mov	r2, r8
   2fd6c:	str	r3, [sp]
   2fd70:	ldr	r1, [pc, #44]	; 2fda4 <__printf_chk@plt+0x1e6e4>
   2fd74:	mov	r0, #0
   2fd78:	bl	22bc0 <__printf_chk@plt+0x11500>
   2fd7c:	b	2fd40 <__printf_chk@plt+0x1e680>
   2fd80:	bl	1148c <__stack_chk_fail@plt>
   2fd84:	mov	r0, r5
   2fd88:	bl	5135c <_ZdlPv@@Base>
   2fd8c:	bl	11498 <__cxa_end_cleanup@plt>
   2fd90:	andeq	ip, r7, r0, lsl sp
   2fd94:	andeq	r2, r8, r0, asr #26
   2fd98:	andeq	sp, r7, r0, lsl r0
   2fd9c:	andeq	r6, r8, r0, lsr #15
   2fda0:	andeq	r8, r5, r0, ror sp
   2fda4:	andeq	r7, r5, ip, asr #29
   2fda8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fdac:	sub	sp, sp, #40	; 0x28
   2fdb0:	ldr	r6, [pc, #236]	; 2fea4 <__printf_chk@plt+0x1e7e4>
   2fdb4:	add	r0, sp, #8
   2fdb8:	ldr	r1, [pc, #232]	; 2fea8 <__printf_chk@plt+0x1e7e8>
   2fdbc:	ldr	r3, [r6]
   2fdc0:	ldr	r5, [pc, #228]	; 2feac <__printf_chk@plt+0x1e7ec>
   2fdc4:	str	r3, [sp, #36]	; 0x24
   2fdc8:	bl	13738 <__printf_chk@plt+0x2078>
   2fdcc:	mov	r3, #0
   2fdd0:	ldr	r4, [pc, #216]	; 2feb0 <__printf_chk@plt+0x1e7f0>
   2fdd4:	ldr	r7, [pc, #216]	; 2feb4 <__printf_chk@plt+0x1e7f4>
   2fdd8:	ldr	r9, [pc, #216]	; 2feb8 <__printf_chk@plt+0x1e7f8>
   2fddc:	ldr	r8, [pc, #216]	; 2febc <__printf_chk@plt+0x1e7fc>
   2fde0:	str	r3, [sp, #4]
   2fde4:	b	2fe04 <__printf_chk@plt+0x1e744>
   2fde8:	ldr	r3, [sp]
   2fdec:	mov	r0, r3
   2fdf0:	ldr	r3, [r3]
   2fdf4:	ldr	r3, [r3, #12]
   2fdf8:	blx	r3
   2fdfc:	subs	sl, r0, #0
   2fe00:	bne	2fe60 <__printf_chk@plt+0x1e7a0>
   2fe04:	mov	r2, sp
   2fe08:	add	r1, sp, #4
   2fe0c:	add	r0, sp, #8
   2fe10:	bl	136a0 <__printf_chk@plt+0x1fe0>
   2fe14:	cmp	r0, #0
   2fe18:	beq	2fe38 <__printf_chk@plt+0x1e778>
   2fe1c:	ldr	r3, [sp, #4]
   2fe20:	cmp	r3, #0
   2fe24:	bne	2fde8 <__printf_chk@plt+0x1e728>
   2fe28:	mov	r1, r5
   2fe2c:	mov	r0, r4
   2fe30:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   2fe34:	b	2fde8 <__printf_chk@plt+0x1e728>
   2fe38:	ldr	r3, [pc, #128]	; 2fec0 <__printf_chk@plt+0x1e800>
   2fe3c:	ldr	r0, [r3]
   2fe40:	bl	1163c <fflush@plt>
   2fe44:	bl	2fb28 <__printf_chk@plt+0x1e468>
   2fe48:	ldr	r2, [sp, #36]	; 0x24
   2fe4c:	ldr	r3, [r6]
   2fe50:	cmp	r2, r3
   2fe54:	bne	2fea0 <__printf_chk@plt+0x1e7e0>
   2fe58:	add	sp, sp, #40	; 0x28
   2fe5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fe60:	ldr	r1, [sp, #4]
   2fe64:	add	r0, sp, #16
   2fe68:	bl	4c730 <__printf_chk@plt+0x3b070>
   2fe6c:	mov	r3, r7
   2fe70:	add	r1, sp, #16
   2fe74:	ldr	r2, [pc, #56]	; 2feb4 <__printf_chk@plt+0x1e7f4>
   2fe78:	mov	r0, r9
   2fe7c:	bl	4c854 <__printf_chk@plt+0x3b194>
   2fe80:	mov	r0, sl
   2fe84:	bl	24924 <__printf_chk@plt+0x13264>
   2fe88:	ldr	r2, [pc, #36]	; 2feb4 <__printf_chk@plt+0x1e7f4>
   2fe8c:	mov	r3, r7
   2fe90:	mov	r0, r8
   2fe94:	mov	r1, r2
   2fe98:	bl	4c854 <__printf_chk@plt+0x3b194>
   2fe9c:	b	2fe04 <__printf_chk@plt+0x1e744>
   2fea0:	bl	1148c <__stack_chk_fail@plt>
   2fea4:	andeq	ip, r7, r0, lsl sp
   2fea8:	andeq	r2, r8, r0, asr #26
   2feac:	muleq	r5, r8, fp
   2feb0:	andeq	r0, r0, r7, ror #26
   2feb4:	andeq	r6, r8, r0, lsr #15
   2feb8:	andeq	r8, r5, ip, lsr #27
   2febc:	andeq	r6, r5, r0, lsl #21
   2fec0:	andeq	r2, r8, r8, lsr #23
   2fec4:	ldr	r3, [pc, #8]	; 2fed4 <__printf_chk@plt+0x1e814>
   2fec8:	mov	r2, #0
   2fecc:	str	r2, [r3, #2800]	; 0xaf0
   2fed0:	b	2fb28 <__printf_chk@plt+0x1e468>
   2fed4:	andeq	r2, r8, r0, asr #25
   2fed8:	ldr	r3, [pc, #8]	; 2fee8 <__printf_chk@plt+0x1e828>
   2fedc:	mov	r2, #1
   2fee0:	str	r2, [r3, #2800]	; 0xaf0
   2fee4:	b	2fb28 <__printf_chk@plt+0x1e468>
   2fee8:	andeq	r2, r8, r0, asr #25
   2feec:	push	{r4, r5, r6, lr}
   2fef0:	sub	sp, sp, #32
   2fef4:	ldr	r4, [pc, #348]	; 30058 <__printf_chk@plt+0x1e998>
   2fef8:	mov	r1, #0
   2fefc:	mov	r0, #1
   2ff00:	ldr	r3, [r4]
   2ff04:	str	r3, [sp, #28]
   2ff08:	bl	2e024 <__printf_chk@plt+0x1c964>
   2ff0c:	subs	r5, r0, #0
   2ff10:	beq	2ffc0 <__printf_chk@plt+0x1e900>
   2ff14:	ldr	r3, [pc, #320]	; 3005c <__printf_chk@plt+0x1e99c>
   2ff18:	ldr	r3, [r3]
   2ff1c:	cmp	r3, r5
   2ff20:	beq	2ffdc <__printf_chk@plt+0x1e91c>
   2ff24:	mov	r1, #0
   2ff28:	mov	r0, #1
   2ff2c:	bl	2e024 <__printf_chk@plt+0x1c964>
   2ff30:	subs	r6, r0, #0
   2ff34:	beq	2ffc0 <__printf_chk@plt+0x1e900>
   2ff38:	ldr	r1, [pc, #288]	; 30060 <__printf_chk@plt+0x1e9a0>
   2ff3c:	bl	115f4 <strcmp@plt>
   2ff40:	cmp	r0, #0
   2ff44:	beq	2ffa0 <__printf_chk@plt+0x1e8e0>
   2ff48:	ldr	r1, [pc, #276]	; 30064 <__printf_chk@plt+0x1e9a4>
   2ff4c:	mov	r0, r6
   2ff50:	bl	115f4 <strcmp@plt>
   2ff54:	cmp	r0, #0
   2ff58:	beq	30014 <__printf_chk@plt+0x1e954>
   2ff5c:	ldr	r1, [pc, #260]	; 30068 <__printf_chk@plt+0x1e9a8>
   2ff60:	mov	r0, r6
   2ff64:	bl	115f4 <strcmp@plt>
   2ff68:	cmp	r0, #0
   2ff6c:	beq	30008 <__printf_chk@plt+0x1e948>
   2ff70:	ldr	r1, [pc, #244]	; 3006c <__printf_chk@plt+0x1e9ac>
   2ff74:	mov	r0, r6
   2ff78:	bl	115f4 <strcmp@plt>
   2ff7c:	cmp	r0, #0
   2ff80:	beq	30008 <__printf_chk@plt+0x1e948>
   2ff84:	ldr	r1, [pc, #228]	; 30070 <__printf_chk@plt+0x1e9b0>
   2ff88:	mov	r0, r6
   2ff8c:	bl	115f4 <strcmp@plt>
   2ff90:	cmp	r0, #0
   2ff94:	bne	3001c <__printf_chk@plt+0x1e95c>
   2ff98:	bl	2e434 <__printf_chk@plt+0x1cd74>
   2ff9c:	b	2ffa4 <__printf_chk@plt+0x1e8e4>
   2ffa0:	bl	2e920 <__printf_chk@plt+0x1d260>
   2ffa4:	cmp	r0, #0
   2ffa8:	beq	2ffc0 <__printf_chk@plt+0x1e900>
   2ffac:	str	r5, [r0, #24]
   2ffb0:	mov	r2, r0
   2ffb4:	mov	r1, r5
   2ffb8:	ldr	r0, [pc, #180]	; 30074 <__printf_chk@plt+0x1e9b4>
   2ffbc:	bl	13364 <__printf_chk@plt+0x1ca4>
   2ffc0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   2ffc4:	ldr	r2, [sp, #28]
   2ffc8:	ldr	r3, [r4]
   2ffcc:	cmp	r2, r3
   2ffd0:	bne	30054 <__printf_chk@plt+0x1e994>
   2ffd4:	add	sp, sp, #32
   2ffd8:	pop	{r4, r5, r6, pc}
   2ffdc:	ldr	r3, [pc, #148]	; 30078 <__printf_chk@plt+0x1e9b8>
   2ffe0:	ldr	r3, [r3, #4]
   2ffe4:	tst	r3, #524288	; 0x80000
   2ffe8:	beq	2ffc0 <__printf_chk@plt+0x1e900>
   2ffec:	ldr	r3, [pc, #136]	; 3007c <__printf_chk@plt+0x1e9bc>
   2fff0:	ldr	r1, [pc, #136]	; 30080 <__printf_chk@plt+0x1e9c0>
   2fff4:	str	r3, [sp]
   2fff8:	mov	r2, r3
   2fffc:	mov	r0, #0
   30000:	bl	22bc0 <__printf_chk@plt+0x11500>
   30004:	b	2ffc0 <__printf_chk@plt+0x1e900>
   30008:	mov	r0, #0
   3000c:	bl	2e5e0 <__printf_chk@plt+0x1cf20>
   30010:	b	2ffa4 <__printf_chk@plt+0x1e8e4>
   30014:	bl	2e75c <__printf_chk@plt+0x1d09c>
   30018:	b	2ffa4 <__printf_chk@plt+0x1e8e4>
   3001c:	mov	r1, r6
   30020:	add	r0, sp, #8
   30024:	bl	4c730 <__printf_chk@plt+0x3b070>
   30028:	ldr	r3, [pc, #72]	; 30078 <__printf_chk@plt+0x1e9b8>
   3002c:	ldr	r3, [r3, #4]
   30030:	tst	r3, #524288	; 0x80000
   30034:	beq	2ffc0 <__printf_chk@plt+0x1e900>
   30038:	ldr	r3, [pc, #60]	; 3007c <__printf_chk@plt+0x1e9bc>
   3003c:	add	r2, sp, #8
   30040:	str	r3, [sp]
   30044:	ldr	r1, [pc, #56]	; 30084 <__printf_chk@plt+0x1e9c4>
   30048:	mov	r0, #0
   3004c:	bl	22bc0 <__printf_chk@plt+0x11500>
   30050:	b	2ffc0 <__printf_chk@plt+0x1e900>
   30054:	bl	1148c <__stack_chk_fail@plt>
   30058:	andeq	ip, r7, r0, lsl sp
   3005c:	andeq	r6, r8, r8, lsr #25
   30060:	ldrdeq	r8, [r5], -r4
   30064:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   30068:	andeq	r8, r5, r4, lsr fp
   3006c:	andeq	r8, r5, r0, ror #27
   30070:	andeq	r8, r5, r8, ror #27
   30074:	andeq	r2, r8, r0, lsl #26
   30078:	andeq	sp, r7, r0, lsl r0
   3007c:	andeq	r6, r8, r0, lsr #15
   30080:			; <UNDEFINED> instruction: 0x00058db0
   30084:	andeq	r8, r5, ip, ror #27
   30088:	push	{lr}		; (str lr, [sp, #-4]!)
   3008c:	sub	sp, sp, #12
   30090:	ldr	r3, [pc, #28]	; 300b4 <__printf_chk@plt+0x1e9f4>
   30094:	ldr	r1, [pc, #28]	; 300b8 <__printf_chk@plt+0x1e9f8>
   30098:	str	r3, [sp]
   3009c:	mov	r2, r3
   300a0:	mov	r0, #2
   300a4:	bl	22bc0 <__printf_chk@plt+0x11500>
   300a8:	add	sp, sp, #12
   300ac:	pop	{lr}		; (ldr lr, [sp], #4)
   300b0:	b	2fb28 <__printf_chk@plt+0x1e468>
   300b4:	andeq	r6, r8, r0, lsr #15
   300b8:	andeq	r8, r5, r4, lsr #28
   300bc:	push	{r4, r5, lr}
   300c0:	sub	sp, sp, #12
   300c4:	ldr	r4, [pc, #160]	; 3016c <__printf_chk@plt+0x1eaac>
   300c8:	ldr	r3, [r4, #124]	; 0x7c
   300cc:	cmp	r3, #19
   300d0:	bne	300ec <__printf_chk@plt+0x1ea2c>
   300d4:	add	r5, r4, #104	; 0x68
   300d8:	mov	r0, r5
   300dc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   300e0:	ldr	r3, [r4, #124]	; 0x7c
   300e4:	cmp	r3, #19
   300e8:	beq	300d8 <__printf_chk@plt+0x1ea18>
   300ec:	cmp	r3, #13
   300f0:	beq	30140 <__printf_chk@plt+0x1ea80>
   300f4:	ldrb	r2, [r4, #112]	; 0x70
   300f8:	subs	r3, r3, #2
   300fc:	movne	r3, #1
   30100:	cmp	r2, #0
   30104:	moveq	r3, #1
   30108:	cmp	r3, #0
   3010c:	beq	30158 <__printf_chk@plt+0x1ea98>
   30110:	ldr	r3, [pc, #88]	; 30170 <__printf_chk@plt+0x1eab0>
   30114:	ldr	r1, [pc, #88]	; 30174 <__printf_chk@plt+0x1eab4>
   30118:	str	r3, [sp]
   3011c:	mov	r2, r3
   30120:	mov	r0, #2
   30124:	bl	22bc0 <__printf_chk@plt+0x11500>
   30128:	ldr	r3, [pc, #72]	; 30178 <__printf_chk@plt+0x1eab8>
   3012c:	mov	r2, #92	; 0x5c
   30130:	str	r2, [r3, #24]
   30134:	add	sp, sp, #12
   30138:	pop	{r4, r5, lr}
   3013c:	b	2fb28 <__printf_chk@plt+0x1e468>
   30140:	ldr	r3, [pc, #48]	; 30178 <__printf_chk@plt+0x1eab8>
   30144:	mov	r2, #92	; 0x5c
   30148:	str	r2, [r3, #24]
   3014c:	add	sp, sp, #12
   30150:	pop	{r4, r5, lr}
   30154:	b	2fb28 <__printf_chk@plt+0x1e468>
   30158:	ldr	r3, [pc, #24]	; 30178 <__printf_chk@plt+0x1eab8>
   3015c:	str	r2, [r3, #24]
   30160:	add	sp, sp, #12
   30164:	pop	{r4, r5, lr}
   30168:	b	2fb28 <__printf_chk@plt+0x1e468>
   3016c:	andeq	r2, r8, r0, asr #25
   30170:	andeq	r6, r8, r0, lsr #15
   30174:	andeq	r8, r5, r4, lsr lr
   30178:	andeq	sp, r7, r0, lsl r0
   3017c:	push	{r4, r5, r6, lr}
   30180:	sub	sp, sp, #8
   30184:	ldr	r4, [pc, #124]	; 30208 <__printf_chk@plt+0x1eb48>
   30188:	ldr	r6, [pc, #124]	; 3020c <__printf_chk@plt+0x1eb4c>
   3018c:	ldr	r3, [r4, #124]	; 0x7c
   30190:	ldr	r2, [r6]
   30194:	cmp	r3, #19
   30198:	str	r2, [sp, #4]
   3019c:	bne	301b8 <__printf_chk@plt+0x1eaf8>
   301a0:	add	r5, r4, #104	; 0x68
   301a4:	mov	r0, r5
   301a8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   301ac:	ldr	r3, [r4, #124]	; 0x7c
   301b0:	cmp	r3, #19
   301b4:	beq	301a4 <__printf_chk@plt+0x1eae4>
   301b8:	cmp	r3, #13
   301bc:	bne	301ec <__printf_chk@plt+0x1eb2c>
   301c0:	mov	r3, #1
   301c4:	mov	r0, r3
   301c8:	str	r3, [sp]
   301cc:	bl	22a04 <__printf_chk@plt+0x11344>
   301d0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   301d4:	ldr	r2, [sp, #4]
   301d8:	ldr	r3, [r6]
   301dc:	cmp	r2, r3
   301e0:	bne	30204 <__printf_chk@plt+0x1eb44>
   301e4:	add	sp, sp, #8
   301e8:	pop	{r4, r5, r6, pc}
   301ec:	mov	r0, sp
   301f0:	bl	4a140 <__printf_chk@plt+0x38a80>
   301f4:	cmp	r0, #0
   301f8:	beq	301c0 <__printf_chk@plt+0x1eb00>
   301fc:	ldr	r0, [sp]
   30200:	b	301cc <__printf_chk@plt+0x1eb0c>
   30204:	bl	1148c <__stack_chk_fail@plt>
   30208:	andeq	r2, r8, r0, asr #25
   3020c:	andeq	ip, r7, r0, lsl sp
   30210:	push	{r4, r5, r6, lr}
   30214:	sub	sp, sp, #8
   30218:	ldr	r4, [pc, #124]	; 3029c <__printf_chk@plt+0x1ebdc>
   3021c:	ldr	r6, [pc, #124]	; 302a0 <__printf_chk@plt+0x1ebe0>
   30220:	ldr	r3, [r4, #124]	; 0x7c
   30224:	ldr	r2, [r6]
   30228:	cmp	r3, #19
   3022c:	str	r2, [sp, #4]
   30230:	bne	3024c <__printf_chk@plt+0x1eb8c>
   30234:	add	r5, r4, #104	; 0x68
   30238:	mov	r0, r5
   3023c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   30240:	ldr	r3, [r4, #124]	; 0x7c
   30244:	cmp	r3, #19
   30248:	beq	30238 <__printf_chk@plt+0x1eb78>
   3024c:	cmp	r3, #13
   30250:	bne	30278 <__printf_chk@plt+0x1ebb8>
   30254:	mov	r3, #1
   30258:	str	r3, [r4, #508]	; 0x1fc
   3025c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30260:	ldr	r2, [sp, #4]
   30264:	ldr	r3, [r6]
   30268:	cmp	r2, r3
   3026c:	bne	30298 <__printf_chk@plt+0x1ebd8>
   30270:	add	sp, sp, #8
   30274:	pop	{r4, r5, r6, pc}
   30278:	mov	r0, sp
   3027c:	bl	4a140 <__printf_chk@plt+0x38a80>
   30280:	cmp	r0, #0
   30284:	beq	30254 <__printf_chk@plt+0x1eb94>
   30288:	ldr	r3, [sp]
   3028c:	adds	r3, r3, #0
   30290:	movne	r3, #1
   30294:	b	30258 <__printf_chk@plt+0x1eb98>
   30298:	bl	1148c <__stack_chk_fail@plt>
   3029c:	andeq	r2, r8, r0, asr #25
   302a0:	andeq	ip, r7, r0, lsl sp
   302a4:	push	{r4, r5, r6, r7, lr}
   302a8:	sub	sp, sp, #12
   302ac:	ldr	r6, [pc, #192]	; 30374 <__printf_chk@plt+0x1ecb4>
   302b0:	mov	r0, sp
   302b4:	ldr	r3, [r6]
   302b8:	str	r3, [sp, #4]
   302bc:	bl	4a140 <__printf_chk@plt+0x38a80>
   302c0:	cmp	r0, #0
   302c4:	beq	30354 <__printf_chk@plt+0x1ec94>
   302c8:	ldr	r4, [pc, #168]	; 30378 <__printf_chk@plt+0x1ecb8>
   302cc:	ldr	r3, [r4, #124]	; 0x7c
   302d0:	cmp	r3, #19
   302d4:	bne	302f0 <__printf_chk@plt+0x1ec30>
   302d8:	add	r5, r4, #104	; 0x68
   302dc:	mov	r0, r5
   302e0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   302e4:	ldr	r3, [r4, #124]	; 0x7c
   302e8:	cmp	r3, #19
   302ec:	beq	302dc <__printf_chk@plt+0x1ec1c>
   302f0:	cmp	r3, #13
   302f4:	moveq	r7, #0
   302f8:	beq	3030c <__printf_chk@plt+0x1ec4c>
   302fc:	mov	r1, #0
   30300:	mov	r0, r1
   30304:	bl	2e024 <__printf_chk@plt+0x1c964>
   30308:	mov	r7, r0
   3030c:	ldr	r3, [pc, #104]	; 3037c <__printf_chk@plt+0x1ecbc>
   30310:	ldr	r5, [sp]
   30314:	ldr	r4, [r3]
   30318:	sub	r5, r5, #1
   3031c:	cmp	r4, #0
   30320:	bne	30334 <__printf_chk@plt+0x1ec74>
   30324:	b	30354 <__printf_chk@plt+0x1ec94>
   30328:	ldr	r4, [r4, #20]
   3032c:	cmp	r4, #0
   30330:	beq	30354 <__printf_chk@plt+0x1ec94>
   30334:	ldr	r3, [r4]
   30338:	mov	r2, r5
   3033c:	mov	r1, r7
   30340:	ldr	r3, [r3, #52]	; 0x34
   30344:	mov	r0, r4
   30348:	blx	r3
   3034c:	cmp	r0, #0
   30350:	beq	30328 <__printf_chk@plt+0x1ec68>
   30354:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30358:	ldr	r2, [sp, #4]
   3035c:	ldr	r3, [r6]
   30360:	cmp	r2, r3
   30364:	bne	30370 <__printf_chk@plt+0x1ecb0>
   30368:	add	sp, sp, #12
   3036c:	pop	{r4, r5, r6, r7, pc}
   30370:	bl	1148c <__stack_chk_fail@plt>
   30374:	andeq	ip, r7, r0, lsl sp
   30378:	andeq	r2, r8, r0, asr #25
   3037c:	andeq	sp, r7, r0, lsl r0
   30380:	push	{r4, r5, r6, lr}
   30384:	sub	sp, sp, #32
   30388:	ldr	r4, [pc, #344]	; 304e8 <__printf_chk@plt+0x1ee28>
   3038c:	ldr	r6, [pc, #344]	; 304ec <__printf_chk@plt+0x1ee2c>
   30390:	ldr	r3, [r4, #124]	; 0x7c
   30394:	ldr	r2, [r6]
   30398:	cmp	r3, #19
   3039c:	str	r2, [sp, #28]
   303a0:	bne	303bc <__printf_chk@plt+0x1ecfc>
   303a4:	add	r5, r4, #104	; 0x68
   303a8:	mov	r0, r5
   303ac:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   303b0:	ldr	r3, [r4, #124]	; 0x7c
   303b4:	cmp	r3, #19
   303b8:	beq	303a8 <__printf_chk@plt+0x1ece8>
   303bc:	cmp	r3, #13
   303c0:	beq	303f0 <__printf_chk@plt+0x1ed30>
   303c4:	cmp	r3, #2
   303c8:	movne	r1, #0
   303cc:	beq	3040c <__printf_chk@plt+0x1ed4c>
   303d0:	add	r0, sp, #8
   303d4:	bl	4c77c <__printf_chk@plt+0x3b0bc>
   303d8:	ldr	r3, [pc, #272]	; 304f0 <__printf_chk@plt+0x1ee30>
   303dc:	ldr	r3, [r3, #4]
   303e0:	tst	r3, #32
   303e4:	bne	30468 <__printf_chk@plt+0x1eda8>
   303e8:	mov	r1, #105	; 0x69
   303ec:	strb	r1, [r4, #48]	; 0x30
   303f0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   303f4:	ldr	r2, [sp, #28]
   303f8:	ldr	r3, [r6]
   303fc:	cmp	r2, r3
   30400:	bne	30484 <__printf_chk@plt+0x1edc4>
   30404:	add	sp, sp, #32
   30408:	pop	{r4, r5, r6, pc}
   3040c:	ldrb	r1, [r4, #112]	; 0x70
   30410:	cmp	r1, #117	; 0x75
   30414:	beq	30434 <__printf_chk@plt+0x1ed74>
   30418:	cmp	r1, #105	; 0x69
   3041c:	bne	30444 <__printf_chk@plt+0x1ed84>
   30420:	ldr	r3, [pc, #204]	; 304f4 <__printf_chk@plt+0x1ee34>
   30424:	vldr	s14, [r3]
   30428:	vcvt.f64.s32	d7, s14
   3042c:	vstr	d7, [r4, #56]	; 0x38
   30430:	b	303ec <__printf_chk@plt+0x1ed2c>
   30434:	ldr	r3, [pc, #188]	; 304f8 <__printf_chk@plt+0x1ee38>
   30438:	mov	r2, #0
   3043c:	strd	r2, [r4, #56]	; 0x38
   30440:	b	303ec <__printf_chk@plt+0x1ed2c>
   30444:	cmp	r1, #99	; 0x63
   30448:	bne	30488 <__printf_chk@plt+0x1edc8>
   3044c:	ldr	r3, [pc, #160]	; 304f4 <__printf_chk@plt+0x1ee34>
   30450:	vldr	d5, [pc, #120]	; 304d0 <__printf_chk@plt+0x1ee10>
   30454:	vldr	s14, [r3]
   30458:	vcvt.f64.s32	d7, s14
   3045c:	vdiv.f64	d6, d7, d5
   30460:	vstr	d6, [r4, #56]	; 0x38
   30464:	b	303ec <__printf_chk@plt+0x1ed2c>
   30468:	ldr	r3, [pc, #140]	; 304fc <__printf_chk@plt+0x1ee3c>
   3046c:	add	r2, sp, #8
   30470:	str	r3, [sp]
   30474:	ldr	r1, [pc, #132]	; 30500 <__printf_chk@plt+0x1ee40>
   30478:	mov	r0, #0
   3047c:	bl	22bc0 <__printf_chk@plt+0x11500>
   30480:	b	303e8 <__printf_chk@plt+0x1ed28>
   30484:	bl	1148c <__stack_chk_fail@plt>
   30488:	cmp	r1, #112	; 0x70
   3048c:	beq	304b4 <__printf_chk@plt+0x1edf4>
   30490:	cmp	r1, #80	; 0x50
   30494:	bne	303d0 <__printf_chk@plt+0x1ed10>
   30498:	ldr	r3, [pc, #84]	; 304f4 <__printf_chk@plt+0x1ee34>
   3049c:	vldr	d5, [pc, #52]	; 304d8 <__printf_chk@plt+0x1ee18>
   304a0:	vldr	s14, [r3]
   304a4:	vcvt.f64.s32	d7, s14
   304a8:	vdiv.f64	d6, d7, d5
   304ac:	vstr	d6, [r4, #56]	; 0x38
   304b0:	b	303ec <__printf_chk@plt+0x1ed2c>
   304b4:	ldr	r3, [pc, #56]	; 304f4 <__printf_chk@plt+0x1ee34>
   304b8:	vldr	d5, [pc, #32]	; 304e0 <__printf_chk@plt+0x1ee20>
   304bc:	vldr	s14, [r3]
   304c0:	vcvt.f64.s32	d7, s14
   304c4:	vdiv.f64	d6, d7, d5
   304c8:	vstr	d6, [r4, #56]	; 0x38
   304cc:	b	303ec <__printf_chk@plt+0x1ed2c>
   304d0:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   304d4:	andmi	r5, r4, fp, ror #3
   304d8:	andeq	r0, r0, r0
   304dc:	andsmi	r0, r8, r0
   304e0:	andeq	r0, r0, r0
   304e4:	subsmi	r0, r2, r0
   304e8:	andeq	r2, r8, r0, asr #25
   304ec:	andeq	ip, r7, r0, lsl sp
   304f0:	andeq	sp, r7, r0, lsl r0
   304f4:	muleq	r8, r8, r9
   304f8:	svccc	0x00f00000	; IMB
   304fc:	andeq	r6, r8, r0, lsr #15
   30500:	andeq	r8, r5, ip, asr #28
   30504:	push	{r4, r5, r6, lr}
   30508:	sub	sp, sp, #16
   3050c:	ldr	r4, [pc, #276]	; 30628 <__printf_chk@plt+0x1ef68>
   30510:	ldr	r6, [pc, #276]	; 3062c <__printf_chk@plt+0x1ef6c>
   30514:	mov	r2, #0
   30518:	ldr	r3, [r4, #124]	; 0x7c
   3051c:	ldr	r1, [r6]
   30520:	cmp	r3, #19
   30524:	str	r1, [sp, #12]
   30528:	str	r2, [sp, #4]
   3052c:	bne	30548 <__printf_chk@plt+0x1ee88>
   30530:	add	r5, r4, #104	; 0x68
   30534:	mov	r0, r5
   30538:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3053c:	ldr	r3, [r4, #124]	; 0x7c
   30540:	cmp	r3, #19
   30544:	beq	30534 <__printf_chk@plt+0x1ee74>
   30548:	cmp	r3, #13
   3054c:	bne	30580 <__printf_chk@plt+0x1eec0>
   30550:	ldr	r3, [pc, #216]	; 30630 <__printf_chk@plt+0x1ef70>
   30554:	vldr	d7, [pc, #196]	; 30620 <__printf_chk@plt+0x1ef60>
   30558:	vldr	d6, [r3, #56]	; 0x38
   3055c:	vsub.f64	d7, d7, d6
   30560:	vstr	d7, [r3, #56]	; 0x38
   30564:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30568:	ldr	r2, [sp, #12]
   3056c:	ldr	r3, [r6]
   30570:	cmp	r2, r3
   30574:	bne	3061c <__printf_chk@plt+0x1ef5c>
   30578:	add	sp, sp, #16
   3057c:	pop	{r4, r5, r6, pc}
   30580:	mov	r1, #109	; 0x6d
   30584:	add	r0, sp, #4
   30588:	bl	4a6d0 <__printf_chk@plt+0x39010>
   3058c:	cmp	r0, #0
   30590:	beq	30550 <__printf_chk@plt+0x1ee90>
   30594:	add	r0, sp, #8
   30598:	mov	r1, #0
   3059c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   305a0:	ldrd	r2, [sp, #4]
   305a4:	cmp	r2, r3
   305a8:	blt	30604 <__printf_chk@plt+0x1ef44>
   305ac:	ldr	r3, [pc, #128]	; 30634 <__printf_chk@plt+0x1ef74>
   305b0:	ldr	r0, [r3]
   305b4:	add	r0, r0, #24
   305b8:	bl	18fd4 <__printf_chk@plt+0x7914>
   305bc:	mov	r1, r0
   305c0:	add	r0, sp, #8
   305c4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   305c8:	ldr	r2, [pc, #104]	; 30638 <__printf_chk@plt+0x1ef78>
   305cc:	ldr	r1, [sp, #8]
   305d0:	ldr	r3, [sp, #4]
   305d4:	ldr	r2, [r2]
   305d8:	cmp	r1, #0
   305dc:	mul	r3, r3, r2
   305e0:	mulne	r2, r2, r1
   305e4:	vmov	s15, r3
   305e8:	ldr	r3, [pc, #64]	; 30630 <__printf_chk@plt+0x1ef70>
   305ec:	vmov	s13, r2
   305f0:	vcvt.f64.s32	d7, s15
   305f4:	vcvt.f64.s32	d6, s13
   305f8:	vdiv.f64	d5, d7, d6
   305fc:	vstr	d5, [r3, #56]	; 0x38
   30600:	b	30564 <__printf_chk@plt+0x1eea4>
   30604:	mov	r1, #0
   30608:	add	r0, sp, #8
   3060c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   30610:	ldr	r3, [sp, #8]
   30614:	str	r3, [sp, #4]
   30618:	b	305ac <__printf_chk@plt+0x1eeec>
   3061c:	bl	1148c <__stack_chk_fail@plt>
   30620:	andeq	r0, r0, r0
   30624:	svclt	0x00f00000	; IMB
   30628:	andeq	r2, r8, r0, asr #25
   3062c:	andeq	ip, r7, r0, lsl sp
   30630:	andeq	sp, r7, r0, lsl r0
   30634:	strdeq	r2, [r8], -r8
   30638:	andeq	sp, r7, r8, rrx
   3063c:	push	{r4, r5, r6, lr}
   30640:	sub	sp, sp, #24
   30644:	ldr	r4, [pc, #320]	; 3078c <__printf_chk@plt+0x1f0cc>
   30648:	ldr	r6, [pc, #320]	; 30790 <__printf_chk@plt+0x1f0d0>
   3064c:	ldr	r3, [r4, #124]	; 0x7c
   30650:	ldr	r2, [r6]
   30654:	cmp	r3, #19
   30658:	str	r2, [sp, #20]
   3065c:	bne	30678 <__printf_chk@plt+0x1efb8>
   30660:	add	r5, r4, #104	; 0x68
   30664:	mov	r0, r5
   30668:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3066c:	ldr	r3, [r4, #124]	; 0x7c
   30670:	cmp	r3, #19
   30674:	beq	30664 <__printf_chk@plt+0x1efa4>
   30678:	bic	r3, r3, #16
   3067c:	cmp	r3, #13
   30680:	beq	30718 <__printf_chk@plt+0x1f058>
   30684:	ldr	r5, [pc, #264]	; 30794 <__printf_chk@plt+0x1f0d4>
   30688:	add	r0, sp, #12
   3068c:	bl	4a140 <__printf_chk@plt+0x38a80>
   30690:	cmp	r0, #0
   30694:	beq	30734 <__printf_chk@plt+0x1f074>
   30698:	ldr	r3, [sp, #12]
   3069c:	cmp	r3, #255	; 0xff
   306a0:	bls	306b0 <__printf_chk@plt+0x1eff0>
   306a4:	b	30734 <__printf_chk@plt+0x1f074>
   306a8:	mov	r0, r5
   306ac:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   306b0:	ldr	r3, [r4, #124]	; 0x7c
   306b4:	cmp	r3, #19
   306b8:	beq	306a8 <__printf_chk@plt+0x1efe8>
   306bc:	cmp	r3, #13
   306c0:	beq	3076c <__printf_chk@plt+0x1f0ac>
   306c4:	add	r0, sp, #16
   306c8:	bl	4a140 <__printf_chk@plt+0x38a80>
   306cc:	cmp	r0, #0
   306d0:	beq	30750 <__printf_chk@plt+0x1f090>
   306d4:	ldr	r1, [sp, #16]
   306d8:	cmp	r1, #255	; 0xff
   306dc:	bhi	30750 <__printf_chk@plt+0x1f090>
   306e0:	ldr	r2, [sp, #12]
   306e4:	ldr	r3, [r4, #124]	; 0x7c
   306e8:	add	r2, r4, r2
   306ec:	cmp	r3, #19
   306f0:	strb	r1, [r2, #2804]	; 0xaf4
   306f4:	bne	3070c <__printf_chk@plt+0x1f04c>
   306f8:	mov	r0, r5
   306fc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   30700:	ldr	r3, [r4, #124]	; 0x7c
   30704:	cmp	r3, #19
   30708:	beq	306f8 <__printf_chk@plt+0x1f038>
   3070c:	bic	r3, r3, #16
   30710:	cmp	r3, #13
   30714:	bne	30688 <__printf_chk@plt+0x1efc8>
   30718:	bl	2fb28 <__printf_chk@plt+0x1e468>
   3071c:	ldr	r2, [sp, #20]
   30720:	ldr	r3, [r6]
   30724:	cmp	r2, r3
   30728:	bne	30788 <__printf_chk@plt+0x1f0c8>
   3072c:	add	sp, sp, #24
   30730:	pop	{r4, r5, r6, pc}
   30734:	ldr	r3, [pc, #92]	; 30798 <__printf_chk@plt+0x1f0d8>
   30738:	ldr	r1, [pc, #92]	; 3079c <__printf_chk@plt+0x1f0dc>
   3073c:	str	r3, [sp]
   30740:	mov	r2, r3
   30744:	mov	r0, #2
   30748:	bl	22bc0 <__printf_chk@plt+0x11500>
   3074c:	b	30718 <__printf_chk@plt+0x1f058>
   30750:	ldr	r3, [pc, #64]	; 30798 <__printf_chk@plt+0x1f0d8>
   30754:	ldr	r1, [pc, #68]	; 307a0 <__printf_chk@plt+0x1f0e0>
   30758:	str	r3, [sp]
   3075c:	mov	r2, r3
   30760:	mov	r0, #2
   30764:	bl	22bc0 <__printf_chk@plt+0x11500>
   30768:	b	30718 <__printf_chk@plt+0x1f058>
   3076c:	ldr	r3, [pc, #36]	; 30798 <__printf_chk@plt+0x1f0d8>
   30770:	ldr	r1, [pc, #44]	; 307a4 <__printf_chk@plt+0x1f0e4>
   30774:	str	r3, [sp]
   30778:	mov	r2, r3
   3077c:	mov	r0, #2
   30780:	bl	22bc0 <__printf_chk@plt+0x11500>
   30784:	b	30718 <__printf_chk@plt+0x1f058>
   30788:	bl	1148c <__stack_chk_fail@plt>
   3078c:	andeq	r2, r8, r0, asr #25
   30790:	andeq	ip, r7, r0, lsl sp
   30794:	andeq	r2, r8, r8, lsr #26
   30798:	andeq	r6, r8, r0, lsr #15
   3079c:	andeq	r8, r5, r0, lsl #29
   307a0:	ldrdeq	r8, [r5], -ip
   307a4:			; <UNDEFINED> instruction: 0x00058ebc
   307a8:	push	{r4, r5, r6, lr}
   307ac:	sub	sp, sp, #40	; 0x28
   307b0:	ldr	r4, [pc, #216]	; 30890 <__printf_chk@plt+0x1f1d0>
   307b4:	ldr	r6, [pc, #216]	; 30894 <__printf_chk@plt+0x1f1d4>
   307b8:	ldr	r3, [r4, #124]	; 0x7c
   307bc:	ldr	r2, [r6]
   307c0:	cmp	r3, #19
   307c4:	str	r2, [sp, #36]	; 0x24
   307c8:	bne	307e4 <__printf_chk@plt+0x1f124>
   307cc:	add	r5, r4, #104	; 0x68
   307d0:	mov	r0, r5
   307d4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   307d8:	ldr	r3, [r4, #124]	; 0x7c
   307dc:	cmp	r3, #19
   307e0:	beq	307d0 <__printf_chk@plt+0x1f110>
   307e4:	cmp	r3, #13
   307e8:	bne	30814 <__printf_chk@plt+0x1f154>
   307ec:	ldr	r3, [pc, #164]	; 30898 <__printf_chk@plt+0x1f1d8>
   307f0:	ldr	r2, [pc, #164]	; 3089c <__printf_chk@plt+0x1f1dc>
   307f4:	str	r2, [r3, #4]
   307f8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   307fc:	ldr	r2, [sp, #36]	; 0x24
   30800:	ldr	r3, [r6]
   30804:	cmp	r2, r3
   30808:	bne	3088c <__printf_chk@plt+0x1f1cc>
   3080c:	add	sp, sp, #40	; 0x28
   30810:	pop	{r4, r5, r6, pc}
   30814:	add	r0, sp, #12
   30818:	bl	4a140 <__printf_chk@plt+0x38a80>
   3081c:	cmp	r0, #0
   30820:	beq	307ec <__printf_chk@plt+0x1f12c>
   30824:	ldr	r3, [sp, #12]
   30828:	ldr	r4, [pc, #104]	; 30898 <__printf_chk@plt+0x1f1d8>
   3082c:	lsr	r2, r3, #21
   30830:	lsl	r2, r2, #21
   30834:	cmp	r2, #0
   30838:	bne	30844 <__printf_chk@plt+0x1f184>
   3083c:	str	r3, [r4, #4]
   30840:	b	307f8 <__printf_chk@plt+0x1f138>
   30844:	add	r0, sp, #16
   30848:	ldr	r1, [pc, #76]	; 3089c <__printf_chk@plt+0x1f1dc>
   3084c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   30850:	ldr	r3, [r4, #4]
   30854:	tst	r3, #64	; 0x40
   30858:	bne	30870 <__printf_chk@plt+0x1f1b0>
   3085c:	ldr	r3, [sp, #12]
   30860:	bic	r3, r3, #-16777216	; 0xff000000
   30864:	bic	r3, r3, #14680064	; 0xe00000
   30868:	str	r3, [sp, #12]
   3086c:	b	3083c <__printf_chk@plt+0x1f17c>
   30870:	ldr	r3, [pc, #40]	; 308a0 <__printf_chk@plt+0x1f1e0>
   30874:	add	r2, sp, #16
   30878:	str	r3, [sp]
   3087c:	ldr	r1, [pc, #32]	; 308a4 <__printf_chk@plt+0x1f1e4>
   30880:	mov	r0, #0
   30884:	bl	22bc0 <__printf_chk@plt+0x11500>
   30888:	b	3085c <__printf_chk@plt+0x1f19c>
   3088c:	bl	1148c <__stack_chk_fail@plt>
   30890:	andeq	r2, r8, r0, asr #25
   30894:	andeq	ip, r7, r0, lsl sp
   30898:	andeq	sp, r7, r0, lsl r0
   3089c:			; <UNDEFINED> instruction: 0x001fffff
   308a0:	andeq	r6, r8, r0, lsr #15
   308a4:	andeq	r8, r5, r8, lsl pc
   308a8:	push	{r4, r5, r6, lr}
   308ac:	sub	sp, sp, #8
   308b0:	ldr	r4, [pc, #128]	; 30938 <__printf_chk@plt+0x1f278>
   308b4:	ldr	r6, [pc, #128]	; 3093c <__printf_chk@plt+0x1f27c>
   308b8:	ldr	r3, [r4, #124]	; 0x7c
   308bc:	ldr	r2, [r6]
   308c0:	cmp	r3, #19
   308c4:	str	r2, [sp, #4]
   308c8:	bne	308e4 <__printf_chk@plt+0x1f224>
   308cc:	add	r5, r4, #104	; 0x68
   308d0:	mov	r0, r5
   308d4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   308d8:	ldr	r3, [r4, #124]	; 0x7c
   308dc:	cmp	r3, #19
   308e0:	beq	308d0 <__printf_chk@plt+0x1f210>
   308e4:	cmp	r3, #13
   308e8:	bne	30914 <__printf_chk@plt+0x1f254>
   308ec:	mov	r3, #1
   308f0:	ldr	r2, [pc, #72]	; 30940 <__printf_chk@plt+0x1f280>
   308f4:	str	r3, [r2, #44]	; 0x2c
   308f8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   308fc:	ldr	r2, [sp, #4]
   30900:	ldr	r3, [r6]
   30904:	cmp	r2, r3
   30908:	bne	30934 <__printf_chk@plt+0x1f274>
   3090c:	add	sp, sp, #8
   30910:	pop	{r4, r5, r6, pc}
   30914:	mov	r0, sp
   30918:	bl	4a140 <__printf_chk@plt+0x38a80>
   3091c:	cmp	r0, #0
   30920:	beq	308ec <__printf_chk@plt+0x1f22c>
   30924:	ldr	r3, [sp]
   30928:	adds	r3, r3, #0
   3092c:	movne	r3, #1
   30930:	b	308f0 <__printf_chk@plt+0x1f230>
   30934:	bl	1148c <__stack_chk_fail@plt>
   30938:	andeq	r2, r8, r0, asr #25
   3093c:	andeq	ip, r7, r0, lsl sp
   30940:	andeq	sp, r7, r0, lsl r0
   30944:	push	{r4, r5, r6, r7, lr}
   30948:	sub	sp, sp, #20
   3094c:	ldr	r4, [pc, #236]	; 30a40 <__printf_chk@plt+0x1f380>
   30950:	ldr	r6, [pc, #236]	; 30a44 <__printf_chk@plt+0x1f384>
   30954:	ldr	r1, [r4, #508]	; 0x1fc
   30958:	ldr	r3, [r6]
   3095c:	cmp	r1, #0
   30960:	str	r3, [sp, #12]
   30964:	beq	30a10 <__printf_chk@plt+0x1f350>
   30968:	ldr	r3, [r4, #124]	; 0x7c
   3096c:	mov	r7, r0
   30970:	cmp	r3, #19
   30974:	bne	30990 <__printf_chk@plt+0x1f2d0>
   30978:	add	r5, r4, #104	; 0x68
   3097c:	mov	r0, r5
   30980:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   30984:	ldr	r3, [r4, #124]	; 0x7c
   30988:	cmp	r3, #19
   3098c:	beq	3097c <__printf_chk@plt+0x1f2bc>
   30990:	cmp	r3, #2
   30994:	beq	309c8 <__printf_chk@plt+0x1f308>
   30998:	mov	r3, #0
   3099c:	strb	r3, [sp, #8]
   309a0:	mov	r0, r7
   309a4:	bl	2deb4 <__printf_chk@plt+0x1c7f4>
   309a8:	ldr	r3, [pc, #152]	; 30a48 <__printf_chk@plt+0x1f388>
   309ac:	ldr	r0, [r3]
   309b0:	ldr	r2, [sp, #12]
   309b4:	ldr	r3, [r6]
   309b8:	cmp	r2, r3
   309bc:	bne	30a3c <__printf_chk@plt+0x1f37c>
   309c0:	add	sp, sp, #20
   309c4:	pop	{r4, r5, r6, r7, pc}
   309c8:	ldrb	r3, [r4, #112]	; 0x70
   309cc:	cmp	r3, #0
   309d0:	strb	r3, [sp, #8]
   309d4:	beq	309a0 <__printf_chk@plt+0x1f2e0>
   309d8:	ldr	r0, [pc, #108]	; 30a4c <__printf_chk@plt+0x1f38c>
   309dc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   309e0:	ldr	r3, [r4, #124]	; 0x7c
   309e4:	cmp	r3, #2
   309e8:	beq	30a18 <__printf_chk@plt+0x1f358>
   309ec:	mov	r3, #0
   309f0:	strb	r3, [sp, #9]
   309f4:	bl	23dd4 <__printf_chk@plt+0x12714>
   309f8:	mov	r2, #0
   309fc:	add	r1, sp, #8
   30a00:	add	r0, sp, #4
   30a04:	bl	52830 <_ZdlPv@@Base+0x14d4>
   30a08:	ldr	r0, [sp, #4]
   30a0c:	b	309b0 <__printf_chk@plt+0x1f2f0>
   30a10:	bl	2e024 <__printf_chk@plt+0x1c964>
   30a14:	b	309b0 <__printf_chk@plt+0x1f2f0>
   30a18:	ldrb	r3, [r4, #112]	; 0x70
   30a1c:	cmp	r3, #0
   30a20:	strb	r3, [sp, #9]
   30a24:	beq	309f4 <__printf_chk@plt+0x1f334>
   30a28:	mov	r2, #0
   30a2c:	mov	r3, #19
   30a30:	strb	r2, [sp, #10]
   30a34:	str	r3, [r4, #124]	; 0x7c
   30a38:	b	309f8 <__printf_chk@plt+0x1f338>
   30a3c:	bl	1148c <__stack_chk_fail@plt>
   30a40:	andeq	r2, r8, r0, asr #25
   30a44:	andeq	ip, r7, r0, lsl sp
   30a48:	andeq	r6, r8, r0, lsr #25
   30a4c:	andeq	r2, r8, r8, lsr #26
   30a50:	push	{r4, lr}
   30a54:	mov	r0, #0
   30a58:	bl	30944 <__printf_chk@plt+0x1f284>
   30a5c:	ldr	r3, [pc, #8]	; 30a6c <__printf_chk@plt+0x1f3ac>
   30a60:	pop	{r4, lr}
   30a64:	str	r0, [r3, #2744]	; 0xab8
   30a68:	b	2fb28 <__printf_chk@plt+0x1e468>
   30a6c:	andeq	r2, r8, r0, asr #25
   30a70:	push	{r4, lr}
   30a74:	mov	r0, #0
   30a78:	bl	30944 <__printf_chk@plt+0x1f284>
   30a7c:	ldr	r3, [pc, #8]	; 30a8c <__printf_chk@plt+0x1f3cc>
   30a80:	pop	{r4, lr}
   30a84:	str	r0, [r3, #176]	; 0xb0
   30a88:	b	2fb28 <__printf_chk@plt+0x1e468>
   30a8c:	andeq	r2, r8, r0, asr #25
   30a90:	push	{r4, lr}
   30a94:	mov	r0, #0
   30a98:	bl	30944 <__printf_chk@plt+0x1f284>
   30a9c:	ldr	r3, [pc, #8]	; 30aac <__printf_chk@plt+0x1f3ec>
   30aa0:	pop	{r4, lr}
   30aa4:	str	r0, [r3, #2748]	; 0xabc
   30aa8:	b	2fb28 <__printf_chk@plt+0x1e468>
   30aac:	andeq	r2, r8, r0, asr #25
   30ab0:	push	{r4, r5, r6, r7, lr}
   30ab4:	sub	sp, sp, #36	; 0x24
   30ab8:	ldr	r5, [pc, #292]	; 30be4 <__printf_chk@plt+0x1f524>
   30abc:	mov	r0, #1
   30ac0:	ldr	r3, [r5]
   30ac4:	str	r3, [sp, #28]
   30ac8:	bl	30944 <__printf_chk@plt+0x1f284>
   30acc:	subs	r6, r0, #0
   30ad0:	beq	30b58 <__printf_chk@plt+0x1f498>
   30ad4:	bl	510c4 <__printf_chk@plt+0x3fa04>
   30ad8:	subs	r4, r0, #0
   30adc:	beq	30b74 <__printf_chk@plt+0x1f4b4>
   30ae0:	mov	r0, r4
   30ae4:	bl	536f4 <_ZdlPv@@Base+0x2398>
   30ae8:	cmp	r0, #0
   30aec:	addne	r4, r0, #1
   30af0:	mov	r0, #1
   30af4:	bl	30944 <__printf_chk@plt+0x1f284>
   30af8:	subs	r7, r0, #0
   30afc:	moveq	r2, r7
   30b00:	moveq	r1, r4
   30b04:	beq	30bb0 <__printf_chk@plt+0x1f4f0>
   30b08:	bl	510c4 <__printf_chk@plt+0x3fa04>
   30b0c:	subs	r6, r0, #0
   30b10:	beq	30bc8 <__printf_chk@plt+0x1f508>
   30b14:	mov	r0, r6
   30b18:	bl	536f4 <_ZdlPv@@Base+0x2398>
   30b1c:	cmp	r0, #0
   30b20:	addne	r6, r0, #1
   30b24:	mov	r1, r6
   30b28:	mov	r0, r4
   30b2c:	bl	115f4 <strcmp@plt>
   30b30:	mov	r1, r4
   30b34:	subs	r2, r0, #0
   30b38:	beq	30bb0 <__printf_chk@plt+0x1f4f0>
   30b3c:	mov	r2, #0
   30b40:	add	r0, sp, #8
   30b44:	bl	52830 <_ZdlPv@@Base+0x14d4>
   30b48:	mov	r2, r6
   30b4c:	ldr	r1, [sp, #8]
   30b50:	ldr	r0, [pc, #144]	; 30be8 <__printf_chk@plt+0x1f528>
   30b54:	bl	13364 <__printf_chk@plt+0x1ca4>
   30b58:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30b5c:	ldr	r2, [sp, #28]
   30b60:	ldr	r3, [r5]
   30b64:	cmp	r2, r3
   30b68:	bne	30be0 <__printf_chk@plt+0x1f520>
   30b6c:	add	sp, sp, #36	; 0x24
   30b70:	pop	{r4, r5, r6, r7, pc}
   30b74:	mov	r0, r6
   30b78:	bl	52c58 <_ZdlPv@@Base+0x18fc>
   30b7c:	subs	r4, r0, #0
   30b80:	moveq	r1, r6
   30b84:	bne	30ae0 <__printf_chk@plt+0x1f420>
   30b88:	add	r0, sp, #8
   30b8c:	bl	4c730 <__printf_chk@plt+0x3b070>
   30b90:	ldr	r3, [pc, #84]	; 30bec <__printf_chk@plt+0x1f52c>
   30b94:	add	r2, sp, #8
   30b98:	str	r3, [sp]
   30b9c:	ldr	r1, [pc, #76]	; 30bf0 <__printf_chk@plt+0x1f530>
   30ba0:	mov	r0, #2
   30ba4:	bl	22bc0 <__printf_chk@plt+0x11500>
   30ba8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30bac:	b	30b5c <__printf_chk@plt+0x1f49c>
   30bb0:	add	r0, sp, #8
   30bb4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   30bb8:	ldr	r1, [sp, #8]
   30bbc:	ldr	r0, [pc, #36]	; 30be8 <__printf_chk@plt+0x1f528>
   30bc0:	bl	1358c <__printf_chk@plt+0x1ecc>
   30bc4:	b	30b58 <__printf_chk@plt+0x1f498>
   30bc8:	mov	r0, r7
   30bcc:	bl	52c58 <_ZdlPv@@Base+0x18fc>
   30bd0:	subs	r6, r0, #0
   30bd4:	bne	30b14 <__printf_chk@plt+0x1f454>
   30bd8:	mov	r1, r7
   30bdc:	b	30b88 <__printf_chk@plt+0x1f4c8>
   30be0:	bl	1148c <__stack_chk_fail@plt>
   30be4:	andeq	ip, r7, r0, lsl sp
   30be8:	andeq	r2, r8, r8, asr #29
   30bec:	andeq	r6, r8, r0, lsr #15
   30bf0:	andeq	r8, r5, r0, asr #30
   30bf4:	push	{r4, lr}
   30bf8:	ldr	r4, [pc, #32]	; 30c20 <__printf_chk@plt+0x1f560>
   30bfc:	b	30c04 <__printf_chk@plt+0x1f544>
   30c00:	bl	1381c <__printf_chk@plt+0x215c>
   30c04:	mov	r0, #0
   30c08:	bl	30944 <__printf_chk@plt+0x1f284>
   30c0c:	subs	r1, r0, #0
   30c10:	mov	r0, r4
   30c14:	bne	30c00 <__printf_chk@plt+0x1f540>
   30c18:	pop	{r4, lr}
   30c1c:	b	2fb28 <__printf_chk@plt+0x1e468>
   30c20:	andeq	r2, r8, r0, asr #26
   30c24:	push	{r4, lr}
   30c28:	mov	r0, #1
   30c2c:	bl	30944 <__printf_chk@plt+0x1f284>
   30c30:	subs	r4, r0, #0
   30c34:	beq	30c54 <__printf_chk@plt+0x1f594>
   30c38:	mov	r0, #1
   30c3c:	bl	30944 <__printf_chk@plt+0x1f284>
   30c40:	subs	r2, r0, #0
   30c44:	beq	30c54 <__printf_chk@plt+0x1f594>
   30c48:	mov	r1, r4
   30c4c:	ldr	r0, [pc, #8]	; 30c5c <__printf_chk@plt+0x1f59c>
   30c50:	bl	137d4 <__printf_chk@plt+0x2114>
   30c54:	pop	{r4, lr}
   30c58:	b	2fb28 <__printf_chk@plt+0x1e468>
   30c5c:	andeq	r2, r8, r0, asr #26
   30c60:	push	{r4, r5, r6, lr}
   30c64:	sub	sp, sp, #32
   30c68:	ldr	r4, [pc, #148]	; 30d04 <__printf_chk@plt+0x1f644>
   30c6c:	mov	r0, #1
   30c70:	ldr	r3, [r4]
   30c74:	str	r3, [sp, #28]
   30c78:	bl	30944 <__printf_chk@plt+0x1f284>
   30c7c:	subs	r5, r0, #0
   30c80:	beq	30cac <__printf_chk@plt+0x1f5ec>
   30c84:	mov	r0, #1
   30c88:	bl	30944 <__printf_chk@plt+0x1f284>
   30c8c:	subs	r6, r0, #0
   30c90:	beq	30cac <__printf_chk@plt+0x1f5ec>
   30c94:	mov	r1, r5
   30c98:	mov	r2, r6
   30c9c:	ldr	r0, [pc, #100]	; 30d08 <__printf_chk@plt+0x1f648>
   30ca0:	bl	13848 <__printf_chk@plt+0x2188>
   30ca4:	subs	r5, r0, #0
   30ca8:	beq	30cc8 <__printf_chk@plt+0x1f608>
   30cac:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30cb0:	ldr	r2, [sp, #28]
   30cb4:	ldr	r3, [r4]
   30cb8:	cmp	r2, r3
   30cbc:	bne	30d00 <__printf_chk@plt+0x1f640>
   30cc0:	add	sp, sp, #32
   30cc4:	pop	{r4, r5, r6, pc}
   30cc8:	mov	r1, r6
   30ccc:	add	r0, sp, #8
   30cd0:	bl	4c730 <__printf_chk@plt+0x3b070>
   30cd4:	ldr	r3, [pc, #48]	; 30d0c <__printf_chk@plt+0x1f64c>
   30cd8:	ldr	r3, [r3, #4]
   30cdc:	tst	r3, #512	; 0x200
   30ce0:	beq	30cac <__printf_chk@plt+0x1f5ec>
   30ce4:	ldr	r3, [pc, #36]	; 30d10 <__printf_chk@plt+0x1f650>
   30ce8:	add	r2, sp, #8
   30cec:	mov	r0, r5
   30cf0:	str	r3, [sp]
   30cf4:	ldr	r1, [pc, #24]	; 30d14 <__printf_chk@plt+0x1f654>
   30cf8:	bl	22bc0 <__printf_chk@plt+0x11500>
   30cfc:	b	30cac <__printf_chk@plt+0x1f5ec>
   30d00:	bl	1148c <__stack_chk_fail@plt>
   30d04:	andeq	ip, r7, r0, lsl sp
   30d08:	andeq	r2, r8, r0, asr #26
   30d0c:	andeq	sp, r7, r0, lsl r0
   30d10:	andeq	r6, r8, r0, lsr #15
   30d14:	andeq	r7, r5, ip, asr #29
   30d18:	push	{r4, r5, lr}
   30d1c:	mov	r0, #1
   30d20:	sub	sp, sp, #12
   30d24:	bl	30944 <__printf_chk@plt+0x1f284>
   30d28:	cmp	r0, #0
   30d2c:	beq	30dd4 <__printf_chk@plt+0x1f714>
   30d30:	bl	24570 <__printf_chk@plt+0x12eb0>
   30d34:	ldr	r3, [r0]
   30d38:	ldr	r3, [r3, #12]
   30d3c:	blx	r3
   30d40:	subs	r4, r0, #0
   30d44:	beq	30e04 <__printf_chk@plt+0x1f744>
   30d48:	ldr	r3, [r4, #20]
   30d4c:	cmp	r3, #1
   30d50:	ldrne	r1, [r4, #16]
   30d54:	bne	30da4 <__printf_chk@plt+0x1f6e4>
   30d58:	b	30de0 <__printf_chk@plt+0x1f720>
   30d5c:	ldr	r1, [r4, #16]
   30d60:	sub	r3, r1, #1
   30d64:	str	r3, [r4, #16]
   30d68:	sub	r1, r1, #2
   30d6c:	bl	248cc <__printf_chk@plt+0x1320c>
   30d70:	cmp	r0, #137	; 0x89
   30d74:	mov	r0, r4
   30d78:	beq	30d90 <__printf_chk@plt+0x1f6d0>
   30d7c:	ldr	r1, [r4, #16]
   30d80:	sub	r1, r1, #1
   30d84:	bl	248cc <__printf_chk@plt+0x1320c>
   30d88:	cmp	r0, #138	; 0x8a
   30d8c:	bne	30e20 <__printf_chk@plt+0x1f760>
   30d90:	ldr	r1, [r4, #16]
   30d94:	sub	r1, r1, #1
   30d98:	cmp	r1, #0
   30d9c:	str	r1, [r4, #16]
   30da0:	beq	30de0 <__printf_chk@plt+0x1f720>
   30da4:	sub	r1, r1, #1
   30da8:	mov	r0, r4
   30dac:	bl	248cc <__printf_chk@plt+0x1320c>
   30db0:	mov	r5, r0
   30db4:	cmp	r5, #139	; 0x8b
   30db8:	mov	r0, r4
   30dbc:	beq	30d5c <__printf_chk@plt+0x1f69c>
   30dc0:	ldr	r3, [r4, #16]
   30dc4:	cmp	r3, #0
   30dc8:	subne	r3, r3, #1
   30dcc:	strne	r3, [r4, #16]
   30dd0:	beq	30de0 <__printf_chk@plt+0x1f720>
   30dd4:	add	sp, sp, #12
   30dd8:	pop	{r4, r5, lr}
   30ddc:	b	2fb28 <__printf_chk@plt+0x1e468>
   30de0:	ldr	r3, [pc, #88]	; 30e40 <__printf_chk@plt+0x1f780>
   30de4:	ldr	r1, [pc, #88]	; 30e44 <__printf_chk@plt+0x1f784>
   30de8:	str	r3, [sp]
   30dec:	mov	r2, r3
   30df0:	mov	r0, #2
   30df4:	bl	22bc0 <__printf_chk@plt+0x11500>
   30df8:	add	sp, sp, #12
   30dfc:	pop	{r4, r5, lr}
   30e00:	b	2fb28 <__printf_chk@plt+0x1e468>
   30e04:	ldr	r3, [pc, #52]	; 30e40 <__printf_chk@plt+0x1f780>
   30e08:	ldr	r1, [pc, #56]	; 30e48 <__printf_chk@plt+0x1f788>
   30e0c:	str	r3, [sp]
   30e10:	mov	r2, r3
   30e14:	mov	r0, #2
   30e18:	bl	22bc0 <__printf_chk@plt+0x11500>
   30e1c:	b	30dd4 <__printf_chk@plt+0x1f714>
   30e20:	ldr	r2, [r4, #16]
   30e24:	cmp	r2, #0
   30e28:	beq	30de0 <__printf_chk@plt+0x1f720>
   30e2c:	sub	r2, r2, #1
   30e30:	mov	r1, r5
   30e34:	mov	r0, r4
   30e38:	bl	24860 <__printf_chk@plt+0x131a0>
   30e3c:	b	30dd4 <__printf_chk@plt+0x1f714>
   30e40:	andeq	r6, r8, r0, lsr #15
   30e44:	andeq	r8, r5, r8, ror pc
   30e48:	andeq	r8, r5, r4, ror #30
   30e4c:	push	{r4, r5, r6, lr}
   30e50:	sub	sp, sp, #152	; 0x98
   30e54:	ldr	r5, [pc, #312]	; 30f94 <__printf_chk@plt+0x1f8d4>
   30e58:	mov	r0, #1
   30e5c:	ldr	r3, [r5]
   30e60:	str	r3, [sp, #148]	; 0x94
   30e64:	bl	30944 <__printf_chk@plt+0x1f284>
   30e68:	cmp	r0, #0
   30e6c:	beq	30f28 <__printf_chk@plt+0x1f868>
   30e70:	bl	24570 <__printf_chk@plt+0x12eb0>
   30e74:	ldr	r3, [r0]
   30e78:	ldr	r3, [r3, #12]
   30e7c:	blx	r3
   30e80:	subs	r6, r0, #0
   30e84:	beq	30f44 <__printf_chk@plt+0x1f884>
   30e88:	add	r0, sp, #16
   30e8c:	bl	244b8 <__printf_chk@plt+0x12df8>
   30e90:	ldr	r3, [pc, #256]	; 30f98 <__printf_chk@plt+0x1f8d8>
   30e94:	add	r0, sp, #52	; 0x34
   30e98:	mov	r2, #0
   30e9c:	ldr	r3, [r3]
   30ea0:	mov	r1, r6
   30ea4:	bl	24e7c <__printf_chk@plt+0x137bc>
   30ea8:	mov	r4, #0
   30eac:	ldr	r3, [sp, #64]	; 0x40
   30eb0:	ldr	r2, [sp, #68]	; 0x44
   30eb4:	str	r4, [sp, #12]
   30eb8:	cmp	r3, r2
   30ebc:	bcs	30ef0 <__printf_chk@plt+0x1f830>
   30ec0:	add	r2, r3, #1
   30ec4:	str	r2, [sp, #64]	; 0x40
   30ec8:	ldrb	r0, [r3]
   30ecc:	cmp	r0, #0
   30ed0:	bne	30f60 <__printf_chk@plt+0x1f8a0>
   30ed4:	ldr	r3, [sp, #12]
   30ed8:	add	r1, sp, #16
   30edc:	mov	r0, r3
   30ee0:	ldr	r3, [r3]
   30ee4:	ldr	r3, [r3, #100]	; 0x64
   30ee8:	blx	r3
   30eec:	b	30eac <__printf_chk@plt+0x1f7ec>
   30ef0:	add	r1, sp, #12
   30ef4:	add	r0, sp, #52	; 0x34
   30ef8:	bl	21944 <__printf_chk@plt+0x10284>
   30efc:	cmn	r0, #1
   30f00:	bne	30ecc <__printf_chk@plt+0x1f80c>
   30f04:	mov	r0, r6
   30f08:	add	r1, sp, #16
   30f0c:	bl	2478c <__printf_chk@plt+0x130cc>
   30f10:	ldr	r3, [pc, #132]	; 30f9c <__printf_chk@plt+0x1f8dc>
   30f14:	add	r0, sp, #76	; 0x4c
   30f18:	str	r3, [sp, #52]	; 0x34
   30f1c:	bl	22138 <__printf_chk@plt+0x10a78>
   30f20:	add	r0, sp, #16
   30f24:	bl	22138 <__printf_chk@plt+0x10a78>
   30f28:	bl	2fb28 <__printf_chk@plt+0x1e468>
   30f2c:	ldr	r2, [sp, #148]	; 0x94
   30f30:	ldr	r3, [r5]
   30f34:	cmp	r2, r3
   30f38:	bne	30f70 <__printf_chk@plt+0x1f8b0>
   30f3c:	add	sp, sp, #152	; 0x98
   30f40:	pop	{r4, r5, r6, pc}
   30f44:	ldr	r3, [pc, #84]	; 30fa0 <__printf_chk@plt+0x1f8e0>
   30f48:	ldr	r1, [pc, #84]	; 30fa4 <__printf_chk@plt+0x1f8e4>
   30f4c:	str	r3, [sp]
   30f50:	mov	r2, r3
   30f54:	mov	r0, #2
   30f58:	bl	22bc0 <__printf_chk@plt+0x11500>
   30f5c:	b	30f28 <__printf_chk@plt+0x1f868>
   30f60:	uxtb	r1, r0
   30f64:	add	r0, sp, #16
   30f68:	bl	24a54 <__printf_chk@plt+0x13394>
   30f6c:	b	30eac <__printf_chk@plt+0x1f7ec>
   30f70:	bl	1148c <__stack_chk_fail@plt>
   30f74:	b	30f88 <__printf_chk@plt+0x1f8c8>
   30f78:	ldr	r3, [pc, #28]	; 30f9c <__printf_chk@plt+0x1f8dc>
   30f7c:	add	r0, sp, #76	; 0x4c
   30f80:	str	r3, [sp, #52]	; 0x34
   30f84:	bl	22138 <__printf_chk@plt+0x10a78>
   30f88:	add	r0, sp, #16
   30f8c:	bl	22138 <__printf_chk@plt+0x10a78>
   30f90:	bl	11498 <__cxa_end_cleanup@plt>
   30f94:	andeq	ip, r7, r0, lsl sp
   30f98:	andeq	r6, r8, r0, lsr #25
   30f9c:	andeq	r7, r5, ip, ror #6
   30fa0:	andeq	r6, r8, r0, lsr #15
   30fa4:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   30fa8:	push	{r4, r5, r6, lr}
   30fac:	sub	sp, sp, #152	; 0x98
   30fb0:	ldr	r5, [pc, #328]	; 31100 <__printf_chk@plt+0x1fa40>
   30fb4:	mov	r0, #1
   30fb8:	ldr	r3, [r5]
   30fbc:	str	r3, [sp, #148]	; 0x94
   30fc0:	bl	30944 <__printf_chk@plt+0x1f284>
   30fc4:	cmp	r0, #0
   30fc8:	beq	31094 <__printf_chk@plt+0x1f9d4>
   30fcc:	bl	24570 <__printf_chk@plt+0x12eb0>
   30fd0:	ldr	r3, [r0]
   30fd4:	ldr	r3, [r3, #12]
   30fd8:	blx	r3
   30fdc:	subs	r6, r0, #0
   30fe0:	beq	310b0 <__printf_chk@plt+0x1f9f0>
   30fe4:	add	r0, sp, #16
   30fe8:	bl	244b8 <__printf_chk@plt+0x12df8>
   30fec:	ldr	r3, [pc, #272]	; 31104 <__printf_chk@plt+0x1fa44>
   30ff0:	add	r0, sp, #52	; 0x34
   30ff4:	mov	r2, #0
   30ff8:	ldr	r3, [r3]
   30ffc:	mov	r1, r6
   31000:	bl	24e7c <__printf_chk@plt+0x137bc>
   31004:	mov	r4, #0
   31008:	ldr	r3, [sp, #64]	; 0x40
   3100c:	ldr	r2, [sp, #68]	; 0x44
   31010:	str	r4, [sp, #12]
   31014:	cmp	r3, r2
   31018:	bcs	3105c <__printf_chk@plt+0x1f99c>
   3101c:	add	r2, r3, #1
   31020:	str	r2, [sp, #64]	; 0x40
   31024:	ldrb	r0, [r3]
   31028:	cmp	r0, #0
   3102c:	bne	310cc <__printf_chk@plt+0x1fa0c>
   31030:	ldr	r3, [sp, #12]
   31034:	mov	r0, r3
   31038:	ldr	r3, [r3]
   3103c:	ldr	r3, [r3, #12]
   31040:	blx	r3
   31044:	cmp	r0, #0
   31048:	beq	31008 <__printf_chk@plt+0x1f948>
   3104c:	ldr	r1, [sp, #12]
   31050:	add	r0, sp, #16
   31054:	bl	24d20 <__printf_chk@plt+0x13660>
   31058:	b	31008 <__printf_chk@plt+0x1f948>
   3105c:	add	r1, sp, #12
   31060:	add	r0, sp, #52	; 0x34
   31064:	bl	21944 <__printf_chk@plt+0x10284>
   31068:	cmn	r0, #1
   3106c:	bne	31028 <__printf_chk@plt+0x1f968>
   31070:	mov	r0, r6
   31074:	add	r1, sp, #16
   31078:	bl	2478c <__printf_chk@plt+0x130cc>
   3107c:	ldr	r3, [pc, #132]	; 31108 <__printf_chk@plt+0x1fa48>
   31080:	add	r0, sp, #76	; 0x4c
   31084:	str	r3, [sp, #52]	; 0x34
   31088:	bl	22138 <__printf_chk@plt+0x10a78>
   3108c:	add	r0, sp, #16
   31090:	bl	22138 <__printf_chk@plt+0x10a78>
   31094:	bl	2fb28 <__printf_chk@plt+0x1e468>
   31098:	ldr	r2, [sp, #148]	; 0x94
   3109c:	ldr	r3, [r5]
   310a0:	cmp	r2, r3
   310a4:	bne	310dc <__printf_chk@plt+0x1fa1c>
   310a8:	add	sp, sp, #152	; 0x98
   310ac:	pop	{r4, r5, r6, pc}
   310b0:	ldr	r3, [pc, #84]	; 3110c <__printf_chk@plt+0x1fa4c>
   310b4:	ldr	r1, [pc, #84]	; 31110 <__printf_chk@plt+0x1fa50>
   310b8:	str	r3, [sp]
   310bc:	mov	r2, r3
   310c0:	mov	r0, #2
   310c4:	bl	22bc0 <__printf_chk@plt+0x11500>
   310c8:	b	31094 <__printf_chk@plt+0x1f9d4>
   310cc:	uxtb	r1, r0
   310d0:	add	r0, sp, #16
   310d4:	bl	24a54 <__printf_chk@plt+0x13394>
   310d8:	b	31008 <__printf_chk@plt+0x1f948>
   310dc:	bl	1148c <__stack_chk_fail@plt>
   310e0:	b	310f4 <__printf_chk@plt+0x1fa34>
   310e4:	ldr	r3, [pc, #28]	; 31108 <__printf_chk@plt+0x1fa48>
   310e8:	add	r0, sp, #76	; 0x4c
   310ec:	str	r3, [sp, #52]	; 0x34
   310f0:	bl	22138 <__printf_chk@plt+0x10a78>
   310f4:	add	r0, sp, #16
   310f8:	bl	22138 <__printf_chk@plt+0x10a78>
   310fc:	bl	11498 <__cxa_end_cleanup@plt>
   31100:	andeq	ip, r7, r0, lsl sp
   31104:	andeq	r6, r8, r0, lsr #25
   31108:	andeq	r7, r5, ip, ror #6
   3110c:	andeq	r6, r8, r0, lsr #15
   31110:	andeq	r8, r5, r8, lsr #31
   31114:	push	{r4, r5, r6, lr}
   31118:	mov	r0, #1
   3111c:	sub	sp, sp, #8
   31120:	bl	30944 <__printf_chk@plt+0x1f284>
   31124:	subs	r3, r0, #0
   31128:	beq	3117c <__printf_chk@plt+0x1fabc>
   3112c:	ldrb	r3, [r3]
   31130:	cmp	r3, #0
   31134:	beq	3117c <__printf_chk@plt+0x1fabc>
   31138:	bl	24570 <__printf_chk@plt+0x12eb0>
   3113c:	ldr	r3, [r0]
   31140:	ldr	r3, [r3, #12]
   31144:	blx	r3
   31148:	subs	r4, r0, #0
   3114c:	beq	31188 <__printf_chk@plt+0x1fac8>
   31150:	ldr	r3, [pc, #96]	; 311b8 <__printf_chk@plt+0x1faf8>
   31154:	mov	r0, #80	; 0x50
   31158:	ldr	r6, [r3]
   3115c:	bl	5130c <_Znwj@@Base>
   31160:	mov	r1, r4
   31164:	mov	r2, #0
   31168:	mov	r5, r0
   3116c:	bl	47c64 <__printf_chk@plt+0x365a4>
   31170:	mov	r1, r5
   31174:	mov	r0, r6
   31178:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   3117c:	add	sp, sp, #8
   31180:	pop	{r4, r5, r6, lr}
   31184:	b	2fb28 <__printf_chk@plt+0x1e468>
   31188:	ldr	r3, [pc, #44]	; 311bc <__printf_chk@plt+0x1fafc>
   3118c:	ldr	r1, [pc, #44]	; 311c0 <__printf_chk@plt+0x1fb00>
   31190:	str	r3, [sp]
   31194:	mov	r2, r3
   31198:	mov	r0, #2
   3119c:	bl	22bc0 <__printf_chk@plt+0x11500>
   311a0:	add	sp, sp, #8
   311a4:	pop	{r4, r5, r6, lr}
   311a8:	b	2fb28 <__printf_chk@plt+0x1e468>
   311ac:	mov	r0, r5
   311b0:	bl	5135c <_ZdlPv@@Base>
   311b4:	bl	11498 <__cxa_end_cleanup@plt>
   311b8:	strdeq	r2, [r8], -r8
   311bc:	andeq	r6, r8, r0, lsr #15
   311c0:	andeq	r8, r5, ip, lsl r9
   311c4:	push	{r4, r5, r6, r7, r8, lr}
   311c8:	sub	sp, sp, #64	; 0x40
   311cc:	ldr	r4, [pc, #280]	; 312ec <__printf_chk@plt+0x1fc2c>
   311d0:	mov	r6, r0
   311d4:	mov	r0, #1
   311d8:	ldr	r3, [r4]
   311dc:	str	r3, [sp, #60]	; 0x3c
   311e0:	bl	30944 <__printf_chk@plt+0x1f284>
   311e4:	subs	r5, r0, #0
   311e8:	beq	31244 <__printf_chk@plt+0x1fb84>
   311ec:	mov	r1, #0
   311f0:	mov	r0, #1
   311f4:	bl	2e024 <__printf_chk@plt+0x1c964>
   311f8:	subs	r7, r0, #0
   311fc:	beq	31244 <__printf_chk@plt+0x1fb84>
   31200:	bl	1160c <__errno_location@plt>
   31204:	mov	r3, #0
   31208:	cmp	r6, #0
   3120c:	mov	r8, r0
   31210:	str	r3, [r0]
   31214:	bne	31260 <__printf_chk@plt+0x1fba0>
   31218:	ldr	r1, [pc, #208]	; 312f0 <__printf_chk@plt+0x1fc30>
   3121c:	mov	r0, r7
   31220:	bl	11648 <fopen64@plt>
   31224:	subs	r2, r0, #0
   31228:	beq	312d0 <__printf_chk@plt+0x1fc10>
   3122c:	mov	r1, r5
   31230:	ldr	r0, [pc, #188]	; 312f4 <__printf_chk@plt+0x1fc34>
   31234:	bl	13364 <__printf_chk@plt+0x1ca4>
   31238:	cmp	r0, #0
   3123c:	beq	31244 <__printf_chk@plt+0x1fb84>
   31240:	bl	115b8 <fclose@plt>
   31244:	bl	2fb28 <__printf_chk@plt+0x1e468>
   31248:	ldr	r2, [sp, #60]	; 0x3c
   3124c:	ldr	r3, [r4]
   31250:	cmp	r2, r3
   31254:	bne	312e8 <__printf_chk@plt+0x1fc28>
   31258:	add	sp, sp, #64	; 0x40
   3125c:	pop	{r4, r5, r6, r7, r8, pc}
   31260:	ldr	r1, [pc, #144]	; 312f8 <__printf_chk@plt+0x1fc38>
   31264:	mov	r0, r7
   31268:	bl	11648 <fopen64@plt>
   3126c:	subs	r2, r0, #0
   31270:	bne	3122c <__printf_chk@plt+0x1fb6c>
   31274:	add	r6, sp, #8
   31278:	mov	r1, r7
   3127c:	mov	r0, r6
   31280:	bl	4c730 <__printf_chk@plt+0x3b070>
   31284:	ldr	r1, [pc, #112]	; 312fc <__printf_chk@plt+0x1fc3c>
   31288:	add	r0, sp, #24
   3128c:	bl	4c730 <__printf_chk@plt+0x3b070>
   31290:	ldr	r0, [r8]
   31294:	bl	113a8 <strerror@plt>
   31298:	add	r7, sp, #40	; 0x28
   3129c:	mov	r1, r0
   312a0:	mov	r0, r7
   312a4:	bl	4c730 <__printf_chk@plt+0x3b070>
   312a8:	str	r7, [sp]
   312ac:	add	r3, sp, #24
   312b0:	mov	r2, r6
   312b4:	ldr	r1, [pc, #68]	; 31300 <__printf_chk@plt+0x1fc40>
   312b8:	mov	r0, #2
   312bc:	bl	22bc0 <__printf_chk@plt+0x11500>
   312c0:	mov	r1, r5
   312c4:	ldr	r0, [pc, #40]	; 312f4 <__printf_chk@plt+0x1fc34>
   312c8:	bl	1358c <__printf_chk@plt+0x1ecc>
   312cc:	b	31238 <__printf_chk@plt+0x1fb78>
   312d0:	add	r6, sp, #8
   312d4:	mov	r1, r7
   312d8:	mov	r0, r6
   312dc:	bl	4c730 <__printf_chk@plt+0x3b070>
   312e0:	ldr	r1, [pc, #28]	; 31304 <__printf_chk@plt+0x1fc44>
   312e4:	b	31288 <__printf_chk@plt+0x1fbc8>
   312e8:	bl	1148c <__stack_chk_fail@plt>
   312ec:	andeq	ip, r7, r0, lsl sp
   312f0:	andeq	r5, r5, r4, ror #23
   312f4:	muleq	r8, r0, r7
   312f8:	andeq	r8, r5, r8, lsr #9
   312fc:	andeq	r8, r5, r8, asr #31
   31300:	ldrdeq	r8, [r5], -r4
   31304:	andeq	r8, r5, r0, asr #31
   31308:	ldr	r3, [pc, #60]	; 3134c <__printf_chk@plt+0x1fc8c>
   3130c:	ldr	r3, [r3, #560]	; 0x230
   31310:	cmp	r3, #0
   31314:	bne	31344 <__printf_chk@plt+0x1fc84>
   31318:	push	{lr}		; (str lr, [sp, #-4]!)
   3131c:	sub	sp, sp, #12
   31320:	ldr	r3, [pc, #40]	; 31350 <__printf_chk@plt+0x1fc90>
   31324:	ldr	r1, [pc, #40]	; 31354 <__printf_chk@plt+0x1fc94>
   31328:	str	r3, [sp]
   3132c:	mov	r2, r3
   31330:	mov	r0, #2
   31334:	bl	22bc0 <__printf_chk@plt+0x11500>
   31338:	add	sp, sp, #12
   3133c:	pop	{lr}		; (ldr lr, [sp], #4)
   31340:	b	2fb28 <__printf_chk@plt+0x1e468>
   31344:	mov	r0, #0
   31348:	b	311c4 <__printf_chk@plt+0x1fb04>
   3134c:	andeq	r2, r8, r0, asr #25
   31350:	andeq	r6, r8, r0, lsr #15
   31354:	strdeq	r8, [r5], -r0
   31358:	ldr	r3, [pc, #60]	; 3139c <__printf_chk@plt+0x1fcdc>
   3135c:	ldr	r3, [r3, #560]	; 0x230
   31360:	cmp	r3, #0
   31364:	bne	31394 <__printf_chk@plt+0x1fcd4>
   31368:	push	{lr}		; (str lr, [sp, #-4]!)
   3136c:	sub	sp, sp, #12
   31370:	ldr	r3, [pc, #40]	; 313a0 <__printf_chk@plt+0x1fce0>
   31374:	ldr	r1, [pc, #40]	; 313a4 <__printf_chk@plt+0x1fce4>
   31378:	str	r3, [sp]
   3137c:	mov	r2, r3
   31380:	mov	r0, #2
   31384:	bl	22bc0 <__printf_chk@plt+0x11500>
   31388:	add	sp, sp, #12
   3138c:	pop	{lr}		; (ldr lr, [sp], #4)
   31390:	b	2fb28 <__printf_chk@plt+0x1e468>
   31394:	mov	r0, #1
   31398:	b	311c4 <__printf_chk@plt+0x1fb04>
   3139c:	andeq	r2, r8, r0, asr #25
   313a0:	andeq	r6, r8, r0, lsr #15
   313a4:	andeq	r9, r5, r8, lsl r0
   313a8:	push	{r4, r5, lr}
   313ac:	sub	sp, sp, #36	; 0x24
   313b0:	ldr	r4, [pc, #116]	; 3142c <__printf_chk@plt+0x1fd6c>
   313b4:	mov	r0, #1
   313b8:	ldr	r3, [r4]
   313bc:	str	r3, [sp, #28]
   313c0:	bl	30944 <__printf_chk@plt+0x1f284>
   313c4:	subs	r5, r0, #0
   313c8:	beq	313e4 <__printf_chk@plt+0x1fd24>
   313cc:	mov	r1, r5
   313d0:	ldr	r0, [pc, #88]	; 31430 <__printf_chk@plt+0x1fd70>
   313d4:	bl	1358c <__printf_chk@plt+0x1ecc>
   313d8:	cmp	r0, #0
   313dc:	beq	31400 <__printf_chk@plt+0x1fd40>
   313e0:	bl	115b8 <fclose@plt>
   313e4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   313e8:	ldr	r2, [sp, #28]
   313ec:	ldr	r3, [r4]
   313f0:	cmp	r2, r3
   313f4:	bne	31428 <__printf_chk@plt+0x1fd68>
   313f8:	add	sp, sp, #36	; 0x24
   313fc:	pop	{r4, r5, pc}
   31400:	mov	r1, r5
   31404:	add	r0, sp, #8
   31408:	bl	4c730 <__printf_chk@plt+0x3b070>
   3140c:	ldr	r3, [pc, #32]	; 31434 <__printf_chk@plt+0x1fd74>
   31410:	add	r2, sp, #8
   31414:	str	r3, [sp]
   31418:	ldr	r1, [pc, #24]	; 31438 <__printf_chk@plt+0x1fd78>
   3141c:	mov	r0, #2
   31420:	bl	22bc0 <__printf_chk@plt+0x11500>
   31424:	b	313e4 <__printf_chk@plt+0x1fd24>
   31428:	bl	1148c <__stack_chk_fail@plt>
   3142c:	andeq	ip, r7, r0, lsl sp
   31430:	muleq	r8, r0, r7
   31434:	andeq	r6, r8, r0, lsr #15
   31438:	andeq	r9, r5, r4, asr #32
   3143c:	push	{r4, r5, r6, lr}
   31440:	sub	sp, sp, #112	; 0x70
   31444:	ldr	r5, [pc, #312]	; 31584 <__printf_chk@plt+0x1fec4>
   31448:	mov	r0, #1
   3144c:	ldr	r3, [r5]
   31450:	str	r3, [sp, #108]	; 0x6c
   31454:	bl	30944 <__printf_chk@plt+0x1f284>
   31458:	subs	r6, r0, #0
   3145c:	beq	3150c <__printf_chk@plt+0x1fe4c>
   31460:	mov	r2, #0
   31464:	mov	r1, r6
   31468:	ldr	r0, [pc, #280]	; 31588 <__printf_chk@plt+0x1fec8>
   3146c:	bl	13364 <__printf_chk@plt+0x1ca4>
   31470:	subs	r4, r0, #0
   31474:	beq	31544 <__printf_chk@plt+0x1fe84>
   31478:	mov	r0, #1
   3147c:	bl	30944 <__printf_chk@plt+0x1f284>
   31480:	cmp	r0, #0
   31484:	beq	3150c <__printf_chk@plt+0x1fe4c>
   31488:	bl	24570 <__printf_chk@plt+0x12eb0>
   3148c:	ldr	r3, [r0]
   31490:	ldr	r3, [r3, #12]
   31494:	blx	r3
   31498:	subs	r1, r0, #0
   3149c:	beq	31528 <__printf_chk@plt+0x1fe68>
   314a0:	ldr	r3, [pc, #228]	; 3158c <__printf_chk@plt+0x1fecc>
   314a4:	add	r0, sp, #8
   314a8:	mov	r2, #0
   314ac:	ldr	r3, [r3]
   314b0:	bl	24e7c <__printf_chk@plt+0x137bc>
   314b4:	b	314d0 <__printf_chk@plt+0x1fe10>
   314b8:	add	r2, r3, #1
   314bc:	str	r2, [sp, #20]
   314c0:	ldrb	r0, [r3]
   314c4:	bl	268a4 <__printf_chk@plt+0x151e4>
   314c8:	mov	r1, r4
   314cc:	bl	11678 <fputs@plt>
   314d0:	ldr	r3, [sp, #20]
   314d4:	ldr	r2, [sp, #24]
   314d8:	cmp	r3, r2
   314dc:	bcc	314b8 <__printf_chk@plt+0x1fdf8>
   314e0:	mov	r1, #0
   314e4:	add	r0, sp, #8
   314e8:	bl	21944 <__printf_chk@plt+0x10284>
   314ec:	cmn	r0, #1
   314f0:	bne	314c4 <__printf_chk@plt+0x1fe04>
   314f4:	mov	r0, r4
   314f8:	bl	1163c <fflush@plt>
   314fc:	ldr	r3, [pc, #140]	; 31590 <__printf_chk@plt+0x1fed0>
   31500:	add	r0, sp, #32
   31504:	str	r3, [sp, #8]
   31508:	bl	22138 <__printf_chk@plt+0x10a78>
   3150c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   31510:	ldr	r2, [sp, #108]	; 0x6c
   31514:	ldr	r3, [r5]
   31518:	cmp	r2, r3
   3151c:	bne	3156c <__printf_chk@plt+0x1feac>
   31520:	add	sp, sp, #112	; 0x70
   31524:	pop	{r4, r5, r6, pc}
   31528:	ldr	r3, [pc, #100]	; 31594 <__printf_chk@plt+0x1fed4>
   3152c:	ldr	r1, [pc, #100]	; 31598 <__printf_chk@plt+0x1fed8>
   31530:	str	r3, [sp]
   31534:	mov	r2, r3
   31538:	mov	r0, #2
   3153c:	bl	22bc0 <__printf_chk@plt+0x11500>
   31540:	b	3150c <__printf_chk@plt+0x1fe4c>
   31544:	mov	r1, r6
   31548:	add	r0, sp, #8
   3154c:	bl	4c730 <__printf_chk@plt+0x3b070>
   31550:	ldr	r3, [pc, #60]	; 31594 <__printf_chk@plt+0x1fed4>
   31554:	add	r2, sp, #8
   31558:	str	r3, [sp]
   3155c:	ldr	r1, [pc, #56]	; 3159c <__printf_chk@plt+0x1fedc>
   31560:	mov	r0, #2
   31564:	bl	22bc0 <__printf_chk@plt+0x11500>
   31568:	b	3150c <__printf_chk@plt+0x1fe4c>
   3156c:	bl	1148c <__stack_chk_fail@plt>
   31570:	ldr	r3, [pc, #24]	; 31590 <__printf_chk@plt+0x1fed0>
   31574:	add	r0, sp, #32
   31578:	str	r3, [sp, #8]
   3157c:	bl	22138 <__printf_chk@plt+0x10a78>
   31580:	bl	11498 <__cxa_end_cleanup@plt>
   31584:	andeq	ip, r7, r0, lsl sp
   31588:	muleq	r8, r0, r7
   3158c:	andeq	r6, r8, r0, lsr #25
   31590:	andeq	r7, r5, ip, ror #6
   31594:	andeq	r6, r8, r0, lsr #15
   31598:	andeq	r9, r5, ip, asr r0
   3159c:	andeq	r9, r5, r4, asr #32
   315a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   315a4:	sub	sp, sp, #256	; 0x100
   315a8:	ldr	r4, [pc, #1196]	; 31a5c <__printf_chk@plt+0x2039c>
   315ac:	mov	r0, #1
   315b0:	ldr	r3, [r4]
   315b4:	str	r3, [sp, #252]	; 0xfc
   315b8:	bl	30944 <__printf_chk@plt+0x1f284>
   315bc:	subs	r5, r0, #0
   315c0:	beq	315d4 <__printf_chk@plt+0x1ff14>
   315c4:	add	r0, sp, #12
   315c8:	bl	4a140 <__printf_chk@plt+0x38a80>
   315cc:	cmp	r0, #0
   315d0:	bne	315f0 <__printf_chk@plt+0x1ff30>
   315d4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   315d8:	ldr	r2, [sp, #252]	; 0xfc
   315dc:	ldr	r3, [r4]
   315e0:	cmp	r2, r3
   315e4:	bne	319fc <__printf_chk@plt+0x2033c>
   315e8:	add	sp, sp, #256	; 0x100
   315ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   315f0:	mov	r0, r5
   315f4:	bl	24570 <__printf_chk@plt+0x12eb0>
   315f8:	ldr	r3, [r0]
   315fc:	ldr	r3, [r3, #12]
   31600:	blx	r3
   31604:	subs	r6, r0, #0
   31608:	beq	31908 <__printf_chk@plt+0x20248>
   3160c:	ldr	r5, [pc, #1100]	; 31a60 <__printf_chk@plt+0x203a0>
   31610:	mvn	r3, #0
   31614:	str	r3, [sp, #16]
   31618:	ldr	r3, [r5, #124]	; 0x7c
   3161c:	cmp	r3, #19
   31620:	bne	3163c <__printf_chk@plt+0x1ff7c>
   31624:	add	r7, r5, #104	; 0x68
   31628:	mov	r0, r7
   3162c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   31630:	ldr	r3, [r5, #124]	; 0x7c
   31634:	cmp	r3, #19
   31638:	beq	31628 <__printf_chk@plt+0x1ff68>
   3163c:	cmp	r3, #13
   31640:	beq	31654 <__printf_chk@plt+0x1ff94>
   31644:	add	r0, sp, #16
   31648:	bl	4a140 <__printf_chk@plt+0x38a80>
   3164c:	cmp	r0, #0
   31650:	beq	315d4 <__printf_chk@plt+0x1ff14>
   31654:	ldr	r9, [pc, #1032]	; 31a64 <__printf_chk@plt+0x203a4>
   31658:	mov	r1, r6
   3165c:	add	r0, sp, #60	; 0x3c
   31660:	ldr	r3, [r9]
   31664:	mov	r2, #0
   31668:	bl	24e7c <__printf_chk@plt+0x137bc>
   3166c:	ldr	r1, [r6, #16]
   31670:	cmp	r1, #0
   31674:	ble	316f0 <__printf_chk@plt+0x20030>
   31678:	mov	r5, #0
   3167c:	mov	r7, r5
   31680:	ldr	r8, [pc, #992]	; 31a68 <__printf_chk@plt+0x203a8>
   31684:	b	316b0 <__printf_chk@plt+0x1fff0>
   31688:	add	r2, r3, #1
   3168c:	str	r2, [sp, #72]	; 0x48
   31690:	ldrb	r3, [r3]
   31694:	sub	r3, r3, #137	; 0x89
   31698:	cmp	r3, #2
   3169c:	bls	316a4 <__printf_chk@plt+0x1ffe4>
   316a0:	add	r7, r7, #1
   316a4:	add	r5, r5, #1
   316a8:	cmp	r1, r5
   316ac:	ble	316f4 <__printf_chk@plt+0x20034>
   316b0:	ldr	r3, [sp, #72]	; 0x48
   316b4:	ldr	r2, [sp, #76]	; 0x4c
   316b8:	cmp	r3, r2
   316bc:	bcc	31688 <__printf_chk@plt+0x1ffc8>
   316c0:	mov	r1, #0
   316c4:	add	r0, sp, #60	; 0x3c
   316c8:	mov	sl, r8
   316cc:	bl	21944 <__printf_chk@plt+0x10284>
   316d0:	sub	r3, r0, #137	; 0x89
   316d4:	cmp	r3, #2
   316d8:	ldrls	r1, [r6, #16]
   316dc:	bls	316a4 <__printf_chk@plt+0x1ffe4>
   316e0:	cmn	r0, #1
   316e4:	beq	316f4 <__printf_chk@plt+0x20034>
   316e8:	ldr	r1, [r6, #16]
   316ec:	b	316a0 <__printf_chk@plt+0x1ffe0>
   316f0:	mov	r7, #0
   316f4:	ldr	r3, [sp, #12]
   316f8:	ldr	r2, [sp, #16]
   316fc:	cmp	r3, #0
   31700:	addlt	r3, r3, r7
   31704:	strlt	r3, [sp, #12]
   31708:	cmp	r2, #0
   3170c:	addlt	r2, r2, r7
   31710:	strlt	r2, [sp, #16]
   31714:	cmp	r3, r2
   31718:	strgt	r3, [sp, #16]
   3171c:	movgt	r3, r2
   31720:	strgt	r2, [sp, #12]
   31724:	cmp	r3, r7
   31728:	bge	318b0 <__printf_chk@plt+0x201f0>
   3172c:	ldr	r2, [sp, #16]
   31730:	cmp	r2, #0
   31734:	blt	318b0 <__printf_chk@plt+0x201f0>
   31738:	cmp	r3, #0
   3173c:	blt	3199c <__printf_chk@plt+0x202dc>
   31740:	cmp	r2, r7
   31744:	blt	31760 <__printf_chk@plt+0x200a0>
   31748:	ldr	r3, [pc, #796]	; 31a6c <__printf_chk@plt+0x203ac>
   3174c:	ldr	r3, [r3, #4]
   31750:	tst	r3, #64	; 0x40
   31754:	bne	319b8 <__printf_chk@plt+0x202f8>
   31758:	sub	r7, r7, #1
   3175c:	str	r7, [sp, #16]
   31760:	ldr	r3, [r9]
   31764:	add	r0, sp, #156	; 0x9c
   31768:	mov	r2, #0
   3176c:	mov	r1, r6
   31770:	ldr	sl, [pc, #752]	; 31a68 <__printf_chk@plt+0x203a8>
   31774:	bl	24e7c <__printf_chk@plt+0x137bc>
   31778:	ldr	r3, [sp, #12]
   3177c:	mov	r5, #0
   31780:	cmp	r3, #0
   31784:	bgt	317a4 <__printf_chk@plt+0x200e4>
   31788:	b	317e4 <__printf_chk@plt+0x20124>
   3178c:	add	r2, r3, #1
   31790:	str	r2, [sp, #168]	; 0xa8
   31794:	ldrb	r0, [r3]
   31798:	sub	r3, r0, #137	; 0x89
   3179c:	cmp	r3, #2
   317a0:	bhi	317cc <__printf_chk@plt+0x2010c>
   317a4:	ldr	r3, [sp, #168]	; 0xa8
   317a8:	ldr	r2, [sp, #172]	; 0xac
   317ac:	cmp	r3, r2
   317b0:	bcc	3178c <__printf_chk@plt+0x200cc>
   317b4:	mov	r1, #0
   317b8:	add	r0, sp, #156	; 0x9c
   317bc:	bl	21944 <__printf_chk@plt+0x10284>
   317c0:	sub	r3, r0, #137	; 0x89
   317c4:	cmp	r3, #2
   317c8:	bls	317a4 <__printf_chk@plt+0x200e4>
   317cc:	cmn	r0, #1
   317d0:	beq	317e4 <__printf_chk@plt+0x20124>
   317d4:	ldr	r3, [sp, #12]
   317d8:	add	r5, r5, #1
   317dc:	cmp	r3, r5
   317e0:	bgt	317a4 <__printf_chk@plt+0x200e4>
   317e4:	add	r0, sp, #24
   317e8:	bl	244b8 <__printf_chk@plt+0x12df8>
   317ec:	ldr	r3, [sp, #16]
   317f0:	cmp	r3, r5
   317f4:	blt	3187c <__printf_chk@plt+0x201bc>
   317f8:	mov	r7, #0
   317fc:	ldr	r3, [sp, #168]	; 0xa8
   31800:	ldr	r2, [sp, #172]	; 0xac
   31804:	str	r7, [sp, #20]
   31808:	cmp	r3, r2
   3180c:	bcc	31924 <__printf_chk@plt+0x20264>
   31810:	add	r1, sp, #20
   31814:	add	r0, sp, #156	; 0x9c
   31818:	bl	21944 <__printf_chk@plt+0x10284>
   3181c:	sub	r3, r0, #137	; 0x89
   31820:	cmp	r3, #2
   31824:	bhi	31850 <__printf_chk@plt+0x20190>
   31828:	ldr	r3, [sp, #168]	; 0xa8
   3182c:	ldr	r2, [sp, #172]	; 0xac
   31830:	cmp	r3, r2
   31834:	bcc	31924 <__printf_chk@plt+0x20264>
   31838:	mov	r1, #0
   3183c:	add	r0, sp, #156	; 0x9c
   31840:	bl	21944 <__printf_chk@plt+0x10284>
   31844:	sub	r3, r0, #137	; 0x89
   31848:	cmp	r3, #2
   3184c:	bls	31828 <__printf_chk@plt+0x20168>
   31850:	cmn	r0, #1
   31854:	beq	3187c <__printf_chk@plt+0x201bc>
   31858:	cmp	r0, #0
   3185c:	bne	31934 <__printf_chk@plt+0x20274>
   31860:	ldr	r1, [sp, #20]
   31864:	add	r0, sp, #24
   31868:	bl	24d20 <__printf_chk@plt+0x13660>
   3186c:	ldr	r3, [sp, #16]
   31870:	add	r5, r5, #1
   31874:	cmp	r3, r5
   31878:	bge	317fc <__printf_chk@plt+0x2013c>
   3187c:	mov	r0, r6
   31880:	add	r1, sp, #24
   31884:	bl	2478c <__printf_chk@plt+0x130cc>
   31888:	add	r0, sp, #24
   3188c:	bl	22138 <__printf_chk@plt+0x10a78>
   31890:	ldr	sl, [pc, #464]	; 31a68 <__printf_chk@plt+0x203a8>
   31894:	add	r0, sp, #180	; 0xb4
   31898:	str	sl, [sp, #156]	; 0x9c
   3189c:	bl	22138 <__printf_chk@plt+0x10a78>
   318a0:	add	r0, sp, #84	; 0x54
   318a4:	str	sl, [sp, #60]	; 0x3c
   318a8:	bl	22138 <__printf_chk@plt+0x10a78>
   318ac:	b	315d4 <__printf_chk@plt+0x1ff14>
   318b0:	ldr	r3, [pc, #436]	; 31a6c <__printf_chk@plt+0x203ac>
   318b4:	ldr	r3, [r3, #4]
   318b8:	tst	r3, #64	; 0x40
   318bc:	bne	31944 <__printf_chk@plt+0x20284>
   318c0:	ldr	r5, [r6, #32]
   318c4:	mov	r3, #0
   318c8:	cmp	r5, r3
   318cc:	str	r3, [r6, #16]
   318d0:	beq	318f0 <__printf_chk@plt+0x20230>
   318d4:	ldr	r3, [r5]
   318d8:	sub	r3, r3, #1
   318dc:	cmp	r3, #0
   318e0:	str	r3, [r5]
   318e4:	ble	31964 <__printf_chk@plt+0x202a4>
   318e8:	mov	r3, #0
   318ec:	str	r3, [r6, #32]
   318f0:	ldr	sl, [pc, #368]	; 31a68 <__printf_chk@plt+0x203a8>
   318f4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   318f8:	add	r0, sp, #84	; 0x54
   318fc:	str	sl, [sp, #60]	; 0x3c
   31900:	bl	22138 <__printf_chk@plt+0x10a78>
   31904:	b	315d8 <__printf_chk@plt+0x1ff18>
   31908:	ldr	r3, [pc, #352]	; 31a70 <__printf_chk@plt+0x203b0>
   3190c:	ldr	r1, [pc, #352]	; 31a74 <__printf_chk@plt+0x203b4>
   31910:	str	r3, [sp]
   31914:	mov	r2, r3
   31918:	mov	r0, #2
   3191c:	bl	22bc0 <__printf_chk@plt+0x11500>
   31920:	b	315d4 <__printf_chk@plt+0x1ff14>
   31924:	add	r2, r3, #1
   31928:	str	r2, [sp, #168]	; 0xa8
   3192c:	ldrb	r0, [r3]
   31930:	b	3181c <__printf_chk@plt+0x2015c>
   31934:	uxtb	r1, r0
   31938:	add	r0, sp, #24
   3193c:	bl	24a54 <__printf_chk@plt+0x13394>
   31940:	b	3186c <__printf_chk@plt+0x201ac>
   31944:	ldr	r3, [pc, #292]	; 31a70 <__printf_chk@plt+0x203b0>
   31948:	ldr	r1, [pc, #296]	; 31a78 <__printf_chk@plt+0x203b8>
   3194c:	str	r3, [sp]
   31950:	mov	r2, r3
   31954:	mov	r0, #0
   31958:	ldr	sl, [pc, #264]	; 31a68 <__printf_chk@plt+0x203a8>
   3195c:	bl	22bc0 <__printf_chk@plt+0x11500>
   31960:	b	318c0 <__printf_chk@plt+0x20200>
   31964:	ldr	r0, [r5, #20]
   31968:	bl	43410 <__printf_chk@plt+0x31d50>
   3196c:	ldr	r0, [r5, #12]
   31970:	cmp	r0, #0
   31974:	beq	31990 <__printf_chk@plt+0x202d0>
   31978:	ldr	r3, [r0, #128]	; 0x80
   3197c:	str	r3, [r5, #12]
   31980:	bl	5135c <_ZdlPv@@Base>
   31984:	ldr	r0, [r5, #12]
   31988:	cmp	r0, #0
   3198c:	bne	31978 <__printf_chk@plt+0x202b8>
   31990:	mov	r0, r5
   31994:	bl	5135c <_ZdlPv@@Base>
   31998:	b	318e8 <__printf_chk@plt+0x20228>
   3199c:	ldr	r3, [pc, #200]	; 31a6c <__printf_chk@plt+0x203ac>
   319a0:	ldr	r3, [r3, #4]
   319a4:	tst	r3, #64	; 0x40
   319a8:	bne	319d8 <__printf_chk@plt+0x20318>
   319ac:	mov	r3, #0
   319b0:	str	r3, [sp, #12]
   319b4:	b	31740 <__printf_chk@plt+0x20080>
   319b8:	ldr	r3, [pc, #176]	; 31a70 <__printf_chk@plt+0x203b0>
   319bc:	ldr	r1, [pc, #184]	; 31a7c <__printf_chk@plt+0x203bc>
   319c0:	str	r3, [sp]
   319c4:	mov	r2, r3
   319c8:	mov	r0, #0
   319cc:	ldr	sl, [pc, #148]	; 31a68 <__printf_chk@plt+0x203a8>
   319d0:	bl	22bc0 <__printf_chk@plt+0x11500>
   319d4:	b	31758 <__printf_chk@plt+0x20098>
   319d8:	ldr	r3, [pc, #144]	; 31a70 <__printf_chk@plt+0x203b0>
   319dc:	ldr	r1, [pc, #156]	; 31a80 <__printf_chk@plt+0x203c0>
   319e0:	str	r3, [sp]
   319e4:	mov	r2, r3
   319e8:	mov	r0, #0
   319ec:	ldr	sl, [pc, #116]	; 31a68 <__printf_chk@plt+0x203a8>
   319f0:	bl	22bc0 <__printf_chk@plt+0x11500>
   319f4:	ldr	r2, [sp, #16]
   319f8:	b	319ac <__printf_chk@plt+0x202ec>
   319fc:	bl	1148c <__stack_chk_fail@plt>
   31a00:	add	r0, sp, #24
   31a04:	bl	22138 <__printf_chk@plt+0x10a78>
   31a08:	ldr	sl, [pc, #88]	; 31a68 <__printf_chk@plt+0x203a8>
   31a0c:	add	r0, sp, #180	; 0xb4
   31a10:	str	sl, [sp, #156]	; 0x9c
   31a14:	bl	22138 <__printf_chk@plt+0x10a78>
   31a18:	add	r0, sp, #84	; 0x54
   31a1c:	str	sl, [sp, #60]	; 0x3c
   31a20:	bl	22138 <__printf_chk@plt+0x10a78>
   31a24:	bl	11498 <__cxa_end_cleanup@plt>
   31a28:	ldr	r0, [r5, #12]
   31a2c:	cmp	r0, #0
   31a30:	bne	31a4c <__printf_chk@plt+0x2038c>
   31a34:	mov	r0, r5
   31a38:	bl	5135c <_ZdlPv@@Base>
   31a3c:	ldr	sl, [pc, #36]	; 31a68 <__printf_chk@plt+0x203a8>
   31a40:	b	31a18 <__printf_chk@plt+0x20358>
   31a44:	b	31a08 <__printf_chk@plt+0x20348>
   31a48:	b	31a18 <__printf_chk@plt+0x20358>
   31a4c:	ldr	r3, [r0, #128]	; 0x80
   31a50:	str	r3, [r5, #12]
   31a54:	bl	5135c <_ZdlPv@@Base>
   31a58:	b	31a28 <__printf_chk@plt+0x20368>
   31a5c:	andeq	ip, r7, r0, lsl sp
   31a60:	andeq	r2, r8, r0, asr #25
   31a64:	andeq	r6, r8, r0, lsr #25
   31a68:	andeq	r7, r5, ip, ror #6
   31a6c:	andeq	sp, r7, r0, lsl r0
   31a70:	andeq	r6, r8, r0, lsr #15
   31a74:	andeq	r9, r5, r4, ror r0
   31a78:	muleq	r5, ip, r0
   31a7c:	strdeq	r9, [r5], -ip
   31a80:	andeq	r9, r5, ip, asr #1
   31a84:	push	{r4, r5, r6, lr}
   31a88:	ldr	r4, [pc, #88]	; 31ae8 <__printf_chk@plt+0x20428>
   31a8c:	ldr	r3, [r4, #124]	; 0x7c
   31a90:	cmp	r3, #19
   31a94:	bne	31ab0 <__printf_chk@plt+0x203f0>
   31a98:	add	r5, r4, #104	; 0x68
   31a9c:	mov	r0, r5
   31aa0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   31aa4:	ldr	r3, [r4, #124]	; 0x7c
   31aa8:	cmp	r3, #19
   31aac:	beq	31a9c <__printf_chk@plt+0x203dc>
   31ab0:	ldrb	r2, [r4, #112]	; 0x70
   31ab4:	sub	r3, r3, #2
   31ab8:	clz	r3, r3
   31abc:	cmp	r2, #0
   31ac0:	lsr	r3, r3, #5
   31ac4:	moveq	r3, #0
   31ac8:	cmp	r3, #0
   31acc:	bne	31ae0 <__printf_chk@plt+0x20420>
   31ad0:	bl	23714 <__printf_chk@plt+0x12054>
   31ad4:	ldr	r0, [pc, #16]	; 31aec <__printf_chk@plt+0x2042c>
   31ad8:	pop	{r4, r5, r6, lr}
   31adc:	b	2b1d0 <__printf_chk@plt+0x19b10>
   31ae0:	bl	23714 <__printf_chk@plt+0x12054>
   31ae4:	b	31ad0 <__printf_chk@plt+0x20410>
   31ae8:	andeq	r2, r8, r0, asr #25
   31aec:	andeq	r2, r8, r8, lsr #26
   31af0:	push	{r4, r5, r6, lr}
   31af4:	mov	r3, #0
   31af8:	ldr	r4, [pc, #80]	; 31b50 <__printf_chk@plt+0x20490>
   31afc:	mov	r0, r3
   31b00:	ldr	r5, [r4, #508]	; 0x1fc
   31b04:	str	r3, [r4, #508]	; 0x1fc
   31b08:	bl	30944 <__printf_chk@plt+0x1f284>
   31b0c:	subs	r6, r0, #0
   31b10:	beq	31b48 <__printf_chk@plt+0x20488>
   31b14:	mov	r1, #1
   31b18:	bl	2fc04 <__printf_chk@plt+0x1e544>
   31b1c:	mov	r0, r6
   31b20:	str	r5, [r4, #508]	; 0x1fc
   31b24:	bl	24570 <__printf_chk@plt+0x12eb0>
   31b28:	ldr	r3, [r0]
   31b2c:	ldr	r3, [r3, #12]
   31b30:	blx	r3
   31b34:	cmp	r0, #0
   31b38:	popeq	{r4, r5, r6, pc}
   31b3c:	ldr	r0, [pc, #16]	; 31b54 <__printf_chk@plt+0x20494>
   31b40:	pop	{r4, r5, r6, lr}
   31b44:	b	2b1d0 <__printf_chk@plt+0x19b10>
   31b48:	bl	2fb28 <__printf_chk@plt+0x1e468>
   31b4c:	b	31b1c <__printf_chk@plt+0x2045c>
   31b50:	andeq	r2, r8, r0, asr #25
   31b54:	andeq	r2, r8, r8, lsr #26
   31b58:	push	{r4, r5, r6, r7, lr}
   31b5c:	mov	r7, r0
   31b60:	sub	sp, sp, #12
   31b64:	mov	r0, #108	; 0x6c
   31b68:	mov	r6, r1
   31b6c:	mov	r5, r2
   31b70:	bl	5130c <_Znwj@@Base>
   31b74:	mov	r3, #0
   31b78:	str	r3, [sp]
   31b7c:	mov	r2, r7
   31b80:	mov	r1, r6
   31b84:	ldr	r3, [pc, #64]	; 31bcc <__printf_chk@plt+0x2050c>
   31b88:	mov	r4, r0
   31b8c:	bl	25d68 <__printf_chk@plt+0x146a8>
   31b90:	mov	r0, r4
   31b94:	bl	28a88 <__printf_chk@plt+0x173c8>
   31b98:	mov	r0, r4
   31b9c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   31ba0:	cmp	r5, #0
   31ba4:	beq	31bb0 <__printf_chk@plt+0x204f0>
   31ba8:	add	sp, sp, #12
   31bac:	pop	{r4, r5, r6, r7, pc}
   31bb0:	ldr	r0, [pc, #24]	; 31bd0 <__printf_chk@plt+0x20510>
   31bb4:	add	sp, sp, #12
   31bb8:	pop	{r4, r5, r6, r7, lr}
   31bbc:	b	2b1d0 <__printf_chk@plt+0x19b10>
   31bc0:	mov	r0, r4
   31bc4:	bl	5135c <_ZdlPv@@Base>
   31bc8:	bl	11498 <__cxa_end_cleanup@plt>
   31bcc:	andeq	r8, r5, r4, lsr r2
   31bd0:	andeq	r2, r8, r8, lsr #26
   31bd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31bd8:	sub	sp, sp, #68	; 0x44
   31bdc:	ldr	r9, [pc, #632]	; 31e5c <__printf_chk@plt+0x2079c>
   31be0:	mov	r0, #108	; 0x6c
   31be4:	ldr	r3, [r9]
   31be8:	str	r3, [sp, #60]	; 0x3c
   31bec:	bl	5130c <_Znwj@@Base>
   31bf0:	mov	r5, r0
   31bf4:	bl	250e0 <__printf_chk@plt+0x13a20>
   31bf8:	ldr	r6, [pc, #608]	; 31e60 <__printf_chk@plt+0x207a0>
   31bfc:	ldr	r4, [pc, #608]	; 31e64 <__printf_chk@plt+0x207a4>
   31c00:	ldr	r3, [pc, #608]	; 31e68 <__printf_chk@plt+0x207a8>
   31c04:	ldr	r2, [r6, #160]	; 0xa0
   31c08:	mov	r8, #0
   31c0c:	str	r3, [r5]
   31c10:	str	r2, [r5, #104]	; 0x68
   31c14:	ldr	r0, [r4]
   31c18:	str	r8, [r5, #96]	; 0x60
   31c1c:	str	r8, [r5, #100]	; 0x64
   31c20:	bl	11480 <fileno@plt>
   31c24:	bl	114b0 <isatty@plt>
   31c28:	ldr	r3, [r6, #124]	; 0x7c
   31c2c:	cmp	r3, #13
   31c30:	mov	r7, r0
   31c34:	beq	31d4c <__printf_chk@plt+0x2068c>
   31c38:	cmp	r3, #29
   31c3c:	bne	31cc4 <__printf_chk@plt+0x20604>
   31c40:	cmp	r7, #0
   31c44:	bne	31d54 <__printf_chk@plt+0x20694>
   31c48:	mov	r0, r5
   31c4c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   31c50:	add	r0, sp, #24
   31c54:	bl	244b8 <__printf_chk@plt+0x12df8>
   31c58:	ldr	r6, [pc, #524]	; 31e6c <__printf_chk@plt+0x207ac>
   31c5c:	ldr	r8, [pc, #524]	; 31e70 <__printf_chk@plt+0x207b0>
   31c60:	ldr	sl, [pc, #524]	; 31e74 <__printf_chk@plt+0x207b4>
   31c64:	ldr	fp, [pc, #524]	; 31e78 <__printf_chk@plt+0x207b8>
   31c68:	mov	r5, #0
   31c6c:	ldr	r0, [r4]
   31c70:	bl	114c8 <getc@plt>
   31c74:	cmn	r0, #1
   31c78:	beq	31d98 <__printf_chk@plt+0x206d8>
   31c7c:	cmp	r0, #0
   31c80:	blt	31d70 <__printf_chk@plt+0x206b0>
   31c84:	ldrb	r3, [r6, r0]
   31c88:	cmp	r3, #0
   31c8c:	beq	31d70 <__printf_chk@plt+0x206b0>
   31c90:	mov	r1, r0
   31c94:	add	r0, sp, #8
   31c98:	bl	4c75c <__printf_chk@plt+0x3b09c>
   31c9c:	ldr	r3, [r8, #4]
   31ca0:	tst	r3, #16384	; 0x4000
   31ca4:	beq	31c6c <__printf_chk@plt+0x205ac>
   31ca8:	str	sl, [sp]
   31cac:	add	r2, sp, #8
   31cb0:	ldr	r3, [pc, #444]	; 31e74 <__printf_chk@plt+0x207b4>
   31cb4:	mov	r1, fp
   31cb8:	mov	r0, #0
   31cbc:	bl	22bc0 <__printf_chk@plt+0x11500>
   31cc0:	b	31c6c <__printf_chk@plt+0x205ac>
   31cc4:	mov	r2, #0
   31cc8:	mov	r1, r2
   31ccc:	mov	r0, r2
   31cd0:	bl	27450 <__printf_chk@plt+0x15d90>
   31cd4:	cmp	r0, #32
   31cd8:	beq	31cc4 <__printf_chk@plt+0x20604>
   31cdc:	cmn	r0, #1
   31ce0:	cmpne	r0, #10
   31ce4:	beq	31c40 <__printf_chk@plt+0x20580>
   31ce8:	ldr	fp, [pc, #396]	; 31e7c <__printf_chk@plt+0x207bc>
   31cec:	ldr	sl, [pc, #376]	; 31e6c <__printf_chk@plt+0x207ac>
   31cf0:	mov	r8, #0
   31cf4:	b	31d1c <__printf_chk@plt+0x2065c>
   31cf8:	mov	r2, #0
   31cfc:	mov	r1, r2
   31d00:	mov	r0, r2
   31d04:	bl	27450 <__printf_chk@plt+0x15d90>
   31d08:	cmn	r0, #1
   31d0c:	cmpne	r0, #10
   31d10:	beq	31e00 <__printf_chk@plt+0x20740>
   31d14:	cmp	r0, #32
   31d18:	beq	31e20 <__printf_chk@plt+0x20760>
   31d1c:	cmp	r0, #0
   31d20:	blt	31d30 <__printf_chk@plt+0x20670>
   31d24:	ldrb	r3, [sl, r0]
   31d28:	cmp	r3, #0
   31d2c:	bne	31cf8 <__printf_chk@plt+0x20638>
   31d30:	cmp	r7, #0
   31d34:	moveq	r8, #1
   31d38:	beq	31cf8 <__printf_chk@plt+0x20638>
   31d3c:	ldr	r1, [fp]
   31d40:	bl	11564 <fputc@plt>
   31d44:	mov	r8, #1
   31d48:	b	31cf8 <__printf_chk@plt+0x20638>
   31d4c:	cmp	r0, r8
   31d50:	beq	31c48 <__printf_chk@plt+0x20588>
   31d54:	mov	r0, #7
   31d58:	ldr	r6, [pc, #284]	; 31e7c <__printf_chk@plt+0x207bc>
   31d5c:	ldr	r1, [r6]
   31d60:	bl	11564 <fputc@plt>
   31d64:	ldr	r0, [r6]
   31d68:	bl	1163c <fflush@plt>
   31d6c:	b	31c48 <__printf_chk@plt+0x20588>
   31d70:	cmp	r0, #10
   31d74:	movne	r5, #0
   31d78:	bne	31d88 <__printf_chk@plt+0x206c8>
   31d7c:	cmp	r5, #0
   31d80:	bne	31d98 <__printf_chk@plt+0x206d8>
   31d84:	mov	r5, #1
   31d88:	uxtb	r1, r0
   31d8c:	add	r0, sp, #24
   31d90:	bl	24a54 <__printf_chk@plt+0x13394>
   31d94:	b	31c6c <__printf_chk@plt+0x205ac>
   31d98:	cmp	r7, #0
   31d9c:	bne	31df4 <__printf_chk@plt+0x20734>
   31da0:	ldr	r3, [pc, #216]	; 31e80 <__printf_chk@plt+0x207c0>
   31da4:	mov	r0, #96	; 0x60
   31da8:	ldr	r5, [r3]
   31dac:	bl	5130c <_Znwj@@Base>
   31db0:	mov	r3, r5
   31db4:	mov	r2, #0
   31db8:	add	r1, sp, #24
   31dbc:	mov	r4, r0
   31dc0:	bl	24e7c <__printf_chk@plt+0x137bc>
   31dc4:	mov	r0, r4
   31dc8:	bl	231a0 <__printf_chk@plt+0x11ae0>
   31dcc:	ldr	r0, [pc, #176]	; 31e84 <__printf_chk@plt+0x207c4>
   31dd0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   31dd4:	add	r0, sp, #24
   31dd8:	bl	22138 <__printf_chk@plt+0x10a78>
   31ddc:	ldr	r2, [sp, #60]	; 0x3c
   31de0:	ldr	r3, [r9]
   31de4:	cmp	r2, r3
   31de8:	bne	31e34 <__printf_chk@plt+0x20774>
   31dec:	add	sp, sp, #68	; 0x44
   31df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31df4:	ldr	r0, [r4]
   31df8:	bl	113e4 <clearerr@plt>
   31dfc:	b	31da0 <__printf_chk@plt+0x206e0>
   31e00:	cmp	r0, #32
   31e04:	beq	31e20 <__printf_chk@plt+0x20760>
   31e08:	cmp	r7, #0
   31e0c:	beq	31c48 <__printf_chk@plt+0x20588>
   31e10:	cmp	r8, #0
   31e14:	movne	r0, #58	; 0x3a
   31e18:	bne	31d58 <__printf_chk@plt+0x20698>
   31e1c:	b	31d54 <__printf_chk@plt+0x20694>
   31e20:	mov	r3, #19
   31e24:	mov	r0, r5
   31e28:	str	r3, [r6, #124]	; 0x7c
   31e2c:	bl	28a88 <__printf_chk@plt+0x173c8>
   31e30:	b	31e08 <__printf_chk@plt+0x20748>
   31e34:	bl	1148c <__stack_chk_fail@plt>
   31e38:	mov	r0, r5
   31e3c:	bl	5135c <_ZdlPv@@Base>
   31e40:	bl	11498 <__cxa_end_cleanup@plt>
   31e44:	b	31e50 <__printf_chk@plt+0x20790>
   31e48:	mov	r0, r4
   31e4c:	bl	5135c <_ZdlPv@@Base>
   31e50:	add	r0, sp, #24
   31e54:	bl	22138 <__printf_chk@plt+0x10a78>
   31e58:	bl	11498 <__cxa_end_cleanup@plt>
   31e5c:	andeq	ip, r7, r0, lsl sp
   31e60:	andeq	r2, r8, r0, asr #25
   31e64:	andeq	r2, r8, r0, lsr #23
   31e68:	andeq	r7, r5, r8, asr #7
   31e6c:	andeq	sp, r7, r4, lsl lr
   31e70:	andeq	sp, r7, r0, lsl r0
   31e74:	andeq	r6, r8, r0, lsr #15
   31e78:	andeq	r7, r5, ip, lsr ip
   31e7c:	andeq	r2, r8, r8, lsr #23
   31e80:	andeq	r6, r8, r0, lsr #25
   31e84:	andeq	r2, r8, r8, lsr #26
   31e88:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31e8c:	sub	sp, sp, #56	; 0x38
   31e90:	ldr	r7, [pc, #564]	; 320cc <__printf_chk@plt+0x20a0c>
   31e94:	mov	sl, r0
   31e98:	mov	r4, #0
   31e9c:	ldr	r3, [r7]
   31ea0:	mov	r0, #1
   31ea4:	mov	r5, r1
   31ea8:	str	r3, [sp, #52]	; 0x34
   31eac:	str	r4, [sp, #12]
   31eb0:	bl	30944 <__printf_chk@plt+0x1f284>
   31eb4:	subs	r9, r0, #0
   31eb8:	beq	32040 <__printf_chk@plt+0x20980>
   31ebc:	ldr	r3, [pc, #524]	; 320d0 <__printf_chk@plt+0x20a10>
   31ec0:	ldr	r3, [r3, #124]	; 0x7c
   31ec4:	cmp	r3, #13
   31ec8:	beq	32020 <__printf_chk@plt+0x20960>
   31ecc:	cmp	r3, #25
   31ed0:	beq	31f34 <__printf_chk@plt+0x20874>
   31ed4:	cmp	r3, #19
   31ed8:	bne	32028 <__printf_chk@plt+0x20968>
   31edc:	mov	r2, r4
   31ee0:	mov	r1, r4
   31ee4:	add	r0, sp, #12
   31ee8:	bl	27450 <__printf_chk@plt+0x15d90>
   31eec:	cmp	r0, #32
   31ef0:	mov	r4, r0
   31ef4:	bne	31f14 <__printf_chk@plt+0x20854>
   31ef8:	mov	r2, #0
   31efc:	mov	r1, r2
   31f00:	add	r0, sp, #12
   31f04:	bl	27450 <__printf_chk@plt+0x15d90>
   31f08:	cmp	r0, #32
   31f0c:	mov	r4, r0
   31f10:	beq	31ef8 <__printf_chk@plt+0x20838>
   31f14:	cmp	r4, #34	; 0x22
   31f18:	bne	31f38 <__printf_chk@plt+0x20878>
   31f1c:	mov	r2, #0
   31f20:	add	r0, sp, #12
   31f24:	mov	r1, r2
   31f28:	bl	27450 <__printf_chk@plt+0x15d90>
   31f2c:	mov	r4, r0
   31f30:	b	31f38 <__printf_chk@plt+0x20878>
   31f34:	mov	r4, #9
   31f38:	add	r0, sp, #16
   31f3c:	bl	244b8 <__printf_chk@plt+0x12df8>
   31f40:	mov	r1, r9
   31f44:	ldr	r0, [pc, #392]	; 320d4 <__printf_chk@plt+0x20a14>
   31f48:	bl	13794 <__printf_chk@plt+0x20d4>
   31f4c:	subs	r6, r0, #0
   31f50:	beq	31f80 <__printf_chk@plt+0x208c0>
   31f54:	ldr	r3, [r6]
   31f58:	ldr	r3, [r3, #12]
   31f5c:	blx	r3
   31f60:	cmp	r0, #0
   31f64:	sub	r8, sl, #1
   31f68:	clz	r8, r8
   31f6c:	lsr	r8, r8, #5
   31f70:	moveq	r8, #0
   31f74:	cmp	r8, #0
   31f78:	mov	r6, r0
   31f7c:	bne	32048 <__printf_chk@plt+0x20988>
   31f80:	cmp	r5, #1
   31f84:	beq	3205c <__printf_chk@plt+0x2099c>
   31f88:	cmp	r5, #2
   31f8c:	bne	31fb4 <__printf_chk@plt+0x208f4>
   31f90:	b	320a0 <__printf_chk@plt+0x209e0>
   31f94:	ldr	r1, [sp, #12]
   31f98:	add	r0, sp, #16
   31f9c:	bl	24d20 <__printf_chk@plt+0x13660>
   31fa0:	mov	r2, #0
   31fa4:	mov	r1, r2
   31fa8:	add	r0, sp, #12
   31fac:	bl	27450 <__printf_chk@plt+0x15d90>
   31fb0:	mov	r4, r0
   31fb4:	cmn	r4, #1
   31fb8:	cmpne	r4, #10
   31fbc:	beq	31fd8 <__printf_chk@plt+0x20918>
   31fc0:	cmp	r4, #0
   31fc4:	beq	31f94 <__printf_chk@plt+0x208d4>
   31fc8:	uxtb	r1, r4
   31fcc:	add	r0, sp, #16
   31fd0:	bl	24a54 <__printf_chk@plt+0x13394>
   31fd4:	b	31fa0 <__printf_chk@plt+0x208e0>
   31fd8:	sub	r5, r5, #1
   31fdc:	cmp	r5, #1
   31fe0:	bls	32090 <__printf_chk@plt+0x209d0>
   31fe4:	cmp	r6, #0
   31fe8:	beq	3206c <__printf_chk@plt+0x209ac>
   31fec:	mov	r0, r6
   31ff0:	add	r1, sp, #16
   31ff4:	bl	2478c <__printf_chk@plt+0x130cc>
   31ff8:	ldr	r0, [pc, #216]	; 320d8 <__printf_chk@plt+0x20a18>
   31ffc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   32000:	add	r0, sp, #16
   32004:	bl	22138 <__printf_chk@plt+0x10a78>
   32008:	ldr	r2, [sp, #52]	; 0x34
   3200c:	ldr	r3, [r7]
   32010:	cmp	r2, r3
   32014:	bne	320b0 <__printf_chk@plt+0x209f0>
   32018:	add	sp, sp, #56	; 0x38
   3201c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32020:	mov	r4, #10
   32024:	b	31f38 <__printf_chk@plt+0x20878>
   32028:	ldr	r3, [pc, #172]	; 320dc <__printf_chk@plt+0x20a1c>
   3202c:	ldr	r1, [pc, #172]	; 320e0 <__printf_chk@plt+0x20a20>
   32030:	str	r3, [sp]
   32034:	mov	r2, r3
   32038:	mov	r0, #2
   3203c:	bl	22bc0 <__printf_chk@plt+0x11500>
   32040:	bl	2fb28 <__printf_chk@plt+0x1e468>
   32044:	b	32008 <__printf_chk@plt+0x20948>
   32048:	mov	r1, r0
   3204c:	add	r0, sp, #16
   32050:	bl	2478c <__printf_chk@plt+0x130cc>
   32054:	cmp	r5, #1
   32058:	bne	31f88 <__printf_chk@plt+0x208c8>
   3205c:	mov	r1, #137	; 0x89
   32060:	add	r0, sp, #16
   32064:	bl	24a54 <__printf_chk@plt+0x13394>
   32068:	b	31fb4 <__printf_chk@plt+0x208f4>
   3206c:	mov	r0, #36	; 0x24
   32070:	bl	5130c <_Znwj@@Base>
   32074:	mov	r6, r0
   32078:	bl	244b8 <__printf_chk@plt+0x12df8>
   3207c:	mov	r2, r6
   32080:	mov	r1, r9
   32084:	ldr	r0, [pc, #72]	; 320d4 <__printf_chk@plt+0x20a14>
   32088:	bl	1379c <__printf_chk@plt+0x20dc>
   3208c:	b	31fec <__printf_chk@plt+0x2092c>
   32090:	mov	r1, #139	; 0x8b
   32094:	add	r0, sp, #16
   32098:	bl	24a54 <__printf_chk@plt+0x13394>
   3209c:	b	31fe4 <__printf_chk@plt+0x20924>
   320a0:	mov	r1, #138	; 0x8a
   320a4:	add	r0, sp, #16
   320a8:	bl	24a54 <__printf_chk@plt+0x13394>
   320ac:	b	31fb4 <__printf_chk@plt+0x208f4>
   320b0:	bl	1148c <__stack_chk_fail@plt>
   320b4:	mov	r0, r6
   320b8:	bl	5135c <_ZdlPv@@Base>
   320bc:	add	r0, sp, #16
   320c0:	bl	22138 <__printf_chk@plt+0x10a78>
   320c4:	bl	11498 <__cxa_end_cleanup@plt>
   320c8:	b	320bc <__printf_chk@plt+0x209fc>
   320cc:	andeq	ip, r7, r0, lsl sp
   320d0:	andeq	r2, r8, r0, asr #25
   320d4:	andeq	r2, r8, r0, asr #26
   320d8:	andeq	r2, r8, r8, lsr #26
   320dc:	andeq	r6, r8, r0, lsr #15
   320e0:	andeq	r9, r5, r8, lsr r1
   320e4:	ldr	r3, [pc, #20]	; 32100 <__printf_chk@plt+0x20a40>
   320e8:	mov	r0, #0
   320ec:	ldr	r3, [r3, #508]	; 0x1fc
   320f0:	cmp	r3, r0
   320f4:	movne	r1, #2
   320f8:	moveq	r1, r0
   320fc:	b	31e88 <__printf_chk@plt+0x207c8>
   32100:	andeq	r2, r8, r0, asr #25
   32104:	mov	r1, #1
   32108:	mov	r0, #0
   3210c:	b	31e88 <__printf_chk@plt+0x207c8>
   32110:	ldr	r3, [pc, #20]	; 3212c <__printf_chk@plt+0x20a6c>
   32114:	mov	r0, #1
   32118:	ldr	r3, [r3, #508]	; 0x1fc
   3211c:	cmp	r3, #0
   32120:	movne	r1, #2
   32124:	moveq	r1, #0
   32128:	b	31e88 <__printf_chk@plt+0x207c8>
   3212c:	andeq	r2, r8, r0, asr #25
   32130:	mov	r1, #1
   32134:	mov	r0, r1
   32138:	b	31e88 <__printf_chk@plt+0x207c8>
   3213c:	push	{r4, r5, r6, r7, r8, r9, lr}
   32140:	sub	sp, sp, #36	; 0x24
   32144:	ldr	r4, [pc, #620]	; 323b8 <__printf_chk@plt+0x20cf8>
   32148:	ldr	r7, [pc, #620]	; 323bc <__printf_chk@plt+0x20cfc>
   3214c:	mov	r8, r0
   32150:	ldr	r3, [r4, #124]	; 0x7c
   32154:	ldr	r2, [r7]
   32158:	cmp	r3, #19
   3215c:	mov	r3, #0
   32160:	mov	r6, r1
   32164:	str	r2, [sp, #28]
   32168:	str	r3, [sp, #8]
   3216c:	bne	32188 <__printf_chk@plt+0x20ac8>
   32170:	add	r5, r4, #104	; 0x68
   32174:	mov	r0, r5
   32178:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3217c:	ldr	r3, [r4, #124]	; 0x7c
   32180:	cmp	r3, #19
   32184:	beq	32174 <__printf_chk@plt+0x20ab4>
   32188:	mov	r1, #1
   3218c:	ldr	r0, [pc, #556]	; 323c0 <__printf_chk@plt+0x20d00>
   32190:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   32194:	subs	r9, r0, #0
   32198:	beq	32264 <__printf_chk@plt+0x20ba4>
   3219c:	cmp	r6, #0
   321a0:	beq	32224 <__printf_chk@plt+0x20b64>
   321a4:	mov	r1, r6
   321a8:	add	r0, sp, #16
   321ac:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   321b0:	ldr	r3, [sp, #20]
   321b4:	ldr	r2, [sp, #24]
   321b8:	cmp	r2, r3
   321bc:	ble	32344 <__printf_chk@plt+0x20c84>
   321c0:	ldr	r2, [sp, #16]
   321c4:	add	r0, r3, #1
   321c8:	mov	r1, #32
   321cc:	str	r0, [sp, #20]
   321d0:	strb	r1, [r2, r3]
   321d4:	add	r0, sp, #16
   321d8:	ldr	r1, [r9, #60]	; 0x3c
   321dc:	bl	5216c <_ZdlPv@@Base+0xe10>
   321e0:	ldr	r3, [sp, #20]
   321e4:	ldr	r2, [sp, #24]
   321e8:	cmp	r3, r2
   321ec:	bge	32334 <__printf_chk@plt+0x20c74>
   321f0:	ldr	r1, [sp, #16]
   321f4:	add	r0, r3, #1
   321f8:	mov	r2, #0
   321fc:	str	r0, [sp, #20]
   32200:	strb	r2, [r1, r3]
   32204:	ldr	r1, [sp, #16]
   32208:	add	r0, sp, #12
   3220c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   32210:	ldr	r0, [sp, #12]
   32214:	bl	2a55c <__printf_chk@plt+0x18e9c>
   32218:	mov	r9, r0
   3221c:	add	r0, sp, #16
   32220:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   32224:	ldr	r0, [pc, #404]	; 323c0 <__printf_chk@plt+0x20d00>
   32228:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3222c:	ldr	r3, [r4, #124]	; 0x7c
   32230:	cmp	r3, #13
   32234:	beq	32394 <__printf_chk@plt+0x20cd4>
   32238:	cmp	r3, #25
   3223c:	addeq	r5, sp, #8
   32240:	beq	32290 <__printf_chk@plt+0x20bd0>
   32244:	cmp	r3, #19
   32248:	beq	3226c <__printf_chk@plt+0x20bac>
   3224c:	ldr	r3, [pc, #368]	; 323c4 <__printf_chk@plt+0x20d04>
   32250:	ldr	r1, [pc, #368]	; 323c8 <__printf_chk@plt+0x20d08>
   32254:	str	r3, [sp]
   32258:	mov	r2, r3
   3225c:	mov	r0, #2
   32260:	bl	22bc0 <__printf_chk@plt+0x11500>
   32264:	bl	2fb28 <__printf_chk@plt+0x1e468>
   32268:	b	3237c <__printf_chk@plt+0x20cbc>
   3226c:	mov	r2, #0
   32270:	add	r5, sp, #8
   32274:	mov	r0, r5
   32278:	mov	r1, r2
   3227c:	bl	27450 <__printf_chk@plt+0x15d90>
   32280:	cmp	r0, #32
   32284:	cmpne	r0, #9
   32288:	mov	r4, r0
   3228c:	bne	322b0 <__printf_chk@plt+0x20bf0>
   32290:	mov	r2, #0
   32294:	mov	r1, r2
   32298:	mov	r0, r5
   3229c:	bl	27450 <__printf_chk@plt+0x15d90>
   322a0:	cmp	r0, #32
   322a4:	cmpne	r0, #9
   322a8:	mov	r4, r0
   322ac:	beq	32290 <__printf_chk@plt+0x20bd0>
   322b0:	cmp	r4, #34	; 0x22
   322b4:	bne	322cc <__printf_chk@plt+0x20c0c>
   322b8:	mov	r2, #0
   322bc:	mov	r0, r5
   322c0:	mov	r1, r2
   322c4:	bl	27450 <__printf_chk@plt+0x15d90>
   322c8:	mov	r4, r0
   322cc:	mov	r0, #36	; 0x24
   322d0:	bl	5130c <_Znwj@@Base>
   322d4:	mov	r6, r0
   322d8:	bl	244b8 <__printf_chk@plt+0x12df8>
   322dc:	cmn	r4, #1
   322e0:	cmpne	r4, #10
   322e4:	beq	32354 <__printf_chk@plt+0x20c94>
   322e8:	add	r5, sp, #8
   322ec:	b	3231c <__printf_chk@plt+0x20c5c>
   322f0:	ldr	r1, [sp, #8]
   322f4:	mov	r0, r6
   322f8:	bl	24d20 <__printf_chk@plt+0x13660>
   322fc:	mov	r2, #0
   32300:	mov	r1, r2
   32304:	mov	r0, r5
   32308:	bl	27450 <__printf_chk@plt+0x15d90>
   3230c:	cmn	r0, #1
   32310:	cmpne	r0, #10
   32314:	mov	r4, r0
   32318:	beq	32354 <__printf_chk@plt+0x20c94>
   3231c:	cmp	r4, #0
   32320:	beq	322f0 <__printf_chk@plt+0x20c30>
   32324:	uxtb	r1, r4
   32328:	mov	r0, r6
   3232c:	bl	24a54 <__printf_chk@plt+0x13394>
   32330:	b	322fc <__printf_chk@plt+0x20c3c>
   32334:	add	r0, sp, #16
   32338:	bl	52138 <_ZdlPv@@Base+0xddc>
   3233c:	ldr	r3, [sp, #20]
   32340:	b	321f0 <__printf_chk@plt+0x20b30>
   32344:	add	r0, sp, #16
   32348:	bl	52138 <_ZdlPv@@Base+0xddc>
   3234c:	ldr	r3, [sp, #20]
   32350:	b	321c0 <__printf_chk@plt+0x20b00>
   32354:	ldr	r0, [r9, #12]
   32358:	str	r8, [r9, #32]
   3235c:	cmp	r0, #0
   32360:	str	r6, [r9, #12]
   32364:	beq	32374 <__printf_chk@plt+0x20cb4>
   32368:	ldr	r3, [r0]
   3236c:	ldr	r3, [r3, #4]
   32370:	blx	r3
   32374:	ldr	r0, [pc, #68]	; 323c0 <__printf_chk@plt+0x20d00>
   32378:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3237c:	ldr	r2, [sp, #28]
   32380:	ldr	r3, [r7]
   32384:	cmp	r2, r3
   32388:	bne	3239c <__printf_chk@plt+0x20cdc>
   3238c:	add	sp, sp, #36	; 0x24
   32390:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32394:	mov	r4, #10
   32398:	b	322cc <__printf_chk@plt+0x20c0c>
   3239c:	bl	1148c <__stack_chk_fail@plt>
   323a0:	mov	r0, r6
   323a4:	bl	5135c <_ZdlPv@@Base>
   323a8:	bl	11498 <__cxa_end_cleanup@plt>
   323ac:	add	r0, sp, #16
   323b0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   323b4:	bl	11498 <__cxa_end_cleanup@plt>
   323b8:	andeq	r2, r8, r0, asr #25
   323bc:	andeq	ip, r7, r0, lsl sp
   323c0:	andeq	r2, r8, r8, lsr #26
   323c4:	andeq	r6, r8, r0, lsr #15
   323c8:	andeq	r9, r5, r0, asr r1
   323cc:	mov	r1, #0
   323d0:	mov	r0, r1
   323d4:	b	3213c <__printf_chk@plt+0x20a7c>
   323d8:	mov	r1, #0
   323dc:	mov	r0, #1
   323e0:	b	3213c <__printf_chk@plt+0x20a7c>
   323e4:	mov	r1, #0
   323e8:	mov	r0, #3
   323ec:	b	3213c <__printf_chk@plt+0x20a7c>
   323f0:	push	{r4, r5, r6, lr}
   323f4:	sub	sp, sp, #48	; 0x30
   323f8:	ldr	r4, [pc, #204]	; 324cc <__printf_chk@plt+0x20e0c>
   323fc:	strb	r0, [sp, #40]	; 0x28
   32400:	mov	r3, #0
   32404:	ldr	r2, [r4]
   32408:	add	r0, sp, #4
   3240c:	str	r2, [sp, #44]	; 0x2c
   32410:	strb	r3, [sp, #41]	; 0x29
   32414:	bl	244b8 <__printf_chk@plt+0x12df8>
   32418:	mov	r0, #52	; 0x34
   3241c:	bl	5130c <_Znwj@@Base>
   32420:	ldr	r1, [pc, #168]	; 324d0 <__printf_chk@plt+0x20e10>
   32424:	mov	r5, r0
   32428:	bl	23978 <__printf_chk@plt+0x122b8>
   3242c:	mov	r1, r5
   32430:	add	r0, sp, #4
   32434:	bl	24d20 <__printf_chk@plt+0x13660>
   32438:	ldr	r3, [pc, #148]	; 324d4 <__printf_chk@plt+0x20e14>
   3243c:	mov	r0, #96	; 0x60
   32440:	ldr	r6, [r3]
   32444:	bl	5130c <_Znwj@@Base>
   32448:	mov	r3, r6
   3244c:	mov	r2, #0
   32450:	add	r1, sp, #4
   32454:	mov	r5, r0
   32458:	bl	24e7c <__printf_chk@plt+0x137bc>
   3245c:	mov	r0, r5
   32460:	bl	231a0 <__printf_chk@plt+0x11ae0>
   32464:	add	r0, sp, #40	; 0x28
   32468:	bl	25170 <__printf_chk@plt+0x13ab0>
   3246c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   32470:	ldr	r2, [pc, #96]	; 324d8 <__printf_chk@plt+0x20e18>
   32474:	ldr	r3, [pc, #96]	; 324dc <__printf_chk@plt+0x20e1c>
   32478:	ldr	r1, [r2]
   3247c:	ldr	r0, [r3]
   32480:	bl	15458 <__printf_chk@plt+0x3d98>
   32484:	ldr	r0, [pc, #68]	; 324d0 <__printf_chk@plt+0x20e10>
   32488:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3248c:	add	r0, sp, #4
   32490:	bl	22138 <__printf_chk@plt+0x10a78>
   32494:	ldr	r2, [sp, #44]	; 0x2c
   32498:	ldr	r3, [r4]
   3249c:	cmp	r2, r3
   324a0:	bne	324ac <__printf_chk@plt+0x20dec>
   324a4:	add	sp, sp, #48	; 0x30
   324a8:	pop	{r4, r5, r6, pc}
   324ac:	bl	1148c <__stack_chk_fail@plt>
   324b0:	mov	r0, r5
   324b4:	bl	5135c <_ZdlPv@@Base>
   324b8:	add	r0, sp, #4
   324bc:	bl	22138 <__printf_chk@plt+0x10a78>
   324c0:	bl	11498 <__cxa_end_cleanup@plt>
   324c4:	b	324b0 <__printf_chk@plt+0x20df0>
   324c8:	b	324b8 <__printf_chk@plt+0x20df8>
   324cc:	andeq	ip, r7, r0, lsl sp
   324d0:	andeq	r2, r8, r8, lsr #26
   324d4:	andeq	r6, r8, r0, lsr #25
   324d8:	andeq	r5, r8, r8, lsr #19
   324dc:			; <UNDEFINED> instruction: 0x00082bbc
   324e0:	mov	r0, #128	; 0x80
   324e4:	b	323f0 <__printf_chk@plt+0x20d30>
   324e8:	ldr	r3, [pc, #1432]	; 32a88 <__printf_chk@plt+0x213c8>
   324ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   324f0:	sub	sp, sp, #100	; 0x64
   324f4:	ldr	r3, [r3]
   324f8:	cmp	r1, #1
   324fc:	mov	r5, r0
   32500:	mov	fp, r2
   32504:	str	r3, [sp, #92]	; 0x5c
   32508:	beq	32938 <__printf_chk@plt+0x21278>
   3250c:	cmp	r5, #1
   32510:	movhi	r3, #0
   32514:	strhi	r3, [sp, #16]
   32518:	bls	328d4 <__printf_chk@plt+0x21214>
   3251c:	mov	r0, #0
   32520:	bl	30944 <__printf_chk@plt+0x1f284>
   32524:	ldr	r9, [pc, #1376]	; 32a8c <__printf_chk@plt+0x213cc>
   32528:	ldr	r3, [r9, #124]	; 0x7c
   3252c:	bic	r3, r3, #16
   32530:	subs	r8, r0, #0
   32534:	ldreq	r8, [r9, #2752]	; 0xac0
   32538:	cmp	r3, #13
   3253c:	beq	3255c <__printf_chk@plt+0x20e9c>
   32540:	ldr	r4, [pc, #1352]	; 32a90 <__printf_chk@plt+0x213d0>
   32544:	mov	r0, r4
   32548:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3254c:	ldr	r3, [r9, #124]	; 0x7c
   32550:	bic	r3, r3, #16
   32554:	cmp	r3, #13
   32558:	bne	32544 <__printf_chk@plt+0x20e84>
   3255c:	ldr	r3, [pc, #1328]	; 32a94 <__printf_chk@plt+0x213d4>
   32560:	ldr	r4, [r3]
   32564:	cmp	r4, #0
   32568:	bne	3257c <__printf_chk@plt+0x20ebc>
   3256c:	b	32804 <__printf_chk@plt+0x21144>
   32570:	ldr	r4, [r4, #20]
   32574:	cmp	r4, #0
   32578:	beq	32804 <__printf_chk@plt+0x21144>
   3257c:	ldr	r1, [r4]
   32580:	add	r3, sp, #32
   32584:	add	r2, sp, #28
   32588:	ldr	r6, [r1, #44]	; 0x2c
   3258c:	mov	r0, r4
   32590:	mov	r1, #0
   32594:	blx	r6
   32598:	cmp	r0, #0
   3259c:	beq	32570 <__printf_chk@plt+0x20eb0>
   325a0:	mov	r3, #1
   325a4:	str	r3, [sp, #20]
   325a8:	mov	r2, #0
   325ac:	mov	r1, #1
   325b0:	add	r0, sp, #36	; 0x24
   325b4:	bl	27450 <__printf_chk@plt+0x15d90>
   325b8:	mov	r4, r0
   325bc:	add	r0, sp, #56	; 0x38
   325c0:	bl	244b8 <__printf_chk@plt+0x12df8>
   325c4:	cmp	r5, #1
   325c8:	bls	328f0 <__printf_chk@plt+0x21230>
   325cc:	mov	r3, #0
   325d0:	str	r3, [sp, #12]
   325d4:	cmp	fp, #1
   325d8:	beq	329d4 <__printf_chk@plt+0x21314>
   325dc:	cmp	fp, #2
   325e0:	beq	32a1c <__printf_chk@plt+0x2135c>
   325e4:	cmp	r4, #10
   325e8:	mov	r6, #1
   325ec:	mov	sl, #0
   325f0:	bne	3260c <__printf_chk@plt+0x20f4c>
   325f4:	b	32688 <__printf_chk@plt+0x20fc8>
   325f8:	mov	r2, #0
   325fc:	mov	r1, #1
   32600:	add	r0, sp, #36	; 0x24
   32604:	bl	27450 <__printf_chk@plt+0x15d90>
   32608:	mov	r4, r0
   3260c:	cmp	r4, #17
   32610:	bne	3262c <__printf_chk@plt+0x20f6c>
   32614:	cmp	r5, #1
   32618:	bhi	325f8 <__printf_chk@plt+0x20f38>
   3261c:	mov	r1, #17
   32620:	add	r0, sp, #56	; 0x38
   32624:	bl	24a54 <__printf_chk@plt+0x13394>
   32628:	b	325f8 <__printf_chk@plt+0x20f38>
   3262c:	cmp	r4, #46	; 0x2e
   32630:	movne	r6, #0
   32634:	andeq	r6, r6, #1
   32638:	cmp	r6, #0
   3263c:	bne	326b4 <__printf_chk@plt+0x20ff4>
   32640:	cmn	r4, #1
   32644:	beq	32778 <__printf_chk@plt+0x210b8>
   32648:	cmp	r5, #1
   3264c:	bhi	326a4 <__printf_chk@plt+0x20fe4>
   32650:	cmp	r4, #0
   32654:	uxtbne	r1, r4
   32658:	bne	3269c <__printf_chk@plt+0x20fdc>
   3265c:	ldr	r1, [sp, #36]	; 0x24
   32660:	add	r0, sp, #56	; 0x38
   32664:	bl	24d20 <__printf_chk@plt+0x13660>
   32668:	mov	r6, #0
   3266c:	mov	r2, #0
   32670:	mov	r1, #1
   32674:	add	r0, sp, #36	; 0x24
   32678:	bl	27450 <__printf_chk@plt+0x15d90>
   3267c:	mov	r4, r0
   32680:	cmp	r4, #10
   32684:	bne	3260c <__printf_chk@plt+0x20f4c>
   32688:	cmp	r5, #1
   3268c:	str	sl, [sp, #84]	; 0x54
   32690:	movhi	r6, #1
   32694:	bhi	3266c <__printf_chk@plt+0x20fac>
   32698:	mov	r1, r4
   3269c:	add	r0, sp, #56	; 0x38
   326a0:	bl	24a54 <__printf_chk@plt+0x13394>
   326a4:	sub	r6, r4, #10
   326a8:	clz	r6, r6
   326ac:	lsr	r6, r6, #5
   326b0:	b	3266c <__printf_chk@plt+0x20fac>
   326b4:	ldrb	r3, [r8]
   326b8:	cmp	r3, #0
   326bc:	bne	32728 <__printf_chk@plt+0x21068>
   326c0:	mov	r7, #0
   326c4:	mov	r2, #0
   326c8:	mov	r1, r2
   326cc:	add	r0, sp, #36	; 0x24
   326d0:	bl	27450 <__printf_chk@plt+0x15d90>
   326d4:	cmp	r0, #32
   326d8:	mov	r4, r0
   326dc:	beq	32880 <__printf_chk@plt+0x211c0>
   326e0:	cmp	r0, #10
   326e4:	beq	32a2c <__printf_chk@plt+0x2136c>
   326e8:	cmp	r5, #1
   326ec:	bls	327c8 <__printf_chk@plt+0x21108>
   326f0:	cmn	r4, #1
   326f4:	bne	326a4 <__printf_chk@plt+0x20fe4>
   326f8:	ldr	r3, [sp, #20]
   326fc:	cmp	r3, #0
   32700:	ldr	r3, [pc, #912]	; 32a98 <__printf_chk@plt+0x213d8>
   32704:	bne	3299c <__printf_chk@plt+0x212dc>
   32708:	ldr	r1, [pc, #908]	; 32a9c <__printf_chk@plt+0x213dc>
   3270c:	str	r3, [sp]
   32710:	mov	r2, r3
   32714:	mov	r0, #2
   32718:	bl	22bc0 <__printf_chk@plt+0x11500>
   3271c:	ldr	r0, [pc, #876]	; 32a90 <__printf_chk@plt+0x213d0>
   32720:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   32724:	b	328b0 <__printf_chk@plt+0x211f0>
   32728:	mov	r2, #0
   3272c:	mov	r1, r2
   32730:	add	r0, sp, #36	; 0x24
   32734:	bl	27450 <__printf_chk@plt+0x15d90>
   32738:	cmp	r0, #32
   3273c:	cmpne	r0, #9
   32740:	mov	r4, r0
   32744:	beq	32728 <__printf_chk@plt+0x21068>
   32748:	ldrb	r3, [r8]
   3274c:	cmp	r3, r0
   32750:	beq	32810 <__printf_chk@plt+0x21150>
   32754:	cmp	r3, #0
   32758:	beq	326c0 <__printf_chk@plt+0x21000>
   3275c:	cmp	r5, #1
   32760:	bhi	32640 <__printf_chk@plt+0x20f80>
   32764:	mov	r1, #46	; 0x2e
   32768:	add	r0, sp, #56	; 0x38
   3276c:	bl	24a54 <__printf_chk@plt+0x13394>
   32770:	cmn	r4, #1
   32774:	bne	32650 <__printf_chk@plt+0x20f90>
   32778:	cmp	r5, #1
   3277c:	bhi	326f8 <__printf_chk@plt+0x21038>
   32780:	ldr	r3, [sp, #20]
   32784:	add	r4, sp, #40	; 0x28
   32788:	cmp	r3, #0
   3278c:	ldr	r1, [sp, #16]
   32790:	mov	r0, r4
   32794:	beq	329b4 <__printf_chk@plt+0x212f4>
   32798:	ldr	r5, [sp, #28]
   3279c:	ldr	r6, [sp, #32]
   327a0:	bl	4c730 <__printf_chk@plt+0x3b070>
   327a4:	ldr	r2, [pc, #748]	; 32a98 <__printf_chk@plt+0x213d8>
   327a8:	mov	r3, r4
   327ac:	str	r2, [sp, #4]
   327b0:	str	r2, [sp]
   327b4:	mov	r1, r6
   327b8:	mov	r0, r5
   327bc:	ldr	r2, [pc, #732]	; 32aa0 <__printf_chk@plt+0x213e0>
   327c0:	bl	2a09c <__printf_chk@plt+0x189dc>
   327c4:	b	3271c <__printf_chk@plt+0x2105c>
   327c8:	mov	r1, #46	; 0x2e
   327cc:	add	r0, sp, #56	; 0x38
   327d0:	bl	24a54 <__printf_chk@plt+0x13394>
   327d4:	cmp	r7, #0
   327d8:	beq	32770 <__printf_chk@plt+0x210b0>
   327dc:	sub	r6, r8, #1
   327e0:	add	r7, r6, r7
   327e4:	ldrb	r1, [r6, #1]!
   327e8:	add	r0, sp, #56	; 0x38
   327ec:	bl	24a54 <__printf_chk@plt+0x13394>
   327f0:	cmp	r6, r7
   327f4:	bne	327e4 <__printf_chk@plt+0x21124>
   327f8:	cmn	r4, #1
   327fc:	bne	32650 <__printf_chk@plt+0x20f90>
   32800:	b	32778 <__printf_chk@plt+0x210b8>
   32804:	mov	r3, #0
   32808:	str	r3, [sp, #20]
   3280c:	b	325a8 <__printf_chk@plt+0x20ee8>
   32810:	ldrb	r3, [r8, #1]
   32814:	add	r6, r8, #1
   32818:	mov	r7, #1
   3281c:	cmp	r3, #0
   32820:	bne	32838 <__printf_chk@plt+0x21178>
   32824:	b	326c4 <__printf_chk@plt+0x21004>
   32828:	ldrb	r3, [r6, #1]!
   3282c:	add	r7, r7, #1
   32830:	cmp	r3, #0
   32834:	beq	32864 <__printf_chk@plt+0x211a4>
   32838:	mov	r2, #0
   3283c:	mov	r1, r2
   32840:	add	r0, sp, #36	; 0x24
   32844:	bl	27450 <__printf_chk@plt+0x15d90>
   32848:	ldrb	r3, [r6]
   3284c:	mov	r4, r0
   32850:	cmp	r3, r0
   32854:	beq	32828 <__printf_chk@plt+0x21168>
   32858:	ldrb	r3, [r8, r7]
   3285c:	cmp	r3, #0
   32860:	bne	326e8 <__printf_chk@plt+0x21028>
   32864:	cmp	r7, #2
   32868:	bne	326c4 <__printf_chk@plt+0x21004>
   3286c:	ldr	r3, [r9, #508]	; 0x1fc
   32870:	cmp	r3, #0
   32874:	beq	326c4 <__printf_chk@plt+0x21004>
   32878:	cmp	r4, #10
   3287c:	beq	32a2c <__printf_chk@plt+0x2136c>
   32880:	mov	r3, #19
   32884:	cmp	r5, #1
   32888:	str	r3, [r9, #124]	; 0x7c
   3288c:	bls	329e4 <__printf_chk@plt+0x21324>
   32890:	ldr	r3, [r9, #2752]	; 0xac0
   32894:	cmp	r3, r8
   32898:	beq	32a14 <__printf_chk@plt+0x21354>
   3289c:	mov	r3, #0
   328a0:	mov	r0, r8
   328a4:	mov	r1, r3
   328a8:	str	r3, [r9, #96]	; 0x60
   328ac:	bl	2fc04 <__printf_chk@plt+0x1e544>
   328b0:	add	r0, sp, #56	; 0x38
   328b4:	bl	22138 <__printf_chk@plt+0x10a78>
   328b8:	ldr	r3, [pc, #456]	; 32a88 <__printf_chk@plt+0x213c8>
   328bc:	ldr	r2, [sp, #92]	; 0x5c
   328c0:	ldr	r3, [r3]
   328c4:	cmp	r2, r3
   328c8:	bne	32a6c <__printf_chk@plt+0x213ac>
   328cc:	add	sp, sp, #100	; 0x64
   328d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   328d4:	mov	r0, #1
   328d8:	bl	30944 <__printf_chk@plt+0x1f284>
   328dc:	subs	r3, r0, #0
   328e0:	str	r3, [sp, #16]
   328e4:	bne	3251c <__printf_chk@plt+0x20e5c>
   328e8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   328ec:	b	328b8 <__printf_chk@plt+0x211f8>
   328f0:	ldr	r1, [sp, #16]
   328f4:	ldr	r0, [pc, #424]	; 32aa4 <__printf_chk@plt+0x213e4>
   328f8:	bl	13794 <__printf_chk@plt+0x20d4>
   328fc:	subs	r3, r0, #0
   32900:	beq	325cc <__printf_chk@plt+0x20f0c>
   32904:	ldr	r3, [r3]
   32908:	ldr	r3, [r3, #12]
   3290c:	blx	r3
   32910:	cmp	r0, #0
   32914:	andne	r3, r5, #1
   32918:	moveq	r3, #0
   3291c:	cmp	r3, #0
   32920:	mov	r1, r0
   32924:	str	r0, [sp, #12]
   32928:	beq	325d4 <__printf_chk@plt+0x20f14>
   3292c:	add	r0, sp, #56	; 0x38
   32930:	bl	2478c <__printf_chk@plt+0x130cc>
   32934:	b	325d4 <__printf_chk@plt+0x20f14>
   32938:	mov	r0, r1
   3293c:	bl	30944 <__printf_chk@plt+0x1f284>
   32940:	subs	r6, r0, #0
   32944:	beq	328e8 <__printf_chk@plt+0x21228>
   32948:	mov	r0, #0
   3294c:	bl	30944 <__printf_chk@plt+0x1f284>
   32950:	mov	r4, r0
   32954:	ldr	r0, [pc, #332]	; 32aa8 <__printf_chk@plt+0x213e8>
   32958:	bl	25170 <__printf_chk@plt+0x13ab0>
   3295c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   32960:	cmp	r4, #0
   32964:	beq	3297c <__printf_chk@plt+0x212bc>
   32968:	mov	r0, r4
   3296c:	bl	25e1c <__printf_chk@plt+0x1475c>
   32970:	ldr	r0, [pc, #308]	; 32aac <__printf_chk@plt+0x213ec>
   32974:	bl	25170 <__printf_chk@plt+0x13ab0>
   32978:	bl	231a0 <__printf_chk@plt+0x11ae0>
   3297c:	mov	r0, r6
   32980:	bl	25e1c <__printf_chk@plt+0x1475c>
   32984:	ldr	r0, [pc, #288]	; 32aac <__printf_chk@plt+0x213ec>
   32988:	bl	25170 <__printf_chk@plt+0x13ab0>
   3298c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   32990:	ldr	r0, [pc, #248]	; 32a90 <__printf_chk@plt+0x213d0>
   32994:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   32998:	b	3250c <__printf_chk@plt+0x20e4c>
   3299c:	ldr	r2, [pc, #248]	; 32a9c <__printf_chk@plt+0x213dc>
   329a0:	str	r3, [sp, #4]
   329a4:	str	r3, [sp]
   329a8:	ldrd	r0, [sp, #28]
   329ac:	bl	2a09c <__printf_chk@plt+0x189dc>
   329b0:	b	3271c <__printf_chk@plt+0x2105c>
   329b4:	bl	4c730 <__printf_chk@plt+0x3b070>
   329b8:	ldr	r3, [pc, #216]	; 32a98 <__printf_chk@plt+0x213d8>
   329bc:	mov	r2, r4
   329c0:	str	r3, [sp]
   329c4:	ldr	r1, [pc, #212]	; 32aa0 <__printf_chk@plt+0x213e0>
   329c8:	mov	r0, #2
   329cc:	bl	22bc0 <__printf_chk@plt+0x11500>
   329d0:	b	3271c <__printf_chk@plt+0x2105c>
   329d4:	mov	r1, #137	; 0x89
   329d8:	add	r0, sp, #56	; 0x38
   329dc:	bl	24a54 <__printf_chk@plt+0x13394>
   329e0:	b	325e4 <__printf_chk@plt+0x20f24>
   329e4:	ldr	r3, [sp, #12]
   329e8:	cmp	r3, #0
   329ec:	beq	32a44 <__printf_chk@plt+0x21384>
   329f0:	sub	fp, fp, #1
   329f4:	cmp	fp, #1
   329f8:	bls	32a34 <__printf_chk@plt+0x21374>
   329fc:	ldr	r0, [sp, #12]
   32a00:	add	r1, sp, #56	; 0x38
   32a04:	bl	2478c <__printf_chk@plt+0x130cc>
   32a08:	ldr	r3, [r9, #2752]	; 0xac0
   32a0c:	cmp	r3, r8
   32a10:	bne	3289c <__printf_chk@plt+0x211dc>
   32a14:	bl	2fb28 <__printf_chk@plt+0x1e468>
   32a18:	b	328b0 <__printf_chk@plt+0x211f0>
   32a1c:	mov	r1, #138	; 0x8a
   32a20:	add	r0, sp, #56	; 0x38
   32a24:	bl	24a54 <__printf_chk@plt+0x13394>
   32a28:	b	325e4 <__printf_chk@plt+0x20f24>
   32a2c:	mov	r3, #13
   32a30:	b	32884 <__printf_chk@plt+0x211c4>
   32a34:	mov	r1, #139	; 0x8b
   32a38:	add	r0, sp, #56	; 0x38
   32a3c:	bl	24a54 <__printf_chk@plt+0x13394>
   32a40:	b	329fc <__printf_chk@plt+0x2133c>
   32a44:	mov	r0, #36	; 0x24
   32a48:	bl	5130c <_Znwj@@Base>
   32a4c:	mov	r4, r0
   32a50:	str	r0, [sp, #12]
   32a54:	bl	244b8 <__printf_chk@plt+0x12df8>
   32a58:	mov	r2, r4
   32a5c:	ldr	r1, [sp, #16]
   32a60:	ldr	r0, [pc, #60]	; 32aa4 <__printf_chk@plt+0x213e4>
   32a64:	bl	1379c <__printf_chk@plt+0x20dc>
   32a68:	b	329f0 <__printf_chk@plt+0x21330>
   32a6c:	bl	1148c <__stack_chk_fail@plt>
   32a70:	b	32a7c <__printf_chk@plt+0x213bc>
   32a74:	ldr	r0, [sp, #12]
   32a78:	bl	5135c <_ZdlPv@@Base>
   32a7c:	add	r0, sp, #56	; 0x38
   32a80:	bl	22138 <__printf_chk@plt+0x10a78>
   32a84:	bl	11498 <__cxa_end_cleanup@plt>
   32a88:	andeq	ip, r7, r0, lsl sp
   32a8c:	andeq	r2, r8, r0, asr #25
   32a90:	andeq	r2, r8, r8, lsr #26
   32a94:	andeq	sp, r7, r0, lsl r0
   32a98:	andeq	r6, r8, r0, lsr #15
   32a9c:	muleq	r5, r4, r1
   32aa0:	andeq	r9, r5, ip, ror #2
   32aa4:	andeq	r2, r8, r0, asr #26
   32aa8:	andeq	r6, r5, r0, lsl #21
   32aac:	andeq	r7, r5, r8, lsl #24
   32ab0:	ldr	r3, [pc, #24]	; 32ad0 <__printf_chk@plt+0x21410>
   32ab4:	mov	r1, #0
   32ab8:	mov	r0, r1
   32abc:	ldr	r3, [r3, #508]	; 0x1fc
   32ac0:	cmp	r3, r1
   32ac4:	movne	r2, #2
   32ac8:	moveq	r2, r1
   32acc:	b	324e8 <__printf_chk@plt+0x20e28>
   32ad0:	andeq	r2, r8, r0, asr #25
   32ad4:	mov	r1, #0
   32ad8:	mov	r0, r1
   32adc:	mov	r2, #1
   32ae0:	b	324e8 <__printf_chk@plt+0x20e28>
   32ae4:	ldr	r3, [pc, #24]	; 32b04 <__printf_chk@plt+0x21444>
   32ae8:	mov	r0, #0
   32aec:	mov	r1, #1
   32af0:	ldr	r3, [r3, #508]	; 0x1fc
   32af4:	cmp	r3, r0
   32af8:	movne	r2, #2
   32afc:	moveq	r2, r0
   32b00:	b	324e8 <__printf_chk@plt+0x20e28>
   32b04:	andeq	r2, r8, r0, asr #25
   32b08:	mov	r2, #1
   32b0c:	mov	r1, r2
   32b10:	mov	r0, #0
   32b14:	b	324e8 <__printf_chk@plt+0x20e28>
   32b18:	ldr	r3, [pc, #24]	; 32b38 <__printf_chk@plt+0x21478>
   32b1c:	mov	r1, #0
   32b20:	mov	r0, #1
   32b24:	ldr	r3, [r3, #508]	; 0x1fc
   32b28:	cmp	r3, r1
   32b2c:	movne	r2, #2
   32b30:	moveq	r2, r1
   32b34:	b	324e8 <__printf_chk@plt+0x20e28>
   32b38:	andeq	r2, r8, r0, asr #25
   32b3c:	mov	r2, #1
   32b40:	mov	r0, r2
   32b44:	mov	r1, #0
   32b48:	b	324e8 <__printf_chk@plt+0x20e28>
   32b4c:	ldr	r3, [pc, #24]	; 32b6c <__printf_chk@plt+0x214ac>
   32b50:	mov	r1, #1
   32b54:	mov	r0, r1
   32b58:	ldr	r3, [r3, #508]	; 0x1fc
   32b5c:	cmp	r3, #0
   32b60:	movne	r2, #2
   32b64:	moveq	r2, #0
   32b68:	b	324e8 <__printf_chk@plt+0x20e28>
   32b6c:	andeq	r2, r8, r0, asr #25
   32b70:	mov	r2, #1
   32b74:	mov	r1, r2
   32b78:	mov	r0, r2
   32b7c:	b	324e8 <__printf_chk@plt+0x20e28>
   32b80:	push	{r4, lr}
   32b84:	mov	r2, #0
   32b88:	ldr	r4, [pc, #28]	; 32bac <__printf_chk@plt+0x214ec>
   32b8c:	mov	r3, #1
   32b90:	mov	r1, r2
   32b94:	mov	r0, #2
   32b98:	str	r3, [r4, #96]	; 0x60
   32b9c:	bl	324e8 <__printf_chk@plt+0x20e28>
   32ba0:	mov	r3, #0
   32ba4:	str	r3, [r4, #96]	; 0x60
   32ba8:	pop	{r4, pc}
   32bac:	andeq	r2, r8, r0, asr #25
   32bb0:	push	{r4, r5, r6, r7, lr}
   32bb4:	sub	sp, sp, #20
   32bb8:	ldr	r6, [pc, #308]	; 32cf4 <__printf_chk@plt+0x21634>
   32bbc:	mov	r0, #1
   32bc0:	ldr	r3, [r6]
   32bc4:	str	r3, [sp, #12]
   32bc8:	bl	30944 <__printf_chk@plt+0x1f284>
   32bcc:	subs	r7, r0, #0
   32bd0:	beq	32cd8 <__printf_chk@plt+0x21618>
   32bd4:	ldr	r3, [pc, #284]	; 32cf8 <__printf_chk@plt+0x21638>
   32bd8:	ldr	r3, [r3, #124]	; 0x7c
   32bdc:	cmp	r3, #13
   32be0:	beq	32c4c <__printf_chk@plt+0x2158c>
   32be4:	cmp	r3, #25
   32be8:	beq	32c94 <__printf_chk@plt+0x215d4>
   32bec:	cmp	r3, #19
   32bf0:	bne	32cc0 <__printf_chk@plt+0x21600>
   32bf4:	mov	r2, #0
   32bf8:	add	r5, sp, #8
   32bfc:	mov	r0, r5
   32c00:	mov	r1, r2
   32c04:	bl	27450 <__printf_chk@plt+0x15d90>
   32c08:	cmp	r0, #32
   32c0c:	bne	32c28 <__printf_chk@plt+0x21568>
   32c10:	mov	r2, #0
   32c14:	mov	r1, r2
   32c18:	mov	r0, r5
   32c1c:	bl	27450 <__printf_chk@plt+0x15d90>
   32c20:	cmp	r0, #32
   32c24:	beq	32c10 <__printf_chk@plt+0x21550>
   32c28:	cmp	r0, #34	; 0x22
   32c2c:	bne	32c40 <__printf_chk@plt+0x21580>
   32c30:	mov	r2, #0
   32c34:	mov	r1, r2
   32c38:	mov	r0, r5
   32c3c:	bl	27450 <__printf_chk@plt+0x15d90>
   32c40:	cmn	r0, #1
   32c44:	cmpne	r0, #10
   32c48:	bne	32c98 <__printf_chk@plt+0x215d8>
   32c4c:	mov	r4, #0
   32c50:	mov	r1, r7
   32c54:	ldr	r0, [pc, #160]	; 32cfc <__printf_chk@plt+0x2163c>
   32c58:	bl	13794 <__printf_chk@plt+0x20d4>
   32c5c:	subs	r3, r0, #0
   32c60:	beq	32ce0 <__printf_chk@plt+0x21620>
   32c64:	ldr	r3, [r3]
   32c68:	mov	r1, r4
   32c6c:	ldr	r3, [r3, #36]	; 0x24
   32c70:	blx	r3
   32c74:	ldr	r0, [pc, #132]	; 32d00 <__printf_chk@plt+0x21640>
   32c78:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   32c7c:	ldr	r2, [sp, #12]
   32c80:	ldr	r3, [r6]
   32c84:	cmp	r2, r3
   32c88:	bne	32cf0 <__printf_chk@plt+0x21630>
   32c8c:	add	sp, sp, #20
   32c90:	pop	{r4, r5, r6, r7, pc}
   32c94:	add	r5, sp, #8
   32c98:	mov	r4, #0
   32c9c:	mov	r2, #0
   32ca0:	mov	r1, r2
   32ca4:	mov	r0, r5
   32ca8:	bl	27450 <__printf_chk@plt+0x15d90>
   32cac:	add	r4, r4, #1
   32cb0:	cmn	r0, #1
   32cb4:	cmpne	r0, #10
   32cb8:	bne	32c9c <__printf_chk@plt+0x215dc>
   32cbc:	b	32c50 <__printf_chk@plt+0x21590>
   32cc0:	ldr	r3, [pc, #60]	; 32d04 <__printf_chk@plt+0x21644>
   32cc4:	ldr	r1, [pc, #60]	; 32d08 <__printf_chk@plt+0x21648>
   32cc8:	str	r3, [sp]
   32ccc:	mov	r2, r3
   32cd0:	mov	r0, #2
   32cd4:	bl	22bc0 <__printf_chk@plt+0x11500>
   32cd8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   32cdc:	b	32c7c <__printf_chk@plt+0x215bc>
   32ce0:	mov	r1, r4
   32ce4:	mov	r0, r7
   32ce8:	bl	4b468 <__printf_chk@plt+0x39da8>
   32cec:	b	32c74 <__printf_chk@plt+0x215b4>
   32cf0:	bl	1148c <__stack_chk_fail@plt>
   32cf4:	andeq	ip, r7, r0, lsl sp
   32cf8:	andeq	r2, r8, r0, asr #25
   32cfc:	andeq	r5, r8, r8, asr #20
   32d00:	andeq	r2, r8, r8, lsr #26
   32d04:	andeq	r6, r8, r0, lsr #15
   32d08:	andeq	r9, r5, r8, lsr r1
   32d0c:	ldr	r3, [pc, #240]	; 32e04 <__printf_chk@plt+0x21744>
   32d10:	push	{r4, r5, r6, lr}
   32d14:	sub	sp, sp, #40	; 0x28
   32d18:	ldr	r4, [pc, #232]	; 32e08 <__printf_chk@plt+0x21748>
   32d1c:	ldr	r3, [r3, #124]	; 0x7c
   32d20:	ldr	r2, [r4]
   32d24:	bic	r3, r3, #16
   32d28:	cmp	r3, #13
   32d2c:	str	r2, [sp, #36]	; 0x24
   32d30:	bne	32d54 <__printf_chk@plt+0x21694>
   32d34:	ldr	r0, [pc, #208]	; 32e0c <__printf_chk@plt+0x2174c>
   32d38:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   32d3c:	ldr	r2, [sp, #36]	; 0x24
   32d40:	ldr	r3, [r4]
   32d44:	cmp	r2, r3
   32d48:	bne	32de8 <__printf_chk@plt+0x21728>
   32d4c:	add	sp, sp, #40	; 0x28
   32d50:	pop	{r4, r5, r6, pc}
   32d54:	mov	r0, sp
   32d58:	bl	244b8 <__printf_chk@plt+0x12df8>
   32d5c:	b	32d6c <__printf_chk@plt+0x216ac>
   32d60:	cmp	r0, #32
   32d64:	cmpne	r0, #9
   32d68:	bne	32da4 <__printf_chk@plt+0x216e4>
   32d6c:	mov	r2, #0
   32d70:	mov	r1, r2
   32d74:	mov	r0, r2
   32d78:	bl	27450 <__printf_chk@plt+0x15d90>
   32d7c:	cmp	r0, #34	; 0x22
   32d80:	bne	32d60 <__printf_chk@plt+0x216a0>
   32d84:	b	32d94 <__printf_chk@plt+0x216d4>
   32d88:	uxtb	r1, r0
   32d8c:	mov	r0, sp
   32d90:	bl	24a54 <__printf_chk@plt+0x13394>
   32d94:	mov	r2, #0
   32d98:	mov	r1, r2
   32d9c:	mov	r0, r2
   32da0:	bl	27450 <__printf_chk@plt+0x15d90>
   32da4:	cmn	r0, #1
   32da8:	cmpne	r0, #10
   32dac:	bne	32d88 <__printf_chk@plt+0x216c8>
   32db0:	ldr	r3, [pc, #88]	; 32e10 <__printf_chk@plt+0x21750>
   32db4:	mov	r0, #80	; 0x50
   32db8:	ldr	r6, [r3]
   32dbc:	bl	5130c <_Znwj@@Base>
   32dc0:	mov	r2, #0
   32dc4:	mov	r1, sp
   32dc8:	mov	r5, r0
   32dcc:	bl	47c64 <__printf_chk@plt+0x365a4>
   32dd0:	mov	r1, r5
   32dd4:	mov	r0, r6
   32dd8:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   32ddc:	mov	r0, sp
   32de0:	bl	22138 <__printf_chk@plt+0x10a78>
   32de4:	b	32d34 <__printf_chk@plt+0x21674>
   32de8:	bl	1148c <__stack_chk_fail@plt>
   32dec:	b	32df8 <__printf_chk@plt+0x21738>
   32df0:	mov	r0, r5
   32df4:	bl	5135c <_ZdlPv@@Base>
   32df8:	mov	r0, sp
   32dfc:	bl	22138 <__printf_chk@plt+0x10a78>
   32e00:	bl	11498 <__cxa_end_cleanup@plt>
   32e04:	andeq	r2, r8, r0, asr #25
   32e08:	andeq	ip, r7, r0, lsl sp
   32e0c:	andeq	r2, r8, r8, lsr #26
   32e10:	strdeq	r2, [r8], -r8
   32e14:	ldr	r3, [pc, #184]	; 32ed4 <__printf_chk@plt+0x21814>
   32e18:	ldr	r3, [r3, #124]	; 0x7c
   32e1c:	bic	r3, r3, #16
   32e20:	cmp	r3, #13
   32e24:	bne	32e30 <__printf_chk@plt+0x21770>
   32e28:	ldr	r0, [pc, #168]	; 32ed8 <__printf_chk@plt+0x21818>
   32e2c:	b	2b1d0 <__printf_chk@plt+0x19b10>
   32e30:	push	{r4, lr}
   32e34:	b	32e44 <__printf_chk@plt+0x21784>
   32e38:	cmp	r0, #32
   32e3c:	cmpne	r0, #9
   32e40:	bne	32e6c <__printf_chk@plt+0x217ac>
   32e44:	mov	r2, #0
   32e48:	mov	r1, r2
   32e4c:	mov	r0, r2
   32e50:	bl	27450 <__printf_chk@plt+0x15d90>
   32e54:	cmp	r0, #34	; 0x22
   32e58:	bne	32e38 <__printf_chk@plt+0x21778>
   32e5c:	mov	r2, #0
   32e60:	mov	r1, r2
   32e64:	mov	r0, r2
   32e68:	bl	27450 <__printf_chk@plt+0x15d90>
   32e6c:	cmn	r0, #1
   32e70:	cmpne	r0, #10
   32e74:	ldr	r4, [pc, #96]	; 32edc <__printf_chk@plt+0x2181c>
   32e78:	beq	32eb0 <__printf_chk@plt+0x217f0>
   32e7c:	ldr	r3, [r4]
   32e80:	uxtb	r1, r0
   32e84:	mov	r0, r3
   32e88:	ldr	r3, [r3]
   32e8c:	ldr	r3, [r3, #12]
   32e90:	blx	r3
   32e94:	mov	r2, #0
   32e98:	mov	r1, r2
   32e9c:	mov	r0, r2
   32ea0:	bl	27450 <__printf_chk@plt+0x15d90>
   32ea4:	cmn	r0, #1
   32ea8:	cmpne	r0, #10
   32eac:	bne	32e7c <__printf_chk@plt+0x217bc>
   32eb0:	ldr	r3, [r4]
   32eb4:	mov	r1, #10
   32eb8:	mov	r0, r3
   32ebc:	ldr	r3, [r3]
   32ec0:	ldr	r3, [r3, #12]
   32ec4:	blx	r3
   32ec8:	ldr	r0, [pc, #8]	; 32ed8 <__printf_chk@plt+0x21818>
   32ecc:	pop	{r4, lr}
   32ed0:	b	2b1d0 <__printf_chk@plt+0x19b10>
   32ed4:	andeq	r2, r8, r0, asr #25
   32ed8:	andeq	r2, r8, r8, lsr #26
   32edc:			; <UNDEFINED> instruction: 0x00082bbc
   32ee0:	push	{r4, r5, r6, lr}
   32ee4:	ldr	r4, [pc, #36]	; 32f10 <__printf_chk@plt+0x21850>
   32ee8:	ldr	r3, [r4, #124]	; 0x7c
   32eec:	cmp	r3, #19
   32ef0:	popne	{r4, r5, r6, pc}
   32ef4:	add	r5, r4, #104	; 0x68
   32ef8:	mov	r0, r5
   32efc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   32f00:	ldr	r3, [r4, #124]	; 0x7c
   32f04:	cmp	r3, #19
   32f08:	beq	32ef8 <__printf_chk@plt+0x21838>
   32f0c:	pop	{r4, r5, r6, pc}
   32f10:	andeq	r2, r8, r0, asr #25
   32f14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32f18:	mov	r7, #0
   32f1c:	ldr	r8, [pc, #488]	; 3310c <__printf_chk@plt+0x21a4c>
   32f20:	ldr	r9, [pc, #488]	; 33110 <__printf_chk@plt+0x21a50>
   32f24:	ldr	r3, [r8]
   32f28:	ldr	r6, [r9, #124]	; 0x7c
   32f2c:	ldr	r2, [r3, #12]
   32f30:	ldr	r1, [r3, #16]
   32f34:	sub	r6, r6, #11
   32f38:	clz	r6, r6
   32f3c:	lsr	r6, r6, #5
   32f40:	cmp	r2, r1
   32f44:	bcs	32f7c <__printf_chk@plt+0x218bc>
   32f48:	add	r1, r2, #1
   32f4c:	str	r1, [r3, #12]
   32f50:	ldrb	r4, [r2]
   32f54:	cmp	r4, #10
   32f58:	beq	32fa4 <__printf_chk@plt+0x218e4>
   32f5c:	cmp	r4, #22
   32f60:	bne	33004 <__printf_chk@plt+0x21944>
   32f64:	ldr	r3, [r8]
   32f68:	add	r6, r6, #1
   32f6c:	ldr	r2, [r3, #12]
   32f70:	ldr	r1, [r3, #16]
   32f74:	cmp	r2, r1
   32f78:	bcc	32f48 <__printf_chk@plt+0x21888>
   32f7c:	mov	r0, #0
   32f80:	bl	22534 <__printf_chk@plt+0x10e74>
   32f84:	cmp	r0, #10
   32f88:	mov	r4, r0
   32f8c:	beq	32fa4 <__printf_chk@plt+0x218e4>
   32f90:	cmn	r0, #1
   32f94:	bne	32f5c <__printf_chk@plt+0x2189c>
   32f98:	ldr	r0, [pc, #372]	; 33114 <__printf_chk@plt+0x21a54>
   32f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   32fa0:	b	2b1d0 <__printf_chk@plt+0x19b10>
   32fa4:	ldr	r3, [r9, #516]	; 0x204
   32fa8:	mov	r4, #10
   32fac:	str	r3, [r9, #512]	; 0x200
   32fb0:	str	r7, [r9, #516]	; 0x204
   32fb4:	ldr	r3, [r8, #24]
   32fb8:	cmp	r3, #0
   32fbc:	sub	r5, r3, r4
   32fc0:	clz	r5, r5
   32fc4:	lsr	r5, r5, #5
   32fc8:	movle	r5, #0
   32fcc:	cmp	r5, #0
   32fd0:	bne	33020 <__printf_chk@plt+0x21960>
   32fd4:	sub	r5, r4, #10
   32fd8:	clz	r5, r5
   32fdc:	lsr	r5, r5, #5
   32fe0:	cmp	r6, #0
   32fe4:	movgt	r5, #0
   32fe8:	andle	r5, r5, #1
   32fec:	cmp	r5, #0
   32ff0:	bne	32f98 <__printf_chk@plt+0x218d8>
   32ff4:	ldr	r3, [r8]
   32ff8:	ldr	r2, [r3, #12]
   32ffc:	ldr	r1, [r3, #16]
   33000:	b	32f40 <__printf_chk@plt+0x21880>
   33004:	cmp	r4, #23
   33008:	bne	32fb4 <__printf_chk@plt+0x218f4>
   3300c:	ldr	r3, [r8]
   33010:	sub	r6, r6, #1
   33014:	ldr	r2, [r3, #12]
   33018:	ldr	r1, [r3, #16]
   3301c:	b	32f40 <__printf_chk@plt+0x21880>
   33020:	ldr	r3, [r8]
   33024:	ldr	r2, [r3, #12]
   33028:	ldr	r1, [r3, #16]
   3302c:	cmp	r2, r1
   33030:	bcs	330d8 <__printf_chk@plt+0x21a18>
   33034:	add	r1, r2, #1
   33038:	str	r1, [r3, #12]
   3303c:	ldrb	r0, [r2]
   33040:	cmp	r0, #10
   33044:	beq	330e8 <__printf_chk@plt+0x21a28>
   33048:	cmp	r0, #123	; 0x7b
   3304c:	beq	33104 <__printf_chk@plt+0x21a44>
   33050:	cmp	r0, #125	; 0x7d
   33054:	bne	3306c <__printf_chk@plt+0x219ac>
   33058:	sub	r5, r4, #10
   3305c:	sub	r6, r6, #1
   33060:	clz	r5, r5
   33064:	lsr	r5, r5, #5
   33068:	b	32fe0 <__printf_chk@plt+0x21920>
   3306c:	cmp	r0, #34	; 0x22
   33070:	bne	32fd4 <__printf_chk@plt+0x21914>
   33074:	ldr	r3, [r8]
   33078:	ldr	r2, [r3, #12]
   3307c:	ldr	r1, [r3, #16]
   33080:	cmp	r2, r1
   33084:	add	r0, r2, #1
   33088:	bcs	330b0 <__printf_chk@plt+0x219f0>
   3308c:	str	r0, [r3, #12]
   33090:	ldrb	ip, [r2]
   33094:	mov	r2, r0
   33098:	cmp	ip, #10
   3309c:	bne	33080 <__printf_chk@plt+0x219c0>
   330a0:	ldr	r3, [r9, #516]	; 0x204
   330a4:	str	r7, [r9, #516]	; 0x204
   330a8:	str	r3, [r9, #512]	; 0x200
   330ac:	b	32fe0 <__printf_chk@plt+0x21920>
   330b0:	mov	r0, #0
   330b4:	bl	22534 <__printf_chk@plt+0x10e74>
   330b8:	cmp	r0, #10
   330bc:	beq	330a0 <__printf_chk@plt+0x219e0>
   330c0:	ldr	r3, [r8]
   330c4:	cmn	r0, #1
   330c8:	ldr	r2, [r3, #12]
   330cc:	ldr	r1, [r3, #16]
   330d0:	bne	33080 <__printf_chk@plt+0x219c0>
   330d4:	b	32f40 <__printf_chk@plt+0x21880>
   330d8:	mov	r0, #0
   330dc:	bl	22534 <__printf_chk@plt+0x10e74>
   330e0:	cmp	r0, #10
   330e4:	bne	33048 <__printf_chk@plt+0x21988>
   330e8:	ldr	r3, [r9, #516]	; 0x204
   330ec:	sub	r5, r4, #10
   330f0:	str	r3, [r9, #512]	; 0x200
   330f4:	clz	r5, r5
   330f8:	str	r7, [r9, #516]	; 0x204
   330fc:	lsr	r5, r5, #5
   33100:	b	32fe0 <__printf_chk@plt+0x21920>
   33104:	add	r6, r6, #1
   33108:	b	32fd4 <__printf_chk@plt+0x21914>
   3310c:	andeq	sp, r7, r0, lsl r0
   33110:	andeq	r2, r8, r0, asr #25
   33114:	andeq	r2, r8, r8, lsr #26
   33118:	push	{r4, r5, lr}
   3311c:	sub	sp, sp, #12
   33120:	ldr	r4, [pc, #128]	; 331a8 <__printf_chk@plt+0x21ae8>
   33124:	ldr	r0, [r4, #2760]	; 0xac8
   33128:	cmp	r0, #0
   3312c:	beq	33178 <__printf_chk@plt+0x21ab8>
   33130:	add	r0, r4, #2752	; 0xac0
   33134:	add	r0, r0, #8
   33138:	bl	2409c <__printf_chk@plt+0x129dc>
   3313c:	cmp	r0, #0
   33140:	bne	3319c <__printf_chk@plt+0x21adc>
   33144:	ldr	r3, [r4, #124]	; 0x7c
   33148:	sub	r3, r3, #11
   3314c:	bics	r3, r3, #8
   33150:	bne	33170 <__printf_chk@plt+0x21ab0>
   33154:	add	r5, r4, #104	; 0x68
   33158:	mov	r0, r5
   3315c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33160:	ldr	r3, [r4, #124]	; 0x7c
   33164:	sub	r3, r3, #11
   33168:	bics	r3, r3, #8
   3316c:	beq	33158 <__printf_chk@plt+0x21a98>
   33170:	add	sp, sp, #12
   33174:	pop	{r4, r5, pc}
   33178:	ldr	r3, [pc, #44]	; 331ac <__printf_chk@plt+0x21aec>
   3317c:	ldr	r3, [r3, #4]
   33180:	tst	r3, #16
   33184:	beq	3319c <__printf_chk@plt+0x21adc>
   33188:	ldr	r3, [pc, #32]	; 331b0 <__printf_chk@plt+0x21af0>
   3318c:	ldr	r1, [pc, #32]	; 331b4 <__printf_chk@plt+0x21af4>
   33190:	str	r3, [sp]
   33194:	mov	r2, r3
   33198:	bl	22bc0 <__printf_chk@plt+0x11500>
   3319c:	add	sp, sp, #12
   331a0:	pop	{r4, r5, lr}
   331a4:	b	32f14 <__printf_chk@plt+0x21854>
   331a8:	andeq	r2, r8, r0, asr #25
   331ac:	andeq	sp, r7, r0, lsl r0
   331b0:	andeq	r6, r8, r0, lsr #15
   331b4:			; <UNDEFINED> instruction: 0x000591bc
   331b8:	push	{r4, r5, r6, lr}
   331bc:	ldr	r4, [pc, #188]	; 33280 <__printf_chk@plt+0x21bc0>
   331c0:	ldr	r3, [r4, #3060]	; 0xbf4
   331c4:	cmp	r3, #0
   331c8:	beq	33278 <__printf_chk@plt+0x21bb8>
   331cc:	ldr	r6, [pc, #176]	; 33284 <__printf_chk@plt+0x21bc4>
   331d0:	mov	r3, #1
   331d4:	str	r3, [r4, #3064]	; 0xbf8
   331d8:	ldr	r1, [r6]
   331dc:	mov	r5, #0
   331e0:	ldr	r3, [r1, #12]
   331e4:	ldr	ip, [r1, #16]
   331e8:	cmp	r3, ip
   331ec:	add	r2, r3, #1
   331f0:	bcs	33224 <__printf_chk@plt+0x21b64>
   331f4:	str	r2, [r1, #12]
   331f8:	ldrb	r0, [r3]
   331fc:	mov	r3, r2
   33200:	cmp	r0, #10
   33204:	bne	331e8 <__printf_chk@plt+0x21b28>
   33208:	ldr	r0, [r4, #516]	; 0x204
   3320c:	mov	r3, r2
   33210:	str	r0, [r4, #512]	; 0x200
   33214:	str	r5, [r4, #516]	; 0x204
   33218:	cmp	r3, ip
   3321c:	add	r2, r3, #1
   33220:	bcc	331f4 <__printf_chk@plt+0x21b34>
   33224:	mov	r0, #0
   33228:	bl	22534 <__printf_chk@plt+0x10e74>
   3322c:	cmp	r0, #10
   33230:	beq	3324c <__printf_chk@plt+0x21b8c>
   33234:	cmn	r0, #1
   33238:	beq	3326c <__printf_chk@plt+0x21bac>
   3323c:	ldr	r1, [r6]
   33240:	ldr	r3, [r1, #12]
   33244:	ldr	ip, [r1, #16]
   33248:	b	331e8 <__printf_chk@plt+0x21b28>
   3324c:	ldr	r1, [r6]
   33250:	ldr	r0, [r4, #516]	; 0x204
   33254:	str	r5, [r4, #516]	; 0x204
   33258:	ldr	r2, [r1, #12]
   3325c:	ldr	ip, [r1, #16]
   33260:	mov	r3, r2
   33264:	str	r0, [r4, #512]	; 0x200
   33268:	b	33218 <__printf_chk@plt+0x21b58>
   3326c:	ldr	r0, [pc, #20]	; 33288 <__printf_chk@plt+0x21bc8>
   33270:	pop	{r4, r5, r6, lr}
   33274:	b	2b1d0 <__printf_chk@plt+0x19b10>
   33278:	pop	{r4, r5, r6, lr}
   3327c:	b	30088 <__printf_chk@plt+0x1e9c8>
   33280:	andeq	r2, r8, r0, asr #25
   33284:	andeq	sp, r7, r0, lsl r0
   33288:	andeq	r2, r8, r8, lsr #26
   3328c:	push	{r4, r5, r6, lr}
   33290:	ldr	r4, [pc, #180]	; 3334c <__printf_chk@plt+0x21c8c>
   33294:	ldr	r3, [r4, #3060]	; 0xbf4
   33298:	cmp	r3, #0
   3329c:	beq	33344 <__printf_chk@plt+0x21c84>
   332a0:	ldr	r6, [pc, #168]	; 33350 <__printf_chk@plt+0x21c90>
   332a4:	mov	r5, #0
   332a8:	ldr	r1, [r6]
   332ac:	ldr	r3, [r1, #12]
   332b0:	ldr	ip, [r1, #16]
   332b4:	cmp	r3, ip
   332b8:	add	r2, r3, #1
   332bc:	bcs	332f0 <__printf_chk@plt+0x21c30>
   332c0:	str	r2, [r1, #12]
   332c4:	ldrb	r0, [r3]
   332c8:	mov	r3, r2
   332cc:	cmp	r0, #10
   332d0:	bne	332b4 <__printf_chk@plt+0x21bf4>
   332d4:	ldr	r0, [r4, #516]	; 0x204
   332d8:	mov	r3, r2
   332dc:	str	r0, [r4, #512]	; 0x200
   332e0:	str	r5, [r4, #516]	; 0x204
   332e4:	cmp	r3, ip
   332e8:	add	r2, r3, #1
   332ec:	bcc	332c0 <__printf_chk@plt+0x21c00>
   332f0:	mov	r0, #0
   332f4:	bl	22534 <__printf_chk@plt+0x10e74>
   332f8:	cmp	r0, #10
   332fc:	beq	33318 <__printf_chk@plt+0x21c58>
   33300:	cmn	r0, #1
   33304:	beq	33338 <__printf_chk@plt+0x21c78>
   33308:	ldr	r1, [r6]
   3330c:	ldr	r3, [r1, #12]
   33310:	ldr	ip, [r1, #16]
   33314:	b	332b4 <__printf_chk@plt+0x21bf4>
   33318:	ldr	r1, [r6]
   3331c:	ldr	r0, [r4, #516]	; 0x204
   33320:	str	r5, [r4, #516]	; 0x204
   33324:	ldr	r2, [r1, #12]
   33328:	ldr	ip, [r1, #16]
   3332c:	mov	r3, r2
   33330:	str	r0, [r4, #512]	; 0x200
   33334:	b	332e4 <__printf_chk@plt+0x21c24>
   33338:	ldr	r0, [pc, #20]	; 33354 <__printf_chk@plt+0x21c94>
   3333c:	pop	{r4, r5, r6, lr}
   33340:	b	2b1d0 <__printf_chk@plt+0x19b10>
   33344:	pop	{r4, r5, r6, lr}
   33348:	b	30088 <__printf_chk@plt+0x1e9c8>
   3334c:	andeq	r2, r8, r0, asr #25
   33350:	andeq	sp, r7, r0, lsl r0
   33354:	andeq	r2, r8, r8, lsr #26
   33358:	push	{r4, r5, r6, r7, r8, lr}
   3335c:	sub	sp, sp, #48	; 0x30
   33360:	ldr	r6, [pc, #272]	; 33478 <__printf_chk@plt+0x21db8>
   33364:	mov	r1, #0
   33368:	mov	r0, #1
   3336c:	ldr	r3, [r6]
   33370:	str	r3, [sp, #44]	; 0x2c
   33374:	bl	2e024 <__printf_chk@plt+0x1c964>
   33378:	subs	r7, r0, #0
   3337c:	beq	33460 <__printf_chk@plt+0x21da0>
   33380:	ldr	r4, [pc, #244]	; 3347c <__printf_chk@plt+0x21dbc>
   33384:	ldr	r3, [r4, #124]	; 0x7c
   33388:	bic	r3, r3, #16
   3338c:	cmp	r3, #13
   33390:	beq	333b0 <__printf_chk@plt+0x21cf0>
   33394:	add	r5, r4, #104	; 0x68
   33398:	mov	r0, r5
   3339c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   333a0:	ldr	r3, [r4, #124]	; 0x7c
   333a4:	bic	r3, r3, #16
   333a8:	cmp	r3, #13
   333ac:	bne	33398 <__printf_chk@plt+0x21cd8>
   333b0:	bl	1160c <__errno_location@plt>
   333b4:	mov	r4, #0
   333b8:	mov	r3, r4
   333bc:	mov	r2, r4
   333c0:	mov	r1, r7
   333c4:	str	r4, [r0]
   333c8:	mov	r5, r0
   333cc:	ldr	r0, [pc, #172]	; 33480 <__printf_chk@plt+0x21dc0>
   333d0:	bl	51b64 <_ZdlPv@@Base+0x808>
   333d4:	subs	r8, r0, #0
   333d8:	beq	33420 <__printf_chk@plt+0x21d60>
   333dc:	mov	r0, #560	; 0x230
   333e0:	bl	5130c <_Znwj@@Base>
   333e4:	mov	r3, r4
   333e8:	mov	r2, r7
   333ec:	mov	r1, r8
   333f0:	mov	r5, r0
   333f4:	bl	2235c <__printf_chk@plt+0x10c9c>
   333f8:	mov	r0, r5
   333fc:	bl	231a0 <__printf_chk@plt+0x11ae0>
   33400:	ldr	r0, [pc, #124]	; 33484 <__printf_chk@plt+0x21dc4>
   33404:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33408:	ldr	r2, [sp, #44]	; 0x2c
   3340c:	ldr	r3, [r6]
   33410:	cmp	r2, r3
   33414:	bne	33468 <__printf_chk@plt+0x21da8>
   33418:	add	sp, sp, #48	; 0x30
   3341c:	pop	{r4, r5, r6, r7, r8, pc}
   33420:	mov	r1, r7
   33424:	add	r0, sp, #8
   33428:	bl	4c730 <__printf_chk@plt+0x3b070>
   3342c:	ldr	r0, [r5]
   33430:	bl	113a8 <strerror@plt>
   33434:	mov	r1, r0
   33438:	add	r0, sp, #24
   3343c:	bl	4c730 <__printf_chk@plt+0x3b070>
   33440:	ldr	r1, [pc, #64]	; 33488 <__printf_chk@plt+0x21dc8>
   33444:	add	r3, sp, #24
   33448:	str	r1, [sp]
   3344c:	add	r2, sp, #8
   33450:	ldr	r1, [pc, #52]	; 3348c <__printf_chk@plt+0x21dcc>
   33454:	mov	r0, #2
   33458:	bl	22bc0 <__printf_chk@plt+0x11500>
   3345c:	b	33400 <__printf_chk@plt+0x21d40>
   33460:	bl	2fb28 <__printf_chk@plt+0x1e468>
   33464:	b	33408 <__printf_chk@plt+0x21d48>
   33468:	bl	1148c <__stack_chk_fail@plt>
   3346c:	mov	r0, r5
   33470:	bl	5135c <_ZdlPv@@Base>
   33474:	bl	11498 <__cxa_end_cleanup@plt>
   33478:	andeq	ip, r7, r0, lsl sp
   3347c:	andeq	r2, r8, r0, asr #25
   33480:	andeq	r2, r8, r8, ror lr
   33484:	andeq	r2, r8, r8, lsr #26
   33488:	andeq	r6, r8, r0, lsr #15
   3348c:	andeq	r8, r5, r4, lsl r1
   33490:	ldr	r3, [pc, #528]	; 336a8 <__printf_chk@plt+0x21fe8>
   33494:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33498:	sub	sp, sp, #52	; 0x34
   3349c:	ldr	r9, [pc, #520]	; 336ac <__printf_chk@plt+0x21fec>
   334a0:	ldr	r1, [r3, #560]	; 0x230
   334a4:	ldr	r2, [r9]
   334a8:	cmp	r1, #0
   334ac:	str	r2, [sp, #44]	; 0x2c
   334b0:	beq	335c0 <__printf_chk@plt+0x21f00>
   334b4:	ldr	r3, [r3, #124]	; 0x7c
   334b8:	bic	r3, r3, #16
   334bc:	cmp	r3, #13
   334c0:	beq	33588 <__printf_chk@plt+0x21ec8>
   334c4:	mov	r2, #0
   334c8:	mov	r1, r2
   334cc:	mov	r0, r2
   334d0:	bl	27450 <__printf_chk@plt+0x15d90>
   334d4:	cmp	r0, #32
   334d8:	cmpne	r0, #9
   334dc:	mov	r4, r0
   334e0:	beq	334c4 <__printf_chk@plt+0x21e04>
   334e4:	mov	r0, #24
   334e8:	bl	113d8 <_Znaj@plt>
   334ec:	cmn	r4, #1
   334f0:	cmpne	r4, #10
   334f4:	moveq	r6, #1
   334f8:	movne	r6, #0
   334fc:	mov	r7, r0
   33500:	beq	33690 <__printf_chk@plt+0x21fd0>
   33504:	mov	r8, #24
   33508:	b	3353c <__printf_chk@plt+0x21e7c>
   3350c:	mov	r1, r4
   33510:	add	r0, r7, r6
   33514:	bl	11444 <strcpy@plt>
   33518:	mov	r2, #0
   3351c:	mov	r1, r2
   33520:	mov	r0, r2
   33524:	bl	27450 <__printf_chk@plt+0x15d90>
   33528:	mov	r6, r5
   3352c:	cmn	r0, #1
   33530:	cmpne	r0, #10
   33534:	mov	r4, r0
   33538:	beq	335e0 <__printf_chk@plt+0x21f20>
   3353c:	mov	r0, r4
   33540:	bl	268a4 <__printf_chk@plt+0x151e4>
   33544:	mov	r4, r0
   33548:	bl	115a0 <strlen@plt>
   3354c:	add	r5, r0, r6
   33550:	cmp	r5, r8
   33554:	blt	3350c <__printf_chk@plt+0x21e4c>
   33558:	lsl	sl, r8, #1
   3355c:	mov	r0, sl
   33560:	bl	113d8 <_Znaj@plt>
   33564:	mov	r2, r8
   33568:	mov	r1, r7
   3356c:	mov	r8, sl
   33570:	mov	fp, r0
   33574:	bl	1157c <memcpy@plt>
   33578:	mov	r0, r7
   3357c:	bl	114f8 <_ZdaPv@plt>
   33580:	mov	r7, fp
   33584:	b	3350c <__printf_chk@plt+0x21e4c>
   33588:	ldr	r3, [pc, #288]	; 336b0 <__printf_chk@plt+0x21ff0>
   3358c:	ldr	r1, [pc, #288]	; 336b4 <__printf_chk@plt+0x21ff4>
   33590:	str	r3, [sp]
   33594:	mov	r2, r3
   33598:	mov	r0, #2
   3359c:	bl	22bc0 <__printf_chk@plt+0x11500>
   335a0:	ldr	r0, [pc, #272]	; 336b8 <__printf_chk@plt+0x21ff8>
   335a4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   335a8:	ldr	r2, [sp, #44]	; 0x2c
   335ac:	ldr	r3, [r9]
   335b0:	cmp	r2, r3
   335b4:	bne	33698 <__printf_chk@plt+0x21fd8>
   335b8:	add	sp, sp, #52	; 0x34
   335bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   335c0:	ldr	r3, [pc, #232]	; 336b0 <__printf_chk@plt+0x21ff0>
   335c4:	ldr	r1, [pc, #240]	; 336bc <__printf_chk@plt+0x21ffc>
   335c8:	str	r3, [sp]
   335cc:	mov	r2, r3
   335d0:	mov	r0, #2
   335d4:	bl	22bc0 <__printf_chk@plt+0x11500>
   335d8:	bl	2fb28 <__printf_chk@plt+0x1e468>
   335dc:	b	335a8 <__printf_chk@plt+0x21ee8>
   335e0:	add	r5, r7, r5
   335e4:	mov	r4, #0
   335e8:	strb	r4, [r5]
   335ec:	bl	1160c <__errno_location@plt>
   335f0:	ldr	r1, [pc, #200]	; 336c0 <__printf_chk@plt+0x22000>
   335f4:	str	r4, [r0]
   335f8:	mov	r5, r0
   335fc:	mov	r0, r7
   33600:	bl	11318 <popen@plt>
   33604:	subs	r6, r0, #0
   33608:	beq	33650 <__printf_chk@plt+0x21f90>
   3360c:	mov	r2, r4
   33610:	mov	r1, r7
   33614:	add	r0, sp, #24
   33618:	bl	52830 <_ZdlPv@@Base+0x14d4>
   3361c:	mov	r0, #560	; 0x230
   33620:	ldr	r5, [sp, #24]
   33624:	bl	5130c <_Znwj@@Base>
   33628:	mov	r2, r5
   3362c:	mov	r1, r6
   33630:	mov	r3, #1
   33634:	mov	r4, r0
   33638:	bl	2235c <__printf_chk@plt+0x10c9c>
   3363c:	mov	r0, r4
   33640:	bl	231a0 <__printf_chk@plt+0x11ae0>
   33644:	mov	r0, r7
   33648:	bl	114f8 <_ZdaPv@plt>
   3364c:	b	335a0 <__printf_chk@plt+0x21ee0>
   33650:	mov	r1, r7
   33654:	add	r0, sp, #8
   33658:	bl	4c730 <__printf_chk@plt+0x3b070>
   3365c:	ldr	r0, [r5]
   33660:	bl	113a8 <strerror@plt>
   33664:	mov	r1, r0
   33668:	add	r0, sp, #24
   3366c:	bl	4c730 <__printf_chk@plt+0x3b070>
   33670:	ldr	r1, [pc, #56]	; 336b0 <__printf_chk@plt+0x21ff0>
   33674:	add	r3, sp, #24
   33678:	str	r1, [sp]
   3367c:	add	r2, sp, #8
   33680:	ldr	r1, [pc, #60]	; 336c4 <__printf_chk@plt+0x22004>
   33684:	mov	r0, #2
   33688:	bl	22bc0 <__printf_chk@plt+0x11500>
   3368c:	b	33644 <__printf_chk@plt+0x21f84>
   33690:	mov	r5, r0
   33694:	b	335e4 <__printf_chk@plt+0x21f24>
   33698:	bl	1148c <__stack_chk_fail@plt>
   3369c:	mov	r0, r4
   336a0:	bl	5135c <_ZdlPv@@Base>
   336a4:	bl	11498 <__cxa_end_cleanup@plt>
   336a8:	andeq	r2, r8, r0, asr #25
   336ac:	andeq	ip, r7, r0, lsl sp
   336b0:	andeq	r6, r8, r0, lsr #15
   336b4:	strdeq	r9, [r5], -ip
   336b8:	andeq	r2, r8, r8, lsr #26
   336bc:	ldrdeq	r9, [r5], -r4
   336c0:	andeq	r8, r5, ip, asr r4
   336c4:	andeq	r9, r5, ip, lsl #4
   336c8:	push	{r4, r5, r6, r7, lr}
   336cc:	sub	sp, sp, #300	; 0x12c
   336d0:	ldr	r6, [pc, #140]	; 33764 <__printf_chk@plt+0x220a4>
   336d4:	mov	r1, #0
   336d8:	mov	r0, #1
   336dc:	ldr	r3, [r6]
   336e0:	str	r3, [sp, #292]	; 0x124
   336e4:	bl	2e024 <__printf_chk@plt+0x1c964>
   336e8:	subs	r7, r0, #0
   336ec:	beq	33758 <__printf_chk@plt+0x22098>
   336f0:	ldr	r4, [pc, #112]	; 33768 <__printf_chk@plt+0x220a8>
   336f4:	ldr	r3, [r4, #124]	; 0x7c
   336f8:	bic	r3, r3, #16
   336fc:	cmp	r3, #13
   33700:	beq	33720 <__printf_chk@plt+0x22060>
   33704:	add	r5, r4, #104	; 0x68
   33708:	mov	r0, r5
   3370c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33710:	ldr	r3, [r4, #124]	; 0x7c
   33714:	bic	r3, r3, #16
   33718:	cmp	r3, #13
   3371c:	bne	33708 <__printf_chk@plt+0x22048>
   33720:	bl	1160c <__errno_location@plt>
   33724:	mov	r3, #0
   33728:	mov	r1, r7
   3372c:	str	r3, [r0]
   33730:	add	r0, sp, #4
   33734:	bl	2652c <__printf_chk@plt+0x14e6c>
   33738:	ldr	r0, [pc, #44]	; 3376c <__printf_chk@plt+0x220ac>
   3373c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33740:	ldr	r2, [sp, #292]	; 0x124
   33744:	ldr	r3, [r6]
   33748:	cmp	r2, r3
   3374c:	bne	33760 <__printf_chk@plt+0x220a0>
   33750:	add	sp, sp, #300	; 0x12c
   33754:	pop	{r4, r5, r6, r7, pc}
   33758:	bl	2fb28 <__printf_chk@plt+0x1e468>
   3375c:	b	33740 <__printf_chk@plt+0x22080>
   33760:	bl	1148c <__stack_chk_fail@plt>
   33764:	andeq	ip, r7, r0, lsl sp
   33768:	andeq	r2, r8, r0, asr #25
   3376c:	andeq	r2, r8, r8, lsr #26
   33770:	ldr	r3, [pc, #396]	; 33904 <__printf_chk@plt+0x22244>
   33774:	push	{r4, r5, r6, lr}
   33778:	sub	sp, sp, #32
   3377c:	ldr	r5, [pc, #388]	; 33908 <__printf_chk@plt+0x22248>
   33780:	ldr	r3, [r3, #124]	; 0x7c
   33784:	ldr	r2, [r5]
   33788:	bic	r3, r3, #16
   3378c:	cmp	r3, #13
   33790:	str	r2, [sp, #28]
   33794:	bne	337b8 <__printf_chk@plt+0x220f8>
   33798:	ldr	r0, [pc, #364]	; 3390c <__printf_chk@plt+0x2224c>
   3379c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   337a0:	ldr	r2, [sp, #28]
   337a4:	ldr	r3, [r5]
   337a8:	cmp	r2, r3
   337ac:	bne	338dc <__printf_chk@plt+0x2221c>
   337b0:	add	sp, sp, #32
   337b4:	pop	{r4, r5, r6, pc}
   337b8:	add	r0, sp, #4
   337bc:	bl	51e74 <_ZdlPv@@Base+0xb18>
   337c0:	b	337d0 <__printf_chk@plt+0x22110>
   337c4:	cmp	r0, #32
   337c8:	cmpne	r0, #9
   337cc:	bne	33800 <__printf_chk@plt+0x22140>
   337d0:	mov	r2, #0
   337d4:	mov	r1, r2
   337d8:	mov	r0, r2
   337dc:	bl	27450 <__printf_chk@plt+0x15d90>
   337e0:	cmp	r0, #34	; 0x22
   337e4:	mov	r4, r0
   337e8:	bne	337c4 <__printf_chk@plt+0x22104>
   337ec:	mov	r2, #0
   337f0:	mov	r1, r2
   337f4:	mov	r0, r2
   337f8:	bl	27450 <__printf_chk@plt+0x15d90>
   337fc:	mov	r4, r0
   33800:	ldr	r1, [pc, #264]	; 33910 <__printf_chk@plt+0x22250>
   33804:	add	r0, sp, #4
   33808:	bl	52038 <_ZdlPv@@Base+0xcdc>
   3380c:	b	33834 <__printf_chk@plt+0x22174>
   33810:	ldr	r0, [sp, #4]
   33814:	add	r1, r3, #1
   33818:	mov	r2, #0
   3381c:	str	r1, [sp, #8]
   33820:	strb	r4, [r0, r3]
   33824:	mov	r1, r2
   33828:	mov	r0, r2
   3382c:	bl	27450 <__printf_chk@plt+0x15d90>
   33830:	mov	r4, r0
   33834:	cmn	r4, #1
   33838:	cmpne	r4, #10
   3383c:	ldr	r3, [sp, #8]
   33840:	ldr	r2, [sp, #12]
   33844:	beq	33864 <__printf_chk@plt+0x221a4>
   33848:	cmp	r3, r2
   3384c:	uxtb	r4, r4
   33850:	blt	33810 <__printf_chk@plt+0x22150>
   33854:	add	r0, sp, #4
   33858:	bl	52138 <_ZdlPv@@Base+0xddc>
   3385c:	ldr	r3, [sp, #8]
   33860:	b	33810 <__printf_chk@plt+0x22150>
   33864:	cmp	r3, r2
   33868:	bge	338cc <__printf_chk@plt+0x2220c>
   3386c:	ldr	r1, [sp, #4]
   33870:	ldr	r2, [pc, #156]	; 33914 <__printf_chk@plt+0x22254>
   33874:	mov	r0, #10
   33878:	add	ip, r3, #1
   3387c:	str	ip, [sp, #8]
   33880:	strb	r0, [r1, r3]
   33884:	add	r0, sp, #16
   33888:	add	r1, sp, #4
   3388c:	ldr	r6, [r2]
   33890:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   33894:	mov	r0, #44	; 0x2c
   33898:	bl	5130c <_Znwj@@Base>
   3389c:	mov	r2, #0
   338a0:	add	r1, sp, #16
   338a4:	mov	r4, r0
   338a8:	bl	447c0 <__printf_chk@plt+0x33100>
   338ac:	mov	r1, r4
   338b0:	mov	r0, r6
   338b4:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   338b8:	add	r0, sp, #16
   338bc:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   338c0:	add	r0, sp, #4
   338c4:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   338c8:	b	33798 <__printf_chk@plt+0x220d8>
   338cc:	add	r0, sp, #4
   338d0:	bl	52138 <_ZdlPv@@Base+0xddc>
   338d4:	ldr	r3, [sp, #8]
   338d8:	b	3386c <__printf_chk@plt+0x221ac>
   338dc:	bl	1148c <__stack_chk_fail@plt>
   338e0:	b	338ec <__printf_chk@plt+0x2222c>
   338e4:	mov	r0, r4
   338e8:	bl	5135c <_ZdlPv@@Base>
   338ec:	add	r0, sp, #16
   338f0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   338f4:	add	r0, sp, #4
   338f8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   338fc:	bl	11498 <__cxa_end_cleanup@plt>
   33900:	b	338f4 <__printf_chk@plt+0x22234>
   33904:	andeq	r2, r8, r0, asr #25
   33908:	andeq	ip, r7, r0, lsl sp
   3390c:	andeq	r2, r8, r8, lsr #26
   33910:	andeq	r9, r5, r0, lsr r2
   33914:	strdeq	r2, [r8], -r8
   33918:	ldr	r3, [pc, #396]	; 33aac <__printf_chk@plt+0x223ec>
   3391c:	push	{r4, r5, r6, lr}
   33920:	sub	sp, sp, #32
   33924:	ldr	r5, [pc, #388]	; 33ab0 <__printf_chk@plt+0x223f0>
   33928:	ldr	r3, [r3, #124]	; 0x7c
   3392c:	ldr	r2, [r5]
   33930:	bic	r3, r3, #16
   33934:	cmp	r3, #13
   33938:	str	r2, [sp, #28]
   3393c:	bne	33960 <__printf_chk@plt+0x222a0>
   33940:	ldr	r0, [pc, #364]	; 33ab4 <__printf_chk@plt+0x223f4>
   33944:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33948:	ldr	r2, [sp, #28]
   3394c:	ldr	r3, [r5]
   33950:	cmp	r2, r3
   33954:	bne	33a84 <__printf_chk@plt+0x223c4>
   33958:	add	sp, sp, #32
   3395c:	pop	{r4, r5, r6, pc}
   33960:	add	r0, sp, #4
   33964:	bl	51e74 <_ZdlPv@@Base+0xb18>
   33968:	b	33978 <__printf_chk@plt+0x222b8>
   3396c:	cmp	r0, #32
   33970:	cmpne	r0, #9
   33974:	bne	339a8 <__printf_chk@plt+0x222e8>
   33978:	mov	r2, #0
   3397c:	mov	r1, r2
   33980:	mov	r0, r2
   33984:	bl	27450 <__printf_chk@plt+0x15d90>
   33988:	cmp	r0, #34	; 0x22
   3398c:	mov	r4, r0
   33990:	bne	3396c <__printf_chk@plt+0x222ac>
   33994:	mov	r2, #0
   33998:	mov	r1, r2
   3399c:	mov	r0, r2
   339a0:	bl	27450 <__printf_chk@plt+0x15d90>
   339a4:	mov	r4, r0
   339a8:	ldr	r1, [pc, #264]	; 33ab8 <__printf_chk@plt+0x223f8>
   339ac:	add	r0, sp, #4
   339b0:	bl	52038 <_ZdlPv@@Base+0xcdc>
   339b4:	b	339dc <__printf_chk@plt+0x2231c>
   339b8:	ldr	r0, [sp, #4]
   339bc:	add	r1, r3, #1
   339c0:	mov	r2, #0
   339c4:	str	r1, [sp, #8]
   339c8:	strb	r4, [r0, r3]
   339cc:	mov	r1, r2
   339d0:	mov	r0, r2
   339d4:	bl	27450 <__printf_chk@plt+0x15d90>
   339d8:	mov	r4, r0
   339dc:	cmn	r4, #1
   339e0:	cmpne	r4, #10
   339e4:	ldr	r3, [sp, #8]
   339e8:	ldr	r2, [sp, #12]
   339ec:	beq	33a0c <__printf_chk@plt+0x2234c>
   339f0:	cmp	r3, r2
   339f4:	uxtb	r4, r4
   339f8:	blt	339b8 <__printf_chk@plt+0x222f8>
   339fc:	add	r0, sp, #4
   33a00:	bl	52138 <_ZdlPv@@Base+0xddc>
   33a04:	ldr	r3, [sp, #8]
   33a08:	b	339b8 <__printf_chk@plt+0x222f8>
   33a0c:	cmp	r3, r2
   33a10:	bge	33a74 <__printf_chk@plt+0x223b4>
   33a14:	ldr	r1, [sp, #4]
   33a18:	ldr	r2, [pc, #156]	; 33abc <__printf_chk@plt+0x223fc>
   33a1c:	mov	r0, #10
   33a20:	add	ip, r3, #1
   33a24:	str	ip, [sp, #8]
   33a28:	strb	r0, [r1, r3]
   33a2c:	add	r0, sp, #16
   33a30:	add	r1, sp, #4
   33a34:	ldr	r6, [r2]
   33a38:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   33a3c:	mov	r0, #44	; 0x2c
   33a40:	bl	5130c <_Znwj@@Base>
   33a44:	mov	r2, #1
   33a48:	add	r1, sp, #16
   33a4c:	mov	r4, r0
   33a50:	bl	447c0 <__printf_chk@plt+0x33100>
   33a54:	mov	r1, r4
   33a58:	mov	r0, r6
   33a5c:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   33a60:	add	r0, sp, #16
   33a64:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   33a68:	add	r0, sp, #4
   33a6c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   33a70:	b	33940 <__printf_chk@plt+0x22280>
   33a74:	add	r0, sp, #4
   33a78:	bl	52138 <_ZdlPv@@Base+0xddc>
   33a7c:	ldr	r3, [sp, #8]
   33a80:	b	33a14 <__printf_chk@plt+0x22354>
   33a84:	bl	1148c <__stack_chk_fail@plt>
   33a88:	b	33a94 <__printf_chk@plt+0x223d4>
   33a8c:	mov	r0, r4
   33a90:	bl	5135c <_ZdlPv@@Base>
   33a94:	add	r0, sp, #16
   33a98:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   33a9c:	add	r0, sp, #4
   33aa0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   33aa4:	bl	11498 <__cxa_end_cleanup@plt>
   33aa8:	b	33a9c <__printf_chk@plt+0x223dc>
   33aac:	andeq	r2, r8, r0, asr #25
   33ab0:	andeq	ip, r7, r0, lsl sp
   33ab4:	andeq	r2, r8, r8, lsr #26
   33ab8:	andeq	r9, r5, r0, lsr r2
   33abc:	strdeq	r2, [r8], -r8
   33ac0:	ldr	r3, [pc, #228]	; 33bac <__printf_chk@plt+0x224ec>
   33ac4:	push	{r4, r5, r6, lr}
   33ac8:	mov	r5, r0
   33acc:	ldr	r3, [r3, #124]	; 0x7c
   33ad0:	bic	r3, r3, #16
   33ad4:	cmp	r3, #13
   33ad8:	bne	33afc <__printf_chk@plt+0x2243c>
   33adc:	ldr	r4, [pc, #204]	; 33bb0 <__printf_chk@plt+0x224f0>
   33ae0:	cmp	r5, #0
   33ae4:	ldr	r0, [r4]
   33ae8:	bne	33b8c <__printf_chk@plt+0x224cc>
   33aec:	bl	1163c <fflush@plt>
   33af0:	ldr	r0, [pc, #188]	; 33bb4 <__printf_chk@plt+0x224f4>
   33af4:	pop	{r4, r5, r6, lr}
   33af8:	b	2b1d0 <__printf_chk@plt+0x19b10>
   33afc:	adds	r4, r1, #0
   33b00:	movne	r4, #1
   33b04:	b	33b14 <__printf_chk@plt+0x22454>
   33b08:	cmp	r0, #32
   33b0c:	cmpne	r0, #9
   33b10:	bne	33b48 <__printf_chk@plt+0x22488>
   33b14:	mov	r2, #0
   33b18:	mov	r1, r2
   33b1c:	mov	r0, r2
   33b20:	bl	27450 <__printf_chk@plt+0x15d90>
   33b24:	cmp	r0, #34	; 0x22
   33b28:	movne	r3, #0
   33b2c:	andeq	r3, r4, #1
   33b30:	cmp	r3, #0
   33b34:	beq	33b08 <__printf_chk@plt+0x22448>
   33b38:	mov	r2, #0
   33b3c:	mov	r1, r2
   33b40:	mov	r0, r2
   33b44:	bl	27450 <__printf_chk@plt+0x15d90>
   33b48:	cmn	r0, #1
   33b4c:	cmpne	r0, #10
   33b50:	ldrne	r4, [pc, #88]	; 33bb0 <__printf_chk@plt+0x224f0>
   33b54:	beq	33adc <__printf_chk@plt+0x2241c>
   33b58:	bl	268a4 <__printf_chk@plt+0x151e4>
   33b5c:	ldr	r1, [r4]
   33b60:	bl	11678 <fputs@plt>
   33b64:	mov	r2, #0
   33b68:	mov	r1, r2
   33b6c:	mov	r0, r2
   33b70:	bl	27450 <__printf_chk@plt+0x15d90>
   33b74:	cmn	r0, #1
   33b78:	cmpne	r0, #10
   33b7c:	bne	33b58 <__printf_chk@plt+0x22498>
   33b80:	cmp	r5, #0
   33b84:	ldr	r0, [r4]
   33b88:	beq	33aec <__printf_chk@plt+0x2242c>
   33b8c:	mov	r1, r0
   33b90:	mov	r0, #10
   33b94:	bl	11564 <fputc@plt>
   33b98:	ldr	r0, [r4]
   33b9c:	bl	1163c <fflush@plt>
   33ba0:	ldr	r0, [pc, #12]	; 33bb4 <__printf_chk@plt+0x224f4>
   33ba4:	pop	{r4, r5, r6, lr}
   33ba8:	b	2b1d0 <__printf_chk@plt+0x19b10>
   33bac:	andeq	r2, r8, r0, asr #25
   33bb0:	andeq	r2, r8, r8, lsr #23
   33bb4:	andeq	r2, r8, r8, lsr #26
   33bb8:	mov	r1, #0
   33bbc:	mov	r0, #1
   33bc0:	b	33ac0 <__printf_chk@plt+0x22400>
   33bc4:	mov	r1, #1
   33bc8:	mov	r0, r1
   33bcc:	b	33ac0 <__printf_chk@plt+0x22400>
   33bd0:	mov	r1, #1
   33bd4:	mov	r0, #0
   33bd8:	b	33ac0 <__printf_chk@plt+0x22400>
   33bdc:	push	{r4, r5, r6, r7, lr}
   33be0:	sub	sp, sp, #36	; 0x24
   33be4:	ldr	r5, [pc, #236]	; 33cd8 <__printf_chk@plt+0x22618>
   33be8:	mov	r7, r0
   33bec:	mov	r0, #1
   33bf0:	ldr	r3, [r5]
   33bf4:	str	r3, [sp, #28]
   33bf8:	bl	30944 <__printf_chk@plt+0x1f284>
   33bfc:	subs	r6, r0, #0
   33c00:	beq	33ccc <__printf_chk@plt+0x2260c>
   33c04:	mov	r2, #0
   33c08:	mov	r1, r6
   33c0c:	ldr	r0, [pc, #200]	; 33cdc <__printf_chk@plt+0x2261c>
   33c10:	bl	13364 <__printf_chk@plt+0x1ca4>
   33c14:	subs	r4, r0, #0
   33c18:	beq	33ca8 <__printf_chk@plt+0x225e8>
   33c1c:	mov	r2, #0
   33c20:	mov	r1, r2
   33c24:	mov	r0, r2
   33c28:	bl	27450 <__printf_chk@plt+0x15d90>
   33c2c:	cmp	r0, #32
   33c30:	beq	33c1c <__printf_chk@plt+0x2255c>
   33c34:	cmp	r0, #34	; 0x22
   33c38:	bne	33c5c <__printf_chk@plt+0x2259c>
   33c3c:	b	33c4c <__printf_chk@plt+0x2258c>
   33c40:	bl	268a4 <__printf_chk@plt+0x151e4>
   33c44:	mov	r1, r4
   33c48:	bl	11678 <fputs@plt>
   33c4c:	mov	r2, #0
   33c50:	mov	r1, r2
   33c54:	mov	r0, r2
   33c58:	bl	27450 <__printf_chk@plt+0x15d90>
   33c5c:	cmn	r0, #1
   33c60:	cmpne	r0, #10
   33c64:	bne	33c40 <__printf_chk@plt+0x22580>
   33c68:	cmp	r7, #0
   33c6c:	bne	33c98 <__printf_chk@plt+0x225d8>
   33c70:	mov	r0, r4
   33c74:	bl	1163c <fflush@plt>
   33c78:	ldr	r0, [pc, #96]	; 33ce0 <__printf_chk@plt+0x22620>
   33c7c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33c80:	ldr	r2, [sp, #28]
   33c84:	ldr	r3, [r5]
   33c88:	cmp	r2, r3
   33c8c:	bne	33cd4 <__printf_chk@plt+0x22614>
   33c90:	add	sp, sp, #36	; 0x24
   33c94:	pop	{r4, r5, r6, r7, pc}
   33c98:	mov	r1, r4
   33c9c:	mov	r0, #10
   33ca0:	bl	11564 <fputc@plt>
   33ca4:	b	33c70 <__printf_chk@plt+0x225b0>
   33ca8:	mov	r1, r6
   33cac:	add	r0, sp, #8
   33cb0:	bl	4c730 <__printf_chk@plt+0x3b070>
   33cb4:	ldr	r3, [pc, #40]	; 33ce4 <__printf_chk@plt+0x22624>
   33cb8:	add	r2, sp, #8
   33cbc:	str	r3, [sp]
   33cc0:	ldr	r1, [pc, #32]	; 33ce8 <__printf_chk@plt+0x22628>
   33cc4:	mov	r0, #2
   33cc8:	bl	22bc0 <__printf_chk@plt+0x11500>
   33ccc:	bl	2fb28 <__printf_chk@plt+0x1e468>
   33cd0:	b	33c80 <__printf_chk@plt+0x225c0>
   33cd4:	bl	1148c <__stack_chk_fail@plt>
   33cd8:	andeq	ip, r7, r0, lsl sp
   33cdc:	muleq	r8, r0, r7
   33ce0:	andeq	r2, r8, r8, lsr #26
   33ce4:	andeq	r6, r8, r0, lsr #15
   33ce8:	andeq	r9, r5, r4, asr #32
   33cec:	mov	r0, #1
   33cf0:	b	33bdc <__printf_chk@plt+0x2251c>
   33cf4:	mov	r0, #0
   33cf8:	b	33bdc <__printf_chk@plt+0x2251c>
   33cfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   33d00:	mov	r6, r0
   33d04:	ldr	r4, [pc, #496]	; 33efc <__printf_chk@plt+0x2283c>
   33d08:	mov	r8, r1
   33d0c:	ldr	r3, [r4, #124]	; 0x7c
   33d10:	cmp	r3, #19
   33d14:	bne	33d30 <__printf_chk@plt+0x22670>
   33d18:	add	r5, r4, #104	; 0x68
   33d1c:	mov	r0, r5
   33d20:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33d24:	ldr	r3, [r4, #124]	; 0x7c
   33d28:	cmp	r3, #19
   33d2c:	beq	33d1c <__printf_chk@plt+0x2265c>
   33d30:	ldr	r5, [pc, #456]	; 33f00 <__printf_chk@plt+0x22840>
   33d34:	ldr	r7, [pc, #456]	; 33f04 <__printf_chk@plt+0x22844>
   33d38:	mov	r9, #1
   33d3c:	bic	r2, r3, #16
   33d40:	cmp	r2, #13
   33d44:	beq	33de8 <__printf_chk@plt+0x22728>
   33d48:	cmp	r3, #19
   33d4c:	beq	33dc0 <__printf_chk@plt+0x22700>
   33d50:	mov	r1, #1
   33d54:	mov	r0, r5
   33d58:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   33d5c:	subs	sl, r0, #0
   33d60:	beq	33de8 <__printf_chk@plt+0x22728>
   33d64:	mov	r0, r5
   33d68:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33d6c:	ldr	r3, [r4, #124]	; 0x7c
   33d70:	bic	r2, r3, #16
   33d74:	cmp	r2, #13
   33d78:	beq	33ed4 <__printf_chk@plt+0x22814>
   33d7c:	cmp	r3, #19
   33d80:	beq	33df0 <__printf_chk@plt+0x22730>
   33d84:	cmp	r3, #22
   33d88:	beq	33e78 <__printf_chk@plt+0x227b8>
   33d8c:	cmp	r3, #3
   33d90:	beq	33e9c <__printf_chk@plt+0x227dc>
   33d94:	cmp	r3, #7
   33d98:	bne	33e10 <__printf_chk@plt+0x22750>
   33d9c:	mov	r2, #4
   33da0:	mov	r3, #0
   33da4:	strb	r6, [sl, #27]
   33da8:	strb	r2, [sl, #16]
   33dac:	str	r3, [sl, #8]
   33db0:	mov	r0, r5
   33db4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33db8:	ldr	r3, [r4, #124]	; 0x7c
   33dbc:	b	33d3c <__printf_chk@plt+0x2267c>
   33dc0:	mov	r0, r5
   33dc4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33dc8:	ldr	r3, [r4, #124]	; 0x7c
   33dcc:	bic	r2, r3, #16
   33dd0:	cmp	r2, #13
   33dd4:	sub	r3, r3, #3
   33dd8:	clz	r3, r3
   33ddc:	lsr	r3, r3, #5
   33de0:	str	r3, [r7]
   33de4:	bne	33db0 <__printf_chk@plt+0x226f0>
   33de8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   33dec:	b	2fb28 <__printf_chk@plt+0x1e468>
   33df0:	mov	r3, #0
   33df4:	str	r3, [sl, #8]
   33df8:	strb	r9, [sl, #16]
   33dfc:	strb	r6, [sl, #27]
   33e00:	mov	r0, r5
   33e04:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33e08:	ldr	r3, [r4, #124]	; 0x7c
   33e0c:	b	33d3c <__printf_chk@plt+0x2267c>
   33e10:	mov	r1, #1
   33e14:	mov	r0, r5
   33e18:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   33e1c:	cmp	r0, #0
   33e20:	beq	33de8 <__printf_chk@plt+0x22728>
   33e24:	cmp	sl, r0
   33e28:	uxtb	r3, r6
   33e2c:	beq	33ec0 <__printf_chk@plt+0x22800>
   33e30:	cmp	r8, #0
   33e34:	str	r0, [sl, #8]
   33e38:	beq	33e5c <__printf_chk@plt+0x2279c>
   33e3c:	ldrb	r2, [sl, #17]
   33e40:	cmp	r2, #0
   33e44:	strbne	r2, [r0, #17]
   33e48:	ldrb	r2, [sl, #25]
   33e4c:	cmp	r2, #0
   33e50:	beq	33eec <__printf_chk@plt+0x2282c>
   33e54:	strb	r2, [r0, #25]
   33e58:	strb	r9, [r0, #28]
   33e5c:	mov	r2, #0
   33e60:	strb	r3, [sl, #27]
   33e64:	strb	r2, [sl, #16]
   33e68:	mov	r0, r5
   33e6c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33e70:	ldr	r3, [r4, #124]	; 0x7c
   33e74:	b	33d3c <__printf_chk@plt+0x2267c>
   33e78:	mov	r3, #0
   33e7c:	mov	r2, #3
   33e80:	str	r3, [sl, #8]
   33e84:	strb	r6, [sl, #27]
   33e88:	strb	r2, [sl, #16]
   33e8c:	mov	r0, r5
   33e90:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33e94:	ldr	r3, [r4, #124]	; 0x7c
   33e98:	b	33d3c <__printf_chk@plt+0x2267c>
   33e9c:	mov	r3, #0
   33ea0:	mov	r2, #2
   33ea4:	str	r3, [sl, #8]
   33ea8:	strb	r6, [sl, #27]
   33eac:	strb	r2, [sl, #16]
   33eb0:	mov	r0, r5
   33eb4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33eb8:	ldr	r3, [r4, #124]	; 0x7c
   33ebc:	b	33d3c <__printf_chk@plt+0x2267c>
   33ec0:	mov	r2, #0
   33ec4:	strb	r3, [sl, #27]
   33ec8:	str	r2, [sl, #8]
   33ecc:	strb	r2, [sl, #16]
   33ed0:	b	33db0 <__printf_chk@plt+0x226f0>
   33ed4:	mov	r2, #1
   33ed8:	mov	r3, #0
   33edc:	strb	r6, [sl, #27]
   33ee0:	strb	r2, [sl, #16]
   33ee4:	str	r3, [sl, #8]
   33ee8:	b	33de8 <__printf_chk@plt+0x22728>
   33eec:	ldrb	r2, [sl, #24]
   33ef0:	cmp	r2, #0
   33ef4:	beq	33e58 <__printf_chk@plt+0x22798>
   33ef8:	b	33e54 <__printf_chk@plt+0x22794>
   33efc:	andeq	r2, r8, r0, asr #25
   33f00:	andeq	r2, r8, r8, lsr #26
   33f04:			; <UNDEFINED> instruction: 0x00082cb0
   33f08:	mov	r1, #0
   33f0c:	mov	r0, #1
   33f10:	b	33cfc <__printf_chk@plt+0x2263c>
   33f14:	mov	r1, #0
   33f18:	mov	r0, r1
   33f1c:	b	33cfc <__printf_chk@plt+0x2263c>
   33f20:	mov	r1, #1
   33f24:	mov	r0, r1
   33f28:	b	33cfc <__printf_chk@plt+0x2263c>
   33f2c:	push	{r4, r5, r6, lr}
   33f30:	sub	sp, sp, #8
   33f34:	ldr	r6, [pc, #136]	; 33fc4 <__printf_chk@plt+0x22904>
   33f38:	mov	r0, sp
   33f3c:	ldr	r3, [r6]
   33f40:	str	r3, [sp, #4]
   33f44:	bl	4a140 <__printf_chk@plt+0x38a80>
   33f48:	cmp	r0, #0
   33f4c:	beq	33fa4 <__printf_chk@plt+0x228e4>
   33f50:	ldr	r5, [pc, #112]	; 33fc8 <__printf_chk@plt+0x22908>
   33f54:	add	r4, r5, #104	; 0x68
   33f58:	b	33f64 <__printf_chk@plt+0x228a4>
   33f5c:	mov	r0, r4
   33f60:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33f64:	ldr	r3, [r5, #124]	; 0x7c
   33f68:	cmp	r3, #19
   33f6c:	beq	33f5c <__printf_chk@plt+0x2289c>
   33f70:	cmp	r3, #13
   33f74:	beq	33fa4 <__printf_chk@plt+0x228e4>
   33f78:	mov	r1, #1
   33f7c:	mov	r0, r4
   33f80:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   33f84:	cmp	r0, #0
   33f88:	beq	33f5c <__printf_chk@plt+0x2289c>
   33f8c:	ldr	r3, [r0, #8]
   33f90:	ldr	r2, [sp]
   33f94:	cmp	r3, #0
   33f98:	moveq	r3, r0
   33f9c:	str	r2, [r3, #20]
   33fa0:	b	33f5c <__printf_chk@plt+0x2289c>
   33fa4:	bl	2fb28 <__printf_chk@plt+0x1e468>
   33fa8:	ldr	r2, [sp, #4]
   33fac:	ldr	r3, [r6]
   33fb0:	cmp	r2, r3
   33fb4:	bne	33fc0 <__printf_chk@plt+0x22900>
   33fb8:	add	sp, sp, #8
   33fbc:	pop	{r4, r5, r6, pc}
   33fc0:	bl	1148c <__stack_chk_fail@plt>
   33fc4:	andeq	ip, r7, r0, lsl sp
   33fc8:	andeq	r2, r8, r0, asr #25
   33fcc:	push	{r4, r5, r6, r7, lr}
   33fd0:	sub	sp, sp, #12
   33fd4:	ldr	r4, [pc, #252]	; 340d8 <__printf_chk@plt+0x22a18>
   33fd8:	ldr	r3, [r4, #124]	; 0x7c
   33fdc:	cmp	r3, #19
   33fe0:	bne	33ffc <__printf_chk@plt+0x2293c>
   33fe4:	add	r5, r4, #104	; 0x68
   33fe8:	mov	r0, r5
   33fec:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   33ff0:	ldr	r3, [r4, #124]	; 0x7c
   33ff4:	cmp	r3, #19
   33ff8:	beq	33fe8 <__printf_chk@plt+0x22928>
   33ffc:	ldr	r5, [pc, #216]	; 340dc <__printf_chk@plt+0x22a1c>
   34000:	ldr	r6, [pc, #216]	; 340e0 <__printf_chk@plt+0x22a20>
   34004:	bic	r3, r3, #16
   34008:	cmp	r3, #13
   3400c:	beq	34070 <__printf_chk@plt+0x229b0>
   34010:	mov	r1, #1
   34014:	mov	r0, r5
   34018:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   3401c:	subs	r7, r0, #0
   34020:	beq	34070 <__printf_chk@plt+0x229b0>
   34024:	mov	r0, r5
   34028:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3402c:	ldr	r3, [r4, #124]	; 0x7c
   34030:	cmp	r3, #19
   34034:	beq	34024 <__printf_chk@plt+0x22964>
   34038:	ldrb	r1, [r4, #112]	; 0x70
   3403c:	clz	r2, r1
   34040:	lsr	r2, r2, #5
   34044:	cmp	r3, #2
   34048:	moveq	r3, r2
   3404c:	orrne	r3, r2, #1
   34050:	cmp	r3, #0
   34054:	beq	3407c <__printf_chk@plt+0x229bc>
   34058:	ldr	r3, [pc, #132]	; 340e4 <__printf_chk@plt+0x22a24>
   3405c:	ldr	r1, [pc, #132]	; 340e8 <__printf_chk@plt+0x22a28>
   34060:	str	r3, [sp]
   34064:	mov	r2, r3
   34068:	mov	r0, #2
   3406c:	bl	22bc0 <__printf_chk@plt+0x11500>
   34070:	add	sp, sp, #12
   34074:	pop	{r4, r5, r6, r7, lr}
   34078:	b	2fb28 <__printf_chk@plt+0x1e468>
   3407c:	ldrb	r3, [r6, r1]
   34080:	cmp	r3, #0
   34084:	bne	340bc <__printf_chk@plt+0x229fc>
   34088:	ldr	r3, [r7, #8]
   3408c:	strb	r1, [r7, #17]
   34090:	cmp	r3, #0
   34094:	beq	340a4 <__printf_chk@plt+0x229e4>
   34098:	ldrb	r2, [r3, #28]
   3409c:	cmp	r2, #0
   340a0:	strbne	r1, [r3, #17]
   340a4:	mov	r0, r5
   340a8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   340ac:	ldr	r3, [r4, #124]	; 0x7c
   340b0:	cmp	r3, #19
   340b4:	beq	340a4 <__printf_chk@plt+0x229e4>
   340b8:	b	34004 <__printf_chk@plt+0x22944>
   340bc:	ldr	r3, [pc, #32]	; 340e4 <__printf_chk@plt+0x22a24>
   340c0:	ldr	r1, [pc, #36]	; 340ec <__printf_chk@plt+0x22a2c>
   340c4:	str	r3, [sp]
   340c8:	mov	r2, r3
   340cc:	mov	r0, #2
   340d0:	bl	22bc0 <__printf_chk@plt+0x11500>
   340d4:	b	34070 <__printf_chk@plt+0x229b0>
   340d8:	andeq	r2, r8, r0, asr #25
   340dc:	andeq	r2, r8, r8, lsr #26
   340e0:	muleq	r8, r8, r0
   340e4:	andeq	r6, r8, r0, lsr #15
   340e8:	andeq	r9, r5, r8, lsr r2
   340ec:	andeq	r9, r5, r4, ror #4
   340f0:	push	{r4, r5, r6, lr}
   340f4:	ldr	r4, [pc, #80]	; 3414c <__printf_chk@plt+0x22a8c>
   340f8:	ldr	r3, [r4, #124]	; 0x7c
   340fc:	cmp	r3, #19
   34100:	bne	3411c <__printf_chk@plt+0x22a5c>
   34104:	add	r5, r4, #104	; 0x68
   34108:	mov	r0, r5
   3410c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34110:	ldr	r3, [r4, #124]	; 0x7c
   34114:	cmp	r3, #19
   34118:	beq	34108 <__printf_chk@plt+0x22a48>
   3411c:	mov	r1, #0
   34120:	ldr	r0, [pc, #40]	; 34150 <__printf_chk@plt+0x22a90>
   34124:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   34128:	subs	r4, r0, #0
   3412c:	beq	34140 <__printf_chk@plt+0x22a80>
   34130:	ldr	r0, [pc, #24]	; 34150 <__printf_chk@plt+0x22a90>
   34134:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34138:	mov	r0, r4
   3413c:	pop	{r4, r5, r6, pc}
   34140:	bl	28d84 <__printf_chk@plt+0x176c4>
   34144:	mov	r0, r4
   34148:	pop	{r4, r5, r6, pc}
   3414c:	andeq	r2, r8, r0, asr #25
   34150:	andeq	r2, r8, r8, lsr #26
   34154:	push	{r4, lr}
   34158:	bl	340f0 <__printf_chk@plt+0x22a30>
   3415c:	ldr	r3, [pc, #8]	; 3416c <__printf_chk@plt+0x22aac>
   34160:	pop	{r4, lr}
   34164:	str	r0, [r3, #3068]	; 0xbfc
   34168:	b	2fb28 <__printf_chk@plt+0x1e468>
   3416c:	andeq	r2, r8, r0, asr #25
   34170:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34174:	mov	r0, #256	; 0x100
   34178:	bl	113d8 <_Znaj@plt>
   3417c:	mov	r7, r0
   34180:	mov	r2, #0
   34184:	mov	r1, r2
   34188:	mov	r0, r2
   3418c:	bl	27450 <__printf_chk@plt+0x15d90>
   34190:	cmp	r0, #32
   34194:	mov	r4, r0
   34198:	beq	34180 <__printf_chk@plt+0x22ac0>
   3419c:	cmn	r0, #1
   341a0:	cmpne	r0, #10
   341a4:	moveq	r5, #1
   341a8:	movne	r5, #0
   341ac:	beq	34254 <__printf_chk@plt+0x22b94>
   341b0:	ldr	r9, [pc, #188]	; 34274 <__printf_chk@plt+0x22bb4>
   341b4:	mov	r8, #256	; 0x100
   341b8:	b	341e4 <__printf_chk@plt+0x22b24>
   341bc:	strb	r4, [r7, r5]
   341c0:	mov	r5, r6
   341c4:	mov	r2, #0
   341c8:	mov	r1, r2
   341cc:	mov	r0, r2
   341d0:	bl	27450 <__printf_chk@plt+0x15d90>
   341d4:	cmn	r0, #1
   341d8:	cmpne	r0, #10
   341dc:	mov	r4, r0
   341e0:	beq	34234 <__printf_chk@plt+0x22b74>
   341e4:	cmp	r4, #0
   341e8:	add	r6, r5, #1
   341ec:	blt	341fc <__printf_chk@plt+0x22b3c>
   341f0:	ldrb	r3, [r9, r4]
   341f4:	cmp	r3, #0
   341f8:	bne	341c4 <__printf_chk@plt+0x22b04>
   341fc:	cmp	r6, r8
   34200:	blt	341bc <__printf_chk@plt+0x22afc>
   34204:	lsl	sl, r8, #1
   34208:	mov	r0, sl
   3420c:	bl	113d8 <_Znaj@plt>
   34210:	mov	r2, r8
   34214:	mov	r1, r7
   34218:	mov	r8, sl
   3421c:	mov	fp, r0
   34220:	bl	1157c <memcpy@plt>
   34224:	mov	r0, r7
   34228:	bl	114f8 <_ZdaPv@plt>
   3422c:	mov	r7, fp
   34230:	b	341bc <__printf_chk@plt+0x22afc>
   34234:	mov	r3, #0
   34238:	strb	r3, [r7, r5]
   3423c:	ldr	r0, [pc, #52]	; 34278 <__printf_chk@plt+0x22bb8>
   34240:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34244:	cmp	r5, #0
   34248:	beq	34264 <__printf_chk@plt+0x22ba4>
   3424c:	mov	r0, r7
   34250:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34254:	mov	r3, #0
   34258:	strb	r3, [r7]
   3425c:	ldr	r0, [pc, #20]	; 34278 <__printf_chk@plt+0x22bb8>
   34260:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34264:	mov	r0, r7
   34268:	bl	114f8 <_ZdaPv@plt>
   3426c:	mov	r7, #0
   34270:	b	3424c <__printf_chk@plt+0x22b8c>
   34274:	andeq	sp, r7, r4, lsl lr
   34278:	andeq	r2, r8, r8, lsr #26
   3427c:	push	{r4, r5, r6, r7, lr}
   34280:	sub	sp, sp, #12
   34284:	ldr	r4, [pc, #220]	; 34368 <__printf_chk@plt+0x22ca8>
   34288:	ldr	r3, [r4, #560]	; 0x230
   3428c:	cmp	r3, #0
   34290:	beq	34340 <__printf_chk@plt+0x22c80>
   34294:	ldr	r3, [pc, #208]	; 3436c <__printf_chk@plt+0x22cac>
   34298:	ldr	r3, [r3]
   3429c:	cmp	r3, #0
   342a0:	beq	342c8 <__printf_chk@plt+0x22c08>
   342a4:	ldr	r3, [pc, #196]	; 34370 <__printf_chk@plt+0x22cb0>
   342a8:	ldr	r1, [pc, #196]	; 34374 <__printf_chk@plt+0x22cb4>
   342ac:	str	r3, [sp]
   342b0:	mov	r2, r3
   342b4:	mov	r0, #2
   342b8:	bl	22bc0 <__printf_chk@plt+0x11500>
   342bc:	add	sp, sp, #12
   342c0:	pop	{r4, r5, r6, r7, lr}
   342c4:	b	2fb28 <__printf_chk@plt+0x1e468>
   342c8:	bl	34170 <__printf_chk@plt+0x22ab0>
   342cc:	subs	r5, r0, #0
   342d0:	beq	3434c <__printf_chk@plt+0x22c8c>
   342d4:	ldr	r0, [r4, #3072]	; 0xc00
   342d8:	cmp	r0, #0
   342dc:	streq	r5, [r4, #3072]	; 0xc00
   342e0:	beq	34338 <__printf_chk@plt+0x22c78>
   342e4:	bl	115a0 <strlen@plt>
   342e8:	mov	r6, r0
   342ec:	mov	r0, r5
   342f0:	bl	115a0 <strlen@plt>
   342f4:	add	r0, r6, r0
   342f8:	add	r0, r0, #2
   342fc:	bl	113d8 <_Znaj@plt>
   34300:	ldr	r6, [r4, #3072]	; 0xc00
   34304:	mov	r1, r6
   34308:	mov	r7, r0
   3430c:	bl	113b4 <stpcpy@plt>
   34310:	mov	r3, #124	; 0x7c
   34314:	mov	r1, r5
   34318:	strb	r3, [r0]
   3431c:	add	r0, r0, #1
   34320:	bl	11444 <strcpy@plt>
   34324:	mov	r0, r6
   34328:	bl	114f8 <_ZdaPv@plt>
   3432c:	mov	r0, r5
   34330:	bl	114f8 <_ZdaPv@plt>
   34334:	str	r7, [r4, #3072]	; 0xc00
   34338:	add	sp, sp, #12
   3433c:	pop	{r4, r5, r6, r7, pc}
   34340:	ldr	r3, [pc, #40]	; 34370 <__printf_chk@plt+0x22cb0>
   34344:	ldr	r1, [pc, #44]	; 34378 <__printf_chk@plt+0x22cb8>
   34348:	b	342ac <__printf_chk@plt+0x22bec>
   3434c:	ldr	r3, [pc, #28]	; 34370 <__printf_chk@plt+0x22cb0>
   34350:	ldr	r1, [pc, #36]	; 3437c <__printf_chk@plt+0x22cbc>
   34354:	str	r3, [sp]
   34358:	mov	r2, r3
   3435c:	mov	r0, #2
   34360:	bl	22bc0 <__printf_chk@plt+0x11500>
   34364:	b	342d4 <__printf_chk@plt+0x22c14>
   34368:	andeq	r2, r8, r0, asr #25
   3436c:	andeq	r5, r8, r8, lsl r9
   34370:	andeq	r6, r8, r0, lsr #15
   34374:			; <UNDEFINED> instruction: 0x000592b0
   34378:	andeq	r9, r5, r8, lsl #5
   3437c:	ldrdeq	r9, [r5], -r4
   34380:	push	{r4, r5, lr}
   34384:	sub	sp, sp, #12
   34388:	ldr	r4, [pc, #112]	; 34400 <__printf_chk@plt+0x22d40>
   3438c:	ldr	r3, [r4, #560]	; 0x230
   34390:	cmp	r3, #0
   34394:	bne	343bc <__printf_chk@plt+0x22cfc>
   34398:	ldr	r3, [pc, #100]	; 34404 <__printf_chk@plt+0x22d44>
   3439c:	ldr	r1, [pc, #100]	; 34408 <__printf_chk@plt+0x22d48>
   343a0:	str	r3, [sp]
   343a4:	mov	r2, r3
   343a8:	mov	r0, #2
   343ac:	bl	22bc0 <__printf_chk@plt+0x11500>
   343b0:	add	sp, sp, #12
   343b4:	pop	{r4, r5, lr}
   343b8:	b	2fb28 <__printf_chk@plt+0x1e468>
   343bc:	bl	34170 <__printf_chk@plt+0x22ab0>
   343c0:	subs	r5, r0, #0
   343c4:	beq	343e0 <__printf_chk@plt+0x22d20>
   343c8:	bl	1142c <system@plt>
   343cc:	str	r0, [r4, #572]	; 0x23c
   343d0:	mov	r0, r5
   343d4:	add	sp, sp, #12
   343d8:	pop	{r4, r5, lr}
   343dc:	b	114f8 <_ZdaPv@plt>
   343e0:	ldr	r3, [pc, #28]	; 34404 <__printf_chk@plt+0x22d44>
   343e4:	ldr	r1, [pc, #32]	; 3440c <__printf_chk@plt+0x22d4c>
   343e8:	str	r3, [sp]
   343ec:	mov	r2, r3
   343f0:	mov	r0, #2
   343f4:	bl	22bc0 <__printf_chk@plt+0x11500>
   343f8:	add	sp, sp, #12
   343fc:	pop	{r4, r5, pc}
   34400:	andeq	r2, r8, r0, asr #25
   34404:	andeq	r6, r8, r0, lsr #15
   34408:	strdeq	r9, [r5], -r0
   3440c:	andeq	r9, r5, r8, lsl r3
   34410:	ldr	r3, [pc, #184]	; 344d0 <__printf_chk@plt+0x22e10>
   34414:	push	{r4, r5, r6, r7, r8, lr}
   34418:	ldr	r6, [pc, #180]	; 344d4 <__printf_chk@plt+0x22e14>
   3441c:	ldr	r2, [r3]
   34420:	ldr	r3, [r6]
   34424:	cmp	r3, r2
   34428:	beq	344a4 <__printf_chk@plt+0x22de4>
   3442c:	mov	r1, #0
   34430:	mov	r0, #1
   34434:	bl	2e024 <__printf_chk@plt+0x1c964>
   34438:	ldr	r4, [pc, #152]	; 344d8 <__printf_chk@plt+0x22e18>
   3443c:	ldr	r3, [r4, #124]	; 0x7c
   34440:	bic	r3, r3, #16
   34444:	cmp	r3, #13
   34448:	mov	r7, r0
   3444c:	beq	3446c <__printf_chk@plt+0x22dac>
   34450:	add	r5, r4, #104	; 0x68
   34454:	mov	r0, r5
   34458:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3445c:	ldr	r3, [r4, #124]	; 0x7c
   34460:	bic	r3, r3, #16
   34464:	cmp	r3, #13
   34468:	bne	34454 <__printf_chk@plt+0x22d94>
   3446c:	ldr	r3, [r4, #160]	; 0xa0
   34470:	cmp	r3, #0
   34474:	bne	344bc <__printf_chk@plt+0x22dfc>
   34478:	cmp	r7, #0
   3447c:	beq	34498 <__printf_chk@plt+0x22dd8>
   34480:	ldr	r3, [r6]
   34484:	mov	r1, r7
   34488:	mov	r0, r3
   3448c:	ldr	r3, [r3]
   34490:	ldr	r3, [r3, #36]	; 0x24
   34494:	blx	r3
   34498:	ldr	r0, [pc, #60]	; 344dc <__printf_chk@plt+0x22e1c>
   3449c:	pop	{r4, r5, r6, r7, r8, lr}
   344a0:	b	2b1d0 <__printf_chk@plt+0x19b10>
   344a4:	ldr	r3, [r3, #132]	; 0x84
   344a8:	cmp	r3, #0
   344ac:	beq	3442c <__printf_chk@plt+0x22d6c>
   344b0:	mov	r0, #129	; 0x81
   344b4:	pop	{r4, r5, r6, r7, r8, lr}
   344b8:	b	323f0 <__printf_chk@plt+0x20d30>
   344bc:	ldr	r3, [pc, #28]	; 344e0 <__printf_chk@plt+0x22e20>
   344c0:	mov	r1, #0
   344c4:	ldr	r0, [r3]
   344c8:	bl	1faac <__printf_chk@plt+0xe3ec>
   344cc:	b	34478 <__printf_chk@plt+0x22db8>
   344d0:			; <UNDEFINED> instruction: 0x00082bbc
   344d4:	andeq	r2, r8, r0, asr #23
   344d8:	andeq	r2, r8, r0, asr #25
   344dc:	andeq	r2, r8, r8, lsr #26
   344e0:	strdeq	r2, [r8], -r8
   344e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   344e8:	sub	sp, sp, #52	; 0x34
   344ec:	ldr	r3, [pc, #496]	; 346e4 <__printf_chk@plt+0x23024>
   344f0:	ldr	r5, [pc, #496]	; 346e8 <__printf_chk@plt+0x23028>
   344f4:	ldr	r7, [pc, #496]	; 346ec <__printf_chk@plt+0x2302c>
   344f8:	ldr	r1, [r3]
   344fc:	ldr	r3, [r5]
   34500:	ldr	r2, [r7]
   34504:	cmp	r3, r1
   34508:	str	r2, [sp, #44]	; 0x2c
   3450c:	beq	34674 <__printf_chk@plt+0x22fb4>
   34510:	mov	r1, #0
   34514:	mov	r0, #1
   34518:	bl	2e024 <__printf_chk@plt+0x1c964>
   3451c:	ldr	r4, [pc, #460]	; 346f0 <__printf_chk@plt+0x23030>
   34520:	ldr	r3, [r4, #124]	; 0x7c
   34524:	bic	r3, r3, #16
   34528:	cmp	r3, #13
   3452c:	mov	r8, r0
   34530:	beq	34550 <__printf_chk@plt+0x22e90>
   34534:	add	r6, r4, #104	; 0x68
   34538:	mov	r0, r6
   3453c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34540:	ldr	r3, [r4, #124]	; 0x7c
   34544:	bic	r3, r3, #16
   34548:	cmp	r3, #13
   3454c:	bne	34538 <__printf_chk@plt+0x22e78>
   34550:	ldr	r3, [r4, #160]	; 0xa0
   34554:	cmp	r3, #0
   34558:	bne	3468c <__printf_chk@plt+0x22fcc>
   3455c:	cmp	r8, #0
   34560:	beq	3462c <__printf_chk@plt+0x22f6c>
   34564:	bl	1160c <__errno_location@plt>
   34568:	mov	r3, #0
   3456c:	mov	r2, r3
   34570:	mov	r1, r8
   34574:	str	r3, [r0]
   34578:	mov	r6, r0
   3457c:	ldr	r0, [pc, #368]	; 346f4 <__printf_chk@plt+0x23034>
   34580:	bl	51b64 <_ZdlPv@@Base+0x808>
   34584:	subs	r4, r0, #0
   34588:	beq	346a0 <__printf_chk@plt+0x22fe0>
   3458c:	ldr	r8, [pc, #356]	; 346f8 <__printf_chk@plt+0x23038>
   34590:	ldr	r9, [pc, #356]	; 346fc <__printf_chk@plt+0x2303c>
   34594:	ldr	fp, [pc, #356]	; 34700 <__printf_chk@plt+0x23040>
   34598:	ldr	sl, [pc, #356]	; 34704 <__printf_chk@plt+0x23044>
   3459c:	mov	r6, #1
   345a0:	mov	r0, r4
   345a4:	bl	114c8 <getc@plt>
   345a8:	cmn	r0, #1
   345ac:	beq	34604 <__printf_chk@plt+0x22f44>
   345b0:	cmp	r0, #0
   345b4:	blt	3464c <__printf_chk@plt+0x22f8c>
   345b8:	ldrb	r3, [r8, r0]
   345bc:	cmp	r3, #0
   345c0:	beq	3464c <__printf_chk@plt+0x22f8c>
   345c4:	mov	r1, r0
   345c8:	add	r0, sp, #24
   345cc:	bl	4c75c <__printf_chk@plt+0x3b09c>
   345d0:	ldr	r3, [r9, #4]
   345d4:	tst	r3, #16384	; 0x4000
   345d8:	beq	345a0 <__printf_chk@plt+0x22ee0>
   345dc:	ldr	r3, [pc, #284]	; 34700 <__printf_chk@plt+0x23040>
   345e0:	add	r2, sp, #24
   345e4:	mov	r1, sl
   345e8:	mov	r0, #0
   345ec:	str	fp, [sp]
   345f0:	bl	22bc0 <__printf_chk@plt+0x11500>
   345f4:	mov	r0, r4
   345f8:	bl	114c8 <getc@plt>
   345fc:	cmn	r0, #1
   34600:	bne	345b0 <__printf_chk@plt+0x22ef0>
   34604:	cmp	r6, #0
   34608:	bne	34624 <__printf_chk@plt+0x22f64>
   3460c:	ldr	r3, [r5]
   34610:	mov	r1, #10
   34614:	mov	r0, r3
   34618:	ldr	r3, [r3]
   3461c:	ldr	r3, [r3, #12]
   34620:	blx	r3
   34624:	mov	r0, r4
   34628:	bl	115b8 <fclose@plt>
   3462c:	ldr	r0, [pc, #212]	; 34708 <__printf_chk@plt+0x23048>
   34630:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34634:	ldr	r2, [sp, #44]	; 0x2c
   34638:	ldr	r3, [r7]
   3463c:	cmp	r2, r3
   34640:	bne	346e0 <__printf_chk@plt+0x23020>
   34644:	add	sp, sp, #52	; 0x34
   34648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3464c:	ldr	r3, [r5]
   34650:	uxtb	r1, r0
   34654:	sub	r6, r0, #10
   34658:	ldr	r2, [r3]
   3465c:	mov	r0, r3
   34660:	clz	r6, r6
   34664:	ldr	r3, [r2, #12]
   34668:	lsr	r6, r6, #5
   3466c:	blx	r3
   34670:	b	345a0 <__printf_chk@plt+0x22ee0>
   34674:	ldr	r3, [r3, #132]	; 0x84
   34678:	cmp	r3, #0
   3467c:	beq	34510 <__printf_chk@plt+0x22e50>
   34680:	mov	r0, #130	; 0x82
   34684:	bl	323f0 <__printf_chk@plt+0x20d30>
   34688:	b	34634 <__printf_chk@plt+0x22f74>
   3468c:	ldr	r3, [pc, #120]	; 3470c <__printf_chk@plt+0x2304c>
   34690:	mov	r1, #0
   34694:	ldr	r0, [r3]
   34698:	bl	1faac <__printf_chk@plt+0xe3ec>
   3469c:	b	3455c <__printf_chk@plt+0x22e9c>
   346a0:	mov	r1, r8
   346a4:	add	r0, sp, #8
   346a8:	bl	4c730 <__printf_chk@plt+0x3b070>
   346ac:	ldr	r0, [r6]
   346b0:	bl	113a8 <strerror@plt>
   346b4:	mov	r1, r0
   346b8:	add	r0, sp, #24
   346bc:	bl	4c730 <__printf_chk@plt+0x3b070>
   346c0:	ldr	r1, [pc, #56]	; 34700 <__printf_chk@plt+0x23040>
   346c4:	add	r3, sp, #24
   346c8:	str	r1, [sp]
   346cc:	add	r2, sp, #8
   346d0:	ldr	r1, [pc, #56]	; 34710 <__printf_chk@plt+0x23050>
   346d4:	mov	r0, #2
   346d8:	bl	22bc0 <__printf_chk@plt+0x11500>
   346dc:	b	3462c <__printf_chk@plt+0x22f6c>
   346e0:	bl	1148c <__stack_chk_fail@plt>
   346e4:			; <UNDEFINED> instruction: 0x00082bbc
   346e8:	andeq	r2, r8, r0, asr #23
   346ec:	andeq	ip, r7, r0, lsl sp
   346f0:	andeq	r2, r8, r0, asr #25
   346f4:	andeq	r2, r8, r8, ror lr
   346f8:	andeq	sp, r7, r4, lsl lr
   346fc:	andeq	sp, r7, r0, lsl r0
   34700:	andeq	r6, r8, r0, lsr #15
   34704:	andeq	r7, r5, ip, lsr ip
   34708:	andeq	r2, r8, r8, lsr #26
   3470c:	strdeq	r2, [r8], -r8
   34710:	andeq	r8, r5, r4, lsl r1
   34714:	push	{r4, r5, r6, r7, r8, r9, lr}
   34718:	sub	sp, sp, #44	; 0x2c
   3471c:	ldr	r7, [pc, #516]	; 34928 <__printf_chk@plt+0x23268>
   34720:	mov	r1, #0
   34724:	mov	r0, #1
   34728:	ldr	r3, [r7]
   3472c:	str	r3, [sp, #36]	; 0x24
   34730:	bl	2e024 <__printf_chk@plt+0x1c964>
   34734:	subs	r6, r0, #0
   34738:	beq	34910 <__printf_chk@plt+0x23250>
   3473c:	ldr	r4, [pc, #488]	; 3492c <__printf_chk@plt+0x2326c>
   34740:	ldr	r3, [r4, #124]	; 0x7c
   34744:	bic	r3, r3, #16
   34748:	cmp	r3, #13
   3474c:	beq	3476c <__printf_chk@plt+0x230ac>
   34750:	add	r5, r4, #104	; 0x68
   34754:	mov	r0, r5
   34758:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3475c:	ldr	r3, [r4, #124]	; 0x7c
   34760:	bic	r3, r3, #16
   34764:	cmp	r3, #13
   34768:	bne	34754 <__printf_chk@plt+0x23094>
   3476c:	ldr	r4, [pc, #444]	; 34930 <__printf_chk@plt+0x23270>
   34770:	add	r2, sp, #12
   34774:	mov	r1, r6
   34778:	ldr	r0, [r4, #64]	; 0x40
   3477c:	bl	519c0 <_ZdlPv@@Base+0x664>
   34780:	subs	r5, r0, #0
   34784:	beq	347f0 <__printf_chk@plt+0x23130>
   34788:	mov	r2, #0
   3478c:	ldr	r1, [sp, #12]
   34790:	add	r0, sp, #16
   34794:	bl	52830 <_ZdlPv@@Base+0x14d4>
   34798:	mov	r0, #560	; 0x230
   3479c:	ldr	r6, [sp, #16]
   347a0:	bl	5130c <_Znwj@@Base>
   347a4:	mov	r2, r6
   347a8:	mov	r1, r5
   347ac:	mov	r3, #0
   347b0:	mov	r4, r0
   347b4:	bl	2235c <__printf_chk@plt+0x10c9c>
   347b8:	mov	r0, r4
   347bc:	bl	231a0 <__printf_chk@plt+0x11ae0>
   347c0:	ldr	r0, [sp, #12]
   347c4:	cmp	r0, #0
   347c8:	beq	347d0 <__printf_chk@plt+0x23110>
   347cc:	bl	114f8 <_ZdaPv@plt>
   347d0:	ldr	r0, [pc, #348]	; 34934 <__printf_chk@plt+0x23274>
   347d4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   347d8:	ldr	r2, [sp, #36]	; 0x24
   347dc:	ldr	r3, [r7]
   347e0:	cmp	r2, r3
   347e4:	bne	34918 <__printf_chk@plt+0x23258>
   347e8:	add	sp, sp, #44	; 0x2c
   347ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   347f0:	mov	r0, r6
   347f4:	bl	115a0 <strlen@plt>
   347f8:	mov	r2, #5
   347fc:	ldr	r1, [pc, #308]	; 34938 <__printf_chk@plt+0x23278>
   34800:	mov	r8, r0
   34804:	mov	r0, r6
   34808:	bl	114e0 <strncasecmp@plt>
   3480c:	cmp	r0, #0
   34810:	beq	34864 <__printf_chk@plt+0x231a4>
   34814:	sub	r5, r8, #5
   34818:	add	r0, r6, r5
   3481c:	mov	r2, #5
   34820:	ldr	r1, [pc, #276]	; 3493c <__printf_chk@plt+0x2327c>
   34824:	bl	114e0 <strncasecmp@plt>
   34828:	cmp	r0, #0
   3482c:	beq	348b8 <__printf_chk@plt+0x231f8>
   34830:	mov	r1, r6
   34834:	add	r0, sp, #16
   34838:	bl	4c730 <__printf_chk@plt+0x3b070>
   3483c:	ldr	r3, [r4, #4]
   34840:	tst	r3, #1048576	; 0x100000
   34844:	beq	347d0 <__printf_chk@plt+0x23110>
   34848:	ldr	r3, [pc, #240]	; 34940 <__printf_chk@plt+0x23280>
   3484c:	add	r2, sp, #16
   34850:	str	r3, [sp]
   34854:	ldr	r1, [pc, #232]	; 34944 <__printf_chk@plt+0x23284>
   34858:	mov	r0, #0
   3485c:	bl	22bc0 <__printf_chk@plt+0x11500>
   34860:	b	347d0 <__printf_chk@plt+0x23110>
   34864:	add	r0, r8, #6
   34868:	bl	113d8 <_Znaj@plt>
   3486c:	add	r1, r6, #5
   34870:	mov	r9, r0
   34874:	bl	113b4 <stpcpy@plt>
   34878:	ldr	r2, [pc, #188]	; 3493c <__printf_chk@plt+0x2327c>
   3487c:	mov	r1, r9
   34880:	ldrh	ip, [r2, #4]
   34884:	mov	r3, r0
   34888:	ldr	r0, [r2]
   3488c:	strh	ip, [r3, #4]
   34890:	str	r0, [r3]
   34894:	add	r2, sp, #12
   34898:	ldr	r0, [r4, #64]	; 0x40
   3489c:	bl	519c0 <_ZdlPv@@Base+0x664>
   348a0:	mov	r5, r0
   348a4:	mov	r0, r9
   348a8:	bl	114f8 <_ZdaPv@plt>
   348ac:	cmp	r5, #0
   348b0:	bne	34788 <__printf_chk@plt+0x230c8>
   348b4:	b	34814 <__printf_chk@plt+0x23154>
   348b8:	add	r0, r8, #6
   348bc:	bl	113d8 <_Znaj@plt>
   348c0:	ldr	r3, [pc, #112]	; 34938 <__printf_chk@plt+0x23278>
   348c4:	mov	r2, r5
   348c8:	mov	r1, r6
   348cc:	mov	r8, r0
   348d0:	ldr	r0, [r3]
   348d4:	ldrh	r3, [r3, #4]
   348d8:	str	r0, [r8]
   348dc:	mov	r0, r8
   348e0:	strh	r3, [r8, #4]
   348e4:	bl	1151c <strncat@plt>
   348e8:	add	r2, sp, #12
   348ec:	mov	r1, r8
   348f0:	ldr	r0, [r4, #64]	; 0x40
   348f4:	bl	519c0 <_ZdlPv@@Base+0x664>
   348f8:	mov	r5, r0
   348fc:	mov	r0, r8
   34900:	bl	114f8 <_ZdaPv@plt>
   34904:	cmp	r5, #0
   34908:	beq	34830 <__printf_chk@plt+0x23170>
   3490c:	b	34788 <__printf_chk@plt+0x230c8>
   34910:	bl	2fb28 <__printf_chk@plt+0x1e468>
   34914:	b	347d8 <__printf_chk@plt+0x23118>
   34918:	bl	1148c <__stack_chk_fail@plt>
   3491c:	mov	r0, r4
   34920:	bl	5135c <_ZdlPv@@Base>
   34924:	bl	11498 <__cxa_end_cleanup@plt>
   34928:	andeq	ip, r7, r0, lsl sp
   3492c:	andeq	r2, r8, r0, asr #25
   34930:	andeq	sp, r7, r0, lsl r0
   34934:	andeq	r2, r8, r8, lsr #26
   34938:	andeq	r9, r5, r8, lsr #6
   3493c:	andeq	r9, r5, r0, lsr r3
   34940:	andeq	r6, r8, r0, lsr #15
   34944:	andeq	r9, r5, r8, lsr r3
   34948:	push	{r4, r5, r6, r7, r8, lr}
   3494c:	mov	r4, r1
   34950:	bl	25170 <__printf_chk@plt+0x13ab0>
   34954:	bl	231a0 <__printf_chk@plt+0x11ae0>
   34958:	ldr	r0, [pc, #180]	; 34a14 <__printf_chk@plt+0x23354>
   3495c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34960:	mov	r0, r4
   34964:	mov	r1, #117	; 0x75
   34968:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   3496c:	ldr	r5, [pc, #164]	; 34a18 <__printf_chk@plt+0x23358>
   34970:	ldr	r7, [pc, #164]	; 34a1c <__printf_chk@plt+0x2335c>
   34974:	mov	r4, #0
   34978:	ldr	r1, [r5]
   3497c:	ldr	r3, [r1, #12]
   34980:	ldr	ip, [r1, #16]
   34984:	mov	r6, r0
   34988:	cmp	r3, ip
   3498c:	add	r2, r3, #1
   34990:	bcs	349c4 <__printf_chk@plt+0x23304>
   34994:	str	r2, [r1, #12]
   34998:	ldrb	r0, [r3]
   3499c:	mov	r3, r2
   349a0:	cmp	r0, #10
   349a4:	bne	34988 <__printf_chk@plt+0x232c8>
   349a8:	ldr	r0, [r7, #516]	; 0x204
   349ac:	mov	r3, r2
   349b0:	str	r0, [r7, #512]	; 0x200
   349b4:	str	r4, [r7, #516]	; 0x204
   349b8:	cmp	r3, ip
   349bc:	add	r2, r3, #1
   349c0:	bcc	34994 <__printf_chk@plt+0x232d4>
   349c4:	mov	r0, #0
   349c8:	bl	22534 <__printf_chk@plt+0x10e74>
   349cc:	cmp	r0, #10
   349d0:	beq	349ec <__printf_chk@plt+0x2332c>
   349d4:	cmn	r0, #1
   349d8:	beq	34a0c <__printf_chk@plt+0x2334c>
   349dc:	ldr	r1, [r5]
   349e0:	ldr	r3, [r1, #12]
   349e4:	ldr	ip, [r1, #16]
   349e8:	b	34988 <__printf_chk@plt+0x232c8>
   349ec:	ldr	r1, [r5]
   349f0:	ldr	r0, [r7, #516]	; 0x204
   349f4:	str	r4, [r7, #516]	; 0x204
   349f8:	ldr	r2, [r1, #12]
   349fc:	ldr	ip, [r1, #16]
   34a00:	mov	r3, r2
   34a04:	str	r0, [r7, #512]	; 0x200
   34a08:	b	349b8 <__printf_chk@plt+0x232f8>
   34a0c:	mov	r0, r6
   34a10:	pop	{r4, r5, r6, r7, r8, pc}
   34a14:	andeq	r2, r8, r8, lsr #26
   34a18:	andeq	sp, r7, r0, lsl r0
   34a1c:	andeq	r2, r8, r0, asr #25
   34a20:	push	{r4, r5, r6, lr}
   34a24:	ldr	r4, [pc, #152]	; 34ac4 <__printf_chk@plt+0x23404>
   34a28:	ldr	r3, [r4, #124]	; 0x7c
   34a2c:	cmp	r3, #19
   34a30:	bne	34a4c <__printf_chk@plt+0x2338c>
   34a34:	add	r5, r4, #104	; 0x68
   34a38:	mov	r0, r5
   34a3c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34a40:	ldr	r3, [r4, #124]	; 0x7c
   34a44:	cmp	r3, #19
   34a48:	beq	34a38 <__printf_chk@plt+0x23378>
   34a4c:	bic	r2, r3, #16
   34a50:	cmp	r2, #13
   34a54:	beq	34abc <__printf_chk@plt+0x233fc>
   34a58:	ldr	r5, [pc, #104]	; 34ac8 <__printf_chk@plt+0x23408>
   34a5c:	mov	r6, #0
   34a60:	b	34a7c <__printf_chk@plt+0x233bc>
   34a64:	mov	r0, r5
   34a68:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34a6c:	ldr	r3, [r4, #124]	; 0x7c
   34a70:	bic	r2, r3, #16
   34a74:	cmp	r2, #13
   34a78:	beq	34abc <__printf_chk@plt+0x233fc>
   34a7c:	cmp	r3, #19
   34a80:	cmpne	r3, #25
   34a84:	beq	34a64 <__printf_chk@plt+0x233a4>
   34a88:	mov	r1, #1
   34a8c:	mov	r0, r5
   34a90:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   34a94:	cmp	r0, #0
   34a98:	beq	34abc <__printf_chk@plt+0x233fc>
   34a9c:	ldr	r3, [r0, #12]
   34aa0:	str	r6, [r0, #12]
   34aa4:	subs	r0, r3, #0
   34aa8:	beq	34a64 <__printf_chk@plt+0x233a4>
   34aac:	ldr	r3, [r3]
   34ab0:	ldr	r3, [r3, #4]
   34ab4:	blx	r3
   34ab8:	b	34a64 <__printf_chk@plt+0x233a4>
   34abc:	pop	{r4, r5, r6, lr}
   34ac0:	b	2fb28 <__printf_chk@plt+0x1e468>
   34ac4:	andeq	r2, r8, r0, asr #25
   34ac8:	andeq	r2, r8, r8, lsr #26
   34acc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34ad0:	sub	sp, sp, #44	; 0x2c
   34ad4:	ldr	r4, [pc, #1304]	; 34ff4 <__printf_chk@plt+0x23934>
   34ad8:	ldr	r9, [pc, #1304]	; 34ff8 <__printf_chk@plt+0x23938>
   34adc:	ldr	r2, [r4, #124]	; 0x7c
   34ae0:	ldr	r3, [r9]
   34ae4:	cmp	r2, #19
   34ae8:	str	r3, [sp, #36]	; 0x24
   34aec:	bne	34b08 <__printf_chk@plt+0x23448>
   34af0:	add	r5, r4, #104	; 0x68
   34af4:	mov	r0, r5
   34af8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34afc:	ldr	r3, [r4, #124]	; 0x7c
   34b00:	cmp	r3, #19
   34b04:	beq	34af4 <__printf_chk@plt+0x23434>
   34b08:	mov	r0, #1
   34b0c:	bl	30944 <__printf_chk@plt+0x1f284>
   34b10:	subs	fp, r0, #0
   34b14:	beq	34c9c <__printf_chk@plt+0x235dc>
   34b18:	bl	2a55c <__printf_chk@plt+0x18e9c>
   34b1c:	ldr	r5, [pc, #1240]	; 34ffc <__printf_chk@plt+0x2393c>
   34b20:	mov	r6, #0
   34b24:	mov	r8, #1
   34b28:	add	sl, sp, #16
   34b2c:	mov	r7, r0
   34b30:	ldr	r3, [r4, #124]	; 0x7c
   34b34:	bic	r2, r3, #16
   34b38:	cmp	r2, #13
   34b3c:	bne	34b50 <__printf_chk@plt+0x23490>
   34b40:	b	34c28 <__printf_chk@plt+0x23568>
   34b44:	mov	r0, r5
   34b48:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34b4c:	ldr	r3, [r4, #124]	; 0x7c
   34b50:	cmp	r3, #19
   34b54:	beq	34b44 <__printf_chk@plt+0x23484>
   34b58:	cmp	r6, #0
   34b5c:	beq	34ba4 <__printf_chk@plt+0x234e4>
   34b60:	ldrb	r2, [r4, #112]	; 0x70
   34b64:	cmp	r2, #45	; 0x2d
   34b68:	cmpeq	r3, #2
   34b6c:	beq	34cc8 <__printf_chk@plt+0x23608>
   34b70:	ldrd	r2, [r6, #36]	; 0x24
   34b74:	cmp	r2, r3
   34b78:	beq	34bdc <__printf_chk@plt+0x2351c>
   34b7c:	cmp	r6, r7
   34b80:	beq	34d70 <__printf_chk@plt+0x236b0>
   34b84:	ldr	r1, [r7, #52]	; 0x34
   34b88:	ldr	r3, [r7, #56]	; 0x38
   34b8c:	str	r8, [r4, #640]	; 0x280
   34b90:	cmp	r1, r3
   34b94:	str	r6, [sp, #16]
   34b98:	beq	34cb8 <__printf_chk@plt+0x235f8>
   34b9c:	str	r6, [r1], #4
   34ba0:	str	r1, [r7, #52]	; 0x34
   34ba4:	mov	r1, #1
   34ba8:	mov	r0, r5
   34bac:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   34bb0:	mov	r6, r0
   34bb4:	mov	r0, r5
   34bb8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34bbc:	cmp	r6, #0
   34bc0:	bne	34b30 <__printf_chk@plt+0x23470>
   34bc4:	ldr	r3, [r4, #124]	; 0x7c
   34bc8:	cmp	r3, #13
   34bcc:	beq	34d4c <__printf_chk@plt+0x2368c>
   34bd0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   34bd4:	ldr	r3, [r7, #40]	; 0x28
   34bd8:	b	34d50 <__printf_chk@plt+0x23690>
   34bdc:	ldrd	r2, [r6, #48]	; 0x30
   34be0:	cmp	r2, r3
   34be4:	bne	34b7c <__printf_chk@plt+0x234bc>
   34be8:	ldrb	r3, [r6, #24]
   34bec:	cmp	r3, #0
   34bf0:	movne	r0, r3
   34bf4:	beq	34d9c <__printf_chk@plt+0x236dc>
   34bf8:	ldr	r3, [r7, #40]	; 0x28
   34bfc:	ldr	r2, [r7, #44]	; 0x2c
   34c00:	str	r8, [r4, #640]	; 0x280
   34c04:	cmp	r3, r2
   34c08:	str	r0, [sp, #16]
   34c0c:	str	r0, [sp, #20]
   34c10:	beq	34e68 <__printf_chk@plt+0x237a8>
   34c14:	ldm	sl, {r0, r1}
   34c18:	add	r2, r3, #8
   34c1c:	stm	r3, {r0, r1}
   34c20:	str	r2, [r7, #40]	; 0x28
   34c24:	b	34ba4 <__printf_chk@plt+0x234e4>
   34c28:	cmp	r6, #0
   34c2c:	beq	34d4c <__printf_chk@plt+0x2368c>
   34c30:	ldrd	r2, [r6, #36]	; 0x24
   34c34:	cmp	r2, r3
   34c38:	bne	34d20 <__printf_chk@plt+0x23660>
   34c3c:	ldrd	r2, [r6, #48]	; 0x30
   34c40:	cmp	r2, r3
   34c44:	bne	34d20 <__printf_chk@plt+0x23660>
   34c48:	ldrb	r5, [r6, #24]
   34c4c:	cmp	r5, #0
   34c50:	movne	r0, r5
   34c54:	bne	34ed0 <__printf_chk@plt+0x23810>
   34c58:	mov	r0, r6
   34c5c:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   34c60:	cmp	r0, #0
   34c64:	bge	34ed0 <__printf_chk@plt+0x23810>
   34c68:	mov	r1, fp
   34c6c:	add	r0, sp, #16
   34c70:	bl	4c730 <__printf_chk@plt+0x3b070>
   34c74:	ldr	r3, [pc, #900]	; 35000 <__printf_chk@plt+0x23940>
   34c78:	ldr	r3, [r3, #4]
   34c7c:	tst	r3, #128	; 0x80
   34c80:	beq	34c9c <__printf_chk@plt+0x235dc>
   34c84:	ldr	r3, [pc, #888]	; 35004 <__printf_chk@plt+0x23944>
   34c88:	add	r2, sp, #16
   34c8c:	mov	r0, r5
   34c90:	str	r3, [sp]
   34c94:	ldr	r1, [pc, #876]	; 35008 <__printf_chk@plt+0x23948>
   34c98:	bl	22bc0 <__printf_chk@plt+0x11500>
   34c9c:	bl	2fb28 <__printf_chk@plt+0x1e468>
   34ca0:	ldr	r2, [sp, #36]	; 0x24
   34ca4:	ldr	r3, [r9]
   34ca8:	cmp	r2, r3
   34cac:	bne	34f5c <__printf_chk@plt+0x2389c>
   34cb0:	add	sp, sp, #44	; 0x2c
   34cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34cb8:	mov	r2, sl
   34cbc:	add	r0, r7, #48	; 0x30
   34cc0:	bl	37448 <__printf_chk@plt+0x25d88>
   34cc4:	b	34ba4 <__printf_chk@plt+0x234e4>
   34cc8:	mov	r0, r5
   34ccc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   34cd0:	mov	r1, #1
   34cd4:	mov	r0, r5
   34cd8:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   34cdc:	subs	r3, r0, #0
   34ce0:	beq	34f04 <__printf_chk@plt+0x23844>
   34ce4:	ldr	r1, [r6, #36]	; 0x24
   34ce8:	ldr	r2, [r6, #40]	; 0x28
   34cec:	cmp	r1, r2
   34cf0:	beq	34df0 <__printf_chk@plt+0x23730>
   34cf4:	ldr	r3, [pc, #772]	; 35000 <__printf_chk@plt+0x23940>
   34cf8:	ldr	r3, [r3, #4]
   34cfc:	tst	r3, #128	; 0x80
   34d00:	beq	34c9c <__printf_chk@plt+0x235dc>
   34d04:	ldr	r3, [pc, #760]	; 35004 <__printf_chk@plt+0x23944>
   34d08:	ldr	r1, [pc, #764]	; 3500c <__printf_chk@plt+0x2394c>
   34d0c:	str	r3, [sp]
   34d10:	mov	r2, r3
   34d14:	mov	r0, #0
   34d18:	bl	22bc0 <__printf_chk@plt+0x11500>
   34d1c:	b	34c9c <__printf_chk@plt+0x235dc>
   34d20:	cmp	r6, r7
   34d24:	beq	34d70 <__printf_chk@plt+0x236b0>
   34d28:	ldr	r1, [r7, #52]	; 0x34
   34d2c:	ldr	r2, [r7, #56]	; 0x38
   34d30:	mov	r3, #1
   34d34:	cmp	r1, r2
   34d38:	str	r6, [sp, #16]
   34d3c:	str	r3, [r4, #640]	; 0x280
   34d40:	beq	34ec0 <__printf_chk@plt+0x23800>
   34d44:	str	r6, [r1], #4
   34d48:	str	r1, [r7, #52]	; 0x34
   34d4c:	ldr	r3, [r7, #40]	; 0x28
   34d50:	ldr	r2, [r7, #36]	; 0x24
   34d54:	cmp	r2, r3
   34d58:	beq	34e7c <__printf_chk@plt+0x237bc>
   34d5c:	mov	r2, r7
   34d60:	mov	r1, fp
   34d64:	ldr	r0, [pc, #676]	; 35010 <__printf_chk@plt+0x23950>
   34d68:	bl	13364 <__printf_chk@plt+0x1ca4>
   34d6c:	b	34c9c <__printf_chk@plt+0x235dc>
   34d70:	ldr	r3, [pc, #648]	; 35000 <__printf_chk@plt+0x23940>
   34d74:	ldr	r3, [r3, #4]
   34d78:	tst	r3, #128	; 0x80
   34d7c:	beq	34c9c <__printf_chk@plt+0x235dc>
   34d80:	ldr	r3, [pc, #636]	; 35004 <__printf_chk@plt+0x23944>
   34d84:	ldr	r1, [pc, #648]	; 35014 <__printf_chk@plt+0x23954>
   34d88:	str	r3, [sp]
   34d8c:	mov	r2, r3
   34d90:	mov	r0, #0
   34d94:	bl	22bc0 <__printf_chk@plt+0x11500>
   34d98:	b	34c9c <__printf_chk@plt+0x235dc>
   34d9c:	mov	r0, r6
   34da0:	str	r3, [sp, #12]
   34da4:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   34da8:	cmp	r0, #0
   34dac:	bge	34bf8 <__printf_chk@plt+0x23538>
   34db0:	mov	r1, fp
   34db4:	add	r0, sp, #16
   34db8:	bl	4c730 <__printf_chk@plt+0x3b070>
   34dbc:	ldr	r2, [pc, #572]	; 35000 <__printf_chk@plt+0x23940>
   34dc0:	ldr	r3, [sp, #12]
   34dc4:	ldr	r2, [r2, #4]
   34dc8:	tst	r2, #128	; 0x80
   34dcc:	beq	34c9c <__printf_chk@plt+0x235dc>
   34dd0:	ldr	r1, [pc, #556]	; 35004 <__printf_chk@plt+0x23944>
   34dd4:	mov	r0, r3
   34dd8:	str	r1, [sp]
   34ddc:	mov	r3, r1
   34de0:	add	r2, sp, #16
   34de4:	ldr	r1, [pc, #540]	; 35008 <__printf_chk@plt+0x23948>
   34de8:	bl	22bc0 <__printf_chk@plt+0x11500>
   34dec:	b	34c9c <__printf_chk@plt+0x235dc>
   34df0:	ldr	r1, [r6, #48]	; 0x30
   34df4:	ldr	r2, [r6, #52]	; 0x34
   34df8:	cmp	r1, r2
   34dfc:	bne	34cf4 <__printf_chk@plt+0x23634>
   34e00:	ldr	r1, [r3, #36]	; 0x24
   34e04:	ldr	r2, [r3, #40]	; 0x28
   34e08:	cmp	r1, r2
   34e0c:	bne	34cf4 <__printf_chk@plt+0x23634>
   34e10:	ldr	r1, [r3, #48]	; 0x30
   34e14:	ldr	r2, [r3, #52]	; 0x34
   34e18:	cmp	r1, r2
   34e1c:	bne	34cf4 <__printf_chk@plt+0x23634>
   34e20:	ldrb	r2, [r6, #24]
   34e24:	cmp	r2, #0
   34e28:	beq	34f60 <__printf_chk@plt+0x238a0>
   34e2c:	ldrb	r3, [r3, #24]
   34e30:	mov	r6, r2
   34e34:	cmp	r3, #0
   34e38:	movne	r0, r3
   34e3c:	bne	34e4c <__printf_chk@plt+0x2378c>
   34e40:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   34e44:	cmp	r0, #0
   34e48:	blt	34fb4 <__printf_chk@plt+0x238f4>
   34e4c:	ldr	r3, [r7, #40]	; 0x28
   34e50:	ldr	r2, [r7, #44]	; 0x2c
   34e54:	str	r8, [r4, #640]	; 0x280
   34e58:	cmp	r3, r2
   34e5c:	str	r6, [sp, #16]
   34e60:	str	r0, [sp, #20]
   34e64:	bne	34c14 <__printf_chk@plt+0x23554>
   34e68:	mov	r1, r3
   34e6c:	mov	r2, sl
   34e70:	add	r0, r7, #36	; 0x24
   34e74:	bl	37300 <__printf_chk@plt+0x25c40>
   34e78:	b	34ba4 <__printf_chk@plt+0x234e4>
   34e7c:	ldrd	r2, [r7, #48]	; 0x30
   34e80:	cmp	r2, r3
   34e84:	bne	34d5c <__printf_chk@plt+0x2369c>
   34e88:	mov	r1, fp
   34e8c:	add	r0, sp, #16
   34e90:	bl	4c730 <__printf_chk@plt+0x3b070>
   34e94:	ldr	r3, [pc, #356]	; 35000 <__printf_chk@plt+0x23940>
   34e98:	ldr	r3, [r3, #4]
   34e9c:	tst	r3, #128	; 0x80
   34ea0:	beq	34c9c <__printf_chk@plt+0x235dc>
   34ea4:	ldr	r3, [pc, #344]	; 35004 <__printf_chk@plt+0x23944>
   34ea8:	add	r2, sp, #16
   34eac:	str	r3, [sp]
   34eb0:	ldr	r1, [pc, #352]	; 35018 <__printf_chk@plt+0x23958>
   34eb4:	mov	r0, #0
   34eb8:	bl	22bc0 <__printf_chk@plt+0x11500>
   34ebc:	b	34c9c <__printf_chk@plt+0x235dc>
   34ec0:	add	r2, sp, #16
   34ec4:	add	r0, r7, #48	; 0x30
   34ec8:	bl	37448 <__printf_chk@plt+0x25d88>
   34ecc:	b	34d4c <__printf_chk@plt+0x2368c>
   34ed0:	ldrd	r2, [r7, #40]	; 0x28
   34ed4:	str	r0, [sp, #16]
   34ed8:	str	r0, [sp, #20]
   34edc:	cmp	r2, r3
   34ee0:	mov	r3, #1
   34ee4:	str	r3, [r4, #640]	; 0x280
   34ee8:	beq	34f48 <__printf_chk@plt+0x23888>
   34eec:	add	r1, sp, #16
   34ef0:	add	r3, r2, #8
   34ef4:	ldm	r1, {r0, r1}
   34ef8:	stm	r2, {r0, r1}
   34efc:	str	r3, [r7, #40]	; 0x28
   34f00:	b	34d50 <__printf_chk@plt+0x23690>
   34f04:	mov	r1, fp
   34f08:	add	r0, sp, #16
   34f0c:	str	r3, [sp, #12]
   34f10:	bl	4c730 <__printf_chk@plt+0x3b070>
   34f14:	ldr	r2, [pc, #228]	; 35000 <__printf_chk@plt+0x23940>
   34f18:	ldr	r3, [sp, #12]
   34f1c:	ldr	r2, [r2, #4]
   34f20:	tst	r2, #8192	; 0x2000
   34f24:	beq	34c9c <__printf_chk@plt+0x235dc>
   34f28:	ldr	r1, [pc, #212]	; 35004 <__printf_chk@plt+0x23944>
   34f2c:	mov	r0, r3
   34f30:	str	r1, [sp]
   34f34:	mov	r3, r1
   34f38:	add	r2, sp, #16
   34f3c:	ldr	r1, [pc, #216]	; 3501c <__printf_chk@plt+0x2395c>
   34f40:	bl	22bc0 <__printf_chk@plt+0x11500>
   34f44:	b	34c9c <__printf_chk@plt+0x235dc>
   34f48:	mov	r1, r2
   34f4c:	add	r0, r7, #36	; 0x24
   34f50:	add	r2, sp, #16
   34f54:	bl	37300 <__printf_chk@plt+0x25c40>
   34f58:	b	34d4c <__printf_chk@plt+0x2368c>
   34f5c:	bl	1148c <__stack_chk_fail@plt>
   34f60:	mov	r0, r6
   34f64:	str	r3, [sp, #12]
   34f68:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   34f6c:	ldr	r3, [sp, #12]
   34f70:	mov	r6, r0
   34f74:	ldrb	r0, [r3, #24]
   34f78:	cmp	r0, #0
   34f7c:	beq	34fe0 <__printf_chk@plt+0x23920>
   34f80:	cmp	r6, #0
   34f84:	bge	34e4c <__printf_chk@plt+0x2378c>
   34f88:	ldr	r3, [pc, #112]	; 35000 <__printf_chk@plt+0x23940>
   34f8c:	ldr	r3, [r3, #4]
   34f90:	tst	r3, #128	; 0x80
   34f94:	beq	34c9c <__printf_chk@plt+0x235dc>
   34f98:	ldr	r3, [pc, #100]	; 35004 <__printf_chk@plt+0x23944>
   34f9c:	ldr	r1, [pc, #124]	; 35020 <__printf_chk@plt+0x23960>
   34fa0:	str	r3, [sp]
   34fa4:	mov	r2, r3
   34fa8:	mov	r0, #0
   34fac:	bl	22bc0 <__printf_chk@plt+0x11500>
   34fb0:	b	34c9c <__printf_chk@plt+0x235dc>
   34fb4:	ldr	r3, [pc, #68]	; 35000 <__printf_chk@plt+0x23940>
   34fb8:	ldr	r3, [r3, #4]
   34fbc:	tst	r3, #128	; 0x80
   34fc0:	beq	34c9c <__printf_chk@plt+0x235dc>
   34fc4:	ldr	r3, [pc, #56]	; 35004 <__printf_chk@plt+0x23944>
   34fc8:	ldr	r1, [pc, #84]	; 35024 <__printf_chk@plt+0x23964>
   34fcc:	str	r3, [sp]
   34fd0:	mov	r2, r3
   34fd4:	mov	r0, #0
   34fd8:	bl	22bc0 <__printf_chk@plt+0x11500>
   34fdc:	b	34c9c <__printf_chk@plt+0x235dc>
   34fe0:	mov	r0, r3
   34fe4:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   34fe8:	cmp	r6, #0
   34fec:	bge	34e44 <__printf_chk@plt+0x23784>
   34ff0:	b	34f88 <__printf_chk@plt+0x238c8>
   34ff4:	andeq	r2, r8, r0, asr #25
   34ff8:	andeq	ip, r7, r0, lsl sp
   34ffc:	andeq	r2, r8, r8, lsr #26
   35000:	andeq	sp, r7, r0, lsl r0
   35004:	andeq	r6, r8, r0, lsr #15
   35008:	andeq	r9, r5, r0, lsr r4
   3500c:	andeq	r9, r5, r4, lsl #7
   35010:	andeq	r2, r8, r0, lsl #30
   35014:	andeq	r9, r5, r0, lsl r4
   35018:	andeq	r9, r5, r8, asr r4
   3501c:	andeq	r9, r5, r4, asr r3
   35020:	andeq	r9, r5, r0, asr #7
   35024:	andeq	r9, r5, r8, ror #7
   35028:	push	{r4, r5, r6, lr}
   3502c:	sub	sp, sp, #40	; 0x28
   35030:	ldr	r4, [pc, #352]	; 35198 <__printf_chk@plt+0x23ad8>
   35034:	mov	r3, #0
   35038:	mov	r5, r0
   3503c:	ldr	r2, [r4]
   35040:	add	r0, sp, #12
   35044:	str	r2, [sp, #36]	; 0x24
   35048:	mov	r2, #4
   3504c:	mov	r6, r1
   35050:	str	r3, [sp, #12]
   35054:	str	r3, [sp, #16]
   35058:	str	r2, [sp, #32]
   3505c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35060:	add	r0, sp, #12
   35064:	mov	r1, #1
   35068:	bl	23e84 <__printf_chk@plt+0x127c4>
   3506c:	cmp	r0, #0
   35070:	bne	350ac <__printf_chk@plt+0x239ec>
   35074:	mov	r5, #0
   35078:	ldr	r0, [sp, #16]
   3507c:	cmp	r0, #0
   35080:	beq	35090 <__printf_chk@plt+0x239d0>
   35084:	ldr	r3, [r0]
   35088:	ldr	r3, [r3, #4]
   3508c:	blx	r3
   35090:	ldr	r2, [sp, #36]	; 0x24
   35094:	ldr	r3, [r4]
   35098:	mov	r0, r5
   3509c:	cmp	r2, r3
   350a0:	bne	35178 <__printf_chk@plt+0x23ab8>
   350a4:	add	sp, sp, #40	; 0x28
   350a8:	pop	{r4, r5, r6, pc}
   350ac:	ldr	r0, [pc, #232]	; 3519c <__printf_chk@plt+0x23adc>
   350b0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   350b4:	mov	r2, r6
   350b8:	mov	r0, r5
   350bc:	mov	r1, #122	; 0x7a
   350c0:	bl	4a3c0 <__printf_chk@plt+0x38d00>
   350c4:	cmp	r0, #0
   350c8:	beq	35074 <__printf_chk@plt+0x239b4>
   350cc:	ldr	r2, [pc, #204]	; 351a0 <__printf_chk@plt+0x23ae0>
   350d0:	ldr	r3, [sp, #32]
   350d4:	ldr	r1, [r2, #124]	; 0x7c
   350d8:	cmp	r3, r1
   350dc:	bne	3511c <__printf_chk@plt+0x23a5c>
   350e0:	cmp	r3, #15
   350e4:	beq	35160 <__printf_chk@plt+0x23aa0>
   350e8:	cmp	r3, #20
   350ec:	beq	35148 <__printf_chk@plt+0x23a88>
   350f0:	cmp	r3, #2
   350f4:	beq	35100 <__printf_chk@plt+0x23a40>
   350f8:	mov	r5, #1
   350fc:	b	35078 <__printf_chk@plt+0x239b8>
   35100:	ldrb	r2, [r2, #112]	; 0x70
   35104:	ldrb	r3, [sp, #20]
   35108:	sub	r3, r3, r2
   3510c:	clz	r3, r3
   35110:	lsr	r3, r3, #5
   35114:	cmp	r3, #0
   35118:	bne	350f8 <__printf_chk@plt+0x23a38>
   3511c:	ldr	r3, [pc, #128]	; 351a4 <__printf_chk@plt+0x23ae4>
   35120:	ldr	r3, [r3, #4]
   35124:	tst	r3, #8
   35128:	beq	350f8 <__printf_chk@plt+0x23a38>
   3512c:	ldr	r3, [pc, #116]	; 351a8 <__printf_chk@plt+0x23ae8>
   35130:	ldr	r1, [pc, #116]	; 351ac <__printf_chk@plt+0x23aec>
   35134:	str	r3, [sp]
   35138:	mov	r2, r3
   3513c:	mov	r0, #0
   35140:	bl	22bc0 <__printf_chk@plt+0x11500>
   35144:	b	350f8 <__printf_chk@plt+0x23a38>
   35148:	ldr	r2, [r2, #104]	; 0x68
   3514c:	ldr	r3, [sp, #12]
   35150:	sub	r3, r3, r2
   35154:	clz	r3, r3
   35158:	lsr	r3, r3, #5
   3515c:	b	35114 <__printf_chk@plt+0x23a54>
   35160:	ldr	r2, [r2, #116]	; 0x74
   35164:	ldr	r3, [sp, #24]
   35168:	sub	r3, r3, r2
   3516c:	clz	r3, r3
   35170:	lsr	r3, r3, #5
   35174:	b	35114 <__printf_chk@plt+0x23a54>
   35178:	bl	1148c <__stack_chk_fail@plt>
   3517c:	ldr	r0, [sp, #16]
   35180:	cmp	r0, #0
   35184:	beq	35194 <__printf_chk@plt+0x23ad4>
   35188:	ldr	r3, [r0]
   3518c:	ldr	r3, [r3, #4]
   35190:	blx	r3
   35194:	bl	11498 <__cxa_end_cleanup@plt>
   35198:	andeq	ip, r7, r0, lsl sp
   3519c:	andeq	r2, r8, r8, lsr #26
   351a0:	andeq	r2, r8, r0, asr #25
   351a4:	andeq	sp, r7, r0, lsl r0
   351a8:	andeq	r6, r8, r0, lsr #15
   351ac:	andeq	r8, r5, r4, lsr #16
   351b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   351b4:	mov	r0, #0
   351b8:	ldr	r4, [pc, #1924]	; 35944 <__printf_chk@plt+0x24284>
   351bc:	ldr	sl, [pc, #1924]	; 35948 <__printf_chk@plt+0x24288>
   351c0:	ldr	r7, [pc, #1924]	; 3594c <__printf_chk@plt+0x2428c>
   351c4:	ldr	r3, [r4, #124]	; 0x7c
   351c8:	ldr	r8, [pc, #1920]	; 35950 <__printf_chk@plt+0x24290>
   351cc:	sub	sp, sp, #76	; 0x4c
   351d0:	ldr	r2, [sl]
   351d4:	mov	r1, #1
   351d8:	add	r5, r4, #104	; 0x68
   351dc:	str	r2, [sp, #68]	; 0x44
   351e0:	strd	r0, [sp, #20]
   351e4:	sub	r3, r3, #1
   351e8:	cmp	r3, #28
   351ec:	ldrls	pc, [pc, r3, lsl #2]
   351f0:	b	354f8 <__printf_chk@plt+0x23e38>
   351f4:	andeq	r5, r3, ip, lsl #8
   351f8:	andeq	r5, r3, ip, lsr r4
   351fc:	strdeq	r5, [r3], -r8
   35200:	strdeq	r5, [r3], -r8
   35204:	ldrdeq	r5, [r3], -r4
   35208:	strdeq	r5, [r3], -r8
   3520c:	strdeq	r5, [r3], -r8
   35210:	strdeq	r5, [r3], -r8
   35214:	strdeq	r5, [r3], -r8
   35218:	strdeq	r5, [r3], -r8
   3521c:	strdeq	r5, [r3], -r8
   35220:	strdeq	r5, [r3], -r8
   35224:	andeq	r5, r3, r8, lsr #7
   35228:	andeq	r5, r3, r4, asr #6
   3522c:	strdeq	r5, [r3], -r8
   35230:	andeq	r5, r3, ip, lsr r3
   35234:	andeq	r5, r3, r8, lsl #6
   35238:	strdeq	r5, [r3], -r8
   3523c:			; <UNDEFINED> instruction: 0x000352bc
   35240:	strdeq	r5, [r3], -r8
   35244:	strdeq	r5, [r3], -r8
   35248:	strdeq	r5, [r3], -r8
   3524c:	strdeq	r5, [r3], -r8
   35250:	andeq	r5, r3, r4, asr #6
   35254:	strdeq	r5, [r3], -r8
   35258:	muleq	r3, r8, r2
   3525c:	strdeq	r5, [r3], -r8
   35260:	strdeq	r5, [r3], -r8
   35264:	andeq	r5, r3, r4, ror r2
   35268:	ldr	r3, [r0, #4]
   3526c:	str	r3, [sp, #20]
   35270:	bl	5135c <_ZdlPv@@Base>
   35274:	ldr	r0, [sp, #20]
   35278:	cmp	r0, #0
   3527c:	bne	35268 <__printf_chk@plt+0x23ba8>
   35280:	ldr	r2, [sp, #68]	; 0x44
   35284:	ldr	r3, [sl]
   35288:	cmp	r2, r3
   3528c:	bne	35920 <__printf_chk@plt+0x24260>
   35290:	add	sp, sp, #76	; 0x4c
   35294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35298:	ldr	r3, [sp, #24]
   3529c:	cmp	r3, #0
   352a0:	bne	3555c <__printf_chk@plt+0x23e9c>
   352a4:	mov	r0, r5
   352a8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   352ac:	ldr	r3, [r4, #124]	; 0x7c
   352b0:	mov	r2, #0
   352b4:	str	r2, [r4, #164]	; 0xa4
   352b8:	b	351e4 <__printf_chk@plt+0x23b24>
   352bc:	ldr	r3, [pc, #1680]	; 35954 <__printf_chk@plt+0x24294>
   352c0:	ldr	r0, [r7]
   352c4:	ldr	r3, [r3]
   352c8:	ldr	r2, [r3, #132]	; 0x84
   352cc:	cmp	r2, #0
   352d0:	beq	352e0 <__printf_chk@plt+0x23c20>
   352d4:	ldr	r2, [r8]
   352d8:	cmp	r3, r2
   352dc:	beq	35520 <__printf_chk@plt+0x23e60>
   352e0:	ldr	r3, [sp, #24]
   352e4:	cmp	r3, #0
   352e8:	beq	352f8 <__printf_chk@plt+0x23c38>
   352ec:	ldr	r6, [r0, #80]	; 0x50
   352f0:	cmp	r6, #0
   352f4:	beq	3582c <__printf_chk@plt+0x2416c>
   352f8:	bl	1fa80 <__printf_chk@plt+0xe3c0>
   352fc:	mov	r3, #0
   35300:	str	r3, [sp, #24]
   35304:	b	352a4 <__printf_chk@plt+0x23be4>
   35308:	mov	r0, r5
   3530c:	ldrb	r6, [r4, #112]	; 0x70
   35310:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35314:	cmp	r6, #129	; 0x81
   35318:	beq	355e8 <__printf_chk@plt+0x23f28>
   3531c:	cmp	r6, #130	; 0x82
   35320:	beq	355e0 <__printf_chk@plt+0x23f20>
   35324:	cmp	r6, #128	; 0x80
   35328:	beq	355d8 <__printf_chk@plt+0x23f18>
   3532c:	ldr	r1, [pc, #1572]	; 35958 <__printf_chk@plt+0x24298>
   35330:	ldr	r0, [pc, #1572]	; 3595c <__printf_chk@plt+0x2429c>
   35334:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   35338:	b	352ac <__printf_chk@plt+0x23bec>
   3533c:	bl	15d88 <__printf_chk@plt+0x46c8>
   35340:	b	352a4 <__printf_chk@plt+0x23be4>
   35344:	ldr	r3, [pc, #1544]	; 35954 <__printf_chk@plt+0x24294>
   35348:	ldr	r3, [r3]
   3534c:	ldr	r2, [r3, #132]	; 0x84
   35350:	cmp	r2, #0
   35354:	beq	35364 <__printf_chk@plt+0x23ca4>
   35358:	ldr	r2, [r8]
   3535c:	cmp	r3, r2
   35360:	beq	35534 <__printf_chk@plt+0x23e74>
   35364:	ldr	r3, [r4, #108]	; 0x6c
   35368:	add	r1, sp, #24
   3536c:	mov	r0, r3
   35370:	ldr	r3, [r3]
   35374:	ldr	r3, [r3, #136]	; 0x88
   35378:	blx	r3
   3537c:	cmp	r0, #0
   35380:	ldr	r0, [r4, #108]	; 0x6c
   35384:	beq	35774 <__printf_chk@plt+0x240b4>
   35388:	cmp	r0, #0
   3538c:	beq	3539c <__printf_chk@plt+0x23cdc>
   35390:	ldr	r3, [r0]
   35394:	ldr	r3, [r3, #4]
   35398:	blx	r3
   3539c:	mov	r3, #0
   353a0:	str	r3, [r4, #108]	; 0x6c
   353a4:	b	352a4 <__printf_chk@plt+0x23be4>
   353a8:	ldr	r3, [sp, #24]
   353ac:	ldr	r0, [r7]
   353b0:	cmp	r3, #0
   353b4:	beq	353c4 <__printf_chk@plt+0x23d04>
   353b8:	ldr	r3, [r4, #512]	; 0x200
   353bc:	cmp	r3, #0
   353c0:	beq	3550c <__printf_chk@plt+0x23e4c>
   353c4:	bl	20fa4 <__printf_chk@plt+0xf8e4>
   353c8:	mov	r3, #1
   353cc:	str	r3, [sp, #24]
   353d0:	b	352a4 <__printf_chk@plt+0x23be4>
   353d4:	ldr	r3, [sp, #20]
   353d8:	cmp	r3, #0
   353dc:	beq	355bc <__printf_chk@plt+0x23efc>
   353e0:	add	r0, sp, #20
   353e4:	bl	2409c <__printf_chk@plt+0x129dc>
   353e8:	str	r0, [sp, #24]
   353ec:	ldr	r2, [sp, #20]
   353f0:	mov	r3, #0
   353f4:	cmp	r2, r3
   353f8:	str	r3, [r4, #516]	; 0x204
   353fc:	bne	352a4 <__printf_chk@plt+0x23be4>
   35400:	ldr	r0, [r7]
   35404:	bl	18b84 <__printf_chk@plt+0x74c4>
   35408:	b	352a4 <__printf_chk@plt+0x23be4>
   3540c:	mov	r0, #8
   35410:	ldr	r6, [sp, #24]
   35414:	bl	5130c <_Znwj@@Base>
   35418:	ldr	r3, [sp, #20]
   3541c:	mov	r2, #1
   35420:	str	r3, [r0, #4]
   35424:	mov	r3, #0
   35428:	str	r6, [r0]
   3542c:	str	r0, [sp, #20]
   35430:	str	r2, [sp, #24]
   35434:	str	r3, [r4, #516]	; 0x204
   35438:	b	352a4 <__printf_chk@plt+0x23be4>
   3543c:	ldr	r3, [sp, #24]
   35440:	ldrb	r6, [r4, #112]	; 0x70
   35444:	cmp	r3, #0
   35448:	beq	35474 <__printf_chk@plt+0x23db4>
   3544c:	ldr	r3, [r4, #516]	; 0x204
   35450:	cmp	r3, #0
   35454:	bne	35474 <__printf_chk@plt+0x23db4>
   35458:	ldr	r2, [r7]
   3545c:	ldrb	r3, [r2, #356]	; 0x164
   35460:	cmp	r3, r6
   35464:	beq	35604 <__printf_chk@plt+0x23f44>
   35468:	ldrb	r2, [r2, #357]	; 0x165
   3546c:	cmp	r2, r6
   35470:	beq	35604 <__printf_chk@plt+0x23f44>
   35474:	ldr	r3, [pc, #1240]	; 35954 <__printf_chk@plt+0x24294>
   35478:	ldr	r3, [r3]
   3547c:	ldr	r2, [r3, #132]	; 0x84
   35480:	cmp	r2, #0
   35484:	beq	35494 <__printf_chk@plt+0x23dd4>
   35488:	ldr	r2, [r8]
   3548c:	cmp	r3, r2
   35490:	beq	35548 <__printf_chk@plt+0x23e88>
   35494:	ldr	r9, [pc, #1220]	; 35960 <__printf_chk@plt+0x242a0>
   35498:	ldr	fp, [pc, #1220]	; 35964 <__printf_chk@plt+0x242a4>
   3549c:	b	354a4 <__printf_chk@plt+0x23de4>
   354a0:	ldrb	r6, [r4, #112]	; 0x70
   354a4:	ldr	r3, [r4, #32]
   354a8:	cmp	r3, #0
   354ac:	beq	354c8 <__printf_chk@plt+0x23e08>
   354b0:	mov	r2, r6
   354b4:	mov	r1, fp
   354b8:	ldr	r0, [r9]
   354bc:	bl	53714 <_ZdlPv@@Base+0x23b8>
   354c0:	ldr	r0, [r9]
   354c4:	bl	1163c <fflush@plt>
   354c8:	add	r6, r4, r6, lsl #2
   354cc:	ldr	r0, [r7]
   354d0:	ldr	r1, [r6, #1712]	; 0x6b0
   354d4:	bl	1c314 <__printf_chk@plt+0xac54>
   354d8:	mov	r0, r5
   354dc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   354e0:	ldr	r3, [r4, #124]	; 0x7c
   354e4:	cmp	r3, #2
   354e8:	beq	354a0 <__printf_chk@plt+0x23de0>
   354ec:	mov	r2, #0
   354f0:	str	r2, [sp, #24]
   354f4:	b	352b0 <__printf_chk@plt+0x23bf0>
   354f8:	mov	r3, #0
   354fc:	mov	r0, r5
   35500:	str	r3, [sp, #24]
   35504:	bl	2ad64 <__printf_chk@plt+0x196a4>
   35508:	b	352a4 <__printf_chk@plt+0x23be4>
   3550c:	ldr	r3, [r0, #80]	; 0x50
   35510:	cmp	r3, #0
   35514:	bne	353c4 <__printf_chk@plt+0x23d04>
   35518:	bl	26024 <__printf_chk@plt+0x14964>
   3551c:	b	352a4 <__printf_chk@plt+0x23be4>
   35520:	ldr	r3, [r0]
   35524:	cmp	r3, #0
   35528:	bne	352e0 <__printf_chk@plt+0x23c20>
   3552c:	bl	26104 <__printf_chk@plt+0x14a44>
   35530:	b	352a4 <__printf_chk@plt+0x23be4>
   35534:	ldr	r3, [r7]
   35538:	ldr	r3, [r3]
   3553c:	cmp	r3, #0
   35540:	bne	35364 <__printf_chk@plt+0x23ca4>
   35544:	b	3552c <__printf_chk@plt+0x23e6c>
   35548:	ldr	r3, [r7]
   3554c:	ldr	r3, [r3]
   35550:	cmp	r3, #0
   35554:	bne	35494 <__printf_chk@plt+0x23dd4>
   35558:	b	3552c <__printf_chk@plt+0x23e6c>
   3555c:	ldr	r3, [pc, #1008]	; 35954 <__printf_chk@plt+0x24294>
   35560:	ldr	r3, [r3]
   35564:	ldr	r2, [r3, #132]	; 0x84
   35568:	cmp	r2, #0
   3556c:	beq	3557c <__printf_chk@plt+0x23ebc>
   35570:	ldr	r2, [r8]
   35574:	cmp	r3, r2
   35578:	beq	355f0 <__printf_chk@plt+0x23f30>
   3557c:	mov	r2, #0
   35580:	mov	r1, r2
   35584:	add	r0, sp, #28
   35588:	bl	27450 <__printf_chk@plt+0x15d90>
   3558c:	ldr	r9, [r8]
   35590:	cmn	r0, #1
   35594:	mov	r6, r0
   35598:	ldr	r3, [r9]
   3559c:	beq	35818 <__printf_chk@plt+0x24158>
   355a0:	cmp	r0, #0
   355a4:	bne	35724 <__printf_chk@plt+0x24064>
   355a8:	ldr	r3, [r3, #16]
   355ac:	mov	r0, r9
   355b0:	ldr	r1, [sp, #28]
   355b4:	blx	r3
   355b8:	b	3557c <__printf_chk@plt+0x23ebc>
   355bc:	ldr	r3, [pc, #932]	; 35968 <__printf_chk@plt+0x242a8>
   355c0:	ldr	r1, [pc, #932]	; 3596c <__printf_chk@plt+0x242ac>
   355c4:	str	r3, [sp]
   355c8:	mov	r2, r3
   355cc:	mov	r0, #2
   355d0:	bl	22bc0 <__printf_chk@plt+0x11500>
   355d4:	b	353ec <__printf_chk@plt+0x23d2c>
   355d8:	bl	1b1ec <__printf_chk@plt+0x9b2c>
   355dc:	b	352ac <__printf_chk@plt+0x23bec>
   355e0:	bl	344e4 <__printf_chk@plt+0x22e24>
   355e4:	b	352ac <__printf_chk@plt+0x23bec>
   355e8:	bl	34410 <__printf_chk@plt+0x22d50>
   355ec:	b	352ac <__printf_chk@plt+0x23bec>
   355f0:	ldr	r3, [r7]
   355f4:	ldr	r3, [r3]
   355f8:	cmp	r3, #0
   355fc:	bne	3557c <__printf_chk@plt+0x23ebc>
   35600:	b	3552c <__printf_chk@plt+0x23e6c>
   35604:	sub	r3, r3, r6
   35608:	clz	r3, r3
   3560c:	lsr	r3, r3, #5
   35610:	str	r3, [r4, #160]	; 0xa0
   35614:	mov	r0, r5
   35618:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3561c:	ldr	r0, [r4, #124]	; 0x7c
   35620:	cmp	r0, #19
   35624:	cmpne	r0, #25
   35628:	moveq	r0, #1
   3562c:	movne	r0, #0
   35630:	beq	35614 <__printf_chk@plt+0x23f54>
   35634:	bl	30944 <__printf_chk@plt+0x1f284>
   35638:	ldr	r3, [r4, #32]
   3563c:	mov	r6, r0
   35640:	cmp	r3, #0
   35644:	beq	356e4 <__printf_chk@plt+0x24024>
   35648:	cmp	r0, #0
   3564c:	beq	358ac <__printf_chk@plt+0x241ec>
   35650:	ldr	r1, [pc, #792]	; 35970 <__printf_chk@plt+0x242b0>
   35654:	bl	115f4 <strcmp@plt>
   35658:	ldr	r9, [pc, #768]	; 35960 <__printf_chk@plt+0x242a0>
   3565c:	ldr	r3, [r9]
   35660:	cmp	r0, #0
   35664:	bne	35680 <__printf_chk@plt+0x23fc0>
   35668:	mov	r0, r3
   3566c:	ldr	r1, [pc, #768]	; 35974 <__printf_chk@plt+0x242b4>
   35670:	bl	53714 <_ZdlPv@@Base+0x23b8>
   35674:	ldr	r0, [r9]
   35678:	bl	1163c <fflush@plt>
   3567c:	ldr	r3, [r9]
   35680:	mov	r0, r3
   35684:	mov	r2, r6
   35688:	ldr	r1, [pc, #744]	; 35978 <__printf_chk@plt+0x242b8>
   3568c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   35690:	ldr	r1, [pc, #740]	; 3597c <__printf_chk@plt+0x242bc>
   35694:	mov	r0, r6
   35698:	bl	115f4 <strcmp@plt>
   3569c:	ldr	r3, [r9]
   356a0:	cmp	r0, #0
   356a4:	bne	356d0 <__printf_chk@plt+0x24010>
   356a8:	ldr	r1, [pc, #676]	; 35954 <__printf_chk@plt+0x24294>
   356ac:	ldr	r2, [r8]
   356b0:	ldr	r1, [r1]
   356b4:	cmp	r1, r2
   356b8:	beq	356d0 <__printf_chk@plt+0x24010>
   356bc:	ldr	r2, [r2, #32]
   356c0:	mov	r0, r3
   356c4:	ldr	r1, [pc, #692]	; 35980 <__printf_chk@plt+0x242c0>
   356c8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   356cc:	ldr	r3, [r9]
   356d0:	mov	r0, r3
   356d4:	ldr	r1, [pc, #680]	; 35984 <__printf_chk@plt+0x242c4>
   356d8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   356dc:	ldr	r0, [r9]
   356e0:	bl	1163c <fflush@plt>
   356e4:	cmp	r6, #0
   356e8:	beq	358ac <__printf_chk@plt+0x241ec>
   356ec:	mov	r1, #0
   356f0:	mov	r0, r6
   356f4:	bl	2fc04 <__printf_chk@plt+0x1e544>
   356f8:	ldr	r3, [r4, #32]
   356fc:	cmp	r3, #0
   35700:	beq	352ac <__printf_chk@plt+0x23bec>
   35704:	ldr	r3, [pc, #596]	; 35960 <__printf_chk@plt+0x242a0>
   35708:	mov	r2, r6
   3570c:	ldr	r1, [pc, #628]	; 35988 <__printf_chk@plt+0x242c8>
   35710:	ldr	r0, [r3]
   35714:	bl	53714 <_ZdlPv@@Base+0x23b8>
   35718:	ldr	r0, [r7]
   3571c:	bl	19e30 <__printf_chk@plt+0x8770>
   35720:	b	352ac <__printf_chk@plt+0x23bec>
   35724:	ldr	fp, [r3, #12]
   35728:	blt	3573c <__printf_chk@plt+0x2407c>
   3572c:	ldr	r3, [pc, #600]	; 3598c <__printf_chk@plt+0x242cc>
   35730:	ldrb	r3, [r3, r0]
   35734:	cmp	r3, #0
   35738:	bne	35800 <__printf_chk@plt+0x24140>
   3573c:	add	r3, r4, r6, lsl #2
   35740:	ldr	r3, [r3, #1712]	; 0x6b0
   35744:	ldrb	r2, [r3, #27]
   35748:	cmp	r2, #0
   3574c:	beq	35800 <__printf_chk@plt+0x24140>
   35750:	ldrb	r2, [r3, #16]
   35754:	sub	r2, r2, #1
   35758:	cmp	r2, #3
   3575c:	ldrls	pc, [pc, r2, lsl #2]
   35760:	b	357a0 <__printf_chk@plt+0x240e0>
   35764:	muleq	r3, ip, r8
   35768:	muleq	r3, r4, r8
   3576c:	andeq	r5, r3, r4, lsr #17
   35770:	andeq	r5, r3, ip, lsl #17
   35774:	mov	r1, r0
   35778:	ldr	r0, [r7]
   3577c:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   35780:	mov	r3, #0
   35784:	mov	r2, r3
   35788:	mov	r1, #1
   3578c:	ldr	r0, [r7]
   35790:	str	r3, [r4, #108]	; 0x6c
   35794:	str	r3, [sp, #24]
   35798:	bl	1f330 <__printf_chk@plt+0xdc70>
   3579c:	b	352a4 <__printf_chk@plt+0x23be4>
   357a0:	ldr	r3, [r3, #8]
   357a4:	cmp	r3, #0
   357a8:	str	r3, [sp, #12]
   357ac:	beq	35800 <__printf_chk@plt+0x24140>
   357b0:	ldr	r3, [sp, #12]
   357b4:	ldrb	r1, [r3, #24]
   357b8:	cmp	r1, #0
   357bc:	bne	35804 <__printf_chk@plt+0x24144>
   357c0:	mov	r0, r6
   357c4:	bl	26cf4 <__printf_chk@plt+0x15634>
   357c8:	mov	r1, r0
   357cc:	add	r0, sp, #48	; 0x30
   357d0:	bl	4c730 <__printf_chk@plt+0x3b070>
   357d4:	ldr	r3, [sp, #12]
   357d8:	add	r0, sp, #32
   357dc:	ldr	r1, [r3, #60]	; 0x3c
   357e0:	bl	4c730 <__printf_chk@plt+0x3b070>
   357e4:	ldr	r3, [pc, #380]	; 35968 <__printf_chk@plt+0x242a8>
   357e8:	add	r2, sp, #48	; 0x30
   357ec:	str	r3, [sp]
   357f0:	ldr	r1, [pc, #408]	; 35990 <__printf_chk@plt+0x242d0>
   357f4:	add	r3, sp, #32
   357f8:	mov	r0, #2
   357fc:	bl	22bc0 <__printf_chk@plt+0x11500>
   35800:	uxtb	r1, r6
   35804:	mov	r0, r9
   35808:	blx	fp
   3580c:	cmp	r6, #10
   35810:	bne	3557c <__printf_chk@plt+0x23ebc>
   35814:	b	352a4 <__printf_chk@plt+0x23be4>
   35818:	ldr	r3, [r3, #12]
   3581c:	mov	r0, r9
   35820:	mov	r1, #10
   35824:	blx	r3
   35828:	b	352a4 <__printf_chk@plt+0x23be4>
   3582c:	bl	46fe8 <__printf_chk@plt+0x35928>
   35830:	ldr	r3, [r4, #124]	; 0x7c
   35834:	mov	r9, r0
   35838:	mov	r0, r5
   3583c:	cmp	r3, #19
   35840:	addeq	r6, r6, #1
   35844:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35848:	ldr	r3, [r4, #124]	; 0x7c
   3584c:	cmp	r3, #19
   35850:	beq	35838 <__printf_chk@plt+0x24178>
   35854:	cmp	r3, #13
   35858:	beq	35518 <__printf_chk@plt+0x23e58>
   3585c:	bl	2502c <__printf_chk@plt+0x1396c>
   35860:	ldr	r3, [pc, #300]	; 35994 <__printf_chk@plt+0x242d4>
   35864:	ldr	r0, [r4, #2748]	; 0xabc
   35868:	str	r6, [r4, #564]	; 0x234
   3586c:	ldr	r3, [r3]
   35870:	cmp	r0, #0
   35874:	mul	r3, r3, r9
   35878:	mul	r3, r6, r3
   3587c:	str	r3, [r4, #568]	; 0x238
   35880:	beq	358b4 <__printf_chk@plt+0x241f4>
   35884:	bl	25f34 <__printf_chk@plt+0x14874>
   35888:	b	352fc <__printf_chk@plt+0x23c3c>
   3588c:	mov	r1, #30
   35890:	b	35804 <__printf_chk@plt+0x24144>
   35894:	mov	r1, #18
   35898:	b	35804 <__printf_chk@plt+0x24144>
   3589c:	mov	r1, #32
   358a0:	b	35804 <__printf_chk@plt+0x24144>
   358a4:	mov	r1, #135	; 0x87
   358a8:	b	35804 <__printf_chk@plt+0x24144>
   358ac:	bl	2fb28 <__printf_chk@plt+0x1e468>
   358b0:	b	352ac <__printf_chk@plt+0x23bec>
   358b4:	mov	r1, r0
   358b8:	ldr	r0, [r7]
   358bc:	bl	1faac <__printf_chk@plt+0xe3ec>
   358c0:	ldr	fp, [r7]
   358c4:	mul	r6, r6, r9
   358c8:	mov	r0, fp
   358cc:	bl	192ec <__printf_chk@plt+0x7c2c>
   358d0:	mov	r9, r0
   358d4:	mov	r0, #40	; 0x28
   358d8:	bl	5130c <_Znwj@@Base>
   358dc:	mov	r3, r0
   358e0:	ldr	ip, [pc, #176]	; 35998 <__printf_chk@plt+0x242d8>
   358e4:	mov	r2, #0
   358e8:	mov	r0, fp
   358ec:	str	r6, [r3, #28]
   358f0:	mov	r1, r3
   358f4:	str	r9, [r3, #36]	; 0x24
   358f8:	str	ip, [r3]
   358fc:	str	r2, [r3, #4]
   35900:	str	r2, [r3, #8]
   35904:	str	r2, [r3, #12]
   35908:	str	r2, [r3, #16]
   3590c:	str	r2, [r3, #20]
   35910:	str	r2, [r3, #24]
   35914:	strh	r2, [r3, #32]
   35918:	bl	1a0e0 <__printf_chk@plt+0x8a20>
   3591c:	b	352fc <__printf_chk@plt+0x23c3c>
   35920:	bl	1148c <__stack_chk_fail@plt>
   35924:	ldr	r0, [sp, #20]
   35928:	cmp	r0, #0
   3592c:	bne	35934 <__printf_chk@plt+0x24274>
   35930:	bl	11498 <__cxa_end_cleanup@plt>
   35934:	ldr	r3, [r0, #4]
   35938:	str	r3, [sp, #20]
   3593c:	bl	5135c <_ZdlPv@@Base>
   35940:	b	35924 <__printf_chk@plt+0x24264>
   35944:	andeq	r2, r8, r0, asr #25
   35948:	andeq	ip, r7, r0, lsl sp
   3594c:	strdeq	r2, [r8], -r8
   35950:	andeq	r2, r8, r0, asr #23
   35954:			; <UNDEFINED> instruction: 0x00082bbc
   35958:	muleq	r5, r8, fp
   3595c:	andeq	r0, r0, r4, ror fp
   35960:	andeq	r2, r8, r8, lsr #23
   35964:	strdeq	r9, [r5], -r4
   35968:	andeq	r6, r8, r0, lsr #15
   3596c:	andeq	r9, r5, r8, asr #10
   35970:	andeq	r9, r5, r8, ror r4
   35974:	andeq	r9, r5, r0, lsl #9
   35978:	andeq	r9, r5, ip, lsl #9
   3597c:	andeq	r5, r5, r8, lsl sp
   35980:	andeq	r9, r5, r0, lsr #9
   35984:	andeq	r6, r5, r0, lsl #21
   35988:			; <UNDEFINED> instruction: 0x000594bc
   3598c:	andeq	sp, r7, r4, lsl lr
   35990:	andeq	r9, r5, r0, lsl #10
   35994:	andeq	sp, r7, r8, rrx
   35998:	andeq	sl, r5, r8, asr #2
   3599c:	push	{r4, r5, r6, lr}
   359a0:	sub	sp, sp, #8
   359a4:	ldr	r4, [pc, #304]	; 35adc <__printf_chk@plt+0x2441c>
   359a8:	ldr	r6, [pc, #304]	; 35ae0 <__printf_chk@plt+0x24420>
   359ac:	ldr	r5, [pc, #304]	; 35ae4 <__printf_chk@plt+0x24424>
   359b0:	ldr	r3, [r4]
   359b4:	ldr	r0, [r6, #2744]	; 0xab8
   359b8:	ldr	r2, [pc, #296]	; 35ae8 <__printf_chk@plt+0x24428>
   359bc:	ldr	r1, [r3, #96]	; 0x60
   359c0:	cmp	r0, #0
   359c4:	str	r1, [r3, #100]	; 0x64
   359c8:	ldr	r1, [r5]
   359cc:	mov	r3, #1
   359d0:	str	r1, [sp, #4]
   359d4:	str	r3, [r2]
   359d8:	beq	359ec <__printf_chk@plt+0x2432c>
   359dc:	bl	25f34 <__printf_chk@plt+0x14874>
   359e0:	add	r0, r6, #104	; 0x68
   359e4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   359e8:	bl	351b0 <__printf_chk@plt+0x23af0>
   359ec:	ldr	r3, [pc, #248]	; 35aec <__printf_chk@plt+0x2442c>
   359f0:	ldr	r0, [r3]
   359f4:	bl	20298 <__printf_chk@plt+0xebd8>
   359f8:	ldr	r0, [pc, #240]	; 35af0 <__printf_chk@plt+0x24430>
   359fc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35a00:	bl	351b0 <__printf_chk@plt+0x23af0>
   35a04:	bl	15364 <__printf_chk@plt+0x3ca4>
   35a08:	ldr	r3, [r4]
   35a0c:	mov	r1, #0
   35a10:	mov	r0, sp
   35a14:	ldr	r6, [r3, #104]	; 0x68
   35a18:	bl	4a790 <__printf_chk@plt+0x390d0>
   35a1c:	ldr	r3, [sp]
   35a20:	cmp	r6, r3
   35a24:	bgt	35a48 <__printf_chk@plt+0x24388>
   35a28:	mov	r0, #0
   35a2c:	bl	15400 <__printf_chk@plt+0x3d40>
   35a30:	ldr	r2, [sp, #4]
   35a34:	ldr	r3, [r5]
   35a38:	cmp	r2, r3
   35a3c:	bne	35ad8 <__printf_chk@plt+0x24418>
   35a40:	add	sp, sp, #8
   35a44:	pop	{r4, r5, r6, pc}
   35a48:	ldr	r2, [r4]
   35a4c:	ldr	r3, [pc, #160]	; 35af4 <__printf_chk@plt+0x24434>
   35a50:	mov	r6, #1
   35a54:	str	r6, [r2, #128]	; 0x80
   35a58:	ldr	r0, [pc, #152]	; 35af8 <__printf_chk@plt+0x24438>
   35a5c:	str	r6, [r3]
   35a60:	bl	25170 <__printf_chk@plt+0x13ab0>
   35a64:	bl	231a0 <__printf_chk@plt+0x11ae0>
   35a68:	ldr	r3, [r4]
   35a6c:	mov	r2, r6
   35a70:	mov	r0, r3
   35a74:	ldr	ip, [r3]
   35a78:	ldr	r1, [r3, #104]	; 0x68
   35a7c:	ldr	r3, [ip, #20]
   35a80:	blx	r3
   35a84:	ldr	r0, [pc, #100]	; 35af0 <__printf_chk@plt+0x24430>
   35a88:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35a8c:	bl	351b0 <__printf_chk@plt+0x23af0>
   35a90:	ldr	r2, [r4]
   35a94:	ldr	r3, [pc, #96]	; 35afc <__printf_chk@plt+0x2443c>
   35a98:	ldr	r0, [pc, #96]	; 35b00 <__printf_chk@plt+0x24440>
   35a9c:	str	r6, [r2, #128]	; 0x80
   35aa0:	str	r6, [r3]
   35aa4:	bl	25170 <__printf_chk@plt+0x13ab0>
   35aa8:	bl	231a0 <__printf_chk@plt+0x11ae0>
   35aac:	ldr	r3, [r4]
   35ab0:	mov	r2, r6
   35ab4:	mov	r0, r3
   35ab8:	ldr	ip, [r3]
   35abc:	ldr	r1, [r3, #104]	; 0x68
   35ac0:	ldr	r3, [ip, #20]
   35ac4:	blx	r3
   35ac8:	ldr	r0, [pc, #32]	; 35af0 <__printf_chk@plt+0x24430>
   35acc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35ad0:	bl	351b0 <__printf_chk@plt+0x23af0>
   35ad4:	b	35a28 <__printf_chk@plt+0x24368>
   35ad8:	bl	1148c <__stack_chk_fail@plt>
   35adc:			; <UNDEFINED> instruction: 0x00082bbc
   35ae0:	andeq	r2, r8, r0, asr #25
   35ae4:	andeq	ip, r7, r0, lsl sp
   35ae8:	ldrdeq	r2, [r8], -ip
   35aec:	strdeq	r2, [r8], -r8
   35af0:	andeq	r2, r8, r8, lsr #26
   35af4:	andeq	r2, r8, r0, ror #23
   35af8:	andeq	sp, r7, r4, asr r0
   35afc:	andeq	r2, r8, r8, ror #23
   35b00:	andeq	sp, r7, r4, lsr #32
   35b04:	push	{r4, lr}
   35b08:	bl	23670 <__printf_chk@plt+0x11fb0>
   35b0c:	ldr	r3, [pc, #28]	; 35b30 <__printf_chk@plt+0x24470>
   35b10:	ldr	r3, [r3]
   35b14:	cmp	r3, #0
   35b18:	beq	35b28 <__printf_chk@plt+0x24468>
   35b1c:	ldr	r0, [pc, #16]	; 35b34 <__printf_chk@plt+0x24474>
   35b20:	pop	{r4, lr}
   35b24:	b	2b1d0 <__printf_chk@plt+0x19b10>
   35b28:	pop	{r4, lr}
   35b2c:	b	3599c <__printf_chk@plt+0x242dc>
   35b30:	ldrdeq	r2, [r8], -ip
   35b34:	andeq	r2, r8, r8, lsr #26
   35b38:	push	{r4, r5, r6, r7, r8, r9, lr}
   35b3c:	sub	sp, sp, #20
   35b40:	ldr	r5, [pc, #172]	; 35bf4 <__printf_chk@plt+0x24534>
   35b44:	ldr	r3, [pc, #172]	; 35bf8 <__printf_chk@plt+0x24538>
   35b48:	ldr	r4, [pc, #172]	; 35bfc <__printf_chk@plt+0x2453c>
   35b4c:	ldr	ip, [r5]
   35b50:	mov	r1, r0
   35b54:	add	r2, sp, #4
   35b58:	mov	r0, r3
   35b5c:	ldr	r6, [r4, #64]	; 0x40
   35b60:	str	ip, [sp, #12]
   35b64:	str	r3, [r4, #64]	; 0x40
   35b68:	bl	519c0 <_ZdlPv@@Base+0x664>
   35b6c:	subs	r7, r0, #0
   35b70:	beq	35bc8 <__printf_chk@plt+0x24508>
   35b74:	mov	r2, #0
   35b78:	ldr	r1, [sp, #4]
   35b7c:	add	r0, sp, #8
   35b80:	bl	52830 <_ZdlPv@@Base+0x14d4>
   35b84:	mov	r0, #560	; 0x230
   35b88:	ldr	r9, [sp, #8]
   35b8c:	bl	5130c <_Znwj@@Base>
   35b90:	mov	r2, r9
   35b94:	mov	r1, r7
   35b98:	mov	r3, #0
   35b9c:	mov	r8, r0
   35ba0:	bl	2235c <__printf_chk@plt+0x10c9c>
   35ba4:	mov	r0, r8
   35ba8:	bl	231a0 <__printf_chk@plt+0x11ae0>
   35bac:	ldr	r0, [sp, #4]
   35bb0:	cmp	r0, #0
   35bb4:	beq	35bbc <__printf_chk@plt+0x244fc>
   35bb8:	bl	114f8 <_ZdaPv@plt>
   35bbc:	ldr	r0, [pc, #60]	; 35c00 <__printf_chk@plt+0x24540>
   35bc0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35bc4:	bl	351b0 <__printf_chk@plt+0x23af0>
   35bc8:	ldr	r2, [sp, #12]
   35bcc:	ldr	r3, [r5]
   35bd0:	str	r6, [r4, #64]	; 0x40
   35bd4:	cmp	r2, r3
   35bd8:	bne	35be4 <__printf_chk@plt+0x24524>
   35bdc:	add	sp, sp, #20
   35be0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35be4:	bl	1148c <__stack_chk_fail@plt>
   35be8:	mov	r0, r8
   35bec:	bl	5135c <_ZdlPv@@Base>
   35bf0:	bl	11498 <__cxa_end_cleanup@plt>
   35bf4:	andeq	ip, r7, r0, lsl sp
   35bf8:	muleq	r8, r8, r8
   35bfc:	andeq	sp, r7, r0, lsl r0
   35c00:	andeq	r2, r8, r8, lsr #26
   35c04:	push	{r4, r5, r6, r7, lr}
   35c08:	sub	sp, sp, #52	; 0x34
   35c0c:	ldr	r4, [pc, #232]	; 35cfc <__printf_chk@plt+0x2463c>
   35c10:	ldr	r1, [pc, #232]	; 35d00 <__printf_chk@plt+0x24640>
   35c14:	mov	r5, r0
   35c18:	ldr	r3, [r4]
   35c1c:	str	r3, [sp, #44]	; 0x2c
   35c20:	bl	115f4 <strcmp@plt>
   35c24:	cmp	r0, #0
   35c28:	bne	35c84 <__printf_chk@plt+0x245c4>
   35c2c:	ldr	r6, [pc, #208]	; 35d04 <__printf_chk@plt+0x24644>
   35c30:	ldr	r0, [r6]
   35c34:	bl	113e4 <clearerr@plt>
   35c38:	ldr	r7, [r6]
   35c3c:	mov	r0, #560	; 0x230
   35c40:	bl	5130c <_Znwj@@Base>
   35c44:	mov	r2, r5
   35c48:	mov	r1, r7
   35c4c:	mov	r3, #0
   35c50:	mov	r6, r0
   35c54:	bl	2235c <__printf_chk@plt+0x10c9c>
   35c58:	mov	r0, r6
   35c5c:	bl	231a0 <__printf_chk@plt+0x11ae0>
   35c60:	ldr	r0, [pc, #160]	; 35d08 <__printf_chk@plt+0x24648>
   35c64:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35c68:	bl	351b0 <__printf_chk@plt+0x23af0>
   35c6c:	ldr	r2, [sp, #44]	; 0x2c
   35c70:	ldr	r3, [r4]
   35c74:	cmp	r2, r3
   35c78:	bne	35cec <__printf_chk@plt+0x2462c>
   35c7c:	add	sp, sp, #52	; 0x34
   35c80:	pop	{r4, r5, r6, r7, pc}
   35c84:	bl	1160c <__errno_location@plt>
   35c88:	mov	r3, #0
   35c8c:	mov	r2, r3
   35c90:	mov	r1, r5
   35c94:	str	r3, [r0]
   35c98:	mov	r6, r0
   35c9c:	ldr	r0, [pc, #104]	; 35d0c <__printf_chk@plt+0x2464c>
   35ca0:	bl	51b64 <_ZdlPv@@Base+0x808>
   35ca4:	subs	r7, r0, #0
   35ca8:	bne	35c3c <__printf_chk@plt+0x2457c>
   35cac:	mov	r1, r5
   35cb0:	add	r0, sp, #8
   35cb4:	bl	4c730 <__printf_chk@plt+0x3b070>
   35cb8:	ldr	r0, [r6]
   35cbc:	bl	113a8 <strerror@plt>
   35cc0:	mov	r1, r0
   35cc4:	add	r0, sp, #24
   35cc8:	bl	4c730 <__printf_chk@plt+0x3b070>
   35ccc:	ldr	r1, [pc, #60]	; 35d10 <__printf_chk@plt+0x24650>
   35cd0:	add	r3, sp, #24
   35cd4:	str	r1, [sp]
   35cd8:	add	r2, sp, #8
   35cdc:	ldr	r1, [pc, #48]	; 35d14 <__printf_chk@plt+0x24654>
   35ce0:	mov	r0, #3
   35ce4:	bl	22bc0 <__printf_chk@plt+0x11500>
   35ce8:	b	35c3c <__printf_chk@plt+0x2457c>
   35cec:	bl	1148c <__stack_chk_fail@plt>
   35cf0:	mov	r0, r6
   35cf4:	bl	5135c <_ZdlPv@@Base>
   35cf8:	bl	11498 <__cxa_end_cleanup@plt>
   35cfc:	andeq	ip, r7, r0, lsl sp
   35d00:	andeq	r7, r5, r8, asr #22
   35d04:	andeq	r2, r8, r0, lsr #23
   35d08:	andeq	r2, r8, r8, lsr #26
   35d0c:	andeq	r2, r8, r8, ror lr
   35d10:	andeq	r6, r8, r0, lsr #15
   35d14:	andeq	r8, r5, r4, lsl r1
   35d18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35d1c:	mov	r9, r0
   35d20:	ldr	r4, [pc, #560]	; 35f58 <__printf_chk@plt+0x24898>
   35d24:	sub	sp, sp, #28
   35d28:	mov	fp, r1
   35d2c:	ldr	r5, [r4, #124]	; 0x7c
   35d30:	cmp	r5, #19
   35d34:	bne	35d50 <__printf_chk@plt+0x24690>
   35d38:	add	r6, r4, #104	; 0x68
   35d3c:	mov	r0, r6
   35d40:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35d44:	ldr	r5, [r4, #124]	; 0x7c
   35d48:	cmp	r5, #19
   35d4c:	beq	35d3c <__printf_chk@plt+0x2467c>
   35d50:	bic	r3, r5, #16
   35d54:	cmp	r3, #13
   35d58:	beq	35ee0 <__printf_chk@plt+0x24820>
   35d5c:	ldr	r3, [r4, #108]	; 0x6c
   35d60:	ldr	r2, [r4, #104]	; 0x68
   35d64:	str	r3, [sp, #16]
   35d68:	cmp	r3, #0
   35d6c:	ldrb	r3, [r4, #112]	; 0x70
   35d70:	str	r2, [sp, #12]
   35d74:	str	r3, [sp, #8]
   35d78:	ldr	r3, [r4, #116]	; 0x74
   35d7c:	str	r3, [sp, #4]
   35d80:	beq	35f28 <__printf_chk@plt+0x24868>
   35d84:	ldr	r0, [sp, #16]
   35d88:	ldr	r7, [pc, #460]	; 35f5c <__printf_chk@plt+0x2489c>
   35d8c:	ldr	r3, [r0]
   35d90:	ldr	r3, [r3, #8]
   35d94:	blx	r3
   35d98:	ldr	r8, [r4, #36]	; 0x24
   35d9c:	str	r0, [sp, #16]
   35da0:	mov	r0, r7
   35da4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35da8:	mov	r3, r9
   35dac:	add	r3, r3, #8
   35db0:	ldr	r6, [pc, #420]	; 35f5c <__printf_chk@plt+0x2489c>
   35db4:	ldr	sl, [pc, #420]	; 35f60 <__printf_chk@plt+0x248a0>
   35db8:	sub	r9, r9, #4
   35dbc:	str	r3, [sp, #20]
   35dc0:	b	35e18 <__printf_chk@plt+0x24758>
   35dc4:	cmp	r5, #2
   35dc8:	beq	35ee8 <__printf_chk@plt+0x24828>
   35dcc:	ldr	r3, [r4, #508]	; 0x1fc
   35dd0:	cmp	r3, #0
   35dd4:	bne	35e68 <__printf_chk@plt+0x247a8>
   35dd8:	ldr	r3, [r4, #36]	; 0x24
   35ddc:	cmp	r3, r8
   35de0:	beq	35e68 <__printf_chk@plt+0x247a8>
   35de4:	ldr	r3, [r4, #3068]	; 0xbfc
   35de8:	cmp	r3, #0
   35dec:	beq	35e08 <__printf_chk@plt+0x24748>
   35df0:	mov	r1, #0
   35df4:	mov	r0, r7
   35df8:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   35dfc:	ldr	r3, [r4, #3068]	; 0xbfc
   35e00:	cmp	r3, r0
   35e04:	beq	35f18 <__printf_chk@plt+0x24858>
   35e08:	mov	r0, r6
   35e0c:	bl	2ad64 <__printf_chk@plt+0x196a4>
   35e10:	mov	r0, r6
   35e14:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35e18:	ldr	r3, [r4, #124]	; 0x7c
   35e1c:	bic	r2, r3, #16
   35e20:	cmp	r2, #13
   35e24:	beq	35e70 <__printf_chk@plt+0x247b0>
   35e28:	cmp	r3, r5
   35e2c:	bne	35de4 <__printf_chk@plt+0x24724>
   35e30:	cmp	r5, #15
   35e34:	beq	35f00 <__printf_chk@plt+0x24840>
   35e38:	cmp	r5, #20
   35e3c:	bne	35dc4 <__printf_chk@plt+0x24704>
   35e40:	ldr	r3, [r4, #104]	; 0x68
   35e44:	ldr	r2, [sp, #12]
   35e48:	sub	r3, r3, r2
   35e4c:	clz	r3, r3
   35e50:	lsr	r3, r3, #5
   35e54:	cmp	r3, #0
   35e58:	beq	35de4 <__printf_chk@plt+0x24724>
   35e5c:	ldr	r3, [r4, #508]	; 0x1fc
   35e60:	cmp	r3, #0
   35e64:	beq	35dd8 <__printf_chk@plt+0x24718>
   35e68:	mov	r0, r6
   35e6c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35e70:	ldr	r0, [sl]
   35e74:	bl	1be88 <__printf_chk@plt+0xa7c8>
   35e78:	ldr	r0, [sl]
   35e7c:	bl	1933c <__printf_chk@plt+0x7c7c>
   35e80:	str	r0, [fp]
   35e84:	ldr	r0, [sl]
   35e88:	bl	1be98 <__printf_chk@plt+0xa7d8>
   35e8c:	ldr	r3, [sp, #20]
   35e90:	str	r0, [r9, #4]!
   35e94:	cmp	r9, r3
   35e98:	add	fp, fp, #4
   35e9c:	bne	35e18 <__printf_chk@plt+0x24758>
   35ea0:	b	35eac <__printf_chk@plt+0x247ec>
   35ea4:	mov	r0, r7
   35ea8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35eac:	ldr	r3, [r4, #124]	; 0x7c
   35eb0:	bic	r3, r3, #16
   35eb4:	cmp	r3, #13
   35eb8:	bne	35ea4 <__printf_chk@plt+0x247e4>
   35ebc:	ldr	r3, [sp, #16]
   35ec0:	cmp	r3, #0
   35ec4:	beq	35ee0 <__printf_chk@plt+0x24820>
   35ec8:	ldr	r0, [sp, #16]
   35ecc:	ldr	r3, [r0]
   35ed0:	ldr	r3, [r3, #4]
   35ed4:	add	sp, sp, #28
   35ed8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35edc:	bx	r3
   35ee0:	add	sp, sp, #28
   35ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35ee8:	ldrb	r3, [r4, #112]	; 0x70
   35eec:	ldr	r2, [sp, #8]
   35ef0:	sub	r3, r3, r2
   35ef4:	clz	r3, r3
   35ef8:	lsr	r3, r3, #5
   35efc:	b	35e54 <__printf_chk@plt+0x24794>
   35f00:	ldr	r3, [r4, #116]	; 0x74
   35f04:	ldr	r2, [sp, #4]
   35f08:	sub	r3, r3, r2
   35f0c:	clz	r3, r3
   35f10:	lsr	r3, r3, #5
   35f14:	b	35e54 <__printf_chk@plt+0x24794>
   35f18:	mov	r1, #0
   35f1c:	ldr	r0, [r4, #2756]	; 0xac4
   35f20:	bl	26144 <__printf_chk@plt+0x14a84>
   35f24:	b	35e10 <__printf_chk@plt+0x24750>
   35f28:	ldr	r7, [pc, #44]	; 35f5c <__printf_chk@plt+0x2489c>
   35f2c:	ldr	r8, [r4, #36]	; 0x24
   35f30:	mov	r0, r7
   35f34:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35f38:	b	35da8 <__printf_chk@plt+0x246e8>
   35f3c:	ldr	r0, [sp, #16]
   35f40:	cmp	r0, #0
   35f44:	beq	35f54 <__printf_chk@plt+0x24894>
   35f48:	ldr	r3, [r0]
   35f4c:	ldr	r3, [r3, #4]
   35f50:	blx	r3
   35f54:	bl	11498 <__cxa_end_cleanup@plt>
   35f58:	andeq	r2, r8, r0, asr #25
   35f5c:	andeq	r2, r8, r8, lsr #26
   35f60:	strdeq	r2, [r8], -r8
   35f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35f68:	sub	sp, sp, #772	; 0x304
   35f6c:	ldr	r4, [pc, #1484]	; 36540 <__printf_chk@plt+0x24e80>
   35f70:	ldr	r6, [pc, #1484]	; 36544 <__printf_chk@plt+0x24e84>
   35f74:	ldr	r3, [r4, #124]	; 0x7c
   35f78:	ldr	r2, [r6]
   35f7c:	cmp	r3, #19
   35f80:	str	r2, [sp, #764]	; 0x2fc
   35f84:	bne	35fa0 <__printf_chk@plt+0x248e0>
   35f88:	add	r5, r4, #104	; 0x68
   35f8c:	mov	r0, r5
   35f90:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   35f94:	ldr	r3, [r4, #124]	; 0x7c
   35f98:	cmp	r3, #19
   35f9c:	beq	35f8c <__printf_chk@plt+0x248cc>
   35fa0:	cmp	r3, #2
   35fa4:	movne	r7, #0
   35fa8:	beq	360bc <__printf_chk@plt+0x249fc>
   35fac:	mov	r1, #0
   35fb0:	ldr	r0, [pc, #1424]	; 36548 <__printf_chk@plt+0x24e88>
   35fb4:	bl	23e84 <__printf_chk@plt+0x127c4>
   35fb8:	cmp	r0, #0
   35fbc:	beq	361c4 <__printf_chk@plt+0x24b04>
   35fc0:	ldr	r3, [r4, #104]	; 0x68
   35fc4:	ldr	r8, [r4, #108]	; 0x6c
   35fc8:	str	r3, [sp, #12]
   35fcc:	ldrb	r3, [r4, #112]	; 0x70
   35fd0:	cmp	r8, #0
   35fd4:	ldr	r5, [r4, #124]	; 0x7c
   35fd8:	str	r3, [sp, #16]
   35fdc:	ldr	r3, [r4, #116]	; 0x74
   35fe0:	str	r3, [sp, #20]
   35fe4:	beq	35ffc <__printf_chk@plt+0x2493c>
   35fe8:	ldr	r3, [r8]
   35fec:	mov	r0, r8
   35ff0:	ldr	r3, [r3, #8]
   35ff4:	blx	r3
   35ff8:	mov	r8, r0
   35ffc:	ldr	r9, [pc, #1352]	; 3654c <__printf_chk@plt+0x24e8c>
   36000:	add	r0, sp, #36	; 0x24
   36004:	ldr	fp, [r4, #36]	; 0x24
   36008:	ldr	r1, [r9]
   3600c:	bl	1a894 <__printf_chk@plt+0x91d4>
   36010:	add	r0, sp, #400	; 0x190
   36014:	ldr	r1, [r9]
   36018:	bl	1a894 <__printf_chk@plt+0x91d4>
   3601c:	mov	r3, #2
   36020:	str	r3, [sp, #28]
   36024:	mov	r3, #1
   36028:	str	r3, [r4, #3092]	; 0xc14
   3602c:	ldr	r3, [r9]
   36030:	ldr	sl, [pc, #1296]	; 36548 <__printf_chk@plt+0x24e88>
   36034:	str	r3, [sp, #24]
   36038:	add	r3, sp, #36	; 0x24
   3603c:	str	r3, [r9]
   36040:	b	3606c <__printf_chk@plt+0x249ac>
   36044:	cmp	r5, #2
   36048:	beq	36204 <__printf_chk@plt+0x24b44>
   3604c:	ldr	r3, [r4, #508]	; 0x1fc
   36050:	cmp	r3, #0
   36054:	bne	3626c <__printf_chk@plt+0x24bac>
   36058:	ldr	r3, [r4, #36]	; 0x24
   3605c:	cmp	fp, r3
   36060:	beq	3626c <__printf_chk@plt+0x24bac>
   36064:	mov	r0, sl
   36068:	bl	2ad64 <__printf_chk@plt+0x196a4>
   3606c:	mov	r0, sl
   36070:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36074:	ldr	r3, [r4, #124]	; 0x7c
   36078:	bic	r2, r3, #16
   3607c:	cmp	r2, #13
   36080:	beq	3621c <__printf_chk@plt+0x24b5c>
   36084:	cmp	r3, r5
   36088:	bne	36064 <__printf_chk@plt+0x249a4>
   3608c:	cmp	r5, #15
   36090:	beq	361ec <__printf_chk@plt+0x24b2c>
   36094:	cmp	r5, #20
   36098:	bne	36044 <__printf_chk@plt+0x24984>
   3609c:	ldr	r3, [r4, #104]	; 0x68
   360a0:	ldr	r2, [sp, #12]
   360a4:	sub	r3, r3, r2
   360a8:	clz	r3, r3
   360ac:	lsr	r3, r3, #5
   360b0:	cmp	r3, #0
   360b4:	beq	36064 <__printf_chk@plt+0x249a4>
   360b8:	b	3604c <__printf_chk@plt+0x2498c>
   360bc:	ldrb	r8, [r4, #112]	; 0x70
   360c0:	cmp	r8, #33	; 0x21
   360c4:	movne	r7, #0
   360c8:	bne	36104 <__printf_chk@plt+0x24a44>
   360cc:	ldr	r5, [pc, #1140]	; 36548 <__printf_chk@plt+0x24e88>
   360d0:	mov	r7, #0
   360d4:	mov	r0, r5
   360d8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   360dc:	ldr	r3, [r4, #124]	; 0x7c
   360e0:	eor	r7, r7, #1
   360e4:	cmp	r3, #2
   360e8:	beq	360f8 <__printf_chk@plt+0x24a38>
   360ec:	cmp	r3, #19
   360f0:	beq	36190 <__printf_chk@plt+0x24ad0>
   360f4:	b	35fac <__printf_chk@plt+0x248ec>
   360f8:	ldrb	r8, [r4, #112]	; 0x70
   360fc:	cmp	r8, #33	; 0x21
   36100:	beq	360d4 <__printf_chk@plt+0x24a14>
   36104:	cmp	r8, #116	; 0x74
   36108:	beq	361ac <__printf_chk@plt+0x24aec>
   3610c:	cmp	r8, #110	; 0x6e
   36110:	bne	36180 <__printf_chk@plt+0x24ac0>
   36114:	ldr	r0, [pc, #1068]	; 36548 <__printf_chk@plt+0x24e88>
   36118:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3611c:	ldr	r5, [r4, #2800]	; 0xaf0
   36120:	cmp	r7, #0
   36124:	beq	36130 <__printf_chk@plt+0x24a70>
   36128:	clz	r5, r5
   3612c:	lsr	r5, r5, #5
   36130:	cmp	r5, #0
   36134:	beq	361a0 <__printf_chk@plt+0x24ae0>
   36138:	ldr	r3, [r4, #124]	; 0x7c
   3613c:	sub	r3, r3, #11
   36140:	bics	r3, r3, #8
   36144:	bne	36164 <__printf_chk@plt+0x24aa4>
   36148:	ldr	r7, [pc, #1016]	; 36548 <__printf_chk@plt+0x24e88>
   3614c:	mov	r0, r7
   36150:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36154:	ldr	r3, [r4, #124]	; 0x7c
   36158:	sub	r3, r3, #11
   3615c:	bics	r3, r3, #8
   36160:	beq	3614c <__printf_chk@plt+0x24a8c>
   36164:	ldr	r2, [sp, #764]	; 0x2fc
   36168:	ldr	r3, [r6]
   3616c:	mov	r0, r5
   36170:	cmp	r2, r3
   36174:	bne	364fc <__printf_chk@plt+0x24e3c>
   36178:	add	sp, sp, #772	; 0x304
   3617c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36180:	cmp	r8, #118	; 0x76
   36184:	bne	36324 <__printf_chk@plt+0x24c64>
   36188:	ldr	r0, [pc, #952]	; 36548 <__printf_chk@plt+0x24e88>
   3618c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36190:	cmp	r7, #0
   36194:	beq	361a0 <__printf_chk@plt+0x24ae0>
   36198:	mov	r5, #1
   3619c:	b	36138 <__printf_chk@plt+0x24a78>
   361a0:	bl	32f14 <__printf_chk@plt+0x21854>
   361a4:	mov	r5, #0
   361a8:	b	36164 <__printf_chk@plt+0x24aa4>
   361ac:	ldr	r0, [pc, #916]	; 36548 <__printf_chk@plt+0x24e88>
   361b0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   361b4:	ldr	r5, [r4, #2800]	; 0xaf0
   361b8:	clz	r5, r5
   361bc:	lsr	r5, r5, #5
   361c0:	b	36120 <__printf_chk@plt+0x24a60>
   361c4:	mov	r1, #117	; 0x75
   361c8:	add	r0, sp, #400	; 0x190
   361cc:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   361d0:	subs	r5, r0, #0
   361d4:	beq	3631c <__printf_chk@plt+0x24c5c>
   361d8:	ldr	r5, [sp, #400]	; 0x190
   361dc:	cmp	r5, #0
   361e0:	movle	r5, #0
   361e4:	movgt	r5, #1
   361e8:	b	36120 <__printf_chk@plt+0x24a60>
   361ec:	ldr	r3, [r4, #116]	; 0x74
   361f0:	ldr	r2, [sp, #20]
   361f4:	sub	r3, r3, r2
   361f8:	clz	r3, r3
   361fc:	lsr	r3, r3, #5
   36200:	b	360b0 <__printf_chk@plt+0x249f0>
   36204:	ldrb	r3, [r4, #112]	; 0x70
   36208:	ldr	r2, [sp, #16]
   3620c:	sub	r3, r3, r2
   36210:	clz	r3, r3
   36214:	lsr	r3, r3, #5
   36218:	b	360b0 <__printf_chk@plt+0x249f0>
   3621c:	ldr	r3, [pc, #812]	; 36550 <__printf_chk@plt+0x24e90>
   36220:	ldr	r3, [r3, #4]
   36224:	tst	r3, #8
   36228:	bne	36300 <__printf_chk@plt+0x24c40>
   3622c:	ldr	r0, [pc, #788]	; 36548 <__printf_chk@plt+0x24e88>
   36230:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36234:	ldr	r3, [sp, #24]
   36238:	add	r0, sp, #400	; 0x190
   3623c:	str	r3, [r9]
   36240:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   36244:	add	r0, sp, #36	; 0x24
   36248:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   3624c:	cmp	r8, #0
   36250:	beq	36264 <__printf_chk@plt+0x24ba4>
   36254:	ldr	r3, [r8]
   36258:	mov	r0, r8
   3625c:	ldr	r3, [r3, #4]
   36260:	blx	r3
   36264:	mov	r5, #0
   36268:	b	36164 <__printf_chk@plt+0x24aa4>
   3626c:	ldr	r3, [sp, #28]
   36270:	cmp	r3, #1
   36274:	add	r3, sp, #400	; 0x190
   36278:	str	r3, [r9]
   3627c:	bne	36500 <__printf_chk@plt+0x24e40>
   36280:	add	r0, sp, #36	; 0x24
   36284:	bl	1be98 <__printf_chk@plt+0xa7d8>
   36288:	mov	fp, r0
   3628c:	add	r0, sp, #400	; 0x190
   36290:	bl	1be98 <__printf_chk@plt+0xa7d8>
   36294:	mov	sl, r0
   36298:	mov	r1, r0
   3629c:	mov	r0, fp
   362a0:	bl	45374 <__printf_chk@plt+0x33cb4>
   362a4:	mov	r5, r0
   362a8:	mov	r0, fp
   362ac:	bl	43410 <__printf_chk@plt+0x31d50>
   362b0:	mov	r0, sl
   362b4:	bl	43410 <__printf_chk@plt+0x31d50>
   362b8:	ldr	r2, [sp, #24]
   362bc:	mov	r3, #0
   362c0:	ldr	r0, [pc, #640]	; 36548 <__printf_chk@plt+0x24e88>
   362c4:	str	r2, [r9]
   362c8:	str	r3, [r4, #516]	; 0x204
   362cc:	str	r3, [r4, #3092]	; 0xc14
   362d0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   362d4:	add	r0, sp, #400	; 0x190
   362d8:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   362dc:	add	r0, sp, #36	; 0x24
   362e0:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   362e4:	cmp	r8, #0
   362e8:	beq	36120 <__printf_chk@plt+0x24a60>
   362ec:	ldr	r3, [r8]
   362f0:	mov	r0, r8
   362f4:	ldr	r3, [r3, #4]
   362f8:	blx	r3
   362fc:	b	36120 <__printf_chk@plt+0x24a60>
   36300:	ldr	r3, [pc, #588]	; 36554 <__printf_chk@plt+0x24e94>
   36304:	ldr	r1, [pc, #588]	; 36558 <__printf_chk@plt+0x24e98>
   36308:	str	r3, [sp]
   3630c:	mov	r2, r3
   36310:	mov	r0, #0
   36314:	bl	22bc0 <__printf_chk@plt+0x11500>
   36318:	b	3622c <__printf_chk@plt+0x24b6c>
   3631c:	bl	32f14 <__printf_chk@plt+0x21854>
   36320:	b	36164 <__printf_chk@plt+0x24aa4>
   36324:	cmp	r8, #111	; 0x6f
   36328:	beq	36354 <__printf_chk@plt+0x24c94>
   3632c:	cmp	r8, #101	; 0x65
   36330:	bne	36370 <__printf_chk@plt+0x24cb0>
   36334:	ldr	r3, [pc, #544]	; 3655c <__printf_chk@plt+0x24e9c>
   36338:	ldr	r0, [pc, #520]	; 36548 <__printf_chk@plt+0x24e88>
   3633c:	ldr	r3, [r3]
   36340:	ldr	r5, [r3, #92]	; 0x5c
   36344:	mvn	r5, r5
   36348:	and	r5, r5, #1
   3634c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36350:	b	36120 <__printf_chk@plt+0x24a60>
   36354:	ldr	r3, [pc, #512]	; 3655c <__printf_chk@plt+0x24e9c>
   36358:	ldr	r0, [pc, #488]	; 36548 <__printf_chk@plt+0x24e88>
   3635c:	ldr	r3, [r3]
   36360:	ldr	r5, [r3, #92]	; 0x5c
   36364:	and	r5, r5, #1
   36368:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3636c:	b	36120 <__printf_chk@plt+0x24a60>
   36370:	cmp	r8, #100	; 0x64
   36374:	cmpne	r8, #114	; 0x72
   36378:	moveq	r5, #1
   3637c:	movne	r5, #0
   36380:	beq	363d4 <__printf_chk@plt+0x24d14>
   36384:	cmp	r8, #109	; 0x6d
   36388:	beq	36408 <__printf_chk@plt+0x24d48>
   3638c:	cmp	r8, #99	; 0x63
   36390:	beq	3644c <__printf_chk@plt+0x24d8c>
   36394:	cmp	r8, #70	; 0x46
   36398:	bne	364a8 <__printf_chk@plt+0x24de8>
   3639c:	ldr	r0, [pc, #420]	; 36548 <__printf_chk@plt+0x24e88>
   363a0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   363a4:	mov	r1, r5
   363a8:	mov	r0, #1
   363ac:	bl	2e024 <__printf_chk@plt+0x1c964>
   363b0:	subs	r1, r0, #0
   363b4:	beq	361a0 <__printf_chk@plt+0x24ae0>
   363b8:	ldr	r3, [pc, #396]	; 3654c <__printf_chk@plt+0x24e8c>
   363bc:	ldr	r3, [r3]
   363c0:	ldr	r3, [r3, #56]	; 0x38
   363c4:	ldr	r0, [r3, #8]
   363c8:	bl	465b0 <__printf_chk@plt+0x34ef0>
   363cc:	mov	r5, r0
   363d0:	b	36120 <__printf_chk@plt+0x24a60>
   363d4:	ldr	r0, [pc, #364]	; 36548 <__printf_chk@plt+0x24e88>
   363d8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   363dc:	mov	r0, #1
   363e0:	bl	30944 <__printf_chk@plt+0x1f284>
   363e4:	subs	r1, r0, #0
   363e8:	beq	364e8 <__printf_chk@plt+0x24e28>
   363ec:	cmp	r8, #100	; 0x64
   363f0:	ldreq	r0, [pc, #360]	; 36560 <__printf_chk@plt+0x24ea0>
   363f4:	ldrne	r0, [pc, #360]	; 36564 <__printf_chk@plt+0x24ea4>
   363f8:	bl	13794 <__printf_chk@plt+0x20d4>
   363fc:	adds	r5, r0, #0
   36400:	movne	r5, #1
   36404:	b	36120 <__printf_chk@plt+0x24a60>
   36408:	ldr	r0, [pc, #312]	; 36548 <__printf_chk@plt+0x24e88>
   3640c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36410:	mov	r1, r5
   36414:	mov	r0, #1
   36418:	bl	2e024 <__printf_chk@plt+0x1c964>
   3641c:	subs	r1, r0, #0
   36420:	beq	361a0 <__printf_chk@plt+0x24ae0>
   36424:	ldr	r3, [pc, #316]	; 36568 <__printf_chk@plt+0x24ea8>
   36428:	ldr	r3, [r3]
   3642c:	cmp	r1, r3
   36430:	beq	364d8 <__printf_chk@plt+0x24e18>
   36434:	mov	r2, r5
   36438:	ldr	r0, [pc, #300]	; 3656c <__printf_chk@plt+0x24eac>
   3643c:	bl	13364 <__printf_chk@plt+0x1ca4>
   36440:	adds	r5, r0, #0
   36444:	movne	r5, #1
   36448:	b	36120 <__printf_chk@plt+0x24a60>
   3644c:	ldr	r0, [pc, #244]	; 36548 <__printf_chk@plt+0x24e88>
   36450:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36454:	ldr	r3, [r4, #124]	; 0x7c
   36458:	cmp	r3, #19
   3645c:	bne	36478 <__printf_chk@plt+0x24db8>
   36460:	ldr	r5, [pc, #224]	; 36548 <__printf_chk@plt+0x24e88>
   36464:	mov	r0, r5
   36468:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   3646c:	ldr	r3, [r4, #124]	; 0x7c
   36470:	cmp	r3, #19
   36474:	beq	36464 <__printf_chk@plt+0x24da4>
   36478:	mov	r1, #1
   3647c:	ldr	r0, [pc, #196]	; 36548 <__printf_chk@plt+0x24e88>
   36480:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   36484:	cmp	r0, #0
   36488:	beq	361a0 <__printf_chk@plt+0x24ae0>
   3648c:	ldr	r3, [pc, #184]	; 3654c <__printf_chk@plt+0x24e8c>
   36490:	ldr	r1, [r3]
   36494:	bl	462bc <__printf_chk@plt+0x34bfc>
   36498:	mov	r5, r0
   3649c:	ldr	r0, [pc, #164]	; 36548 <__printf_chk@plt+0x24e88>
   364a0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   364a4:	b	36120 <__printf_chk@plt+0x24a60>
   364a8:	cmp	r8, #83	; 0x53
   364ac:	bne	35fac <__printf_chk@plt+0x248ec>
   364b0:	ldr	r0, [pc, #144]	; 36548 <__printf_chk@plt+0x24e88>
   364b4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   364b8:	mov	r1, #0
   364bc:	mov	r0, #1
   364c0:	bl	2e024 <__printf_chk@plt+0x1c964>
   364c4:	cmp	r0, #0
   364c8:	beq	361a0 <__printf_chk@plt+0x24ae0>
   364cc:	bl	46580 <__printf_chk@plt+0x34ec0>
   364d0:	mov	r5, r0
   364d4:	b	36120 <__printf_chk@plt+0x24a60>
   364d8:	cmp	r7, #0
   364dc:	beq	36198 <__printf_chk@plt+0x24ad8>
   364e0:	mov	r5, r7
   364e4:	b	36128 <__printf_chk@plt+0x24a68>
   364e8:	str	r1, [sp, #12]
   364ec:	bl	32f14 <__printf_chk@plt+0x21854>
   364f0:	ldr	r1, [sp, #12]
   364f4:	mov	r5, r1
   364f8:	b	36164 <__printf_chk@plt+0x24aa4>
   364fc:	bl	1148c <__stack_chk_fail@plt>
   36500:	mov	r3, #1
   36504:	str	r3, [sp, #28]
   36508:	b	3606c <__printf_chk@plt+0x249ac>
   3650c:	b	36520 <__printf_chk@plt+0x24e60>
   36510:	add	r0, sp, #400	; 0x190
   36514:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   36518:	add	r0, sp, #36	; 0x24
   3651c:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   36520:	cmp	r8, #0
   36524:	beq	36538 <__printf_chk@plt+0x24e78>
   36528:	ldr	r3, [r8]
   3652c:	mov	r0, r8
   36530:	ldr	r3, [r3, #4]
   36534:	blx	r3
   36538:	bl	11498 <__cxa_end_cleanup@plt>
   3653c:	b	36518 <__printf_chk@plt+0x24e58>
   36540:	andeq	r2, r8, r0, asr #25
   36544:	andeq	ip, r7, r0, lsl sp
   36548:	andeq	r2, r8, r8, lsr #26
   3654c:	strdeq	r2, [r8], -r8
   36550:	andeq	sp, r7, r0, lsl r0
   36554:	andeq	r6, r8, r0, lsr #15
   36558:	andeq	r8, r5, r8, lsl #15
   3655c:			; <UNDEFINED> instruction: 0x00082bbc
   36560:	andeq	r2, r8, r0, asr #26
   36564:	andeq	r5, r8, r8, asr #20
   36568:	andeq	r6, r8, r8, lsr #25
   3656c:	andeq	r2, r8, r0, lsl #26
   36570:	push	{r4, lr}
   36574:	bl	35f64 <__printf_chk@plt+0x248a4>
   36578:	mov	r4, r0
   3657c:	mov	r0, #8
   36580:	bl	5130c <_Znwj@@Base>
   36584:	ldr	r3, [pc, #16]	; 3659c <__printf_chk@plt+0x24edc>
   36588:	ldr	r2, [r3, #2760]	; 0xac8
   3658c:	str	r4, [r0]
   36590:	str	r0, [r3, #2760]	; 0xac8
   36594:	str	r2, [r0, #4]
   36598:	pop	{r4, pc}
   3659c:	andeq	r2, r8, r0, asr #25
   365a0:	b	35f64 <__printf_chk@plt+0x248a4>
   365a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   365a8:	sub	sp, sp, #56	; 0x38
   365ac:	ldr	r9, [pc, #748]	; 368a0 <__printf_chk@plt+0x251e0>
   365b0:	add	r0, sp, #16
   365b4:	ldr	r3, [r9]
   365b8:	str	r3, [sp, #52]	; 0x34
   365bc:	bl	244b8 <__printf_chk@plt+0x12df8>
   365c0:	mov	r0, #52	; 0x34
   365c4:	bl	5130c <_Znwj@@Base>
   365c8:	ldr	r1, [pc, #724]	; 368a4 <__printf_chk@plt+0x251e4>
   365cc:	mov	r4, r0
   365d0:	bl	23978 <__printf_chk@plt+0x122b8>
   365d4:	mov	r1, r4
   365d8:	add	r0, sp, #16
   365dc:	bl	24d20 <__printf_chk@plt+0x13660>
   365e0:	mov	r7, #0
   365e4:	ldr	r6, [pc, #700]	; 368a8 <__printf_chk@plt+0x251e8>
   365e8:	ldr	r8, [pc, #700]	; 368ac <__printf_chk@plt+0x251ec>
   365ec:	mov	r5, r7
   365f0:	ldr	r3, [r6]
   365f4:	mov	r2, #0
   365f8:	str	r2, [sp, #12]
   365fc:	ldr	r1, [r3, #16]
   36600:	ldr	r2, [r3, #12]
   36604:	cmp	r2, r1
   36608:	bcs	36784 <__printf_chk@plt+0x250c4>
   3660c:	add	r1, r2, #1
   36610:	str	r1, [r3, #12]
   36614:	ldrb	r4, [r2]
   36618:	cmp	r4, #10
   3661c:	beq	3663c <__printf_chk@plt+0x24f7c>
   36620:	cmp	r4, #0
   36624:	bne	367a8 <__printf_chk@plt+0x250e8>
   36628:	ldr	r1, [sp, #12]
   3662c:	add	r0, sp, #16
   36630:	bl	24d20 <__printf_chk@plt+0x13660>
   36634:	mov	r5, #0
   36638:	b	365f0 <__printf_chk@plt+0x24f30>
   3663c:	ldr	r2, [r8, #516]	; 0x204
   36640:	cmp	r5, #0
   36644:	mov	r3, #0
   36648:	moveq	r4, #10
   3664c:	str	r2, [r8, #512]	; 0x200
   36650:	str	r3, [r8, #516]	; 0x204
   36654:	moveq	r1, r4
   36658:	bne	367d0 <__printf_chk@plt+0x25110>
   3665c:	ldr	r5, [r6, #24]
   36660:	sub	r5, r5, r4
   36664:	clz	r5, r5
   36668:	lsr	r5, r5, #5
   3666c:	add	r0, sp, #16
   36670:	bl	24a54 <__printf_chk@plt+0x13394>
   36674:	cmp	r7, #0
   36678:	cmple	r4, #10
   3667c:	bne	365f0 <__printf_chk@plt+0x24f30>
   36680:	cmp	r7, #0
   36684:	bne	36804 <__printf_chk@plt+0x25144>
   36688:	ldr	r5, [pc, #540]	; 368ac <__printf_chk@plt+0x251ec>
   3668c:	ldr	r3, [r5, #3060]	; 0xbf4
   36690:	add	r3, r3, #1
   36694:	str	r3, [r5, #3060]	; 0xbf4
   36698:	bl	232b0 <__printf_chk@plt+0x11bf0>
   3669c:	ldr	r3, [pc, #524]	; 368b0 <__printf_chk@plt+0x251f0>
   366a0:	ldr	r8, [pc, #524]	; 368b4 <__printf_chk@plt+0x251f4>
   366a4:	add	sl, r5, #104	; 0x68
   366a8:	ldr	r7, [r3]
   366ac:	b	366dc <__printf_chk@plt+0x2501c>
   366b0:	bl	351b0 <__printf_chk@plt+0x23af0>
   366b4:	ldr	r3, [r5, #3064]	; 0xbf8
   366b8:	cmp	r3, #0
   366bc:	bne	36844 <__printf_chk@plt+0x25184>
   366c0:	ldr	r3, [r6]
   366c4:	mov	r0, r3
   366c8:	ldr	r3, [r3]
   366cc:	ldr	r3, [r3, #64]	; 0x40
   366d0:	blx	r3
   366d4:	cmp	r0, #2
   366d8:	beq	36844 <__printf_chk@plt+0x25184>
   366dc:	mov	r0, #96	; 0x60
   366e0:	bl	5130c <_Znwj@@Base>
   366e4:	mov	r3, r7
   366e8:	mov	r2, r8
   366ec:	add	r1, sp, #16
   366f0:	mov	r4, r0
   366f4:	bl	24e7c <__printf_chk@plt+0x137bc>
   366f8:	mov	r0, r4
   366fc:	bl	231a0 <__printf_chk@plt+0x11ae0>
   36700:	mov	r0, sl
   36704:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36708:	bl	35f64 <__printf_chk@plt+0x248a4>
   3670c:	cmp	r0, #0
   36710:	bne	366b0 <__printf_chk@plt+0x24ff0>
   36714:	ldr	r1, [r6]
   36718:	mov	r4, r0
   3671c:	ldr	r3, [r1, #12]
   36720:	ldr	r0, [r1, #16]
   36724:	cmp	r3, r0
   36728:	bcs	3675c <__printf_chk@plt+0x2509c>
   3672c:	add	r2, r3, #1
   36730:	str	r2, [r1, #12]
   36734:	ldrb	r3, [r3]
   36738:	cmp	r3, #10
   3673c:	movne	r3, r2
   36740:	bne	36724 <__printf_chk@plt+0x25064>
   36744:	ldr	ip, [r5, #516]	; 0x204
   36748:	mov	r3, r2
   3674c:	str	ip, [r5, #512]	; 0x200
   36750:	str	r4, [r5, #516]	; 0x204
   36754:	cmp	r3, r0
   36758:	bcc	3672c <__printf_chk@plt+0x2506c>
   3675c:	mov	r0, #0
   36760:	bl	22534 <__printf_chk@plt+0x10e74>
   36764:	cmp	r0, #10
   36768:	beq	36860 <__printf_chk@plt+0x251a0>
   3676c:	cmn	r0, #1
   36770:	beq	3684c <__printf_chk@plt+0x2518c>
   36774:	ldr	r1, [r6]
   36778:	ldr	r3, [r1, #12]
   3677c:	ldr	r0, [r1, #16]
   36780:	b	36724 <__printf_chk@plt+0x25064>
   36784:	add	r0, sp, #12
   36788:	bl	22534 <__printf_chk@plt+0x10e74>
   3678c:	cmp	r0, #10
   36790:	mov	r4, r0
   36794:	beq	3663c <__printf_chk@plt+0x24f7c>
   36798:	cmn	r0, #1
   3679c:	beq	36680 <__printf_chk@plt+0x24fc0>
   367a0:	cmp	r4, #0
   367a4:	beq	36628 <__printf_chk@plt+0x24f68>
   367a8:	cmp	r5, #0
   367ac:	uxtb	r1, r4
   367b0:	beq	367d8 <__printf_chk@plt+0x25118>
   367b4:	cmp	r4, #123	; 0x7b
   367b8:	addeq	r7, r7, #1
   367bc:	moveq	r1, r4
   367c0:	bne	367f4 <__printf_chk@plt+0x25134>
   367c4:	add	r0, sp, #16
   367c8:	bl	24a54 <__printf_chk@plt+0x13394>
   367cc:	b	36634 <__printf_chk@plt+0x24f74>
   367d0:	mov	r1, #10
   367d4:	b	367c4 <__printf_chk@plt+0x25104>
   367d8:	cmp	r4, #22
   367dc:	addeq	r7, r7, #1
   367e0:	beq	3666c <__printf_chk@plt+0x24fac>
   367e4:	cmp	r4, #23
   367e8:	bne	3665c <__printf_chk@plt+0x24f9c>
   367ec:	sub	r7, r7, #1
   367f0:	b	3666c <__printf_chk@plt+0x24fac>
   367f4:	cmp	r4, #125	; 0x7d
   367f8:	subeq	r7, r7, #1
   367fc:	moveq	r1, r4
   36800:	b	367c4 <__printf_chk@plt+0x25104>
   36804:	ldr	r3, [pc, #172]	; 368b8 <__printf_chk@plt+0x251f8>
   36808:	ldr	r1, [pc, #172]	; 368bc <__printf_chk@plt+0x251fc>
   3680c:	str	r3, [sp]
   36810:	mov	r2, r3
   36814:	mov	r0, #2
   36818:	bl	22bc0 <__printf_chk@plt+0x11500>
   3681c:	ldr	r0, [pc, #128]	; 368a4 <__printf_chk@plt+0x251e4>
   36820:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36824:	add	r0, sp, #16
   36828:	bl	22138 <__printf_chk@plt+0x10a78>
   3682c:	ldr	r2, [sp, #52]	; 0x34
   36830:	ldr	r3, [r9]
   36834:	cmp	r2, r3
   36838:	bne	36880 <__printf_chk@plt+0x251c0>
   3683c:	add	sp, sp, #56	; 0x38
   36840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   36844:	mov	r3, #0
   36848:	str	r3, [r5, #3064]	; 0xbf8
   3684c:	bl	2279c <__printf_chk@plt+0x110dc>
   36850:	ldr	r3, [r5, #3060]	; 0xbf4
   36854:	sub	r3, r3, #1
   36858:	str	r3, [r5, #3060]	; 0xbf4
   3685c:	b	3681c <__printf_chk@plt+0x2515c>
   36860:	ldr	r1, [r6]
   36864:	ldr	ip, [r5, #516]	; 0x204
   36868:	str	r4, [r5, #516]	; 0x204
   3686c:	ldr	r2, [r1, #12]
   36870:	ldr	r0, [r1, #16]
   36874:	mov	r3, r2
   36878:	str	ip, [r5, #512]	; 0x200
   3687c:	b	36754 <__printf_chk@plt+0x25094>
   36880:	bl	1148c <__stack_chk_fail@plt>
   36884:	add	r0, sp, #16
   36888:	bl	22138 <__printf_chk@plt+0x10a78>
   3688c:	bl	11498 <__cxa_end_cleanup@plt>
   36890:	mov	r0, r4
   36894:	bl	5135c <_ZdlPv@@Base>
   36898:	b	36884 <__printf_chk@plt+0x251c4>
   3689c:	b	36890 <__printf_chk@plt+0x251d0>
   368a0:	andeq	ip, r7, r0, lsl sp
   368a4:	andeq	r2, r8, r8, lsr #26
   368a8:	andeq	sp, r7, r0, lsl r0
   368ac:	andeq	r2, r8, r0, asr #25
   368b0:	andeq	r6, r8, r0, lsr #25
   368b4:	andeq	r9, r5, r4, lsr #14
   368b8:	andeq	r6, r8, r0, lsr #15
   368bc:	andeq	r9, r5, r0, lsl r7
   368c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   368c4:	mov	sl, r1
   368c8:	ldr	r4, [pc, #520]	; 36ad8 <__printf_chk@plt+0x25418>
   368cc:	ldr	r8, [pc, #520]	; 36adc <__printf_chk@plt+0x2541c>
   368d0:	ldr	fp, [pc, #520]	; 36ae0 <__printf_chk@plt+0x25420>
   368d4:	sub	sp, sp, #420	; 0x1a4
   368d8:	ldr	r1, [r4, #508]	; 0x1fc
   368dc:	ldr	r9, [r0, #12]
   368e0:	mov	r6, r0
   368e4:	str	r1, [sp, #8]
   368e8:	ldr	r0, [fp]
   368ec:	ldr	r1, [r8, #24]
   368f0:	mov	r3, #0
   368f4:	mov	r2, #92	; 0x5c
   368f8:	cmp	r9, #0
   368fc:	str	r0, [sp, #412]	; 0x19c
   36900:	str	r1, [sp, #12]
   36904:	str	r3, [r4, #508]	; 0x1fc
   36908:	str	r2, [r8, #24]
   3690c:	str	r3, [r6, #12]
   36910:	beq	36a90 <__printf_chk@plt+0x253d0>
   36914:	ldr	r5, [pc, #456]	; 36ae4 <__printf_chk@plt+0x25424>
   36918:	add	r7, sp, #48	; 0x30
   3691c:	mov	r1, sl
   36920:	ldr	r3, [r5]
   36924:	mov	r0, r7
   36928:	str	r3, [sp, #16]
   3692c:	bl	1a894 <__printf_chk@plt+0x91d4>
   36930:	ldrb	r2, [r4, #112]	; 0x70
   36934:	ldr	r3, [r4, #104]	; 0x68
   36938:	ldr	r0, [r4, #108]	; 0x6c
   3693c:	strb	r2, [sp, #32]
   36940:	ldr	r2, [r4, #116]	; 0x74
   36944:	str	r3, [sp, #24]
   36948:	ldr	r3, [r4, #120]	; 0x78
   3694c:	str	r2, [sp, #36]	; 0x24
   36950:	ldr	r2, [r4, #124]	; 0x7c
   36954:	str	r3, [sp, #40]	; 0x28
   36958:	cmp	r0, #0
   3695c:	mov	r3, #1
   36960:	str	r7, [r5]
   36964:	str	r2, [sp, #44]	; 0x2c
   36968:	str	r3, [sp, #352]	; 0x160
   3696c:	beq	3697c <__printf_chk@plt+0x252bc>
   36970:	ldr	r3, [r0]
   36974:	ldr	r3, [r3, #8]
   36978:	blx	r3
   3697c:	str	r0, [sp, #28]
   36980:	bl	232b0 <__printf_chk@plt+0x11bf0>
   36984:	ldr	r3, [r6, #60]	; 0x3c
   36988:	mov	r0, #96	; 0x60
   3698c:	str	r3, [sp, #20]
   36990:	bl	5130c <_Znwj@@Base>
   36994:	ldr	r3, [sp, #20]
   36998:	ldr	r2, [pc, #328]	; 36ae8 <__printf_chk@plt+0x25428>
   3699c:	mov	r1, r9
   369a0:	mov	sl, r0
   369a4:	bl	24e7c <__printf_chk@plt+0x137bc>
   369a8:	mov	r0, sl
   369ac:	bl	231a0 <__printf_chk@plt+0x11ae0>
   369b0:	ldr	sl, [pc, #308]	; 36aec <__printf_chk@plt+0x2542c>
   369b4:	b	369c8 <__printf_chk@plt+0x25308>
   369b8:	cmp	r3, #13
   369bc:	beq	36a58 <__printf_chk@plt+0x25398>
   369c0:	mov	r0, sl
   369c4:	bl	2ad64 <__printf_chk@plt+0x196a4>
   369c8:	mov	r0, sl
   369cc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   369d0:	ldr	r3, [r4, #124]	; 0x7c
   369d4:	cmp	r3, #29
   369d8:	bne	369b8 <__printf_chk@plt+0x252f8>
   369dc:	ldr	r0, [r5]
   369e0:	bl	1be98 <__printf_chk@plt+0xa7d8>
   369e4:	mov	sl, r0
   369e8:	bl	2279c <__printf_chk@plt+0x110dc>
   369ec:	str	r9, [r6, #12]
   369f0:	add	r1, sp, #24
   369f4:	ldr	r0, [pc, #240]	; 36aec <__printf_chk@plt+0x2542c>
   369f8:	bl	23a8c <__printf_chk@plt+0x123cc>
   369fc:	ldr	r2, [sp, #8]
   36a00:	ldr	r3, [sp, #16]
   36a04:	ldr	r0, [sp, #28]
   36a08:	str	r2, [r4, #508]	; 0x1fc
   36a0c:	ldr	r2, [sp, #12]
   36a10:	str	r3, [r5]
   36a14:	cmp	r0, #0
   36a18:	mov	r3, #0
   36a1c:	str	r2, [r8, #24]
   36a20:	str	r3, [r4, #516]	; 0x204
   36a24:	beq	36a34 <__printf_chk@plt+0x25374>
   36a28:	ldr	r3, [r0]
   36a2c:	ldr	r3, [r3, #4]
   36a30:	blx	r3
   36a34:	mov	r0, r7
   36a38:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   36a3c:	ldr	r2, [sp, #412]	; 0x19c
   36a40:	ldr	r3, [fp]
   36a44:	mov	r0, sl
   36a48:	cmp	r2, r3
   36a4c:	bne	36aa0 <__printf_chk@plt+0x253e0>
   36a50:	add	sp, sp, #420	; 0x1a4
   36a54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36a58:	ldr	r3, [pc, #144]	; 36af0 <__printf_chk@plt+0x25430>
   36a5c:	ldr	r1, [pc, #144]	; 36af4 <__printf_chk@plt+0x25434>
   36a60:	str	r3, [sp]
   36a64:	mov	r2, r3
   36a68:	mov	r0, #2
   36a6c:	bl	22bc0 <__printf_chk@plt+0x11500>
   36a70:	ldr	sl, [pc, #116]	; 36aec <__printf_chk@plt+0x2542c>
   36a74:	b	36a80 <__printf_chk@plt+0x253c0>
   36a78:	mov	r0, sl
   36a7c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   36a80:	ldr	r3, [r4, #124]	; 0x7c
   36a84:	cmp	r3, #29
   36a88:	bne	36a78 <__printf_chk@plt+0x253b8>
   36a8c:	b	369dc <__printf_chk@plt+0x2531c>
   36a90:	ldr	r1, [pc, #96]	; 36af8 <__printf_chk@plt+0x25438>
   36a94:	ldr	r0, [pc, #96]	; 36afc <__printf_chk@plt+0x2543c>
   36a98:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   36a9c:	b	36914 <__printf_chk@plt+0x25254>
   36aa0:	bl	1148c <__stack_chk_fail@plt>
   36aa4:	mov	r0, sl
   36aa8:	bl	5135c <_ZdlPv@@Base>
   36aac:	ldr	r0, [sp, #28]
   36ab0:	cmp	r0, #0
   36ab4:	beq	36ac4 <__printf_chk@plt+0x25404>
   36ab8:	ldr	r3, [r0]
   36abc:	ldr	r3, [r3, #4]
   36ac0:	blx	r3
   36ac4:	mov	r0, r7
   36ac8:	bl	1b1a0 <__printf_chk@plt+0x9ae0>
   36acc:	bl	11498 <__cxa_end_cleanup@plt>
   36ad0:	b	36aac <__printf_chk@plt+0x253ec>
   36ad4:	b	36ac4 <__printf_chk@plt+0x25404>
   36ad8:	andeq	r2, r8, r0, asr #25
   36adc:	andeq	sp, r7, r0, lsl r0
   36ae0:	andeq	ip, r7, r0, lsl sp
   36ae4:	strdeq	r2, [r8], -r8
   36ae8:	andeq	r9, r5, r0, lsr r7
   36aec:	andeq	r2, r8, r8, lsr #26
   36af0:	andeq	r6, r8, r0, lsr #15
   36af4:	andeq	r9, r5, r4, asr #14
   36af8:	muleq	r5, r8, fp
   36afc:	andeq	r2, r0, r0, ror r0
   36b00:	bx	lr
   36b04:	mov	r0, #0
   36b08:	bx	lr
   36b0c:	mov	r0, #0
   36b10:	bx	lr
   36b14:	mov	r0, #0
   36b18:	bx	lr
   36b1c:	mov	r0, #0
   36b20:	bx	lr
   36b24:	ldr	r3, [pc, #4]	; 36b30 <__printf_chk@plt+0x25470>
   36b28:	ldr	r0, [r3]
   36b2c:	bx	lr
   36b30:	andeq	r6, r8, r0, lsr #25
   36b34:	mov	r0, #0
   36b38:	bx	lr
   36b3c:	mov	r0, #0
   36b40:	bx	lr
   36b44:	mov	r0, #0
   36b48:	bx	lr
   36b4c:	bx	lr
   36b50:	mov	r0, #0
   36b54:	bx	lr
   36b58:	mov	r0, #0
   36b5c:	bx	lr
   36b60:	bx	lr
   36b64:	mov	r0, #0
   36b68:	bx	lr
   36b6c:	mov	r0, #0
   36b70:	bx	lr
   36b74:	mov	r0, #0
   36b78:	bx	lr
   36b7c:	bx	lr
   36b80:	mov	r0, #0
   36b84:	bx	lr
   36b88:	mov	r0, #1
   36b8c:	bx	lr
   36b90:	mov	r0, #2
   36b94:	bx	lr
   36b98:	ldr	r0, [r0, #88]	; 0x58
   36b9c:	bx	lr
   36ba0:	str	r1, [r0, #84]	; 0x54
   36ba4:	bx	lr
   36ba8:	ldr	r0, [r0, #84]	; 0x54
   36bac:	bx	lr
   36bb0:	mov	r0, #1
   36bb4:	bx	lr
   36bb8:	ldr	r0, [r0, #104]	; 0x68
   36bbc:	bx	lr
   36bc0:	ldr	r0, [r0, #100]	; 0x64
   36bc4:	bx	lr
   36bc8:	mov	r0, #1
   36bcc:	bx	lr
   36bd0:	bx	lr
   36bd4:	bx	lr
   36bd8:	push	{r4, lr}
   36bdc:	mov	r4, r0
   36be0:	bl	5135c <_ZdlPv@@Base>
   36be4:	mov	r0, r4
   36be8:	pop	{r4, pc}
   36bec:	push	{r4, lr}
   36bf0:	mov	r4, r0
   36bf4:	bl	5135c <_ZdlPv@@Base>
   36bf8:	mov	r0, r4
   36bfc:	pop	{r4, pc}
   36c00:	push	{r4, lr}
   36c04:	mov	r4, r0
   36c08:	bl	5135c <_ZdlPv@@Base>
   36c0c:	mov	r0, r4
   36c10:	pop	{r4, pc}
   36c14:	ldr	r3, [pc, #20]	; 36c30 <__printf_chk@plt+0x25570>
   36c18:	push	{r4, lr}
   36c1c:	mov	r4, r0
   36c20:	str	r3, [r0]
   36c24:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36c28:	mov	r0, r4
   36c2c:	pop	{r4, pc}
   36c30:	andeq	r7, r5, ip, lsr r3
   36c34:	ldr	r3, [pc, #40]	; 36c64 <__printf_chk@plt+0x255a4>
   36c38:	push	{r4, lr}
   36c3c:	mov	r4, r0
   36c40:	str	r3, [r0]
   36c44:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36c48:	mov	r0, r4
   36c4c:	bl	5135c <_ZdlPv@@Base>
   36c50:	mov	r0, r4
   36c54:	pop	{r4, pc}
   36c58:	mov	r0, r4
   36c5c:	bl	5135c <_ZdlPv@@Base>
   36c60:	bl	11498 <__cxa_end_cleanup@plt>
   36c64:	andeq	r7, r5, ip, lsr r3
   36c68:	ldr	r3, [pc, #20]	; 36c84 <__printf_chk@plt+0x255c4>
   36c6c:	push	{r4, lr}
   36c70:	mov	r4, r0
   36c74:	str	r3, [r0]
   36c78:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36c7c:	mov	r0, r4
   36c80:	pop	{r4, pc}
   36c84:	andeq	ip, r5, r8, lsr r2
   36c88:	ldr	r3, [pc, #40]	; 36cb8 <__printf_chk@plt+0x255f8>
   36c8c:	push	{r4, lr}
   36c90:	mov	r4, r0
   36c94:	str	r3, [r0]
   36c98:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36c9c:	mov	r0, r4
   36ca0:	bl	5135c <_ZdlPv@@Base>
   36ca4:	mov	r0, r4
   36ca8:	pop	{r4, pc}
   36cac:	mov	r0, r4
   36cb0:	bl	5135c <_ZdlPv@@Base>
   36cb4:	bl	11498 <__cxa_end_cleanup@plt>
   36cb8:	andeq	ip, r5, r8, lsr r2
   36cbc:	ldr	r3, [pc, #20]	; 36cd8 <__printf_chk@plt+0x25618>
   36cc0:	push	{r4, lr}
   36cc4:	mov	r4, r0
   36cc8:	str	r3, [r0]
   36ccc:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36cd0:	mov	r0, r4
   36cd4:	pop	{r4, pc}
   36cd8:	andeq	ip, r5, r8, lsr r2
   36cdc:	ldr	r3, [pc, #40]	; 36d0c <__printf_chk@plt+0x2564c>
   36ce0:	push	{r4, lr}
   36ce4:	mov	r4, r0
   36ce8:	str	r3, [r0]
   36cec:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36cf0:	mov	r0, r4
   36cf4:	bl	5135c <_ZdlPv@@Base>
   36cf8:	mov	r0, r4
   36cfc:	pop	{r4, pc}
   36d00:	mov	r0, r4
   36d04:	bl	5135c <_ZdlPv@@Base>
   36d08:	bl	11498 <__cxa_end_cleanup@plt>
   36d0c:	andeq	ip, r5, r8, lsr r2
   36d10:	ldr	r3, [pc, #20]	; 36d2c <__printf_chk@plt+0x2566c>
   36d14:	push	{r4, lr}
   36d18:	mov	r4, r0
   36d1c:	str	r3, [r0]
   36d20:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36d24:	mov	r0, r4
   36d28:	pop	{r4, pc}
   36d2c:	andeq	ip, r5, r8, lsr r2
   36d30:	ldr	r3, [pc, #40]	; 36d60 <__printf_chk@plt+0x256a0>
   36d34:	push	{r4, lr}
   36d38:	mov	r4, r0
   36d3c:	str	r3, [r0]
   36d40:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36d44:	mov	r0, r4
   36d48:	bl	5135c <_ZdlPv@@Base>
   36d4c:	mov	r0, r4
   36d50:	pop	{r4, pc}
   36d54:	mov	r0, r4
   36d58:	bl	5135c <_ZdlPv@@Base>
   36d5c:	bl	11498 <__cxa_end_cleanup@plt>
   36d60:	andeq	ip, r5, r8, lsr r2
   36d64:	ldr	r3, [pc, #20]	; 36d80 <__printf_chk@plt+0x256c0>
   36d68:	push	{r4, lr}
   36d6c:	mov	r4, r0
   36d70:	str	r3, [r0]
   36d74:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36d78:	mov	r0, r4
   36d7c:	pop	{r4, pc}
   36d80:	andeq	ip, r5, r8, lsr r2
   36d84:	ldr	r3, [pc, #40]	; 36db4 <__printf_chk@plt+0x256f4>
   36d88:	push	{r4, lr}
   36d8c:	mov	r4, r0
   36d90:	str	r3, [r0]
   36d94:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36d98:	mov	r0, r4
   36d9c:	bl	5135c <_ZdlPv@@Base>
   36da0:	mov	r0, r4
   36da4:	pop	{r4, pc}
   36da8:	mov	r0, r4
   36dac:	bl	5135c <_ZdlPv@@Base>
   36db0:	bl	11498 <__cxa_end_cleanup@plt>
   36db4:	andeq	ip, r5, r8, lsr r2
   36db8:	ldr	r3, [pc, #20]	; 36dd4 <__printf_chk@plt+0x25714>
   36dbc:	push	{r4, lr}
   36dc0:	mov	r4, r0
   36dc4:	str	r3, [r0]
   36dc8:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36dcc:	mov	r0, r4
   36dd0:	pop	{r4, pc}
   36dd4:	andeq	ip, r5, r8, lsr r2
   36dd8:	ldr	r3, [pc, #40]	; 36e08 <__printf_chk@plt+0x25748>
   36ddc:	push	{r4, lr}
   36de0:	mov	r4, r0
   36de4:	str	r3, [r0]
   36de8:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36dec:	mov	r0, r4
   36df0:	bl	5135c <_ZdlPv@@Base>
   36df4:	mov	r0, r4
   36df8:	pop	{r4, pc}
   36dfc:	mov	r0, r4
   36e00:	bl	5135c <_ZdlPv@@Base>
   36e04:	bl	11498 <__cxa_end_cleanup@plt>
   36e08:	andeq	ip, r5, r8, lsr r2
   36e0c:	ldr	r3, [pc, #20]	; 36e28 <__printf_chk@plt+0x25768>
   36e10:	push	{r4, lr}
   36e14:	mov	r4, r0
   36e18:	str	r3, [r0]
   36e1c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36e20:	mov	r0, r4
   36e24:	pop	{r4, pc}
   36e28:	andeq	ip, r5, r8, lsr r2
   36e2c:	ldr	r3, [pc, #40]	; 36e5c <__printf_chk@plt+0x2579c>
   36e30:	push	{r4, lr}
   36e34:	mov	r4, r0
   36e38:	str	r3, [r0]
   36e3c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36e40:	mov	r0, r4
   36e44:	bl	5135c <_ZdlPv@@Base>
   36e48:	mov	r0, r4
   36e4c:	pop	{r4, pc}
   36e50:	mov	r0, r4
   36e54:	bl	5135c <_ZdlPv@@Base>
   36e58:	bl	11498 <__cxa_end_cleanup@plt>
   36e5c:	andeq	ip, r5, r8, lsr r2
   36e60:	ldr	r3, [pc, #20]	; 36e7c <__printf_chk@plt+0x257bc>
   36e64:	push	{r4, lr}
   36e68:	mov	r4, r0
   36e6c:	str	r3, [r0]
   36e70:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36e74:	mov	r0, r4
   36e78:	pop	{r4, pc}
   36e7c:	andeq	ip, r5, r8, lsr r2
   36e80:	ldr	r3, [pc, #40]	; 36eb0 <__printf_chk@plt+0x257f0>
   36e84:	push	{r4, lr}
   36e88:	mov	r4, r0
   36e8c:	str	r3, [r0]
   36e90:	bl	132b0 <__printf_chk@plt+0x1bf0>
   36e94:	mov	r0, r4
   36e98:	bl	5135c <_ZdlPv@@Base>
   36e9c:	mov	r0, r4
   36ea0:	pop	{r4, pc}
   36ea4:	mov	r0, r4
   36ea8:	bl	5135c <_ZdlPv@@Base>
   36eac:	bl	11498 <__cxa_end_cleanup@plt>
   36eb0:	andeq	ip, r5, r8, lsr r2
   36eb4:	ldr	r3, [pc, #20]	; 36ed0 <__printf_chk@plt+0x25810>
   36eb8:	push	{r4, lr}
   36ebc:	mov	r4, r0
   36ec0:	str	r3, [r0], #24
   36ec4:	bl	22138 <__printf_chk@plt+0x10a78>
   36ec8:	mov	r0, r4
   36ecc:	pop	{r4, pc}
   36ed0:	andeq	r7, r5, ip, ror #6
   36ed4:	ldr	r3, [pc, #40]	; 36f04 <__printf_chk@plt+0x25844>
   36ed8:	push	{r4, lr}
   36edc:	mov	r4, r0
   36ee0:	str	r3, [r0], #24
   36ee4:	bl	22138 <__printf_chk@plt+0x10a78>
   36ee8:	mov	r0, r4
   36eec:	bl	5135c <_ZdlPv@@Base>
   36ef0:	mov	r0, r4
   36ef4:	pop	{r4, pc}
   36ef8:	mov	r0, r4
   36efc:	bl	5135c <_ZdlPv@@Base>
   36f00:	bl	11498 <__cxa_end_cleanup@plt>
   36f04:	andeq	r7, r5, ip, ror #6
   36f08:	push	{r4, r5, r6, lr}
   36f0c:	mov	r4, r0
   36f10:	ldr	r5, [r0, #12]
   36f14:	ldr	r3, [pc, #76]	; 36f68 <__printf_chk@plt+0x258a8>
   36f18:	cmp	r5, #0
   36f1c:	str	r3, [r0]
   36f20:	beq	36f34 <__printf_chk@plt+0x25874>
   36f24:	mov	r0, r5
   36f28:	bl	37b78 <__printf_chk@plt+0x264b8>
   36f2c:	mov	r0, r5
   36f30:	bl	5135c <_ZdlPv@@Base>
   36f34:	ldr	r5, [r4, #16]
   36f38:	cmp	r5, #0
   36f3c:	beq	36f50 <__printf_chk@plt+0x25890>
   36f40:	mov	r0, r5
   36f44:	bl	37b78 <__printf_chk@plt+0x264b8>
   36f48:	mov	r0, r5
   36f4c:	bl	5135c <_ZdlPv@@Base>
   36f50:	mov	r0, r4
   36f54:	pop	{r4, r5, r6, pc}
   36f58:	mov	r0, r5
   36f5c:	bl	5135c <_ZdlPv@@Base>
   36f60:	bl	11498 <__cxa_end_cleanup@plt>
   36f64:	b	36f58 <__printf_chk@plt+0x25898>
   36f68:	andeq	r9, r5, r8, lsr sp
   36f6c:	push	{r4, r5, r6, lr}
   36f70:	mov	r4, r0
   36f74:	ldr	r5, [r0, #12]
   36f78:	ldr	r3, [pc, #92]	; 36fdc <__printf_chk@plt+0x2591c>
   36f7c:	cmp	r5, #0
   36f80:	str	r3, [r0]
   36f84:	beq	36f98 <__printf_chk@plt+0x258d8>
   36f88:	mov	r0, r5
   36f8c:	bl	37b78 <__printf_chk@plt+0x264b8>
   36f90:	mov	r0, r5
   36f94:	bl	5135c <_ZdlPv@@Base>
   36f98:	ldr	r5, [r4, #16]
   36f9c:	cmp	r5, #0
   36fa0:	beq	36fb4 <__printf_chk@plt+0x258f4>
   36fa4:	mov	r0, r5
   36fa8:	bl	37b78 <__printf_chk@plt+0x264b8>
   36fac:	mov	r0, r5
   36fb0:	bl	5135c <_ZdlPv@@Base>
   36fb4:	mov	r0, r4
   36fb8:	bl	5135c <_ZdlPv@@Base>
   36fbc:	mov	r0, r4
   36fc0:	pop	{r4, r5, r6, pc}
   36fc4:	mov	r0, r5
   36fc8:	bl	5135c <_ZdlPv@@Base>
   36fcc:	mov	r0, r4
   36fd0:	bl	5135c <_ZdlPv@@Base>
   36fd4:	bl	11498 <__cxa_end_cleanup@plt>
   36fd8:	b	36fc4 <__printf_chk@plt+0x25904>
   36fdc:	andeq	r9, r5, r8, lsr sp
   36fe0:	push	{r4, r5, r6, lr}
   36fe4:	mov	r4, r0
   36fe8:	ldr	r5, [r0, #12]
   36fec:	ldr	r3, [pc, #76]	; 37040 <__printf_chk@plt+0x25980>
   36ff0:	cmp	r5, #0
   36ff4:	str	r3, [r0]
   36ff8:	beq	3700c <__printf_chk@plt+0x2594c>
   36ffc:	mov	r0, r5
   37000:	bl	37b78 <__printf_chk@plt+0x264b8>
   37004:	mov	r0, r5
   37008:	bl	5135c <_ZdlPv@@Base>
   3700c:	ldr	r5, [r4, #16]
   37010:	cmp	r5, #0
   37014:	beq	37028 <__printf_chk@plt+0x25968>
   37018:	mov	r0, r5
   3701c:	bl	37b78 <__printf_chk@plt+0x264b8>
   37020:	mov	r0, r5
   37024:	bl	5135c <_ZdlPv@@Base>
   37028:	mov	r0, r4
   3702c:	pop	{r4, r5, r6, pc}
   37030:	mov	r0, r5
   37034:	bl	5135c <_ZdlPv@@Base>
   37038:	bl	11498 <__cxa_end_cleanup@plt>
   3703c:	b	37030 <__printf_chk@plt+0x25970>
   37040:	andeq	r9, r5, r8, lsr sp
   37044:	push	{r4, r5, r6, lr}
   37048:	mov	r4, r0
   3704c:	ldr	r0, [r0, #32]
   37050:	ldr	r3, [pc, #120]	; 370d0 <__printf_chk@plt+0x25a10>
   37054:	cmp	r0, #0
   37058:	str	r3, [r4]
   3705c:	beq	3706c <__printf_chk@plt+0x259ac>
   37060:	ldr	r3, [r0]
   37064:	ldr	r3, [r3, #4]
   37068:	blx	r3
   3706c:	ldr	r5, [r4, #12]
   37070:	ldr	r3, [pc, #92]	; 370d4 <__printf_chk@plt+0x25a14>
   37074:	cmp	r5, #0
   37078:	str	r3, [r4]
   3707c:	beq	37090 <__printf_chk@plt+0x259d0>
   37080:	mov	r0, r5
   37084:	bl	37b78 <__printf_chk@plt+0x264b8>
   37088:	mov	r0, r5
   3708c:	bl	5135c <_ZdlPv@@Base>
   37090:	ldr	r5, [r4, #16]
   37094:	cmp	r5, #0
   37098:	beq	370ac <__printf_chk@plt+0x259ec>
   3709c:	mov	r0, r5
   370a0:	bl	37b78 <__printf_chk@plt+0x264b8>
   370a4:	mov	r0, r5
   370a8:	bl	5135c <_ZdlPv@@Base>
   370ac:	mov	r0, r4
   370b0:	pop	{r4, r5, r6, pc}
   370b4:	mov	r0, r4
   370b8:	bl	36fe0 <__printf_chk@plt+0x25920>
   370bc:	bl	11498 <__cxa_end_cleanup@plt>
   370c0:	mov	r0, r5
   370c4:	bl	5135c <_ZdlPv@@Base>
   370c8:	bl	11498 <__cxa_end_cleanup@plt>
   370cc:	b	370c0 <__printf_chk@plt+0x25a00>
   370d0:	andeq	r7, r5, r4, lsr #8
   370d4:	andeq	r9, r5, r8, lsr sp
   370d8:	ldr	r3, [pc, #112]	; 37150 <__printf_chk@plt+0x25a90>
   370dc:	push	{r4, r5, r6, lr}
   370e0:	mov	r4, r0
   370e4:	str	r3, [r0], #28
   370e8:	bl	22138 <__printf_chk@plt+0x10a78>
   370ec:	ldr	r5, [r4, #12]
   370f0:	ldr	r3, [pc, #92]	; 37154 <__printf_chk@plt+0x25a94>
   370f4:	cmp	r5, #0
   370f8:	str	r3, [r4]
   370fc:	beq	37110 <__printf_chk@plt+0x25a50>
   37100:	mov	r0, r5
   37104:	bl	37b78 <__printf_chk@plt+0x264b8>
   37108:	mov	r0, r5
   3710c:	bl	5135c <_ZdlPv@@Base>
   37110:	ldr	r5, [r4, #16]
   37114:	cmp	r5, #0
   37118:	beq	3712c <__printf_chk@plt+0x25a6c>
   3711c:	mov	r0, r5
   37120:	bl	37b78 <__printf_chk@plt+0x264b8>
   37124:	mov	r0, r5
   37128:	bl	5135c <_ZdlPv@@Base>
   3712c:	mov	r0, r4
   37130:	pop	{r4, r5, r6, pc}
   37134:	mov	r0, r4
   37138:	bl	36fe0 <__printf_chk@plt+0x25920>
   3713c:	bl	11498 <__cxa_end_cleanup@plt>
   37140:	mov	r0, r5
   37144:	bl	5135c <_ZdlPv@@Base>
   37148:	bl	11498 <__cxa_end_cleanup@plt>
   3714c:	b	37140 <__printf_chk@plt+0x25a80>
   37150:	strdeq	r7, [r5], -r4
   37154:	andeq	r9, r5, r8, lsr sp
   37158:	ldr	r3, [pc, #128]	; 371e0 <__printf_chk@plt+0x25b20>
   3715c:	push	{r4, r5, r6, lr}
   37160:	mov	r4, r0
   37164:	str	r3, [r0], #28
   37168:	bl	22138 <__printf_chk@plt+0x10a78>
   3716c:	ldr	r5, [r4, #12]
   37170:	ldr	r3, [pc, #108]	; 371e4 <__printf_chk@plt+0x25b24>
   37174:	cmp	r5, #0
   37178:	str	r3, [r4]
   3717c:	beq	37190 <__printf_chk@plt+0x25ad0>
   37180:	mov	r0, r5
   37184:	bl	37b78 <__printf_chk@plt+0x264b8>
   37188:	mov	r0, r5
   3718c:	bl	5135c <_ZdlPv@@Base>
   37190:	ldr	r5, [r4, #16]
   37194:	cmp	r5, #0
   37198:	beq	371ac <__printf_chk@plt+0x25aec>
   3719c:	mov	r0, r5
   371a0:	bl	37b78 <__printf_chk@plt+0x264b8>
   371a4:	mov	r0, r5
   371a8:	bl	5135c <_ZdlPv@@Base>
   371ac:	mov	r0, r4
   371b0:	bl	5135c <_ZdlPv@@Base>
   371b4:	mov	r0, r4
   371b8:	pop	{r4, r5, r6, pc}
   371bc:	mov	r0, r4
   371c0:	bl	36fe0 <__printf_chk@plt+0x25920>
   371c4:	mov	r0, r4
   371c8:	bl	5135c <_ZdlPv@@Base>
   371cc:	bl	11498 <__cxa_end_cleanup@plt>
   371d0:	mov	r0, r5
   371d4:	bl	5135c <_ZdlPv@@Base>
   371d8:	b	371c4 <__printf_chk@plt+0x25b04>
   371dc:	b	371d0 <__printf_chk@plt+0x25b10>
   371e0:	strdeq	r7, [r5], -r4
   371e4:	andeq	r9, r5, r8, lsr sp
   371e8:	push	{r4, r5, r6, lr}
   371ec:	mov	r4, r0
   371f0:	ldr	r0, [r0, #32]
   371f4:	ldr	r3, [pc, #136]	; 37284 <__printf_chk@plt+0x25bc4>
   371f8:	cmp	r0, #0
   371fc:	str	r3, [r4]
   37200:	beq	37210 <__printf_chk@plt+0x25b50>
   37204:	ldr	r3, [r0]
   37208:	ldr	r3, [r3, #4]
   3720c:	blx	r3
   37210:	ldr	r5, [r4, #12]
   37214:	ldr	r3, [pc, #108]	; 37288 <__printf_chk@plt+0x25bc8>
   37218:	cmp	r5, #0
   3721c:	str	r3, [r4]
   37220:	beq	37234 <__printf_chk@plt+0x25b74>
   37224:	mov	r0, r5
   37228:	bl	37b78 <__printf_chk@plt+0x264b8>
   3722c:	mov	r0, r5
   37230:	bl	5135c <_ZdlPv@@Base>
   37234:	ldr	r5, [r4, #16]
   37238:	cmp	r5, #0
   3723c:	beq	37250 <__printf_chk@plt+0x25b90>
   37240:	mov	r0, r5
   37244:	bl	37b78 <__printf_chk@plt+0x264b8>
   37248:	mov	r0, r5
   3724c:	bl	5135c <_ZdlPv@@Base>
   37250:	mov	r0, r4
   37254:	bl	5135c <_ZdlPv@@Base>
   37258:	mov	r0, r4
   3725c:	pop	{r4, r5, r6, pc}
   37260:	mov	r0, r4
   37264:	bl	36fe0 <__printf_chk@plt+0x25920>
   37268:	mov	r0, r4
   3726c:	bl	5135c <_ZdlPv@@Base>
   37270:	bl	11498 <__cxa_end_cleanup@plt>
   37274:	mov	r0, r5
   37278:	bl	5135c <_ZdlPv@@Base>
   3727c:	b	37268 <__printf_chk@plt+0x25ba8>
   37280:	b	37274 <__printf_chk@plt+0x25bb4>
   37284:	andeq	r7, r5, r4, lsr #8
   37288:	andeq	r9, r5, r8, lsr sp
   3728c:	push	{r4, r5, r6, lr}
   37290:	mov	r4, r0
   37294:	ldr	r5, [r0, #12]
   37298:	ldr	r3, [pc, #92]	; 372fc <__printf_chk@plt+0x25c3c>
   3729c:	cmp	r5, #0
   372a0:	str	r3, [r0]
   372a4:	beq	372b8 <__printf_chk@plt+0x25bf8>
   372a8:	mov	r0, r5
   372ac:	bl	37b78 <__printf_chk@plt+0x264b8>
   372b0:	mov	r0, r5
   372b4:	bl	5135c <_ZdlPv@@Base>
   372b8:	ldr	r5, [r4, #16]
   372bc:	cmp	r5, #0
   372c0:	beq	372d4 <__printf_chk@plt+0x25c14>
   372c4:	mov	r0, r5
   372c8:	bl	37b78 <__printf_chk@plt+0x264b8>
   372cc:	mov	r0, r5
   372d0:	bl	5135c <_ZdlPv@@Base>
   372d4:	mov	r0, r4
   372d8:	bl	5135c <_ZdlPv@@Base>
   372dc:	mov	r0, r4
   372e0:	pop	{r4, r5, r6, pc}
   372e4:	mov	r0, r5
   372e8:	bl	5135c <_ZdlPv@@Base>
   372ec:	mov	r0, r4
   372f0:	bl	5135c <_ZdlPv@@Base>
   372f4:	bl	11498 <__cxa_end_cleanup@plt>
   372f8:	b	372e4 <__printf_chk@plt+0x25c24>
   372fc:	andeq	r9, r5, r8, lsr sp
   37300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37304:	mov	r7, r0
   37308:	ldm	r0, {r4, r9}
   3730c:	sub	sp, sp, #12
   37310:	mov	r5, r1
   37314:	sub	r3, r9, r4
   37318:	sub	fp, r1, r4
   3731c:	asrs	r3, r3, #3
   37320:	beq	37430 <__printf_chk@plt+0x25d70>
   37324:	lsl	r8, r3, #1
   37328:	cmp	r3, r8
   3732c:	bls	37414 <__printf_chk@plt+0x25d54>
   37330:	mvn	r8, #7
   37334:	mov	r0, r8
   37338:	str	r2, [sp, #4]
   3733c:	bl	5130c <_Znwj@@Base>
   37340:	ldr	r2, [sp, #4]
   37344:	mov	r6, r0
   37348:	add	r8, r0, r8
   3734c:	add	sl, r0, #8
   37350:	ldm	r2, {r0, r1}
   37354:	add	r3, r6, fp
   37358:	cmp	r5, r4
   3735c:	stm	r3, {r0, r1}
   37360:	beq	3743c <__printf_chk@plt+0x25d7c>
   37364:	sub	lr, r5, #8
   37368:	sub	lr, lr, r4
   3736c:	mov	r2, #0
   37370:	lsr	lr, lr, #3
   37374:	b	3737c <__printf_chk@plt+0x25cbc>
   37378:	mov	r2, ip
   3737c:	lsl	r3, r2, #3
   37380:	add	r1, r4, r3
   37384:	add	r3, r6, r3
   37388:	ldm	r1, {r0, r1}
   3738c:	cmp	r2, lr
   37390:	add	ip, r2, #1
   37394:	stm	r3, {r0, r1}
   37398:	bne	37378 <__printf_chk@plt+0x25cb8>
   3739c:	add	r2, r2, #2
   373a0:	cmp	r5, r9
   373a4:	add	sl, r6, r2, lsl #3
   373a8:	beq	373fc <__printf_chk@plt+0x25d3c>
   373ac:	sub	r9, r9, r5
   373b0:	sub	r9, r9, #8
   373b4:	mov	r2, #0
   373b8:	lsr	r9, r9, #3
   373bc:	lsl	r3, r2, #3
   373c0:	add	r1, r5, r3
   373c4:	add	r3, sl, r3
   373c8:	ldm	r1, {r0, r1}
   373cc:	cmp	r2, r9
   373d0:	add	ip, r2, #1
   373d4:	mov	r2, ip
   373d8:	stm	r3, {r0, r1}
   373dc:	bne	373bc <__printf_chk@plt+0x25cfc>
   373e0:	add	sl, sl, ip, lsl #3
   373e4:	cmp	r4, #0
   373e8:	bne	373fc <__printf_chk@plt+0x25d3c>
   373ec:	stm	r7, {r6, sl}
   373f0:	str	r8, [r7, #8]
   373f4:	add	sp, sp, #12
   373f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   373fc:	mov	r0, r4
   37400:	bl	5135c <_ZdlPv@@Base>
   37404:	stm	r7, {r6, sl}
   37408:	str	r8, [r7, #8]
   3740c:	add	sp, sp, #12
   37410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37414:	cmn	r8, #-536870911	; 0xe0000001
   37418:	bhi	37330 <__printf_chk@plt+0x25c70>
   3741c:	cmp	r8, #0
   37420:	moveq	r6, r8
   37424:	moveq	sl, #8
   37428:	beq	37350 <__printf_chk@plt+0x25c90>
   3742c:	b	37434 <__printf_chk@plt+0x25d74>
   37430:	mov	r8, #1
   37434:	lsl	r8, r8, #3
   37438:	b	37334 <__printf_chk@plt+0x25c74>
   3743c:	cmp	r5, r9
   37440:	bne	373ac <__printf_chk@plt+0x25cec>
   37444:	b	373e4 <__printf_chk@plt+0x25d24>
   37448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3744c:	mov	r4, r2
   37450:	ldm	r0, {r7, sl}
   37454:	sub	sp, sp, #12
   37458:	mov	r6, r0
   3745c:	sub	r3, sl, r7
   37460:	mov	r8, r1
   37464:	asrs	r3, r3, #2
   37468:	sub	r2, r1, r7
   3746c:	beq	37538 <__printf_chk@plt+0x25e78>
   37470:	lsl	r5, r3, #1
   37474:	cmp	r3, r5
   37478:	bls	37514 <__printf_chk@plt+0x25e54>
   3747c:	mvn	r5, #3
   37480:	mov	r0, r5
   37484:	str	r2, [sp, #4]
   37488:	bl	5130c <_Znwj@@Base>
   3748c:	ldr	r2, [sp, #4]
   37490:	mov	r9, r0
   37494:	add	r5, r0, r5
   37498:	ldr	r1, [r4]
   3749c:	add	r4, r2, #4
   374a0:	add	r4, r9, r4
   374a4:	sub	r3, sl, r8
   374a8:	cmp	r8, r7
   374ac:	str	r1, [r9, r2]
   374b0:	add	fp, r4, r3
   374b4:	beq	3752c <__printf_chk@plt+0x25e6c>
   374b8:	mov	r1, r7
   374bc:	mov	r0, r9
   374c0:	str	r3, [sp, #4]
   374c4:	bl	11408 <memmove@plt>
   374c8:	cmp	r8, sl
   374cc:	ldr	r3, [sp, #4]
   374d0:	beq	374fc <__printf_chk@plt+0x25e3c>
   374d4:	mov	r2, r3
   374d8:	mov	r1, r8
   374dc:	mov	r0, r4
   374e0:	bl	1157c <memcpy@plt>
   374e4:	cmp	r7, #0
   374e8:	bne	374fc <__printf_chk@plt+0x25e3c>
   374ec:	stm	r6, {r9, fp}
   374f0:	str	r5, [r6, #8]
   374f4:	add	sp, sp, #12
   374f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   374fc:	mov	r0, r7
   37500:	bl	5135c <_ZdlPv@@Base>
   37504:	stm	r6, {r9, fp}
   37508:	str	r5, [r6, #8]
   3750c:	add	sp, sp, #12
   37510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37514:	cmn	r5, #-1073741823	; 0xc0000001
   37518:	bhi	3747c <__printf_chk@plt+0x25dbc>
   3751c:	cmp	r5, #0
   37520:	moveq	r9, r5
   37524:	beq	37498 <__printf_chk@plt+0x25dd8>
   37528:	b	3753c <__printf_chk@plt+0x25e7c>
   3752c:	cmp	r8, sl
   37530:	bne	374d4 <__printf_chk@plt+0x25e14>
   37534:	b	374e4 <__printf_chk@plt+0x25e24>
   37538:	mov	r5, #1
   3753c:	lsl	r5, r5, #2
   37540:	b	37480 <__printf_chk@plt+0x25dc0>
   37544:	mov	r2, #0
   37548:	str	r2, [r0]
   3754c:	str	r2, [r0, #4]
   37550:	bx	lr
   37554:	bx	lr
   37558:	ldr	ip, [r3, #4]
   3755c:	cmp	ip, #0
   37560:	bxeq	lr
   37564:	ldr	ip, [r0, #4]
   37568:	push	{r4, r5, r6, r7, r8, lr}
   3756c:	cmp	ip, #0
   37570:	bne	375f8 <__printf_chk@plt+0x25f38>
   37574:	mov	r4, r1
   37578:	mov	r7, r0
   3757c:	mov	r5, r3
   37580:	mov	r6, r2
   37584:	mov	r3, r1
   37588:	mov	r2, #4
   3758c:	mov	r1, #1
   37590:	ldr	r0, [pc, #116]	; 3760c <__printf_chk@plt+0x25f4c>
   37594:	bl	11570 <fwrite@plt>
   37598:	mov	r1, r4
   3759c:	mov	r0, r6
   375a0:	bl	11678 <fputs@plt>
   375a4:	mov	r1, r4
   375a8:	mov	r0, #32
   375ac:	bl	11564 <fputc@plt>
   375b0:	ldr	r0, [r5]
   375b4:	bl	51224 <__printf_chk@plt+0x3fb64>
   375b8:	mov	r1, r4
   375bc:	bl	11678 <fputs@plt>
   375c0:	mov	r1, r4
   375c4:	mov	r0, #10
   375c8:	bl	11564 <fputc@plt>
   375cc:	ldr	r2, [pc, #60]	; 37610 <__printf_chk@plt+0x25f50>
   375d0:	ldr	r1, [r5]
   375d4:	mov	r3, #1
   375d8:	ldr	r2, [r2]
   375dc:	str	r3, [r7, #4]
   375e0:	cmp	r2, #0
   375e4:	str	r1, [r7]
   375e8:	popeq	{r4, r5, r6, r7, r8, pc}
   375ec:	mov	r0, r4
   375f0:	pop	{r4, r5, r6, r7, r8, lr}
   375f4:	b	1163c <fflush@plt>
   375f8:	ldr	lr, [r0]
   375fc:	ldr	ip, [r3]
   37600:	cmp	lr, ip
   37604:	bne	37574 <__printf_chk@plt+0x25eb4>
   37608:	pop	{r4, r5, r6, r7, r8, pc}
   3760c:	andeq	r9, r5, r0, lsr r2
   37610:	andeq	r2, r8, r0, ror #25
   37614:	mov	r3, #1
   37618:	stm	r0, {r1, r3}
   3761c:	bx	lr
   37620:	mov	r3, #0
   37624:	str	r3, [r0, #4]
   37628:	bx	lr
   3762c:	ldr	r3, [r0, #4]
   37630:	cmp	r3, #0
   37634:	moveq	r3, #1
   37638:	stmeq	r0, {r1, r3}
   3763c:	bx	lr
   37640:	ldr	r3, [r1, #4]
   37644:	cmp	r3, #0
   37648:	beq	3765c <__printf_chk@plt+0x25f9c>
   3764c:	ldr	r3, [r0, #4]
   37650:	cmp	r3, #0
   37654:	moveq	r3, #1
   37658:	bne	37664 <__printf_chk@plt+0x25fa4>
   3765c:	mov	r0, r3
   37660:	bx	lr
   37664:	ldr	r3, [r0]
   37668:	ldr	r0, [r1]
   3766c:	subs	r3, r3, r0
   37670:	movne	r3, #1
   37674:	mov	r0, r3
   37678:	bx	lr
   3767c:	mov	r2, #0
   37680:	str	r2, [r0]
   37684:	str	r2, [r0, #4]
   37688:	bx	lr
   3768c:	bx	lr
   37690:	ldr	ip, [r3, #4]
   37694:	cmp	ip, #0
   37698:	bxeq	lr
   3769c:	ldr	ip, [r0, #4]
   376a0:	push	{r4, r5, r6, r7, r8, lr}
   376a4:	cmp	ip, #0
   376a8:	bne	37714 <__printf_chk@plt+0x26054>
   376ac:	mov	r7, r1
   376b0:	mov	r6, r0
   376b4:	mov	r5, r2
   376b8:	mov	r4, r3
   376bc:	mov	r2, #4
   376c0:	mov	r3, r1
   376c4:	ldr	r0, [pc, #92]	; 37728 <__printf_chk@plt+0x26068>
   376c8:	mov	r1, #1
   376cc:	bl	11570 <fwrite@plt>
   376d0:	mov	r1, r7
   376d4:	mov	r0, r5
   376d8:	bl	11678 <fputs@plt>
   376dc:	mov	r1, r7
   376e0:	mov	r0, #10
   376e4:	bl	11564 <fputc@plt>
   376e8:	ldr	r2, [pc, #60]	; 3772c <__printf_chk@plt+0x2606c>
   376ec:	ldr	r1, [r4]
   376f0:	mov	r3, #1
   376f4:	ldr	r2, [r2]
   376f8:	str	r3, [r6, #4]
   376fc:	cmp	r2, #0
   37700:	str	r1, [r6]
   37704:	popeq	{r4, r5, r6, r7, r8, pc}
   37708:	mov	r0, r7
   3770c:	pop	{r4, r5, r6, r7, r8, lr}
   37710:	b	1163c <fflush@plt>
   37714:	ldr	lr, [r0]
   37718:	ldr	ip, [r3]
   3771c:	cmp	lr, ip
   37720:	bne	376ac <__printf_chk@plt+0x25fec>
   37724:	pop	{r4, r5, r6, r7, r8, pc}
   37728:	andeq	r9, r5, r0, lsr r2
   3772c:	andeq	r2, r8, r0, ror #25
   37730:	mov	r2, #0
   37734:	str	r2, [r0]
   37738:	str	r2, [r0, #4]
   3773c:	bx	lr
   37740:	bx	lr
   37744:	ldr	ip, [r3, #4]
   37748:	cmp	ip, #0
   3774c:	bxeq	lr
   37750:	ldr	ip, [r0, #4]
   37754:	push	{r4, r5, r6, r7, r8, lr}
   37758:	cmp	ip, #0
   3775c:	bne	377e4 <__printf_chk@plt+0x26124>
   37760:	mov	r4, r1
   37764:	mov	r7, r0
   37768:	mov	r5, r3
   3776c:	mov	r6, r2
   37770:	mov	r3, r1
   37774:	mov	r2, #4
   37778:	mov	r1, #1
   3777c:	ldr	r0, [pc, #116]	; 377f8 <__printf_chk@plt+0x26138>
   37780:	bl	11570 <fwrite@plt>
   37784:	mov	r1, r4
   37788:	mov	r0, r6
   3778c:	bl	11678 <fputs@plt>
   37790:	mov	r1, r4
   37794:	mov	r0, #32
   37798:	bl	11564 <fputc@plt>
   3779c:	ldr	r0, [r5]
   377a0:	bl	51224 <__printf_chk@plt+0x3fb64>
   377a4:	mov	r1, r4
   377a8:	bl	11678 <fputs@plt>
   377ac:	mov	r1, r4
   377b0:	mov	r0, #10
   377b4:	bl	11564 <fputc@plt>
   377b8:	ldr	r2, [pc, #60]	; 377fc <__printf_chk@plt+0x2613c>
   377bc:	ldr	r1, [r5]
   377c0:	mov	r3, #1
   377c4:	ldr	r2, [r2]
   377c8:	str	r3, [r7, #4]
   377cc:	cmp	r2, #0
   377d0:	str	r1, [r7]
   377d4:	popeq	{r4, r5, r6, r7, r8, pc}
   377d8:	mov	r0, r4
   377dc:	pop	{r4, r5, r6, r7, r8, lr}
   377e0:	b	1163c <fflush@plt>
   377e4:	ldr	lr, [r0]
   377e8:	ldr	ip, [r3]
   377ec:	cmp	lr, ip
   377f0:	bne	37760 <__printf_chk@plt+0x260a0>
   377f4:	pop	{r4, r5, r6, r7, r8, pc}
   377f8:	andeq	r9, r5, r0, lsr r2
   377fc:	andeq	r2, r8, r0, ror #25
   37800:	ldr	r3, [pc, #20]	; 3781c <__printf_chk@plt+0x2615c>
   37804:	mov	r2, #1
   37808:	str	r2, [r0, #4]
   3780c:	ldr	r3, [r3]
   37810:	mul	r1, r3, r1
   37814:	str	r1, [r0]
   37818:	bx	lr
   3781c:	andeq	sp, r7, r8, rrx
   37820:	ldr	r3, [r1, #4]
   37824:	cmp	r3, #0
   37828:	beq	3783c <__printf_chk@plt+0x2617c>
   3782c:	ldr	r3, [r0, #4]
   37830:	cmp	r3, #0
   37834:	moveq	r3, #1
   37838:	bne	37844 <__printf_chk@plt+0x26184>
   3783c:	mov	r0, r3
   37840:	bx	lr
   37844:	ldr	r3, [r0]
   37848:	ldr	r0, [r1]
   3784c:	subs	r3, r3, r0
   37850:	movne	r3, #1
   37854:	mov	r0, r3
   37858:	bx	lr
   3785c:	push	{r4, lr}
   37860:	mov	r4, r0
   37864:	ldr	r1, [pc, #16]	; 3787c <__printf_chk@plt+0x261bc>
   37868:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   3786c:	mov	r3, #0
   37870:	str	r3, [r4, #12]
   37874:	mov	r0, r4
   37878:	pop	{r4, pc}
   3787c:	andeq	r8, r5, r4, asr #14
   37880:	push	{r4, lr}
   37884:	mov	r4, r0
   37888:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   3788c:	mov	r0, r4
   37890:	pop	{r4, pc}
   37894:	mov	r3, #1
   37898:	str	r3, [r0, #12]
   3789c:	b	51ff0 <_ZdlPv@@Base+0xc94>
   378a0:	mov	r3, #0
   378a4:	str	r3, [r0, #12]
   378a8:	bx	lr
   378ac:	ldr	r2, [r1, #12]
   378b0:	cmp	r2, #0
   378b4:	beq	378c8 <__printf_chk@plt+0x26208>
   378b8:	ldr	r3, [r0, #12]
   378bc:	cmp	r3, #0
   378c0:	bne	378d0 <__printf_chk@plt+0x26210>
   378c4:	mov	r2, #1
   378c8:	mov	r0, r2
   378cc:	bx	lr
   378d0:	ldr	r2, [r0, #4]
   378d4:	ldr	r3, [r1, #4]
   378d8:	cmp	r2, r3
   378dc:	bne	378c4 <__printf_chk@plt+0x26204>
   378e0:	cmp	r2, #0
   378e4:	beq	378c8 <__printf_chk@plt+0x26208>
   378e8:	push	{r4, lr}
   378ec:	ldr	r1, [r1]
   378f0:	ldr	r0, [r0]
   378f4:	bl	11654 <memcmp@plt>
   378f8:	adds	r2, r0, #0
   378fc:	movne	r2, #1
   37900:	mov	r0, r2
   37904:	pop	{r4, pc}
   37908:	push	{r4, r5, r6, r7, r8, r9, lr}
   3790c:	mov	r4, r3
   37910:	ldr	r5, [pc, #192]	; 379d8 <__printf_chk@plt+0x26318>
   37914:	sub	sp, sp, #28
   37918:	mov	r6, r0
   3791c:	ldr	r3, [r5]
   37920:	mov	r7, r1
   37924:	add	r0, sp, #4
   37928:	mov	r1, r4
   3792c:	mov	r9, r2
   37930:	str	r3, [sp, #20]
   37934:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   37938:	ldr	r3, [r4, #12]
   3793c:	add	r1, sp, #4
   37940:	mov	r0, r6
   37944:	str	r3, [sp, #16]
   37948:	bl	378ac <__printf_chk@plt+0x261ec>
   3794c:	mov	r8, r0
   37950:	add	r0, sp, #4
   37954:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37958:	cmp	r8, #0
   3795c:	bne	37978 <__printf_chk@plt+0x262b8>
   37960:	ldr	r2, [sp, #20]
   37964:	ldr	r3, [r5]
   37968:	cmp	r2, r3
   3796c:	bne	379d4 <__printf_chk@plt+0x26314>
   37970:	add	sp, sp, #28
   37974:	pop	{r4, r5, r6, r7, r8, r9, pc}
   37978:	mov	r3, r7
   3797c:	mov	r2, #4
   37980:	mov	r1, #1
   37984:	ldr	r0, [pc, #80]	; 379dc <__printf_chk@plt+0x2631c>
   37988:	bl	11570 <fwrite@plt>
   3798c:	mov	r1, r7
   37990:	mov	r0, r9
   37994:	bl	11678 <fputs@plt>
   37998:	mov	r1, r7
   3799c:	mov	r0, #32
   379a0:	bl	11564 <fputc@plt>
   379a4:	mov	r1, r7
   379a8:	ldr	r0, [r4]
   379ac:	bl	11678 <fputs@plt>
   379b0:	mov	r1, r7
   379b4:	mov	r0, #10
   379b8:	bl	11564 <fputc@plt>
   379bc:	mov	r1, r4
   379c0:	mov	r0, r6
   379c4:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   379c8:	mov	r3, #1
   379cc:	str	r3, [r6, #12]
   379d0:	b	37960 <__printf_chk@plt+0x262a0>
   379d4:	bl	1148c <__stack_chk_fail@plt>
   379d8:	andeq	ip, r7, r0, lsl sp
   379dc:	andeq	r9, r5, r0, lsr r2
   379e0:	push	{r4, r5, r6, lr}
   379e4:	mov	r4, r0
   379e8:	mov	r0, #0
   379ec:	add	r2, r4, #20
   379f0:	add	r3, r4, #52	; 0x34
   379f4:	mov	r1, r0
   379f8:	str	r0, [r4, #4]
   379fc:	str	r0, [r4, #8]
   37a00:	str	r0, [r4, #12]
   37a04:	str	r0, [r4, #16]
   37a08:	str	r1, [r2]
   37a0c:	str	r1, [r2, #4]
   37a10:	add	r2, r2, #8
   37a14:	cmp	r3, r2
   37a18:	bne	37a08 <__printf_chk@plt+0x26348>
   37a1c:	add	r0, r4, #84	; 0x54
   37a20:	mov	r5, #0
   37a24:	str	r5, [r3]
   37a28:	str	r5, [r3, #4]
   37a2c:	add	r3, r3, #8
   37a30:	cmp	r0, r3
   37a34:	bne	37a24 <__printf_chk@plt+0x26364>
   37a38:	ldr	r1, [pc, #32]	; 37a60 <__printf_chk@plt+0x263a0>
   37a3c:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   37a40:	ldr	r3, [pc, #28]	; 37a64 <__printf_chk@plt+0x263a4>
   37a44:	str	r5, [r4, #96]	; 0x60
   37a48:	mov	r0, r4
   37a4c:	ldr	r2, [r3]
   37a50:	add	r1, r2, #1
   37a54:	str	r2, [r4]
   37a58:	str	r1, [r3]
   37a5c:	pop	{r4, r5, r6, pc}
   37a60:	andeq	r8, r5, r4, asr #14
   37a64:	ldrdeq	r5, [r8], -r8
   37a68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37a6c:	mov	r4, r0
   37a70:	add	r8, r0, #20
   37a74:	mov	r0, #0
   37a78:	mov	r5, r1
   37a7c:	mov	r3, r8
   37a80:	add	r7, r4, #52	; 0x34
   37a84:	mov	r2, r0
   37a88:	str	r0, [r4, #4]
   37a8c:	str	r0, [r4, #8]
   37a90:	str	r0, [r4, #12]
   37a94:	str	r0, [r4, #16]
   37a98:	str	r2, [r3]
   37a9c:	str	r2, [r3, #4]
   37aa0:	add	r3, r3, #8
   37aa4:	cmp	r3, r7
   37aa8:	bne	37a98 <__printf_chk@plt+0x263d8>
   37aac:	mov	r3, r7
   37ab0:	add	r6, r4, #84	; 0x54
   37ab4:	mov	r9, #0
   37ab8:	str	r9, [r3]
   37abc:	str	r9, [r3, #4]
   37ac0:	add	r3, r3, #8
   37ac4:	cmp	r3, r6
   37ac8:	bne	37ab8 <__printf_chk@plt+0x263f8>
   37acc:	ldr	r1, [pc, #160]	; 37b74 <__printf_chk@plt+0x264b4>
   37ad0:	mov	r0, r6
   37ad4:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   37ad8:	ldmib	r5, {r0, r1}
   37adc:	add	r2, r5, #12
   37ae0:	add	r3, r4, #12
   37ae4:	stmib	r4, {r0, r1}
   37ae8:	ldm	r2, {r0, r1}
   37aec:	add	ip, r5, #20
   37af0:	mov	r2, #0
   37af4:	str	r9, [r4, #96]	; 0x60
   37af8:	stm	r3, {r0, r1}
   37afc:	lsl	r3, r2, #3
   37b00:	add	r1, ip, r3
   37b04:	add	r2, r2, #1
   37b08:	ldm	r1, {r0, r1}
   37b0c:	add	r3, r8, r3
   37b10:	cmp	r2, #4
   37b14:	stm	r3, {r0, r1}
   37b18:	bne	37afc <__printf_chk@plt+0x2643c>
   37b1c:	mov	r2, #0
   37b20:	add	ip, r5, #52	; 0x34
   37b24:	lsl	r3, r2, #3
   37b28:	add	r1, ip, r3
   37b2c:	add	r2, r2, #1
   37b30:	ldm	r1, {r0, r1}
   37b34:	add	r3, r7, r3
   37b38:	cmp	r2, #4
   37b3c:	stm	r3, {r0, r1}
   37b40:	bne	37b24 <__printf_chk@plt+0x26464>
   37b44:	add	r1, r5, #84	; 0x54
   37b48:	mov	r0, r6
   37b4c:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   37b50:	ldr	r3, [r5, #96]	; 0x60
   37b54:	mov	r0, r4
   37b58:	str	r3, [r4, #96]	; 0x60
   37b5c:	ldr	r3, [r5]
   37b60:	str	r3, [r4]
   37b64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37b68:	mov	r0, r6
   37b6c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37b70:	bl	11498 <__cxa_end_cleanup@plt>
   37b74:	andeq	r8, r5, r4, asr #14
   37b78:	push	{r4, lr}
   37b7c:	mov	r4, r0
   37b80:	add	r0, r0, #84	; 0x54
   37b84:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37b88:	mov	r0, r4
   37b8c:	pop	{r4, pc}
   37b90:	add	r3, r2, #20
   37b94:	push	{r4, r5, r6, r7, r8, lr}
   37b98:	mov	r6, r0
   37b9c:	ldr	r8, [pc, #468]	; 37d78 <__printf_chk@plt+0x266b8>
   37ba0:	sub	sp, sp, #24
   37ba4:	mov	r7, r1
   37ba8:	ldm	r3, {r0, r1}
   37bac:	add	r4, sp, #4
   37bb0:	ldr	ip, [r8]
   37bb4:	mov	r5, r2
   37bb8:	stm	r4, {r0, r1}
   37bbc:	mov	r3, r4
   37bc0:	mov	r1, r7
   37bc4:	add	r0, r6, #20
   37bc8:	ldr	r2, [pc, #428]	; 37d7c <__printf_chk@plt+0x266bc>
   37bcc:	str	ip, [sp, #20]
   37bd0:	bl	37558 <__printf_chk@plt+0x25e98>
   37bd4:	add	r2, r5, #28
   37bd8:	mov	r3, r4
   37bdc:	ldm	r2, {r0, r1}
   37be0:	ldr	r2, [pc, #408]	; 37d80 <__printf_chk@plt+0x266c0>
   37be4:	stm	r4, {r0, r1}
   37be8:	mov	r1, r7
   37bec:	add	r0, r6, #28
   37bf0:	bl	37558 <__printf_chk@plt+0x25e98>
   37bf4:	add	r2, r5, #44	; 0x2c
   37bf8:	mov	r3, r4
   37bfc:	ldm	r2, {r0, r1}
   37c00:	ldr	r2, [pc, #380]	; 37d84 <__printf_chk@plt+0x266c4>
   37c04:	stm	r4, {r0, r1}
   37c08:	mov	r1, r7
   37c0c:	add	r0, r6, #44	; 0x2c
   37c10:	bl	37558 <__printf_chk@plt+0x25e98>
   37c14:	add	r2, r5, #52	; 0x34
   37c18:	mov	r3, r4
   37c1c:	ldm	r2, {r0, r1}
   37c20:	ldr	r2, [pc, #352]	; 37d88 <__printf_chk@plt+0x266c8>
   37c24:	stm	r4, {r0, r1}
   37c28:	mov	r1, r7
   37c2c:	add	r0, r6, #52	; 0x34
   37c30:	bl	37744 <__printf_chk@plt+0x26084>
   37c34:	add	r2, r5, #60	; 0x3c
   37c38:	mov	r3, r4
   37c3c:	ldm	r2, {r0, r1}
   37c40:	ldr	r2, [pc, #324]	; 37d8c <__printf_chk@plt+0x266cc>
   37c44:	stm	r4, {r0, r1}
   37c48:	mov	r1, r7
   37c4c:	add	r0, r6, #60	; 0x3c
   37c50:	bl	37744 <__printf_chk@plt+0x26084>
   37c54:	add	r2, r5, #68	; 0x44
   37c58:	mov	r3, r4
   37c5c:	ldm	r2, {r0, r1}
   37c60:	ldr	r2, [pc, #296]	; 37d90 <__printf_chk@plt+0x266d0>
   37c64:	stm	r4, {r0, r1}
   37c68:	mov	r1, r7
   37c6c:	add	r0, r6, #68	; 0x44
   37c70:	bl	37744 <__printf_chk@plt+0x26084>
   37c74:	add	r1, r5, #84	; 0x54
   37c78:	mov	r0, r4
   37c7c:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   37c80:	ldr	ip, [r5, #96]	; 0x60
   37c84:	mov	r3, r4
   37c88:	mov	r1, r7
   37c8c:	add	r0, r6, #84	; 0x54
   37c90:	ldr	r2, [pc, #252]	; 37d94 <__printf_chk@plt+0x266d4>
   37c94:	str	ip, [sp, #16]
   37c98:	bl	37908 <__printf_chk@plt+0x26248>
   37c9c:	mov	r0, r4
   37ca0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37ca4:	add	r2, r5, #76	; 0x4c
   37ca8:	mov	r3, r4
   37cac:	ldm	r2, {r0, r1}
   37cb0:	ldr	r2, [pc, #224]	; 37d98 <__printf_chk@plt+0x266d8>
   37cb4:	stm	r4, {r0, r1}
   37cb8:	mov	r1, r7
   37cbc:	add	r0, r6, #76	; 0x4c
   37cc0:	bl	37744 <__printf_chk@plt+0x26084>
   37cc4:	add	r2, r5, #36	; 0x24
   37cc8:	mov	r3, r4
   37ccc:	ldm	r2, {r0, r1}
   37cd0:	ldr	r2, [pc, #196]	; 37d9c <__printf_chk@plt+0x266dc>
   37cd4:	stm	r4, {r0, r1}
   37cd8:	mov	r1, r7
   37cdc:	add	r0, r6, #36	; 0x24
   37ce0:	bl	37558 <__printf_chk@plt+0x25e98>
   37ce4:	ldmib	r5, {r0, r1}
   37ce8:	mov	r3, r4
   37cec:	ldr	r2, [pc, #172]	; 37da0 <__printf_chk@plt+0x266e0>
   37cf0:	stm	r4, {r0, r1}
   37cf4:	mov	r1, r7
   37cf8:	add	r0, r6, #4
   37cfc:	bl	37690 <__printf_chk@plt+0x25fd0>
   37d00:	add	r2, r5, #12
   37d04:	mov	r3, r4
   37d08:	ldm	r2, {r0, r1}
   37d0c:	ldr	r2, [pc, #144]	; 37da4 <__printf_chk@plt+0x266e4>
   37d10:	stm	r4, {r0, r1}
   37d14:	mov	r1, r7
   37d18:	add	r0, r6, #12
   37d1c:	bl	37690 <__printf_chk@plt+0x25fd0>
   37d20:	ldr	r3, [pc, #128]	; 37da8 <__printf_chk@plt+0x266e8>
   37d24:	ldr	r3, [r3]
   37d28:	cmp	r3, #0
   37d2c:	bne	37d48 <__printf_chk@plt+0x26688>
   37d30:	ldr	r2, [sp, #20]
   37d34:	ldr	r3, [r8]
   37d38:	cmp	r2, r3
   37d3c:	bne	37d68 <__printf_chk@plt+0x266a8>
   37d40:	add	sp, sp, #24
   37d44:	pop	{r4, r5, r6, r7, r8, pc}
   37d48:	ldr	r4, [pc, #92]	; 37dac <__printf_chk@plt+0x266ec>
   37d4c:	ldr	r2, [r5]
   37d50:	ldr	r1, [pc, #88]	; 37db0 <__printf_chk@plt+0x266f0>
   37d54:	ldr	r0, [r4]
   37d58:	bl	53714 <_ZdlPv@@Base+0x23b8>
   37d5c:	ldr	r0, [r4]
   37d60:	bl	1163c <fflush@plt>
   37d64:	b	37d30 <__printf_chk@plt+0x26670>
   37d68:	bl	1148c <__stack_chk_fail@plt>
   37d6c:	mov	r0, r4
   37d70:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37d74:	bl	11498 <__cxa_end_cleanup@plt>
   37d78:	andeq	ip, r7, r0, lsl sp
   37d7c:	ldrdeq	r9, [r5], -r4
   37d80:	andeq	r9, r5, r0, ror #15
   37d84:	andeq	r9, r5, ip, ror #15
   37d88:	strdeq	r9, [r5], -r8
   37d8c:	andeq	r9, r5, r4, lsl #16
   37d90:	andeq	r9, r5, r0, lsl r8
   37d94:	andeq	r9, r5, ip, lsl r8
   37d98:	andeq	r9, r5, r8, lsr #16
   37d9c:	andeq	r9, r5, r4, lsr r8
   37da0:	andeq	r9, r5, r0, asr #16
   37da4:	andeq	r9, r5, ip, asr #16
   37da8:	andeq	r2, r8, r0, ror #25
   37dac:	andeq	r2, r8, r8, lsr #23
   37db0:	andeq	r9, r5, r8, asr r8
   37db4:	add	r1, r0, r1, lsl #3
   37db8:	mov	r3, #1
   37dbc:	strd	r2, [r1, #20]
   37dc0:	bx	lr
   37dc4:	ldr	r3, [pc, #24]	; 37de4 <__printf_chk@plt+0x26724>
   37dc8:	add	r1, r0, r1, lsl #3
   37dcc:	mov	r0, #1
   37dd0:	ldr	r3, [r3]
   37dd4:	str	r0, [r1, #56]	; 0x38
   37dd8:	mul	r2, r2, r3
   37ddc:	str	r2, [r1, #52]	; 0x34
   37de0:	bx	lr
   37de4:	andeq	sp, r7, r8, rrx
   37de8:	add	r1, r0, r1, lsl #3
   37dec:	mov	r3, #1
   37df0:	str	r3, [r1, #8]
   37df4:	str	r3, [r1, #4]
   37df8:	bx	lr
   37dfc:	push	{r4, r5, r6, lr}
   37e00:	mov	r6, r1
   37e04:	ldr	r5, [pc, #96]	; 37e6c <__printf_chk@plt+0x267ac>
   37e08:	sub	sp, sp, #16
   37e0c:	mov	r1, r2
   37e10:	ldr	r3, [r5]
   37e14:	mov	r4, r0
   37e18:	mov	r0, sp
   37e1c:	str	r3, [sp, #12]
   37e20:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   37e24:	add	r3, r4, r6, lsl #4
   37e28:	mov	r2, #1
   37e2c:	add	r0, r3, #84	; 0x54
   37e30:	str	r2, [r3, #96]	; 0x60
   37e34:	mov	r1, sp
   37e38:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   37e3c:	mov	r0, sp
   37e40:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37e44:	ldr	r2, [sp, #12]
   37e48:	ldr	r3, [r5]
   37e4c:	cmp	r2, r3
   37e50:	bne	37e5c <__printf_chk@plt+0x2679c>
   37e54:	add	sp, sp, #16
   37e58:	pop	{r4, r5, r6, pc}
   37e5c:	bl	1148c <__stack_chk_fail@plt>
   37e60:	mov	r0, sp
   37e64:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37e68:	bl	11498 <__cxa_end_cleanup@plt>
   37e6c:	andeq	ip, r7, r0, lsl sp
   37e70:	add	r1, r0, r1, lsl #3
   37e74:	ldr	r3, [r1, #24]
   37e78:	cmp	r3, #0
   37e7c:	moveq	r3, #1
   37e80:	strdeq	r2, [r1, #20]
   37e84:	bx	lr
   37e88:	mov	r3, #0
   37e8c:	str	r3, [r0, #40]	; 0x28
   37e90:	bx	lr
   37e94:	ldr	r3, [pc, #488]	; 38084 <__printf_chk@plt+0x269c4>
   37e98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37e9c:	sub	sp, sp, #36	; 0x24
   37ea0:	ldr	r6, [pc, #480]	; 38088 <__printf_chk@plt+0x269c8>
   37ea4:	ldr	r2, [r3]
   37ea8:	ldr	r3, [r6]
   37eac:	cmp	r2, #0
   37eb0:	str	r3, [sp, #28]
   37eb4:	bne	37ed0 <__printf_chk@plt+0x26810>
   37eb8:	ldr	r2, [sp, #28]
   37ebc:	ldr	r3, [r6]
   37ec0:	cmp	r2, r3
   37ec4:	bne	38044 <__printf_chk@plt+0x26984>
   37ec8:	add	sp, sp, #36	; 0x24
   37ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ed0:	mov	r8, r0
   37ed4:	ldr	r1, [pc, #432]	; 3808c <__printf_chk@plt+0x269cc>
   37ed8:	add	r0, sp, #4
   37edc:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   37ee0:	mov	r3, #0
   37ee4:	ldr	r5, [pc, #420]	; 38090 <__printf_chk@plt+0x269d0>
   37ee8:	ldr	r9, [pc, #420]	; 38094 <__printf_chk@plt+0x269d4>
   37eec:	ldr	r7, [pc, #420]	; 38098 <__printf_chk@plt+0x269d8>
   37ef0:	ldr	sl, [pc, #420]	; 3809c <__printf_chk@plt+0x269dc>
   37ef4:	ldr	fp, [pc, #420]	; 380a0 <__printf_chk@plt+0x269e0>
   37ef8:	mov	r4, r3
   37efc:	str	r3, [sp]
   37f00:	b	37f24 <__printf_chk@plt+0x26864>
   37f04:	cmp	r0, #1
   37f08:	beq	37fb0 <__printf_chk@plt+0x268f0>
   37f0c:	cmp	r0, #0
   37f10:	beq	37fdc <__printf_chk@plt+0x2691c>
   37f14:	ldr	r0, [r5]
   37f18:	bl	16c40 <__printf_chk@plt+0x5580>
   37f1c:	cmp	r4, r0
   37f20:	bge	37fdc <__printf_chk@plt+0x2691c>
   37f24:	ldr	r0, [r5]
   37f28:	mov	r2, sp
   37f2c:	add	r0, r0, #344	; 0x158
   37f30:	mov	r1, r4
   37f34:	bl	1a56c <__printf_chk@plt+0x8eac>
   37f38:	ldr	r3, [sp]
   37f3c:	cmp	r0, #2
   37f40:	add	r4, r4, r3
   37f44:	beq	37f84 <__printf_chk@plt+0x268c4>
   37f48:	cmp	r0, #3
   37f4c:	bne	37f04 <__printf_chk@plt+0x26844>
   37f50:	mov	r1, sl
   37f54:	add	r0, sp, #4
   37f58:	bl	5216c <_ZdlPv@@Base+0xe10>
   37f5c:	ldr	r1, [r7]
   37f60:	add	r0, sp, #16
   37f64:	mul	r1, r1, r4
   37f68:	bl	527b0 <_ZdlPv@@Base+0x1454>
   37f6c:	add	r1, sp, #16
   37f70:	add	r0, sp, #4
   37f74:	bl	521e4 <_ZdlPv@@Base+0xe88>
   37f78:	add	r0, sp, #16
   37f7c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   37f80:	b	37f14 <__printf_chk@plt+0x26854>
   37f84:	mov	r1, r9
   37f88:	add	r0, sp, #4
   37f8c:	bl	5216c <_ZdlPv@@Base+0xe10>
   37f90:	ldr	r1, [r7]
   37f94:	add	r0, sp, #16
   37f98:	mul	r1, r1, r4
   37f9c:	bl	527b0 <_ZdlPv@@Base+0x1454>
   37fa0:	add	r1, sp, #16
   37fa4:	add	r0, sp, #4
   37fa8:	bl	521e4 <_ZdlPv@@Base+0xe88>
   37fac:	b	37f78 <__printf_chk@plt+0x268b8>
   37fb0:	mov	r1, fp
   37fb4:	add	r0, sp, #4
   37fb8:	bl	5216c <_ZdlPv@@Base+0xe10>
   37fbc:	ldr	r1, [r7]
   37fc0:	add	r0, sp, #16
   37fc4:	mul	r1, r1, r4
   37fc8:	bl	527b0 <_ZdlPv@@Base+0x1454>
   37fcc:	add	r1, sp, #16
   37fd0:	add	r0, sp, #4
   37fd4:	bl	521e4 <_ZdlPv@@Base+0xe88>
   37fd8:	b	37f78 <__printf_chk@plt+0x268b8>
   37fdc:	ldr	r3, [sp, #8]
   37fe0:	ldr	r2, [sp, #12]
   37fe4:	cmp	r3, r2
   37fe8:	bge	38034 <__printf_chk@plt+0x26974>
   37fec:	ldr	r2, [sp, #4]
   37ff0:	add	r0, r3, #1
   37ff4:	mov	r1, #0
   37ff8:	str	r0, [sp, #8]
   37ffc:	strb	r1, [r2, r3]
   38000:	add	r0, sp, #16
   38004:	add	r1, sp, #4
   38008:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   3800c:	mov	r3, #1
   38010:	str	r3, [r8, #96]	; 0x60
   38014:	add	r0, r8, #84	; 0x54
   38018:	add	r1, sp, #16
   3801c:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   38020:	add	r0, sp, #16
   38024:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38028:	add	r0, sp, #4
   3802c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38030:	b	37eb8 <__printf_chk@plt+0x267f8>
   38034:	add	r0, sp, #4
   38038:	bl	52138 <_ZdlPv@@Base+0xddc>
   3803c:	ldr	r3, [sp, #8]
   38040:	b	37fec <__printf_chk@plt+0x2692c>
   38044:	bl	1148c <__stack_chk_fail@plt>
   38048:	b	38054 <__printf_chk@plt+0x26994>
   3804c:	add	r0, sp, #16
   38050:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38054:	add	r0, sp, #4
   38058:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   3805c:	bl	11498 <__cxa_end_cleanup@plt>
   38060:	add	r0, sp, #16
   38064:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38068:	b	38054 <__printf_chk@plt+0x26994>
   3806c:	add	r0, sp, #16
   38070:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38074:	b	38054 <__printf_chk@plt+0x26994>
   38078:	add	r0, sp, #16
   3807c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38080:	b	38054 <__printf_chk@plt+0x26994>
   38084:	andeq	r3, r8, r4, asr #17
   38088:	andeq	ip, r7, r0, lsl sp
   3808c:	andeq	r8, r5, r4, asr #14
   38090:	strdeq	r2, [r8], -r8
   38094:	andeq	r9, r5, r0, ror r8
   38098:	andeq	sp, r7, r8, rrx
   3809c:	andeq	r9, r5, r4, ror r8
   380a0:	andeq	r9, r5, ip, ror #16
   380a4:	lsl	r0, r3, #3
   380a8:	add	r0, r0, #20
   380ac:	add	ip, r1, r0
   380b0:	ldr	ip, [ip, #4]
   380b4:	cmp	ip, #0
   380b8:	bxeq	lr
   380bc:	add	r2, r2, r3, lsl #3
   380c0:	ldr	r3, [r2, #24]
   380c4:	cmp	r3, #0
   380c8:	moveq	r3, #1
   380cc:	ldreq	r1, [r1, r0]
   380d0:	streq	r3, [r2, #24]
   380d4:	streq	r1, [r2, #20]
   380d8:	bx	lr
   380dc:	lsl	r0, r3, #3
   380e0:	add	r0, r0, #52	; 0x34
   380e4:	push	{r4, r5, lr}
   380e8:	add	ip, r1, r0
   380ec:	ldr	r4, [pc, #108]	; 38160 <__printf_chk@plt+0x26aa0>
   380f0:	ldr	lr, [ip, #4]
   380f4:	sub	sp, sp, #12
   380f8:	ldr	ip, [r4]
   380fc:	cmp	lr, #0
   38100:	str	ip, [sp, #4]
   38104:	beq	38118 <__printf_chk@plt+0x26a58>
   38108:	add	r5, r2, r3, lsl #3
   3810c:	ldr	r3, [r5, #56]	; 0x38
   38110:	cmp	r3, #0
   38114:	beq	38130 <__printf_chk@plt+0x26a70>
   38118:	ldr	r2, [sp, #4]
   3811c:	ldr	r3, [r4]
   38120:	cmp	r2, r3
   38124:	bne	3815c <__printf_chk@plt+0x26a9c>
   38128:	add	sp, sp, #12
   3812c:	pop	{r4, r5, pc}
   38130:	ldr	r1, [r1, r0]
   38134:	mov	r0, sp
   38138:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3813c:	ldr	r2, [pc, #32]	; 38164 <__printf_chk@plt+0x26aa4>
   38140:	ldr	r3, [sp]
   38144:	mov	r1, #1
   38148:	ldr	r2, [r2]
   3814c:	str	r1, [r5, #56]	; 0x38
   38150:	mul	r3, r3, r2
   38154:	str	r3, [r5, #52]	; 0x34
   38158:	b	38118 <__printf_chk@plt+0x26a58>
   3815c:	bl	1148c <__stack_chk_fail@plt>
   38160:	andeq	ip, r7, r0, lsl sp
   38164:	andeq	sp, r7, r8, rrx
   38168:	lsl	r3, r3, #3
   3816c:	add	r0, r3, #4
   38170:	add	ip, r1, r0
   38174:	ldr	ip, [ip, #4]
   38178:	cmp	ip, #0
   3817c:	bxeq	lr
   38180:	add	r2, r2, r3
   38184:	ldr	r3, [r2, #8]
   38188:	cmp	r3, #0
   3818c:	moveq	r3, #1
   38190:	ldreq	r1, [r1, r0]
   38194:	stmibeq	r2, {r1, r3}
   38198:	bx	lr
   3819c:	push	{r4, r5, r6, r7, r8, r9, lr}
   381a0:	lsl	ip, r3, #4
   381a4:	ldr	r7, [pc, #180]	; 38260 <__printf_chk@plt+0x26ba0>
   381a8:	add	ip, ip, #84	; 0x54
   381ac:	lsl	r9, r3, #4
   381b0:	mov	r4, r1
   381b4:	sub	sp, sp, #28
   381b8:	add	r8, r1, ip
   381bc:	ldr	lr, [r7]
   381c0:	add	r4, r4, r9
   381c4:	mov	r1, r8
   381c8:	add	r0, sp, #4
   381cc:	add	r5, r2, ip
   381d0:	mov	r6, r2
   381d4:	str	lr, [sp, #20]
   381d8:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   381dc:	ldr	r3, [r4, #96]	; 0x60
   381e0:	mov	r0, r5
   381e4:	add	r1, sp, #4
   381e8:	str	r3, [sp, #16]
   381ec:	bl	378ac <__printf_chk@plt+0x261ec>
   381f0:	cmp	r0, #0
   381f4:	add	r0, sp, #4
   381f8:	beq	38234 <__printf_chk@plt+0x26b74>
   381fc:	add	r6, r6, r9
   38200:	ldr	r3, [r6, #96]	; 0x60
   38204:	cmp	r3, #0
   38208:	bne	38234 <__printf_chk@plt+0x26b74>
   3820c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38210:	mov	r1, r8
   38214:	add	r0, sp, #4
   38218:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   3821c:	mov	r3, #1
   38220:	mov	r0, r5
   38224:	str	r3, [r6, #96]	; 0x60
   38228:	add	r1, sp, #4
   3822c:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   38230:	add	r0, sp, #4
   38234:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38238:	ldr	r2, [sp, #20]
   3823c:	ldr	r3, [r7]
   38240:	cmp	r2, r3
   38244:	bne	38250 <__printf_chk@plt+0x26b90>
   38248:	add	sp, sp, #28
   3824c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   38250:	bl	1148c <__stack_chk_fail@plt>
   38254:	add	r0, sp, #4
   38258:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   3825c:	bl	11498 <__cxa_end_cleanup@plt>
   38260:	andeq	ip, r7, r0, lsl sp
   38264:	cmp	r2, #0
   38268:	cmpne	r1, #0
   3826c:	bxeq	lr
   38270:	ldr	r3, [r2, #8]
   38274:	push	{r4, r5, r6, lr}
   38278:	cmp	r3, #0
   3827c:	beq	38298 <__printf_chk@plt+0x26bd8>
   38280:	ldr	r3, [r1, #8]
   38284:	cmp	r3, #0
   38288:	moveq	r3, #1
   3828c:	ldreq	ip, [r2, #4]
   38290:	streq	r3, [r1, #8]
   38294:	streq	ip, [r1, #4]
   38298:	ldr	r3, [r2, #16]
   3829c:	cmp	r3, #0
   382a0:	beq	382bc <__printf_chk@plt+0x26bfc>
   382a4:	ldr	r3, [r1, #16]
   382a8:	cmp	r3, #0
   382ac:	moveq	r3, #1
   382b0:	ldreq	ip, [r2, #12]
   382b4:	streq	r3, [r1, #16]
   382b8:	streq	ip, [r1, #12]
   382bc:	ldr	r3, [r2, #24]
   382c0:	cmp	r3, #0
   382c4:	beq	382e0 <__printf_chk@plt+0x26c20>
   382c8:	ldr	r3, [r1, #24]
   382cc:	cmp	r3, #0
   382d0:	moveq	r3, #1
   382d4:	ldreq	ip, [r2, #20]
   382d8:	streq	r3, [r1, #24]
   382dc:	streq	ip, [r1, #20]
   382e0:	mov	r4, r2
   382e4:	mov	r5, r1
   382e8:	mov	r2, r1
   382ec:	mov	r6, r0
   382f0:	mov	r3, #1
   382f4:	mov	r1, r4
   382f8:	bl	380dc <__printf_chk@plt+0x26a1c>
   382fc:	mov	r3, #2
   38300:	mov	r2, r5
   38304:	mov	r1, r4
   38308:	mov	r0, r6
   3830c:	bl	380dc <__printf_chk@plt+0x26a1c>
   38310:	ldr	r3, [r4, #32]
   38314:	cmp	r3, #0
   38318:	beq	38330 <__printf_chk@plt+0x26c70>
   3831c:	ldr	r3, [r5, #32]
   38320:	cmp	r3, #0
   38324:	moveq	r3, #1
   38328:	ldreq	r2, [r4, #28]
   3832c:	strdeq	r2, [r5, #28]
   38330:	ldr	r3, [r4, #48]	; 0x30
   38334:	cmp	r3, #0
   38338:	beq	38350 <__printf_chk@plt+0x26c90>
   3833c:	ldr	r3, [r5, #48]	; 0x30
   38340:	cmp	r3, #0
   38344:	moveq	r3, #1
   38348:	ldreq	r2, [r4, #44]	; 0x2c
   3834c:	strdeq	r2, [r5, #44]	; 0x2c
   38350:	mov	r3, #0
   38354:	mov	r2, r5
   38358:	mov	r1, r4
   3835c:	mov	r0, r6
   38360:	bl	3819c <__printf_chk@plt+0x26adc>
   38364:	mov	r3, #3
   38368:	mov	r0, r6
   3836c:	mov	r2, r5
   38370:	mov	r1, r4
   38374:	bl	380dc <__printf_chk@plt+0x26a1c>
   38378:	ldr	r3, [r4, #40]	; 0x28
   3837c:	cmp	r3, #0
   38380:	popeq	{r4, r5, r6, pc}
   38384:	ldr	r3, [r5, #40]	; 0x28
   38388:	cmp	r3, #0
   3838c:	moveq	r3, #1
   38390:	ldreq	r2, [r4, #36]	; 0x24
   38394:	strdeq	r2, [r5, #36]	; 0x24
   38398:	pop	{r4, r5, r6, pc}
   3839c:	mov	r2, #0
   383a0:	str	r2, [r0]
   383a4:	str	r2, [r0, #4]
   383a8:	bx	lr
   383ac:	str	r2, [r0]
   383b0:	str	r1, [r0, #4]
   383b4:	bx	lr
   383b8:	push	{r4, r5, r6, lr}
   383bc:	mov	r4, r0
   383c0:	ldr	r5, [r0, #4]
   383c4:	cmp	r5, #0
   383c8:	beq	383dc <__printf_chk@plt+0x26d1c>
   383cc:	add	r0, r5, #84	; 0x54
   383d0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   383d4:	mov	r0, r5
   383d8:	bl	5135c <_ZdlPv@@Base>
   383dc:	ldr	r5, [r4]
   383e0:	cmp	r5, #0
   383e4:	beq	383f8 <__printf_chk@plt+0x26d38>
   383e8:	mov	r0, r5
   383ec:	bl	383b8 <__printf_chk@plt+0x26cf8>
   383f0:	mov	r0, r5
   383f4:	bl	5135c <_ZdlPv@@Base>
   383f8:	mov	r0, r4
   383fc:	pop	{r4, r5, r6, pc}
   38400:	mov	r0, r5
   38404:	bl	5135c <_ZdlPv@@Base>
   38408:	bl	11498 <__cxa_end_cleanup@plt>
   3840c:	b	38400 <__printf_chk@plt+0x26d40>
   38410:	mov	r3, #0
   38414:	push	{r4, r5, r6, lr}
   38418:	mov	r4, r0
   3841c:	str	r3, [r0, #4]
   38420:	mov	r0, #100	; 0x64
   38424:	bl	5130c <_Znwj@@Base>
   38428:	mov	r5, r0
   3842c:	bl	379e0 <__printf_chk@plt+0x26320>
   38430:	str	r5, [r4]
   38434:	mov	r0, r4
   38438:	pop	{r4, r5, r6, pc}
   3843c:	mov	r0, r5
   38440:	bl	5135c <_ZdlPv@@Base>
   38444:	bl	11498 <__cxa_end_cleanup@plt>
   38448:	push	{r4, r5, r6, lr}
   3844c:	mov	r4, r0
   38450:	ldr	r5, [r0]
   38454:	cmp	r5, #0
   38458:	beq	3846c <__printf_chk@plt+0x26dac>
   3845c:	add	r0, r5, #84	; 0x54
   38460:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38464:	mov	r0, r5
   38468:	bl	5135c <_ZdlPv@@Base>
   3846c:	ldr	r5, [r4, #4]
   38470:	cmp	r5, #0
   38474:	beq	38488 <__printf_chk@plt+0x26dc8>
   38478:	mov	r0, r5
   3847c:	bl	383b8 <__printf_chk@plt+0x26cf8>
   38480:	mov	r0, r5
   38484:	bl	5135c <_ZdlPv@@Base>
   38488:	mov	r0, r4
   3848c:	pop	{r4, r5, r6, pc}
   38490:	mov	r0, r5
   38494:	bl	5135c <_ZdlPv@@Base>
   38498:	bl	11498 <__cxa_end_cleanup@plt>
   3849c:	b	38490 <__printf_chk@plt+0x26dd0>
   384a0:	ldr	r3, [pc, #92]	; 38504 <__printf_chk@plt+0x26e44>
   384a4:	ldr	r3, [r3]
   384a8:	cmp	r3, #0
   384ac:	bxeq	lr
   384b0:	ldr	r3, [pc, #80]	; 38508 <__printf_chk@plt+0x26e48>
   384b4:	push	{r4, r5, r6, lr}
   384b8:	mov	r5, r1
   384bc:	ldr	r3, [r3]
   384c0:	mov	r4, r0
   384c4:	cmp	r3, #0
   384c8:	bne	384e4 <__printf_chk@plt+0x26e24>
   384cc:	mov	r0, #8
   384d0:	bl	5130c <_Znwj@@Base>
   384d4:	ldr	r3, [r4, #4]
   384d8:	str	r0, [r4, #4]
   384dc:	stm	r0, {r3, r5}
   384e0:	pop	{r4, r5, r6, pc}
   384e4:	ldr	r6, [pc, #32]	; 3850c <__printf_chk@plt+0x26e4c>
   384e8:	ldr	r2, [r1]
   384ec:	ldr	r1, [pc, #28]	; 38510 <__printf_chk@plt+0x26e50>
   384f0:	ldr	r0, [r6]
   384f4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   384f8:	ldr	r0, [r6]
   384fc:	bl	1163c <fflush@plt>
   38500:	b	384cc <__printf_chk@plt+0x26e0c>
   38504:	andeq	r3, r8, r4, asr #17
   38508:	andeq	r2, r8, r0, ror #25
   3850c:	andeq	r2, r8, r8, lsr #23
   38510:	andeq	r9, r5, r8, ror r8
   38514:	ldr	r3, [pc, #152]	; 385b4 <__printf_chk@plt+0x26ef4>
   38518:	ldr	r3, [r3]
   3851c:	cmp	r3, #0
   38520:	bxeq	lr
   38524:	ldr	r3, [pc, #140]	; 385b8 <__printf_chk@plt+0x26ef8>
   38528:	push	{r4, r5, r6, lr}
   3852c:	mov	r5, r0
   38530:	ldr	r3, [r3]
   38534:	cmp	r3, #0
   38538:	bne	38570 <__printf_chk@plt+0x26eb0>
   3853c:	ldr	r4, [r5, #4]
   38540:	cmp	r4, #0
   38544:	beq	3858c <__printf_chk@plt+0x26ecc>
   38548:	ldr	r2, [r4]
   3854c:	mov	r3, #0
   38550:	str	r3, [r4, #4]
   38554:	mov	r0, r4
   38558:	str	r2, [r5, #4]
   3855c:	str	r3, [r4]
   38560:	bl	383b8 <__printf_chk@plt+0x26cf8>
   38564:	mov	r0, r4
   38568:	pop	{r4, r5, r6, lr}
   3856c:	b	5135c <_ZdlPv@@Base>
   38570:	ldr	r4, [pc, #68]	; 385bc <__printf_chk@plt+0x26efc>
   38574:	ldr	r1, [pc, #68]	; 385c0 <__printf_chk@plt+0x26f00>
   38578:	ldr	r0, [r4]
   3857c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   38580:	ldr	r0, [r4]
   38584:	bl	1163c <fflush@plt>
   38588:	b	3853c <__printf_chk@plt+0x26e7c>
   3858c:	ldr	r3, [pc, #48]	; 385c4 <__printf_chk@plt+0x26f04>
   38590:	ldr	r0, [pc, #48]	; 385c8 <__printf_chk@plt+0x26f08>
   38594:	mov	r2, r3
   38598:	mov	r1, r3
   3859c:	bl	2a00c <__printf_chk@plt+0x1894c>
   385a0:	ldr	r4, [r5, #4]
   385a4:	b	38548 <__printf_chk@plt+0x26e88>
   385a8:	mov	r0, r4
   385ac:	bl	5135c <_ZdlPv@@Base>
   385b0:	bl	11498 <__cxa_end_cleanup@plt>
   385b4:	andeq	r3, r8, r4, asr #17
   385b8:	andeq	r2, r8, r0, ror #25
   385bc:	andeq	r2, r8, r8, lsr #23
   385c0:	muleq	r5, r0, r8
   385c4:	andeq	r6, r8, r0, lsr #15
   385c8:	andeq	r9, r5, r4, lsr #17
   385cc:	ldr	r3, [r0, #4]
   385d0:	cmp	r3, #0
   385d4:	bxeq	lr
   385d8:	ldr	r3, [r3, #4]
   385dc:	cmp	r3, #0
   385e0:	bxeq	lr
   385e4:	ldr	ip, [r1, #56]	; 0x38
   385e8:	push	{r4, r5, r6, lr}
   385ec:	cmp	ip, #0
   385f0:	beq	3860c <__printf_chk@plt+0x26f4c>
   385f4:	ldr	ip, [r3, #56]	; 0x38
   385f8:	cmp	ip, #0
   385fc:	ldrne	ip, [r1, #52]	; 0x34
   38600:	ldrne	lr, [r3, #52]	; 0x34
   38604:	addne	ip, ip, lr
   38608:	strne	ip, [r1, #52]	; 0x34
   3860c:	ldr	ip, [r3, #24]
   38610:	cmp	ip, #0
   38614:	beq	38630 <__printf_chk@plt+0x26f70>
   38618:	ldr	ip, [r1, #24]
   3861c:	cmp	ip, #0
   38620:	moveq	ip, #1
   38624:	ldreq	lr, [r3, #20]
   38628:	streq	ip, [r1, #24]
   3862c:	streq	lr, [r1, #20]
   38630:	mov	r4, r1
   38634:	mov	r5, r0
   38638:	mov	r1, r3
   3863c:	mov	r0, r4
   38640:	mov	r3, #1
   38644:	mov	r6, r2
   38648:	mov	r2, r4
   3864c:	bl	380dc <__printf_chk@plt+0x26a1c>
   38650:	ldr	r1, [r5, #4]
   38654:	mov	r3, #2
   38658:	mov	r2, r4
   3865c:	ldr	r1, [r1, #4]
   38660:	mov	r0, r4
   38664:	bl	380dc <__printf_chk@plt+0x26a1c>
   38668:	ldr	r3, [r5, #4]
   3866c:	ldr	r1, [r3, #4]
   38670:	ldr	r3, [r1, #32]
   38674:	cmp	r3, #0
   38678:	beq	38690 <__printf_chk@plt+0x26fd0>
   3867c:	ldr	r3, [r4, #32]
   38680:	cmp	r3, #0
   38684:	moveq	r3, #1
   38688:	ldreq	r2, [r1, #28]
   3868c:	strdeq	r2, [r4, #28]
   38690:	mov	r3, #0
   38694:	mov	r2, r4
   38698:	mov	r0, r4
   3869c:	bl	3819c <__printf_chk@plt+0x26adc>
   386a0:	ldr	r1, [r5, #4]
   386a4:	mov	r3, #3
   386a8:	mov	r2, r4
   386ac:	ldr	r1, [r1, #4]
   386b0:	mov	r0, r4
   386b4:	bl	380dc <__printf_chk@plt+0x26a1c>
   386b8:	ldr	r3, [r5, #4]
   386bc:	ldr	r3, [r3, #4]
   386c0:	ldr	r2, [r3, #40]	; 0x28
   386c4:	cmp	r2, #0
   386c8:	beq	386e4 <__printf_chk@plt+0x27024>
   386cc:	ldr	r2, [r4, #40]	; 0x28
   386d0:	cmp	r2, #0
   386d4:	moveq	r2, #1
   386d8:	ldreq	r1, [r3, #36]	; 0x24
   386dc:	streq	r2, [r4, #40]	; 0x28
   386e0:	streq	r1, [r4, #36]	; 0x24
   386e4:	ldr	r2, [r3, #16]
   386e8:	cmp	r2, #0
   386ec:	beq	38768 <__printf_chk@plt+0x270a8>
   386f0:	ldr	r2, [r3, #12]
   386f4:	cmp	r2, #0
   386f8:	beq	38768 <__printf_chk@plt+0x270a8>
   386fc:	cmp	r6, #0
   38700:	movne	r1, #1
   38704:	strne	r1, [r3, #16]
   38708:	ldr	r1, [pc, #160]	; 387b0 <__printf_chk@plt+0x270f0>
   3870c:	movne	r2, #0
   38710:	strne	r2, [r3, #12]
   38714:	ldr	r1, [r1]
   38718:	mov	r2, #1
   3871c:	cmp	r1, #0
   38720:	str	r2, [r4, #16]
   38724:	str	r2, [r4, #12]
   38728:	bne	38790 <__printf_chk@plt+0x270d0>
   3872c:	ldr	r2, [r3, #8]
   38730:	cmp	r2, #0
   38734:	popeq	{r4, r5, r6, pc}
   38738:	ldr	r2, [r3, #4]
   3873c:	cmp	r2, #0
   38740:	popeq	{r4, r5, r6, pc}
   38744:	cmp	r6, #0
   38748:	movne	r1, #1
   3874c:	movne	r2, #0
   38750:	strne	r1, [r3, #8]
   38754:	strne	r2, [r3, #4]
   38758:	mov	r3, #1
   3875c:	str	r3, [r4, #8]
   38760:	str	r3, [r4, #4]
   38764:	pop	{r4, r5, r6, pc}
   38768:	ldr	r2, [r4, #16]
   3876c:	cmp	r2, #0
   38770:	beq	3872c <__printf_chk@plt+0x2706c>
   38774:	ldr	r2, [r4, #12]
   38778:	cmp	r2, #0
   3877c:	beq	3872c <__printf_chk@plt+0x2706c>
   38780:	ldr	r2, [r4, #40]	; 0x28
   38784:	cmp	r2, #0
   38788:	streq	r2, [r4, #16]
   3878c:	b	3872c <__printf_chk@plt+0x2706c>
   38790:	ldr	r0, [pc, #28]	; 387b4 <__printf_chk@plt+0x270f4>
   38794:	ldr	r2, [r3]
   38798:	ldr	r1, [pc, #24]	; 387b8 <__printf_chk@plt+0x270f8>
   3879c:	ldr	r0, [r0]
   387a0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   387a4:	ldr	r3, [r5, #4]
   387a8:	ldr	r3, [r3, #4]
   387ac:	b	3872c <__printf_chk@plt+0x2706c>
   387b0:	andeq	r2, r8, r0, ror #25
   387b4:	andeq	r2, r8, r8, lsr #23
   387b8:	andeq	r9, r5, r0, asr #17
   387bc:	ldr	ip, [pc, #400]	; 38954 <__printf_chk@plt+0x27294>
   387c0:	push	{r4, r5, r6, r7, r8, lr}
   387c4:	mov	r7, r1
   387c8:	ldr	r4, [pc, #392]	; 38958 <__printf_chk@plt+0x27298>
   387cc:	ldr	ip, [ip]
   387d0:	sub	sp, sp, #32
   387d4:	ldr	r1, [r4]
   387d8:	cmp	ip, #0
   387dc:	cmpne	r2, #0
   387e0:	str	r1, [sp, #28]
   387e4:	bne	38800 <__printf_chk@plt+0x27140>
   387e8:	ldr	r2, [sp, #28]
   387ec:	ldr	r3, [r4]
   387f0:	cmp	r2, r3
   387f4:	bne	38944 <__printf_chk@plt+0x27284>
   387f8:	add	sp, sp, #32
   387fc:	pop	{r4, r5, r6, r7, r8, pc}
   38800:	mov	r8, r2
   38804:	mov	r6, r0
   38808:	mov	r2, #1
   3880c:	mov	r1, r8
   38810:	mov	r5, r3
   38814:	bl	385cc <__printf_chk@plt+0x26f0c>
   38818:	mov	r2, r8
   3881c:	mov	r1, r7
   38820:	ldr	r0, [r6]
   38824:	bl	37b90 <__printf_chk@plt+0x264d0>
   38828:	ldr	r3, [r6]
   3882c:	ldr	r2, [r3, #8]
   38830:	cmp	r2, #0
   38834:	beq	38908 <__printf_chk@plt+0x27248>
   38838:	ldr	r2, [r3, #4]
   3883c:	cmp	r2, #0
   38840:	beq	38908 <__printf_chk@plt+0x27248>
   38844:	ldr	r2, [r3, #80]	; 0x50
   38848:	cmp	r2, #0
   3884c:	movne	r2, #0
   38850:	strne	r2, [r3, #80]	; 0x50
   38854:	ldr	r2, [r3, #32]
   38858:	cmp	r2, #0
   3885c:	beq	38870 <__printf_chk@plt+0x271b0>
   38860:	ldr	r2, [r3, #28]
   38864:	cmp	r2, #0
   38868:	movgt	r2, #0
   3886c:	strgt	r2, [r3, #32]
   38870:	ldr	r2, [r3, #40]	; 0x28
   38874:	cmp	r2, #0
   38878:	beq	3888c <__printf_chk@plt+0x271cc>
   3887c:	ldr	r2, [r3, #36]	; 0x24
   38880:	cmp	r2, #0
   38884:	movgt	r2, #0
   38888:	strgt	r2, [r3, #40]	; 0x28
   3888c:	mov	r2, #0
   38890:	mov	r1, #1
   38894:	str	r1, [r3, #16]
   38898:	str	r1, [r3, #8]
   3889c:	str	r1, [r3, #48]	; 0x30
   388a0:	str	r2, [r3, #12]
   388a4:	str	r2, [r3, #4]
   388a8:	str	r2, [r3, #44]	; 0x2c
   388ac:	add	r0, sp, #16
   388b0:	ldr	r1, [pc, #164]	; 3895c <__printf_chk@plt+0x2729c>
   388b4:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   388b8:	ldr	r2, [r5, #4]
   388bc:	ldr	r3, [sp, #20]
   388c0:	cmp	r2, r3
   388c4:	beq	38924 <__printf_chk@plt+0x27264>
   388c8:	add	r0, sp, #16
   388cc:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   388d0:	mov	r3, #1
   388d4:	str	r3, [sp]
   388d8:	mov	ip, #0
   388dc:	ldm	r5, {r1, r2}
   388e0:	add	r3, sp, #15
   388e4:	add	r0, sp, #16
   388e8:	strb	ip, [sp, #15]
   388ec:	bl	522d4 <_ZdlPv@@Base+0xf78>
   388f0:	mov	r1, r7
   388f4:	ldr	r0, [sp, #16]
   388f8:	bl	11678 <fputs@plt>
   388fc:	add	r0, sp, #16
   38900:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38904:	b	387e8 <__printf_chk@plt+0x27128>
   38908:	ldr	r2, [r3, #16]
   3890c:	cmp	r2, #0
   38910:	beq	3888c <__printf_chk@plt+0x271cc>
   38914:	ldr	r2, [r3, #12]
   38918:	cmp	r2, #0
   3891c:	beq	3888c <__printf_chk@plt+0x271cc>
   38920:	b	38844 <__printf_chk@plt+0x27184>
   38924:	cmp	r2, #0
   38928:	beq	388fc <__printf_chk@plt+0x2723c>
   3892c:	ldr	r1, [sp, #16]
   38930:	ldr	r0, [r5]
   38934:	bl	11654 <memcmp@plt>
   38938:	cmp	r0, #0
   3893c:	bne	388c8 <__printf_chk@plt+0x27208>
   38940:	b	388fc <__printf_chk@plt+0x2723c>
   38944:	bl	1148c <__stack_chk_fail@plt>
   38948:	add	r0, sp, #16
   3894c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38950:	bl	11498 <__cxa_end_cleanup@plt>
   38954:	andeq	r3, r8, r4, asr #17
   38958:	andeq	ip, r7, r0, lsl sp
   3895c:	andeq	r8, r5, r4, asr #14
   38960:	push	{r4, r5, r6, lr}
   38964:	mov	r5, r0
   38968:	ldr	r4, [pc, #156]	; 38a0c <__printf_chk@plt+0x2734c>
   3896c:	ldr	r1, [pc, #156]	; 38a10 <__printf_chk@plt+0x27350>
   38970:	ldr	r0, [r4]
   38974:	bl	53714 <_ZdlPv@@Base+0x23b8>
   38978:	ldr	r3, [r5, #16]
   3897c:	cmp	r3, #0
   38980:	beq	3899c <__printf_chk@plt+0x272dc>
   38984:	ldr	r3, [r5, #12]
   38988:	ldr	r0, [r4]
   3898c:	cmp	r3, #0
   38990:	ldrne	r1, [pc, #124]	; 38a14 <__printf_chk@plt+0x27354>
   38994:	ldreq	r1, [pc, #124]	; 38a18 <__printf_chk@plt+0x27358>
   38998:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3899c:	ldr	r3, [r5, #8]
   389a0:	ldr	r0, [r4]
   389a4:	cmp	r3, #0
   389a8:	beq	389c4 <__printf_chk@plt+0x27304>
   389ac:	ldr	r3, [r5, #4]
   389b0:	cmp	r3, #0
   389b4:	ldrne	r1, [pc, #96]	; 38a1c <__printf_chk@plt+0x2735c>
   389b8:	ldreq	r1, [pc, #96]	; 38a20 <__printf_chk@plt+0x27360>
   389bc:	bl	53714 <_ZdlPv@@Base+0x23b8>
   389c0:	ldr	r0, [r4]
   389c4:	ldr	r3, [r5, #48]	; 0x30
   389c8:	cmp	r3, #0
   389cc:	beq	389e8 <__printf_chk@plt+0x27328>
   389d0:	ldr	r2, [r5, #44]	; 0x2c
   389d4:	cmp	r2, #0
   389d8:	beq	389fc <__printf_chk@plt+0x2733c>
   389dc:	ldr	r1, [pc, #64]	; 38a24 <__printf_chk@plt+0x27364>
   389e0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   389e4:	ldr	r0, [r4]
   389e8:	ldr	r1, [pc, #56]	; 38a28 <__printf_chk@plt+0x27368>
   389ec:	bl	53714 <_ZdlPv@@Base+0x23b8>
   389f0:	ldr	r0, [r4]
   389f4:	pop	{r4, r5, r6, lr}
   389f8:	b	1163c <fflush@plt>
   389fc:	ldr	r1, [pc, #40]	; 38a2c <__printf_chk@plt+0x2736c>
   38a00:	bl	53714 <_ZdlPv@@Base+0x23b8>
   38a04:	ldr	r0, [r4]
   38a08:	b	389e8 <__printf_chk@plt+0x27328>
   38a0c:	andeq	r2, r8, r8, lsr #23
   38a10:	andeq	r9, r5, r4, ror #17
   38a14:	strdeq	r9, [r5], -r0
   38a18:	strdeq	r9, [r5], -r8
   38a1c:	andeq	r9, r5, r0, lsl #18
   38a20:	andeq	r9, r5, r8, lsl #18
   38a24:	andeq	r9, r5, r0, lsl r9
   38a28:	andeq	fp, r5, r4, asr #22
   38a2c:	andeq	r9, r5, r8, lsl r9
   38a30:	lsl	r3, r1, #3
   38a34:	add	r3, r3, #20
   38a38:	add	ip, r2, r3
   38a3c:	push	{lr}		; (str lr, [sp, #-4]!)
   38a40:	mov	lr, r0
   38a44:	ldr	r0, [ip, #4]
   38a48:	cmp	r0, #0
   38a4c:	popeq	{pc}		; (ldreq pc, [sp], #4)
   38a50:	ldr	r0, [lr]
   38a54:	add	r1, r0, r1, lsl #3
   38a58:	ldr	r0, [r1, #24]
   38a5c:	cmp	r0, #0
   38a60:	bne	38a6c <__printf_chk@plt+0x273ac>
   38a64:	mov	r0, #1
   38a68:	pop	{pc}		; (ldr pc, [sp], #4)
   38a6c:	ldr	r0, [r2, r3]
   38a70:	ldr	r3, [r1, #20]
   38a74:	subs	r0, r0, r3
   38a78:	movne	r0, #1
   38a7c:	pop	{pc}		; (ldr pc, [sp], #4)
   38a80:	lsl	r3, r1, #3
   38a84:	add	r3, r3, #52	; 0x34
   38a88:	add	ip, r2, r3
   38a8c:	push	{lr}		; (str lr, [sp, #-4]!)
   38a90:	mov	lr, r0
   38a94:	ldr	r0, [ip, #4]
   38a98:	cmp	r0, #0
   38a9c:	popeq	{pc}		; (ldreq pc, [sp], #4)
   38aa0:	ldr	r0, [lr]
   38aa4:	add	r1, r0, r1, lsl #3
   38aa8:	ldr	r0, [r1, #56]	; 0x38
   38aac:	cmp	r0, #0
   38ab0:	bne	38abc <__printf_chk@plt+0x273fc>
   38ab4:	mov	r0, #1
   38ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   38abc:	ldr	r0, [r2, r3]
   38ac0:	ldr	r3, [r1, #52]	; 0x34
   38ac4:	subs	r0, r0, r3
   38ac8:	movne	r0, #1
   38acc:	pop	{pc}		; (ldr pc, [sp], #4)
   38ad0:	lsl	r1, r1, #3
   38ad4:	add	ip, r1, #4
   38ad8:	add	r3, r2, ip
   38adc:	ldr	r3, [r3, #4]
   38ae0:	cmp	r3, #0
   38ae4:	beq	38b00 <__printf_chk@plt+0x27440>
   38ae8:	ldr	r3, [r0]
   38aec:	add	r1, r3, r1
   38af0:	ldr	r3, [r1, #8]
   38af4:	cmp	r3, #0
   38af8:	moveq	r3, #1
   38afc:	bne	38b08 <__printf_chk@plt+0x27448>
   38b00:	mov	r0, r3
   38b04:	bx	lr
   38b08:	ldr	r0, [r1, #4]
   38b0c:	ldr	r3, [r2, ip]
   38b10:	subs	r3, r3, r0
   38b14:	movne	r3, #1
   38b18:	mov	r0, r3
   38b1c:	bx	lr
   38b20:	push	{r4, r5, r6, r7, lr}
   38b24:	lsl	r3, r1, #4
   38b28:	ldr	r6, [pc, #108]	; 38b9c <__printf_chk@plt+0x274dc>
   38b2c:	mov	r7, r1
   38b30:	add	r3, r3, #84	; 0x54
   38b34:	mov	r4, r2
   38b38:	sub	sp, sp, #28
   38b3c:	ldr	r2, [r6]
   38b40:	add	r1, r4, r3
   38b44:	ldr	r5, [r0]
   38b48:	add	r4, r4, r7, lsl #4
   38b4c:	add	r0, sp, #4
   38b50:	str	r2, [sp, #20]
   38b54:	add	r5, r5, r3
   38b58:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   38b5c:	ldr	r3, [r4, #96]	; 0x60
   38b60:	add	r1, sp, #4
   38b64:	mov	r0, r5
   38b68:	str	r3, [sp, #16]
   38b6c:	bl	378ac <__printf_chk@plt+0x261ec>
   38b70:	mov	r4, r0
   38b74:	add	r0, sp, #4
   38b78:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38b7c:	ldr	r2, [sp, #20]
   38b80:	ldr	r3, [r6]
   38b84:	cmp	r2, r3
   38b88:	bne	38b98 <__printf_chk@plt+0x274d8>
   38b8c:	mov	r0, r4
   38b90:	add	sp, sp, #28
   38b94:	pop	{r4, r5, r6, r7, pc}
   38b98:	bl	1148c <__stack_chk_fail@plt>
   38b9c:	andeq	ip, r7, r0, lsl sp
   38ba0:	cmp	r1, #0
   38ba4:	push	{r4, r5, r6, lr}
   38ba8:	beq	38d7c <__printf_chk@plt+0x276bc>
   38bac:	ldr	r3, [pc, #516]	; 38db8 <__printf_chk@plt+0x276f8>
   38bb0:	ldr	r4, [r3]
   38bb4:	cmp	r4, #0
   38bb8:	bne	38bc4 <__printf_chk@plt+0x27504>
   38bbc:	mov	r0, r4
   38bc0:	pop	{r4, r5, r6, pc}
   38bc4:	mov	r6, r0
   38bc8:	mov	r0, #100	; 0x64
   38bcc:	mov	r4, r1
   38bd0:	bl	5130c <_Znwj@@Base>
   38bd4:	mov	r1, r4
   38bd8:	mov	r5, r0
   38bdc:	bl	37a68 <__printf_chk@plt+0x263a8>
   38be0:	mov	r2, #0
   38be4:	mov	r1, r5
   38be8:	mov	r0, r6
   38bec:	bl	385cc <__printf_chk@plt+0x26f0c>
   38bf0:	ldr	r2, [r5, #8]
   38bf4:	ldr	r3, [r6]
   38bf8:	cmp	r2, #0
   38bfc:	beq	38c38 <__printf_chk@plt+0x27578>
   38c00:	ldr	r2, [r3, #8]
   38c04:	cmp	r2, #0
   38c08:	bne	38c28 <__printf_chk@plt+0x27568>
   38c0c:	mov	r4, #1
   38c10:	add	r0, r5, #84	; 0x54
   38c14:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   38c18:	mov	r0, r5
   38c1c:	bl	5135c <_ZdlPv@@Base>
   38c20:	mov	r0, r4
   38c24:	pop	{r4, r5, r6, pc}
   38c28:	ldr	r1, [r3, #4]
   38c2c:	ldr	r2, [r5, #4]
   38c30:	cmp	r1, r2
   38c34:	bne	38c0c <__printf_chk@plt+0x2754c>
   38c38:	ldr	r2, [r5, #16]
   38c3c:	cmp	r2, #0
   38c40:	beq	38c60 <__printf_chk@plt+0x275a0>
   38c44:	ldr	r2, [r3, #16]
   38c48:	cmp	r2, #0
   38c4c:	beq	38c0c <__printf_chk@plt+0x2754c>
   38c50:	ldr	r1, [r5, #12]
   38c54:	ldr	r2, [r3, #12]
   38c58:	cmp	r1, r2
   38c5c:	bne	38c0c <__printf_chk@plt+0x2754c>
   38c60:	ldr	r2, [r5, #24]
   38c64:	cmp	r2, #0
   38c68:	beq	38c88 <__printf_chk@plt+0x275c8>
   38c6c:	ldr	r2, [r3, #24]
   38c70:	cmp	r2, #0
   38c74:	beq	38c0c <__printf_chk@plt+0x2754c>
   38c78:	ldr	r1, [r5, #20]
   38c7c:	ldr	r2, [r3, #20]
   38c80:	cmp	r1, r2
   38c84:	bne	38c0c <__printf_chk@plt+0x2754c>
   38c88:	ldr	r2, [r5, #56]	; 0x38
   38c8c:	cmp	r2, #0
   38c90:	bne	38d88 <__printf_chk@plt+0x276c8>
   38c94:	ldr	r2, [r5, #64]	; 0x40
   38c98:	cmp	r2, #0
   38c9c:	beq	38cbc <__printf_chk@plt+0x275fc>
   38ca0:	ldr	r2, [r3, #64]	; 0x40
   38ca4:	cmp	r2, #0
   38ca8:	beq	38c0c <__printf_chk@plt+0x2754c>
   38cac:	ldr	r1, [r5, #60]	; 0x3c
   38cb0:	ldr	r2, [r3, #60]	; 0x3c
   38cb4:	cmp	r1, r2
   38cb8:	bne	38c0c <__printf_chk@plt+0x2754c>
   38cbc:	ldr	r2, [r5, #72]	; 0x48
   38cc0:	cmp	r2, #0
   38cc4:	beq	38ce4 <__printf_chk@plt+0x27624>
   38cc8:	ldr	r2, [r3, #72]	; 0x48
   38ccc:	cmp	r2, #0
   38cd0:	beq	38c0c <__printf_chk@plt+0x2754c>
   38cd4:	ldr	r1, [r5, #68]	; 0x44
   38cd8:	ldr	r2, [r3, #68]	; 0x44
   38cdc:	cmp	r1, r2
   38ce0:	bne	38c0c <__printf_chk@plt+0x2754c>
   38ce4:	ldr	r2, [r5, #32]
   38ce8:	cmp	r2, #0
   38cec:	beq	38d0c <__printf_chk@plt+0x2764c>
   38cf0:	ldr	r2, [r3, #32]
   38cf4:	cmp	r2, #0
   38cf8:	beq	38c0c <__printf_chk@plt+0x2754c>
   38cfc:	ldr	r1, [r5, #28]
   38d00:	ldr	r2, [r3, #28]
   38d04:	cmp	r1, r2
   38d08:	bne	38c0c <__printf_chk@plt+0x2754c>
   38d0c:	ldr	r2, [r5, #48]	; 0x30
   38d10:	cmp	r2, #0
   38d14:	beq	38d34 <__printf_chk@plt+0x27674>
   38d18:	ldr	r2, [r3, #48]	; 0x30
   38d1c:	cmp	r2, #0
   38d20:	beq	38c0c <__printf_chk@plt+0x2754c>
   38d24:	ldr	r3, [r3, #44]	; 0x2c
   38d28:	ldr	r2, [r5, #44]	; 0x2c
   38d2c:	cmp	r2, r3
   38d30:	bne	38c0c <__printf_chk@plt+0x2754c>
   38d34:	mov	r2, r5
   38d38:	mov	r1, #0
   38d3c:	mov	r0, r6
   38d40:	bl	38b20 <__printf_chk@plt+0x27460>
   38d44:	cmp	r0, #0
   38d48:	bne	38c0c <__printf_chk@plt+0x2754c>
   38d4c:	ldr	r4, [r5, #40]	; 0x28
   38d50:	cmp	r4, #0
   38d54:	beq	38c10 <__printf_chk@plt+0x27550>
   38d58:	ldr	r3, [r6]
   38d5c:	ldr	r2, [r3, #40]	; 0x28
   38d60:	cmp	r2, #0
   38d64:	beq	38c0c <__printf_chk@plt+0x2754c>
   38d68:	ldr	r3, [r3, #36]	; 0x24
   38d6c:	ldr	r4, [r5, #36]	; 0x24
   38d70:	subs	r4, r4, r3
   38d74:	movne	r4, #1
   38d78:	b	38c10 <__printf_chk@plt+0x27550>
   38d7c:	mov	r4, r1
   38d80:	mov	r0, r4
   38d84:	pop	{r4, r5, r6, pc}
   38d88:	ldr	r2, [r3, #56]	; 0x38
   38d8c:	cmp	r2, #0
   38d90:	beq	38c0c <__printf_chk@plt+0x2754c>
   38d94:	ldr	r1, [r5, #52]	; 0x34
   38d98:	ldr	r2, [r3, #52]	; 0x34
   38d9c:	cmp	r1, r2
   38da0:	bne	38c0c <__printf_chk@plt+0x2754c>
   38da4:	b	38c94 <__printf_chk@plt+0x275d4>
   38da8:	mov	r0, r5
   38dac:	bl	5135c <_ZdlPv@@Base>
   38db0:	bl	11498 <__cxa_end_cleanup@plt>
   38db4:	b	38da8 <__printf_chk@plt+0x276e8>
   38db8:	andeq	r3, r8, r4, asr #17
   38dbc:	push	{r4, r5, r6, lr}
   38dc0:	mov	r4, r2
   38dc4:	mov	r0, r1
   38dc8:	mov	r5, r1
   38dcc:	bl	1163c <fflush@plt>
   38dd0:	ldr	r3, [r4, #4]
   38dd4:	ldr	r2, [r4, #8]
   38dd8:	cmp	r3, r2
   38ddc:	bge	38e04 <__printf_chk@plt+0x27744>
   38de0:	ldr	r2, [r4]
   38de4:	mov	r0, #0
   38de8:	add	ip, r3, #1
   38dec:	str	ip, [r4, #4]
   38df0:	mov	r1, r5
   38df4:	strb	r0, [r2, r3]
   38df8:	ldr	r0, [r4]
   38dfc:	pop	{r4, r5, r6, lr}
   38e00:	b	11678 <fputs@plt>
   38e04:	mov	r0, r4
   38e08:	bl	52138 <_ZdlPv@@Base+0xddc>
   38e0c:	ldr	r3, [r4, #4]
   38e10:	b	38de0 <__printf_chk@plt+0x27720>
   38e14:	mov	r2, #0
   38e18:	str	r2, [r0]
   38e1c:	str	r2, [r0, #4]
   38e20:	str	r2, [r0, #8]
   38e24:	str	r2, [r0, #12]
   38e28:	bx	lr
   38e2c:	bx	lr
   38e30:	ldr	r3, [r0]
   38e34:	mov	r2, #1
   38e38:	orr	r1, r3, r2, lsl r1
   38e3c:	str	r1, [r0]
   38e40:	bx	lr
   38e44:	ldr	r3, [r0, #4]
   38e48:	mov	r2, #1
   38e4c:	orr	r1, r3, r2, lsl r1
   38e50:	str	r1, [r0, #4]
   38e54:	bx	lr
   38e58:	ldr	r3, [r0, #8]
   38e5c:	mov	r2, #1
   38e60:	orr	r1, r3, r2, lsl r1
   38e64:	str	r1, [r0, #8]
   38e68:	bx	lr
   38e6c:	ldr	r3, [r0, #12]
   38e70:	mov	r2, #1
   38e74:	orr	r1, r3, r2, lsl r1
   38e78:	str	r1, [r0, #12]
   38e7c:	bx	lr
   38e80:	ldr	r3, [r0]
   38e84:	mov	r2, #1
   38e88:	bic	r1, r3, r2, lsl r1
   38e8c:	str	r1, [r0]
   38e90:	bx	lr
   38e94:	ldr	r3, [r0, #4]
   38e98:	mov	r2, #1
   38e9c:	bic	r1, r3, r2, lsl r1
   38ea0:	str	r1, [r0, #4]
   38ea4:	bx	lr
   38ea8:	ldr	r3, [r0, #8]
   38eac:	mov	r2, #1
   38eb0:	bic	r1, r3, r2, lsl r1
   38eb4:	str	r1, [r0, #8]
   38eb8:	bx	lr
   38ebc:	ldr	r3, [r0, #12]
   38ec0:	mov	r2, #1
   38ec4:	bic	r1, r3, r2, lsl r1
   38ec8:	str	r1, [r0, #12]
   38ecc:	bx	lr
   38ed0:	ldr	r0, [r0]
   38ed4:	asr	r0, r0, r1
   38ed8:	and	r0, r0, #1
   38edc:	bx	lr
   38ee0:	ldr	r0, [r0, #4]
   38ee4:	asr	r0, r0, r1
   38ee8:	and	r0, r0, #1
   38eec:	bx	lr
   38ef0:	ldr	r0, [r0, #8]
   38ef4:	asr	r0, r0, r1
   38ef8:	and	r0, r0, #1
   38efc:	bx	lr
   38f00:	ldr	r0, [r0, #12]
   38f04:	asr	r0, r0, r1
   38f08:	and	r0, r0, #1
   38f0c:	bx	lr
   38f10:	ldr	r3, [r0, #8]
   38f14:	add	r2, r3, r2
   38f18:	str	r2, [r0, #8]
   38f1c:	bx	lr
   38f20:	ldr	r0, [r0, #8]
   38f24:	bx	lr
   38f28:	bx	lr
   38f2c:	bx	lr
   38f30:	ldr	r0, [r0, #20]
   38f34:	bx	lr
   38f38:	push	{r4, r5, lr}
   38f3c:	mov	r4, r3
   38f40:	ldr	lr, [r0, #20]
   38f44:	sub	sp, sp, #20
   38f48:	cmp	lr, #0
   38f4c:	beq	38f74 <__printf_chk@plt+0x278b4>
   38f50:	ldr	lr, [sp, #40]	; 0x28
   38f54:	ldr	ip, [r0]
   38f58:	str	lr, [sp, #8]
   38f5c:	ldr	lr, [sp, #36]	; 0x24
   38f60:	str	lr, [sp, #4]
   38f64:	ldr	lr, [sp, #32]
   38f68:	str	lr, [sp]
   38f6c:	ldr	r5, [ip, #52]	; 0x34
   38f70:	blx	r5
   38f74:	cmp	r4, #0
   38f78:	beq	38f94 <__printf_chk@plt+0x278d4>
   38f7c:	ldm	r4, {r3, r5}
   38f80:	mov	r0, r4
   38f84:	ldr	r3, [r3, #4]
   38f88:	blx	r3
   38f8c:	subs	r4, r5, #0
   38f90:	bne	38f7c <__printf_chk@plt+0x278bc>
   38f94:	add	sp, sp, #20
   38f98:	pop	{r4, r5, pc}
   38f9c:	bx	lr
   38fa0:	ldr	r3, [r0]
   38fa4:	ldr	r3, [r3, #64]	; 0x40
   38fa8:	bx	r3
   38fac:	ldr	r3, [r0]
   38fb0:	push	{r4, lr}
   38fb4:	mov	r4, r0
   38fb8:	ldr	r3, [r3, #68]	; 0x44
   38fbc:	blx	r3
   38fc0:	ldr	r3, [r4, #24]
   38fc4:	cmp	r3, #0
   38fc8:	moveq	r3, #1
   38fcc:	streq	r3, [r4, #24]
   38fd0:	pop	{r4, pc}
   38fd4:	ldr	r3, [r0]
   38fd8:	push	{r4, lr}
   38fdc:	mov	r4, r0
   38fe0:	ldr	r3, [r3, #72]	; 0x48
   38fe4:	blx	r3
   38fe8:	mov	r3, #0
   38fec:	str	r3, [r4, #24]
   38ff0:	pop	{r4, pc}
   38ff4:	bx	lr
   38ff8:	bx	lr
   38ffc:	bx	lr
   39000:	mov	r3, r1
   39004:	mov	r1, r0
   39008:	ldr	r2, [r3]
   3900c:	mov	r0, r3
   39010:	ldr	r3, [r2, #160]	; 0xa0
   39014:	bx	r3
   39018:	mov	r0, #0
   3901c:	bx	lr
   39020:	ldr	r0, [r0, #32]
   39024:	bx	lr
   39028:	mov	r0, #0
   3902c:	bx	lr
   39030:	ldr	r0, [r0, #36]	; 0x24
   39034:	bx	lr
   39038:	ldr	r0, [r0, #40]	; 0x28
   3903c:	bx	lr
   39040:	bx	lr
   39044:	ldr	r3, [r0, #48]	; 0x30
   39048:	push	{r4, r5, r6, lr}
   3904c:	mov	r4, r0
   39050:	mov	r0, r3
   39054:	ldr	r3, [r3]
   39058:	mov	r5, r1
   3905c:	ldr	r3, [r3, #96]	; 0x60
   39060:	blx	r3
   39064:	ldr	r3, [r4, #52]	; 0x34
   39068:	mov	r1, r5
   3906c:	mov	r0, r3
   39070:	ldr	r3, [r3]
   39074:	pop	{r4, r5, r6, lr}
   39078:	ldr	r3, [r3, #96]	; 0x60
   3907c:	bx	r3
   39080:	ldr	r3, [r0, #52]	; 0x34
   39084:	push	{r4, r5, r6, lr}
   39088:	mov	r4, r0
   3908c:	mov	r0, r3
   39090:	ldr	r3, [r3]
   39094:	mov	r5, r2
   39098:	ldr	r3, [r3, #92]	; 0x5c
   3909c:	blx	r3
   390a0:	ldr	r3, [r4, #48]	; 0x30
   390a4:	mov	r2, r5
   390a8:	ldr	r1, [r3]
   390ac:	ldr	lr, [r1, #92]	; 0x5c
   390b0:	mov	r1, r0
   390b4:	mov	r0, r3
   390b8:	mov	r3, lr
   390bc:	pop	{r4, r5, r6, lr}
   390c0:	bx	r3
   390c4:	ldr	r3, [r0, #48]	; 0x30
   390c8:	push	{r4, r5, r6, lr}
   390cc:	mov	r4, r0
   390d0:	mov	r0, r3
   390d4:	ldr	r3, [r3]
   390d8:	mov	r5, r2
   390dc:	ldr	r3, [r3, #88]	; 0x58
   390e0:	blx	r3
   390e4:	ldr	r3, [r4, #52]	; 0x34
   390e8:	mov	r2, r5
   390ec:	ldr	r1, [r3]
   390f0:	ldr	r5, [r1, #88]	; 0x58
   390f4:	mov	r1, r0
   390f8:	mov	r0, r3
   390fc:	blx	r5
   39100:	ldr	r2, [r4]
   39104:	mov	r3, #0
   39108:	str	r3, [r4, #52]	; 0x34
   3910c:	ldr	r2, [r2, #4]
   39110:	str	r3, [r4, #48]	; 0x30
   39114:	mov	r5, r0
   39118:	mov	r0, r4
   3911c:	blx	r2
   39120:	mov	r0, r5
   39124:	pop	{r4, r5, r6, pc}
   39128:	ldr	r3, [r1]
   3912c:	push	{r4, r5, r6, r7, r8, lr}
   39130:	mov	r5, r0
   39134:	ldr	r3, [r3, #8]
   39138:	mov	r0, r1
   3913c:	mov	r7, r1
   39140:	blx	r3
   39144:	ldr	r4, [r5, #28]
   39148:	cmp	r4, #0
   3914c:	mov	r6, r0
   39150:	beq	391cc <__printf_chk@plt+0x27b0c>
   39154:	ldr	r3, [r4]
   39158:	mov	r0, r4
   3915c:	mov	r1, r7
   39160:	ldr	r3, [r3, #160]	; 0xa0
   39164:	blx	r3
   39168:	mov	r4, r0
   3916c:	ldr	r0, [r5, #36]	; 0x24
   39170:	cmp	r0, #0
   39174:	moveq	r3, r4
   39178:	beq	39190 <__printf_chk@plt+0x27ad0>
   3917c:	ldr	r3, [r0]
   39180:	mov	r1, r6
   39184:	ldr	r3, [r3, #160]	; 0xa0
   39188:	blx	r3
   3918c:	orr	r3, r0, r4
   39190:	cmp	r3, #0
   39194:	beq	391d8 <__printf_chk@plt+0x27b18>
   39198:	cmp	r4, #0
   3919c:	strne	r4, [r5, #28]
   391a0:	ldreq	r3, [r5, #28]
   391a4:	streq	r3, [r7, #4]
   391a8:	streq	r7, [r5, #28]
   391ac:	cmp	r0, #0
   391b0:	strne	r0, [r5, #36]	; 0x24
   391b4:	ldreq	r3, [r5, #36]	; 0x24
   391b8:	streq	r3, [r6, #4]
   391bc:	streq	r6, [r5, #36]	; 0x24
   391c0:	mov	r6, r5
   391c4:	mov	r0, r6
   391c8:	pop	{r4, r5, r6, r7, r8, pc}
   391cc:	ldr	r0, [r5, #36]	; 0x24
   391d0:	cmp	r0, #0
   391d4:	bne	3917c <__printf_chk@plt+0x27abc>
   391d8:	cmp	r6, #0
   391dc:	beq	391c4 <__printf_chk@plt+0x27b04>
   391e0:	ldr	r3, [r6]
   391e4:	mov	r0, r6
   391e8:	mov	r6, #0
   391ec:	ldr	r3, [r3, #4]
   391f0:	blx	r3
   391f4:	mov	r0, r6
   391f8:	pop	{r4, r5, r6, r7, r8, pc}
   391fc:	ldr	r3, [r0, #36]	; 0x24
   39200:	push	{r4, r5, r6, lr}
   39204:	mov	r4, r0
   39208:	mov	r0, r3
   3920c:	ldr	r3, [r3]
   39210:	ldr	r3, [r3, #160]	; 0xa0
   39214:	blx	r3
   39218:	subs	r5, r0, #0
   3921c:	beq	39264 <__printf_chk@plt+0x27ba4>
   39220:	ldr	r3, [r5]
   39224:	ldr	r1, [r4, #32]
   39228:	str	r5, [r4, #36]	; 0x24
   3922c:	ldr	r3, [r3, #80]	; 0x50
   39230:	blx	r3
   39234:	subs	r5, r0, #0
   39238:	moveq	r5, r4
   3923c:	beq	39264 <__printf_chk@plt+0x27ba4>
   39240:	ldr	r2, [r4]
   39244:	ldr	r1, [r4, #4]
   39248:	mov	r3, #0
   3924c:	str	r1, [r5, #4]
   39250:	ldr	r2, [r2, #4]
   39254:	mov	r0, r4
   39258:	str	r3, [r4, #32]
   3925c:	str	r3, [r4, #36]	; 0x24
   39260:	blx	r2
   39264:	mov	r0, r5
   39268:	pop	{r4, r5, r6, pc}
   3926c:	ldr	r3, [r0, #36]	; 0x24
   39270:	mov	r0, r3
   39274:	ldr	r3, [r3]
   39278:	ldr	r3, [r3, #36]	; 0x24
   3927c:	bx	r3
   39280:	ldr	r3, [r0, #36]	; 0x24
   39284:	mov	r0, r3
   39288:	ldr	r3, [r3]
   3928c:	ldr	r3, [r3, #32]
   39290:	bx	r3
   39294:	push	{r4, r5, r6, r7, lr}
   39298:	mov	r5, r0
   3929c:	ldr	r0, [r0, #32]
   392a0:	ldr	r4, [pc, #128]	; 39328 <__printf_chk@plt+0x27c68>
   392a4:	sub	sp, sp, #20
   392a8:	ldr	r3, [r0]
   392ac:	ldr	ip, [r4]
   392b0:	mov	r7, r1
   392b4:	str	ip, [sp, #12]
   392b8:	ldr	r3, [r3, #64]	; 0x40
   392bc:	mov	r6, r2
   392c0:	blx	r3
   392c4:	ldr	r2, [r5, #36]	; 0x24
   392c8:	mov	r3, #0
   392cc:	mov	r0, r2
   392d0:	ldr	r2, [r2]
   392d4:	add	r1, sp, #4
   392d8:	str	r3, [sp, #4]
   392dc:	str	r3, [sp, #8]
   392e0:	ldr	r3, [r2, #64]	; 0x40
   392e4:	add	r2, sp, #8
   392e8:	blx	r3
   392ec:	ldr	r2, [r7]
   392f0:	ldr	r3, [sp, #4]
   392f4:	cmp	r3, r2
   392f8:	strlt	r3, [r7]
   392fc:	ldr	r3, [sp, #8]
   39300:	ldr	r2, [r6]
   39304:	cmp	r3, r2
   39308:	strgt	r3, [r6]
   3930c:	ldr	r2, [sp, #12]
   39310:	ldr	r3, [r4]
   39314:	cmp	r2, r3
   39318:	bne	39324 <__printf_chk@plt+0x27c64>
   3931c:	add	sp, sp, #20
   39320:	pop	{r4, r5, r6, r7, pc}
   39324:	bl	1148c <__stack_chk_fail@plt>
   39328:	andeq	ip, r7, r0, lsl sp
   3932c:	mov	r0, r1
   39330:	bx	lr
   39334:	ldr	r3, [r0, #36]	; 0x24
   39338:	push	{r4, r5, r6, lr}
   3933c:	mov	r4, r0
   39340:	mov	r0, r3
   39344:	ldr	r3, [r3]
   39348:	mov	r5, r2
   3934c:	ldr	r3, [r3, #92]	; 0x5c
   39350:	blx	r3
   39354:	ldr	r3, [r4, #32]
   39358:	mov	r2, r5
   3935c:	ldr	r1, [r3]
   39360:	ldr	lr, [r1, #92]	; 0x5c
   39364:	mov	r1, r0
   39368:	mov	r0, r3
   3936c:	mov	r3, lr
   39370:	pop	{r4, r5, r6, lr}
   39374:	bx	r3
   39378:	ldr	r0, [pc]	; 39380 <__printf_chk@plt+0x27cc0>
   3937c:	bx	lr
   39380:	andeq	fp, r5, r4, ror #17
   39384:	push	{r4, lr}
   39388:	mov	r4, r0
   3938c:	ldr	r0, [r0, #36]	; 0x24
   39390:	cmp	r0, #0
   39394:	beq	393a8 <__printf_chk@plt+0x27ce8>
   39398:	ldr	r3, [r0]
   3939c:	ldr	r3, [r3, #84]	; 0x54
   393a0:	blx	r3
   393a4:	str	r0, [r4, #36]	; 0x24
   393a8:	ldr	r0, [r4, #28]
   393ac:	cmp	r0, #0
   393b0:	beq	393c4 <__printf_chk@plt+0x27d04>
   393b4:	ldr	r3, [r0]
   393b8:	ldr	r3, [r3, #84]	; 0x54
   393bc:	blx	r3
   393c0:	str	r0, [r4, #28]
   393c4:	mov	r0, r4
   393c8:	pop	{r4, pc}
   393cc:	mov	r0, #0
   393d0:	bx	lr
   393d4:	str	r1, [r0, #4]
   393d8:	bx	lr
   393dc:	ldr	r3, [r0, #32]
   393e0:	push	{r4, r5, r6, lr}
   393e4:	mov	r4, r0
   393e8:	mov	r0, r3
   393ec:	ldr	r3, [r3]
   393f0:	mov	r5, r2
   393f4:	ldr	r3, [r3, #88]	; 0x58
   393f8:	blx	r3
   393fc:	ldr	r3, [r4, #36]	; 0x24
   39400:	mov	r2, r5
   39404:	ldr	r1, [r3]
   39408:	ldr	r5, [r1, #88]	; 0x58
   3940c:	mov	r1, r0
   39410:	mov	r0, r3
   39414:	blx	r5
   39418:	ldr	r2, [r4]
   3941c:	mov	r3, #0
   39420:	str	r3, [r4, #36]	; 0x24
   39424:	ldr	r2, [r2, #4]
   39428:	str	r3, [r4, #32]
   3942c:	mov	r5, r0
   39430:	mov	r0, r4
   39434:	blx	r2
   39438:	mov	r0, r5
   3943c:	pop	{r4, r5, r6, pc}
   39440:	ldr	r3, [pc, #4]	; 3944c <__printf_chk@plt+0x27d8c>
   39444:	ldr	r0, [r3]
   39448:	bx	lr
   3944c:	andeq	r5, r8, ip, lsr #19
   39450:	mov	r0, #0
   39454:	bx	lr
   39458:	mov	r0, #0
   3945c:	bx	lr
   39460:	ldr	r0, [r0, #28]
   39464:	bx	lr
   39468:	push	{r4, lr}
   3946c:	ldm	r0, {r2, r4}
   39470:	ldr	r3, [r2, #192]	; 0xc0
   39474:	blx	r3
   39478:	cmp	r4, #0
   3947c:	popeq	{r4, pc}
   39480:	ldr	r3, [r4]
   39484:	mov	r0, r4
   39488:	ldr	r3, [r3, #192]	; 0xc0
   3948c:	blx	r3
   39490:	ldr	r4, [r4, #4]
   39494:	cmp	r4, #0
   39498:	bne	39480 <__printf_chk@plt+0x27dc0>
   3949c:	pop	{r4, pc}
   394a0:	ldr	r3, [r0, #32]
   394a4:	push	{r4, r5, r6, lr}
   394a8:	mov	r5, r0
   394ac:	mov	r0, r3
   394b0:	ldr	r3, [r3]
   394b4:	ldr	r3, [r3, #28]
   394b8:	blx	r3
   394bc:	ldr	r3, [r5, #36]	; 0x24
   394c0:	mov	r4, r0
   394c4:	mov	r0, r3
   394c8:	ldr	r3, [r3]
   394cc:	ldr	r3, [r3, #28]
   394d0:	blx	r3
   394d4:	ldr	r3, [r5, #28]
   394d8:	add	r0, r0, r4
   394dc:	add	r0, r0, r3
   394e0:	pop	{r4, r5, r6, pc}
   394e4:	push	{r4, r5, r6, lr}
   394e8:	ldr	r3, [pc, #52]	; 39524 <__printf_chk@plt+0x27e64>
   394ec:	ldr	r4, [r0, #28]
   394f0:	cmp	r4, #0
   394f4:	ldr	r5, [r3]
   394f8:	beq	3951c <__printf_chk@plt+0x27e5c>
   394fc:	ldr	r3, [r4]
   39500:	mov	r0, r4
   39504:	ldr	r3, [r3, #28]
   39508:	blx	r3
   3950c:	ldr	r4, [r4, #4]
   39510:	cmp	r4, #0
   39514:	add	r5, r5, r0
   39518:	bne	394fc <__printf_chk@plt+0x27e3c>
   3951c:	mov	r0, r5
   39520:	pop	{r4, r5, r6, pc}
   39524:	andeq	r5, r8, ip, lsr #19
   39528:	push	{r4, lr}
   3952c:	ldr	r4, [r0, #28]
   39530:	cmp	r4, #0
   39534:	beq	3955c <__printf_chk@plt+0x27e9c>
   39538:	ldr	r3, [r4]
   3953c:	mov	r0, r4
   39540:	ldr	r3, [r3, #60]	; 0x3c
   39544:	blx	r3
   39548:	cmp	r0, #0
   3954c:	popne	{r4, pc}
   39550:	ldr	r4, [r4, #4]
   39554:	cmp	r4, #0
   39558:	bne	39538 <__printf_chk@plt+0x27e78>
   3955c:	mov	r0, #0
   39560:	pop	{r4, pc}
   39564:	ldr	r0, [r0, #28]
   39568:	cmp	r0, #0
   3956c:	beq	3957c <__printf_chk@plt+0x27ebc>
   39570:	ldr	r3, [r0]
   39574:	ldr	r3, [r3, #36]	; 0x24
   39578:	bx	r3
   3957c:	ldr	r3, [pc, #4]	; 39588 <__printf_chk@plt+0x27ec8>
   39580:	ldr	r0, [r3]
   39584:	bx	lr
   39588:	andeq	r5, r8, ip, lsr #19
   3958c:	ldr	r0, [r0, #28]
   39590:	cmp	r0, #0
   39594:	beq	395a4 <__printf_chk@plt+0x27ee4>
   39598:	ldr	r3, [r0]
   3959c:	ldr	r3, [r3, #32]
   395a0:	bx	r3
   395a4:	ldr	r3, [pc, #4]	; 395b0 <__printf_chk@plt+0x27ef0>
   395a8:	ldr	r0, [r3]
   395ac:	bx	lr
   395b0:	andeq	r5, r8, ip, lsr #19
   395b4:	ldr	r3, [r0, #28]
   395b8:	push	{r4, lr}
   395bc:	mov	r4, r0
   395c0:	mov	r0, r3
   395c4:	ldr	r3, [r3]
   395c8:	ldr	r3, [r3, #28]
   395cc:	blx	r3
   395d0:	ldr	r3, [r4, #32]
   395d4:	add	r0, r0, r3
   395d8:	pop	{r4, pc}
   395dc:	ldr	r3, [r0, #28]
   395e0:	mov	r0, r3
   395e4:	ldr	r3, [r3]
   395e8:	ldr	r3, [r3, #64]	; 0x40
   395ec:	bx	r3
   395f0:	ldr	r3, [r0, #28]
   395f4:	push	{r4, r5, r6, lr}
   395f8:	mov	r5, r0
   395fc:	mov	r0, r3
   39600:	ldr	r3, [r3]
   39604:	mov	r4, r1
   39608:	ldr	r3, [r3, #176]	; 0xb0
   3960c:	blx	r3
   39610:	ldr	r1, [pc, #20]	; 3962c <__printf_chk@plt+0x27f6c>
   39614:	ldr	r3, [r5, #32]
   39618:	ldr	r2, [r4, #32]
   3961c:	ldr	r1, [r1]
   39620:	mla	r3, r1, r3, r2
   39624:	str	r3, [r4, #32]
   39628:	pop	{r4, r5, r6, pc}
   3962c:	andeq	sp, r7, r8, rrx
   39630:	ldr	r3, [r0, #28]
   39634:	push	{r4, lr}
   39638:	mov	r4, r0
   3963c:	mov	r0, r3
   39640:	ldr	r3, [r3]
   39644:	ldr	r3, [r3, #44]	; 0x2c
   39648:	blx	r3
   3964c:	ldr	r3, [r4, #32]
   39650:	add	r3, r3, r3, lsr #31
   39654:	sub	r0, r0, r3, asr #1
   39658:	pop	{r4, pc}
   3965c:	ldr	r3, [r0, #28]
   39660:	push	{r4, lr}
   39664:	mov	r4, r0
   39668:	mov	r0, r3
   3966c:	ldr	r3, [r3]
   39670:	ldr	r3, [r3, #32]
   39674:	blx	r3
   39678:	ldr	r3, [r4, #32]
   3967c:	sub	r0, r0, r3
   39680:	pop	{r4, pc}
   39684:	ldr	r3, [r0, #28]
   39688:	mov	r0, r3
   3968c:	ldr	r3, [r3]
   39690:	ldr	r3, [r3, #96]	; 0x60
   39694:	bx	r3
   39698:	ldr	r3, [r0, #28]
   3969c:	mov	r0, r3
   396a0:	ldr	r3, [r3]
   396a4:	ldr	r3, [r3, #76]	; 0x4c
   396a8:	bx	r3
   396ac:	ldr	r3, [r0, #28]
   396b0:	mov	r0, r3
   396b4:	ldr	r3, [r3]
   396b8:	ldr	r3, [r3, #148]	; 0x94
   396bc:	bx	r3
   396c0:	ldr	r3, [r0, #28]
   396c4:	mov	r0, r3
   396c8:	ldr	r3, [r3]
   396cc:	ldr	r3, [r3, #144]	; 0x90
   396d0:	bx	r3
   396d4:	ldr	r3, [r0, #28]
   396d8:	mov	r0, r3
   396dc:	ldr	r3, [r3]
   396e0:	ldr	r3, [r3, #60]	; 0x3c
   396e4:	bx	r3
   396e8:	ldr	r3, [r0, #28]
   396ec:	mov	r0, r3
   396f0:	ldr	r3, [r3]
   396f4:	ldr	r3, [r3, #164]	; 0xa4
   396f8:	bx	r3
   396fc:	ldr	r3, [r0, #28]
   39700:	mov	r0, r3
   39704:	ldr	r3, [r3]
   39708:	ldr	r3, [r3, #132]	; 0x84
   3970c:	bx	r3
   39710:	ldr	r3, [r0, #28]
   39714:	mov	r0, r3
   39718:	ldr	r3, [r3]
   3971c:	ldr	r3, [r3, #92]	; 0x5c
   39720:	bx	r3
   39724:	ldr	r3, [r0, #28]
   39728:	mov	r0, r3
   3972c:	ldr	r3, [r3]
   39730:	ldr	r3, [r3, #68]	; 0x44
   39734:	bx	r3
   39738:	ldr	r3, [r0, #28]
   3973c:	mov	r0, r3
   39740:	ldr	r3, [r3]
   39744:	ldr	r3, [r3, #28]
   39748:	bx	r3
   3974c:	ldr	r3, [r0, #28]
   39750:	mov	r0, r3
   39754:	ldr	r3, [r3]
   39758:	ldr	r3, [r3, #56]	; 0x38
   3975c:	bx	r3
   39760:	ldr	r3, [r0, #28]
   39764:	mov	r0, r3
   39768:	ldr	r3, [r3]
   3976c:	ldr	r3, [r3, #60]	; 0x3c
   39770:	bx	r3
   39774:	ldr	r3, [r0, #28]
   39778:	mov	r0, r3
   3977c:	ldr	r3, [r3]
   39780:	ldr	r3, [r3, #68]	; 0x44
   39784:	bx	r3
   39788:	ldr	r3, [r0, #28]
   3978c:	mov	r0, r3
   39790:	ldr	r3, [r3]
   39794:	ldr	r3, [r3, #76]	; 0x4c
   39798:	bx	r3
   3979c:	ldr	r3, [r0, #28]
   397a0:	mov	r0, r3
   397a4:	ldr	r3, [r3]
   397a8:	ldr	r3, [r3, #96]	; 0x60
   397ac:	bx	r3
   397b0:	ldr	r3, [r0, #28]
   397b4:	mov	r0, r3
   397b8:	ldr	r3, [r3]
   397bc:	ldr	r3, [r3, #144]	; 0x90
   397c0:	bx	r3
   397c4:	ldr	r3, [r0, #28]
   397c8:	mov	r0, r3
   397cc:	ldr	r3, [r3]
   397d0:	ldr	r3, [r3, #148]	; 0x94
   397d4:	bx	r3
   397d8:	ldr	r3, [r0, #28]
   397dc:	mov	r0, r3
   397e0:	ldr	r3, [r3]
   397e4:	ldr	r3, [r3, #152]	; 0x98
   397e8:	bx	r3
   397ec:	ldr	r3, [r0, #28]
   397f0:	mov	r0, r3
   397f4:	ldr	r3, [r3]
   397f8:	ldr	r3, [r3, #164]	; 0xa4
   397fc:	bx	r3
   39800:	ldr	r2, [pc, #16]	; 39818 <__printf_chk@plt+0x28158>
   39804:	ldr	r3, [r0, #28]
   39808:	ldr	r0, [r2]
   3980c:	cmp	r0, r3
   39810:	movlt	r0, r3
   39814:	bx	lr
   39818:	andeq	r5, r8, ip, lsr #19
   3981c:	ldr	r0, [r0, #32]
   39820:	cmp	r0, #0
   39824:	beq	39834 <__printf_chk@plt+0x28174>
   39828:	ldr	r3, [r0]
   3982c:	ldr	r3, [r3, #28]
   39830:	bx	r3
   39834:	ldr	r3, [pc, #4]	; 39840 <__printf_chk@plt+0x28180>
   39838:	ldr	r0, [r3]
   3983c:	bx	lr
   39840:	andeq	r5, r8, ip, lsr #19
   39844:	push	{r4, r5, r6, lr}
   39848:	ldr	r4, [r0, #28]
   3984c:	cmp	r4, #0
   39850:	beq	39880 <__printf_chk@plt+0x281c0>
   39854:	mov	r5, #0
   39858:	ldr	r3, [r4]
   3985c:	mov	r0, r4
   39860:	ldr	r3, [r3, #68]	; 0x44
   39864:	blx	r3
   39868:	ldr	r4, [r4, #4]
   3986c:	cmp	r4, #0
   39870:	orr	r5, r5, r0
   39874:	bne	39858 <__printf_chk@plt+0x28198>
   39878:	mov	r0, r5
   3987c:	pop	{r4, r5, r6, pc}
   39880:	mov	r5, r4
   39884:	mov	r0, r5
   39888:	pop	{r4, r5, r6, pc}
   3988c:	ldr	r0, [r0, #32]
   39890:	bx	lr
   39894:	ldr	r0, [r0, #32]
   39898:	bx	lr
   3989c:	mov	r0, #0
   398a0:	bx	lr
   398a4:	ldrb	r0, [r0, #32]
   398a8:	clz	r0, r0
   398ac:	lsr	r0, r0, #5
   398b0:	bx	lr
   398b4:	mov	r2, r0
   398b8:	mov	r0, #1
   398bc:	ldr	r3, [r2, #28]
   398c0:	add	r1, r3, r1
   398c4:	str	r1, [r2, #28]
   398c8:	bx	lr
   398cc:	ldr	r0, [r0, #28]
   398d0:	bx	lr
   398d4:	bx	lr
   398d8:	bx	lr
   398dc:	mov	r3, #1
   398e0:	strb	r3, [r0, #32]
   398e4:	bx	lr
   398e8:	mov	r3, #1
   398ec:	strb	r3, [r0, #33]	; 0x21
   398f0:	bx	lr
   398f4:	ldr	r3, [pc, #4]	; 39900 <__printf_chk@plt+0x28240>
   398f8:	ldr	r0, [r3]
   398fc:	bx	lr
   39900:	andeq	r5, r8, r8, lsr #19
   39904:	ldr	r0, [r0, #28]
   39908:	bx	lr
   3990c:	ldr	r0, [r0, #28]
   39910:	bx	lr
   39914:	mov	r0, #1
   39918:	bx	lr
   3991c:	ldr	r3, [r0]
   39920:	push	{r4, r5, r6, lr}
   39924:	mov	r5, r2
   39928:	ldr	r3, [r3, #56]	; 0x38
   3992c:	mov	r4, r1
   39930:	blx	r3
   39934:	ldr	r3, [pc, #32]	; 3995c <__printf_chk@plt+0x2829c>
   39938:	ldr	r2, [r3]
   3993c:	cmp	r0, r2
   39940:	strlt	r0, [r4]
   39944:	strge	r0, [r5]
   39948:	ldrlt	r3, [r3]
   3994c:	ldrge	r3, [r3]
   39950:	strlt	r3, [r5]
   39954:	strge	r3, [r4]
   39958:	pop	{r4, r5, r6, pc}
   3995c:	andeq	r5, r8, r8, lsr #19
   39960:	push	{r4, r5, r6, lr}
   39964:	subs	r4, r1, #0
   39968:	popeq	{r4, r5, r6, pc}
   3996c:	ldr	r1, [r4, #4]
   39970:	mov	r5, r0
   39974:	bl	39960 <__printf_chk@plt+0x282a0>
   39978:	ldr	r3, [r4]
   3997c:	mov	r1, r5
   39980:	mov	r0, r4
   39984:	ldr	r3, [r3, #96]	; 0x60
   39988:	pop	{r4, r5, r6, lr}
   3998c:	bx	r3
   39990:	mov	r3, r1
   39994:	ldr	r1, [r0, #28]
   39998:	mov	r0, r3
   3999c:	b	39960 <__printf_chk@plt+0x282a0>
   399a0:	ldr	r3, [r0, #32]
   399a4:	push	{r4, r5, r6, lr}
   399a8:	mov	r4, r0
   399ac:	mov	r0, r3
   399b0:	ldr	r3, [r3]
   399b4:	mov	r5, r1
   399b8:	ldr	r3, [r3, #96]	; 0x60
   399bc:	blx	r3
   399c0:	ldr	r3, [r4, #36]	; 0x24
   399c4:	mov	r1, r5
   399c8:	mov	r0, r3
   399cc:	ldr	r3, [r3]
   399d0:	pop	{r4, r5, r6, lr}
   399d4:	ldr	r3, [r3, #96]	; 0x60
   399d8:	bx	r3
   399dc:	bx	lr
   399e0:	ldr	r3, [r0, #32]
   399e4:	push	{r4, r5, r6, lr}
   399e8:	mov	r4, r0
   399ec:	mov	r0, r3
   399f0:	ldr	r3, [r3]
   399f4:	mov	r5, r1
   399f8:	ldr	r3, [r3, #100]	; 0x64
   399fc:	blx	r3
   39a00:	ldr	r3, [r4, #36]	; 0x24
   39a04:	mov	r1, r5
   39a08:	mov	r0, r3
   39a0c:	ldr	r3, [r3]
   39a10:	ldr	r3, [r3, #100]	; 0x64
   39a14:	blx	r3
   39a18:	ldr	r2, [r4]
   39a1c:	mov	r3, #0
   39a20:	str	r3, [r4, #36]	; 0x24
   39a24:	ldr	r2, [r2, #4]
   39a28:	mov	r0, r4
   39a2c:	str	r3, [r4, #32]
   39a30:	pop	{r4, r5, r6, lr}
   39a34:	bx	r2
   39a38:	push	{r4, r5, r6, lr}
   39a3c:	subs	r4, r1, #0
   39a40:	popeq	{r4, r5, r6, pc}
   39a44:	ldr	r1, [r4, #4]
   39a48:	mov	r5, r0
   39a4c:	bl	39a38 <__printf_chk@plt+0x28378>
   39a50:	ldr	r3, [r4]
   39a54:	mov	r1, r5
   39a58:	mov	r0, r4
   39a5c:	ldr	r3, [r3, #100]	; 0x64
   39a60:	pop	{r4, r5, r6, lr}
   39a64:	bx	r3
   39a68:	push	{r4, lr}
   39a6c:	mov	r4, r0
   39a70:	mov	r0, r1
   39a74:	ldr	r1, [r4, #28]
   39a78:	bl	39a38 <__printf_chk@plt+0x28378>
   39a7c:	ldr	r3, [r4]
   39a80:	mov	r2, #0
   39a84:	str	r2, [r4, #28]
   39a88:	mov	r0, r4
   39a8c:	ldr	r3, [r3, #4]
   39a90:	pop	{r4, lr}
   39a94:	bx	r3
   39a98:	ldr	r3, [r0, #48]	; 0x30
   39a9c:	push	{r4, r5, r6, lr}
   39aa0:	mov	r4, r0
   39aa4:	mov	r0, r3
   39aa8:	ldr	r3, [r3]
   39aac:	mov	r5, r1
   39ab0:	ldr	r3, [r3, #100]	; 0x64
   39ab4:	blx	r3
   39ab8:	ldr	r3, [r4, #52]	; 0x34
   39abc:	mov	r1, r5
   39ac0:	mov	r0, r3
   39ac4:	ldr	r3, [r3]
   39ac8:	ldr	r3, [r3, #100]	; 0x64
   39acc:	blx	r3
   39ad0:	ldr	r2, [r4]
   39ad4:	mov	r3, #0
   39ad8:	str	r3, [r4, #52]	; 0x34
   39adc:	ldr	r2, [r2, #4]
   39ae0:	mov	r0, r4
   39ae4:	str	r3, [r4, #48]	; 0x30
   39ae8:	pop	{r4, r5, r6, lr}
   39aec:	bx	r2
   39af0:	ldr	r3, [r0, #28]
   39af4:	push	{r4, lr}
   39af8:	mov	r4, r0
   39afc:	mov	r0, r3
   39b00:	ldr	r3, [r3]
   39b04:	ldr	r3, [r3, #100]	; 0x64
   39b08:	blx	r3
   39b0c:	ldr	r3, [r4]
   39b10:	mov	r2, #0
   39b14:	str	r2, [r4, #28]
   39b18:	mov	r0, r4
   39b1c:	ldr	r3, [r3, #4]
   39b20:	pop	{r4, lr}
   39b24:	bx	r3
   39b28:	ldr	r3, [r0, #28]
   39b2c:	push	{r4, lr}
   39b30:	mov	r4, r0
   39b34:	mov	r0, r3
   39b38:	ldr	r3, [r3]
   39b3c:	ldr	r3, [r3, #100]	; 0x64
   39b40:	blx	r3
   39b44:	ldr	r3, [r4]
   39b48:	mov	r2, #0
   39b4c:	str	r2, [r4, #28]
   39b50:	mov	r0, r4
   39b54:	ldr	r3, [r3, #4]
   39b58:	pop	{r4, lr}
   39b5c:	bx	r3
   39b60:	push	{r4, lr}
   39b64:	mov	r4, r0
   39b68:	ldr	r0, [r0, #28]
   39b6c:	cmp	r0, #0
   39b70:	beq	39b88 <__printf_chk@plt+0x284c8>
   39b74:	ldr	r3, [r0]
   39b78:	ldr	r3, [r3, #100]	; 0x64
   39b7c:	blx	r3
   39b80:	mov	r3, #0
   39b84:	str	r3, [r4, #28]
   39b88:	ldr	r3, [r4]
   39b8c:	mov	r0, r4
   39b90:	pop	{r4, lr}
   39b94:	ldr	r3, [r3, #4]
   39b98:	bx	r3
   39b9c:	ldr	r3, [r0]
   39ba0:	ldr	r3, [r3, #4]
   39ba4:	bx	r3
   39ba8:	mov	r0, r3
   39bac:	bx	lr
   39bb0:	ldr	r0, [r0, #4]
   39bb4:	cmp	r0, #0
   39bb8:	beq	39bd8 <__printf_chk@plt+0x28518>
   39bbc:	ldr	r3, [r0]
   39bc0:	push	{r4, lr}
   39bc4:	ldr	r3, [r3, #104]	; 0x68
   39bc8:	blx	r3
   39bcc:	clz	r0, r0
   39bd0:	lsr	r0, r0, #5
   39bd4:	pop	{r4, pc}
   39bd8:	mov	r0, #1
   39bdc:	bx	lr
   39be0:	push	{r4, r5, r6, r7, lr}
   39be4:	subs	r4, r0, #0
   39be8:	sub	sp, sp, #12
   39bec:	moveq	r6, r3
   39bf0:	beq	39c48 <__printf_chk@plt+0x28588>
   39bf4:	ldr	ip, [r4]
   39bf8:	ldr	r0, [r4, #4]
   39bfc:	mov	r5, r1
   39c00:	mov	r6, r2
   39c04:	ldr	r7, [ip, #120]	; 0x78
   39c08:	bl	39be0 <__printf_chk@plt+0x28520>
   39c0c:	mov	r3, #1
   39c10:	mov	r2, r6
   39c14:	str	r3, [sp]
   39c18:	ldr	r1, [r5]
   39c1c:	mov	r3, r0
   39c20:	mov	r0, r4
   39c24:	blx	r7
   39c28:	ldr	r3, [r4]
   39c2c:	ldr	r3, [r3, #28]
   39c30:	mov	r6, r0
   39c34:	mov	r0, r4
   39c38:	blx	r3
   39c3c:	ldr	r3, [r5]
   39c40:	add	r0, r3, r0
   39c44:	str	r0, [r5]
   39c48:	mov	r0, r6
   39c4c:	add	sp, sp, #12
   39c50:	pop	{r4, r5, r6, r7, pc}
   39c54:	push	{r4, r5, r6, lr}
   39c58:	mov	r5, #1
   39c5c:	ldr	r4, [r0, #28]
   39c60:	cmp	r4, #0
   39c64:	beq	39c88 <__printf_chk@plt+0x285c8>
   39c68:	ldr	r3, [r4]
   39c6c:	mov	r0, r4
   39c70:	ldr	r3, [r3, #124]	; 0x7c
   39c74:	blx	r3
   39c78:	ldr	r4, [r4, #4]
   39c7c:	cmp	r4, #0
   39c80:	add	r5, r5, r0
   39c84:	bne	39c68 <__printf_chk@plt+0x285a8>
   39c88:	mov	r0, r5
   39c8c:	pop	{r4, r5, r6, pc}
   39c90:	push	{r4, r5, r6, r7, r8, lr}
   39c94:	subs	r4, r0, #0
   39c98:	popeq	{r4, r5, r6, r7, r8, pc}
   39c9c:	mov	r8, r3
   39ca0:	ldr	r3, [r4]
   39ca4:	mov	r6, r1
   39ca8:	mov	r7, r2
   39cac:	ldr	r3, [r3, #124]	; 0x7c
   39cb0:	blx	r3
   39cb4:	mov	r1, r6
   39cb8:	mov	r3, r8
   39cbc:	mov	r2, r7
   39cc0:	mov	r5, r0
   39cc4:	ldr	r0, [r4, #4]
   39cc8:	bl	39c90 <__printf_chk@plt+0x285d0>
   39ccc:	ldr	r1, [r6]
   39cd0:	cmp	r1, #0
   39cd4:	blt	39d18 <__printf_chk@plt+0x28658>
   39cd8:	ldr	r3, [r7]
   39cdc:	cmp	r1, r5
   39ce0:	strge	r3, [r4, #4]
   39ce4:	strge	r4, [r7]
   39ce8:	bge	39d0c <__printf_chk@plt+0x2864c>
   39cec:	ldr	r0, [r4]
   39cf0:	str	r3, [r4, #4]
   39cf4:	mov	r2, r7
   39cf8:	mov	r3, r8
   39cfc:	ldr	r7, [r0, #128]	; 0x80
   39d00:	mov	r0, r4
   39d04:	blx	r7
   39d08:	ldr	r1, [r6]
   39d0c:	sub	r0, r1, r5
   39d10:	str	r0, [r6]
   39d14:	pop	{r4, r5, r6, r7, r8, pc}
   39d18:	ldr	r3, [r8]
   39d1c:	str	r3, [r4, #4]
   39d20:	str	r4, [r8]
   39d24:	b	39d0c <__printf_chk@plt+0x2864c>
   39d28:	mov	r0, #1
   39d2c:	bx	lr
   39d30:	mov	r0, #2
   39d34:	bx	lr
   39d38:	ldrb	r0, [r0, #33]	; 0x21
   39d3c:	clz	r0, r0
   39d40:	lsr	r0, r0, #5
   39d44:	bx	lr
   39d48:	mov	r0, #0
   39d4c:	bx	lr
   39d50:	mov	r0, #0
   39d54:	bx	lr
   39d58:	ldr	r0, [pc]	; 39d60 <__printf_chk@plt+0x286a0>
   39d5c:	bx	lr
   39d60:	strdeq	fp, [r5], -ip
   39d64:	ldr	r0, [r0, #64]	; 0x40
   39d68:	bx	lr
   39d6c:	ldr	r2, [r0, #28]
   39d70:	ldr	r3, [r1, #28]
   39d74:	cmp	r2, r3
   39d78:	beq	39d84 <__printf_chk@plt+0x286c4>
   39d7c:	mov	r0, #0
   39d80:	bx	lr
   39d84:	ldr	r2, [r0, #32]
   39d88:	ldr	r3, [r1, #32]
   39d8c:	cmp	r2, r3
   39d90:	bne	39d7c <__printf_chk@plt+0x286bc>
   39d94:	ldr	r2, [r1, #36]	; 0x24
   39d98:	ldr	r3, [r0, #36]	; 0x24
   39d9c:	cmp	r2, r3
   39da0:	bne	39d7c <__printf_chk@plt+0x286bc>
   39da4:	ldrb	r2, [r0, #40]	; 0x28
   39da8:	ldrb	r3, [r1, #40]	; 0x28
   39dac:	cmp	r2, r3
   39db0:	bne	39d7c <__printf_chk@plt+0x286bc>
   39db4:	ldr	r0, [r0, #44]	; 0x2c
   39db8:	ldr	r3, [r1, #44]	; 0x2c
   39dbc:	sub	r0, r0, r3
   39dc0:	clz	r0, r0
   39dc4:	lsr	r0, r0, #5
   39dc8:	bx	lr
   39dcc:	ldr	r0, [pc]	; 39dd4 <__printf_chk@plt+0x28714>
   39dd0:	bx	lr
   39dd4:	andeq	fp, r5, ip, lsl #18
   39dd8:	ldr	r0, [pc]	; 39de0 <__printf_chk@plt+0x28720>
   39ddc:	bx	lr
   39de0:	andeq	fp, r5, ip, lsl r9
   39de4:	ldr	r0, [r0, #40]	; 0x28
   39de8:	clz	r0, r0
   39dec:	lsr	r0, r0, #5
   39df0:	bx	lr
   39df4:	ldr	r0, [r0, #28]
   39df8:	bx	lr
   39dfc:	bx	lr
   39e00:	push	{r4, r5, r6, lr}
   39e04:	ldr	r3, [pc, #52]	; 39e40 <__printf_chk@plt+0x28780>
   39e08:	ldr	r4, [r0, #32]
   39e0c:	cmp	r4, #0
   39e10:	ldr	r5, [r3]
   39e14:	beq	39e38 <__printf_chk@plt+0x28778>
   39e18:	ldr	r3, [r4]
   39e1c:	mov	r0, r4
   39e20:	ldr	r3, [r3, #56]	; 0x38
   39e24:	blx	r3
   39e28:	ldr	r4, [r4, #4]
   39e2c:	cmp	r4, #0
   39e30:	add	r5, r5, r0
   39e34:	bne	39e18 <__printf_chk@plt+0x28758>
   39e38:	mov	r0, r5
   39e3c:	pop	{r4, r5, r6, pc}
   39e40:	andeq	r5, r8, r8, lsr #19
   39e44:	ldr	r0, [r0, #36]	; 0x24
   39e48:	bx	lr
   39e4c:	mov	r3, #1
   39e50:	strb	r3, [r0, #44]	; 0x2c
   39e54:	mov	r0, r3
   39e58:	bx	lr
   39e5c:	ldrb	r2, [r0, #44]	; 0x2c
   39e60:	ldrb	r3, [r1, #44]	; 0x2c
   39e64:	cmp	r2, r3
   39e68:	bne	39e7c <__printf_chk@plt+0x287bc>
   39e6c:	ldr	r2, [r0, #28]
   39e70:	ldr	r3, [r1, #28]
   39e74:	cmp	r2, r3
   39e78:	beq	39e84 <__printf_chk@plt+0x287c4>
   39e7c:	mov	r0, #0
   39e80:	bx	lr
   39e84:	ldr	ip, [r1, #32]
   39e88:	ldr	r3, [r0, #32]
   39e8c:	cmp	ip, r3
   39e90:	bne	39e7c <__printf_chk@plt+0x287bc>
   39e94:	ldr	ip, [r0, #36]	; 0x24
   39e98:	ldr	r3, [r1, #36]	; 0x24
   39e9c:	cmp	ip, r3
   39ea0:	bne	39e7c <__printf_chk@plt+0x287bc>
   39ea4:	ldr	ip, [r0, #40]	; 0x28
   39ea8:	ldr	r3, [r1, #40]	; 0x28
   39eac:	cmp	ip, r3
   39eb0:	bne	39e7c <__printf_chk@plt+0x287bc>
   39eb4:	cmp	r2, #0
   39eb8:	ble	39f34 <__printf_chk@plt+0x28874>
   39ebc:	ldr	ip, [r1, #48]	; 0x30
   39ec0:	push	{r4, r5, lr}
   39ec4:	ldr	lr, [r0, #48]	; 0x30
   39ec8:	ldr	r3, [ip]
   39ecc:	ldr	r1, [lr]
   39ed0:	cmp	r1, r3
   39ed4:	bne	39f2c <__printf_chk@plt+0x2886c>
   39ed8:	ldr	r1, [lr, #4]
   39edc:	ldr	r3, [ip, #4]
   39ee0:	cmp	r1, r3
   39ee4:	bne	39f2c <__printf_chk@plt+0x2886c>
   39ee8:	mov	r3, #0
   39eec:	add	r5, lr, #4
   39ef0:	add	r4, ip, #4
   39ef4:	b	39f18 <__printf_chk@plt+0x28858>
   39ef8:	ldr	r0, [lr, r3, lsl #3]
   39efc:	ldr	r1, [ip, r3, lsl #3]
   39f00:	cmp	r0, r1
   39f04:	bne	39f2c <__printf_chk@plt+0x2886c>
   39f08:	ldr	r0, [r5, r3, lsl #3]
   39f0c:	ldr	r1, [r4, r3, lsl #3]
   39f10:	cmp	r0, r1
   39f14:	bne	39f2c <__printf_chk@plt+0x2886c>
   39f18:	add	r3, r3, #1
   39f1c:	cmp	r2, r3
   39f20:	bne	39ef8 <__printf_chk@plt+0x28838>
   39f24:	mov	r0, #1
   39f28:	pop	{r4, r5, pc}
   39f2c:	mov	r0, #0
   39f30:	pop	{r4, r5, pc}
   39f34:	mov	r0, #1
   39f38:	bx	lr
   39f3c:	ldr	r0, [pc]	; 39f44 <__printf_chk@plt+0x28884>
   39f40:	bx	lr
   39f44:	andeq	fp, r5, r8, lsr #18
   39f48:	ldr	r3, [pc, #48]	; 39f80 <__printf_chk@plt+0x288c0>
   39f4c:	ldr	ip, [r0, #28]
   39f50:	cmp	ip, #0
   39f54:	ldr	r2, [r3]
   39f58:	ble	39f78 <__printf_chk@plt+0x288b8>
   39f5c:	ldr	r0, [r0, #48]	; 0x30
   39f60:	mov	r3, #0
   39f64:	ldr	r1, [r0, r3, lsl #3]
   39f68:	add	r3, r3, #1
   39f6c:	cmp	r3, ip
   39f70:	add	r2, r2, r1
   39f74:	bne	39f64 <__printf_chk@plt+0x288a4>
   39f78:	mov	r0, r2
   39f7c:	bx	lr
   39f80:	andeq	r5, r8, ip, lsr #19
   39f84:	ldr	r3, [r0, #28]
   39f88:	mov	r0, r3
   39f8c:	ldr	r3, [r3]
   39f90:	ldr	r3, [r3, #176]	; 0xb0
   39f94:	bx	r3
   39f98:	ldr	r3, [r0, #28]
   39f9c:	mov	r0, r3
   39fa0:	ldr	r3, [r3]
   39fa4:	ldr	r3, [r3, #180]	; 0xb4
   39fa8:	bx	r3
   39fac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39fb0:	mov	r7, r0
   39fb4:	ldr	r3, [pc, #144]	; 3a04c <__printf_chk@plt+0x2898c>
   39fb8:	ldr	r5, [r0, #28]
   39fbc:	mov	r9, r1
   39fc0:	cmp	r5, #0
   39fc4:	ldr	r8, [pc, #132]	; 3a050 <__printf_chk@plt+0x28990>
   39fc8:	ldr	r6, [r3]
   39fcc:	beq	3a044 <__printf_chk@plt+0x28984>
   39fd0:	ldr	r3, [r5]
   39fd4:	mov	r0, r5
   39fd8:	ldr	r3, [r3, #28]
   39fdc:	blx	r3
   39fe0:	ldr	r4, [r7, #32]
   39fe4:	ldr	r2, [r8]
   39fe8:	ldr	ip, [r9, #32]
   39fec:	ldr	r3, [r5]
   39ff0:	mov	r1, r9
   39ff4:	ldr	r3, [r3, #180]	; 0xb4
   39ff8:	sub	r4, r4, r0
   39ffc:	mov	r0, r5
   3a000:	add	r4, r4, r4, lsr #31
   3a004:	asr	r4, r4, #1
   3a008:	sub	lr, r4, r6
   3a00c:	mov	r6, r4
   3a010:	mla	r2, r2, lr, ip
   3a014:	str	r2, [r9, #32]
   3a018:	blx	r3
   3a01c:	ldr	r5, [r5, #4]
   3a020:	cmp	r5, #0
   3a024:	bne	39fd0 <__printf_chk@plt+0x28910>
   3a028:	ldr	r3, [r7, #32]
   3a02c:	ldr	r2, [r8]
   3a030:	sub	r4, r3, r4
   3a034:	ldr	r3, [r9, #32]
   3a038:	mla	r4, r2, r4, r3
   3a03c:	str	r4, [r9, #32]
   3a040:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a044:	mov	r4, r6
   3a048:	b	3a028 <__printf_chk@plt+0x28968>
   3a04c:	andeq	r5, r8, ip, lsr #19
   3a050:	andeq	sp, r7, r8, rrx
   3a054:	ldr	r3, [r0, #32]
   3a058:	push	{r4, r5, r6, lr}
   3a05c:	mov	r5, r0
   3a060:	mov	r0, r3
   3a064:	ldr	r3, [r3]
   3a068:	mov	r4, r1
   3a06c:	ldr	r3, [r3, #176]	; 0xb0
   3a070:	blx	r3
   3a074:	ldr	r2, [pc, #40]	; 3a0a4 <__printf_chk@plt+0x289e4>
   3a078:	ldr	r3, [r5, #28]
   3a07c:	ldr	r0, [r5, #36]	; 0x24
   3a080:	ldr	ip, [r2]
   3a084:	ldr	r1, [r4, #32]
   3a088:	ldr	r2, [r0]
   3a08c:	mla	r3, ip, r3, r1
   3a090:	mov	r1, r4
   3a094:	str	r3, [r4, #32]
   3a098:	ldr	r3, [r2, #176]	; 0xb0
   3a09c:	pop	{r4, r5, r6, lr}
   3a0a0:	bx	r3
   3a0a4:	andeq	sp, r7, r8, rrx
   3a0a8:	ldr	r2, [r0, #28]
   3a0ac:	ldr	r3, [r1, #28]
   3a0b0:	cmp	r2, r3
   3a0b4:	ldreq	r0, [r0, #36]	; 0x24
   3a0b8:	ldreq	r3, [r1, #36]	; 0x24
   3a0bc:	subeq	r0, r0, r3
   3a0c0:	clzeq	r0, r0
   3a0c4:	lsreq	r0, r0, #5
   3a0c8:	movne	r0, #0
   3a0cc:	bx	lr
   3a0d0:	ldr	r0, [pc]	; 3a0d8 <__printf_chk@plt+0x28a18>
   3a0d4:	bx	lr
   3a0d8:	andeq	fp, r5, r4, lsr r9
   3a0dc:	mov	r3, #1
   3a0e0:	strb	r3, [r0, #33]	; 0x21
   3a0e4:	mov	r0, r3
   3a0e8:	bx	lr
   3a0ec:	ldr	r2, [r0, #28]
   3a0f0:	ldr	r3, [r1, #28]
   3a0f4:	cmp	r2, r3
   3a0f8:	ldreq	r0, [r0, #36]	; 0x24
   3a0fc:	ldreq	r3, [r1, #36]	; 0x24
   3a100:	subeq	r0, r0, r3
   3a104:	clzeq	r0, r0
   3a108:	lsreq	r0, r0, #5
   3a10c:	movne	r0, #0
   3a110:	bx	lr
   3a114:	ldr	r0, [pc]	; 3a11c <__printf_chk@plt+0x28a5c>
   3a118:	bx	lr
   3a11c:	andeq	fp, r5, r4, asr #18
   3a120:	ldr	r2, [r0, #28]
   3a124:	ldr	r3, [r1, #28]
   3a128:	cmp	r2, r3
   3a12c:	ldreq	r0, [r0, #32]
   3a130:	ldreq	r3, [r1, #32]
   3a134:	subeq	r0, r0, r3
   3a138:	clzeq	r0, r0
   3a13c:	lsreq	r0, r0, #5
   3a140:	movne	r0, #0
   3a144:	bx	lr
   3a148:	ldr	r0, [pc]	; 3a150 <__printf_chk@plt+0x28a90>
   3a14c:	bx	lr
   3a150:	andeq	fp, r5, ip, asr r9
   3a154:	ldr	r0, [pc]	; 3a15c <__printf_chk@plt+0x28a9c>
   3a158:	bx	lr
   3a15c:	andeq	fp, r5, ip, ror #18
   3a160:	ldr	r0, [pc]	; 3a168 <__printf_chk@plt+0x28aa8>
   3a164:	bx	lr
   3a168:	andeq	fp, r5, r8, ror r9
   3a16c:	ldr	r0, [pc]	; 3a174 <__printf_chk@plt+0x28ab4>
   3a170:	bx	lr
   3a174:	muleq	r5, r0, r9
   3a178:	ldr	r0, [pc]	; 3a180 <__printf_chk@plt+0x28ac0>
   3a17c:	bx	lr
   3a180:	andeq	fp, r5, r4, lsl #19
   3a184:	mov	r0, #2
   3a188:	bx	lr
   3a18c:	ldr	r0, [pc]	; 3a194 <__printf_chk@plt+0x28ad4>
   3a190:	bx	lr
   3a194:	muleq	r5, ip, r9
   3a198:	ldr	r0, [pc]	; 3a1a0 <__printf_chk@plt+0x28ae0>
   3a19c:	bx	lr
   3a1a0:	andeq	fp, r5, ip, lsr #19
   3a1a4:	ldr	r3, [r0, #28]
   3a1a8:	cmp	r3, #0
   3a1ac:	bxeq	lr
   3a1b0:	push	{r4, r5, lr}
   3a1b4:	ldr	lr, [pc, #36]	; 3a1e0 <__printf_chk@plt+0x28b20>
   3a1b8:	ldr	r2, [r0, #32]
   3a1bc:	ldr	r4, [r1, #32]
   3a1c0:	ldr	r5, [lr]
   3a1c4:	ldr	lr, [r3]
   3a1c8:	mov	r0, r3
   3a1cc:	mla	r2, r5, r2, r4
   3a1d0:	ldr	r3, [lr, #176]	; 0xb0
   3a1d4:	str	r2, [r1, #32]
   3a1d8:	pop	{r4, r5, lr}
   3a1dc:	bx	r3
   3a1e0:	andeq	sp, r7, r8, rrx
   3a1e4:	ldr	r0, [pc]	; 3a1ec <__printf_chk@plt+0x28b2c>
   3a1e8:	bx	lr
   3a1ec:	andeq	fp, r5, r4, asr #19
   3a1f0:	ldr	r0, [r0, #28]
   3a1f4:	cmp	r0, #0
   3a1f8:	bxeq	lr
   3a1fc:	ldr	r3, [r0]
   3a200:	ldr	r3, [r3, #96]	; 0x60
   3a204:	bx	r3
   3a208:	ldr	r3, [r0, #28]
   3a20c:	cmp	r3, #0
   3a210:	beq	3a238 <__printf_chk@plt+0x28b78>
   3a214:	ldr	r2, [r3]
   3a218:	push	{r4, lr}
   3a21c:	mov	r4, r0
   3a220:	mov	r0, r3
   3a224:	ldr	r3, [r2, #28]
   3a228:	blx	r3
   3a22c:	ldr	r3, [r4, #32]
   3a230:	add	r0, r0, r3
   3a234:	pop	{r4, pc}
   3a238:	ldr	r3, [pc, #4]	; 3a244 <__printf_chk@plt+0x28b84>
   3a23c:	ldr	r0, [r3]
   3a240:	bx	lr
   3a244:	andeq	r5, r8, ip, lsr #19
   3a248:	ldr	r3, [r0, #28]
   3a24c:	cmp	r3, #0
   3a250:	beq	3a264 <__printf_chk@plt+0x28ba4>
   3a254:	ldr	ip, [r3]
   3a258:	mov	r0, r3
   3a25c:	ldr	r3, [ip, #64]	; 0x40
   3a260:	bx	r3
   3a264:	b	3991c <__printf_chk@plt+0x2825c>
   3a268:	ldr	r3, [r0, #28]
   3a26c:	cmp	r3, #0
   3a270:	beq	3a29c <__printf_chk@plt+0x28bdc>
   3a274:	ldr	r2, [r3]
   3a278:	push	{r4, lr}
   3a27c:	mov	r4, r0
   3a280:	mov	r0, r3
   3a284:	ldr	r3, [r2, #44]	; 0x2c
   3a288:	blx	r3
   3a28c:	ldr	r3, [r4, #32]
   3a290:	add	r3, r3, r3, lsr #31
   3a294:	add	r0, r0, r3, asr #1
   3a298:	pop	{r4, pc}
   3a29c:	ldr	r3, [pc, #4]	; 3a2a8 <__printf_chk@plt+0x28be8>
   3a2a0:	ldr	r0, [r3]
   3a2a4:	bx	lr
   3a2a8:	andeq	r5, r8, ip, lsr #19
   3a2ac:	ldr	r0, [r0, #28]
   3a2b0:	cmp	r0, #0
   3a2b4:	beq	3a2c4 <__printf_chk@plt+0x28c04>
   3a2b8:	ldr	r3, [r0]
   3a2bc:	ldr	r3, [r3, #32]
   3a2c0:	bx	r3
   3a2c4:	ldr	r3, [pc, #4]	; 3a2d0 <__printf_chk@plt+0x28c10>
   3a2c8:	ldr	r0, [r3]
   3a2cc:	bx	lr
   3a2d0:	andeq	r5, r8, ip, lsr #19
   3a2d4:	ldr	r0, [r0, #28]
   3a2d8:	cmp	r0, #0
   3a2dc:	beq	3a2ec <__printf_chk@plt+0x28c2c>
   3a2e0:	ldr	r3, [r0]
   3a2e4:	ldr	r3, [r3, #36]	; 0x24
   3a2e8:	bx	r3
   3a2ec:	ldr	r3, [pc, #4]	; 3a2f8 <__printf_chk@plt+0x28c38>
   3a2f0:	ldr	r0, [r3]
   3a2f4:	bx	lr
   3a2f8:	andeq	r5, r8, ip, lsr #19
   3a2fc:	ldr	r0, [r0, #28]
   3a300:	cmp	r0, #0
   3a304:	bxeq	lr
   3a308:	ldr	r3, [r0]
   3a30c:	ldr	r3, [r3, #76]	; 0x4c
   3a310:	bx	r3
   3a314:	ldr	r0, [r0, #28]
   3a318:	cmp	r0, #0
   3a31c:	bxeq	lr
   3a320:	ldr	r3, [r0]
   3a324:	ldr	r3, [r3, #148]	; 0x94
   3a328:	bx	r3
   3a32c:	ldr	r0, [r0, #28]
   3a330:	cmp	r0, #0
   3a334:	bxeq	lr
   3a338:	ldr	r3, [r0]
   3a33c:	ldr	r3, [r3, #144]	; 0x90
   3a340:	bx	r3
   3a344:	ldr	r0, [r0, #28]
   3a348:	cmp	r0, #0
   3a34c:	bxeq	lr
   3a350:	ldr	r3, [r0]
   3a354:	ldr	r3, [r3, #60]	; 0x3c
   3a358:	bx	r3
   3a35c:	ldr	r0, [r0, #28]
   3a360:	cmp	r0, #0
   3a364:	bxeq	lr
   3a368:	ldr	r3, [r0]
   3a36c:	ldr	r3, [r3, #164]	; 0xa4
   3a370:	bx	r3
   3a374:	ldr	r0, [r0, #28]
   3a378:	cmp	r0, #0
   3a37c:	bxeq	lr
   3a380:	ldr	r3, [r0]
   3a384:	ldr	r3, [r3, #132]	; 0x84
   3a388:	bx	r3
   3a38c:	ldr	r0, [r0, #28]
   3a390:	cmp	r0, #0
   3a394:	beq	3a3a4 <__printf_chk@plt+0x28ce4>
   3a398:	ldr	r3, [r0]
   3a39c:	ldr	r3, [r3, #92]	; 0x5c
   3a3a0:	bx	r3
   3a3a4:	mov	r0, r1
   3a3a8:	bx	lr
   3a3ac:	ldr	r0, [r0, #28]
   3a3b0:	cmp	r0, #0
   3a3b4:	bxeq	lr
   3a3b8:	ldr	r3, [r0]
   3a3bc:	ldr	r3, [r3, #68]	; 0x44
   3a3c0:	bx	r3
   3a3c4:	ldr	r0, [pc]	; 3a3cc <__printf_chk@plt+0x28d0c>
   3a3c8:	bx	lr
   3a3cc:	andeq	fp, r5, r0, ror #19
   3a3d0:	ldr	r0, [pc]	; 3a3d8 <__printf_chk@plt+0x28d18>
   3a3d4:	bx	lr
   3a3d8:	strdeq	fp, [r5], -r0
   3a3dc:	ldr	r0, [pc]	; 3a3e4 <__printf_chk@plt+0x28d24>
   3a3e0:	bx	lr
   3a3e4:	andeq	fp, r5, r0, lsl #20
   3a3e8:	ldr	r2, [r0, #28]
   3a3ec:	ldr	r3, [r1, #28]
   3a3f0:	cmp	r2, r3
   3a3f4:	beq	3a400 <__printf_chk@plt+0x28d40>
   3a3f8:	mov	r0, #0
   3a3fc:	bx	lr
   3a400:	ldr	r2, [r0, #32]
   3a404:	ldr	r3, [r1, #32]
   3a408:	cmp	r2, r3
   3a40c:	bne	3a3f8 <__printf_chk@plt+0x28d38>
   3a410:	ldr	r2, [r0, #36]	; 0x24
   3a414:	ldr	r3, [r1, #36]	; 0x24
   3a418:	cmp	r2, r3
   3a41c:	bne	3a3f8 <__printf_chk@plt+0x28d38>
   3a420:	ldr	r0, [r0, #40]	; 0x28
   3a424:	ldr	r3, [r1, #40]	; 0x28
   3a428:	sub	r0, r0, r3
   3a42c:	clz	r0, r0
   3a430:	lsr	r0, r0, #5
   3a434:	bx	lr
   3a438:	ldr	r0, [pc]	; 3a440 <__printf_chk@plt+0x28d80>
   3a43c:	bx	lr
   3a440:	andeq	fp, r5, r0, lsl sl
   3a444:	ldr	r0, [pc]	; 3a44c <__printf_chk@plt+0x28d8c>
   3a448:	bx	lr
   3a44c:	andeq	fp, r5, ip, lsl sl
   3a450:	ldr	r0, [pc]	; 3a458 <__printf_chk@plt+0x28d98>
   3a454:	bx	lr
   3a458:	andeq	fp, r5, ip, lsr #20
   3a45c:	ldr	r0, [pc]	; 3a464 <__printf_chk@plt+0x28da4>
   3a460:	bx	lr
   3a464:	andeq	fp, r5, ip, lsr sl
   3a468:	ldr	r0, [pc]	; 3a470 <__printf_chk@plt+0x28db0>
   3a46c:	bx	lr
   3a470:	andeq	fp, r5, r8, asr #20
   3a474:	ldrb	r0, [r0, #32]
   3a478:	bx	lr
   3a47c:	mov	r0, #1
   3a480:	bx	lr
   3a484:	ldr	r0, [pc]	; 3a48c <__printf_chk@plt+0x28dcc>
   3a488:	bx	lr
   3a48c:	andeq	fp, r5, r8, asr sl
   3a490:	ldr	r2, [r0, #28]
   3a494:	ldr	r3, [r1, #28]
   3a498:	cmp	r2, r3
   3a49c:	beq	3a4a8 <__printf_chk@plt+0x28de8>
   3a4a0:	mov	r0, #0
   3a4a4:	bx	lr
   3a4a8:	ldrb	r2, [r0, #32]
   3a4ac:	ldrb	r3, [r1, #32]
   3a4b0:	cmp	r2, r3
   3a4b4:	bne	3a4a0 <__printf_chk@plt+0x28de0>
   3a4b8:	ldr	r0, [r0, #36]	; 0x24
   3a4bc:	ldr	r3, [r1, #36]	; 0x24
   3a4c0:	sub	r0, r0, r3
   3a4c4:	clz	r0, r0
   3a4c8:	lsr	r0, r0, #5
   3a4cc:	bx	lr
   3a4d0:	ldr	r0, [pc]	; 3a4d8 <__printf_chk@plt+0x28e18>
   3a4d4:	bx	lr
   3a4d8:	andeq	fp, r5, r4, lsl #21
   3a4dc:	ldr	r2, [r0, #28]
   3a4e0:	ldr	r3, [r1, #28]
   3a4e4:	cmp	r2, r3
   3a4e8:	beq	3a4f4 <__printf_chk@plt+0x28e34>
   3a4ec:	mov	r0, #0
   3a4f0:	bx	lr
   3a4f4:	ldrb	r2, [r0, #32]
   3a4f8:	ldrb	r3, [r1, #32]
   3a4fc:	cmp	r2, r3
   3a500:	bne	3a4ec <__printf_chk@plt+0x28e2c>
   3a504:	ldr	r0, [r0, #36]	; 0x24
   3a508:	ldr	r3, [r1, #36]	; 0x24
   3a50c:	sub	r0, r0, r3
   3a510:	clz	r0, r0
   3a514:	lsr	r0, r0, #5
   3a518:	bx	lr
   3a51c:	ldr	r0, [pc]	; 3a524 <__printf_chk@plt+0x28e64>
   3a520:	bx	lr
   3a524:	andeq	fp, r5, r8, ror #20
   3a528:	ldr	r2, [r0, #28]
   3a52c:	ldr	r3, [r1, #28]
   3a530:	cmp	r2, r3
   3a534:	beq	3a540 <__printf_chk@plt+0x28e80>
   3a538:	mov	r0, #0
   3a53c:	bx	lr
   3a540:	ldrb	r2, [r0, #32]
   3a544:	ldrb	r3, [r1, #32]
   3a548:	cmp	r2, r3
   3a54c:	bne	3a538 <__printf_chk@plt+0x28e78>
   3a550:	ldr	r0, [r0, #36]	; 0x24
   3a554:	ldr	r3, [r1, #36]	; 0x24
   3a558:	sub	r0, r0, r3
   3a55c:	clz	r0, r0
   3a560:	lsr	r0, r0, #5
   3a564:	bx	lr
   3a568:	ldr	r0, [pc]	; 3a570 <__printf_chk@plt+0x28eb0>
   3a56c:	bx	lr
   3a570:	andeq	fp, r5, r8, ror sl
   3a574:	ldr	r0, [r0, #28]
   3a578:	ldr	r3, [r1, #28]
   3a57c:	sub	r0, r0, r3
   3a580:	clz	r0, r0
   3a584:	lsr	r0, r0, #5
   3a588:	bx	lr
   3a58c:	ldr	r0, [pc]	; 3a594 <__printf_chk@plt+0x28ed4>
   3a590:	bx	lr
   3a594:	muleq	r5, r0, sl
   3a598:	ldr	r3, [r1, #28]
   3a59c:	ldr	r0, [r0, #28]
   3a5a0:	sub	r0, r3, r0
   3a5a4:	clz	r0, r0
   3a5a8:	lsr	r0, r0, #5
   3a5ac:	bx	lr
   3a5b0:	ldr	r0, [pc]	; 3a5b8 <__printf_chk@plt+0x28ef8>
   3a5b4:	bx	lr
   3a5b8:	andeq	fp, r5, r4, lsr #21
   3a5bc:	ldr	r1, [pc, #4]	; 3a5c8 <__printf_chk@plt+0x28f08>
   3a5c0:	ldr	r0, [pc, #4]	; 3a5cc <__printf_chk@plt+0x28f0c>
   3a5c4:	b	4b6f4 <__printf_chk@plt+0x3a034>
   3a5c8:			; <UNDEFINED> instruction: 0x0005babc
   3a5cc:	andeq	r0, r0, r4, lsl #29
   3a5d0:	cmp	r1, #0
   3a5d4:	push	{r4, r5, r6, lr}
   3a5d8:	mov	r4, r0
   3a5dc:	mov	r6, r2
   3a5e0:	mov	r5, r3
   3a5e4:	bne	3a608 <__printf_chk@plt+0x28f48>
   3a5e8:	ldm	r4, {r1, r2}
   3a5ec:	mov	r3, #0
   3a5f0:	mov	r0, r4
   3a5f4:	str	r2, [r6]
   3a5f8:	ldr	r2, [r1, #4]
   3a5fc:	str	r3, [r5]
   3a600:	pop	{r4, r5, r6, lr}
   3a604:	bx	r2
   3a608:	ldr	r1, [pc, #8]	; 3a618 <__printf_chk@plt+0x28f58>
   3a60c:	ldr	r0, [pc, #8]	; 3a61c <__printf_chk@plt+0x28f5c>
   3a610:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3a614:	b	3a5e8 <__printf_chk@plt+0x28f28>
   3a618:			; <UNDEFINED> instruction: 0x0005babc
   3a61c:	andeq	r0, r0, r9, lsl #29
   3a620:	ldr	r1, [pc, #4]	; 3a62c <__printf_chk@plt+0x28f6c>
   3a624:	ldr	r0, [pc, #4]	; 3a630 <__printf_chk@plt+0x28f70>
   3a628:	b	4b6f4 <__printf_chk@plt+0x3a034>
   3a62c:			; <UNDEFINED> instruction: 0x0005babc
   3a630:	andeq	r1, r0, lr, asr #2
   3a634:	push	{r4, lr}
   3a638:	mov	r0, #28
   3a63c:	bl	5130c <_Znwj@@Base>
   3a640:	ldr	r1, [pc, #28]	; 3a664 <__printf_chk@plt+0x28fa4>
   3a644:	mov	r2, #0
   3a648:	str	r2, [r0, #8]
   3a64c:	stm	r0, {r1, r2}
   3a650:	str	r2, [r0, #12]
   3a654:	str	r2, [r0, #16]
   3a658:	str	r2, [r0, #20]
   3a65c:	str	r2, [r0, #24]
   3a660:	pop	{r4, pc}
   3a664:	strdeq	r9, [r5], -r8
   3a668:	push	{r4, lr}
   3a66c:	mov	r0, #28
   3a670:	bl	5130c <_Znwj@@Base>
   3a674:	ldr	r1, [pc, #28]	; 3a698 <__printf_chk@plt+0x28fd8>
   3a678:	mov	r2, #0
   3a67c:	str	r2, [r0, #8]
   3a680:	stm	r0, {r1, r2}
   3a684:	str	r2, [r0, #12]
   3a688:	str	r2, [r0, #16]
   3a68c:	str	r2, [r0, #20]
   3a690:	str	r2, [r0, #24]
   3a694:	pop	{r4, pc}
   3a698:	andeq	r9, r5, r8, asr #21
   3a69c:	push	{r4, lr}
   3a6a0:	mov	r0, #8
   3a6a4:	mov	r4, r1
   3a6a8:	bl	5130c <_Znwj@@Base>
   3a6ac:	mov	r2, #0
   3a6b0:	str	r4, [r0, #4]
   3a6b4:	strh	r2, [r0]
   3a6b8:	strb	r2, [r0, #2]
   3a6bc:	pop	{r4, pc}
   3a6c0:	ldr	r3, [r2]
   3a6c4:	ldr	ip, [r0, #28]
   3a6c8:	add	r3, r3, #1
   3a6cc:	push	{r4, r5, r6, lr}
   3a6d0:	mov	r0, #8
   3a6d4:	str	r3, [r2]
   3a6d8:	mov	r4, r1
   3a6dc:	ldrb	r5, [ip, #17]
   3a6e0:	bl	5130c <_Znwj@@Base>
   3a6e4:	mov	r2, #0
   3a6e8:	strb	r5, [r0, #2]
   3a6ec:	str	r4, [r0, #4]
   3a6f0:	strh	r2, [r0]
   3a6f4:	pop	{r4, r5, r6, pc}
   3a6f8:	ldr	r3, [r2]
   3a6fc:	ldr	ip, [r0, #28]
   3a700:	add	r3, r3, #1
   3a704:	push	{r4, r5, r6, lr}
   3a708:	mov	r0, #8
   3a70c:	str	r3, [r2]
   3a710:	mov	r4, r1
   3a714:	ldrb	r5, [ip, #17]
   3a718:	bl	5130c <_Znwj@@Base>
   3a71c:	mov	r2, #0
   3a720:	strb	r5, [r0, #2]
   3a724:	str	r4, [r0, #4]
   3a728:	strh	r2, [r0]
   3a72c:	pop	{r4, r5, r6, pc}
   3a730:	push	{r4, lr}
   3a734:	mov	r0, #28
   3a738:	bl	5130c <_Znwj@@Base>
   3a73c:	ldr	r1, [pc, #28]	; 3a760 <__printf_chk@plt+0x290a0>
   3a740:	mov	r2, #0
   3a744:	str	r2, [r0, #8]
   3a748:	stm	r0, {r1, r2}
   3a74c:	str	r2, [r0, #12]
   3a750:	str	r2, [r0, #16]
   3a754:	str	r2, [r0, #20]
   3a758:	str	r2, [r0, #24]
   3a75c:	pop	{r4, pc}
   3a760:	muleq	r5, r8, fp
   3a764:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3a768:	mov	r6, r0
   3a76c:	ldr	r0, [r0, #4]
   3a770:	mov	r8, r1
   3a774:	cmp	r0, #0
   3a778:	mov	r9, r2
   3a77c:	mov	r5, r3
   3a780:	ldr	r7, [sp, #32]
   3a784:	beq	3a79c <__printf_chk@plt+0x290dc>
   3a788:	ldr	r3, [r0]
   3a78c:	ldr	r3, [r3, #104]	; 0x68
   3a790:	blx	r3
   3a794:	cmp	r0, #0
   3a798:	bne	3a7e4 <__printf_chk@plt+0x29124>
   3a79c:	mov	r0, #24
   3a7a0:	bl	5130c <_Znwj@@Base>
   3a7a4:	mov	r3, #0
   3a7a8:	cmp	r7, #0
   3a7ac:	mov	r4, r0
   3a7b0:	stm	r0, {r5, r8, r9}
   3a7b4:	strb	r3, [r0, #20]
   3a7b8:	beq	3a7d8 <__printf_chk@plt+0x29118>
   3a7bc:	cmp	r5, #0
   3a7c0:	beq	3a7f0 <__printf_chk@plt+0x29130>
   3a7c4:	ldrd	r2, [r5, #12]
   3a7c8:	mov	r0, r4
   3a7cc:	add	r3, r3, #1
   3a7d0:	strd	r2, [r4, #12]
   3a7d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a7d8:	strd	r6, [r0, #12]
   3a7dc:	mov	r0, r4
   3a7e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a7e4:	mov	r4, r5
   3a7e8:	mov	r0, r4
   3a7ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a7f0:	ldr	r1, [pc, #8]	; 3a800 <__printf_chk@plt+0x29140>
   3a7f4:	ldr	r0, [pc, #8]	; 3a804 <__printf_chk@plt+0x29144>
   3a7f8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3a7fc:	b	3a7c4 <__printf_chk@plt+0x29104>
   3a800:			; <UNDEFINED> instruction: 0x0005babc
   3a804:	andeq	r0, r0, r3, asr #28
   3a808:	push	{r4, r5, r6, r7, r8, r9, lr}
   3a80c:	sub	sp, sp, #12
   3a810:	mov	r6, r0
   3a814:	mov	r0, #24
   3a818:	mov	r7, r3
   3a81c:	str	r1, [sp, #4]
   3a820:	mov	r8, r2
   3a824:	ldr	r9, [sp, #40]	; 0x28
   3a828:	bl	5130c <_Znwj@@Base>
   3a82c:	ldr	r4, [r6, #32]
   3a830:	ldr	r3, [sp, #4]
   3a834:	cmp	r4, #0
   3a838:	mov	r5, r0
   3a83c:	str	r7, [r0]
   3a840:	str	r3, [r0, #4]
   3a844:	beq	3a870 <__printf_chk@plt+0x291b0>
   3a848:	ldr	r3, [r4]
   3a84c:	mov	r0, r4
   3a850:	ldr	r3, [r3, #28]
   3a854:	blx	r3
   3a858:	ldr	r4, [r4, #4]
   3a85c:	ldr	r2, [r5, #4]
   3a860:	cmp	r4, #0
   3a864:	add	r0, r2, r0
   3a868:	str	r0, [r5, #4]
   3a86c:	bne	3a848 <__printf_chk@plt+0x29188>
   3a870:	cmp	r9, #0
   3a874:	mov	r3, #1
   3a878:	str	r8, [r5, #8]
   3a87c:	strb	r3, [r5, #20]
   3a880:	streq	r6, [r5, #12]
   3a884:	streq	r9, [r5, #16]
   3a888:	beq	3a8a0 <__printf_chk@plt+0x291e0>
   3a88c:	cmp	r7, #0
   3a890:	beq	3a8bc <__printf_chk@plt+0x291fc>
   3a894:	ldrd	r2, [r7, #12]
   3a898:	add	r3, r3, #1
   3a89c:	strd	r2, [r5, #12]
   3a8a0:	mov	r3, r5
   3a8a4:	mov	r2, r8
   3a8a8:	ldr	r0, [r6, #28]
   3a8ac:	add	r1, sp, #4
   3a8b0:	bl	39be0 <__printf_chk@plt+0x28520>
   3a8b4:	add	sp, sp, #12
   3a8b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a8bc:	ldr	r1, [pc, #20]	; 3a8d8 <__printf_chk@plt+0x29218>
   3a8c0:	ldr	r0, [pc, #20]	; 3a8dc <__printf_chk@plt+0x2921c>
   3a8c4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3a8c8:	ldrd	r2, [r7, #12]
   3a8cc:	add	r3, r3, #1
   3a8d0:	strd	r2, [r5, #12]
   3a8d4:	b	3a8a0 <__printf_chk@plt+0x291e0>
   3a8d8:			; <UNDEFINED> instruction: 0x0005babc
   3a8dc:	andeq	r0, r0, pc, ror #28
   3a8e0:	push	{r4, r5, r6, r7, r8, lr}
   3a8e4:	mov	r7, r2
   3a8e8:	ldr	r5, [r0, #40]	; 0x28
   3a8ec:	ldr	r2, [r0, #28]
   3a8f0:	cmp	r5, #0
   3a8f4:	add	r1, r2, r1
   3a8f8:	mov	r6, r3
   3a8fc:	str	r1, [r0, #28]
   3a900:	bne	3a90c <__printf_chk@plt+0x2924c>
   3a904:	b	3a93c <__printf_chk@plt+0x2927c>
   3a908:	mov	r5, r4
   3a90c:	ldr	r4, [r5, #8]
   3a910:	cmp	r4, #0
   3a914:	bne	3a908 <__printf_chk@plt+0x29248>
   3a918:	mov	r0, #12
   3a91c:	bl	5130c <_Znwj@@Base>
   3a920:	mov	r3, r0
   3a924:	mov	r0, #1
   3a928:	str	r7, [r3]
   3a92c:	str	r6, [r3, #4]
   3a930:	str	r4, [r3, #8]
   3a934:	str	r3, [r5, #8]
   3a938:	pop	{r4, r5, r6, r7, r8, pc}
   3a93c:	mov	r4, r0
   3a940:	ldr	r1, [pc, #12]	; 3a954 <__printf_chk@plt+0x29294>
   3a944:	ldr	r0, [pc, #12]	; 3a958 <__printf_chk@plt+0x29298>
   3a948:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3a94c:	ldr	r5, [r4, #40]	; 0x28
   3a950:	b	3a90c <__printf_chk@plt+0x2924c>
   3a954:			; <UNDEFINED> instruction: 0x0005babc
   3a958:	andeq	r1, r0, lr, lsl r1
   3a95c:	ldr	r3, [r2]
   3a960:	push	{r4, lr}
   3a964:	mov	r4, r0
   3a968:	str	r1, [r0, #4]
   3a96c:	mov	r0, r3
   3a970:	ldr	r3, [r3, #4]
   3a974:	str	r3, [r2]
   3a978:	bl	5135c <_ZdlPv@@Base>
   3a97c:	mov	r0, r4
   3a980:	pop	{r4, pc}
   3a984:	ldr	r3, [r2]
   3a988:	push	{r4, lr}
   3a98c:	mov	r4, r0
   3a990:	str	r1, [r0, #4]
   3a994:	mov	r0, r3
   3a998:	ldr	r3, [r3, #4]
   3a99c:	str	r3, [r2]
   3a9a0:	bl	5135c <_ZdlPv@@Base>
   3a9a4:	mov	r0, r4
   3a9a8:	pop	{r4, pc}
   3a9ac:	ldr	r3, [r2]
   3a9b0:	push	{r4, lr}
   3a9b4:	mov	r4, r0
   3a9b8:	str	r1, [r0, #4]
   3a9bc:	mov	r0, r3
   3a9c0:	ldr	r3, [r3, #4]
   3a9c4:	str	r3, [r2]
   3a9c8:	bl	5135c <_ZdlPv@@Base>
   3a9cc:	mov	r0, r4
   3a9d0:	pop	{r4, pc}
   3a9d4:	ldr	r3, [r2]
   3a9d8:	push	{r4, lr}
   3a9dc:	mov	r4, r0
   3a9e0:	str	r1, [r0, #4]
   3a9e4:	mov	r0, r3
   3a9e8:	ldr	r3, [r3, #4]
   3a9ec:	str	r3, [r2]
   3a9f0:	bl	5135c <_ZdlPv@@Base>
   3a9f4:	mov	r0, r4
   3a9f8:	pop	{r4, pc}
   3a9fc:	push	{r4, r5, r6, r7, r8, lr}
   3aa00:	mov	r5, r2
   3aa04:	ldr	r3, [r0, #28]
   3aa08:	ldr	r2, [r2]
   3aa0c:	mov	r4, r0
   3aa10:	ldrb	r3, [r3, #17]
   3aa14:	ldrb	r2, [r2, #2]
   3aa18:	mov	r6, r1
   3aa1c:	cmp	r2, r3
   3aa20:	bne	3aa98 <__printf_chk@plt+0x293d8>
   3aa24:	mov	r3, #0
   3aa28:	cmp	r6, #0
   3aa2c:	str	r3, [r4, #4]
   3aa30:	beq	3aa8c <__printf_chk@plt+0x293cc>
   3aa34:	ldr	r3, [r6]
   3aa38:	mov	r1, r4
   3aa3c:	mov	r0, r6
   3aa40:	ldr	r3, [r3, #160]	; 0xa0
   3aa44:	blx	r3
   3aa48:	subs	r7, r0, #0
   3aa4c:	beq	3aa8c <__printf_chk@plt+0x293cc>
   3aa50:	ldr	r0, [r5]
   3aa54:	ldrb	r3, [r0]
   3aa58:	cmp	r3, #0
   3aa5c:	beq	3aa78 <__printf_chk@plt+0x293b8>
   3aa60:	ldr	r3, [r7]
   3aa64:	mov	r0, r7
   3aa68:	ldr	r3, [r3, #84]	; 0x54
   3aa6c:	blx	r3
   3aa70:	mov	r7, r0
   3aa74:	ldr	r0, [r5]
   3aa78:	ldr	r3, [r0, #4]
   3aa7c:	str	r3, [r5]
   3aa80:	bl	5135c <_ZdlPv@@Base>
   3aa84:	mov	r0, r7
   3aa88:	pop	{r4, r5, r6, r7, r8, pc}
   3aa8c:	str	r6, [r4, #4]
   3aa90:	mov	r7, r4
   3aa94:	b	3aa50 <__printf_chk@plt+0x29390>
   3aa98:	ldr	r1, [pc, #8]	; 3aaa8 <__printf_chk@plt+0x293e8>
   3aa9c:	ldr	r0, [pc, #8]	; 3aaac <__printf_chk@plt+0x293ec>
   3aaa0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3aaa4:	b	3aa24 <__printf_chk@plt+0x29364>
   3aaa8:			; <UNDEFINED> instruction: 0x0005babc
   3aaac:	andeq	r0, r0, r6, ror #15
   3aab0:	push	{r4, r5, r6, lr}
   3aab4:	mov	r4, r0
   3aab8:	ldr	r3, [r0, #28]
   3aabc:	ldr	r0, [r2]
   3aac0:	mov	r5, r2
   3aac4:	ldrb	r3, [r3, #17]
   3aac8:	ldrb	r2, [r0, #2]
   3aacc:	mov	r6, r1
   3aad0:	cmp	r2, r3
   3aad4:	bne	3ab14 <__printf_chk@plt+0x29454>
   3aad8:	str	r6, [r4, #4]
   3aadc:	ldrb	r3, [r0]
   3aae0:	cmp	r3, #0
   3aae4:	beq	3ab00 <__printf_chk@plt+0x29440>
   3aae8:	ldr	r3, [r4]
   3aaec:	mov	r0, r4
   3aaf0:	ldr	r3, [r3, #84]	; 0x54
   3aaf4:	blx	r3
   3aaf8:	mov	r4, r0
   3aafc:	ldr	r0, [r5]
   3ab00:	ldr	r3, [r0, #4]
   3ab04:	str	r3, [r5]
   3ab08:	bl	5135c <_ZdlPv@@Base>
   3ab0c:	mov	r0, r4
   3ab10:	pop	{r4, r5, r6, pc}
   3ab14:	ldr	r0, [pc, #12]	; 3ab28 <__printf_chk@plt+0x29468>
   3ab18:	ldr	r1, [pc, #12]	; 3ab2c <__printf_chk@plt+0x2946c>
   3ab1c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3ab20:	ldr	r0, [r5]
   3ab24:	b	3aad8 <__printf_chk@plt+0x29418>
   3ab28:	strheq	r1, [r0], -ip
   3ab2c:			; <UNDEFINED> instruction: 0x0005babc
   3ab30:	ldr	r3, [pc, #12]	; 3ab44 <__printf_chk@plt+0x29484>
   3ab34:	mov	r2, #72	; 0x48
   3ab38:	mov	r0, #10
   3ab3c:	ldr	r1, [r3]
   3ab40:	b	48c40 <__printf_chk@plt+0x37580>
   3ab44:	muleq	r8, r8, r9
   3ab48:	push	{r4, lr}
   3ab4c:	sub	sp, sp, #8
   3ab50:	ldr	r3, [r0, #32]
   3ab54:	ldr	r4, [pc, #48]	; 3ab8c <__printf_chk@plt+0x294cc>
   3ab58:	mov	r0, sp
   3ab5c:	ldr	r2, [r3, #12]
   3ab60:	ldr	r3, [r4]
   3ab64:	str	r2, [sp]
   3ab68:	str	r3, [sp, #4]
   3ab6c:	bl	18fd4 <__printf_chk@plt+0x7914>
   3ab70:	ldr	r2, [sp, #4]
   3ab74:	ldr	r3, [r4]
   3ab78:	cmp	r2, r3
   3ab7c:	bne	3ab88 <__printf_chk@plt+0x294c8>
   3ab80:	add	sp, sp, #8
   3ab84:	pop	{r4, pc}
   3ab88:	bl	1148c <__stack_chk_fail@plt>
   3ab8c:	andeq	ip, r7, r0, lsl sp
   3ab90:	push	{r4, lr}
   3ab94:	sub	sp, sp, #8
   3ab98:	ldr	r3, [r0, #36]	; 0x24
   3ab9c:	ldr	r4, [pc, #48]	; 3abd4 <__printf_chk@plt+0x29514>
   3aba0:	mov	r0, sp
   3aba4:	ldr	r2, [r3, #12]
   3aba8:	ldr	r3, [r4]
   3abac:	str	r2, [sp]
   3abb0:	str	r3, [sp, #4]
   3abb4:	bl	18fd4 <__printf_chk@plt+0x7914>
   3abb8:	ldr	r2, [sp, #4]
   3abbc:	ldr	r3, [r4]
   3abc0:	cmp	r2, r3
   3abc4:	bne	3abd0 <__printf_chk@plt+0x29510>
   3abc8:	add	sp, sp, #8
   3abcc:	pop	{r4, pc}
   3abd0:	bl	1148c <__stack_chk_fail@plt>
   3abd4:	andeq	ip, r7, r0, lsl sp
   3abd8:	push	{r4, r5, r6, r7, lr}
   3abdc:	sub	sp, sp, #20
   3abe0:	ldr	r5, [pc, #296]	; 3ad10 <__printf_chk@plt+0x29650>
   3abe4:	ldr	r3, [r0, #32]
   3abe8:	ldr	ip, [r5]
   3abec:	cmp	r3, #0
   3abf0:	str	ip, [sp, #12]
   3abf4:	beq	3ad04 <__printf_chk@plt+0x29644>
   3abf8:	mov	r6, r1
   3abfc:	ldr	r1, [r3]
   3ac00:	mov	r4, r0
   3ac04:	mov	r7, r2
   3ac08:	mov	r2, #0
   3ac0c:	mov	r0, r3
   3ac10:	str	r2, [sp]
   3ac14:	ldr	r3, [r1, #64]	; 0x40
   3ac18:	str	r2, [sp, #4]
   3ac1c:	mov	r1, sp
   3ac20:	add	r2, sp, #4
   3ac24:	blx	r3
   3ac28:	ldr	r3, [r4, #32]
   3ac2c:	mov	r0, r3
   3ac30:	ldr	r3, [r3]
   3ac34:	ldr	r3, [r3, #152]	; 0x98
   3ac38:	blx	r3
   3ac3c:	mov	r1, r0
   3ac40:	add	r0, sp, #8
   3ac44:	bl	4a790 <__printf_chk@plt+0x390d0>
   3ac48:	ldr	r2, [pc, #196]	; 3ad14 <__printf_chk@plt+0x29654>
   3ac4c:	ldr	r3, [r4, #28]
   3ac50:	ldr	r1, [r2]
   3ac54:	cmp	r3, r1
   3ac58:	ldr	r1, [sp, #8]
   3ac5c:	blt	3ac8c <__printf_chk@plt+0x295cc>
   3ac60:	cmp	r3, r1
   3ac64:	bge	3aca8 <__printf_chk@plt+0x295e8>
   3ac68:	str	r3, [r7]
   3ac6c:	ldr	r3, [r2]
   3ac70:	str	r3, [r6]
   3ac74:	ldr	r2, [sp, #12]
   3ac78:	ldr	r3, [r5]
   3ac7c:	cmp	r2, r3
   3ac80:	bne	3ad0c <__printf_chk@plt+0x2964c>
   3ac84:	add	sp, sp, #20
   3ac88:	pop	{r4, r5, r6, r7, pc}
   3ac8c:	rsb	r0, r3, #0
   3ac90:	cmp	r1, r0
   3ac94:	ble	3acd4 <__printf_chk@plt+0x29614>
   3ac98:	str	r3, [r6]
   3ac9c:	ldr	r3, [r2]
   3aca0:	str	r3, [r7]
   3aca4:	b	3ac74 <__printf_chk@plt+0x295b4>
   3aca8:	ldr	r3, [sp]
   3acac:	add	r1, r1, r3
   3acb0:	str	r1, [r6]
   3acb4:	ldr	r3, [r2]
   3acb8:	cmp	r3, r1
   3acbc:	strlt	r3, [r6]
   3acc0:	ldr	r3, [sp, #4]
   3acc4:	ldr	r2, [r4, #28]
   3acc8:	add	r3, r3, r2
   3accc:	str	r3, [r7]
   3acd0:	b	3ac74 <__printf_chk@plt+0x295b4>
   3acd4:	ldm	sp, {r0, r3}
   3acd8:	add	r1, r1, r0
   3acdc:	str	r3, [r7]
   3ace0:	str	r1, [r6]
   3ace4:	ldr	r3, [r2]
   3ace8:	cmp	r3, r1
   3acec:	movlt	r1, r3
   3acf0:	strlt	r3, [r6]
   3acf4:	ldr	r3, [r4, #28]
   3acf8:	add	r1, r3, r1
   3acfc:	str	r1, [r6]
   3ad00:	b	3ac74 <__printf_chk@plt+0x295b4>
   3ad04:	bl	3991c <__printf_chk@plt+0x2825c>
   3ad08:	b	3ac74 <__printf_chk@plt+0x295b4>
   3ad0c:	bl	1148c <__stack_chk_fail@plt>
   3ad10:	andeq	ip, r7, r0, lsl sp
   3ad14:	andeq	r5, r8, r8, lsr #19
   3ad18:	push	{r4, r5, r6, r7, r8, lr}
   3ad1c:	sub	sp, sp, #16
   3ad20:	ldr	r6, [pc, #184]	; 3ade0 <__printf_chk@plt+0x29720>
   3ad24:	ldr	r4, [r0, #28]
   3ad28:	ldr	r3, [r6]
   3ad2c:	cmp	r4, #0
   3ad30:	str	r3, [sp, #12]
   3ad34:	beq	3adb4 <__printf_chk@plt+0x296f4>
   3ad38:	ldr	r2, [r4, #4]
   3ad3c:	ldr	r3, [r4]
   3ad40:	cmp	r2, #0
   3ad44:	beq	3adcc <__printf_chk@plt+0x2970c>
   3ad48:	mov	r5, r1
   3ad4c:	ldr	r8, [r1, #32]
   3ad50:	ldr	r7, [r1, #36]	; 0x24
   3ad54:	b	3ad5c <__printf_chk@plt+0x2969c>
   3ad58:	ldr	r3, [r4]
   3ad5c:	mov	r0, r4
   3ad60:	ldr	r3, [r3, #176]	; 0xb0
   3ad64:	mov	r1, r5
   3ad68:	blx	r3
   3ad6c:	ldr	r4, [r4, #4]
   3ad70:	cmp	r4, #0
   3ad74:	bne	3ad58 <__printf_chk@plt+0x29698>
   3ad78:	mov	r1, r8
   3ad7c:	add	r0, sp, #4
   3ad80:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3ad84:	mov	r1, r7
   3ad88:	add	r0, sp, #8
   3ad8c:	bl	4a790 <__printf_chk@plt+0x390d0>
   3ad90:	ldr	r3, [pc, #76]	; 3ade4 <__printf_chk@plt+0x29724>
   3ad94:	ldr	r2, [pc, #76]	; 3ade8 <__printf_chk@plt+0x29728>
   3ad98:	ldr	r0, [sp, #4]
   3ad9c:	ldr	r1, [r3]
   3ada0:	ldr	r2, [r2]
   3ada4:	ldr	r3, [sp, #8]
   3ada8:	mul	r2, r2, r0
   3adac:	mul	r3, r3, r1
   3adb0:	strd	r2, [r5, #32]
   3adb4:	ldr	r2, [sp, #12]
   3adb8:	ldr	r3, [r6]
   3adbc:	cmp	r2, r3
   3adc0:	bne	3addc <__printf_chk@plt+0x2971c>
   3adc4:	add	sp, sp, #16
   3adc8:	pop	{r4, r5, r6, r7, r8, pc}
   3adcc:	ldr	r3, [r3, #180]	; 0xb4
   3add0:	mov	r0, r4
   3add4:	blx	r3
   3add8:	b	3adb4 <__printf_chk@plt+0x296f4>
   3addc:	bl	1148c <__stack_chk_fail@plt>
   3ade0:	andeq	ip, r7, r0, lsl sp
   3ade4:	andeq	sp, r7, r4, rrx
   3ade8:	andeq	sp, r7, r8, rrx
   3adec:	push	{r4, r5, r6, r7, lr}
   3adf0:	sub	sp, sp, #20
   3adf4:	ldr	r5, [pc, #120]	; 3ae74 <__printf_chk@plt+0x297b4>
   3adf8:	ldr	r3, [r0]
   3adfc:	ldr	r7, [r1, #32]
   3ae00:	ldr	r2, [r5]
   3ae04:	ldr	r3, [r3, #176]	; 0xb0
   3ae08:	str	r2, [sp, #12]
   3ae0c:	ldr	r6, [r1, #36]	; 0x24
   3ae10:	mov	r4, r1
   3ae14:	blx	r3
   3ae18:	mov	r1, r7
   3ae1c:	add	r0, sp, #4
   3ae20:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3ae24:	mov	r1, r6
   3ae28:	add	r0, sp, #8
   3ae2c:	bl	4a790 <__printf_chk@plt+0x390d0>
   3ae30:	ldr	r3, [pc, #64]	; 3ae78 <__printf_chk@plt+0x297b8>
   3ae34:	ldr	r2, [pc, #64]	; 3ae7c <__printf_chk@plt+0x297bc>
   3ae38:	ldr	r0, [sp, #4]
   3ae3c:	ldr	r1, [r3]
   3ae40:	ldr	r2, [r2]
   3ae44:	ldr	r3, [sp, #8]
   3ae48:	mul	r2, r2, r0
   3ae4c:	mul	r3, r3, r1
   3ae50:	ldr	r0, [sp, #12]
   3ae54:	ldr	r1, [r5]
   3ae58:	str	r2, [r4, #32]
   3ae5c:	cmp	r0, r1
   3ae60:	str	r3, [r4, #36]	; 0x24
   3ae64:	bne	3ae70 <__printf_chk@plt+0x297b0>
   3ae68:	add	sp, sp, #20
   3ae6c:	pop	{r4, r5, r6, r7, pc}
   3ae70:	bl	1148c <__stack_chk_fail@plt>
   3ae74:	andeq	ip, r7, r0, lsl sp
   3ae78:	andeq	sp, r7, r4, rrx
   3ae7c:	andeq	sp, r7, r8, rrx
   3ae80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ae84:	mov	r7, r0
   3ae88:	ldr	r8, [pc, #240]	; 3af80 <__printf_chk@plt+0x298c0>
   3ae8c:	ldr	r0, [r0, #28]
   3ae90:	sub	sp, sp, #8
   3ae94:	ldr	r3, [r8]
   3ae98:	cmp	r0, #0
   3ae9c:	str	r3, [sp, #4]
   3aea0:	beq	3af64 <__printf_chk@plt+0x298a4>
   3aea4:	mov	sl, r1
   3aea8:	mov	r2, r0
   3aeac:	mov	r4, #0
   3aeb0:	ldr	r2, [r2, #4]
   3aeb4:	add	r4, r4, #1
   3aeb8:	cmp	r2, #0
   3aebc:	bne	3aeb0 <__printf_chk@plt+0x297f0>
   3aec0:	ldr	r3, [r0]
   3aec4:	ldr	r6, [pc, #184]	; 3af84 <__printf_chk@plt+0x298c4>
   3aec8:	ldr	r3, [r3, #152]	; 0x98
   3aecc:	blx	r3
   3aed0:	mov	r1, r0
   3aed4:	mov	r0, sp
   3aed8:	bl	4a790 <__printf_chk@plt+0x390d0>
   3aedc:	ldr	r5, [sp]
   3aee0:	ldr	r2, [r6]
   3aee4:	ldr	r3, [sl, #36]	; 0x24
   3aee8:	mul	r4, r5, r4
   3aeec:	ldr	r9, [r7, #28]
   3aef0:	sub	r5, r4, r5
   3aef4:	cmp	r9, #0
   3aef8:	add	r5, r5, r5, lsr #31
   3aefc:	asr	r5, r5, #1
   3af00:	mla	r3, r5, r2, r3
   3af04:	str	r3, [sl, #36]	; 0x24
   3af08:	beq	3af44 <__printf_chk@plt+0x29884>
   3af0c:	ldr	r3, [r9]
   3af10:	mov	r1, sl
   3af14:	mov	r0, r9
   3af18:	ldr	r3, [r3, #180]	; 0xb4
   3af1c:	blx	r3
   3af20:	ldr	r3, [sp]
   3af24:	ldr	r2, [r6]
   3af28:	ldr	r1, [sl, #36]	; 0x24
   3af2c:	rsb	r3, r3, #0
   3af30:	ldr	r9, [r9, #4]
   3af34:	mla	r3, r2, r3, r1
   3af38:	cmp	r9, #0
   3af3c:	str	r3, [sl, #36]	; 0x24
   3af40:	bne	3af0c <__printf_chk@plt+0x2984c>
   3af44:	ldr	r1, [pc, #60]	; 3af88 <__printf_chk@plt+0x298c8>
   3af48:	ldr	ip, [r7, #32]
   3af4c:	ldr	r0, [sl, #32]
   3af50:	ldr	r1, [r1]
   3af54:	sub	r4, r4, r5
   3af58:	mla	r3, r2, r4, r3
   3af5c:	mla	r2, ip, r1, r0
   3af60:	strd	r2, [sl, #32]
   3af64:	ldr	r2, [sp, #4]
   3af68:	ldr	r3, [r8]
   3af6c:	cmp	r2, r3
   3af70:	bne	3af7c <__printf_chk@plt+0x298bc>
   3af74:	add	sp, sp, #8
   3af78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3af7c:	bl	1148c <__stack_chk_fail@plt>
   3af80:	andeq	ip, r7, r0, lsl sp
   3af84:	andeq	sp, r7, r4, rrx
   3af88:	andeq	sp, r7, r8, rrx
   3af8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3af90:	mov	r5, r0
   3af94:	ldr	r6, [pc, #736]	; 3b27c <__printf_chk@plt+0x29bbc>
   3af98:	ldr	r0, [r0, #32]
   3af9c:	sub	sp, sp, #12
   3afa0:	ldr	r3, [r6]
   3afa4:	cmp	r0, #0
   3afa8:	mov	r4, r1
   3afac:	str	r3, [sp, #4]
   3afb0:	beq	3b25c <__printf_chk@plt+0x29b9c>
   3afb4:	ldr	r3, [r0]
   3afb8:	ldr	r3, [r3, #152]	; 0x98
   3afbc:	blx	r3
   3afc0:	mov	r1, r0
   3afc4:	mov	r0, sp
   3afc8:	bl	4a790 <__printf_chk@plt+0x390d0>
   3afcc:	ldr	r3, [r5, #32]
   3afd0:	mov	r0, r3
   3afd4:	ldr	r3, [r3]
   3afd8:	ldr	r3, [r3, #144]	; 0x90
   3afdc:	blx	r3
   3afe0:	ldr	r3, [pc, #664]	; 3b280 <__printf_chk@plt+0x29bc0>
   3afe4:	ldr	r3, [r3]
   3afe8:	mov	r8, r0
   3afec:	ldr	r0, [r5, #28]
   3aff0:	cmp	r0, r3
   3aff4:	blt	3b060 <__printf_chk@plt+0x299a0>
   3aff8:	ldr	sl, [sp]
   3affc:	ldr	r9, [pc, #640]	; 3b284 <__printf_chk@plt+0x29bc4>
   3b000:	mov	r1, sl
   3b004:	bl	11504 <__aeabi_idivmod@plt>
   3b008:	ldr	r2, [r4, #36]	; 0x24
   3b00c:	ldr	r3, [r9]
   3b010:	subs	r7, r0, #0
   3b014:	mov	fp, r1
   3b018:	bne	3b0bc <__printf_chk@plt+0x299fc>
   3b01c:	ldr	r0, [r5, #32]
   3b020:	mla	r3, r3, r1, r2
   3b024:	ldr	r2, [r0]
   3b028:	str	r3, [r4, #36]	; 0x24
   3b02c:	ldr	r3, [r2, #28]
   3b030:	blx	r3
   3b034:	ldr	r3, [pc, #588]	; 3b288 <__printf_chk@plt+0x29bc8>
   3b038:	ldr	r2, [r4, #32]
   3b03c:	ldr	r3, [r3]
   3b040:	mla	r0, r3, r0, r2
   3b044:	str	r0, [r4, #32]
   3b048:	ldr	r2, [sp, #4]
   3b04c:	ldr	r3, [r6]
   3b050:	cmp	r2, r3
   3b054:	bne	3b278 <__printf_chk@plt+0x29bb8>
   3b058:	add	sp, sp, #12
   3b05c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b060:	rsb	r0, r0, #0
   3b064:	ldr	r1, [sp]
   3b068:	bl	11504 <__aeabi_idivmod@plt>
   3b06c:	cmp	r0, #0
   3b070:	mov	r7, r1
   3b074:	bne	3b15c <__printf_chk@plt+0x29a9c>
   3b078:	ldr	r3, [r5, #32]
   3b07c:	rsb	r7, r7, #0
   3b080:	mov	r0, r3
   3b084:	ldr	r3, [r3]
   3b088:	ldr	r3, [r3, #28]
   3b08c:	blx	r3
   3b090:	ldr	r2, [pc, #492]	; 3b284 <__printf_chk@plt+0x29bc4>
   3b094:	ldr	r3, [pc, #492]	; 3b288 <__printf_chk@plt+0x29bc8>
   3b098:	ldr	r1, [r4, #36]	; 0x24
   3b09c:	ldr	ip, [r2]
   3b0a0:	ldr	r3, [r3]
   3b0a4:	ldr	r2, [r4, #32]
   3b0a8:	mla	r7, ip, r7, r1
   3b0ac:	str	r7, [r4, #36]	; 0x24
   3b0b0:	mla	r0, r3, r0, r2
   3b0b4:	str	r0, [r4, #32]
   3b0b8:	b	3b048 <__printf_chk@plt+0x29988>
   3b0bc:	mla	sl, r3, sl, r2
   3b0c0:	cmp	r8, #0
   3b0c4:	str	sl, [r4, #36]	; 0x24
   3b0c8:	beq	3b0ec <__printf_chk@plt+0x29a2c>
   3b0cc:	ldr	r3, [r5, #32]
   3b0d0:	mov	r1, r4
   3b0d4:	mov	r0, r3
   3b0d8:	ldr	r3, [r3]
   3b0dc:	ldr	r3, [r3, #180]	; 0xb4
   3b0e0:	blx	r3
   3b0e4:	ldr	r3, [r9]
   3b0e8:	ldr	sl, [r4, #36]	; 0x24
   3b0ec:	mla	r3, r3, fp, sl
   3b0f0:	sub	r7, r7, #1
   3b0f4:	cmp	r7, #0
   3b0f8:	str	r3, [r4, #36]	; 0x24
   3b0fc:	ble	3b134 <__printf_chk@plt+0x29a74>
   3b100:	ldr	r3, [r5, #32]
   3b104:	mov	r1, r4
   3b108:	mov	r0, r3
   3b10c:	ldr	r3, [r3]
   3b110:	ldr	r3, [r3, #180]	; 0xb4
   3b114:	blx	r3
   3b118:	ldr	r3, [sp]
   3b11c:	ldr	r1, [r9]
   3b120:	ldr	r2, [r4, #36]	; 0x24
   3b124:	subs	r7, r7, #1
   3b128:	mla	r3, r1, r3, r2
   3b12c:	str	r3, [r4, #36]	; 0x24
   3b130:	bne	3b100 <__printf_chk@plt+0x29a40>
   3b134:	ldr	r3, [r4, #24]
   3b138:	cmp	r3, #0
   3b13c:	beq	3b048 <__printf_chk@plt+0x29988>
   3b140:	ldr	r3, [r5, #32]
   3b144:	mov	r1, r4
   3b148:	mov	r0, r3
   3b14c:	ldr	r3, [r3]
   3b150:	ldr	r3, [r3, #176]	; 0xb0
   3b154:	blx	r3
   3b158:	b	3b048 <__printf_chk@plt+0x29988>
   3b15c:	sub	sl, r0, #1
   3b160:	cmp	sl, #0
   3b164:	ldr	r9, [pc, #280]	; 3b284 <__printf_chk@plt+0x29bc4>
   3b168:	ble	3b1a4 <__printf_chk@plt+0x29ae4>
   3b16c:	ldr	r3, [r5, #32]
   3b170:	mov	r1, r4
   3b174:	mov	r0, r3
   3b178:	ldr	r3, [r3]
   3b17c:	ldr	r3, [r3, #180]	; 0xb4
   3b180:	blx	r3
   3b184:	ldr	r3, [sp]
   3b188:	ldr	r1, [r9]
   3b18c:	ldr	r2, [r4, #36]	; 0x24
   3b190:	rsb	r3, r3, #0
   3b194:	subs	sl, sl, #1
   3b198:	mla	r3, r1, r3, r2
   3b19c:	str	r3, [r4, #36]	; 0x24
   3b1a0:	bne	3b16c <__printf_chk@plt+0x29aac>
   3b1a4:	cmp	r8, #0
   3b1a8:	beq	3b218 <__printf_chk@plt+0x29b58>
   3b1ac:	ldr	r3, [r5, #32]
   3b1b0:	mov	r1, r4
   3b1b4:	mov	r0, r3
   3b1b8:	ldr	r3, [r3]
   3b1bc:	rsb	r7, r7, #0
   3b1c0:	ldr	r3, [r3, #180]	; 0xb4
   3b1c4:	blx	r3
   3b1c8:	ldr	r2, [r9]
   3b1cc:	ldr	r3, [r4, #36]	; 0x24
   3b1d0:	ldr	r1, [r4, #24]
   3b1d4:	mla	r7, r2, r7, r3
   3b1d8:	cmp	r1, #0
   3b1dc:	str	r7, [r4, #36]	; 0x24
   3b1e0:	beq	3b204 <__printf_chk@plt+0x29b44>
   3b1e4:	ldr	r3, [r5, #32]
   3b1e8:	mov	r1, r4
   3b1ec:	mov	r0, r3
   3b1f0:	ldr	r3, [r3]
   3b1f4:	ldr	r3, [r3, #176]	; 0xb0
   3b1f8:	blx	r3
   3b1fc:	ldr	r2, [r9]
   3b200:	ldr	r7, [r4, #36]	; 0x24
   3b204:	ldr	r3, [sp]
   3b208:	rsb	r3, r3, #0
   3b20c:	mla	r3, r2, r3, r7
   3b210:	str	r3, [r4, #36]	; 0x24
   3b214:	b	3b048 <__printf_chk@plt+0x29988>
   3b218:	ldr	r3, [r4, #24]
   3b21c:	cmp	r3, #0
   3b220:	beq	3b23c <__printf_chk@plt+0x29b7c>
   3b224:	ldr	r3, [r5, #32]
   3b228:	mov	r1, r4
   3b22c:	mov	r0, r3
   3b230:	ldr	r3, [r3]
   3b234:	ldr	r3, [r3, #176]	; 0xb0
   3b238:	blx	r3
   3b23c:	ldr	r3, [sp]
   3b240:	ldr	r2, [r9]
   3b244:	rsb	r3, r3, #0
   3b248:	sub	r7, r3, r7
   3b24c:	ldr	r3, [r4, #36]	; 0x24
   3b250:	mla	r7, r2, r7, r3
   3b254:	str	r7, [r4, #36]	; 0x24
   3b258:	b	3b048 <__printf_chk@plt+0x29988>
   3b25c:	ldr	r1, [pc, #32]	; 3b284 <__printf_chk@plt+0x29bc4>
   3b260:	ldr	r3, [r5, #28]
   3b264:	ldr	r2, [r4, #36]	; 0x24
   3b268:	ldr	r1, [r1]
   3b26c:	mla	r3, r1, r3, r2
   3b270:	str	r3, [r4, #36]	; 0x24
   3b274:	b	3b048 <__printf_chk@plt+0x29988>
   3b278:	bl	1148c <__stack_chk_fail@plt>
   3b27c:	andeq	ip, r7, r0, lsl sp
   3b280:	andeq	r5, r8, r8, lsr #19
   3b284:	andeq	sp, r7, r4, rrx
   3b288:	andeq	sp, r7, r8, rrx
   3b28c:	push	{r4, r5, r6, lr}
   3b290:	subs	r4, r3, #0
   3b294:	mov	r5, r0
   3b298:	beq	3b2bc <__printf_chk@plt+0x29bfc>
   3b29c:	ldr	r3, [r4]
   3b2a0:	mov	r0, r4
   3b2a4:	mov	r1, r5
   3b2a8:	ldr	r3, [r3, #96]	; 0x60
   3b2ac:	blx	r3
   3b2b0:	ldr	r4, [r4, #4]
   3b2b4:	cmp	r4, #0
   3b2b8:	bne	3b29c <__printf_chk@plt+0x29bdc>
   3b2bc:	ldr	r1, [r5, #28]
   3b2c0:	mov	r0, #10
   3b2c4:	pop	{r4, r5, r6, lr}
   3b2c8:	b	11564 <fputc@plt>
   3b2cc:	ldr	r1, [r1, #28]
   3b2d0:	mov	r0, #32
   3b2d4:	b	11564 <fputc@plt>
   3b2d8:	mov	r3, r1
   3b2dc:	ldr	r1, [r0, #28]
   3b2e0:	mov	r0, r3
   3b2e4:	b	114a4 <putc@plt>
   3b2e8:	mov	r3, r1
   3b2ec:	ldr	r1, [r0, #28]
   3b2f0:	mov	r0, r3
   3b2f4:	b	114a4 <putc@plt>
   3b2f8:	ldr	r3, [pc, #80]	; 3b350 <__printf_chk@plt+0x29c90>
   3b2fc:	ldr	r0, [r3]
   3b300:	cmp	r0, #1
   3b304:	ble	3b348 <__printf_chk@plt+0x29c88>
   3b308:	ldr	r2, [r3, #4]
   3b30c:	ldr	r3, [r2, #4]
   3b310:	cmp	r3, #0
   3b314:	beq	3b348 <__printf_chk@plt+0x29c88>
   3b318:	add	r2, r2, #4
   3b31c:	mov	r3, #1
   3b320:	b	3b330 <__printf_chk@plt+0x29c70>
   3b324:	ldr	r1, [r2, #4]!
   3b328:	cmp	r1, #0
   3b32c:	beq	3b340 <__printf_chk@plt+0x29c80>
   3b330:	add	r3, r3, #1
   3b334:	cmp	r3, r0
   3b338:	bne	3b324 <__printf_chk@plt+0x29c64>
   3b33c:	b	51224 <__printf_chk@plt+0x3fb64>
   3b340:	mov	r0, r3
   3b344:	b	51224 <__printf_chk@plt+0x3fb64>
   3b348:	mov	r0, #1
   3b34c:	b	51224 <__printf_chk@plt+0x3fb64>
   3b350:	andeq	r5, r8, r8, ror #17
   3b354:	push	{r4, r5, r6, lr}
   3b358:	mov	r4, r1
   3b35c:	ldr	lr, [r0, #20]
   3b360:	mov	r5, r2
   3b364:	cmp	lr, #0
   3b368:	beq	3b384 <__printf_chk@plt+0x29cc4>
   3b36c:	ldr	lr, [r0, #24]
   3b370:	cmp	lr, #0
   3b374:	beq	3b384 <__printf_chk@plt+0x29cc4>
   3b378:	ldr	ip, [r0]
   3b37c:	ldr	r6, [ip, #60]	; 0x3c
   3b380:	blx	r6
   3b384:	ldr	r2, [pc, #24]	; 3b3a4 <__printf_chk@plt+0x29ce4>
   3b388:	ldr	r3, [pc, #24]	; 3b3a8 <__printf_chk@plt+0x29ce8>
   3b38c:	ldr	r1, [r2]
   3b390:	ldr	r0, [r3]
   3b394:	mul	r1, r1, r5
   3b398:	mul	r0, r0, r4
   3b39c:	pop	{r4, r5, r6, lr}
   3b3a0:	b	28f28 <__printf_chk@plt+0x17868>
   3b3a4:	andeq	sp, r7, r4, rrx
   3b3a8:	andeq	sp, r7, r8, rrx
   3b3ac:	push	{r4, r5, r6, r7, r8, lr}
   3b3b0:	mov	r6, r0
   3b3b4:	ldr	r5, [pc, #176]	; 3b46c <__printf_chk@plt+0x29dac>
   3b3b8:	ldr	r4, [r5]
   3b3bc:	cmp	r4, r0
   3b3c0:	bgt	3b458 <__printf_chk@plt+0x29d98>
   3b3c4:	cmp	r4, #0
   3b3c8:	addne	r0, r4, r4, lsl #1
   3b3cc:	moveq	r0, #10
   3b3d0:	addne	r0, r0, r0, lsr #31
   3b3d4:	ldr	r7, [r5, #4]
   3b3d8:	asrne	r0, r0, #1
   3b3dc:	cmp	r0, r6
   3b3e0:	addle	r0, r6, #10
   3b3e4:	cmn	r0, #-536870910	; 0xe0000002
   3b3e8:	str	r0, [r5]
   3b3ec:	lslls	r0, r0, #2
   3b3f0:	mvnhi	r0, #0
   3b3f4:	bl	113d8 <_Znaj@plt>
   3b3f8:	cmp	r4, #0
   3b3fc:	str	r0, [r5, #4]
   3b400:	bne	3b440 <__printf_chk@plt+0x29d80>
   3b404:	cmp	r7, #0
   3b408:	bne	3b44c <__printf_chk@plt+0x29d8c>
   3b40c:	ldr	r1, [r5]
   3b410:	cmp	r4, r1
   3b414:	popge	{r4, r5, r6, r7, r8, pc}
   3b418:	ldr	r3, [r5, #4]
   3b41c:	sub	r4, r4, #-1073741823	; 0xc0000001
   3b420:	sub	r2, r3, #4
   3b424:	add	r2, r2, r1, lsl #2
   3b428:	add	r3, r3, r4, lsl #2
   3b42c:	mov	r1, #0
   3b430:	str	r1, [r3, #4]!
   3b434:	cmp	r3, r2
   3b438:	bne	3b430 <__printf_chk@plt+0x29d70>
   3b43c:	pop	{r4, r5, r6, r7, r8, pc}
   3b440:	lsl	r2, r4, #2
   3b444:	mov	r1, r7
   3b448:	bl	1157c <memcpy@plt>
   3b44c:	mov	r0, r7
   3b450:	bl	114f8 <_ZdaPv@plt>
   3b454:	b	3b40c <__printf_chk@plt+0x29d4c>
   3b458:	ldr	r1, [pc, #16]	; 3b470 <__printf_chk@plt+0x29db0>
   3b45c:	ldr	r0, [pc, #16]	; 3b474 <__printf_chk@plt+0x29db4>
   3b460:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3b464:	ldr	r4, [r5]
   3b468:	b	3b3c4 <__printf_chk@plt+0x29d04>
   3b46c:	andeq	r5, r8, r8, ror #17
   3b470:			; <UNDEFINED> instruction: 0x0005babc
   3b474:	andeq	r1, r0, r5, ror #13
   3b478:	ldr	r2, [r0, #32]
   3b47c:	ldr	r3, [r1, #32]
   3b480:	cmp	r2, r3
   3b484:	beq	3b490 <__printf_chk@plt+0x29dd0>
   3b488:	mov	r0, #0
   3b48c:	bx	lr
   3b490:	cmp	r2, #0
   3b494:	push	{r4, r5, r6, lr}
   3b498:	mov	r4, r1
   3b49c:	mov	r5, r0
   3b4a0:	beq	3b4c0 <__printf_chk@plt+0x29e00>
   3b4a4:	ldr	r1, [r1, #28]
   3b4a8:	ldr	r0, [r0, #28]
   3b4ac:	bl	11654 <memcmp@plt>
   3b4b0:	cmp	r0, #0
   3b4b4:	beq	3b4c0 <__printf_chk@plt+0x29e00>
   3b4b8:	mov	r0, #0
   3b4bc:	pop	{r4, r5, r6, pc}
   3b4c0:	ldr	r0, [r5, #40]	; 0x28
   3b4c4:	ldr	r3, [r4, #40]	; 0x28
   3b4c8:	sub	r0, r0, r3
   3b4cc:	clz	r0, r0
   3b4d0:	lsr	r0, r0, #5
   3b4d4:	pop	{r4, r5, r6, pc}
   3b4d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b4dc:	ldr	r5, [pc, #468]	; 3b6b8 <__printf_chk@plt+0x29ff8>
   3b4e0:	ldr	r3, [r0, #28]
   3b4e4:	ldr	r2, [r5]
   3b4e8:	cmp	r3, r2
   3b4ec:	bge	3b510 <__printf_chk@plt+0x29e50>
   3b4f0:	ldr	ip, [pc, #452]	; 3b6bc <__printf_chk@plt+0x29ffc>
   3b4f4:	ldr	r2, [r1, #32]
   3b4f8:	ldr	ip, [ip]
   3b4fc:	mla	r3, ip, r3, r2
   3b500:	str	r3, [r1, #32]
   3b504:	ldr	r3, [r0, #28]
   3b508:	rsb	r3, r3, #0
   3b50c:	str	r3, [r0, #28]
   3b510:	ldr	r3, [r0, #32]
   3b514:	cmp	r3, #0
   3b518:	beq	3b654 <__printf_chk@plt+0x29f94>
   3b51c:	ldr	r2, [r3]
   3b520:	mov	r6, r0
   3b524:	mov	r0, r3
   3b528:	ldr	r3, [r2, #28]
   3b52c:	mov	r4, r1
   3b530:	blx	r3
   3b534:	ldr	r8, [r5]
   3b538:	cmp	r0, r8
   3b53c:	mov	r7, r0
   3b540:	ble	3b670 <__printf_chk@plt+0x29fb0>
   3b544:	ldr	r9, [r6, #28]
   3b548:	mov	r1, r0
   3b54c:	mov	r0, r9
   3b550:	bl	11504 <__aeabi_idivmod@plt>
   3b554:	cmp	r0, #0
   3b558:	mov	sl, r1
   3b55c:	mov	r5, r0
   3b560:	bne	3b5c0 <__printf_chk@plt+0x29f00>
   3b564:	sub	r7, r9, r7
   3b568:	ldr	r8, [pc, #332]	; 3b6bc <__printf_chk@plt+0x29ffc>
   3b56c:	add	r5, r7, r7, lsr #31
   3b570:	ldr	r3, [r4, #32]
   3b574:	ldr	r2, [r8]
   3b578:	asr	r5, r5, #1
   3b57c:	ldr	r1, [r4, #24]
   3b580:	mla	r3, r5, r2, r3
   3b584:	cmp	r1, #0
   3b588:	str	r3, [r4, #32]
   3b58c:	beq	3b5b0 <__printf_chk@plt+0x29ef0>
   3b590:	ldr	r3, [r6, #32]
   3b594:	mov	r1, r4
   3b598:	mov	r0, r3
   3b59c:	ldr	r3, [r3]
   3b5a0:	ldr	r3, [r3, #176]	; 0xb0
   3b5a4:	blx	r3
   3b5a8:	ldr	r2, [r8]
   3b5ac:	ldr	r3, [r4, #32]
   3b5b0:	sub	r7, r7, r5
   3b5b4:	mla	r7, r2, r7, r3
   3b5b8:	str	r7, [r4, #32]
   3b5bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b5c0:	cmp	r8, r1
   3b5c4:	blt	3b5f8 <__printf_chk@plt+0x29f38>
   3b5c8:	subs	r5, r5, #1
   3b5cc:	mov	r1, r4
   3b5d0:	popmi	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b5d4:	ldr	r3, [r4, #24]
   3b5d8:	cmp	r3, #0
   3b5dc:	beq	3b5c8 <__printf_chk@plt+0x29f08>
   3b5e0:	ldr	r3, [r6, #32]
   3b5e4:	mov	r0, r3
   3b5e8:	ldr	r3, [r3]
   3b5ec:	ldr	r3, [r3, #176]	; 0xb0
   3b5f0:	blx	r3
   3b5f4:	b	3b5c8 <__printf_chk@plt+0x29f08>
   3b5f8:	ldr	r3, [r6, #32]
   3b5fc:	mov	r0, r3
   3b600:	ldr	r3, [r3]
   3b604:	ldr	r3, [r3, #148]	; 0x94
   3b608:	blx	r3
   3b60c:	cmp	r0, #0
   3b610:	beq	3b6a0 <__printf_chk@plt+0x29fe0>
   3b614:	ldr	r3, [r4, #24]
   3b618:	cmp	r3, #0
   3b61c:	beq	3b638 <__printf_chk@plt+0x29f78>
   3b620:	ldr	r3, [r6, #32]
   3b624:	mov	r1, r4
   3b628:	mov	r0, r3
   3b62c:	ldr	r3, [r3]
   3b630:	ldr	r3, [r3, #176]	; 0xb0
   3b634:	blx	r3
   3b638:	ldr	r2, [pc, #124]	; 3b6bc <__printf_chk@plt+0x29ffc>
   3b63c:	ldr	r3, [r4, #32]
   3b640:	sub	r7, sl, r7
   3b644:	ldr	r2, [r2]
   3b648:	mla	r7, r2, r7, r3
   3b64c:	str	r7, [r4, #32]
   3b650:	b	3b5c8 <__printf_chk@plt+0x29f08>
   3b654:	ldr	ip, [pc, #96]	; 3b6bc <__printf_chk@plt+0x29ffc>
   3b658:	ldr	r3, [r0, #28]
   3b65c:	ldr	r2, [r1, #32]
   3b660:	ldr	r0, [ip]
   3b664:	mla	r3, r0, r3, r2
   3b668:	str	r3, [r1, #32]
   3b66c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b670:	ldr	r3, [pc, #72]	; 3b6c0 <__printf_chk@plt+0x2a000>
   3b674:	ldr	r0, [pc, #72]	; 3b6c4 <__printf_chk@plt+0x2a004>
   3b678:	mov	r2, r3
   3b67c:	mov	r1, r3
   3b680:	bl	29fe4 <__printf_chk@plt+0x18924>
   3b684:	ldr	r1, [pc, #48]	; 3b6bc <__printf_chk@plt+0x29ffc>
   3b688:	ldr	r3, [r6, #28]
   3b68c:	ldr	r2, [r4, #32]
   3b690:	ldr	r1, [r1]
   3b694:	mla	r3, r1, r3, r2
   3b698:	str	r3, [r4, #32]
   3b69c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b6a0:	ldr	r3, [pc, #20]	; 3b6bc <__printf_chk@plt+0x29ffc>
   3b6a4:	ldr	r7, [r4, #32]
   3b6a8:	ldr	r3, [r3]
   3b6ac:	mla	r7, r3, sl, r7
   3b6b0:	str	r7, [r4, #32]
   3b6b4:	b	3b5c8 <__printf_chk@plt+0x29f08>
   3b6b8:	andeq	r5, r8, ip, lsr #19
   3b6bc:	andeq	sp, r7, r8, rrx
   3b6c0:	andeq	r6, r8, r0, lsr #15
   3b6c4:	ldrdeq	fp, [r5], -ip
   3b6c8:	push	{r4, r5, r6, lr}
   3b6cc:	mov	r4, r0
   3b6d0:	mov	r0, r1
   3b6d4:	mov	r5, r1
   3b6d8:	mov	r6, r2
   3b6dc:	bl	28ecc <__printf_chk@plt+0x1780c>
   3b6e0:	cmp	r0, #0
   3b6e4:	str	r0, [r4, #20]
   3b6e8:	popeq	{r4, r5, r6, pc}
   3b6ec:	ldr	r3, [r4]
   3b6f0:	mov	r2, r6
   3b6f4:	mov	r1, r5
   3b6f8:	mov	r0, r4
   3b6fc:	ldr	r3, [r3, #56]	; 0x38
   3b700:	pop	{r4, r5, r6, lr}
   3b704:	bx	r3
   3b708:	ldr	r3, [r0, #28]
   3b70c:	mov	r2, #20
   3b710:	mov	r1, #1
   3b714:	ldr	r0, [pc]	; 3b71c <__printf_chk@plt+0x2a05c>
   3b718:	b	11570 <fwrite@plt>
   3b71c:	andeq	fp, r5, r8, lsl fp
   3b720:	ldr	r3, [pc, #36]	; 3b74c <__printf_chk@plt+0x2a08c>
   3b724:	push	{r4, lr}
   3b728:	ldr	r3, [r3]
   3b72c:	ldr	r4, [r0, #28]
   3b730:	cmp	r3, #0
   3b734:	bne	3b744 <__printf_chk@plt+0x2a084>
   3b738:	ldr	r0, [r4, #20]
   3b73c:	and	r0, r0, #8
   3b740:	pop	{r4, pc}
   3b744:	bl	2a41c <__printf_chk@plt+0x18d5c>
   3b748:	b	3b738 <__printf_chk@plt+0x2a078>
   3b74c:	andeq	r2, r8, r0, asr #30
   3b750:	ldr	r3, [pc, #36]	; 3b77c <__printf_chk@plt+0x2a0bc>
   3b754:	push	{r4, lr}
   3b758:	ldr	r3, [r3]
   3b75c:	ldr	r4, [r0, #28]
   3b760:	cmp	r3, #0
   3b764:	bne	3b774 <__printf_chk@plt+0x2a0b4>
   3b768:	ldr	r0, [r4, #20]
   3b76c:	and	r0, r0, #16
   3b770:	pop	{r4, pc}
   3b774:	bl	2a41c <__printf_chk@plt+0x18d5c>
   3b778:	b	3b768 <__printf_chk@plt+0x2a0a8>
   3b77c:	andeq	r2, r8, r0, asr #30
   3b780:	ldr	r3, [r0, #32]
   3b784:	ldr	r1, [r0, #28]
   3b788:	ldr	r0, [r3, #8]
   3b78c:	b	4d98c <__printf_chk@plt+0x3c2cc>
   3b790:	ldr	r3, [r0]
   3b794:	push	{r4, r5, r6, lr}
   3b798:	mov	r5, r0
   3b79c:	ldr	r4, [pc, #112]	; 3b814 <__printf_chk@plt+0x2a154>
   3b7a0:	ldr	r3, [r3, #188]	; 0xbc
   3b7a4:	ldr	r6, [r4]
   3b7a8:	blx	r3
   3b7ac:	ldr	r1, [pc, #100]	; 3b818 <__printf_chk@plt+0x2a158>
   3b7b0:	mov	r2, r0
   3b7b4:	mov	r0, r6
   3b7b8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b7bc:	ldr	r3, [r5, #16]
   3b7c0:	cmp	r3, #0
   3b7c4:	beq	3b7d4 <__printf_chk@plt+0x2a114>
   3b7c8:	ldr	r1, [pc, #76]	; 3b81c <__printf_chk@plt+0x2a15c>
   3b7cc:	ldr	r0, [r4]
   3b7d0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b7d4:	ldr	r3, [r5, #12]
   3b7d8:	ldr	r0, [r4]
   3b7dc:	cmp	r3, #0
   3b7e0:	beq	3b7f0 <__printf_chk@plt+0x2a130>
   3b7e4:	ldr	r1, [pc, #52]	; 3b820 <__printf_chk@plt+0x2a160>
   3b7e8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b7ec:	ldr	r0, [r4]
   3b7f0:	ldr	r2, [r5, #20]
   3b7f4:	ldr	r1, [pc, #40]	; 3b824 <__printf_chk@plt+0x2a164>
   3b7f8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b7fc:	ldr	r0, [r4]
   3b800:	ldr	r1, [pc, #32]	; 3b828 <__printf_chk@plt+0x2a168>
   3b804:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b808:	ldr	r0, [r4]
   3b80c:	pop	{r4, r5, r6, lr}
   3b810:	b	1163c <fflush@plt>
   3b814:	andeq	r2, r8, r8, lsr #23
   3b818:	andeq	fp, r5, r0, lsr fp
   3b81c:	andeq	fp, r5, r8, lsr fp
   3b820:	andeq	fp, r5, r8, asr #22
   3b824:	andeq	fp, r5, r4, asr fp
   3b828:	andeq	fp, r5, r4, ror #22
   3b82c:	ldr	r3, [r0]
   3b830:	push	{r4, r5, r6, r7, r8, lr}
   3b834:	mov	r5, r0
   3b838:	ldr	r4, [pc, #148]	; 3b8d4 <__printf_chk@plt+0x2a214>
   3b83c:	ldr	r2, [r0, #28]
   3b840:	ldr	r3, [r3, #188]	; 0xbc
   3b844:	ldr	r7, [r4]
   3b848:	ldrb	r6, [r2, #24]
   3b84c:	blx	r3
   3b850:	ldr	r1, [pc, #128]	; 3b8d8 <__printf_chk@plt+0x2a218>
   3b854:	mov	r2, r0
   3b858:	mov	r0, r7
   3b85c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b860:	cmp	r6, #0
   3b864:	movne	r2, r6
   3b868:	ldreq	r3, [r5, #28]
   3b86c:	ldrne	r1, [pc, #104]	; 3b8dc <__printf_chk@plt+0x2a21c>
   3b870:	ldrne	r0, [r4]
   3b874:	ldreq	r1, [pc, #100]	; 3b8e0 <__printf_chk@plt+0x2a220>
   3b878:	ldreq	r0, [r4]
   3b87c:	ldreq	r2, [r3, #60]	; 0x3c
   3b880:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b884:	ldr	r3, [r5, #16]
   3b888:	cmp	r3, #0
   3b88c:	beq	3b89c <__printf_chk@plt+0x2a1dc>
   3b890:	ldr	r1, [pc, #76]	; 3b8e4 <__printf_chk@plt+0x2a224>
   3b894:	ldr	r0, [r4]
   3b898:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b89c:	ldr	r0, [r5, #12]
   3b8a0:	cmp	r0, #0
   3b8a4:	beq	3b8ac <__printf_chk@plt+0x2a1ec>
   3b8a8:	bl	38960 <__printf_chk@plt+0x272a0>
   3b8ac:	ldr	r2, [r5, #20]
   3b8b0:	ldr	r1, [pc, #48]	; 3b8e8 <__printf_chk@plt+0x2a228>
   3b8b4:	ldr	r0, [r4]
   3b8b8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b8bc:	ldr	r0, [r4]
   3b8c0:	ldr	r1, [pc, #36]	; 3b8ec <__printf_chk@plt+0x2a22c>
   3b8c4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   3b8c8:	ldr	r0, [r4]
   3b8cc:	pop	{r4, r5, r6, r7, r8, lr}
   3b8d0:	b	1163c <fflush@plt>
   3b8d4:	andeq	r2, r8, r8, lsr #23
   3b8d8:	andeq	fp, r5, r8, ror #22
   3b8dc:	andeq	r7, r5, r4, lsr ip
   3b8e0:	andeq	fp, r5, r0, ror fp
   3b8e4:	andeq	fp, r5, r8, lsr fp
   3b8e8:	andeq	fp, r5, r4, asr fp
   3b8ec:	andeq	fp, r5, r4, ror fp
   3b8f0:	mov	r3, r1
   3b8f4:	mov	r1, r0
   3b8f8:	mov	r0, r3
   3b8fc:	b	24d20 <__printf_chk@plt+0x13660>
   3b900:	push	{r4, lr}
   3b904:	mov	r4, r0
   3b908:	mov	r0, r1
   3b90c:	mov	r1, #31
   3b910:	bl	24a54 <__printf_chk@plt+0x13394>
   3b914:	ldr	r3, [r4]
   3b918:	mov	r0, r4
   3b91c:	pop	{r4, lr}
   3b920:	ldr	r3, [r3, #4]
   3b924:	bx	r3
   3b928:	push	{r4, r5, r6, lr}
   3b92c:	mov	r6, r0
   3b930:	ldr	r4, [r0, #40]	; 0x28
   3b934:	cmp	r4, #0
   3b938:	beq	3b958 <__printf_chk@plt+0x2a298>
   3b93c:	mov	r5, r1
   3b940:	mov	r1, #32
   3b944:	mov	r0, r5
   3b948:	bl	24a54 <__printf_chk@plt+0x13394>
   3b94c:	ldr	r4, [r4, #8]
   3b950:	cmp	r4, #0
   3b954:	bne	3b940 <__printf_chk@plt+0x2a280>
   3b958:	ldr	r3, [r6]
   3b95c:	mov	r0, r6
   3b960:	pop	{r4, r5, r6, lr}
   3b964:	ldr	r3, [r3, #4]
   3b968:	bx	r3
   3b96c:	push	{r4, lr}
   3b970:	mov	r4, r0
   3b974:	mov	r0, r1
   3b978:	mov	r1, #135	; 0x87
   3b97c:	bl	24a54 <__printf_chk@plt+0x13394>
   3b980:	ldr	r3, [r4]
   3b984:	mov	r0, r4
   3b988:	pop	{r4, lr}
   3b98c:	ldr	r3, [r3, #4]
   3b990:	bx	r3
   3b994:	push	{r4, lr}
   3b998:	mov	r4, r0
   3b99c:	mov	r0, r1
   3b9a0:	ldr	r2, [r4, #28]
   3b9a4:	ldrb	r1, [r2, #25]
   3b9a8:	ldrb	ip, [r2, #28]
   3b9ac:	cmp	r1, #0
   3b9b0:	cmpne	ip, #0
   3b9b4:	bne	3b9d0 <__printf_chk@plt+0x2a310>
   3b9b8:	ldrb	r1, [r2, #24]
   3b9bc:	cmp	r1, #0
   3b9c0:	bne	3b9d0 <__printf_chk@plt+0x2a310>
   3b9c4:	mov	r1, r4
   3b9c8:	pop	{r4, lr}
   3b9cc:	b	24d20 <__printf_chk@plt+0x13660>
   3b9d0:	bl	24a54 <__printf_chk@plt+0x13394>
   3b9d4:	ldr	r3, [r4]
   3b9d8:	mov	r0, r4
   3b9dc:	pop	{r4, lr}
   3b9e0:	ldr	r3, [r3, #4]
   3b9e4:	bx	r3
   3b9e8:	push	{r4, lr}
   3b9ec:	mov	r4, r0
   3b9f0:	mov	r0, r1
   3b9f4:	ldr	r2, [r4, #28]
   3b9f8:	ldrb	r1, [r2, #25]
   3b9fc:	ldrb	ip, [r2, #28]
   3ba00:	cmp	r1, #0
   3ba04:	cmpne	ip, #0
   3ba08:	bne	3ba24 <__printf_chk@plt+0x2a364>
   3ba0c:	ldrb	r1, [r2, #24]
   3ba10:	cmp	r1, #0
   3ba14:	bne	3ba24 <__printf_chk@plt+0x2a364>
   3ba18:	mov	r1, r4
   3ba1c:	pop	{r4, lr}
   3ba20:	b	24d20 <__printf_chk@plt+0x13660>
   3ba24:	bl	24a54 <__printf_chk@plt+0x13394>
   3ba28:	ldr	r3, [r4]
   3ba2c:	mov	r0, r4
   3ba30:	pop	{r4, lr}
   3ba34:	ldr	r3, [r3, #4]
   3ba38:	bx	r3
   3ba3c:	push	{r4, r5, r6, lr}
   3ba40:	mov	r5, r0
   3ba44:	mov	r4, r1
   3ba48:	add	r0, r0, #28
   3ba4c:	add	r1, r1, #28
   3ba50:	bl	25a88 <__printf_chk@plt+0x143c8>
   3ba54:	cmp	r0, #0
   3ba58:	popeq	{r4, r5, r6, pc}
   3ba5c:	ldr	r2, [r5, #64]	; 0x40
   3ba60:	ldr	r3, [r4, #64]	; 0x40
   3ba64:	cmp	r2, r3
   3ba68:	beq	3ba74 <__printf_chk@plt+0x2a3b4>
   3ba6c:	mov	r0, #0
   3ba70:	pop	{r4, r5, r6, pc}
   3ba74:	ldr	r2, [r5, #68]	; 0x44
   3ba78:	ldr	r3, [r4, #68]	; 0x44
   3ba7c:	cmp	r2, r3
   3ba80:	bne	3ba6c <__printf_chk@plt+0x2a3ac>
   3ba84:	ldr	r2, [r5, #72]	; 0x48
   3ba88:	ldr	r3, [r4, #72]	; 0x48
   3ba8c:	cmp	r2, r3
   3ba90:	bne	3ba6c <__printf_chk@plt+0x2a3ac>
   3ba94:	ldr	r0, [r5, #76]	; 0x4c
   3ba98:	ldr	r3, [r4, #76]	; 0x4c
   3ba9c:	sub	r0, r0, r3
   3baa0:	clz	r0, r0
   3baa4:	lsr	r0, r0, #5
   3baa8:	pop	{r4, r5, r6, pc}
   3baac:	push	{r4, r5, lr}
   3bab0:	sub	sp, sp, #12
   3bab4:	ldr	r4, [pc, #80]	; 3bb0c <__printf_chk@plt+0x2a44c>
   3bab8:	mov	r1, r0
   3babc:	mov	r5, r0
   3bac0:	ldr	r3, [r4]
   3bac4:	mov	r2, #0
   3bac8:	ldr	r0, [pc, #64]	; 3bb10 <__printf_chk@plt+0x2a450>
   3bacc:	str	r3, [sp, #4]
   3bad0:	bl	13364 <__printf_chk@plt+0x1ca4>
   3bad4:	subs	r1, r0, #0
   3bad8:	streq	r5, [sp]
   3badc:	beq	3baec <__printf_chk@plt+0x2a42c>
   3bae0:	mov	r2, #0
   3bae4:	mov	r0, sp
   3bae8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   3baec:	ldr	r2, [sp, #4]
   3baf0:	ldr	r3, [r4]
   3baf4:	ldr	r0, [sp]
   3baf8:	cmp	r2, r3
   3bafc:	bne	3bb08 <__printf_chk@plt+0x2a448>
   3bb00:	add	sp, sp, #12
   3bb04:	pop	{r4, r5, pc}
   3bb08:	bl	1148c <__stack_chk_fail@plt>
   3bb0c:	andeq	ip, r7, r0, lsl sp
   3bb10:	strdeq	r5, [r8], -r0
   3bb14:	push	{r4, lr}
   3bb18:	mov	r0, #1
   3bb1c:	bl	30944 <__printf_chk@plt+0x1f284>
   3bb20:	subs	r4, r0, #0
   3bb24:	beq	3bb4c <__printf_chk@plt+0x2a48c>
   3bb28:	mov	r0, #0
   3bb2c:	bl	30944 <__printf_chk@plt+0x1f284>
   3bb30:	mov	r1, r4
   3bb34:	cmp	r0, r4
   3bb38:	cmpne	r0, #0
   3bb3c:	mov	r2, r0
   3bb40:	ldr	r0, [pc, #24]	; 3bb60 <__printf_chk@plt+0x2a4a0>
   3bb44:	bne	3bb54 <__printf_chk@plt+0x2a494>
   3bb48:	bl	1358c <__printf_chk@plt+0x1ecc>
   3bb4c:	pop	{r4, lr}
   3bb50:	b	2fb28 <__printf_chk@plt+0x1e468>
   3bb54:	bl	13364 <__printf_chk@plt+0x1ca4>
   3bb58:	pop	{r4, lr}
   3bb5c:	b	2fb28 <__printf_chk@plt+0x1e468>
   3bb60:	strdeq	r5, [r8], -r0
   3bb64:	push	{r4, lr}
   3bb68:	sub	sp, sp, #8
   3bb6c:	ldr	r4, [pc, #92]	; 3bbd0 <__printf_chk@plt+0x2a510>
   3bb70:	ldr	r3, [r4]
   3bb74:	str	r3, [sp, #4]
   3bb78:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   3bb7c:	cmp	r0, #0
   3bb80:	bne	3bbac <__printf_chk@plt+0x2a4ec>
   3bb84:	mov	r3, #1
   3bb88:	ldr	r2, [pc, #68]	; 3bbd4 <__printf_chk@plt+0x2a514>
   3bb8c:	str	r3, [r2]
   3bb90:	bl	2fb28 <__printf_chk@plt+0x1e468>
   3bb94:	ldr	r2, [sp, #4]
   3bb98:	ldr	r3, [r4]
   3bb9c:	cmp	r2, r3
   3bba0:	bne	3bbcc <__printf_chk@plt+0x2a50c>
   3bba4:	add	sp, sp, #8
   3bba8:	pop	{r4, pc}
   3bbac:	mov	r0, sp
   3bbb0:	bl	4a140 <__printf_chk@plt+0x38a80>
   3bbb4:	cmp	r0, #0
   3bbb8:	beq	3bb84 <__printf_chk@plt+0x2a4c4>
   3bbbc:	ldr	r3, [sp]
   3bbc0:	cmp	r3, #2
   3bbc4:	bhi	3bb84 <__printf_chk@plt+0x2a4c4>
   3bbc8:	b	3bb88 <__printf_chk@plt+0x2a4c8>
   3bbcc:	bl	1148c <__stack_chk_fail@plt>
   3bbd0:	andeq	ip, r7, r0, lsl sp
   3bbd4:	andeq	sp, r7, r8, asr r0
   3bbd8:	push	{r4, lr}
   3bbdc:	sub	sp, sp, #8
   3bbe0:	ldr	r4, [pc, #92]	; 3bc44 <__printf_chk@plt+0x2a584>
   3bbe4:	ldr	r3, [r4]
   3bbe8:	str	r3, [sp, #4]
   3bbec:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   3bbf0:	cmp	r0, #0
   3bbf4:	bne	3bc20 <__printf_chk@plt+0x2a560>
   3bbf8:	mov	r3, #1
   3bbfc:	ldr	r2, [pc, #68]	; 3bc48 <__printf_chk@plt+0x2a588>
   3bc00:	str	r3, [r2, #4]
   3bc04:	bl	2fb28 <__printf_chk@plt+0x1e468>
   3bc08:	ldr	r2, [sp, #4]
   3bc0c:	ldr	r3, [r4]
   3bc10:	cmp	r2, r3
   3bc14:	bne	3bc40 <__printf_chk@plt+0x2a580>
   3bc18:	add	sp, sp, #8
   3bc1c:	pop	{r4, pc}
   3bc20:	mov	r0, sp
   3bc24:	bl	4a140 <__printf_chk@plt+0x38a80>
   3bc28:	cmp	r0, #0
   3bc2c:	beq	3bbf8 <__printf_chk@plt+0x2a538>
   3bc30:	ldr	r3, [sp]
   3bc34:	adds	r3, r3, #0
   3bc38:	movne	r3, #1
   3bc3c:	b	3bbfc <__printf_chk@plt+0x2a53c>
   3bc40:	bl	1148c <__stack_chk_fail@plt>
   3bc44:	andeq	ip, r7, r0, lsl sp
   3bc48:	andeq	sp, r7, r8, asr r0
   3bc4c:	push	{r4, lr}
   3bc50:	bl	340f0 <__printf_chk@plt+0x22a30>
   3bc54:	ldr	r4, [pc, #36]	; 3bc80 <__printf_chk@plt+0x2a5c0>
   3bc58:	cmp	r0, #0
   3bc5c:	str	r0, [r4, #40]	; 0x28
   3bc60:	beq	3bc6c <__printf_chk@plt+0x2a5ac>
   3bc64:	pop	{r4, lr}
   3bc68:	b	2fb28 <__printf_chk@plt+0x1e468>
   3bc6c:	ldr	r0, [r4, #44]	; 0x2c
   3bc70:	bl	2a55c <__printf_chk@plt+0x18e9c>
   3bc74:	str	r0, [r4, #40]	; 0x28
   3bc78:	pop	{r4, lr}
   3bc7c:	b	2fb28 <__printf_chk@plt+0x1e468>
   3bc80:	andeq	r5, r8, r8, ror #17
   3bc84:	ldr	r2, [r0, #20]
   3bc88:	cmp	r2, #0
   3bc8c:	bxeq	lr
   3bc90:	ldr	r2, [r0, #24]
   3bc94:	cmp	r2, #0
   3bc98:	bxeq	lr
   3bc9c:	ldr	r3, [r0]
   3bca0:	ldr	r3, [r3, #48]	; 0x30
   3bca4:	bx	r3
   3bca8:	ldr	r3, [r0, #36]	; 0x24
   3bcac:	push	{r4, lr}
   3bcb0:	mov	r4, r0
   3bcb4:	mov	r0, r3
   3bcb8:	ldr	r3, [r3]
   3bcbc:	ldr	r3, [r3, #60]	; 0x3c
   3bcc0:	blx	r3
   3bcc4:	cmp	r0, #0
   3bcc8:	popne	{r4, pc}
   3bccc:	ldr	r3, [r4, #32]
   3bcd0:	pop	{r4, lr}
   3bcd4:	mov	r0, r3
   3bcd8:	ldr	r3, [r3]
   3bcdc:	ldr	r3, [r3, #60]	; 0x3c
   3bce0:	bx	r3
   3bce4:	push	{r4, r5, r6, lr}
   3bce8:	mov	r4, r1
   3bcec:	ldr	r1, [r1, #4]
   3bcf0:	mov	r5, r0
   3bcf4:	cmp	r1, #0
   3bcf8:	beq	3bd00 <__printf_chk@plt+0x2a640>
   3bcfc:	bl	3bce4 <__printf_chk@plt+0x2a624>
   3bd00:	ldr	r3, [r4]
   3bd04:	mov	r1, r5
   3bd08:	mov	r0, r4
   3bd0c:	ldr	r3, [r3, #176]	; 0xb0
   3bd10:	pop	{r4, r5, r6, lr}
   3bd14:	bx	r3
   3bd18:	ldr	r3, [r0, #28]
   3bd1c:	mov	r0, r1
   3bd20:	cmp	r3, #0
   3bd24:	bxeq	lr
   3bd28:	mov	r1, r3
   3bd2c:	b	3bce4 <__printf_chk@plt+0x2a624>
   3bd30:	ldr	r3, [r0, #36]	; 0x24
   3bd34:	ldr	r2, [pc, #364]	; 3bea8 <__printf_chk@plt+0x2a7e8>
   3bd38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bd3c:	sub	sp, sp, #28
   3bd40:	ldrb	r6, [r3, #16]
   3bd44:	ldr	r2, [r2]
   3bd48:	ldrb	r7, [r3, #17]
   3bd4c:	cmp	r6, #0
   3bd50:	str	r2, [sp, #20]
   3bd54:	ldr	r2, [r3, #32]
   3bd58:	ldrne	r6, [r3, #28]
   3bd5c:	movne	sl, #1
   3bd60:	moveq	sl, r6
   3bd64:	cmp	r7, #0
   3bd68:	mov	r8, r0
   3bd6c:	mov	r5, r1
   3bd70:	str	r2, [sp]
   3bd74:	ldr	r9, [r0, #32]
   3bd78:	bne	3be44 <__printf_chk@plt+0x2a784>
   3bd7c:	ldr	r2, [pc, #296]	; 3beac <__printf_chk@plt+0x2a7ec>
   3bd80:	ldr	fp, [pc, #296]	; 3beb0 <__printf_chk@plt+0x2a7f0>
   3bd84:	ldr	r4, [r2]
   3bd88:	cmp	sl, #0
   3bd8c:	beq	3bdf8 <__printf_chk@plt+0x2a738>
   3bd90:	cmp	r9, #0
   3bd94:	ldr	r2, [r5, #32]
   3bd98:	ldr	sl, [r5, #36]	; 0x24
   3bd9c:	beq	3bdb4 <__printf_chk@plt+0x2a6f4>
   3bda0:	mov	r1, r9
   3bda4:	mov	r0, r5
   3bda8:	str	r2, [sp, #4]
   3bdac:	bl	3bce4 <__printf_chk@plt+0x2a624>
   3bdb0:	ldr	r2, [sp, #4]
   3bdb4:	mov	r1, r2
   3bdb8:	add	r0, sp, #12
   3bdbc:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3bdc0:	mov	r1, sl
   3bdc4:	add	r0, sp, #16
   3bdc8:	bl	4a790 <__printf_chk@plt+0x390d0>
   3bdcc:	ldr	r2, [fp]
   3bdd0:	ldr	r1, [pc, #220]	; 3beb4 <__printf_chk@plt+0x2a7f4>
   3bdd4:	ldr	lr, [sp, #12]
   3bdd8:	mul	r6, r2, r6
   3bddc:	ldr	r0, [r1]
   3bde0:	ldr	ip, [sp, #16]
   3bde4:	mla	r6, lr, r2, r6
   3bde8:	mul	r2, r0, ip
   3bdec:	ldr	r9, [r8, #32]
   3bdf0:	str	r6, [r5, #32]
   3bdf4:	str	r2, [r5, #36]	; 0x24
   3bdf8:	cmp	r9, #0
   3bdfc:	beq	3be0c <__printf_chk@plt+0x2a74c>
   3be00:	mov	r1, r9
   3be04:	mov	r0, r5
   3be08:	bl	3bce4 <__printf_chk@plt+0x2a624>
   3be0c:	cmp	r7, #0
   3be10:	ldr	r3, [fp]
   3be14:	ldreq	r1, [sp]
   3be18:	ldr	r2, [r5, #32]
   3be1c:	mlane	r4, r3, r4, r2
   3be20:	mlaeq	r4, r3, r1, r2
   3be24:	ldr	r3, [pc, #124]	; 3bea8 <__printf_chk@plt+0x2a7e8>
   3be28:	ldr	r2, [sp, #20]
   3be2c:	str	r4, [r5, #32]
   3be30:	ldr	r3, [r3]
   3be34:	cmp	r2, r3
   3be38:	bne	3bea4 <__printf_chk@plt+0x2a7e4>
   3be3c:	add	sp, sp, #28
   3be40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3be44:	cmp	r9, #0
   3be48:	ldr	r4, [r3, #36]	; 0x24
   3be4c:	beq	3be74 <__printf_chk@plt+0x2a7b4>
   3be50:	ldr	r3, [r9]
   3be54:	mov	r0, r9
   3be58:	ldr	r3, [r3, #28]
   3be5c:	blx	r3
   3be60:	ldr	r9, [r9, #4]
   3be64:	cmp	r9, #0
   3be68:	sub	r4, r4, r0
   3be6c:	bne	3be50 <__printf_chk@plt+0x2a790>
   3be70:	ldr	r9, [r8, #32]
   3be74:	cmp	sl, #0
   3be78:	subne	r4, r4, r6
   3be7c:	ldr	fp, [pc, #44]	; 3beb0 <__printf_chk@plt+0x2a7f0>
   3be80:	add	r2, r4, r4, lsr #31
   3be84:	ldr	r0, [r5, #32]
   3be88:	ldr	ip, [fp]
   3be8c:	asr	r2, r2, #1
   3be90:	sub	r4, r4, r2
   3be94:	mla	r2, ip, r2, r0
   3be98:	mov	r7, #1
   3be9c:	str	r2, [r5, #32]
   3bea0:	b	3bd88 <__printf_chk@plt+0x2a6c8>
   3bea4:	bl	1148c <__stack_chk_fail@plt>
   3bea8:	andeq	ip, r7, r0, lsl sp
   3beac:	andeq	r5, r8, ip, lsr #19
   3beb0:	andeq	sp, r7, r8, rrx
   3beb4:	andeq	sp, r7, r4, rrx
   3beb8:	push	{r4, lr}
   3bebc:	ldr	r0, [r0, #28]
   3bec0:	bl	1163c <fflush@plt>
   3bec4:	cmp	r0, #0
   3bec8:	popge	{r4, pc}
   3becc:	ldr	r3, [pc, #16]	; 3bee4 <__printf_chk@plt+0x2a824>
   3bed0:	ldr	r0, [pc, #16]	; 3bee8 <__printf_chk@plt+0x2a828>
   3bed4:	mov	r2, r3
   3bed8:	mov	r1, r3
   3bedc:	pop	{r4, lr}
   3bee0:	b	2a00c <__printf_chk@plt+0x1894c>
   3bee4:	andeq	r6, r8, r0, lsr #15
   3bee8:	andeq	fp, r5, r8, ror fp
   3beec:	push	{r4, lr}
   3bef0:	mov	r4, r0
   3bef4:	mov	r0, r1
   3bef8:	ldrb	r2, [r4, #32]
   3befc:	cmp	r2, #0
   3bf00:	beq	3bf20 <__printf_chk@plt+0x2a860>
   3bf04:	mov	r1, #9
   3bf08:	bl	24a54 <__printf_chk@plt+0x13394>
   3bf0c:	ldr	r3, [r4]
   3bf10:	mov	r0, r4
   3bf14:	pop	{r4, lr}
   3bf18:	ldr	r3, [r3, #4]
   3bf1c:	bx	r3
   3bf20:	mov	r1, r4
   3bf24:	pop	{r4, lr}
   3bf28:	b	24d20 <__printf_chk@plt+0x13660>
   3bf2c:	push	{r4, lr}
   3bf30:	mov	r4, r0
   3bf34:	mov	r0, r1
   3bf38:	ldrb	r2, [r4, #33]	; 0x21
   3bf3c:	cmp	r2, #0
   3bf40:	beq	3bf60 <__printf_chk@plt+0x2a8a0>
   3bf44:	mov	r1, #136	; 0x88
   3bf48:	bl	24a54 <__printf_chk@plt+0x13394>
   3bf4c:	ldr	r3, [r4]
   3bf50:	mov	r0, r4
   3bf54:	pop	{r4, lr}
   3bf58:	ldr	r3, [r3, #4]
   3bf5c:	bx	r3
   3bf60:	mov	r1, r4
   3bf64:	pop	{r4, lr}
   3bf68:	b	24d20 <__printf_chk@plt+0x13660>
   3bf6c:	ldr	r3, [r0, #36]	; 0x24
   3bf70:	push	{r4, lr}
   3bf74:	mov	r4, r0
   3bf78:	mov	r0, r3
   3bf7c:	ldr	r3, [r3]
   3bf80:	ldr	r3, [r3, #76]	; 0x4c
   3bf84:	blx	r3
   3bf88:	cmp	r0, #1
   3bf8c:	popeq	{r4, pc}
   3bf90:	cmp	r0, #2
   3bf94:	beq	3bfac <__printf_chk@plt+0x2a8ec>
   3bf98:	cmp	r0, #0
   3bf9c:	popeq	{r4, pc}
   3bfa0:	ldr	r1, [pc, #28]	; 3bfc4 <__printf_chk@plt+0x2a904>
   3bfa4:	ldr	r0, [pc, #28]	; 3bfc8 <__printf_chk@plt+0x2a908>
   3bfa8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3bfac:	ldr	r3, [r4, #32]
   3bfb0:	pop	{r4, lr}
   3bfb4:	mov	r0, r3
   3bfb8:	ldr	r3, [r3]
   3bfbc:	ldr	r3, [r3, #76]	; 0x4c
   3bfc0:	bx	r3
   3bfc4:			; <UNDEFINED> instruction: 0x0005babc
   3bfc8:	andeq	r0, r0, r9, ror #25
   3bfcc:	push	{r4, r5, r6, lr}
   3bfd0:	sub	sp, sp, #8
   3bfd4:	subs	ip, r1, #0
   3bfd8:	mov	r4, r0
   3bfdc:	str	r1, [sp, #4]
   3bfe0:	mov	r5, r2
   3bfe4:	mov	r6, r3
   3bfe8:	blt	3c09c <__printf_chk@plt+0x2a9dc>
   3bfec:	cmp	ip, #0
   3bff0:	bne	3c058 <__printf_chk@plt+0x2a998>
   3bff4:	ldr	r3, [r4, #36]	; 0x24
   3bff8:	str	r3, [r6]
   3bffc:	ldr	r2, [r4, #32]
   3c000:	str	ip, [r4, #36]	; 0x24
   3c004:	cmp	r2, #0
   3c008:	movne	r1, r2
   3c00c:	bne	3c020 <__printf_chk@plt+0x2a960>
   3c010:	ldr	r3, [r4, #4]
   3c014:	str	r3, [r5]
   3c018:	b	3c038 <__printf_chk@plt+0x2a978>
   3c01c:	mov	r1, r3
   3c020:	ldr	r3, [r1, #4]
   3c024:	cmp	r3, #0
   3c028:	bne	3c01c <__printf_chk@plt+0x2a95c>
   3c02c:	ldr	r3, [r4, #4]
   3c030:	str	r3, [r1, #4]
   3c034:	str	r2, [r5]
   3c038:	ldr	r3, [r4]
   3c03c:	mov	r2, #0
   3c040:	str	r2, [r4, #32]
   3c044:	ldr	r3, [r3, #4]
   3c048:	mov	r0, r4
   3c04c:	blx	r3
   3c050:	add	sp, sp, #8
   3c054:	pop	{r4, r5, r6, pc}
   3c058:	ldr	r2, [r4, #4]
   3c05c:	sub	ip, ip, #1
   3c060:	str	r2, [r5]
   3c064:	mov	r3, r6
   3c068:	mov	r2, r5
   3c06c:	ldr	r0, [r4, #28]
   3c070:	add	r1, sp, #4
   3c074:	str	ip, [sp, #4]
   3c078:	bl	39c90 <__printf_chk@plt+0x285d0>
   3c07c:	ldr	r3, [r4]
   3c080:	mov	r2, #0
   3c084:	str	r2, [r4, #28]
   3c088:	ldr	r3, [r3, #4]
   3c08c:	mov	r0, r4
   3c090:	blx	r3
   3c094:	add	sp, sp, #8
   3c098:	pop	{r4, r5, r6, pc}
   3c09c:	ldr	r1, [pc, #12]	; 3c0b0 <__printf_chk@plt+0x2a9f0>
   3c0a0:	ldr	r0, [pc, #12]	; 3c0b4 <__printf_chk@plt+0x2a9f4>
   3c0a4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3c0a8:	ldr	ip, [sp, #4]
   3c0ac:	b	3bfec <__printf_chk@plt+0x2a92c>
   3c0b0:			; <UNDEFINED> instruction: 0x0005babc
   3c0b4:	andeq	r0, r0, r6, lsr #29
   3c0b8:	ldrb	r3, [r0, #44]	; 0x2c
   3c0bc:	cmp	r3, #101	; 0x65
   3c0c0:	ldr	r3, [pc, #60]	; 3c104 <__printf_chk@plt+0x2aa44>
   3c0c4:	beq	3c0fc <__printf_chk@plt+0x2aa3c>
   3c0c8:	ldr	r1, [r0, #28]
   3c0cc:	ldr	r2, [r3]
   3c0d0:	cmp	r1, #0
   3c0d4:	ble	3c0f4 <__printf_chk@plt+0x2aa34>
   3c0d8:	ldr	r3, [r0, #48]	; 0x30
   3c0dc:	add	r0, r3, r1, lsl #3
   3c0e0:	ldr	r1, [r3, #4]
   3c0e4:	add	r3, r3, #8
   3c0e8:	cmp	r3, r0
   3c0ec:	add	r2, r2, r1
   3c0f0:	bne	3c0e0 <__printf_chk@plt+0x2aa20>
   3c0f4:	mov	r0, r2
   3c0f8:	bx	lr
   3c0fc:	ldr	r0, [r3]
   3c100:	bx	lr
   3c104:	andeq	r5, r8, r8, lsr #19
   3c108:	push	{r4, r5, r6, lr}
   3c10c:	mov	r5, r0
   3c110:	ldr	r4, [r0, #28]
   3c114:	cmp	r4, #0
   3c118:	beq	3c154 <__printf_chk@plt+0x2aa94>
   3c11c:	ldr	r3, [r4]
   3c120:	mov	r0, r4
   3c124:	ldr	r3, [r3, #160]	; 0xa0
   3c128:	blx	r3
   3c12c:	subs	r4, r0, #0
   3c130:	beq	3c14c <__printf_chk@plt+0x2aa8c>
   3c134:	ldr	r3, [r4]
   3c138:	str	r4, [r5, #28]
   3c13c:	mov	r4, r5
   3c140:	ldr	r3, [r3, #40]	; 0x28
   3c144:	blx	r3
   3c148:	str	r0, [r5, #32]
   3c14c:	mov	r0, r4
   3c150:	pop	{r4, r5, r6, pc}
   3c154:	ldr	r3, [r1]
   3c158:	mov	r0, r1
   3c15c:	mov	r6, r1
   3c160:	ldr	r3, [r3, #40]	; 0x28
   3c164:	blx	r3
   3c168:	cmp	r0, #0
   3c16c:	beq	3c14c <__printf_chk@plt+0x2aa8c>
   3c170:	mov	r4, r5
   3c174:	str	r0, [r5, #32]
   3c178:	str	r6, [r5, #28]
   3c17c:	mov	r0, r4
   3c180:	pop	{r4, r5, r6, pc}
   3c184:	ldrb	r3, [r0, #32]
   3c188:	cmp	r3, #0
   3c18c:	bxne	lr
   3c190:	push	{r4, r5, r6, r7, r8, lr}
   3c194:	mov	r6, r1
   3c198:	ldr	r1, [r1]
   3c19c:	mov	r4, r2
   3c1a0:	cmp	r1, #0
   3c1a4:	mov	r5, r0
   3c1a8:	ble	3c1ec <__printf_chk@plt+0x2ab2c>
   3c1ac:	cmp	r1, #1
   3c1b0:	ldr	r7, [r4]
   3c1b4:	beq	3c208 <__printf_chk@plt+0x2ab48>
   3c1b8:	mov	r0, r7
   3c1bc:	bl	11558 <__aeabi_idiv@plt>
   3c1c0:	sub	r7, r7, r0
   3c1c4:	str	r7, [r4]
   3c1c8:	ldr	r3, [r5, #28]
   3c1cc:	add	r3, r3, r0
   3c1d0:	str	r3, [r5, #28]
   3c1d4:	ldr	r3, [r6]
   3c1d8:	mov	r2, #1
   3c1dc:	sub	r3, r3, #1
   3c1e0:	str	r3, [r6]
   3c1e4:	strb	r2, [r5, #32]
   3c1e8:	pop	{r4, r5, r6, r7, r8, pc}
   3c1ec:	ldr	r1, [pc, #48]	; 3c224 <__printf_chk@plt+0x2ab64>
   3c1f0:	ldr	r0, [pc, #48]	; 3c228 <__printf_chk@plt+0x2ab68>
   3c1f4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3c1f8:	ldr	r1, [r6]
   3c1fc:	ldr	r7, [r4]
   3c200:	cmp	r1, #1
   3c204:	bne	3c1b8 <__printf_chk@plt+0x2aaf8>
   3c208:	ldr	r2, [pc, #28]	; 3c22c <__printf_chk@plt+0x2ab6c>
   3c20c:	ldr	r3, [r5, #28]
   3c210:	ldr	r2, [r2]
   3c214:	add	r7, r3, r7
   3c218:	str	r7, [r5, #28]
   3c21c:	str	r2, [r4]
   3c220:	b	3c1d4 <__printf_chk@plt+0x2ab14>
   3c224:			; <UNDEFINED> instruction: 0x0005babc
   3c228:	muleq	r0, r9, ip
   3c22c:	andeq	r5, r8, ip, lsr #19
   3c230:	push	{r4, r5, r6, lr}
   3c234:	ldr	r5, [pc, #92]	; 3c298 <__printf_chk@plt+0x2abd8>
   3c238:	ldr	r6, [r0, #28]
   3c23c:	ldr	r3, [r5]
   3c240:	cmp	r3, #0
   3c244:	bne	3c268 <__printf_chk@plt+0x2aba8>
   3c248:	ldr	r0, [r6, #20]
   3c24c:	tst	r0, #1
   3c250:	bne	3c260 <__printf_chk@plt+0x2aba0>
   3c254:	ands	r0, r0, #32
   3c258:	movne	r0, #2
   3c25c:	pop	{r4, r5, r6, pc}
   3c260:	mov	r0, #1
   3c264:	pop	{r4, r5, r6, pc}
   3c268:	mov	r4, r0
   3c26c:	bl	2a41c <__printf_chk@plt+0x18d5c>
   3c270:	ldr	r3, [r6, #20]
   3c274:	tst	r3, #1
   3c278:	bne	3c260 <__printf_chk@plt+0x2aba0>
   3c27c:	ldr	r3, [r5]
   3c280:	ldr	r4, [r4, #28]
   3c284:	cmp	r3, #0
   3c288:	beq	3c290 <__printf_chk@plt+0x2abd0>
   3c28c:	bl	2a41c <__printf_chk@plt+0x18d5c>
   3c290:	ldr	r0, [r4, #20]
   3c294:	b	3c254 <__printf_chk@plt+0x2ab94>
   3c298:	andeq	r2, r8, r0, asr #30
   3c29c:	ldr	r3, [r0, #36]	; 0x24
   3c2a0:	ldrb	r2, [r3, #17]
   3c2a4:	cmp	r2, #0
   3c2a8:	bne	3c308 <__printf_chk@plt+0x2ac48>
   3c2ac:	push	{r4, r5, r6, lr}
   3c2b0:	mov	r6, r0
   3c2b4:	ldr	r2, [pc, #84]	; 3c310 <__printf_chk@plt+0x2ac50>
   3c2b8:	ldr	r4, [r0, #32]
   3c2bc:	cmp	r4, #0
   3c2c0:	ldr	r5, [r2]
   3c2c4:	beq	3c2ec <__printf_chk@plt+0x2ac2c>
   3c2c8:	ldr	r3, [r4]
   3c2cc:	mov	r0, r4
   3c2d0:	ldr	r3, [r3, #28]
   3c2d4:	blx	r3
   3c2d8:	ldr	r4, [r4, #4]
   3c2dc:	cmp	r4, #0
   3c2e0:	add	r5, r5, r0
   3c2e4:	bne	3c2c8 <__printf_chk@plt+0x2ac08>
   3c2e8:	ldr	r3, [r6, #36]	; 0x24
   3c2ec:	ldrb	r2, [r3, #16]
   3c2f0:	ldr	r0, [r3, #32]
   3c2f4:	cmp	r2, #0
   3c2f8:	ldrne	r2, [r3, #28]
   3c2fc:	addne	r5, r5, r2
   3c300:	add	r0, r5, r0
   3c304:	pop	{r4, r5, r6, pc}
   3c308:	ldr	r0, [r3, #36]	; 0x24
   3c30c:	bx	lr
   3c310:	andeq	r5, r8, ip, lsr #19
   3c314:	push	{r4, r5, r6, lr}
   3c318:	sub	sp, sp, #8
   3c31c:	ldr	r4, [pc, #104]	; 3c38c <__printf_chk@plt+0x2accc>
   3c320:	ldr	ip, [pc, #104]	; 3c390 <__printf_chk@plt+0x2acd0>
   3c324:	mov	r2, #72	; 0x48
   3c328:	ldr	r3, [r4]
   3c32c:	mov	r5, r0
   3c330:	mov	r6, r1
   3c334:	mov	r0, #2
   3c338:	ldr	r1, [ip]
   3c33c:	str	r3, [sp, #4]
   3c340:	bl	48c40 <__printf_chk@plt+0x37580>
   3c344:	mov	r1, r0
   3c348:	mov	r0, sp
   3c34c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3c350:	ldr	r2, [r5, #28]
   3c354:	ldr	r3, [sp]
   3c358:	cmp	r2, r3
   3c35c:	bge	3c378 <__printf_chk@plt+0x2acb8>
   3c360:	ldr	r2, [sp, #4]
   3c364:	ldr	r3, [r4]
   3c368:	cmp	r2, r3
   3c36c:	bne	3c388 <__printf_chk@plt+0x2acc8>
   3c370:	add	sp, sp, #8
   3c374:	pop	{r4, r5, r6, pc}
   3c378:	ldr	r1, [r6, #28]
   3c37c:	mov	r0, #32
   3c380:	bl	11564 <fputc@plt>
   3c384:	b	3c360 <__printf_chk@plt+0x2aca0>
   3c388:	bl	1148c <__stack_chk_fail@plt>
   3c38c:	andeq	ip, r7, r0, lsl sp
   3c390:	muleq	r8, r8, r9
   3c394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c398:	mov	fp, r0
   3c39c:	ldr	r8, [pc, #912]	; 3c734 <__printf_chk@plt+0x2b074>
   3c3a0:	sub	sp, sp, #84	; 0x54
   3c3a4:	sub	r1, r1, #67	; 0x43
   3c3a8:	ldr	r0, [r8]
   3c3ac:	mov	r4, r2
   3c3b0:	mov	r7, r3
   3c3b4:	str	r0, [sp, #76]	; 0x4c
   3c3b8:	ldr	r5, [fp, #44]	; 0x2c
   3c3bc:	ldr	r6, [fp, #40]	; 0x28
   3c3c0:	cmp	r1, #49	; 0x31
   3c3c4:	ldrls	pc, [pc, r1, lsl #2]
   3c3c8:	b	3c68c <__printf_chk@plt+0x2afcc>
   3c3cc:	muleq	r3, ip, r5
   3c3d0:	andeq	ip, r3, ip, lsl #13
   3c3d4:	andeq	ip, r3, r4, ror #11
   3c3d8:	andeq	ip, r3, ip, lsl #13
   3c3dc:	andeq	ip, r3, ip, lsl #13
   3c3e0:	andeq	ip, r3, ip, lsl #13
   3c3e4:	andeq	ip, r3, ip, lsl #13
   3c3e8:	andeq	ip, r3, ip, lsl #13
   3c3ec:	andeq	ip, r3, ip, lsl #13
   3c3f0:	andeq	ip, r3, ip, lsl #13
   3c3f4:	andeq	ip, r3, ip, lsl #13
   3c3f8:	andeq	ip, r3, ip, lsl #13
   3c3fc:	andeq	ip, r3, ip, lsl #13
   3c400:	andeq	ip, r3, r8, lsr r6
   3c404:	andeq	ip, r3, ip, lsl #13
   3c408:	andeq	ip, r3, ip, lsl #13
   3c40c:	andeq	ip, r3, ip, lsl #13
   3c410:	andeq	ip, r3, ip, lsl #13
   3c414:	andeq	ip, r3, ip, lsl #13
   3c418:	andeq	ip, r3, ip, lsl #13
   3c41c:	andeq	ip, r3, ip, lsl #13
   3c420:	andeq	ip, r3, ip, lsl #13
   3c424:	andeq	ip, r3, ip, lsl #13
   3c428:	andeq	ip, r3, ip, lsl #13
   3c42c:	andeq	ip, r3, ip, lsl #13
   3c430:	andeq	ip, r3, ip, lsl #13
   3c434:	andeq	ip, r3, ip, lsl #13
   3c438:	andeq	ip, r3, ip, lsl #13
   3c43c:	andeq	ip, r3, ip, lsl #13
   3c440:	andeq	ip, r3, ip, lsl #13
   3c444:	muleq	r3, r4, r4
   3c448:	andeq	ip, r3, ip, lsl #13
   3c44c:	muleq	r3, ip, r5
   3c450:	andeq	ip, r3, ip, lsl #13
   3c454:	andeq	ip, r3, r4, ror #11
   3c458:	andeq	ip, r3, ip, lsl #13
   3c45c:	andeq	ip, r3, ip, lsl #13
   3c460:	andeq	ip, r3, ip, lsl #13
   3c464:	andeq	ip, r3, ip, lsl #13
   3c468:	andeq	ip, r3, ip, lsl #13
   3c46c:	andeq	ip, r3, ip, lsl #13
   3c470:	andeq	ip, r3, ip, ror #9
   3c474:	andeq	ip, r3, ip, lsl #13
   3c478:	andeq	ip, r3, ip, lsl #13
   3c47c:	andeq	ip, r3, ip, lsl #13
   3c480:	andeq	ip, r3, r8, lsr r6
   3c484:	andeq	ip, r3, ip, lsl #13
   3c488:	andeq	ip, r3, ip, lsl #13
   3c48c:	andeq	ip, r3, ip, lsl #13
   3c490:	andeq	ip, r3, r4, asr r5
   3c494:	ldr	sl, [pc, #668]	; 3c738 <__printf_chk@plt+0x2b078>
   3c498:	ldr	r9, [pc, #668]	; 3c73c <__printf_chk@plt+0x2b07c>
   3c49c:	ldmib	r4, {r0, ip}
   3c4a0:	ldr	r1, [r2]
   3c4a4:	ldr	r2, [sl]
   3c4a8:	ldr	r3, [r9]
   3c4ac:	mul	r1, r2, r1
   3c4b0:	mul	r2, r2, ip
   3c4b4:	ldr	ip, [r4, #12]
   3c4b8:	mul	r0, r3, r0
   3c4bc:	mul	r3, r3, ip
   3c4c0:	str	r1, [sp, #60]	; 0x3c
   3c4c4:	str	r0, [sp, #64]	; 0x40
   3c4c8:	add	r1, sp, #40	; 0x28
   3c4cc:	add	r0, sp, #60	; 0x3c
   3c4d0:	str	r2, [sp, #68]	; 0x44
   3c4d4:	str	r3, [sp, #72]	; 0x48
   3c4d8:	bl	4fbd8 <__printf_chk@plt+0x3e518>
   3c4dc:	cmp	r0, #0
   3c4e0:	bne	3c6d4 <__printf_chk@plt+0x2b014>
   3c4e4:	ldr	r5, [fp, #44]	; 0x2c
   3c4e8:	ldr	r6, [fp, #40]	; 0x28
   3c4ec:	mov	r1, r6
   3c4f0:	mov	r0, r5
   3c4f4:	bl	28f28 <__printf_chk@plt+0x17868>
   3c4f8:	cmp	r7, #0
   3c4fc:	ble	3c53c <__printf_chk@plt+0x2ae7c>
   3c500:	ldr	sl, [pc, #560]	; 3c738 <__printf_chk@plt+0x2b078>
   3c504:	ldr	r9, [pc, #560]	; 3c73c <__printf_chk@plt+0x2b07c>
   3c508:	add	r7, r4, r7, lsl #3
   3c50c:	ldr	r1, [r4]
   3c510:	ldr	r3, [r4, #4]
   3c514:	ldr	r0, [sl]
   3c518:	ldr	r2, [r9]
   3c51c:	add	r4, r4, #8
   3c520:	mla	r5, r0, r1, r5
   3c524:	mla	r6, r2, r3, r6
   3c528:	mov	r0, r5
   3c52c:	mov	r1, r6
   3c530:	bl	28f28 <__printf_chk@plt+0x17868>
   3c534:	cmp	r7, r4
   3c538:	bne	3c50c <__printf_chk@plt+0x2ae4c>
   3c53c:	ldr	r2, [sp, #76]	; 0x4c
   3c540:	ldr	r3, [r8]
   3c544:	cmp	r2, r3
   3c548:	bne	3c730 <__printf_chk@plt+0x2b070>
   3c54c:	add	sp, sp, #84	; 0x54
   3c550:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c554:	cmp	r3, #0
   3c558:	ble	3c53c <__printf_chk@plt+0x2ae7c>
   3c55c:	ldr	sl, [pc, #468]	; 3c738 <__printf_chk@plt+0x2b078>
   3c560:	ldr	r9, [pc, #468]	; 3c73c <__printf_chk@plt+0x2b07c>
   3c564:	add	r7, r2, r3, lsl #3
   3c568:	ldr	r1, [r4]
   3c56c:	ldr	r3, [r4, #4]
   3c570:	ldr	r0, [sl]
   3c574:	ldr	r2, [r9]
   3c578:	add	r4, r4, #8
   3c57c:	mla	r5, r0, r1, r5
   3c580:	mla	r6, r2, r3, r6
   3c584:	mov	r0, r5
   3c588:	mov	r1, r6
   3c58c:	bl	28f28 <__printf_chk@plt+0x17868>
   3c590:	cmp	r7, r4
   3c594:	bne	3c568 <__printf_chk@plt+0x2aea8>
   3c598:	b	3c53c <__printf_chk@plt+0x2ae7c>
   3c59c:	ldr	r7, [pc, #404]	; 3c738 <__printf_chk@plt+0x2b078>
   3c5a0:	ldr	r3, [r2]
   3c5a4:	mov	r0, r5
   3c5a8:	ldr	r1, [r7]
   3c5ac:	mul	r1, r1, r3
   3c5b0:	add	r1, r1, r1, lsr #31
   3c5b4:	sub	r1, r6, r1, asr #1
   3c5b8:	bl	28f28 <__printf_chk@plt+0x17868>
   3c5bc:	ldr	r3, [r7]
   3c5c0:	ldr	r2, [r4]
   3c5c4:	ldr	r0, [fp, #44]	; 0x2c
   3c5c8:	ldr	r1, [fp, #40]	; 0x28
   3c5cc:	mul	r3, r3, r2
   3c5d0:	add	r0, r3, r0
   3c5d4:	add	r3, r3, r3, lsr #31
   3c5d8:	add	r1, r1, r3, asr #1
   3c5dc:	bl	28f28 <__printf_chk@plt+0x17868>
   3c5e0:	b	3c53c <__printf_chk@plt+0x2ae7c>
   3c5e4:	ldr	r7, [pc, #336]	; 3c73c <__printf_chk@plt+0x2b07c>
   3c5e8:	ldr	r3, [r2, #4]
   3c5ec:	mov	r0, r5
   3c5f0:	ldr	r1, [r7]
   3c5f4:	mul	r1, r1, r3
   3c5f8:	add	r1, r1, r1, lsr #31
   3c5fc:	sub	r1, r6, r1, asr #1
   3c600:	bl	28f28 <__printf_chk@plt+0x17868>
   3c604:	ldr	r1, [r4, #4]
   3c608:	ldr	r3, [r7]
   3c60c:	ldr	r2, [pc, #292]	; 3c738 <__printf_chk@plt+0x2b078>
   3c610:	ldr	r0, [r4]
   3c614:	mul	r3, r3, r1
   3c618:	ldr	ip, [r2]
   3c61c:	ldr	r1, [fp, #40]	; 0x28
   3c620:	add	r3, r3, r3, lsr #31
   3c624:	ldr	r2, [fp, #44]	; 0x2c
   3c628:	add	r1, r1, r3, asr #1
   3c62c:	mla	r0, ip, r0, r2
   3c630:	bl	28f28 <__printf_chk@plt+0x17868>
   3c634:	b	3c53c <__printf_chk@plt+0x2ae7c>
   3c638:	mov	r1, r6
   3c63c:	mov	r0, r5
   3c640:	bl	28f28 <__printf_chk@plt+0x17868>
   3c644:	cmp	r7, #0
   3c648:	ble	3c53c <__printf_chk@plt+0x2ae7c>
   3c64c:	ldr	sl, [pc, #228]	; 3c738 <__printf_chk@plt+0x2b078>
   3c650:	ldr	r9, [pc, #228]	; 3c73c <__printf_chk@plt+0x2b07c>
   3c654:	add	r7, r4, r7, lsl #3
   3c658:	ldr	r1, [r4]
   3c65c:	ldr	r3, [r4, #4]
   3c660:	ldr	r0, [sl]
   3c664:	ldr	r2, [r9]
   3c668:	add	r4, r4, #8
   3c66c:	mla	r5, r0, r1, r5
   3c670:	mla	r6, r2, r3, r6
   3c674:	mov	r0, r5
   3c678:	mov	r1, r6
   3c67c:	bl	28f28 <__printf_chk@plt+0x17868>
   3c680:	cmp	r7, r4
   3c684:	bne	3c658 <__printf_chk@plt+0x2af98>
   3c688:	b	3c53c <__printf_chk@plt+0x2ae7c>
   3c68c:	cmp	r3, #0
   3c690:	ble	3c53c <__printf_chk@plt+0x2ae7c>
   3c694:	ldr	sl, [pc, #156]	; 3c738 <__printf_chk@plt+0x2b078>
   3c698:	ldr	r9, [pc, #156]	; 3c73c <__printf_chk@plt+0x2b07c>
   3c69c:	add	r7, r2, r3, lsl #3
   3c6a0:	ldr	r1, [r4]
   3c6a4:	ldr	r3, [r4, #4]
   3c6a8:	ldr	r0, [sl]
   3c6ac:	ldr	r2, [r9]
   3c6b0:	add	r4, r4, #8
   3c6b4:	mla	r5, r0, r1, r5
   3c6b8:	mla	r6, r2, r3, r6
   3c6bc:	mov	r0, r5
   3c6c0:	mov	r1, r6
   3c6c4:	bl	28f28 <__printf_chk@plt+0x17868>
   3c6c8:	cmp	r7, r4
   3c6cc:	bne	3c6a0 <__printf_chk@plt+0x2afe0>
   3c6d0:	b	3c53c <__printf_chk@plt+0x2ae7c>
   3c6d4:	ldr	ip, [sp, #72]	; 0x48
   3c6d8:	ldr	r2, [sp, #68]	; 0x44
   3c6dc:	add	r3, sp, #36	; 0x24
   3c6e0:	str	ip, [sp, #4]
   3c6e4:	str	r2, [sp]
   3c6e8:	add	ip, sp, #28
   3c6ec:	add	r2, sp, #32
   3c6f0:	str	r3, [sp, #20]
   3c6f4:	add	r3, sp, #24
   3c6f8:	mov	r1, r6
   3c6fc:	mov	r0, r5
   3c700:	str	ip, [sp, #16]
   3c704:	str	r2, [sp, #12]
   3c708:	str	r3, [sp, #8]
   3c70c:	vldr	d1, [sp, #48]	; 0x30
   3c710:	vldr	d0, [sp, #40]	; 0x28
   3c714:	ldrd	r2, [sp, #60]	; 0x3c
   3c718:	bl	4fc60 <__printf_chk@plt+0x3e5a0>
   3c71c:	ldrd	r0, [sp, #24]
   3c720:	bl	28f28 <__printf_chk@plt+0x17868>
   3c724:	ldrd	r0, [sp, #32]
   3c728:	bl	28f28 <__printf_chk@plt+0x17868>
   3c72c:	b	3c53c <__printf_chk@plt+0x2ae7c>
   3c730:	bl	1148c <__stack_chk_fail@plt>
   3c734:	andeq	ip, r7, r0, lsl sp
   3c738:	andeq	sp, r7, r8, rrx
   3c73c:	andeq	sp, r7, r4, rrx
   3c740:	push	{r4, r5, r6, lr}
   3c744:	subs	r4, r0, #0
   3c748:	beq	3c798 <__printf_chk@plt+0x2b0d8>
   3c74c:	ldr	r6, [pc, #80]	; 3c7a4 <__printf_chk@plt+0x2b0e4>
   3c750:	ldr	r5, [pc, #80]	; 3c7a8 <__printf_chk@plt+0x2b0e8>
   3c754:	ldr	r3, [r4]
   3c758:	mov	r0, r4
   3c75c:	ldr	r3, [r3, #76]	; 0x4c
   3c760:	blx	r3
   3c764:	cmp	r0, #1
   3c768:	mov	r3, r0
   3c76c:	beq	3c79c <__printf_chk@plt+0x2b0dc>
   3c770:	cmp	r3, #2
   3c774:	mov	r1, r6
   3c778:	mov	r0, r5
   3c77c:	beq	3c78c <__printf_chk@plt+0x2b0cc>
   3c780:	cmp	r3, #0
   3c784:	beq	3c79c <__printf_chk@plt+0x2b0dc>
   3c788:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3c78c:	ldr	r4, [r4, #4]
   3c790:	cmp	r4, #0
   3c794:	bne	3c754 <__printf_chk@plt+0x2b094>
   3c798:	mov	r3, #2
   3c79c:	mov	r0, r3
   3c7a0:	pop	{r4, r5, r6, pc}
   3c7a4:			; <UNDEFINED> instruction: 0x0005babc
   3c7a8:	strdeq	r0, [r0], -r9
   3c7ac:	ldr	r0, [r0, #28]
   3c7b0:	b	3c740 <__printf_chk@plt+0x2b080>
   3c7b4:	ldrb	r2, [r0, #32]
   3c7b8:	ldrb	r3, [r1, #32]
   3c7bc:	cmp	r2, r3
   3c7c0:	beq	3c7cc <__printf_chk@plt+0x2b10c>
   3c7c4:	mov	r0, #0
   3c7c8:	bx	lr
   3c7cc:	ldr	r2, [r0, #36]	; 0x24
   3c7d0:	ldr	r3, [r1, #36]	; 0x24
   3c7d4:	cmp	r2, r3
   3c7d8:	bne	3c7c4 <__printf_chk@plt+0x2b104>
   3c7dc:	push	{r4, r5, r6, lr}
   3c7e0:	ldr	r5, [r0, #28]
   3c7e4:	ldr	r4, [r1, #28]
   3c7e8:	cmp	r5, #0
   3c7ec:	beq	3c84c <__printf_chk@plt+0x2b18c>
   3c7f0:	cmp	r4, #0
   3c7f4:	beq	3c824 <__printf_chk@plt+0x2b164>
   3c7f8:	ldr	r3, [r5]
   3c7fc:	mov	r0, r5
   3c800:	ldr	r3, [r3, #188]	; 0xbc
   3c804:	blx	r3
   3c808:	ldr	r3, [r4]
   3c80c:	ldr	r3, [r3, #188]	; 0xbc
   3c810:	mov	r6, r0
   3c814:	mov	r0, r4
   3c818:	blx	r3
   3c81c:	cmp	r6, r0
   3c820:	beq	3c82c <__printf_chk@plt+0x2b16c>
   3c824:	mov	r0, #0
   3c828:	pop	{r4, r5, r6, pc}
   3c82c:	ldr	r3, [r5]
   3c830:	mov	r1, r4
   3c834:	mov	r0, r5
   3c838:	ldr	r3, [r3, #184]	; 0xb8
   3c83c:	blx	r3
   3c840:	adds	r0, r0, #0
   3c844:	movne	r0, #1
   3c848:	pop	{r4, r5, r6, pc}
   3c84c:	clz	r0, r4
   3c850:	lsr	r0, r0, #5
   3c854:	pop	{r4, r5, r6, pc}
   3c858:	ldr	r2, [r0, #12]
   3c85c:	ldr	r3, [r0, #4]
   3c860:	cmp	r2, r3
   3c864:	ble	3c870 <__printf_chk@plt+0x2b1b0>
   3c868:	cmp	r3, r1
   3c86c:	blt	3c878 <__printf_chk@plt+0x2b1b8>
   3c870:	ldr	r0, [r0, #8]
   3c874:	bx	lr
   3c878:	cmp	r2, r1
   3c87c:	bgt	3c888 <__printf_chk@plt+0x2b1c8>
   3c880:	ldr	r0, [r0, #16]
   3c884:	bx	lr
   3c888:	push	{r4, r5, r6, lr}
   3c88c:	sub	r2, r2, r3
   3c890:	mov	r4, r0
   3c894:	mov	r6, r1
   3c898:	ldr	r0, [r0, #16]
   3c89c:	sub	r1, r1, r3
   3c8a0:	bl	48c40 <__printf_chk@plt+0x37580>
   3c8a4:	ldr	r3, [r4, #12]
   3c8a8:	ldr	r2, [r4, #4]
   3c8ac:	sub	r1, r3, r6
   3c8b0:	sub	r2, r3, r2
   3c8b4:	mov	r5, r0
   3c8b8:	ldr	r0, [r4, #8]
   3c8bc:	bl	48c40 <__printf_chk@plt+0x37580>
   3c8c0:	add	r0, r5, r0
   3c8c4:	pop	{r4, r5, r6, pc}
   3c8c8:	ldr	r3, [pc, #80]	; 3c920 <__printf_chk@plt+0x2b260>
   3c8cc:	ldr	r0, [r3, #48]	; 0x30
   3c8d0:	cmp	r0, #0
   3c8d4:	beq	3c900 <__printf_chk@plt+0x2b240>
   3c8d8:	ldr	r3, [r0]
   3c8dc:	ldr	r2, [pc, #64]	; 3c924 <__printf_chk@plt+0x2b264>
   3c8e0:	ldr	r3, [r3, #32]
   3c8e4:	cmp	r3, r2
   3c8e8:	bne	3c908 <__printf_chk@plt+0x2b248>
   3c8ec:	ldr	r0, [r0, #20]
   3c8f0:	cmp	r0, #0
   3c8f4:	beq	3c900 <__printf_chk@plt+0x2b240>
   3c8f8:	ldr	r0, [pc, #40]	; 3c928 <__printf_chk@plt+0x2b268>
   3c8fc:	bx	lr
   3c900:	ldr	r0, [pc, #36]	; 3c92c <__printf_chk@plt+0x2b26c>
   3c904:	bx	lr
   3c908:	push	{r4, lr}
   3c90c:	blx	r3
   3c910:	cmp	r0, #0
   3c914:	ldreq	r0, [pc, #16]	; 3c92c <__printf_chk@plt+0x2b26c>
   3c918:	ldrne	r0, [pc, #8]	; 3c928 <__printf_chk@plt+0x2b268>
   3c91c:	pop	{r4, pc}
   3c920:	andeq	r5, r8, r8, ror #17
   3c924:	andeq	r8, r3, r0, lsr pc
   3c928:	andeq	r8, r5, ip, lsr pc
   3c92c:			; <UNDEFINED> instruction: 0x000585bc
   3c930:	ldr	r3, [r2]
   3c934:	push	{r4, r5, r6, r7, r8, lr}
   3c938:	mov	r5, r2
   3c93c:	ldrb	r3, [r3, #2]
   3c940:	mov	r4, r0
   3c944:	mov	r6, r1
   3c948:	cmp	r3, #0
   3c94c:	bne	3caac <__printf_chk@plt+0x2b3ec>
   3c950:	ldrb	r3, [r4, #32]
   3c954:	tst	r3, #1
   3c958:	beq	3ca48 <__printf_chk@plt+0x2b388>
   3c95c:	ldr	r1, [r5]
   3c960:	and	r2, r3, #4
   3c964:	ldrb	r1, [r1, #1]
   3c968:	orrs	r2, r1, r2
   3c96c:	beq	3ca48 <__printf_chk@plt+0x2b388>
   3c970:	ldr	r3, [pc, #324]	; 3cabc <__printf_chk@plt+0x2b3fc>
   3c974:	mov	r0, #40	; 0x28
   3c978:	ldr	r7, [r3]
   3c97c:	bl	5130c <_Znwj@@Base>
   3c980:	ldr	r3, [pc, #312]	; 3cac0 <__printf_chk@plt+0x2b400>
   3c984:	ldr	r1, [r4, #36]	; 0x24
   3c988:	mov	r2, #1
   3c98c:	str	r3, [r0]
   3c990:	mov	r3, #0
   3c994:	str	r3, [r0, #8]
   3c998:	str	r3, [r0, #16]
   3c99c:	str	r3, [r0, #20]
   3c9a0:	str	r3, [r0, #24]
   3c9a4:	str	r3, [r0, #12]
   3c9a8:	ldrb	r3, [r4, #32]
   3c9ac:	str	r6, [r0, #4]
   3c9b0:	mov	r6, r0
   3c9b4:	str	r7, [r0, #28]
   3c9b8:	str	r1, [r0, #36]	; 0x24
   3c9bc:	strh	r2, [r0, #32]
   3c9c0:	tst	r3, #2
   3c9c4:	str	r6, [r4, #4]
   3c9c8:	ldr	r0, [r5]
   3c9cc:	beq	3ca34 <__printf_chk@plt+0x2b374>
   3c9d0:	ldrb	r2, [r0, #1]
   3c9d4:	and	r3, r3, #4
   3c9d8:	orrs	r3, r2, r3
   3c9dc:	beq	3ca34 <__printf_chk@plt+0x2b374>
   3c9e0:	ldr	r3, [pc, #212]	; 3cabc <__printf_chk@plt+0x2b3fc>
   3c9e4:	mov	r0, #40	; 0x28
   3c9e8:	ldr	r6, [r3]
   3c9ec:	bl	5130c <_Znwj@@Base>
   3c9f0:	ldr	r1, [r4, #36]	; 0x24
   3c9f4:	ldr	r2, [pc, #196]	; 3cac0 <__printf_chk@plt+0x2b400>
   3c9f8:	mov	r3, r0
   3c9fc:	ldr	r0, [r5]
   3ca00:	str	r4, [r3, #4]
   3ca04:	mov	r4, r3
   3ca08:	str	r1, [r3, #36]	; 0x24
   3ca0c:	str	r2, [r3]
   3ca10:	mov	r1, #1
   3ca14:	mov	r2, #0
   3ca18:	str	r6, [r3, #28]
   3ca1c:	strh	r1, [r3, #32]
   3ca20:	str	r2, [r3, #8]
   3ca24:	str	r2, [r3, #16]
   3ca28:	str	r2, [r3, #20]
   3ca2c:	str	r2, [r3, #24]
   3ca30:	str	r2, [r3, #12]
   3ca34:	ldr	r3, [r0, #4]
   3ca38:	str	r3, [r5]
   3ca3c:	bl	5135c <_ZdlPv@@Base>
   3ca40:	mov	r0, r4
   3ca44:	pop	{r4, r5, r6, r7, r8, pc}
   3ca48:	ldrb	r2, [r4, #33]	; 0x21
   3ca4c:	tst	r2, #48	; 0x30
   3ca50:	beq	3c9c0 <__printf_chk@plt+0x2b300>
   3ca54:	ands	r7, r3, #8
   3ca58:	bne	3c9c0 <__printf_chk@plt+0x2b300>
   3ca5c:	ldr	r3, [pc, #88]	; 3cabc <__printf_chk@plt+0x2b3fc>
   3ca60:	mov	r0, #40	; 0x28
   3ca64:	ldr	r8, [r3]
   3ca68:	bl	5130c <_Znwj@@Base>
   3ca6c:	ldr	r2, [pc, #76]	; 3cac0 <__printf_chk@plt+0x2b400>
   3ca70:	ldr	r1, [r4, #36]	; 0x24
   3ca74:	ldrb	r3, [r4, #32]
   3ca78:	str	r2, [r0]
   3ca7c:	mov	r2, #1
   3ca80:	str	r6, [r0, #4]
   3ca84:	str	r8, [r0, #28]
   3ca88:	str	r7, [r0, #8]
   3ca8c:	str	r7, [r0, #16]
   3ca90:	str	r7, [r0, #20]
   3ca94:	str	r7, [r0, #24]
   3ca98:	str	r7, [r0, #12]
   3ca9c:	mov	r6, r0
   3caa0:	str	r1, [r0, #36]	; 0x24
   3caa4:	strh	r2, [r0, #32]
   3caa8:	b	3c9c0 <__printf_chk@plt+0x2b300>
   3caac:	ldr	r1, [pc, #16]	; 3cac4 <__printf_chk@plt+0x2b404>
   3cab0:	ldr	r0, [pc, #16]	; 3cac8 <__printf_chk@plt+0x2b408>
   3cab4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3cab8:	b	3c950 <__printf_chk@plt+0x2b290>
   3cabc:	andeq	r5, r8, ip, lsr #19
   3cac0:	andeq	r9, r5, r8, ror #24
   3cac4:			; <UNDEFINED> instruction: 0x0005babc
   3cac8:	andeq	r0, r0, sl, lsl #22
   3cacc:	ldr	r3, [r0, #28]
   3cad0:	cmp	r3, #0
   3cad4:	bxeq	lr
   3cad8:	ldr	r1, [r1, #28]
   3cadc:	mov	r0, #32
   3cae0:	b	11564 <fputc@plt>
   3cae4:	push	{r4, r5, r6, r7, r8, lr}
   3cae8:	mov	r5, r0
   3caec:	mov	r0, #32
   3caf0:	ldr	r7, [r5, #28]
   3caf4:	bl	5130c <_Znwj@@Base>
   3caf8:	ldr	r6, [r5, #12]
   3cafc:	ldr	r1, [pc, #116]	; 3cb78 <__printf_chk@plt+0x2b4b8>
   3cb00:	ldr	r2, [r5, #20]
   3cb04:	mov	r3, #0
   3cb08:	cmp	r6, #0
   3cb0c:	mov	r4, r0
   3cb10:	str	r1, [r0]
   3cb14:	str	r2, [r0, #20]
   3cb18:	str	r3, [r0, #4]
   3cb1c:	str	r3, [r0, #8]
   3cb20:	str	r3, [r0, #16]
   3cb24:	str	r3, [r0, #24]
   3cb28:	beq	3cb58 <__printf_chk@plt+0x2b498>
   3cb2c:	mov	r0, #100	; 0x64
   3cb30:	bl	5130c <_Znwj@@Base>
   3cb34:	mov	r1, r6
   3cb38:	mov	r5, r0
   3cb3c:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cb40:	str	r5, [r4, #12]
   3cb44:	ldr	r3, [pc, #48]	; 3cb7c <__printf_chk@plt+0x2b4bc>
   3cb48:	str	r7, [r4, #28]
   3cb4c:	str	r3, [r4]
   3cb50:	mov	r0, r4
   3cb54:	pop	{r4, r5, r6, r7, r8, pc}
   3cb58:	str	r6, [r0, #12]
   3cb5c:	b	3cb44 <__printf_chk@plt+0x2b484>
   3cb60:	mov	r0, r5
   3cb64:	bl	5135c <_ZdlPv@@Base>
   3cb68:	mov	r0, r4
   3cb6c:	bl	5135c <_ZdlPv@@Base>
   3cb70:	bl	11498 <__cxa_end_cleanup@plt>
   3cb74:	b	3cb68 <__printf_chk@plt+0x2b4a8>
   3cb78:	andeq	r9, r5, r8, lsr sp
   3cb7c:	andeq	r9, r5, r8, lsl #28
   3cb80:	push	{r4, r5, r6, r7, r8, lr}
   3cb84:	mov	r5, r0
   3cb88:	mov	r0, #36	; 0x24
   3cb8c:	ldr	r7, [r5, #28]
   3cb90:	bl	5130c <_Znwj@@Base>
   3cb94:	ldr	r6, [r5, #12]
   3cb98:	ldr	r1, [pc, #124]	; 3cc1c <__printf_chk@plt+0x2b55c>
   3cb9c:	ldr	r2, [r5, #20]
   3cba0:	mov	r3, #0
   3cba4:	cmp	r6, #0
   3cba8:	mov	r4, r0
   3cbac:	str	r1, [r0]
   3cbb0:	str	r2, [r0, #20]
   3cbb4:	str	r3, [r0, #4]
   3cbb8:	str	r3, [r0, #8]
   3cbbc:	str	r3, [r0, #16]
   3cbc0:	str	r3, [r0, #24]
   3cbc4:	beq	3cbfc <__printf_chk@plt+0x2b53c>
   3cbc8:	mov	r0, #100	; 0x64
   3cbcc:	bl	5130c <_Znwj@@Base>
   3cbd0:	mov	r1, r6
   3cbd4:	mov	r5, r0
   3cbd8:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cbdc:	str	r5, [r4, #12]
   3cbe0:	ldr	r2, [pc, #56]	; 3cc20 <__printf_chk@plt+0x2b560>
   3cbe4:	mov	r3, #0
   3cbe8:	str	r7, [r4, #28]
   3cbec:	str	r2, [r4]
   3cbf0:	str	r3, [r4, #32]
   3cbf4:	mov	r0, r4
   3cbf8:	pop	{r4, r5, r6, r7, r8, pc}
   3cbfc:	str	r6, [r0, #12]
   3cc00:	b	3cbe0 <__printf_chk@plt+0x2b520>
   3cc04:	mov	r0, r5
   3cc08:	bl	5135c <_ZdlPv@@Base>
   3cc0c:	mov	r0, r4
   3cc10:	bl	5135c <_ZdlPv@@Base>
   3cc14:	bl	11498 <__cxa_end_cleanup@plt>
   3cc18:	b	3cc0c <__printf_chk@plt+0x2b54c>
   3cc1c:	andeq	r9, r5, r8, lsr sp
   3cc20:	ldrdeq	r9, [r5], -r8
   3cc24:	push	{r4, r5, r6, r7, r8, lr}
   3cc28:	mov	r5, r0
   3cc2c:	mov	r0, #36	; 0x24
   3cc30:	ldr	r7, [r5, #28]
   3cc34:	bl	5130c <_Znwj@@Base>
   3cc38:	ldr	r6, [r5, #12]
   3cc3c:	ldr	r3, [pc, #124]	; 3ccc0 <__printf_chk@plt+0x2b600>
   3cc40:	ldr	r2, [r5, #20]
   3cc44:	cmp	r6, #0
   3cc48:	ldr	r5, [r5, #32]
   3cc4c:	str	r3, [r0]
   3cc50:	mov	r3, #0
   3cc54:	mov	r4, r0
   3cc58:	str	r2, [r0, #20]
   3cc5c:	str	r3, [r0, #4]
   3cc60:	str	r3, [r0, #8]
   3cc64:	str	r3, [r0, #16]
   3cc68:	str	r3, [r0, #24]
   3cc6c:	beq	3cca0 <__printf_chk@plt+0x2b5e0>
   3cc70:	mov	r0, #100	; 0x64
   3cc74:	bl	5130c <_Znwj@@Base>
   3cc78:	mov	r1, r6
   3cc7c:	mov	r8, r0
   3cc80:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cc84:	str	r8, [r4, #12]
   3cc88:	ldr	r3, [pc, #52]	; 3ccc4 <__printf_chk@plt+0x2b604>
   3cc8c:	str	r7, [r4, #28]
   3cc90:	str	r5, [r4, #32]
   3cc94:	str	r3, [r4]
   3cc98:	mov	r0, r4
   3cc9c:	pop	{r4, r5, r6, r7, r8, pc}
   3cca0:	str	r6, [r0, #12]
   3cca4:	b	3cc88 <__printf_chk@plt+0x2b5c8>
   3cca8:	mov	r0, r8
   3ccac:	bl	5135c <_ZdlPv@@Base>
   3ccb0:	mov	r0, r4
   3ccb4:	bl	5135c <_ZdlPv@@Base>
   3ccb8:	bl	11498 <__cxa_end_cleanup@plt>
   3ccbc:	b	3ccb0 <__printf_chk@plt+0x2b5f0>
   3ccc0:	andeq	r9, r5, r8, lsr sp
   3ccc4:	andeq	r9, r5, r8, lsr #31
   3ccc8:	push	{r4, r5, r6, r7, r8, lr}
   3cccc:	mov	r5, r0
   3ccd0:	mov	r0, #40	; 0x28
   3ccd4:	ldr	r7, [r5, #28]
   3ccd8:	bl	5130c <_Znwj@@Base>
   3ccdc:	ldr	r6, [r5, #12]
   3cce0:	ldr	r3, [pc, #132]	; 3cd6c <__printf_chk@plt+0x2b6ac>
   3cce4:	ldr	r2, [r5, #20]
   3cce8:	cmp	r6, #0
   3ccec:	ldr	r5, [r5, #36]	; 0x24
   3ccf0:	str	r3, [r0]
   3ccf4:	mov	r3, #0
   3ccf8:	mov	r4, r0
   3ccfc:	str	r2, [r0, #20]
   3cd00:	str	r3, [r0, #4]
   3cd04:	str	r3, [r0, #8]
   3cd08:	str	r3, [r0, #16]
   3cd0c:	str	r3, [r0, #24]
   3cd10:	beq	3cd4c <__printf_chk@plt+0x2b68c>
   3cd14:	mov	r0, #100	; 0x64
   3cd18:	bl	5130c <_Znwj@@Base>
   3cd1c:	mov	r1, r6
   3cd20:	mov	r8, r0
   3cd24:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cd28:	str	r8, [r4, #12]
   3cd2c:	ldr	r2, [pc, #60]	; 3cd70 <__printf_chk@plt+0x2b6b0>
   3cd30:	mov	r3, #0
   3cd34:	str	r7, [r4, #28]
   3cd38:	str	r5, [r4, #36]	; 0x24
   3cd3c:	str	r2, [r4]
   3cd40:	strh	r3, [r4, #32]
   3cd44:	mov	r0, r4
   3cd48:	pop	{r4, r5, r6, r7, r8, pc}
   3cd4c:	str	r6, [r0, #12]
   3cd50:	b	3cd2c <__printf_chk@plt+0x2b66c>
   3cd54:	mov	r0, r8
   3cd58:	bl	5135c <_ZdlPv@@Base>
   3cd5c:	mov	r0, r4
   3cd60:	bl	5135c <_ZdlPv@@Base>
   3cd64:	bl	11498 <__cxa_end_cleanup@plt>
   3cd68:	b	3cd5c <__printf_chk@plt+0x2b69c>
   3cd6c:	andeq	r9, r5, r8, lsr sp
   3cd70:	andeq	sl, r5, r8, ror r0
   3cd74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3cd78:	mov	r5, r0
   3cd7c:	mov	r0, #40	; 0x28
   3cd80:	ldr	r8, [r5, #28]
   3cd84:	bl	5130c <_Znwj@@Base>
   3cd88:	ldr	r6, [r5, #12]
   3cd8c:	ldr	r2, [r5, #20]
   3cd90:	ldr	r1, [pc, #128]	; 3ce18 <__printf_chk@plt+0x2b758>
   3cd94:	mov	r3, #0
   3cd98:	cmp	r6, #0
   3cd9c:	ldrh	r7, [r5, #32]
   3cda0:	ldr	r5, [r5, #36]	; 0x24
   3cda4:	mov	r4, r0
   3cda8:	str	r1, [r0]
   3cdac:	str	r2, [r0, #20]
   3cdb0:	str	r3, [r0, #4]
   3cdb4:	str	r3, [r0, #8]
   3cdb8:	str	r3, [r0, #16]
   3cdbc:	str	r3, [r0, #24]
   3cdc0:	beq	3cdf8 <__printf_chk@plt+0x2b738>
   3cdc4:	mov	r0, #100	; 0x64
   3cdc8:	bl	5130c <_Znwj@@Base>
   3cdcc:	mov	r1, r6
   3cdd0:	mov	r9, r0
   3cdd4:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cdd8:	str	r9, [r4, #12]
   3cddc:	ldr	r3, [pc, #56]	; 3ce1c <__printf_chk@plt+0x2b75c>
   3cde0:	str	r8, [r4, #28]
   3cde4:	strh	r7, [r4, #32]
   3cde8:	str	r5, [r4, #36]	; 0x24
   3cdec:	str	r3, [r4]
   3cdf0:	mov	r0, r4
   3cdf4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3cdf8:	str	r6, [r0, #12]
   3cdfc:	b	3cddc <__printf_chk@plt+0x2b71c>
   3ce00:	mov	r0, r9
   3ce04:	bl	5135c <_ZdlPv@@Base>
   3ce08:	mov	r0, r4
   3ce0c:	bl	5135c <_ZdlPv@@Base>
   3ce10:	bl	11498 <__cxa_end_cleanup@plt>
   3ce14:	b	3ce08 <__printf_chk@plt+0x2b748>
   3ce18:	andeq	r9, r5, r8, lsr sp
   3ce1c:	andeq	r9, r5, r8, ror #24
   3ce20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ce24:	mov	r5, r0
   3ce28:	mov	r0, #40	; 0x28
   3ce2c:	ldr	r8, [r5, #28]
   3ce30:	bl	5130c <_Znwj@@Base>
   3ce34:	ldr	r6, [r5, #12]
   3ce38:	ldr	r2, [r5, #20]
   3ce3c:	ldr	r1, [pc, #128]	; 3cec4 <__printf_chk@plt+0x2b804>
   3ce40:	mov	r3, #0
   3ce44:	cmp	r6, #0
   3ce48:	ldrh	r7, [r5, #32]
   3ce4c:	ldr	r5, [r5, #36]	; 0x24
   3ce50:	mov	r4, r0
   3ce54:	str	r1, [r0]
   3ce58:	str	r2, [r0, #20]
   3ce5c:	str	r3, [r0, #4]
   3ce60:	str	r3, [r0, #8]
   3ce64:	str	r3, [r0, #16]
   3ce68:	str	r3, [r0, #24]
   3ce6c:	beq	3cea4 <__printf_chk@plt+0x2b7e4>
   3ce70:	mov	r0, #100	; 0x64
   3ce74:	bl	5130c <_Znwj@@Base>
   3ce78:	mov	r1, r6
   3ce7c:	mov	r9, r0
   3ce80:	bl	37a68 <__printf_chk@plt+0x263a8>
   3ce84:	str	r9, [r4, #12]
   3ce88:	ldr	r3, [pc, #56]	; 3cec8 <__printf_chk@plt+0x2b808>
   3ce8c:	str	r8, [r4, #28]
   3ce90:	strh	r7, [r4, #32]
   3ce94:	str	r5, [r4, #36]	; 0x24
   3ce98:	str	r3, [r4]
   3ce9c:	mov	r0, r4
   3cea0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3cea4:	str	r6, [r0, #12]
   3cea8:	b	3ce88 <__printf_chk@plt+0x2b7c8>
   3ceac:	mov	r0, r9
   3ceb0:	bl	5135c <_ZdlPv@@Base>
   3ceb4:	mov	r0, r4
   3ceb8:	bl	5135c <_ZdlPv@@Base>
   3cebc:	bl	11498 <__cxa_end_cleanup@plt>
   3cec0:	b	3ceb4 <__printf_chk@plt+0x2b7f4>
   3cec4:	andeq	r9, r5, r8, lsr sp
   3cec8:	andeq	sl, r5, r8, asr #2
   3cecc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ced0:	mov	r5, r0
   3ced4:	mov	r0, #48	; 0x30
   3ced8:	ldr	r8, [r5, #28]
   3cedc:	bl	5130c <_Znwj@@Base>
   3cee0:	ldr	r6, [r5, #12]
   3cee4:	ldr	r2, [r5, #20]
   3cee8:	ldr	r1, [pc, #144]	; 3cf80 <__printf_chk@plt+0x2b8c0>
   3ceec:	mov	r3, #0
   3cef0:	cmp	r6, #0
   3cef4:	ldrb	r7, [r5, #32]
   3cef8:	ldr	r5, [r5, #36]	; 0x24
   3cefc:	mov	r4, r0
   3cf00:	str	r1, [r0]
   3cf04:	str	r2, [r0, #20]
   3cf08:	str	r3, [r0, #4]
   3cf0c:	str	r3, [r0, #8]
   3cf10:	str	r3, [r0, #16]
   3cf14:	str	r3, [r0, #24]
   3cf18:	beq	3cf60 <__printf_chk@plt+0x2b8a0>
   3cf1c:	mov	r0, #100	; 0x64
   3cf20:	bl	5130c <_Znwj@@Base>
   3cf24:	mov	r1, r6
   3cf28:	mov	r9, r0
   3cf2c:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cf30:	str	r9, [r4, #12]
   3cf34:	ldr	r2, [pc, #72]	; 3cf84 <__printf_chk@plt+0x2b8c4>
   3cf38:	mov	r3, #0
   3cf3c:	str	r8, [r4, #28]
   3cf40:	strb	r7, [r4, #32]
   3cf44:	str	r5, [r4, #36]	; 0x24
   3cf48:	str	r2, [r4]
   3cf4c:	strb	r3, [r4, #33]	; 0x21
   3cf50:	str	r3, [r4, #40]	; 0x28
   3cf54:	strb	r3, [r4, #44]	; 0x2c
   3cf58:	mov	r0, r4
   3cf5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3cf60:	str	r6, [r0, #12]
   3cf64:	b	3cf34 <__printf_chk@plt+0x2b874>
   3cf68:	mov	r0, r9
   3cf6c:	bl	5135c <_ZdlPv@@Base>
   3cf70:	mov	r0, r4
   3cf74:	bl	5135c <_ZdlPv@@Base>
   3cf78:	bl	11498 <__cxa_end_cleanup@plt>
   3cf7c:	b	3cf70 <__printf_chk@plt+0x2b8b0>
   3cf80:	andeq	r9, r5, r8, lsr sp
   3cf84:	andeq	sl, r5, r8, lsl r2
   3cf88:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cf8c:	mov	r5, r0
   3cf90:	mov	r0, #48	; 0x30
   3cf94:	ldr	r7, [r5, #44]	; 0x2c
   3cf98:	bl	5130c <_Znwj@@Base>
   3cf9c:	ldr	r6, [r5, #12]
   3cfa0:	ldr	r2, [r5, #20]
   3cfa4:	ldr	r1, [pc, #144]	; 3d03c <__printf_chk@plt+0x2b97c>
   3cfa8:	mov	r3, #0
   3cfac:	cmp	r6, #0
   3cfb0:	ldr	sl, [r5, #28]
   3cfb4:	ldr	r9, [r5, #32]
   3cfb8:	ldr	r8, [r5, #36]	; 0x24
   3cfbc:	ldr	r5, [r5, #40]	; 0x28
   3cfc0:	mov	r4, r0
   3cfc4:	str	r1, [r0]
   3cfc8:	str	r2, [r0, #20]
   3cfcc:	str	r3, [r0, #4]
   3cfd0:	str	r3, [r0, #8]
   3cfd4:	str	r3, [r0, #16]
   3cfd8:	str	r3, [r0, #24]
   3cfdc:	beq	3d01c <__printf_chk@plt+0x2b95c>
   3cfe0:	mov	r0, #100	; 0x64
   3cfe4:	bl	5130c <_Znwj@@Base>
   3cfe8:	mov	r1, r6
   3cfec:	mov	fp, r0
   3cff0:	bl	37a68 <__printf_chk@plt+0x263a8>
   3cff4:	str	fp, [r4, #12]
   3cff8:	ldr	r3, [pc, #64]	; 3d040 <__printf_chk@plt+0x2b980>
   3cffc:	str	sl, [r4, #28]
   3d000:	str	r9, [r4, #32]
   3d004:	str	r8, [r4, #36]	; 0x24
   3d008:	str	r5, [r4, #40]	; 0x28
   3d00c:	str	r7, [r4, #44]	; 0x2c
   3d010:	str	r3, [r4]
   3d014:	mov	r0, r4
   3d018:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d01c:	str	r6, [r0, #12]
   3d020:	b	3cff8 <__printf_chk@plt+0x2b938>
   3d024:	mov	r0, fp
   3d028:	bl	5135c <_ZdlPv@@Base>
   3d02c:	mov	r0, r4
   3d030:	bl	5135c <_ZdlPv@@Base>
   3d034:	bl	11498 <__cxa_end_cleanup@plt>
   3d038:	b	3d02c <__printf_chk@plt+0x2b96c>
   3d03c:	andeq	r9, r5, r8, lsr sp
   3d040:	andeq	sl, r5, r8, ror #5
   3d044:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d048:	mov	r5, r0
   3d04c:	mov	r0, #48	; 0x30
   3d050:	ldr	r8, [r5, #36]	; 0x24
   3d054:	bl	5130c <_Znwj@@Base>
   3d058:	ldr	r6, [r5, #12]
   3d05c:	ldr	r2, [r5, #20]
   3d060:	ldr	r1, [pc, #144]	; 3d0f8 <__printf_chk@plt+0x2ba38>
   3d064:	mov	r3, #0
   3d068:	cmp	r6, #0
   3d06c:	ldr	r9, [r5, #32]
   3d070:	ldr	sl, [r5, #28]
   3d074:	ldrb	r7, [r5, #40]	; 0x28
   3d078:	ldr	r5, [r5, #44]	; 0x2c
   3d07c:	mov	r4, r0
   3d080:	str	r1, [r0]
   3d084:	str	r2, [r0, #20]
   3d088:	str	r3, [r0, #4]
   3d08c:	str	r3, [r0, #8]
   3d090:	str	r3, [r0, #16]
   3d094:	str	r3, [r0, #24]
   3d098:	beq	3d0d8 <__printf_chk@plt+0x2ba18>
   3d09c:	mov	r0, #100	; 0x64
   3d0a0:	bl	5130c <_Znwj@@Base>
   3d0a4:	mov	r1, r6
   3d0a8:	mov	fp, r0
   3d0ac:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d0b0:	str	fp, [r4, #12]
   3d0b4:	ldr	r3, [pc, #64]	; 3d0fc <__printf_chk@plt+0x2ba3c>
   3d0b8:	str	sl, [r4, #28]
   3d0bc:	str	r9, [r4, #32]
   3d0c0:	str	r8, [r4, #36]	; 0x24
   3d0c4:	strb	r7, [r4, #40]	; 0x28
   3d0c8:	str	r5, [r4, #44]	; 0x2c
   3d0cc:	str	r3, [r4]
   3d0d0:	mov	r0, r4
   3d0d4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d0d8:	str	r6, [r0, #12]
   3d0dc:	b	3d0b4 <__printf_chk@plt+0x2b9f4>
   3d0e0:	mov	r0, fp
   3d0e4:	bl	5135c <_ZdlPv@@Base>
   3d0e8:	mov	r0, r4
   3d0ec:	bl	5135c <_ZdlPv@@Base>
   3d0f0:	bl	11498 <__cxa_end_cleanup@plt>
   3d0f4:	b	3d0e8 <__printf_chk@plt+0x2ba28>
   3d0f8:	andeq	r9, r5, r8, lsr sp
   3d0fc:			; <UNDEFINED> instruction: 0x0005a3b8
   3d100:	push	{r4, r5, r6, r7, r8, lr}
   3d104:	mov	r6, r0
   3d108:	ldr	r5, [r0, #32]
   3d10c:	ldr	r8, [r0, #28]
   3d110:	cmp	r5, #0
   3d114:	beq	3d12c <__printf_chk@plt+0x2ba6c>
   3d118:	ldr	r3, [r5]
   3d11c:	mov	r0, r5
   3d120:	ldr	r3, [r3, #8]
   3d124:	blx	r3
   3d128:	mov	r5, r0
   3d12c:	mov	r0, #36	; 0x24
   3d130:	bl	5130c <_Znwj@@Base>
   3d134:	ldr	r3, [pc, #124]	; 3d1b8 <__printf_chk@plt+0x2baf8>
   3d138:	ldr	r7, [r6, #12]
   3d13c:	ldr	r2, [r6, #20]
   3d140:	cmp	r7, #0
   3d144:	str	r3, [r0]
   3d148:	mov	r3, #0
   3d14c:	mov	r4, r0
   3d150:	str	r2, [r0, #20]
   3d154:	str	r3, [r0, #4]
   3d158:	str	r3, [r0, #8]
   3d15c:	str	r3, [r0, #16]
   3d160:	str	r3, [r0, #24]
   3d164:	beq	3d198 <__printf_chk@plt+0x2bad8>
   3d168:	mov	r0, #100	; 0x64
   3d16c:	bl	5130c <_Znwj@@Base>
   3d170:	mov	r1, r7
   3d174:	mov	r6, r0
   3d178:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d17c:	str	r6, [r4, #12]
   3d180:	ldr	r3, [pc, #52]	; 3d1bc <__printf_chk@plt+0x2bafc>
   3d184:	str	r8, [r4, #28]
   3d188:	str	r5, [r4, #32]
   3d18c:	str	r3, [r4]
   3d190:	mov	r0, r4
   3d194:	pop	{r4, r5, r6, r7, r8, pc}
   3d198:	str	r7, [r0, #12]
   3d19c:	b	3d180 <__printf_chk@plt+0x2bac0>
   3d1a0:	mov	r0, r6
   3d1a4:	bl	5135c <_ZdlPv@@Base>
   3d1a8:	mov	r0, r4
   3d1ac:	bl	5135c <_ZdlPv@@Base>
   3d1b0:	bl	11498 <__cxa_end_cleanup@plt>
   3d1b4:	b	3d1a8 <__printf_chk@plt+0x2bae8>
   3d1b8:	andeq	r9, r5, r8, lsr sp
   3d1bc:	andeq	sl, r5, r8, lsl #9
   3d1c0:	push	{r4, r5, r6, r7, r8, lr}
   3d1c4:	mov	r6, r0
   3d1c8:	ldr	r5, [r0, #32]
   3d1cc:	ldr	r8, [r0, #28]
   3d1d0:	cmp	r5, #0
   3d1d4:	beq	3d1ec <__printf_chk@plt+0x2bb2c>
   3d1d8:	ldr	r3, [r5]
   3d1dc:	mov	r0, r5
   3d1e0:	ldr	r3, [r3, #8]
   3d1e4:	blx	r3
   3d1e8:	mov	r5, r0
   3d1ec:	mov	r0, #36	; 0x24
   3d1f0:	bl	5130c <_Znwj@@Base>
   3d1f4:	ldr	r3, [pc, #124]	; 3d278 <__printf_chk@plt+0x2bbb8>
   3d1f8:	ldr	r7, [r6, #12]
   3d1fc:	ldr	r2, [r6, #20]
   3d200:	cmp	r7, #0
   3d204:	str	r3, [r0]
   3d208:	mov	r3, #0
   3d20c:	mov	r4, r0
   3d210:	str	r2, [r0, #20]
   3d214:	str	r3, [r0, #4]
   3d218:	str	r3, [r0, #8]
   3d21c:	str	r3, [r0, #16]
   3d220:	str	r3, [r0, #24]
   3d224:	beq	3d258 <__printf_chk@plt+0x2bb98>
   3d228:	mov	r0, #100	; 0x64
   3d22c:	bl	5130c <_Znwj@@Base>
   3d230:	mov	r1, r7
   3d234:	mov	r6, r0
   3d238:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d23c:	str	r6, [r4, #12]
   3d240:	ldr	r3, [pc, #52]	; 3d27c <__printf_chk@plt+0x2bbbc>
   3d244:	str	r8, [r4, #28]
   3d248:	str	r5, [r4, #32]
   3d24c:	str	r3, [r4]
   3d250:	mov	r0, r4
   3d254:	pop	{r4, r5, r6, r7, r8, pc}
   3d258:	str	r7, [r0, #12]
   3d25c:	b	3d240 <__printf_chk@plt+0x2bb80>
   3d260:	mov	r0, r6
   3d264:	bl	5135c <_ZdlPv@@Base>
   3d268:	mov	r0, r4
   3d26c:	bl	5135c <_ZdlPv@@Base>
   3d270:	bl	11498 <__cxa_end_cleanup@plt>
   3d274:	b	3d268 <__printf_chk@plt+0x2bba8>
   3d278:	andeq	r9, r5, r8, lsr sp
   3d27c:	andeq	sl, r5, r8, asr r5
   3d280:	ldr	r3, [r0, #28]
   3d284:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d288:	mov	r5, r0
   3d28c:	mov	r0, r3
   3d290:	ldr	r3, [r3]
   3d294:	ldr	r3, [r3, #8]
   3d298:	blx	r3
   3d29c:	mov	r8, r0
   3d2a0:	mov	r0, #40	; 0x28
   3d2a4:	bl	5130c <_Znwj@@Base>
   3d2a8:	ldr	r6, [r5, #12]
   3d2ac:	ldr	r2, [r5, #20]
   3d2b0:	ldr	r1, [pc, #128]	; 3d338 <__printf_chk@plt+0x2bc78>
   3d2b4:	mov	r3, #0
   3d2b8:	cmp	r6, #0
   3d2bc:	ldrh	r7, [r5, #32]
   3d2c0:	ldr	r5, [r5, #36]	; 0x24
   3d2c4:	mov	r4, r0
   3d2c8:	str	r1, [r0]
   3d2cc:	str	r2, [r0, #20]
   3d2d0:	str	r3, [r0, #4]
   3d2d4:	str	r3, [r0, #8]
   3d2d8:	str	r3, [r0, #16]
   3d2dc:	str	r3, [r0, #24]
   3d2e0:	beq	3d318 <__printf_chk@plt+0x2bc58>
   3d2e4:	mov	r0, #100	; 0x64
   3d2e8:	bl	5130c <_Znwj@@Base>
   3d2ec:	mov	r1, r6
   3d2f0:	mov	r9, r0
   3d2f4:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d2f8:	str	r9, [r4, #12]
   3d2fc:	ldr	r3, [pc, #56]	; 3d33c <__printf_chk@plt+0x2bc7c>
   3d300:	str	r8, [r4, #28]
   3d304:	strh	r7, [r4, #32]
   3d308:	str	r5, [r4, #36]	; 0x24
   3d30c:	str	r3, [r4]
   3d310:	mov	r0, r4
   3d314:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d318:	str	r6, [r0, #12]
   3d31c:	b	3d2fc <__printf_chk@plt+0x2bc3c>
   3d320:	mov	r0, r9
   3d324:	bl	5135c <_ZdlPv@@Base>
   3d328:	mov	r0, r4
   3d32c:	bl	5135c <_ZdlPv@@Base>
   3d330:	bl	11498 <__cxa_end_cleanup@plt>
   3d334:	b	3d328 <__printf_chk@plt+0x2bc68>
   3d338:	andeq	r9, r5, r8, lsr sp
   3d33c:	andeq	sl, r5, r8, lsr #12
   3d340:	push	{r4, r5, r6, r7, r8, lr}
   3d344:	mov	r5, r0
   3d348:	mov	r0, #36	; 0x24
   3d34c:	bl	5130c <_Znwj@@Base>
   3d350:	ldr	r6, [r5, #12]
   3d354:	ldr	r1, [pc, #160]	; 3d3fc <__printf_chk@plt+0x2bd3c>
   3d358:	ldr	r2, [r5, #20]
   3d35c:	mov	r3, #0
   3d360:	cmp	r6, #0
   3d364:	mov	r4, r0
   3d368:	str	r1, [r0]
   3d36c:	str	r2, [r0, #20]
   3d370:	str	r3, [r0, #4]
   3d374:	str	r3, [r0, #8]
   3d378:	str	r3, [r0, #16]
   3d37c:	str	r3, [r0, #24]
   3d380:	beq	3d3dc <__printf_chk@plt+0x2bd1c>
   3d384:	mov	r0, #100	; 0x64
   3d388:	bl	5130c <_Znwj@@Base>
   3d38c:	mov	r1, r6
   3d390:	mov	r7, r0
   3d394:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d398:	str	r7, [r4, #12]
   3d39c:	ldr	r0, [r5, #28]
   3d3a0:	ldr	r2, [pc, #88]	; 3d400 <__printf_chk@plt+0x2bd40>
   3d3a4:	mov	r3, #0
   3d3a8:	cmp	r0, #0
   3d3ac:	str	r2, [r4]
   3d3b0:	str	r3, [r4, #28]
   3d3b4:	str	r3, [r4, #32]
   3d3b8:	beq	3d3d4 <__printf_chk@plt+0x2bd14>
   3d3bc:	ldr	r3, [r0]
   3d3c0:	ldr	r3, [r3, #8]
   3d3c4:	blx	r3
   3d3c8:	ldr	r3, [r5, #32]
   3d3cc:	str	r3, [r4, #32]
   3d3d0:	str	r0, [r4, #28]
   3d3d4:	mov	r0, r4
   3d3d8:	pop	{r4, r5, r6, r7, r8, pc}
   3d3dc:	str	r6, [r0, #12]
   3d3e0:	b	3d39c <__printf_chk@plt+0x2bcdc>
   3d3e4:	mov	r0, r7
   3d3e8:	bl	5135c <_ZdlPv@@Base>
   3d3ec:	mov	r0, r4
   3d3f0:	bl	5135c <_ZdlPv@@Base>
   3d3f4:	bl	11498 <__cxa_end_cleanup@plt>
   3d3f8:	b	3d3ec <__printf_chk@plt+0x2bd2c>
   3d3fc:	andeq	r9, r5, r8, lsr sp
   3d400:	strdeq	sl, [r5], -r8
   3d404:	push	{r4, r5, r6, r7, r8, lr}
   3d408:	mov	r7, r0
   3d40c:	ldr	r4, [r0, #28]
   3d410:	cmp	r4, #0
   3d414:	beq	3d4dc <__printf_chk@plt+0x2be1c>
   3d418:	mov	r6, #0
   3d41c:	b	3d424 <__printf_chk@plt+0x2bd64>
   3d420:	mov	r6, r5
   3d424:	ldr	r3, [r4]
   3d428:	mov	r0, r4
   3d42c:	ldr	r3, [r3, #8]
   3d430:	blx	r3
   3d434:	str	r6, [r0, #4]
   3d438:	ldr	r4, [r4, #4]
   3d43c:	mov	r5, r0
   3d440:	cmp	r4, #0
   3d444:	bne	3d420 <__printf_chk@plt+0x2bd60>
   3d448:	cmp	r6, #0
   3d44c:	str	r4, [r5, #4]
   3d450:	beq	3d46c <__printf_chk@plt+0x2bdac>
   3d454:	mov	r4, r5
   3d458:	mov	r5, r6
   3d45c:	ldr	r6, [r6, #4]
   3d460:	str	r4, [r5, #4]
   3d464:	cmp	r6, #0
   3d468:	bne	3d454 <__printf_chk@plt+0x2bd94>
   3d46c:	mov	r0, #32
   3d470:	bl	5130c <_Znwj@@Base>
   3d474:	ldr	r6, [r7, #12]
   3d478:	ldr	r1, [pc, #124]	; 3d4fc <__printf_chk@plt+0x2be3c>
   3d47c:	ldr	r2, [r7, #20]
   3d480:	mov	r3, #0
   3d484:	cmp	r6, #0
   3d488:	mov	r4, r0
   3d48c:	str	r1, [r0]
   3d490:	str	r2, [r0, #20]
   3d494:	str	r3, [r0, #4]
   3d498:	str	r3, [r0, #8]
   3d49c:	str	r3, [r0, #16]
   3d4a0:	str	r3, [r0, #24]
   3d4a4:	beq	3d4d4 <__printf_chk@plt+0x2be14>
   3d4a8:	mov	r0, #100	; 0x64
   3d4ac:	bl	5130c <_Znwj@@Base>
   3d4b0:	mov	r1, r6
   3d4b4:	mov	r7, r0
   3d4b8:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d4bc:	str	r7, [r4, #12]
   3d4c0:	ldr	r3, [pc, #56]	; 3d500 <__printf_chk@plt+0x2be40>
   3d4c4:	str	r5, [r4, #28]
   3d4c8:	str	r3, [r4]
   3d4cc:	mov	r0, r4
   3d4d0:	pop	{r4, r5, r6, r7, r8, pc}
   3d4d4:	str	r6, [r0, #12]
   3d4d8:	b	3d4c0 <__printf_chk@plt+0x2be00>
   3d4dc:	mov	r5, r4
   3d4e0:	b	3d46c <__printf_chk@plt+0x2bdac>
   3d4e4:	b	3d4f0 <__printf_chk@plt+0x2be30>
   3d4e8:	mov	r0, r7
   3d4ec:	bl	5135c <_ZdlPv@@Base>
   3d4f0:	mov	r0, r4
   3d4f4:	bl	5135c <_ZdlPv@@Base>
   3d4f8:	bl	11498 <__cxa_end_cleanup@plt>
   3d4fc:	andeq	r9, r5, r8, lsr sp
   3d500:	andeq	sl, r5, r8, asr #15
   3d504:	ldr	r3, [r0, #32]
   3d508:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d50c:	mov	r5, r0
   3d510:	ldr	r7, [r0, #28]
   3d514:	mov	r0, r3
   3d518:	ldr	r3, [r3]
   3d51c:	ldr	r3, [r3, #8]
   3d520:	blx	r3
   3d524:	ldr	r3, [r5, #36]	; 0x24
   3d528:	mov	r8, r0
   3d52c:	mov	r0, r3
   3d530:	ldr	r3, [r3]
   3d534:	ldr	r3, [r3, #8]
   3d538:	blx	r3
   3d53c:	mov	r9, r0
   3d540:	mov	r0, #40	; 0x28
   3d544:	bl	5130c <_Znwj@@Base>
   3d548:	ldr	r3, [pc, #124]	; 3d5cc <__printf_chk@plt+0x2bf0c>
   3d54c:	ldr	r6, [r5, #12]
   3d550:	ldr	r2, [r5, #20]
   3d554:	cmp	r6, #0
   3d558:	str	r3, [r0]
   3d55c:	mov	r3, #0
   3d560:	mov	r4, r0
   3d564:	str	r2, [r0, #20]
   3d568:	str	r3, [r0, #4]
   3d56c:	str	r3, [r0, #8]
   3d570:	str	r3, [r0, #16]
   3d574:	str	r3, [r0, #24]
   3d578:	beq	3d5ac <__printf_chk@plt+0x2beec>
   3d57c:	mov	r0, #100	; 0x64
   3d580:	bl	5130c <_Znwj@@Base>
   3d584:	mov	r1, r6
   3d588:	mov	r5, r0
   3d58c:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d590:	str	r5, [r4, #12]
   3d594:	ldr	r3, [pc, #52]	; 3d5d0 <__printf_chk@plt+0x2bf10>
   3d598:	str	r7, [r4, #28]
   3d59c:	strd	r8, [r4, #32]
   3d5a0:	str	r3, [r4]
   3d5a4:	mov	r0, r4
   3d5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d5ac:	str	r6, [r0, #12]
   3d5b0:	b	3d594 <__printf_chk@plt+0x2bed4>
   3d5b4:	mov	r0, r5
   3d5b8:	bl	5135c <_ZdlPv@@Base>
   3d5bc:	mov	r0, r4
   3d5c0:	bl	5135c <_ZdlPv@@Base>
   3d5c4:	bl	11498 <__cxa_end_cleanup@plt>
   3d5c8:	b	3d5bc <__printf_chk@plt+0x2befc>
   3d5cc:	andeq	r9, r5, r8, lsr sp
   3d5d0:	muleq	r5, r8, r8
   3d5d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d5d8:	mov	r7, r0
   3d5dc:	ldr	r4, [r0, #32]
   3d5e0:	cmp	r4, #0
   3d5e4:	beq	3d6bc <__printf_chk@plt+0x2bffc>
   3d5e8:	mov	r6, #0
   3d5ec:	b	3d5f4 <__printf_chk@plt+0x2bf34>
   3d5f0:	mov	r6, r5
   3d5f4:	ldr	r3, [r4]
   3d5f8:	mov	r0, r4
   3d5fc:	ldr	r3, [r3, #8]
   3d600:	blx	r3
   3d604:	str	r6, [r0, #4]
   3d608:	ldr	r4, [r4, #4]
   3d60c:	mov	r5, r0
   3d610:	cmp	r4, #0
   3d614:	bne	3d5f0 <__printf_chk@plt+0x2bf30>
   3d618:	cmp	r6, #0
   3d61c:	str	r4, [r5, #4]
   3d620:	beq	3d63c <__printf_chk@plt+0x2bf7c>
   3d624:	mov	r4, r5
   3d628:	mov	r5, r6
   3d62c:	ldr	r6, [r6, #4]
   3d630:	str	r4, [r5, #4]
   3d634:	cmp	r6, #0
   3d638:	bne	3d624 <__printf_chk@plt+0x2bf64>
   3d63c:	mov	r0, #40	; 0x28
   3d640:	bl	5130c <_Znwj@@Base>
   3d644:	ldr	r6, [r7, #12]
   3d648:	ldr	r3, [pc, #140]	; 3d6dc <__printf_chk@plt+0x2c01c>
   3d64c:	ldr	r2, [r7, #20]
   3d650:	cmp	r6, #0
   3d654:	ldr	r8, [r7, #28]
   3d658:	ldr	r7, [r7, #36]	; 0x24
   3d65c:	str	r3, [r0]
   3d660:	mov	r3, #0
   3d664:	mov	r4, r0
   3d668:	str	r2, [r0, #20]
   3d66c:	str	r3, [r0, #4]
   3d670:	str	r3, [r0, #8]
   3d674:	str	r3, [r0, #16]
   3d678:	str	r3, [r0, #24]
   3d67c:	beq	3d6b4 <__printf_chk@plt+0x2bff4>
   3d680:	mov	r0, #100	; 0x64
   3d684:	bl	5130c <_Znwj@@Base>
   3d688:	mov	r1, r6
   3d68c:	mov	r9, r0
   3d690:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d694:	str	r9, [r4, #12]
   3d698:	ldr	r3, [pc, #64]	; 3d6e0 <__printf_chk@plt+0x2c020>
   3d69c:	str	r8, [r4, #28]
   3d6a0:	str	r5, [r4, #32]
   3d6a4:	str	r7, [r4, #36]	; 0x24
   3d6a8:	str	r3, [r4]
   3d6ac:	mov	r0, r4
   3d6b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d6b4:	str	r6, [r0, #12]
   3d6b8:	b	3d698 <__printf_chk@plt+0x2bfd8>
   3d6bc:	mov	r5, r4
   3d6c0:	b	3d63c <__printf_chk@plt+0x2bf7c>
   3d6c4:	b	3d6d0 <__printf_chk@plt+0x2c010>
   3d6c8:	mov	r0, r9
   3d6cc:	bl	5135c <_ZdlPv@@Base>
   3d6d0:	mov	r0, r4
   3d6d4:	bl	5135c <_ZdlPv@@Base>
   3d6d8:	bl	11498 <__cxa_end_cleanup@plt>
   3d6dc:	andeq	r9, r5, r8, lsr sp
   3d6e0:	andeq	sl, r5, r8, ror #18
   3d6e4:	ldrd	r2, [r0, #44]	; 0x2c
   3d6e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d6ec:	mov	r8, r0
   3d6f0:	mov	r0, r3
   3d6f4:	ldr	r3, [r3]
   3d6f8:	sub	sp, sp, #12
   3d6fc:	ldr	r3, [r3, #8]
   3d700:	str	r2, [sp]
   3d704:	blx	r3
   3d708:	ldr	r3, [r8, #52]	; 0x34
   3d70c:	mov	r7, r0
   3d710:	mov	r0, r3
   3d714:	ldr	r3, [r3]
   3d718:	ldr	r3, [r3, #8]
   3d71c:	blx	r3
   3d720:	mov	r6, r0
   3d724:	mov	r0, #56	; 0x38
   3d728:	bl	113d8 <_Znaj@plt>
   3d72c:	ldr	r5, [r8, #12]
   3d730:	ldr	r2, [r8, #20]
   3d734:	ldr	r1, [pc, #164]	; 3d7e0 <__printf_chk@plt+0x2c120>
   3d738:	mov	r3, #0
   3d73c:	cmp	r5, #0
   3d740:	ldr	fp, [r8, #28]
   3d744:	ldr	sl, [r8, #32]
   3d748:	ldr	r9, [r8, #36]	; 0x24
   3d74c:	ldr	r8, [r8, #40]	; 0x28
   3d750:	mov	r4, r0
   3d754:	str	r1, [r0]
   3d758:	str	r2, [r0, #20]
   3d75c:	str	r3, [r0, #4]
   3d760:	str	r3, [r0, #8]
   3d764:	str	r3, [r0, #16]
   3d768:	str	r3, [r0, #24]
   3d76c:	beq	3d7c0 <__printf_chk@plt+0x2c100>
   3d770:	mov	r0, #100	; 0x64
   3d774:	bl	5130c <_Znwj@@Base>
   3d778:	mov	r1, r5
   3d77c:	str	r0, [sp, #4]
   3d780:	bl	37a68 <__printf_chk@plt+0x263a8>
   3d784:	ldr	r3, [sp, #4]
   3d788:	str	r3, [r4, #12]
   3d78c:	ldr	r3, [pc, #80]	; 3d7e4 <__printf_chk@plt+0x2c124>
   3d790:	ldr	r2, [sp]
   3d794:	mov	r0, r4
   3d798:	str	fp, [r4, #28]
   3d79c:	str	sl, [r4, #32]
   3d7a0:	str	r9, [r4, #36]	; 0x24
   3d7a4:	str	r8, [r4, #40]	; 0x28
   3d7a8:	str	r2, [r4, #44]	; 0x2c
   3d7ac:	str	r7, [r4, #48]	; 0x30
   3d7b0:	str	r6, [r4, #52]	; 0x34
   3d7b4:	str	r3, [r4]
   3d7b8:	add	sp, sp, #12
   3d7bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d7c0:	str	r5, [r0, #12]
   3d7c4:	b	3d78c <__printf_chk@plt+0x2c0cc>
   3d7c8:	ldr	r0, [sp, #4]
   3d7cc:	bl	5135c <_ZdlPv@@Base>
   3d7d0:	mov	r0, r4
   3d7d4:	bl	114f8 <_ZdaPv@plt>
   3d7d8:	bl	11498 <__cxa_end_cleanup@plt>
   3d7dc:	b	3d7d0 <__printf_chk@plt+0x2c110>
   3d7e0:	andeq	r9, r5, r8, lsr sp
   3d7e4:	andeq	sl, r5, r8, lsr sl
   3d7e8:	push	{r4, r5, r6, r7, r8, lr}
   3d7ec:	sub	sp, sp, #24
   3d7f0:	ldr	r6, [pc, #944]	; 3dba8 <__printf_chk@plt+0x2c4e8>
   3d7f4:	mov	r5, r0
   3d7f8:	mov	r0, r1
   3d7fc:	ldr	r3, [r6]
   3d800:	add	r1, sp, #4
   3d804:	str	r3, [sp, #20]
   3d808:	bl	4b980 <__printf_chk@plt+0x3a2c0>
   3d80c:	cmp	r0, #4
   3d810:	ldrls	pc, [pc, r0, lsl #2]
   3d814:	b	3d908 <__printf_chk@plt+0x2c248>
   3d818:	muleq	r3, r0, r9
   3d81c:	andeq	sp, r3, ip, lsr #16
   3d820:	andeq	sp, r3, r4, lsr #19
   3d824:	andeq	sp, r3, r4, asr #21
   3d828:	andeq	sp, r3, r0, lsr r9
   3d82c:	ldr	r8, [r5, #28]
   3d830:	ldr	r7, [pc, #884]	; 3dbac <__printf_chk@plt+0x2c4ec>
   3d834:	mov	r4, #32
   3d838:	mov	r0, #99	; 0x63
   3d83c:	b	3d848 <__printf_chk@plt+0x2c188>
   3d840:	mov	r0, r4
   3d844:	ldrb	r4, [r7, #1]!
   3d848:	mov	r1, r8
   3d84c:	bl	114a4 <putc@plt>
   3d850:	cmp	r4, #0
   3d854:	bne	3d840 <__printf_chk@plt+0x2c180>
   3d858:	ldr	r0, [sp, #4]
   3d85c:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3d860:	ldr	r7, [r5, #28]
   3d864:	mov	r4, r0
   3d868:	ldrb	r0, [r0]
   3d86c:	cmp	r0, #0
   3d870:	beq	3d88c <__printf_chk@plt+0x2c1cc>
   3d874:	mov	r1, r7
   3d878:	bl	114a4 <putc@plt>
   3d87c:	ldrb	r0, [r4, #1]!
   3d880:	cmp	r0, #0
   3d884:	bne	3d874 <__printf_chk@plt+0x2c1b4>
   3d888:	ldr	r7, [r5, #28]
   3d88c:	mov	r1, r7
   3d890:	mov	r0, #32
   3d894:	bl	114a4 <putc@plt>
   3d898:	ldr	r0, [sp, #8]
   3d89c:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3d8a0:	ldr	r7, [r5, #28]
   3d8a4:	mov	r4, r0
   3d8a8:	ldrb	r0, [r0]
   3d8ac:	cmp	r0, #0
   3d8b0:	beq	3d8cc <__printf_chk@plt+0x2c20c>
   3d8b4:	mov	r1, r7
   3d8b8:	bl	114a4 <putc@plt>
   3d8bc:	ldrb	r0, [r4, #1]!
   3d8c0:	cmp	r0, #0
   3d8c4:	bne	3d8b4 <__printf_chk@plt+0x2c1f4>
   3d8c8:	ldr	r7, [r5, #28]
   3d8cc:	mov	r1, r7
   3d8d0:	mov	r0, #32
   3d8d4:	bl	114a4 <putc@plt>
   3d8d8:	ldr	r0, [sp, #12]
   3d8dc:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3d8e0:	ldr	r4, [r5, #28]
   3d8e4:	mov	r7, r0
   3d8e8:	ldrb	r0, [r0]
   3d8ec:	cmp	r0, #0
   3d8f0:	beq	3d90c <__printf_chk@plt+0x2c24c>
   3d8f4:	mov	r1, r4
   3d8f8:	bl	114a4 <putc@plt>
   3d8fc:	ldrb	r0, [r7, #1]!
   3d900:	cmp	r0, #0
   3d904:	bne	3d8f4 <__printf_chk@plt+0x2c234>
   3d908:	ldr	r4, [r5, #28]
   3d90c:	mov	r1, r4
   3d910:	mov	r0, #10
   3d914:	bl	114a4 <putc@plt>
   3d918:	ldr	r2, [sp, #20]
   3d91c:	ldr	r3, [r6]
   3d920:	cmp	r2, r3
   3d924:	bne	3dba4 <__printf_chk@plt+0x2c4e4>
   3d928:	add	sp, sp, #24
   3d92c:	pop	{r4, r5, r6, r7, r8, pc}
   3d930:	ldr	r8, [r5, #28]
   3d934:	ldr	r7, [pc, #628]	; 3dbb0 <__printf_chk@plt+0x2c4f0>
   3d938:	mov	r4, #32
   3d93c:	mov	r0, #103	; 0x67
   3d940:	b	3d94c <__printf_chk@plt+0x2c28c>
   3d944:	mov	r0, r4
   3d948:	ldrb	r4, [r7, #1]!
   3d94c:	mov	r1, r8
   3d950:	bl	114a4 <putc@plt>
   3d954:	cmp	r4, #0
   3d958:	bne	3d944 <__printf_chk@plt+0x2c284>
   3d95c:	ldr	r0, [sp, #4]
   3d960:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3d964:	ldr	r4, [r5, #28]
   3d968:	mov	r7, r0
   3d96c:	ldrb	r0, [r0]
   3d970:	cmp	r0, #0
   3d974:	beq	3d90c <__printf_chk@plt+0x2c24c>
   3d978:	mov	r1, r4
   3d97c:	bl	114a4 <putc@plt>
   3d980:	ldrb	r0, [r7, #1]!
   3d984:	cmp	r0, #0
   3d988:	bne	3d978 <__printf_chk@plt+0x2c2b8>
   3d98c:	b	3d908 <__printf_chk@plt+0x2c248>
   3d990:	ldr	r1, [r5, #28]
   3d994:	mov	r0, #100	; 0x64
   3d998:	bl	114a4 <putc@plt>
   3d99c:	ldr	r4, [r5, #28]
   3d9a0:	b	3d90c <__printf_chk@plt+0x2c24c>
   3d9a4:	ldr	r8, [r5, #28]
   3d9a8:	ldr	r7, [pc, #516]	; 3dbb4 <__printf_chk@plt+0x2c4f4>
   3d9ac:	mov	r4, #32
   3d9b0:	mov	r0, #107	; 0x6b
   3d9b4:	b	3d9c0 <__printf_chk@plt+0x2c300>
   3d9b8:	mov	r0, r4
   3d9bc:	ldrb	r4, [r7, #1]!
   3d9c0:	mov	r1, r8
   3d9c4:	bl	114a4 <putc@plt>
   3d9c8:	cmp	r4, #0
   3d9cc:	bne	3d9b8 <__printf_chk@plt+0x2c2f8>
   3d9d0:	ldr	r0, [sp, #4]
   3d9d4:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3d9d8:	ldr	r7, [r5, #28]
   3d9dc:	mov	r4, r0
   3d9e0:	ldrb	r0, [r0]
   3d9e4:	cmp	r0, #0
   3d9e8:	beq	3da04 <__printf_chk@plt+0x2c344>
   3d9ec:	mov	r1, r7
   3d9f0:	bl	114a4 <putc@plt>
   3d9f4:	ldrb	r0, [r4, #1]!
   3d9f8:	cmp	r0, #0
   3d9fc:	bne	3d9ec <__printf_chk@plt+0x2c32c>
   3da00:	ldr	r7, [r5, #28]
   3da04:	mov	r1, r7
   3da08:	mov	r0, #32
   3da0c:	bl	114a4 <putc@plt>
   3da10:	ldr	r0, [sp, #8]
   3da14:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3da18:	ldr	r7, [r5, #28]
   3da1c:	mov	r4, r0
   3da20:	ldrb	r0, [r0]
   3da24:	cmp	r0, #0
   3da28:	beq	3da44 <__printf_chk@plt+0x2c384>
   3da2c:	mov	r1, r7
   3da30:	bl	114a4 <putc@plt>
   3da34:	ldrb	r0, [r4, #1]!
   3da38:	cmp	r0, #0
   3da3c:	bne	3da2c <__printf_chk@plt+0x2c36c>
   3da40:	ldr	r7, [r5, #28]
   3da44:	mov	r1, r7
   3da48:	mov	r0, #32
   3da4c:	bl	114a4 <putc@plt>
   3da50:	ldr	r0, [sp, #12]
   3da54:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3da58:	ldr	r7, [r5, #28]
   3da5c:	mov	r4, r0
   3da60:	ldrb	r0, [r0]
   3da64:	cmp	r0, #0
   3da68:	beq	3da84 <__printf_chk@plt+0x2c3c4>
   3da6c:	mov	r1, r7
   3da70:	bl	114a4 <putc@plt>
   3da74:	ldrb	r0, [r4, #1]!
   3da78:	cmp	r0, #0
   3da7c:	bne	3da6c <__printf_chk@plt+0x2c3ac>
   3da80:	ldr	r7, [r5, #28]
   3da84:	mov	r1, r7
   3da88:	mov	r0, #32
   3da8c:	bl	114a4 <putc@plt>
   3da90:	ldr	r0, [sp, #16]
   3da94:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3da98:	ldr	r4, [r5, #28]
   3da9c:	mov	r7, r0
   3daa0:	ldrb	r0, [r0]
   3daa4:	cmp	r0, #0
   3daa8:	beq	3d90c <__printf_chk@plt+0x2c24c>
   3daac:	mov	r1, r4
   3dab0:	bl	114a4 <putc@plt>
   3dab4:	ldrb	r0, [r7, #1]!
   3dab8:	cmp	r0, #0
   3dabc:	bne	3daac <__printf_chk@plt+0x2c3ec>
   3dac0:	b	3d908 <__printf_chk@plt+0x2c248>
   3dac4:	ldr	r8, [r5, #28]
   3dac8:	ldr	r7, [pc, #232]	; 3dbb8 <__printf_chk@plt+0x2c4f8>
   3dacc:	mov	r4, #32
   3dad0:	mov	r0, #114	; 0x72
   3dad4:	b	3dae0 <__printf_chk@plt+0x2c420>
   3dad8:	mov	r0, r4
   3dadc:	ldrb	r4, [r7, #1]!
   3dae0:	mov	r1, r8
   3dae4:	bl	114a4 <putc@plt>
   3dae8:	cmp	r4, #0
   3daec:	bne	3dad8 <__printf_chk@plt+0x2c418>
   3daf0:	ldr	r0, [sp, #4]
   3daf4:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3daf8:	ldr	r7, [r5, #28]
   3dafc:	mov	r4, r0
   3db00:	ldrb	r0, [r0]
   3db04:	cmp	r0, #0
   3db08:	beq	3db24 <__printf_chk@plt+0x2c464>
   3db0c:	mov	r1, r7
   3db10:	bl	114a4 <putc@plt>
   3db14:	ldrb	r0, [r4, #1]!
   3db18:	cmp	r0, #0
   3db1c:	bne	3db0c <__printf_chk@plt+0x2c44c>
   3db20:	ldr	r7, [r5, #28]
   3db24:	mov	r1, r7
   3db28:	mov	r0, #32
   3db2c:	bl	114a4 <putc@plt>
   3db30:	ldr	r0, [sp, #8]
   3db34:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3db38:	ldr	r7, [r5, #28]
   3db3c:	mov	r4, r0
   3db40:	ldrb	r0, [r0]
   3db44:	cmp	r0, #0
   3db48:	beq	3db64 <__printf_chk@plt+0x2c4a4>
   3db4c:	mov	r1, r7
   3db50:	bl	114a4 <putc@plt>
   3db54:	ldrb	r0, [r4, #1]!
   3db58:	cmp	r0, #0
   3db5c:	bne	3db4c <__printf_chk@plt+0x2c48c>
   3db60:	ldr	r7, [r5, #28]
   3db64:	mov	r1, r7
   3db68:	mov	r0, #32
   3db6c:	bl	114a4 <putc@plt>
   3db70:	ldr	r0, [sp, #12]
   3db74:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   3db78:	ldr	r4, [r5, #28]
   3db7c:	mov	r7, r0
   3db80:	ldrb	r0, [r0]
   3db84:	cmp	r0, #0
   3db88:	beq	3d90c <__printf_chk@plt+0x2c24c>
   3db8c:	mov	r1, r4
   3db90:	bl	114a4 <putc@plt>
   3db94:	ldrb	r0, [r7, #1]!
   3db98:	cmp	r0, #0
   3db9c:	bne	3db8c <__printf_chk@plt+0x2c4cc>
   3dba0:	b	3d908 <__printf_chk@plt+0x2c248>
   3dba4:	bl	1148c <__stack_chk_fail@plt>
   3dba8:	andeq	ip, r7, r0, lsl sp
   3dbac:	muleq	r5, r9, fp
   3dbb0:	andeq	fp, r5, r1, lsr #23
   3dbb4:	muleq	r5, sp, fp
   3dbb8:	muleq	r5, r5, fp
   3dbbc:	push	{r4, r5, r6, lr}
   3dbc0:	mov	r5, r0
   3dbc4:	ldr	r3, [r0, #348]	; 0x15c
   3dbc8:	ldr	r1, [r0, #28]
   3dbcc:	cmp	r3, #0
   3dbd0:	bne	3dc44 <__printf_chk@plt+0x2c584>
   3dbd4:	mov	r0, #116	; 0x74
   3dbd8:	bl	114a4 <putc@plt>
   3dbdc:	ldrd	r0, [r5, #32]
   3dbe0:	bl	28f28 <__printf_chk@plt+0x17868>
   3dbe4:	ldr	r3, [r5, #52]	; 0x34
   3dbe8:	ldr	r1, [r5, #36]	; 0x24
   3dbec:	ldr	r0, [r5, #32]
   3dbf0:	sub	r1, r1, r3
   3dbf4:	bl	28f28 <__printf_chk@plt+0x17868>
   3dbf8:	ldr	r3, [r5, #344]	; 0x158
   3dbfc:	cmp	r3, #0
   3dc00:	addgt	r4, r5, #87	; 0x57
   3dc04:	ble	3dc2c <__printf_chk@plt+0x2c56c>
   3dc08:	ldrb	r0, [r4, #1]
   3dc0c:	ldr	r1, [r5, #28]
   3dc10:	bl	114a4 <putc@plt>
   3dc14:	sub	r3, r4, #86	; 0x56
   3dc18:	ldr	r2, [r5, #344]	; 0x158
   3dc1c:	sub	r3, r3, r5
   3dc20:	cmp	r3, r2
   3dc24:	add	r4, r4, #1
   3dc28:	blt	3dc08 <__printf_chk@plt+0x2c548>
   3dc2c:	ldr	r1, [r5, #28]
   3dc30:	mov	r0, #10
   3dc34:	bl	114a4 <putc@plt>
   3dc38:	mov	r3, #0
   3dc3c:	str	r3, [r5, #344]	; 0x158
   3dc40:	pop	{r4, r5, r6, pc}
   3dc44:	mov	r0, #117	; 0x75
   3dc48:	bl	114a4 <putc@plt>
   3dc4c:	ldr	r0, [r5, #348]	; 0x15c
   3dc50:	bl	51224 <__printf_chk@plt+0x3fb64>
   3dc54:	ldr	r6, [r5, #28]
   3dc58:	mov	r4, r0
   3dc5c:	ldrb	r0, [r0]
   3dc60:	cmp	r0, #0
   3dc64:	beq	3dc80 <__printf_chk@plt+0x2c5c0>
   3dc68:	mov	r1, r6
   3dc6c:	bl	114a4 <putc@plt>
   3dc70:	ldrb	r0, [r4, #1]!
   3dc74:	cmp	r0, #0
   3dc78:	bne	3dc68 <__printf_chk@plt+0x2c5a8>
   3dc7c:	ldr	r6, [r5, #28]
   3dc80:	mov	r1, r6
   3dc84:	mov	r0, #32
   3dc88:	bl	114a4 <putc@plt>
   3dc8c:	b	3dbdc <__printf_chk@plt+0x2c51c>
   3dc90:	ldr	r2, [r0, #24]
   3dc94:	cmp	r2, #0
   3dc98:	beq	3dcac <__printf_chk@plt+0x2c5ec>
   3dc9c:	ldr	r3, [r0, #344]	; 0x158
   3dca0:	cmp	r3, #0
   3dca4:	bxeq	lr
   3dca8:	b	3dbbc <__printf_chk@plt+0x2c4fc>
   3dcac:	str	r2, [r0, #344]	; 0x158
   3dcb0:	bx	lr
   3dcb4:	ldr	r3, [r0, #24]
   3dcb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3dcbc:	cmp	r3, #0
   3dcc0:	mov	r7, r0
   3dcc4:	mov	r5, r1
   3dcc8:	mov	r8, r2
   3dccc:	streq	r3, [r0, #344]	; 0x158
   3dcd0:	beq	3dce4 <__printf_chk@plt+0x2c624>
   3dcd4:	ldr	r3, [r0, #344]	; 0x158
   3dcd8:	cmp	r3, #0
   3dcdc:	beq	3dce4 <__printf_chk@plt+0x2c624>
   3dce0:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   3dce4:	ldr	r9, [r7, #28]
   3dce8:	ldr	r6, [pc, #152]	; 3dd88 <__printf_chk@plt+0x2c6c8>
   3dcec:	mov	r4, #32
   3dcf0:	mov	r0, #120	; 0x78
   3dcf4:	b	3dd00 <__printf_chk@plt+0x2c640>
   3dcf8:	mov	r0, r4
   3dcfc:	ldrb	r4, [r6, #1]!
   3dd00:	mov	r1, r9
   3dd04:	bl	114a4 <putc@plt>
   3dd08:	cmp	r4, #0
   3dd0c:	bne	3dcf8 <__printf_chk@plt+0x2c638>
   3dd10:	cmp	r8, #0
   3dd14:	ldr	r4, [r7, #28]
   3dd18:	beq	3dd78 <__printf_chk@plt+0x2c6b8>
   3dd1c:	mov	r1, r4
   3dd20:	mov	r0, #60	; 0x3c
   3dd24:	bl	114a4 <putc@plt>
   3dd28:	ldrb	r0, [r5]
   3dd2c:	ldr	r4, [r7, #28]
   3dd30:	cmp	r0, #0
   3dd34:	beq	3dd58 <__printf_chk@plt+0x2c698>
   3dd38:	mov	r1, r4
   3dd3c:	bl	114a4 <putc@plt>
   3dd40:	ldrb	r0, [r5, #1]!
   3dd44:	cmp	r0, #0
   3dd48:	bne	3dd38 <__printf_chk@plt+0x2c678>
   3dd4c:	cmp	r8, #0
   3dd50:	ldr	r4, [r7, #28]
   3dd54:	beq	3dd68 <__printf_chk@plt+0x2c6a8>
   3dd58:	mov	r1, r4
   3dd5c:	mov	r0, #62	; 0x3e
   3dd60:	bl	114a4 <putc@plt>
   3dd64:	ldr	r4, [r7, #28]
   3dd68:	mov	r1, r4
   3dd6c:	mov	r0, #10
   3dd70:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3dd74:	b	114a4 <putc@plt>
   3dd78:	ldrb	r0, [r5]
   3dd7c:	cmp	r0, #0
   3dd80:	bne	3dd38 <__printf_chk@plt+0x2c678>
   3dd84:	b	3dd68 <__printf_chk@plt+0x2c6a8>
   3dd88:	andeq	fp, r5, r5, lsr #23
   3dd8c:	ldr	r3, [r0, #24]
   3dd90:	push	{r4, r5, r6, r7, r8, lr}
   3dd94:	cmp	r3, #0
   3dd98:	mov	r7, r0
   3dd9c:	mov	r8, r1
   3dda0:	streq	r3, [r0, #344]	; 0x158
   3dda4:	beq	3ddb8 <__printf_chk@plt+0x2c6f8>
   3dda8:	ldr	r3, [r0, #344]	; 0x158
   3ddac:	cmp	r3, #0
   3ddb0:	beq	3ddb8 <__printf_chk@plt+0x2c6f8>
   3ddb4:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   3ddb8:	ldr	r3, [pc, #180]	; 3de74 <__printf_chk@plt+0x2c7b4>
   3ddbc:	ldr	r6, [r7, #28]
   3ddc0:	ldr	r3, [r3]
   3ddc4:	cmp	r8, r3
   3ddc8:	ble	3de4c <__printf_chk@plt+0x2c78c>
   3ddcc:	ldr	r5, [pc, #164]	; 3de78 <__printf_chk@plt+0x2c7b8>
   3ddd0:	mov	r4, #32
   3ddd4:	mov	r0, #120	; 0x78
   3ddd8:	b	3dde4 <__printf_chk@plt+0x2c724>
   3dddc:	mov	r0, r4
   3dde0:	ldrb	r4, [r5, #1]!
   3dde4:	mov	r1, r6
   3dde8:	bl	114a4 <putc@plt>
   3ddec:	cmp	r4, #0
   3ddf0:	bne	3dddc <__printf_chk@plt+0x2c71c>
   3ddf4:	ldr	r1, [r7, #28]
   3ddf8:	mov	r0, #86	; 0x56
   3ddfc:	bl	114a4 <putc@plt>
   3de00:	ldr	r3, [pc, #116]	; 3de7c <__printf_chk@plt+0x2c7bc>
   3de04:	ldr	r0, [r3]
   3de08:	mul	r0, r0, r8
   3de0c:	bl	51224 <__printf_chk@plt+0x3fb64>
   3de10:	ldr	r5, [r7, #28]
   3de14:	mov	r4, r0
   3de18:	ldrb	r0, [r0]
   3de1c:	cmp	r0, #0
   3de20:	beq	3de3c <__printf_chk@plt+0x2c77c>
   3de24:	mov	r1, r5
   3de28:	bl	114a4 <putc@plt>
   3de2c:	ldrb	r0, [r4, #1]!
   3de30:	cmp	r0, #0
   3de34:	bne	3de24 <__printf_chk@plt+0x2c764>
   3de38:	ldr	r5, [r7, #28]
   3de3c:	mov	r1, r5
   3de40:	mov	r0, #10
   3de44:	bl	114a4 <putc@plt>
   3de48:	ldr	r6, [r7, #28]
   3de4c:	ldr	r5, [pc, #44]	; 3de80 <__printf_chk@plt+0x2c7c0>
   3de50:	mov	r4, #32
   3de54:	mov	r0, #120	; 0x78
   3de58:	mov	r1, r6
   3de5c:	bl	114a4 <putc@plt>
   3de60:	cmp	r4, #0
   3de64:	popeq	{r4, r5, r6, r7, r8, pc}
   3de68:	mov	r0, r4
   3de6c:	ldrb	r4, [r5, #1]!
   3de70:	b	3de58 <__printf_chk@plt+0x2c798>
   3de74:	andeq	r5, r8, r8, lsr #19
   3de78:	andeq	fp, r5, sp, lsr #23
   3de7c:	andeq	sp, r7, r4, rrx
   3de80:			; <UNDEFINED> instruction: 0x0005bbb9
   3de84:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3de88:	mov	r6, r0
   3de8c:	ldr	r4, [r0, #40]	; 0x28
   3de90:	cmp	r4, #0
   3de94:	beq	3df88 <__printf_chk@plt+0x2c8c8>
   3de98:	mov	r0, #12
   3de9c:	bl	5130c <_Znwj@@Base>
   3dea0:	mov	r8, #0
   3dea4:	ldrd	r2, [r4]
   3dea8:	str	r8, [r0, #8]
   3deac:	ldr	r4, [r4, #8]
   3deb0:	mov	r7, r0
   3deb4:	cmp	r4, r8
   3deb8:	str	r2, [r0]
   3debc:	str	r3, [r0, #4]
   3dec0:	movne	r5, r0
   3dec4:	beq	3def0 <__printf_chk@plt+0x2c830>
   3dec8:	mov	r0, #12
   3decc:	bl	5130c <_Znwj@@Base>
   3ded0:	ldrd	r2, [r4]
   3ded4:	str	r8, [r0, #8]
   3ded8:	strd	r2, [r0]
   3dedc:	str	r0, [r5, #8]
   3dee0:	ldr	r4, [r4, #8]
   3dee4:	mov	r5, r0
   3dee8:	cmp	r4, #0
   3deec:	bne	3dec8 <__printf_chk@plt+0x2c808>
   3def0:	mov	r0, #48	; 0x30
   3def4:	ldr	sl, [r6, #28]
   3def8:	bl	5130c <_Znwj@@Base>
   3defc:	ldr	r5, [r6, #12]
   3df00:	ldr	r2, [r6, #20]
   3df04:	ldr	r1, [pc, #168]	; 3dfb4 <__printf_chk@plt+0x2c8f4>
   3df08:	mov	r3, #0
   3df0c:	cmp	r5, #0
   3df10:	ldrb	r9, [r6, #32]
   3df14:	ldr	r8, [r6, #36]	; 0x24
   3df18:	ldrb	r6, [r6, #44]	; 0x2c
   3df1c:	mov	r4, r0
   3df20:	str	r1, [r0]
   3df24:	str	r2, [r0, #20]
   3df28:	str	r3, [r0, #4]
   3df2c:	str	r3, [r0, #8]
   3df30:	str	r3, [r0, #16]
   3df34:	str	r3, [r0, #24]
   3df38:	beq	3df80 <__printf_chk@plt+0x2c8c0>
   3df3c:	mov	r0, #100	; 0x64
   3df40:	bl	5130c <_Znwj@@Base>
   3df44:	mov	r1, r5
   3df48:	mov	fp, r0
   3df4c:	bl	37a68 <__printf_chk@plt+0x263a8>
   3df50:	str	fp, [r4, #12]
   3df54:	ldr	r2, [pc, #92]	; 3dfb8 <__printf_chk@plt+0x2c8f8>
   3df58:	mov	r3, #0
   3df5c:	str	sl, [r4, #28]
   3df60:	strb	r9, [r4, #32]
   3df64:	str	r8, [r4, #36]	; 0x24
   3df68:	str	r7, [r4, #40]	; 0x28
   3df6c:	strb	r6, [r4, #44]	; 0x2c
   3df70:	str	r2, [r4]
   3df74:	strb	r3, [r4, #33]	; 0x21
   3df78:	mov	r0, r4
   3df7c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3df80:	str	r5, [r0, #12]
   3df84:	b	3df54 <__printf_chk@plt+0x2c894>
   3df88:	ldr	r1, [pc, #44]	; 3dfbc <__printf_chk@plt+0x2c8fc>
   3df8c:	mov	r0, #4352	; 0x1100
   3df90:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3df94:	ldr	r4, [r6, #40]	; 0x28
   3df98:	b	3de98 <__printf_chk@plt+0x2c7d8>
   3df9c:	mov	r0, fp
   3dfa0:	bl	5135c <_ZdlPv@@Base>
   3dfa4:	mov	r0, r4
   3dfa8:	bl	5135c <_ZdlPv@@Base>
   3dfac:	bl	11498 <__cxa_end_cleanup@plt>
   3dfb0:	b	3dfa4 <__printf_chk@plt+0x2c8e4>
   3dfb4:	andeq	r9, r5, r8, lsr sp
   3dfb8:	andeq	sl, r5, r8, lsl #22
   3dfbc:			; <UNDEFINED> instruction: 0x0005babc
   3dfc0:	push	{r4, r5, r6, r7, r8, lr}
   3dfc4:	mov	r4, r0
   3dfc8:	mov	r0, #36	; 0x24
   3dfcc:	bl	5130c <_Znwj@@Base>
   3dfd0:	ldr	r6, [r4, #12]
   3dfd4:	ldr	r1, [pc, #252]	; 3e0d8 <__printf_chk@plt+0x2ca18>
   3dfd8:	ldr	r2, [r4, #20]
   3dfdc:	mov	r3, #0
   3dfe0:	cmp	r6, #0
   3dfe4:	mov	r5, r0
   3dfe8:	str	r1, [r0]
   3dfec:	str	r2, [r0, #20]
   3dff0:	str	r3, [r0, #4]
   3dff4:	str	r3, [r0, #8]
   3dff8:	str	r3, [r0, #16]
   3dffc:	str	r3, [r0, #24]
   3e000:	beq	3e0b8 <__printf_chk@plt+0x2c9f8>
   3e004:	mov	r0, #100	; 0x64
   3e008:	bl	5130c <_Znwj@@Base>
   3e00c:	mov	r1, r6
   3e010:	mov	r7, r0
   3e014:	bl	37a68 <__printf_chk@plt+0x263a8>
   3e018:	str	r7, [r5, #12]
   3e01c:	ldr	r3, [pc, #184]	; 3e0dc <__printf_chk@plt+0x2ca1c>
   3e020:	ldr	r4, [r4, #28]
   3e024:	ldr	r2, [pc, #180]	; 3e0e0 <__printf_chk@plt+0x2ca20>
   3e028:	ldr	r1, [r3]
   3e02c:	cmp	r4, #0
   3e030:	mov	r3, #0
   3e034:	str	r1, [r5, #32]
   3e038:	str	r2, [r5]
   3e03c:	str	r3, [r5, #28]
   3e040:	strne	r3, [r4, #8]
   3e044:	beq	3e0b0 <__printf_chk@plt+0x2c9f0>
   3e048:	ldr	r3, [r4, #4]
   3e04c:	cmp	r3, #0
   3e050:	beq	3e068 <__printf_chk@plt+0x2c9a8>
   3e054:	str	r4, [r3, #8]
   3e058:	mov	r4, r3
   3e05c:	ldr	r3, [r4, #4]
   3e060:	cmp	r3, #0
   3e064:	bne	3e054 <__printf_chk@plt+0x2c994>
   3e068:	ldr	r3, [r4]
   3e06c:	mov	r0, r4
   3e070:	ldr	r3, [r3, #8]
   3e074:	blx	r3
   3e078:	subs	r6, r0, #0
   3e07c:	beq	3e0a4 <__printf_chk@plt+0x2c9e4>
   3e080:	ldr	r3, [r6]
   3e084:	ldr	r3, [r3, #28]
   3e088:	blx	r3
   3e08c:	ldr	r3, [r5, #32]
   3e090:	cmp	r0, r3
   3e094:	ldr	r3, [r5, #28]
   3e098:	strgt	r0, [r5, #32]
   3e09c:	str	r3, [r6, #4]
   3e0a0:	str	r6, [r5, #28]
   3e0a4:	ldr	r4, [r4, #8]
   3e0a8:	cmp	r4, #0
   3e0ac:	bne	3e068 <__printf_chk@plt+0x2c9a8>
   3e0b0:	mov	r0, r5
   3e0b4:	pop	{r4, r5, r6, r7, r8, pc}
   3e0b8:	str	r6, [r0, #12]
   3e0bc:	b	3e01c <__printf_chk@plt+0x2c95c>
   3e0c0:	mov	r0, r7
   3e0c4:	bl	5135c <_ZdlPv@@Base>
   3e0c8:	mov	r0, r5
   3e0cc:	bl	5135c <_ZdlPv@@Base>
   3e0d0:	bl	11498 <__cxa_end_cleanup@plt>
   3e0d4:	b	3e0c8 <__printf_chk@plt+0x2ca08>
   3e0d8:	andeq	r9, r5, r8, lsr sp
   3e0dc:	andeq	r5, r8, ip, lsr #19
   3e0e0:	ldrdeq	sl, [r5], -r8
   3e0e4:	push	{r4, r5, r6, lr}
   3e0e8:	mov	r4, r0
   3e0ec:	ldr	r0, [r0, #48]	; 0x30
   3e0f0:	ldr	r3, [pc, #100]	; 3e15c <__printf_chk@plt+0x2ca9c>
   3e0f4:	cmp	r0, #0
   3e0f8:	str	r3, [r4]
   3e0fc:	beq	3e104 <__printf_chk@plt+0x2ca44>
   3e100:	bl	114f8 <_ZdaPv@plt>
   3e104:	ldr	r5, [r4, #12]
   3e108:	ldr	r3, [pc, #80]	; 3e160 <__printf_chk@plt+0x2caa0>
   3e10c:	cmp	r5, #0
   3e110:	str	r3, [r4]
   3e114:	beq	3e128 <__printf_chk@plt+0x2ca68>
   3e118:	mov	r0, r5
   3e11c:	bl	37b78 <__printf_chk@plt+0x264b8>
   3e120:	mov	r0, r5
   3e124:	bl	5135c <_ZdlPv@@Base>
   3e128:	ldr	r5, [r4, #16]
   3e12c:	cmp	r5, #0
   3e130:	beq	3e144 <__printf_chk@plt+0x2ca84>
   3e134:	mov	r0, r5
   3e138:	bl	37b78 <__printf_chk@plt+0x264b8>
   3e13c:	mov	r0, r5
   3e140:	bl	5135c <_ZdlPv@@Base>
   3e144:	mov	r0, r4
   3e148:	pop	{r4, r5, r6, pc}
   3e14c:	mov	r0, r5
   3e150:	bl	5135c <_ZdlPv@@Base>
   3e154:	bl	11498 <__cxa_end_cleanup@plt>
   3e158:	b	3e14c <__printf_chk@plt+0x2ca8c>
   3e15c:	andeq	sl, r5, r8, lsr #25
   3e160:	andeq	r9, r5, r8, lsr sp
   3e164:	push	{r4, lr}
   3e168:	mov	r4, r0
   3e16c:	bl	3e0e4 <__printf_chk@plt+0x2ca24>
   3e170:	mov	r0, r4
   3e174:	bl	5135c <_ZdlPv@@Base>
   3e178:	mov	r0, r4
   3e17c:	pop	{r4, pc}
   3e180:	mov	r0, r4
   3e184:	bl	5135c <_ZdlPv@@Base>
   3e188:	bl	11498 <__cxa_end_cleanup@plt>
   3e18c:	push	{r4, r5, r6, lr}
   3e190:	mov	r5, r0
   3e194:	ldr	r0, [r0, #40]	; 0x28
   3e198:	ldr	r3, [pc, #112]	; 3e210 <__printf_chk@plt+0x2cb50>
   3e19c:	cmp	r0, #0
   3e1a0:	str	r3, [r5]
   3e1a4:	beq	3e1b8 <__printf_chk@plt+0x2caf8>
   3e1a8:	ldr	r4, [r0, #8]
   3e1ac:	bl	5135c <_ZdlPv@@Base>
   3e1b0:	subs	r0, r4, #0
   3e1b4:	bne	3e1a8 <__printf_chk@plt+0x2cae8>
   3e1b8:	ldr	r4, [r5, #12]
   3e1bc:	ldr	r3, [pc, #80]	; 3e214 <__printf_chk@plt+0x2cb54>
   3e1c0:	cmp	r4, #0
   3e1c4:	str	r3, [r5]
   3e1c8:	beq	3e1dc <__printf_chk@plt+0x2cb1c>
   3e1cc:	mov	r0, r4
   3e1d0:	bl	37b78 <__printf_chk@plt+0x264b8>
   3e1d4:	mov	r0, r4
   3e1d8:	bl	5135c <_ZdlPv@@Base>
   3e1dc:	ldr	r4, [r5, #16]
   3e1e0:	cmp	r4, #0
   3e1e4:	beq	3e1f8 <__printf_chk@plt+0x2cb38>
   3e1e8:	mov	r0, r4
   3e1ec:	bl	37b78 <__printf_chk@plt+0x264b8>
   3e1f0:	mov	r0, r4
   3e1f4:	bl	5135c <_ZdlPv@@Base>
   3e1f8:	mov	r0, r5
   3e1fc:	pop	{r4, r5, r6, pc}
   3e200:	mov	r0, r4
   3e204:	bl	5135c <_ZdlPv@@Base>
   3e208:	bl	11498 <__cxa_end_cleanup@plt>
   3e20c:	b	3e200 <__printf_chk@plt+0x2cb40>
   3e210:	andeq	sl, r5, r8, lsl #22
   3e214:	andeq	r9, r5, r8, lsr sp
   3e218:	push	{r4, lr}
   3e21c:	mov	r4, r0
   3e220:	bl	3e18c <__printf_chk@plt+0x2cacc>
   3e224:	mov	r0, r4
   3e228:	bl	5135c <_ZdlPv@@Base>
   3e22c:	mov	r0, r4
   3e230:	pop	{r4, pc}
   3e234:	mov	r0, r4
   3e238:	bl	5135c <_ZdlPv@@Base>
   3e23c:	bl	11498 <__cxa_end_cleanup@plt>
   3e240:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e244:	mov	r9, r0
   3e248:	ldr	r4, [r0, #28]
   3e24c:	cmp	r4, #0
   3e250:	beq	3e3f0 <__printf_chk@plt+0x2cd30>
   3e254:	mov	r5, #0
   3e258:	b	3e260 <__printf_chk@plt+0x2cba0>
   3e25c:	mov	r5, r7
   3e260:	ldr	r3, [r4]
   3e264:	mov	r0, r4
   3e268:	ldr	r3, [r3, #8]
   3e26c:	blx	r3
   3e270:	str	r5, [r0, #4]
   3e274:	ldr	r4, [r4, #4]
   3e278:	mov	r7, r0
   3e27c:	cmp	r4, #0
   3e280:	bne	3e25c <__printf_chk@plt+0x2cb9c>
   3e284:	cmp	r5, #0
   3e288:	str	r4, [r7, #4]
   3e28c:	beq	3e2a8 <__printf_chk@plt+0x2cbe8>
   3e290:	mov	r4, r7
   3e294:	mov	r7, r5
   3e298:	ldr	r5, [r5, #4]
   3e29c:	str	r4, [r7, #4]
   3e2a0:	cmp	r5, #0
   3e2a4:	bne	3e290 <__printf_chk@plt+0x2cbd0>
   3e2a8:	ldr	r4, [r9, #32]
   3e2ac:	cmp	r4, #0
   3e2b0:	beq	3e3e0 <__printf_chk@plt+0x2cd20>
   3e2b4:	mov	r5, #0
   3e2b8:	b	3e2c0 <__printf_chk@plt+0x2cc00>
   3e2bc:	mov	r5, r6
   3e2c0:	ldr	r3, [r4]
   3e2c4:	mov	r0, r4
   3e2c8:	ldr	r3, [r3, #8]
   3e2cc:	blx	r3
   3e2d0:	str	r5, [r0, #4]
   3e2d4:	ldr	r4, [r4, #4]
   3e2d8:	mov	r6, r0
   3e2dc:	cmp	r4, #0
   3e2e0:	bne	3e2bc <__printf_chk@plt+0x2cbfc>
   3e2e4:	cmp	r5, #0
   3e2e8:	str	r4, [r6, #4]
   3e2ec:	beq	3e308 <__printf_chk@plt+0x2cc48>
   3e2f0:	mov	r4, r6
   3e2f4:	mov	r6, r5
   3e2f8:	ldr	r5, [r5, #4]
   3e2fc:	str	r4, [r6, #4]
   3e300:	cmp	r5, #0
   3e304:	bne	3e2f0 <__printf_chk@plt+0x2cc30>
   3e308:	mov	r0, #40	; 0x28
   3e30c:	bl	5130c <_Znwj@@Base>
   3e310:	ldr	r3, [pc, #248]	; 3e410 <__printf_chk@plt+0x2cd50>
   3e314:	ldr	r4, [r9, #12]
   3e318:	ldr	r2, [r9, #20]
   3e31c:	cmp	r4, #0
   3e320:	str	r3, [r0]
   3e324:	mov	r3, #0
   3e328:	mov	r8, r0
   3e32c:	str	r2, [r0, #20]
   3e330:	str	r3, [r0, #4]
   3e334:	str	r3, [r0, #8]
   3e338:	str	r3, [r0, #16]
   3e33c:	str	r3, [r0, #24]
   3e340:	beq	3e3d8 <__printf_chk@plt+0x2cd18>
   3e344:	mov	r0, #100	; 0x64
   3e348:	bl	5130c <_Znwj@@Base>
   3e34c:	mov	r1, r4
   3e350:	mov	r5, r0
   3e354:	bl	37a68 <__printf_chk@plt+0x263a8>
   3e358:	str	r5, [r8, #12]
   3e35c:	ldr	r4, [r9, #36]	; 0x24
   3e360:	ldr	r3, [pc, #172]	; 3e414 <__printf_chk@plt+0x2cd54>
   3e364:	mov	r5, #0
   3e368:	cmp	r4, #0
   3e36c:	str	r7, [r8, #28]
   3e370:	str	r6, [r8, #32]
   3e374:	str	r3, [r8]
   3e378:	str	r5, [r8, #36]	; 0x24
   3e37c:	bne	3e388 <__printf_chk@plt+0x2ccc8>
   3e380:	b	3e3e8 <__printf_chk@plt+0x2cd28>
   3e384:	mov	r5, r0
   3e388:	ldr	r3, [r4]
   3e38c:	mov	r0, r4
   3e390:	ldr	r3, [r3, #8]
   3e394:	blx	r3
   3e398:	str	r5, [r0, #4]
   3e39c:	ldr	r4, [r4, #4]
   3e3a0:	cmp	r4, #0
   3e3a4:	bne	3e384 <__printf_chk@plt+0x2ccc4>
   3e3a8:	cmp	r5, #0
   3e3ac:	str	r4, [r0, #4]
   3e3b0:	beq	3e3cc <__printf_chk@plt+0x2cd0c>
   3e3b4:	mov	r4, r0
   3e3b8:	mov	r0, r5
   3e3bc:	ldr	r5, [r5, #4]
   3e3c0:	str	r4, [r0, #4]
   3e3c4:	cmp	r5, #0
   3e3c8:	bne	3e3b4 <__printf_chk@plt+0x2ccf4>
   3e3cc:	str	r0, [r8, #36]	; 0x24
   3e3d0:	mov	r0, r8
   3e3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e3d8:	str	r4, [r0, #12]
   3e3dc:	b	3e35c <__printf_chk@plt+0x2cc9c>
   3e3e0:	mov	r6, r4
   3e3e4:	b	3e308 <__printf_chk@plt+0x2cc48>
   3e3e8:	mov	r0, r4
   3e3ec:	b	3e3cc <__printf_chk@plt+0x2cd0c>
   3e3f0:	mov	r7, r4
   3e3f4:	b	3e2a8 <__printf_chk@plt+0x2cbe8>
   3e3f8:	b	3e404 <__printf_chk@plt+0x2cd44>
   3e3fc:	mov	r0, r5
   3e400:	bl	5135c <_ZdlPv@@Base>
   3e404:	mov	r0, r8
   3e408:	bl	5135c <_ZdlPv@@Base>
   3e40c:	bl	11498 <__cxa_end_cleanup@plt>
   3e410:	andeq	r9, r5, r8, lsr sp
   3e414:	andeq	sl, r5, r8, ror sp
   3e418:	ldr	r3, [r0, #28]
   3e41c:	push	{r4, r5, r6, r7, r8, lr}
   3e420:	cmp	r3, #0
   3e424:	beq	3e4dc <__printf_chk@plt+0x2ce1c>
   3e428:	mov	r4, r0
   3e42c:	mov	r0, #36	; 0x24
   3e430:	mov	r7, r2
   3e434:	mov	r6, r1
   3e438:	bl	5130c <_Znwj@@Base>
   3e43c:	ldr	r3, [pc, #192]	; 3e504 <__printf_chk@plt+0x2ce44>
   3e440:	ldr	r8, [r4, #12]
   3e444:	ldr	r2, [r4, #20]
   3e448:	cmp	r8, #0
   3e44c:	str	r3, [r0]
   3e450:	mov	r3, #0
   3e454:	mov	r5, r0
   3e458:	str	r6, [r0, #4]
   3e45c:	str	r2, [r0, #20]
   3e460:	str	r3, [r0, #8]
   3e464:	str	r3, [r0, #16]
   3e468:	str	r3, [r0, #24]
   3e46c:	beq	3e4d4 <__printf_chk@plt+0x2ce14>
   3e470:	mov	r0, #100	; 0x64
   3e474:	bl	5130c <_Znwj@@Base>
   3e478:	mov	r1, r8
   3e47c:	mov	r6, r0
   3e480:	bl	37a68 <__printf_chk@plt+0x263a8>
   3e484:	str	r6, [r5, #12]
   3e488:	ldr	r0, [r4, #28]
   3e48c:	ldr	r3, [pc, #116]	; 3e508 <__printf_chk@plt+0x2ce48>
   3e490:	mov	r6, #0
   3e494:	str	r3, [r5]
   3e498:	ldr	r3, [r0]
   3e49c:	mov	r1, r5
   3e4a0:	mov	r2, r7
   3e4a4:	ldr	r3, [r3, #88]	; 0x58
   3e4a8:	str	r6, [r5, #28]
   3e4ac:	str	r6, [r5, #32]
   3e4b0:	blx	r3
   3e4b4:	ldr	r3, [r4]
   3e4b8:	str	r6, [r4, #28]
   3e4bc:	ldr	r3, [r3, #4]
   3e4c0:	mov	r5, r0
   3e4c4:	mov	r0, r4
   3e4c8:	blx	r3
   3e4cc:	mov	r0, r5
   3e4d0:	pop	{r4, r5, r6, r7, r8, pc}
   3e4d4:	str	r8, [r0, #12]
   3e4d8:	b	3e488 <__printf_chk@plt+0x2cdc8>
   3e4dc:	mov	r5, r0
   3e4e0:	str	r1, [r0, #4]
   3e4e4:	mov	r0, r5
   3e4e8:	pop	{r4, r5, r6, r7, r8, pc}
   3e4ec:	b	3e4f8 <__printf_chk@plt+0x2ce38>
   3e4f0:	mov	r0, r6
   3e4f4:	bl	5135c <_ZdlPv@@Base>
   3e4f8:	mov	r0, r5
   3e4fc:	bl	5135c <_ZdlPv@@Base>
   3e500:	bl	11498 <__cxa_end_cleanup@plt>
   3e504:	andeq	r9, r5, r8, lsr sp
   3e508:	strdeq	sl, [r5], -r8
   3e50c:	ldr	r2, [r0, #32]
   3e510:	ldr	r3, [r1, #32]
   3e514:	cmp	r2, r3
   3e518:	beq	3e524 <__printf_chk@plt+0x2ce64>
   3e51c:	mov	r0, #0
   3e520:	bx	lr
   3e524:	push	{r4, r5, r6, lr}
   3e528:	ldr	r5, [r0, #28]
   3e52c:	ldr	r4, [r1, #28]
   3e530:	cmp	r5, #0
   3e534:	beq	3e594 <__printf_chk@plt+0x2ced4>
   3e538:	cmp	r4, #0
   3e53c:	beq	3e56c <__printf_chk@plt+0x2ceac>
   3e540:	ldr	r3, [r5]
   3e544:	mov	r0, r5
   3e548:	ldr	r3, [r3, #188]	; 0xbc
   3e54c:	blx	r3
   3e550:	ldr	r3, [r4]
   3e554:	ldr	r3, [r3, #188]	; 0xbc
   3e558:	mov	r6, r0
   3e55c:	mov	r0, r4
   3e560:	blx	r3
   3e564:	cmp	r6, r0
   3e568:	beq	3e574 <__printf_chk@plt+0x2ceb4>
   3e56c:	mov	r0, #0
   3e570:	pop	{r4, r5, r6, pc}
   3e574:	ldr	r3, [r5]
   3e578:	mov	r1, r4
   3e57c:	mov	r0, r5
   3e580:	ldr	r3, [r3, #184]	; 0xb8
   3e584:	blx	r3
   3e588:	adds	r0, r0, #0
   3e58c:	movne	r0, #1
   3e590:	pop	{r4, r5, r6, pc}
   3e594:	clz	r0, r4
   3e598:	lsr	r0, r0, #5
   3e59c:	pop	{r4, r5, r6, pc}
   3e5a0:	ldr	r2, [r0, #28]
   3e5a4:	ldr	r3, [r1, #28]
   3e5a8:	cmp	r2, r3
   3e5ac:	beq	3e5b8 <__printf_chk@plt+0x2cef8>
   3e5b0:	mov	r0, #0
   3e5b4:	bx	lr
   3e5b8:	push	{r4, r5, r6, lr}
   3e5bc:	ldr	r5, [r0, #32]
   3e5c0:	ldr	r4, [r1, #32]
   3e5c4:	cmp	r5, #0
   3e5c8:	beq	3e628 <__printf_chk@plt+0x2cf68>
   3e5cc:	cmp	r4, #0
   3e5d0:	beq	3e600 <__printf_chk@plt+0x2cf40>
   3e5d4:	ldr	r3, [r5]
   3e5d8:	mov	r0, r5
   3e5dc:	ldr	r3, [r3, #188]	; 0xbc
   3e5e0:	blx	r3
   3e5e4:	ldr	r3, [r4]
   3e5e8:	ldr	r3, [r3, #188]	; 0xbc
   3e5ec:	mov	r6, r0
   3e5f0:	mov	r0, r4
   3e5f4:	blx	r3
   3e5f8:	cmp	r6, r0
   3e5fc:	beq	3e608 <__printf_chk@plt+0x2cf48>
   3e600:	mov	r0, #0
   3e604:	pop	{r4, r5, r6, pc}
   3e608:	ldr	r3, [r5]
   3e60c:	mov	r1, r4
   3e610:	mov	r0, r5
   3e614:	ldr	r3, [r3, #184]	; 0xb8
   3e618:	blx	r3
   3e61c:	adds	r0, r0, #0
   3e620:	movne	r0, #1
   3e624:	pop	{r4, r5, r6, pc}
   3e628:	clz	r0, r4
   3e62c:	lsr	r0, r0, #5
   3e630:	pop	{r4, r5, r6, pc}
   3e634:	ldr	r2, [r0, #28]
   3e638:	ldr	r3, [r1, #28]
   3e63c:	cmp	r2, r3
   3e640:	beq	3e64c <__printf_chk@plt+0x2cf8c>
   3e644:	mov	r0, #0
   3e648:	bx	lr
   3e64c:	push	{r4, r5, r6, lr}
   3e650:	ldr	r5, [r0, #32]
   3e654:	ldr	r4, [r1, #32]
   3e658:	cmp	r5, #0
   3e65c:	beq	3e6bc <__printf_chk@plt+0x2cffc>
   3e660:	cmp	r4, #0
   3e664:	beq	3e694 <__printf_chk@plt+0x2cfd4>
   3e668:	ldr	r3, [r5]
   3e66c:	mov	r0, r5
   3e670:	ldr	r3, [r3, #188]	; 0xbc
   3e674:	blx	r3
   3e678:	ldr	r3, [r4]
   3e67c:	ldr	r3, [r3, #188]	; 0xbc
   3e680:	mov	r6, r0
   3e684:	mov	r0, r4
   3e688:	blx	r3
   3e68c:	cmp	r6, r0
   3e690:	beq	3e69c <__printf_chk@plt+0x2cfdc>
   3e694:	mov	r0, #0
   3e698:	pop	{r4, r5, r6, pc}
   3e69c:	ldr	r3, [r5]
   3e6a0:	mov	r1, r4
   3e6a4:	mov	r0, r5
   3e6a8:	ldr	r3, [r3, #184]	; 0xb8
   3e6ac:	blx	r3
   3e6b0:	adds	r0, r0, #0
   3e6b4:	movne	r0, #1
   3e6b8:	pop	{r4, r5, r6, pc}
   3e6bc:	clz	r0, r4
   3e6c0:	lsr	r0, r0, #5
   3e6c4:	pop	{r4, r5, r6, pc}
   3e6c8:	ldr	r2, [r0, #32]
   3e6cc:	ldr	r3, [r1, #32]
   3e6d0:	cmp	r2, r3
   3e6d4:	beq	3e6e0 <__printf_chk@plt+0x2d020>
   3e6d8:	mov	r0, #0
   3e6dc:	bx	lr
   3e6e0:	push	{r4, r5, r6, lr}
   3e6e4:	ldr	r5, [r0, #28]
   3e6e8:	ldr	r4, [r1, #28]
   3e6ec:	cmp	r5, #0
   3e6f0:	beq	3e750 <__printf_chk@plt+0x2d090>
   3e6f4:	cmp	r4, #0
   3e6f8:	beq	3e728 <__printf_chk@plt+0x2d068>
   3e6fc:	ldr	r3, [r5]
   3e700:	mov	r0, r5
   3e704:	ldr	r3, [r3, #188]	; 0xbc
   3e708:	blx	r3
   3e70c:	ldr	r3, [r4]
   3e710:	ldr	r3, [r3, #188]	; 0xbc
   3e714:	mov	r6, r0
   3e718:	mov	r0, r4
   3e71c:	blx	r3
   3e720:	cmp	r6, r0
   3e724:	beq	3e730 <__printf_chk@plt+0x2d070>
   3e728:	mov	r0, #0
   3e72c:	pop	{r4, r5, r6, pc}
   3e730:	ldr	r3, [r5]
   3e734:	mov	r1, r4
   3e738:	mov	r0, r5
   3e73c:	ldr	r3, [r3, #184]	; 0xb8
   3e740:	blx	r3
   3e744:	adds	r0, r0, #0
   3e748:	movne	r0, #1
   3e74c:	pop	{r4, r5, r6, pc}
   3e750:	clz	r0, r4
   3e754:	lsr	r0, r0, #5
   3e758:	pop	{r4, r5, r6, pc}
   3e75c:	push	{r4, r5, r6, r7, r8, lr}
   3e760:	mov	r7, r0
   3e764:	ldr	r5, [r0, #48]	; 0x30
   3e768:	mov	r6, r1
   3e76c:	cmp	r5, #0
   3e770:	ldr	r4, [r1, #48]	; 0x30
   3e774:	beq	3e888 <__printf_chk@plt+0x2d1c8>
   3e778:	cmp	r4, #0
   3e77c:	beq	3e7ac <__printf_chk@plt+0x2d0ec>
   3e780:	ldr	r3, [r5]
   3e784:	mov	r0, r5
   3e788:	ldr	r3, [r3, #188]	; 0xbc
   3e78c:	blx	r3
   3e790:	ldr	r3, [r4]
   3e794:	ldr	r3, [r3, #188]	; 0xbc
   3e798:	mov	r8, r0
   3e79c:	mov	r0, r4
   3e7a0:	blx	r3
   3e7a4:	cmp	r8, r0
   3e7a8:	beq	3e7b4 <__printf_chk@plt+0x2d0f4>
   3e7ac:	mov	r0, #0
   3e7b0:	pop	{r4, r5, r6, r7, r8, pc}
   3e7b4:	ldr	r3, [r5]
   3e7b8:	mov	r1, r4
   3e7bc:	mov	r0, r5
   3e7c0:	ldr	r3, [r3, #184]	; 0xb8
   3e7c4:	blx	r3
   3e7c8:	adds	r0, r0, #0
   3e7cc:	movne	r0, #1
   3e7d0:	cmp	r0, #0
   3e7d4:	beq	3e7ac <__printf_chk@plt+0x2d0ec>
   3e7d8:	ldr	r5, [r7, #52]	; 0x34
   3e7dc:	ldr	r4, [r6, #52]	; 0x34
   3e7e0:	cmp	r5, #0
   3e7e4:	beq	3e894 <__printf_chk@plt+0x2d1d4>
   3e7e8:	cmp	r4, #0
   3e7ec:	beq	3e7ac <__printf_chk@plt+0x2d0ec>
   3e7f0:	ldr	r3, [r5]
   3e7f4:	mov	r0, r5
   3e7f8:	ldr	r3, [r3, #188]	; 0xbc
   3e7fc:	blx	r3
   3e800:	ldr	r3, [r4]
   3e804:	ldr	r3, [r3, #188]	; 0xbc
   3e808:	mov	r8, r0
   3e80c:	mov	r0, r4
   3e810:	blx	r3
   3e814:	cmp	r8, r0
   3e818:	bne	3e7ac <__printf_chk@plt+0x2d0ec>
   3e81c:	ldr	r3, [r5]
   3e820:	mov	r1, r4
   3e824:	mov	r0, r5
   3e828:	ldr	r3, [r3, #184]	; 0xb8
   3e82c:	blx	r3
   3e830:	adds	r0, r0, #0
   3e834:	movne	r0, #1
   3e838:	cmp	r0, #0
   3e83c:	beq	3e7ac <__printf_chk@plt+0x2d0ec>
   3e840:	ldr	r2, [r7, #28]
   3e844:	ldr	r3, [r6, #28]
   3e848:	cmp	r2, r3
   3e84c:	bne	3e7ac <__printf_chk@plt+0x2d0ec>
   3e850:	ldr	r2, [r7, #32]
   3e854:	ldr	r3, [r6, #32]
   3e858:	cmp	r2, r3
   3e85c:	bne	3e7ac <__printf_chk@plt+0x2d0ec>
   3e860:	ldr	r2, [r7, #36]	; 0x24
   3e864:	ldr	r3, [r6, #36]	; 0x24
   3e868:	cmp	r2, r3
   3e86c:	bne	3e7ac <__printf_chk@plt+0x2d0ec>
   3e870:	ldr	r0, [r7, #40]	; 0x28
   3e874:	ldr	r3, [r6, #40]	; 0x28
   3e878:	sub	r0, r0, r3
   3e87c:	clz	r0, r0
   3e880:	lsr	r0, r0, #5
   3e884:	pop	{r4, r5, r6, r7, r8, pc}
   3e888:	clz	r0, r4
   3e88c:	lsr	r0, r0, #5
   3e890:	b	3e7d0 <__printf_chk@plt+0x2d110>
   3e894:	clz	r0, r4
   3e898:	lsr	r0, r0, #5
   3e89c:	b	3e838 <__printf_chk@plt+0x2d178>
   3e8a0:	ldr	r3, [r0, #24]
   3e8a4:	push	{r4, r5, r6, r7, r8, lr}
   3e8a8:	cmp	r3, #0
   3e8ac:	mov	r4, r0
   3e8b0:	mov	r5, r1
   3e8b4:	mov	r6, r2
   3e8b8:	streq	r3, [r0, #344]	; 0x158
   3e8bc:	beq	3e8d0 <__printf_chk@plt+0x2d210>
   3e8c0:	ldr	r3, [r0, #344]	; 0x158
   3e8c4:	cmp	r3, #0
   3e8c8:	beq	3e8d0 <__printf_chk@plt+0x2d210>
   3e8cc:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   3e8d0:	ldr	r3, [r4, #352]	; 0x160
   3e8d4:	cmp	r3, #0
   3e8d8:	moveq	r3, #1
   3e8dc:	streq	r3, [r4, #352]	; 0x160
   3e8e0:	beq	3e8f4 <__printf_chk@plt+0x2d234>
   3e8e4:	ldr	r3, [pc, #264]	; 3e9f4 <__printf_chk@plt+0x2d334>
   3e8e8:	ldr	r3, [r3]
   3e8ec:	cmp	r3, r6
   3e8f0:	blt	3e99c <__printf_chk@plt+0x2d2dc>
   3e8f4:	ldr	r2, [r4, #84]	; 0x54
   3e8f8:	mov	r3, #0
   3e8fc:	cmp	r2, r3
   3e900:	mvn	r1, #0
   3e904:	mov	r2, #1
   3e908:	str	r3, [r4, #64]	; 0x40
   3e90c:	str	r3, [r4, #52]	; 0x34
   3e910:	str	r3, [r4, #32]
   3e914:	str	r3, [r4, #36]	; 0x24
   3e918:	str	r3, [r4, #44]	; 0x2c
   3e91c:	str	r3, [r4, #40]	; 0x28
   3e920:	str	r1, [r4, #76]	; 0x4c
   3e924:	str	r2, [r4, #48]	; 0x30
   3e928:	ble	3e94c <__printf_chk@plt+0x2d28c>
   3e92c:	ldr	r2, [pc, #196]	; 3e9f8 <__printf_chk@plt+0x2d338>
   3e930:	ldr	r1, [r2]
   3e934:	ldr	r2, [r4, #80]	; 0x50
   3e938:	str	r1, [r2, r3, lsl #2]
   3e93c:	ldr	r2, [r4, #84]	; 0x54
   3e940:	add	r3, r3, #1
   3e944:	cmp	r2, r3
   3e948:	bgt	3e934 <__printf_chk@plt+0x2d274>
   3e94c:	ldr	r1, [r4, #28]
   3e950:	mov	r0, #112	; 0x70
   3e954:	bl	114a4 <putc@plt>
   3e958:	mov	r0, r5
   3e95c:	bl	51224 <__printf_chk@plt+0x3fb64>
   3e960:	ldr	r6, [r4, #28]
   3e964:	mov	r5, r0
   3e968:	ldrb	r0, [r0]
   3e96c:	cmp	r0, #0
   3e970:	beq	3e98c <__printf_chk@plt+0x2d2cc>
   3e974:	mov	r1, r6
   3e978:	bl	114a4 <putc@plt>
   3e97c:	ldrb	r0, [r5, #1]!
   3e980:	cmp	r0, #0
   3e984:	bne	3e974 <__printf_chk@plt+0x2d2b4>
   3e988:	ldr	r6, [r4, #28]
   3e98c:	mov	r1, r6
   3e990:	mov	r0, #10
   3e994:	pop	{r4, r5, r6, r7, r8, lr}
   3e998:	b	114a4 <putc@plt>
   3e99c:	ldr	r1, [r4, #28]
   3e9a0:	mov	r0, #86	; 0x56
   3e9a4:	bl	114a4 <putc@plt>
   3e9a8:	ldr	r3, [pc, #76]	; 3e9fc <__printf_chk@plt+0x2d33c>
   3e9ac:	ldr	r0, [r3]
   3e9b0:	mul	r0, r0, r6
   3e9b4:	bl	51224 <__printf_chk@plt+0x3fb64>
   3e9b8:	ldr	r7, [r4, #28]
   3e9bc:	mov	r6, r0
   3e9c0:	ldrb	r0, [r0]
   3e9c4:	cmp	r0, #0
   3e9c8:	beq	3e9e4 <__printf_chk@plt+0x2d324>
   3e9cc:	mov	r1, r7
   3e9d0:	bl	114a4 <putc@plt>
   3e9d4:	ldrb	r0, [r6, #1]!
   3e9d8:	cmp	r0, #0
   3e9dc:	bne	3e9cc <__printf_chk@plt+0x2d30c>
   3e9e0:	ldr	r7, [r4, #28]
   3e9e4:	mov	r1, r7
   3e9e8:	mov	r0, #10
   3e9ec:	bl	114a4 <putc@plt>
   3e9f0:	b	3e8f4 <__printf_chk@plt+0x2d234>
   3e9f4:	andeq	r5, r8, r8, lsr #19
   3e9f8:	andeq	r6, r8, r0, lsr #25
   3e9fc:	andeq	sp, r7, r4, rrx
   3ea00:	ldr	r2, [r0, #28]
   3ea04:	ldr	r3, [r1, #28]
   3ea08:	cmp	r2, r3
   3ea0c:	beq	3ea18 <__printf_chk@plt+0x2d358>
   3ea10:	mov	r0, #0
   3ea14:	bx	lr
   3ea18:	push	{r4, r5, r6, r7, r8, lr}
   3ea1c:	mov	r5, r1
   3ea20:	ldr	r7, [r0, #32]
   3ea24:	mov	r4, r0
   3ea28:	cmp	r7, #0
   3ea2c:	ldr	r6, [r1, #32]
   3ea30:	beq	3eaf8 <__printf_chk@plt+0x2d438>
   3ea34:	cmp	r6, #0
   3ea38:	beq	3ea68 <__printf_chk@plt+0x2d3a8>
   3ea3c:	ldr	r3, [r7]
   3ea40:	mov	r0, r7
   3ea44:	ldr	r3, [r3, #188]	; 0xbc
   3ea48:	blx	r3
   3ea4c:	ldr	r3, [r6]
   3ea50:	ldr	r3, [r3, #188]	; 0xbc
   3ea54:	mov	r8, r0
   3ea58:	mov	r0, r6
   3ea5c:	blx	r3
   3ea60:	cmp	r8, r0
   3ea64:	beq	3ea70 <__printf_chk@plt+0x2d3b0>
   3ea68:	mov	r0, #0
   3ea6c:	pop	{r4, r5, r6, r7, r8, pc}
   3ea70:	ldr	r3, [r7]
   3ea74:	mov	r1, r6
   3ea78:	mov	r0, r7
   3ea7c:	ldr	r3, [r3, #184]	; 0xb8
   3ea80:	blx	r3
   3ea84:	adds	r0, r0, #0
   3ea88:	movne	r0, #1
   3ea8c:	cmp	r0, #0
   3ea90:	beq	3ea68 <__printf_chk@plt+0x2d3a8>
   3ea94:	ldr	r6, [r4, #36]	; 0x24
   3ea98:	ldr	r4, [r5, #36]	; 0x24
   3ea9c:	cmp	r6, #0
   3eaa0:	beq	3eb04 <__printf_chk@plt+0x2d444>
   3eaa4:	cmp	r4, #0
   3eaa8:	beq	3ea68 <__printf_chk@plt+0x2d3a8>
   3eaac:	ldr	r3, [r6]
   3eab0:	mov	r0, r6
   3eab4:	ldr	r3, [r3, #188]	; 0xbc
   3eab8:	blx	r3
   3eabc:	ldr	r3, [r4]
   3eac0:	ldr	r3, [r3, #188]	; 0xbc
   3eac4:	mov	r5, r0
   3eac8:	mov	r0, r4
   3eacc:	blx	r3
   3ead0:	cmp	r5, r0
   3ead4:	bne	3ea68 <__printf_chk@plt+0x2d3a8>
   3ead8:	ldr	r3, [r6]
   3eadc:	mov	r1, r4
   3eae0:	mov	r0, r6
   3eae4:	ldr	r3, [r3, #184]	; 0xb8
   3eae8:	blx	r3
   3eaec:	adds	r0, r0, #0
   3eaf0:	movne	r0, #1
   3eaf4:	pop	{r4, r5, r6, r7, r8, pc}
   3eaf8:	clz	r0, r6
   3eafc:	lsr	r0, r0, #5
   3eb00:	b	3ea8c <__printf_chk@plt+0x2d3cc>
   3eb04:	clz	r0, r4
   3eb08:	lsr	r0, r0, #5
   3eb0c:	pop	{r4, r5, r6, r7, r8, pc}
   3eb10:	push	{r4, r5, r6, lr}
   3eb14:	mov	r4, r0
   3eb18:	ldr	r0, [r0, #32]
   3eb1c:	ldr	r3, [pc, #144]	; 3ebb4 <__printf_chk@plt+0x2d4f4>
   3eb20:	cmp	r0, #0
   3eb24:	str	r3, [r4]
   3eb28:	beq	3eb38 <__printf_chk@plt+0x2d478>
   3eb2c:	ldr	r3, [r0]
   3eb30:	ldr	r3, [r3, #4]
   3eb34:	blx	r3
   3eb38:	ldr	r0, [r4, #36]	; 0x24
   3eb3c:	cmp	r0, #0
   3eb40:	beq	3eb50 <__printf_chk@plt+0x2d490>
   3eb44:	ldr	r3, [r0]
   3eb48:	ldr	r3, [r3, #4]
   3eb4c:	blx	r3
   3eb50:	ldr	r5, [r4, #12]
   3eb54:	ldr	r3, [pc, #92]	; 3ebb8 <__printf_chk@plt+0x2d4f8>
   3eb58:	cmp	r5, #0
   3eb5c:	str	r3, [r4]
   3eb60:	beq	3eb74 <__printf_chk@plt+0x2d4b4>
   3eb64:	mov	r0, r5
   3eb68:	bl	37b78 <__printf_chk@plt+0x264b8>
   3eb6c:	mov	r0, r5
   3eb70:	bl	5135c <_ZdlPv@@Base>
   3eb74:	ldr	r5, [r4, #16]
   3eb78:	cmp	r5, #0
   3eb7c:	beq	3eb90 <__printf_chk@plt+0x2d4d0>
   3eb80:	mov	r0, r5
   3eb84:	bl	37b78 <__printf_chk@plt+0x264b8>
   3eb88:	mov	r0, r5
   3eb8c:	bl	5135c <_ZdlPv@@Base>
   3eb90:	mov	r0, r4
   3eb94:	pop	{r4, r5, r6, pc}
   3eb98:	mov	r0, r4
   3eb9c:	bl	36fe0 <__printf_chk@plt+0x25920>
   3eba0:	bl	11498 <__cxa_end_cleanup@plt>
   3eba4:	mov	r0, r5
   3eba8:	bl	5135c <_ZdlPv@@Base>
   3ebac:	bl	11498 <__cxa_end_cleanup@plt>
   3ebb0:	b	3eba4 <__printf_chk@plt+0x2d4e4>
   3ebb4:	muleq	r5, r8, r8
   3ebb8:	andeq	r9, r5, r8, lsr sp
   3ebbc:	push	{r4, lr}
   3ebc0:	mov	r4, r0
   3ebc4:	bl	3eb10 <__printf_chk@plt+0x2d450>
   3ebc8:	mov	r0, r4
   3ebcc:	bl	5135c <_ZdlPv@@Base>
   3ebd0:	mov	r0, r4
   3ebd4:	pop	{r4, pc}
   3ebd8:	mov	r0, r4
   3ebdc:	bl	5135c <_ZdlPv@@Base>
   3ebe0:	bl	11498 <__cxa_end_cleanup@plt>
   3ebe4:	push	{r4, r5, r6, lr}
   3ebe8:	mov	r4, r0
   3ebec:	ldr	r0, [r0, #28]
   3ebf0:	ldr	r3, [pc, #120]	; 3ec70 <__printf_chk@plt+0x2d5b0>
   3ebf4:	cmp	r0, #0
   3ebf8:	str	r3, [r4]
   3ebfc:	beq	3ec0c <__printf_chk@plt+0x2d54c>
   3ec00:	ldr	r3, [r0]
   3ec04:	ldr	r3, [r3, #4]
   3ec08:	blx	r3
   3ec0c:	ldr	r5, [r4, #12]
   3ec10:	ldr	r3, [pc, #92]	; 3ec74 <__printf_chk@plt+0x2d5b4>
   3ec14:	cmp	r5, #0
   3ec18:	str	r3, [r4]
   3ec1c:	beq	3ec30 <__printf_chk@plt+0x2d570>
   3ec20:	mov	r0, r5
   3ec24:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ec28:	mov	r0, r5
   3ec2c:	bl	5135c <_ZdlPv@@Base>
   3ec30:	ldr	r5, [r4, #16]
   3ec34:	cmp	r5, #0
   3ec38:	beq	3ec4c <__printf_chk@plt+0x2d58c>
   3ec3c:	mov	r0, r5
   3ec40:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ec44:	mov	r0, r5
   3ec48:	bl	5135c <_ZdlPv@@Base>
   3ec4c:	mov	r0, r4
   3ec50:	pop	{r4, r5, r6, pc}
   3ec54:	mov	r0, r4
   3ec58:	bl	36fe0 <__printf_chk@plt+0x25920>
   3ec5c:	bl	11498 <__cxa_end_cleanup@plt>
   3ec60:	mov	r0, r5
   3ec64:	bl	5135c <_ZdlPv@@Base>
   3ec68:	bl	11498 <__cxa_end_cleanup@plt>
   3ec6c:	b	3ec60 <__printf_chk@plt+0x2d5a0>
   3ec70:	andeq	sl, r5, r8, lsl pc
   3ec74:	andeq	r9, r5, r8, lsr sp
   3ec78:	push	{r4, lr}
   3ec7c:	mov	r4, r0
   3ec80:	bl	3ebe4 <__printf_chk@plt+0x2d524>
   3ec84:	mov	r0, r4
   3ec88:	bl	5135c <_ZdlPv@@Base>
   3ec8c:	mov	r0, r4
   3ec90:	pop	{r4, pc}
   3ec94:	mov	r0, r4
   3ec98:	bl	5135c <_ZdlPv@@Base>
   3ec9c:	bl	11498 <__cxa_end_cleanup@plt>
   3eca0:	push	{r4, r5, r6, lr}
   3eca4:	mov	r4, r0
   3eca8:	ldr	r0, [r0, #28]
   3ecac:	ldr	r3, [pc, #120]	; 3ed2c <__printf_chk@plt+0x2d66c>
   3ecb0:	cmp	r0, #0
   3ecb4:	str	r3, [r4]
   3ecb8:	beq	3ecc8 <__printf_chk@plt+0x2d608>
   3ecbc:	ldr	r3, [r0]
   3ecc0:	ldr	r3, [r3, #4]
   3ecc4:	blx	r3
   3ecc8:	ldr	r5, [r4, #12]
   3eccc:	ldr	r3, [pc, #92]	; 3ed30 <__printf_chk@plt+0x2d670>
   3ecd0:	cmp	r5, #0
   3ecd4:	str	r3, [r4]
   3ecd8:	beq	3ecec <__printf_chk@plt+0x2d62c>
   3ecdc:	mov	r0, r5
   3ece0:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ece4:	mov	r0, r5
   3ece8:	bl	5135c <_ZdlPv@@Base>
   3ecec:	ldr	r5, [r4, #16]
   3ecf0:	cmp	r5, #0
   3ecf4:	beq	3ed08 <__printf_chk@plt+0x2d648>
   3ecf8:	mov	r0, r5
   3ecfc:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ed00:	mov	r0, r5
   3ed04:	bl	5135c <_ZdlPv@@Base>
   3ed08:	mov	r0, r4
   3ed0c:	pop	{r4, r5, r6, pc}
   3ed10:	mov	r0, r4
   3ed14:	bl	36fe0 <__printf_chk@plt+0x25920>
   3ed18:	bl	11498 <__cxa_end_cleanup@plt>
   3ed1c:	mov	r0, r5
   3ed20:	bl	5135c <_ZdlPv@@Base>
   3ed24:	bl	11498 <__cxa_end_cleanup@plt>
   3ed28:	b	3ed1c <__printf_chk@plt+0x2d65c>
   3ed2c:	andeq	sl, r5, r8, lsr #12
   3ed30:	andeq	r9, r5, r8, lsr sp
   3ed34:	push	{r4, lr}
   3ed38:	mov	r4, r0
   3ed3c:	bl	3eca0 <__printf_chk@plt+0x2d5e0>
   3ed40:	mov	r0, r4
   3ed44:	bl	5135c <_ZdlPv@@Base>
   3ed48:	mov	r0, r4
   3ed4c:	pop	{r4, pc}
   3ed50:	mov	r0, r4
   3ed54:	bl	5135c <_ZdlPv@@Base>
   3ed58:	bl	11498 <__cxa_end_cleanup@plt>
   3ed5c:	push	{r4, r5, r6, lr}
   3ed60:	mov	r4, r0
   3ed64:	ldr	r0, [r0, #32]
   3ed68:	ldr	r3, [pc, #120]	; 3ede8 <__printf_chk@plt+0x2d728>
   3ed6c:	cmp	r0, #0
   3ed70:	str	r3, [r4]
   3ed74:	beq	3ed84 <__printf_chk@plt+0x2d6c4>
   3ed78:	ldr	r3, [r0]
   3ed7c:	ldr	r3, [r3, #4]
   3ed80:	blx	r3
   3ed84:	ldr	r5, [r4, #12]
   3ed88:	ldr	r3, [pc, #92]	; 3edec <__printf_chk@plt+0x2d72c>
   3ed8c:	cmp	r5, #0
   3ed90:	str	r3, [r4]
   3ed94:	beq	3eda8 <__printf_chk@plt+0x2d6e8>
   3ed98:	mov	r0, r5
   3ed9c:	bl	37b78 <__printf_chk@plt+0x264b8>
   3eda0:	mov	r0, r5
   3eda4:	bl	5135c <_ZdlPv@@Base>
   3eda8:	ldr	r5, [r4, #16]
   3edac:	cmp	r5, #0
   3edb0:	beq	3edc4 <__printf_chk@plt+0x2d704>
   3edb4:	mov	r0, r5
   3edb8:	bl	37b78 <__printf_chk@plt+0x264b8>
   3edbc:	mov	r0, r5
   3edc0:	bl	5135c <_ZdlPv@@Base>
   3edc4:	mov	r0, r4
   3edc8:	pop	{r4, r5, r6, pc}
   3edcc:	mov	r0, r4
   3edd0:	bl	36fe0 <__printf_chk@plt+0x25920>
   3edd4:	bl	11498 <__cxa_end_cleanup@plt>
   3edd8:	mov	r0, r5
   3eddc:	bl	5135c <_ZdlPv@@Base>
   3ede0:	bl	11498 <__cxa_end_cleanup@plt>
   3ede4:	b	3edd8 <__printf_chk@plt+0x2d718>
   3ede8:	andeq	sl, r5, r8, asr r5
   3edec:	andeq	r9, r5, r8, lsr sp
   3edf0:	push	{r4, lr}
   3edf4:	mov	r4, r0
   3edf8:	bl	3ed5c <__printf_chk@plt+0x2d69c>
   3edfc:	mov	r0, r4
   3ee00:	bl	5135c <_ZdlPv@@Base>
   3ee04:	mov	r0, r4
   3ee08:	pop	{r4, pc}
   3ee0c:	mov	r0, r4
   3ee10:	bl	5135c <_ZdlPv@@Base>
   3ee14:	bl	11498 <__cxa_end_cleanup@plt>
   3ee18:	push	{r4, r5, r6, lr}
   3ee1c:	mov	r4, r0
   3ee20:	ldr	r0, [r0, #32]
   3ee24:	ldr	r3, [pc, #120]	; 3eea4 <__printf_chk@plt+0x2d7e4>
   3ee28:	cmp	r0, #0
   3ee2c:	str	r3, [r4]
   3ee30:	beq	3ee40 <__printf_chk@plt+0x2d780>
   3ee34:	ldr	r3, [r0]
   3ee38:	ldr	r3, [r3, #4]
   3ee3c:	blx	r3
   3ee40:	ldr	r5, [r4, #12]
   3ee44:	ldr	r3, [pc, #92]	; 3eea8 <__printf_chk@plt+0x2d7e8>
   3ee48:	cmp	r5, #0
   3ee4c:	str	r3, [r4]
   3ee50:	beq	3ee64 <__printf_chk@plt+0x2d7a4>
   3ee54:	mov	r0, r5
   3ee58:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ee5c:	mov	r0, r5
   3ee60:	bl	5135c <_ZdlPv@@Base>
   3ee64:	ldr	r5, [r4, #16]
   3ee68:	cmp	r5, #0
   3ee6c:	beq	3ee80 <__printf_chk@plt+0x2d7c0>
   3ee70:	mov	r0, r5
   3ee74:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ee78:	mov	r0, r5
   3ee7c:	bl	5135c <_ZdlPv@@Base>
   3ee80:	mov	r0, r4
   3ee84:	pop	{r4, r5, r6, pc}
   3ee88:	mov	r0, r4
   3ee8c:	bl	36fe0 <__printf_chk@plt+0x25920>
   3ee90:	bl	11498 <__cxa_end_cleanup@plt>
   3ee94:	mov	r0, r5
   3ee98:	bl	5135c <_ZdlPv@@Base>
   3ee9c:	bl	11498 <__cxa_end_cleanup@plt>
   3eea0:	b	3ee94 <__printf_chk@plt+0x2d7d4>
   3eea4:	andeq	sl, r5, r8, lsl #9
   3eea8:	andeq	r9, r5, r8, lsr sp
   3eeac:	push	{r4, lr}
   3eeb0:	mov	r4, r0
   3eeb4:	bl	3ee18 <__printf_chk@plt+0x2d758>
   3eeb8:	mov	r0, r4
   3eebc:	bl	5135c <_ZdlPv@@Base>
   3eec0:	mov	r0, r4
   3eec4:	pop	{r4, pc}
   3eec8:	mov	r0, r4
   3eecc:	bl	5135c <_ZdlPv@@Base>
   3eed0:	bl	11498 <__cxa_end_cleanup@plt>
   3eed4:	push	{r4, r5, r6, lr}
   3eed8:	mov	r4, r0
   3eedc:	ldr	r0, [r0, #28]
   3eee0:	ldr	r3, [pc, #120]	; 3ef60 <__printf_chk@plt+0x2d8a0>
   3eee4:	cmp	r0, #0
   3eee8:	str	r3, [r4]
   3eeec:	beq	3eefc <__printf_chk@plt+0x2d83c>
   3eef0:	ldr	r3, [r0]
   3eef4:	ldr	r3, [r3, #4]
   3eef8:	blx	r3
   3eefc:	ldr	r5, [r4, #12]
   3ef00:	ldr	r3, [pc, #92]	; 3ef64 <__printf_chk@plt+0x2d8a4>
   3ef04:	cmp	r5, #0
   3ef08:	str	r3, [r4]
   3ef0c:	beq	3ef20 <__printf_chk@plt+0x2d860>
   3ef10:	mov	r0, r5
   3ef14:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ef18:	mov	r0, r5
   3ef1c:	bl	5135c <_ZdlPv@@Base>
   3ef20:	ldr	r5, [r4, #16]
   3ef24:	cmp	r5, #0
   3ef28:	beq	3ef3c <__printf_chk@plt+0x2d87c>
   3ef2c:	mov	r0, r5
   3ef30:	bl	37b78 <__printf_chk@plt+0x264b8>
   3ef34:	mov	r0, r5
   3ef38:	bl	5135c <_ZdlPv@@Base>
   3ef3c:	mov	r0, r4
   3ef40:	pop	{r4, r5, r6, pc}
   3ef44:	mov	r0, r4
   3ef48:	bl	36fe0 <__printf_chk@plt+0x25920>
   3ef4c:	bl	11498 <__cxa_end_cleanup@plt>
   3ef50:	mov	r0, r5
   3ef54:	bl	5135c <_ZdlPv@@Base>
   3ef58:	bl	11498 <__cxa_end_cleanup@plt>
   3ef5c:	b	3ef50 <__printf_chk@plt+0x2d890>
   3ef60:	strdeq	sl, [r5], -r8
   3ef64:	andeq	r9, r5, r8, lsr sp
   3ef68:	push	{r4, lr}
   3ef6c:	mov	r4, r0
   3ef70:	bl	3eed4 <__printf_chk@plt+0x2d814>
   3ef74:	mov	r0, r4
   3ef78:	bl	5135c <_ZdlPv@@Base>
   3ef7c:	mov	r0, r4
   3ef80:	pop	{r4, pc}
   3ef84:	mov	r0, r4
   3ef88:	bl	5135c <_ZdlPv@@Base>
   3ef8c:	bl	11498 <__cxa_end_cleanup@plt>
   3ef90:	push	{r4, r5, r6, lr}
   3ef94:	mov	r4, r0
   3ef98:	ldr	r0, [r0, #48]	; 0x30
   3ef9c:	ldr	r3, [pc, #152]	; 3f03c <__printf_chk@plt+0x2d97c>
   3efa0:	cmp	r0, #0
   3efa4:	str	r3, [r4]
   3efa8:	beq	3efb8 <__printf_chk@plt+0x2d8f8>
   3efac:	ldr	r3, [r0]
   3efb0:	ldr	r3, [r3, #4]
   3efb4:	blx	r3
   3efb8:	ldr	r0, [r4, #52]	; 0x34
   3efbc:	cmp	r0, #0
   3efc0:	beq	3efd0 <__printf_chk@plt+0x2d910>
   3efc4:	ldr	r3, [r0]
   3efc8:	ldr	r3, [r3, #4]
   3efcc:	blx	r3
   3efd0:	ldr	r5, [r4, #12]
   3efd4:	ldr	r3, [pc, #100]	; 3f040 <__printf_chk@plt+0x2d980>
   3efd8:	cmp	r5, #0
   3efdc:	str	r3, [r4]
   3efe0:	beq	3eff4 <__printf_chk@plt+0x2d934>
   3efe4:	mov	r0, r5
   3efe8:	bl	37b78 <__printf_chk@plt+0x264b8>
   3efec:	mov	r0, r5
   3eff0:	bl	5135c <_ZdlPv@@Base>
   3eff4:	ldr	r5, [r4, #16]
   3eff8:	cmp	r5, #0
   3effc:	beq	3f010 <__printf_chk@plt+0x2d950>
   3f000:	mov	r0, r5
   3f004:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f008:	mov	r0, r5
   3f00c:	bl	5135c <_ZdlPv@@Base>
   3f010:	mov	r0, r4
   3f014:	pop	{r4, r5, r6, pc}
   3f018:	ldr	r3, [pc, #36]	; 3f044 <__printf_chk@plt+0x2d984>
   3f01c:	mov	r0, r4
   3f020:	str	r3, [r4]
   3f024:	bl	36fe0 <__printf_chk@plt+0x25920>
   3f028:	bl	11498 <__cxa_end_cleanup@plt>
   3f02c:	mov	r0, r5
   3f030:	bl	5135c <_ZdlPv@@Base>
   3f034:	bl	11498 <__cxa_end_cleanup@plt>
   3f038:	b	3f02c <__printf_chk@plt+0x2d96c>
   3f03c:	andeq	sl, r5, r8, lsr sl
   3f040:	andeq	r9, r5, r8, lsr sp
   3f044:	andeq	sl, r5, r8, ror #31
   3f048:	push	{r4, lr}
   3f04c:	mov	r4, r0
   3f050:	bl	3ef90 <__printf_chk@plt+0x2d8d0>
   3f054:	mov	r0, r4
   3f058:	bl	114f8 <_ZdaPv@plt>
   3f05c:	mov	r0, r4
   3f060:	pop	{r4, pc}
   3f064:	mov	r0, r4
   3f068:	bl	114f8 <_ZdaPv@plt>
   3f06c:	bl	11498 <__cxa_end_cleanup@plt>
   3f070:	push	{r4, r5, r6, lr}
   3f074:	mov	r5, r0
   3f078:	ldr	r4, [r0, #32]
   3f07c:	ldr	r2, [pc, #216]	; 3f15c <__printf_chk@plt+0x2da9c>
   3f080:	cmp	r4, #0
   3f084:	str	r2, [r0]
   3f088:	beq	3f0a8 <__printf_chk@plt+0x2d9e8>
   3f08c:	ldr	r2, [r4]
   3f090:	mov	r0, r4
   3f094:	ldr	r4, [r4, #4]
   3f098:	ldr	r3, [r2, #4]
   3f09c:	blx	r3
   3f0a0:	cmp	r4, #0
   3f0a4:	bne	3f08c <__printf_chk@plt+0x2d9cc>
   3f0a8:	ldr	r4, [r5, #36]	; 0x24
   3f0ac:	cmp	r4, #0
   3f0b0:	beq	3f0d0 <__printf_chk@plt+0x2da10>
   3f0b4:	ldr	r2, [r4]
   3f0b8:	mov	r0, r4
   3f0bc:	ldr	r4, [r4, #4]
   3f0c0:	ldr	r3, [r2, #4]
   3f0c4:	blx	r3
   3f0c8:	cmp	r4, #0
   3f0cc:	bne	3f0b4 <__printf_chk@plt+0x2d9f4>
   3f0d0:	ldr	r4, [r5, #28]
   3f0d4:	cmp	r4, #0
   3f0d8:	beq	3f0f8 <__printf_chk@plt+0x2da38>
   3f0dc:	ldr	r2, [r4]
   3f0e0:	mov	r0, r4
   3f0e4:	ldr	r4, [r4, #4]
   3f0e8:	ldr	r3, [r2, #4]
   3f0ec:	blx	r3
   3f0f0:	cmp	r4, #0
   3f0f4:	bne	3f0dc <__printf_chk@plt+0x2da1c>
   3f0f8:	ldr	r4, [r5, #12]
   3f0fc:	ldr	r3, [pc, #92]	; 3f160 <__printf_chk@plt+0x2daa0>
   3f100:	cmp	r4, #0
   3f104:	str	r3, [r5]
   3f108:	beq	3f11c <__printf_chk@plt+0x2da5c>
   3f10c:	mov	r0, r4
   3f110:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f114:	mov	r0, r4
   3f118:	bl	5135c <_ZdlPv@@Base>
   3f11c:	ldr	r4, [r5, #16]
   3f120:	cmp	r4, #0
   3f124:	beq	3f138 <__printf_chk@plt+0x2da78>
   3f128:	mov	r0, r4
   3f12c:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f130:	mov	r0, r4
   3f134:	bl	5135c <_ZdlPv@@Base>
   3f138:	mov	r0, r5
   3f13c:	pop	{r4, r5, r6, pc}
   3f140:	mov	r0, r5
   3f144:	bl	36fe0 <__printf_chk@plt+0x25920>
   3f148:	bl	11498 <__cxa_end_cleanup@plt>
   3f14c:	mov	r0, r4
   3f150:	bl	5135c <_ZdlPv@@Base>
   3f154:	bl	11498 <__cxa_end_cleanup@plt>
   3f158:	b	3f14c <__printf_chk@plt+0x2da8c>
   3f15c:	andeq	sl, r5, r8, ror sp
   3f160:	andeq	r9, r5, r8, lsr sp
   3f164:	push	{r4, lr}
   3f168:	mov	r4, r0
   3f16c:	bl	3f070 <__printf_chk@plt+0x2d9b0>
   3f170:	mov	r0, r4
   3f174:	bl	5135c <_ZdlPv@@Base>
   3f178:	mov	r0, r4
   3f17c:	pop	{r4, pc}
   3f180:	mov	r0, r4
   3f184:	bl	5135c <_ZdlPv@@Base>
   3f188:	bl	11498 <__cxa_end_cleanup@plt>
   3f18c:	push	{r4, r5, r6, lr}
   3f190:	mov	r5, r0
   3f194:	ldr	r4, [r0, #28]
   3f198:	ldr	r2, [pc, #136]	; 3f228 <__printf_chk@plt+0x2db68>
   3f19c:	cmp	r4, #0
   3f1a0:	str	r2, [r0]
   3f1a4:	beq	3f1c4 <__printf_chk@plt+0x2db04>
   3f1a8:	ldr	r2, [r4]
   3f1ac:	mov	r0, r4
   3f1b0:	ldr	r4, [r4, #4]
   3f1b4:	ldr	r3, [r2, #4]
   3f1b8:	blx	r3
   3f1bc:	cmp	r4, #0
   3f1c0:	bne	3f1a8 <__printf_chk@plt+0x2dae8>
   3f1c4:	ldr	r4, [r5, #12]
   3f1c8:	ldr	r3, [pc, #92]	; 3f22c <__printf_chk@plt+0x2db6c>
   3f1cc:	cmp	r4, #0
   3f1d0:	str	r3, [r5]
   3f1d4:	beq	3f1e8 <__printf_chk@plt+0x2db28>
   3f1d8:	mov	r0, r4
   3f1dc:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f1e0:	mov	r0, r4
   3f1e4:	bl	5135c <_ZdlPv@@Base>
   3f1e8:	ldr	r4, [r5, #16]
   3f1ec:	cmp	r4, #0
   3f1f0:	beq	3f204 <__printf_chk@plt+0x2db44>
   3f1f4:	mov	r0, r4
   3f1f8:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f1fc:	mov	r0, r4
   3f200:	bl	5135c <_ZdlPv@@Base>
   3f204:	mov	r0, r5
   3f208:	pop	{r4, r5, r6, pc}
   3f20c:	mov	r0, r5
   3f210:	bl	36fe0 <__printf_chk@plt+0x25920>
   3f214:	bl	11498 <__cxa_end_cleanup@plt>
   3f218:	mov	r0, r4
   3f21c:	bl	5135c <_ZdlPv@@Base>
   3f220:	bl	11498 <__cxa_end_cleanup@plt>
   3f224:	b	3f218 <__printf_chk@plt+0x2db58>
   3f228:	andeq	sl, r5, r8, asr #15
   3f22c:	andeq	r9, r5, r8, lsr sp
   3f230:	push	{r4, lr}
   3f234:	mov	r4, r0
   3f238:	bl	3f18c <__printf_chk@plt+0x2dacc>
   3f23c:	mov	r0, r4
   3f240:	bl	5135c <_ZdlPv@@Base>
   3f244:	mov	r0, r4
   3f248:	pop	{r4, pc}
   3f24c:	mov	r0, r4
   3f250:	bl	5135c <_ZdlPv@@Base>
   3f254:	bl	11498 <__cxa_end_cleanup@plt>
   3f258:	push	{r4, r5, r6, lr}
   3f25c:	mov	r5, r0
   3f260:	ldr	r4, [r0, #28]
   3f264:	ldr	r2, [pc, #136]	; 3f2f4 <__printf_chk@plt+0x2dc34>
   3f268:	cmp	r4, #0
   3f26c:	str	r2, [r0]
   3f270:	beq	3f290 <__printf_chk@plt+0x2dbd0>
   3f274:	ldr	r2, [r4]
   3f278:	mov	r0, r4
   3f27c:	ldr	r4, [r4, #4]
   3f280:	ldr	r3, [r2, #4]
   3f284:	blx	r3
   3f288:	cmp	r4, #0
   3f28c:	bne	3f274 <__printf_chk@plt+0x2dbb4>
   3f290:	ldr	r4, [r5, #12]
   3f294:	ldr	r3, [pc, #92]	; 3f2f8 <__printf_chk@plt+0x2dc38>
   3f298:	cmp	r4, #0
   3f29c:	str	r3, [r5]
   3f2a0:	beq	3f2b4 <__printf_chk@plt+0x2dbf4>
   3f2a4:	mov	r0, r4
   3f2a8:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f2ac:	mov	r0, r4
   3f2b0:	bl	5135c <_ZdlPv@@Base>
   3f2b4:	ldr	r4, [r5, #16]
   3f2b8:	cmp	r4, #0
   3f2bc:	beq	3f2d0 <__printf_chk@plt+0x2dc10>
   3f2c0:	mov	r0, r4
   3f2c4:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f2c8:	mov	r0, r4
   3f2cc:	bl	5135c <_ZdlPv@@Base>
   3f2d0:	mov	r0, r5
   3f2d4:	pop	{r4, r5, r6, pc}
   3f2d8:	mov	r0, r5
   3f2dc:	bl	36fe0 <__printf_chk@plt+0x25920>
   3f2e0:	bl	11498 <__cxa_end_cleanup@plt>
   3f2e4:	mov	r0, r4
   3f2e8:	bl	5135c <_ZdlPv@@Base>
   3f2ec:	bl	11498 <__cxa_end_cleanup@plt>
   3f2f0:	b	3f2e4 <__printf_chk@plt+0x2dc24>
   3f2f4:	strheq	fp, [r5], -r8
   3f2f8:	andeq	r9, r5, r8, lsr sp
   3f2fc:	push	{r4, lr}
   3f300:	mov	r4, r0
   3f304:	bl	3f258 <__printf_chk@plt+0x2db98>
   3f308:	mov	r0, r4
   3f30c:	bl	5135c <_ZdlPv@@Base>
   3f310:	mov	r0, r4
   3f314:	pop	{r4, pc}
   3f318:	mov	r0, r4
   3f31c:	bl	5135c <_ZdlPv@@Base>
   3f320:	bl	11498 <__cxa_end_cleanup@plt>
   3f324:	push	{r4, r5, r6, lr}
   3f328:	mov	r5, r0
   3f32c:	ldr	r4, [r0, #28]
   3f330:	ldr	r2, [pc, #136]	; 3f3c0 <__printf_chk@plt+0x2dd00>
   3f334:	cmp	r4, #0
   3f338:	str	r2, [r0]
   3f33c:	beq	3f35c <__printf_chk@plt+0x2dc9c>
   3f340:	ldr	r2, [r4]
   3f344:	mov	r0, r4
   3f348:	ldr	r4, [r4, #4]
   3f34c:	ldr	r3, [r2, #4]
   3f350:	blx	r3
   3f354:	cmp	r4, #0
   3f358:	bne	3f340 <__printf_chk@plt+0x2dc80>
   3f35c:	ldr	r4, [r5, #12]
   3f360:	ldr	r3, [pc, #92]	; 3f3c4 <__printf_chk@plt+0x2dd04>
   3f364:	cmp	r4, #0
   3f368:	str	r3, [r5]
   3f36c:	beq	3f380 <__printf_chk@plt+0x2dcc0>
   3f370:	mov	r0, r4
   3f374:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f378:	mov	r0, r4
   3f37c:	bl	5135c <_ZdlPv@@Base>
   3f380:	ldr	r4, [r5, #16]
   3f384:	cmp	r4, #0
   3f388:	beq	3f39c <__printf_chk@plt+0x2dcdc>
   3f38c:	mov	r0, r4
   3f390:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f394:	mov	r0, r4
   3f398:	bl	5135c <_ZdlPv@@Base>
   3f39c:	mov	r0, r5
   3f3a0:	pop	{r4, r5, r6, pc}
   3f3a4:	mov	r0, r5
   3f3a8:	bl	36fe0 <__printf_chk@plt+0x25920>
   3f3ac:	bl	11498 <__cxa_end_cleanup@plt>
   3f3b0:	mov	r0, r4
   3f3b4:	bl	5135c <_ZdlPv@@Base>
   3f3b8:	bl	11498 <__cxa_end_cleanup@plt>
   3f3bc:	b	3f3b0 <__printf_chk@plt+0x2dcf0>
   3f3c0:	ldrdeq	sl, [r5], -r8
   3f3c4:	andeq	r9, r5, r8, lsr sp
   3f3c8:	push	{r4, lr}
   3f3cc:	mov	r4, r0
   3f3d0:	bl	3f324 <__printf_chk@plt+0x2dc64>
   3f3d4:	mov	r0, r4
   3f3d8:	bl	5135c <_ZdlPv@@Base>
   3f3dc:	mov	r0, r4
   3f3e0:	pop	{r4, pc}
   3f3e4:	mov	r0, r4
   3f3e8:	bl	5135c <_ZdlPv@@Base>
   3f3ec:	bl	11498 <__cxa_end_cleanup@plt>
   3f3f0:	push	{r4, r5, r6, lr}
   3f3f4:	mov	r5, r0
   3f3f8:	ldr	r4, [r0, #32]
   3f3fc:	ldr	r2, [pc, #144]	; 3f494 <__printf_chk@plt+0x2ddd4>
   3f400:	cmp	r4, #0
   3f404:	str	r2, [r0]
   3f408:	beq	3f428 <__printf_chk@plt+0x2dd68>
   3f40c:	ldr	r2, [r4]
   3f410:	mov	r0, r4
   3f414:	ldr	r4, [r4, #4]
   3f418:	ldr	r3, [r2, #4]
   3f41c:	blx	r3
   3f420:	cmp	r4, #0
   3f424:	bne	3f40c <__printf_chk@plt+0x2dd4c>
   3f428:	ldr	r4, [r5, #12]
   3f42c:	ldr	r3, [pc, #100]	; 3f498 <__printf_chk@plt+0x2ddd8>
   3f430:	cmp	r4, #0
   3f434:	str	r3, [r5]
   3f438:	beq	3f44c <__printf_chk@plt+0x2dd8c>
   3f43c:	mov	r0, r4
   3f440:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f444:	mov	r0, r4
   3f448:	bl	5135c <_ZdlPv@@Base>
   3f44c:	ldr	r4, [r5, #16]
   3f450:	cmp	r4, #0
   3f454:	beq	3f468 <__printf_chk@plt+0x2dda8>
   3f458:	mov	r0, r4
   3f45c:	bl	37b78 <__printf_chk@plt+0x264b8>
   3f460:	mov	r0, r4
   3f464:	bl	5135c <_ZdlPv@@Base>
   3f468:	mov	r0, r5
   3f46c:	pop	{r4, r5, r6, pc}
   3f470:	ldr	r3, [pc, #36]	; 3f49c <__printf_chk@plt+0x2dddc>
   3f474:	mov	r0, r5
   3f478:	str	r3, [r5]
   3f47c:	bl	36fe0 <__printf_chk@plt+0x25920>
   3f480:	bl	11498 <__cxa_end_cleanup@plt>
   3f484:	mov	r0, r4
   3f488:	bl	5135c <_ZdlPv@@Base>
   3f48c:	bl	11498 <__cxa_end_cleanup@plt>
   3f490:	b	3f484 <__printf_chk@plt+0x2ddc4>
   3f494:	andeq	sl, r5, r8, ror #18
   3f498:	andeq	r9, r5, r8, lsr sp
   3f49c:	andeq	sl, r5, r8, ror #31
   3f4a0:	push	{r4, lr}
   3f4a4:	mov	r4, r0
   3f4a8:	bl	3f3f0 <__printf_chk@plt+0x2dd30>
   3f4ac:	mov	r0, r4
   3f4b0:	bl	5135c <_ZdlPv@@Base>
   3f4b4:	mov	r0, r4
   3f4b8:	pop	{r4, pc}
   3f4bc:	mov	r0, r4
   3f4c0:	bl	5135c <_ZdlPv@@Base>
   3f4c4:	bl	11498 <__cxa_end_cleanup@plt>
   3f4c8:	push	{r4, r5, r6, r7, r8, lr}
   3f4cc:	mov	r5, #0
   3f4d0:	mov	r4, r0
   3f4d4:	str	r2, [r0, #4]
   3f4d8:	mov	r8, r1
   3f4dc:	str	r5, [r0]
   3f4e0:	ldr	r6, [sp, #24]
   3f4e4:	mov	r1, r5
   3f4e8:	add	r0, r0, #8
   3f4ec:	mov	r7, r3
   3f4f0:	bl	18f34 <__printf_chk@plt+0x7874>
   3f4f4:	mov	r2, #1
   3f4f8:	str	r8, [r4, #20]
   3f4fc:	str	r7, [r4, #24]
   3f500:	str	r6, [r4, #28]
   3f504:	strb	r5, [r4, #32]
   3f508:	str	r5, [r4, #36]	; 0x24
   3f50c:	str	r5, [r4, #40]	; 0x28
   3f510:	str	r5, [r4, #48]	; 0x30
   3f514:	str	r5, [r4, #56]	; 0x38
   3f518:	str	r5, [r4, #60]	; 0x3c
   3f51c:	str	r5, [r4, #76]	; 0x4c
   3f520:	str	r5, [r4, #80]	; 0x50
   3f524:	str	r2, [r4, #68]	; 0x44
   3f528:	str	r2, [r4, #72]	; 0x48
   3f52c:	mov	r0, r4
   3f530:	pop	{r4, r5, r6, r7, r8, pc}
   3f534:	push	{r4, r5, r6, lr}
   3f538:	mov	r4, r0
   3f53c:	ldr	r0, [r0, #28]
   3f540:	mov	r5, r1
   3f544:	cmp	r0, #0
   3f548:	beq	3f558 <__printf_chk@plt+0x2de98>
   3f54c:	mov	r1, r5
   3f550:	pop	{r4, r5, r6, lr}
   3f554:	b	4d784 <__printf_chk@plt+0x3c0c4>
   3f558:	ldr	r1, [pc, #20]	; 3f574 <__printf_chk@plt+0x2deb4>
   3f55c:	mov	r0, #252	; 0xfc
   3f560:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   3f564:	ldr	r0, [r4, #28]
   3f568:	mov	r1, r5
   3f56c:	pop	{r4, r5, r6, lr}
   3f570:	b	4d784 <__printf_chk@plt+0x3c0c4>
   3f574:			; <UNDEFINED> instruction: 0x0005babc
   3f578:	ldrb	r3, [r0, #32]
   3f57c:	cmp	r3, #0
   3f580:	ldrne	r3, [r0, #36]	; 0x24
   3f584:	movne	r0, #1
   3f588:	strne	r3, [r1]
   3f58c:	moveq	r0, r3
   3f590:	bx	lr
   3f594:	ldrb	r3, [r0, #32]
   3f598:	cmp	r3, #0
   3f59c:	movne	r3, #0
   3f5a0:	strbne	r3, [r0, #32]
   3f5a4:	strne	r3, [r0]
   3f5a8:	bx	lr
   3f5ac:	ldrb	r3, [r0, #32]
   3f5b0:	cmp	r3, #0
   3f5b4:	beq	3f5c4 <__printf_chk@plt+0x2df04>
   3f5b8:	ldr	r3, [r0, #36]	; 0x24
   3f5bc:	cmp	r3, r1
   3f5c0:	bxeq	lr
   3f5c4:	mov	r2, #1
   3f5c8:	mov	r3, #0
   3f5cc:	str	r1, [r0, #36]	; 0x24
   3f5d0:	strb	r2, [r0, #32]
   3f5d4:	str	r3, [r0]
   3f5d8:	bx	lr
   3f5dc:	ldr	r3, [r0, #76]	; 0x4c
   3f5e0:	cmp	r3, #0
   3f5e4:	beq	3f610 <__printf_chk@plt+0x2df50>
   3f5e8:	ldr	ip, [r3, #4]
   3f5ec:	cmp	r1, ip
   3f5f0:	bne	3f604 <__printf_chk@plt+0x2df44>
   3f5f4:	b	3f638 <__printf_chk@plt+0x2df78>
   3f5f8:	ldr	ip, [r3, #4]
   3f5fc:	cmp	ip, r1
   3f600:	beq	3f638 <__printf_chk@plt+0x2df78>
   3f604:	ldr	r3, [r3]
   3f608:	cmp	r3, #0
   3f60c:	bne	3f5f8 <__printf_chk@plt+0x2df38>
   3f610:	push	{r4, r5, r6, lr}
   3f614:	mov	r5, r0
   3f618:	mov	r0, #12
   3f61c:	mov	r6, r2
   3f620:	mov	r4, r1
   3f624:	bl	5130c <_Znwj@@Base>
   3f628:	ldr	r3, [r5, #76]	; 0x4c
   3f62c:	str	r0, [r5, #76]	; 0x4c
   3f630:	stm	r0, {r3, r4, r6}
   3f634:	pop	{r4, r5, r6, pc}
   3f638:	ldr	r1, [r3, #8]
   3f63c:	cmp	r2, r1
   3f640:	movne	r1, #0
   3f644:	strne	r2, [r3, #8]
   3f648:	strne	r1, [r0]
   3f64c:	bx	lr
   3f650:	str	r3, [r0]
   3f654:	stmib	r0, {r1, r2}
   3f658:	bx	lr
   3f65c:	ldr	r2, [r0, #76]	; 0x4c
   3f660:	cmp	r2, #0
   3f664:	bxeq	lr
   3f668:	ldr	r3, [r2, #4]
   3f66c:	cmp	r1, r3
   3f670:	bne	3f67c <__printf_chk@plt+0x2dfbc>
   3f674:	b	3f6b8 <__printf_chk@plt+0x2dff8>
   3f678:	mov	r2, r3
   3f67c:	ldr	r3, [r2]
   3f680:	cmp	r3, #0
   3f684:	bxeq	lr
   3f688:	ldr	ip, [r3, #4]
   3f68c:	cmp	ip, r1
   3f690:	bne	3f678 <__printf_chk@plt+0x2dfb8>
   3f694:	ldr	r1, [r3]
   3f698:	push	{r4, lr}
   3f69c:	mov	r4, r0
   3f6a0:	str	r1, [r2]
   3f6a4:	mov	r0, r3
   3f6a8:	bl	5135c <_ZdlPv@@Base>
   3f6ac:	mov	r3, #0
   3f6b0:	str	r3, [r4]
   3f6b4:	pop	{r4, pc}
   3f6b8:	mov	r3, r2
   3f6bc:	add	r2, r0, #76	; 0x4c
   3f6c0:	b	3f694 <__printf_chk@plt+0x2dfd4>
   3f6c4:	ldr	r3, [r0, #60]	; 0x3c
   3f6c8:	cmp	r3, r1
   3f6cc:	beq	3f6e4 <__printf_chk@plt+0x2e024>
   3f6d0:	mov	r3, #0
   3f6d4:	str	r1, [r0, #60]	; 0x3c
   3f6d8:	str	r2, [r0, #64]	; 0x40
   3f6dc:	str	r3, [r0]
   3f6e0:	bx	lr
   3f6e4:	cmp	r1, #0
   3f6e8:	bxeq	lr
   3f6ec:	ldr	r3, [r0, #64]	; 0x40
   3f6f0:	cmp	r3, r2
   3f6f4:	bne	3f6d0 <__printf_chk@plt+0x2e010>
   3f6f8:	bx	lr
   3f6fc:	ldr	r2, [r0, #40]	; 0x28
   3f700:	push	{r4, r5, lr}
   3f704:	cmp	r2, #0
   3f708:	mov	r4, r0
   3f70c:	ldr	r3, [r1]
   3f710:	beq	3f780 <__printf_chk@plt+0x2e0c0>
   3f714:	cmp	r3, #0
   3f718:	bne	3f740 <__printf_chk@plt+0x2e080>
   3f71c:	mov	ip, r1
   3f720:	add	lr, r4, #40	; 0x28
   3f724:	ldm	ip!, {r0, r1, r2, r3}
   3f728:	mov	r5, #0
   3f72c:	stmia	lr!, {r0, r1, r2, r3}
   3f730:	ldr	r3, [ip]
   3f734:	str	r3, [lr]
   3f738:	str	r5, [r4]
   3f73c:	pop	{r4, r5, pc}
   3f740:	ldr	r2, [r0, #44]	; 0x2c
   3f744:	ldr	r3, [r1, #4]
   3f748:	cmp	r2, r3
   3f74c:	bne	3f71c <__printf_chk@plt+0x2e05c>
   3f750:	ldr	r2, [r0, #48]	; 0x30
   3f754:	ldr	r3, [r1, #8]
   3f758:	cmp	r2, r3
   3f75c:	bne	3f71c <__printf_chk@plt+0x2e05c>
   3f760:	ldr	r2, [r0, #52]	; 0x34
   3f764:	ldr	r3, [r1, #12]
   3f768:	cmp	r2, r3
   3f76c:	bne	3f71c <__printf_chk@plt+0x2e05c>
   3f770:	ldr	r3, [r0, #56]	; 0x38
   3f774:	ldr	r2, [r1, #16]
   3f778:	subs	r3, r3, r2
   3f77c:	movne	r3, #1
   3f780:	cmp	r3, #0
   3f784:	popeq	{r4, r5, pc}
   3f788:	b	3f71c <__printf_chk@plt+0x2e05c>
   3f78c:	mov	r3, #0
   3f790:	str	r3, [r0]
   3f794:	bx	lr
   3f798:	ldr	r0, [r0, #20]
   3f79c:	sub	r0, r0, r1
   3f7a0:	clz	r0, r0
   3f7a4:	lsr	r0, r0, #5
   3f7a8:	bx	lr
   3f7ac:	ldr	r0, [r0, #20]
   3f7b0:	bx	lr
   3f7b4:	ldr	r3, [pc, #36]	; 3f7e0 <__printf_chk@plt+0x2e120>
   3f7b8:	ldr	r3, [r3, #4]
   3f7bc:	ldr	r3, [r3, r0, lsl #2]
   3f7c0:	ldr	r2, [r3, #28]
   3f7c4:	ldr	r0, [r3, #20]
   3f7c8:	cmp	r2, #0
   3f7cc:	bxne	lr
   3f7d0:	ldr	r3, [r1, #56]	; 0x38
   3f7d4:	mov	r1, r0
   3f7d8:	ldr	r0, [r3, #8]
   3f7dc:	b	52bb4 <_ZdlPv@@Base+0x1858>
   3f7e0:	andeq	r5, r8, r8, ror #17
   3f7e4:	ldr	r3, [pc, #28]	; 3f808 <__printf_chk@plt+0x2e148>
   3f7e8:	ldr	r3, [r3, #4]
   3f7ec:	ldr	r3, [r3, r0, lsl #2]
   3f7f0:	ldr	r2, [r3, #28]
   3f7f4:	cmp	r2, #0
   3f7f8:	ldrne	r3, [pc, #12]	; 3f80c <__printf_chk@plt+0x2e14c>
   3f7fc:	ldreq	r0, [r3, #20]
   3f800:	ldrne	r0, [r3]
   3f804:	bx	lr
   3f808:	andeq	r5, r8, r8, ror #17
   3f80c:	andeq	r6, r8, r4, lsr #25
   3f810:	push	{r4, r5, lr}
   3f814:	sub	sp, sp, #12
   3f818:	ldr	r4, [pc, #156]	; 3f8bc <__printf_chk@plt+0x2e1fc>
   3f81c:	ldr	r3, [r0, #60]	; 0x3c
   3f820:	ldr	ip, [r4]
   3f824:	cmp	r3, #0
   3f828:	str	ip, [sp, #4]
   3f82c:	beq	3f88c <__printf_chk@plt+0x2e1cc>
   3f830:	cmp	r3, #2
   3f834:	mov	ip, r1
   3f838:	ldr	r1, [r0, #64]	; 0x40
   3f83c:	beq	3f868 <__printf_chk@plt+0x2e1a8>
   3f840:	ldr	r2, [pc, #120]	; 3f8c0 <__printf_chk@plt+0x2e200>
   3f844:	ldr	r3, [pc, #120]	; 3f8c4 <__printf_chk@plt+0x2e204>
   3f848:	mul	r0, r1, ip
   3f84c:	ldr	r2, [r2]
   3f850:	ldr	r1, [r3]
   3f854:	add	r2, r2, r2, lsl #3
   3f858:	add	r2, r2, r2, lsl #3
   3f85c:	lsl	r2, r2, #5
   3f860:	bl	48c40 <__printf_chk@plt+0x37580>
   3f864:	mov	r1, r0
   3f868:	mov	r0, sp
   3f86c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3f870:	ldr	r0, [sp]
   3f874:	ldr	r2, [sp, #4]
   3f878:	ldr	r3, [r4]
   3f87c:	cmp	r2, r3
   3f880:	bne	3f8b8 <__printf_chk@plt+0x2e1f8>
   3f884:	add	sp, sp, #12
   3f888:	pop	{r4, r5, pc}
   3f88c:	ldr	r0, [r0, #28]
   3f890:	mov	r5, r2
   3f894:	bl	4d7c8 <__printf_chk@plt+0x3c108>
   3f898:	mov	r1, r0
   3f89c:	mov	r0, sp
   3f8a0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3f8a4:	mov	r1, r5
   3f8a8:	mov	r2, #12
   3f8ac:	ldr	r0, [sp]
   3f8b0:	bl	48c40 <__printf_chk@plt+0x37580>
   3f8b4:	b	3f874 <__printf_chk@plt+0x2e1b4>
   3f8b8:	bl	1148c <__stack_chk_fail@plt>
   3f8bc:	andeq	ip, r7, r0, lsl sp
   3f8c0:	muleq	r8, ip, r9
   3f8c4:	muleq	r8, r8, r9
   3f8c8:	push	{r4, r5, r6, lr}
   3f8cc:	sub	sp, sp, #16
   3f8d0:	ldr	r4, [pc, #160]	; 3f978 <__printf_chk@plt+0x2e2b8>
   3f8d4:	mov	r2, #0
   3f8d8:	mov	r5, r0
   3f8dc:	ldr	r3, [r4]
   3f8e0:	str	r1, [sp, #4]
   3f8e4:	add	r0, sp, #8
   3f8e8:	ldr	r1, [pc, #140]	; 3f97c <__printf_chk@plt+0x2e2bc>
   3f8ec:	str	r3, [sp, #12]
   3f8f0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   3f8f4:	ldr	r0, [sp, #8]
   3f8f8:	bl	2a55c <__printf_chk@plt+0x18e9c>
   3f8fc:	mov	r1, r0
   3f900:	mov	r6, r0
   3f904:	ldr	r0, [r5, #28]
   3f908:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   3f90c:	cmp	r0, #0
   3f910:	beq	3f94c <__printf_chk@plt+0x2e28c>
   3f914:	mov	r1, r6
   3f918:	ldr	r2, [sp, #4]
   3f91c:	ldr	r0, [r5, #28]
   3f920:	bl	4da94 <__printf_chk@plt+0x3c3d4>
   3f924:	mov	r1, r0
   3f928:	add	r0, sp, #8
   3f92c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3f930:	ldr	r0, [sp, #8]
   3f934:	ldr	r2, [sp, #12]
   3f938:	ldr	r3, [r4]
   3f93c:	cmp	r2, r3
   3f940:	bne	3f974 <__printf_chk@plt+0x2e2b4>
   3f944:	add	sp, sp, #16
   3f948:	pop	{r4, r5, r6, pc}
   3f94c:	add	r0, sp, #4
   3f950:	bl	18fd4 <__printf_chk@plt+0x7914>
   3f954:	ldr	r3, [pc, #36]	; 3f980 <__printf_chk@plt+0x2e2c0>
   3f958:	mov	r1, r0
   3f95c:	add	r0, sp, #8
   3f960:	smull	r2, r3, r3, r1
   3f964:	sub	r1, r3, r1, asr #31
   3f968:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3f96c:	ldr	r0, [sp, #8]
   3f970:	b	3f934 <__printf_chk@plt+0x2e274>
   3f974:	bl	1148c <__stack_chk_fail@plt>
   3f978:	andeq	ip, r7, r0, lsl sp
   3f97c:	andeq	fp, r5, r0, asr #23
   3f980:	bcs	feaea434 <stdout@@GLIBC_2.4+0xfea67888>
   3f984:	push	{r4, r5, r6, lr}
   3f988:	sub	sp, sp, #16
   3f98c:	ldr	r4, [pc, #164]	; 3fa38 <__printf_chk@plt+0x2e378>
   3f990:	mov	r2, #0
   3f994:	mov	r5, r0
   3f998:	ldr	r3, [r4]
   3f99c:	str	r1, [sp, #4]
   3f9a0:	add	r0, sp, #8
   3f9a4:	ldr	r1, [pc, #144]	; 3fa3c <__printf_chk@plt+0x2e37c>
   3f9a8:	str	r3, [sp, #12]
   3f9ac:	bl	52830 <_ZdlPv@@Base+0x14d4>
   3f9b0:	ldr	r0, [sp, #8]
   3f9b4:	bl	2a55c <__printf_chk@plt+0x18e9c>
   3f9b8:	mov	r1, r0
   3f9bc:	mov	r6, r0
   3f9c0:	ldr	r0, [r5, #28]
   3f9c4:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   3f9c8:	cmp	r0, #0
   3f9cc:	beq	3fa08 <__printf_chk@plt+0x2e348>
   3f9d0:	mov	r1, r6
   3f9d4:	ldr	r2, [sp, #4]
   3f9d8:	ldr	r0, [r5, #28]
   3f9dc:	bl	4da94 <__printf_chk@plt+0x3c3d4>
   3f9e0:	mov	r1, r0
   3f9e4:	add	r0, sp, #8
   3f9e8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3f9ec:	ldr	r0, [sp, #8]
   3f9f0:	ldr	r2, [sp, #12]
   3f9f4:	ldr	r3, [r4]
   3f9f8:	cmp	r2, r3
   3f9fc:	bne	3fa34 <__printf_chk@plt+0x2e374>
   3fa00:	add	sp, sp, #16
   3fa04:	pop	{r4, r5, r6, pc}
   3fa08:	add	r0, sp, #4
   3fa0c:	bl	18fd4 <__printf_chk@plt+0x7914>
   3fa10:	ldr	r2, [pc, #40]	; 3fa40 <__printf_chk@plt+0x2e380>
   3fa14:	mov	r3, r0
   3fa18:	asr	r1, r0, #31
   3fa1c:	smull	r2, r3, r2, r3
   3fa20:	add	r0, sp, #8
   3fa24:	rsb	r1, r1, r3, asr #1
   3fa28:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3fa2c:	ldr	r0, [sp, #8]
   3fa30:	b	3f9f0 <__printf_chk@plt+0x2e330>
   3fa34:	bl	1148c <__stack_chk_fail@plt>
   3fa38:	andeq	ip, r7, r0, lsl sp
   3fa3c:	andeq	fp, r5, r4, asr #23
   3fa40:	bcs	feaea4f4 <stdout@@GLIBC_2.4+0xfea67948>
   3fa44:	push	{r4, r5, lr}
   3fa48:	ldr	lr, [sp, #16]
   3fa4c:	ldr	r4, [sp, #12]
   3fa50:	ldr	r5, [sp, #20]
   3fa54:	cmp	lr, r4
   3fa58:	moveq	lr, #0
   3fa5c:	str	lr, [r0, #40]	; 0x28
   3fa60:	str	r1, [r0]
   3fa64:	mov	lr, #0
   3fa68:	mov	r1, #1
   3fa6c:	strd	r2, [r0, #4]
   3fa70:	str	r4, [r0, #12]
   3fa74:	str	r5, [r0, #44]	; 0x2c
   3fa78:	strh	lr, [r0, #16]
   3fa7c:	str	lr, [r0, #28]
   3fa80:	str	lr, [r0, #32]
   3fa84:	str	lr, [r0, #36]	; 0x24
   3fa88:	str	r1, [r0, #20]
   3fa8c:	str	r1, [r0, #24]
   3fa90:	pop	{r4, r5, pc}
   3fa94:	ldr	r2, [r0, #8]
   3fa98:	ldr	r3, [r1, #8]
   3fa9c:	cmp	r2, r3
   3faa0:	beq	3faac <__printf_chk@plt+0x2e3ec>
   3faa4:	mov	r0, #0
   3faa8:	bx	lr
   3faac:	ldr	r2, [r1, #12]
   3fab0:	ldr	r3, [r0, #12]
   3fab4:	cmp	r2, r3
   3fab8:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fabc:	ldr	r2, [r0, #4]
   3fac0:	ldr	r3, [r1, #4]
   3fac4:	cmp	r2, r3
   3fac8:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3facc:	ldr	r2, [r1]
   3fad0:	ldr	r3, [r0]
   3fad4:	cmp	r2, r3
   3fad8:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fadc:	ldr	r2, [r0, #40]	; 0x28
   3fae0:	ldr	r3, [r1, #40]	; 0x28
   3fae4:	cmp	r2, r3
   3fae8:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3faec:	ldr	r2, [r0, #44]	; 0x2c
   3faf0:	ldr	r3, [r1, #44]	; 0x2c
   3faf4:	cmp	r2, r3
   3faf8:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fafc:	ldrb	r3, [r0, #16]
   3fb00:	ldrb	r2, [r1, #16]
   3fb04:	cmp	r3, #0
   3fb08:	beq	3fb84 <__printf_chk@plt+0x2e4c4>
   3fb0c:	cmp	r2, #0
   3fb10:	beq	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb14:	ldr	r2, [r0, #28]
   3fb18:	ldr	r3, [r1, #28]
   3fb1c:	cmp	r2, r3
   3fb20:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb24:	ldr	r2, [r0, #32]
   3fb28:	ldr	r3, [r1, #32]
   3fb2c:	cmp	r2, r3
   3fb30:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb34:	ldrb	r3, [r0, #17]
   3fb38:	ldrb	r2, [r1, #17]
   3fb3c:	cmp	r3, #0
   3fb40:	beq	3fb90 <__printf_chk@plt+0x2e4d0>
   3fb44:	cmp	r2, #0
   3fb48:	beq	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb4c:	ldr	r2, [r0, #36]	; 0x24
   3fb50:	ldr	r3, [r1, #36]	; 0x24
   3fb54:	cmp	r2, r3
   3fb58:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb5c:	ldr	r2, [r0, #20]
   3fb60:	ldr	r3, [r1, #20]
   3fb64:	cmp	r2, r3
   3fb68:	bne	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb6c:	ldr	r0, [r0, #24]
   3fb70:	ldr	r3, [r1, #24]
   3fb74:	sub	r0, r0, r3
   3fb78:	clz	r0, r0
   3fb7c:	lsr	r0, r0, #5
   3fb80:	bx	lr
   3fb84:	cmp	r2, #0
   3fb88:	beq	3fb24 <__printf_chk@plt+0x2e464>
   3fb8c:	b	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb90:	cmp	r2, #0
   3fb94:	beq	3fb5c <__printf_chk@plt+0x2e49c>
   3fb98:	b	3faa4 <__printf_chk@plt+0x2e3e4>
   3fb9c:	ldr	r2, [r1, #40]	; 0x28
   3fba0:	ldr	ip, [r1, #12]
   3fba4:	push	{r4, r5, r6, lr}
   3fba8:	cmp	r2, ip
   3fbac:	ldr	r5, [r1, #4]
   3fbb0:	ldr	r4, [r1, #8]
   3fbb4:	ldr	lr, [r1, #44]	; 0x2c
   3fbb8:	ldr	r6, [r1]
   3fbbc:	movne	r1, r2
   3fbc0:	moveq	r1, #0
   3fbc4:	mov	r2, #0
   3fbc8:	str	r1, [r0, #40]	; 0x28
   3fbcc:	mov	r1, #1
   3fbd0:	str	r6, [r0]
   3fbd4:	str	r5, [r0, #4]
   3fbd8:	str	r4, [r0, #8]
   3fbdc:	str	ip, [r0, #12]
   3fbe0:	str	lr, [r0, #44]	; 0x2c
   3fbe4:	strh	r2, [r0, #16]
   3fbe8:	str	r2, [r0, #28]
   3fbec:	str	r2, [r0, #32]
   3fbf0:	str	r2, [r0, #36]	; 0x24
   3fbf4:	str	r1, [r0, #20]
   3fbf8:	str	r1, [r0, #24]
   3fbfc:	pop	{r4, r5, r6, pc}
   3fc00:	push	{r4, r5, lr}
   3fc04:	sub	sp, sp, #12
   3fc08:	ldr	r5, [pc, #144]	; 3fca0 <__printf_chk@plt+0x2e5e0>
   3fc0c:	ldrb	r2, [r0, #17]
   3fc10:	mov	r4, r0
   3fc14:	ldr	r3, [r5]
   3fc18:	cmp	r2, #0
   3fc1c:	str	r3, [sp, #4]
   3fc20:	beq	3fc40 <__printf_chk@plt+0x2e580>
   3fc24:	ldr	r0, [r0, #36]	; 0x24
   3fc28:	ldr	r2, [sp, #4]
   3fc2c:	ldr	r3, [r5]
   3fc30:	cmp	r2, r3
   3fc34:	bne	3fc9c <__printf_chk@plt+0x2e5dc>
   3fc38:	add	sp, sp, #12
   3fc3c:	pop	{r4, r5, pc}
   3fc40:	ldrb	r3, [r0, #16]
   3fc44:	ldr	r2, [r4, #12]
   3fc48:	ldr	r0, [r0, #8]
   3fc4c:	cmp	r3, #0
   3fc50:	beq	3fc7c <__printf_chk@plt+0x2e5bc>
   3fc54:	bl	4da94 <__printf_chk@plt+0x3c3d4>
   3fc58:	mov	r1, r0
   3fc5c:	mov	r0, sp
   3fc60:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3fc64:	ldr	r0, [r4, #32]
   3fc68:	ldr	r2, [sp]
   3fc6c:	ldr	r3, [r4, #28]
   3fc70:	add	r0, r0, r2
   3fc74:	add	r0, r0, r3
   3fc78:	b	3fc28 <__printf_chk@plt+0x2e568>
   3fc7c:	bl	4da94 <__printf_chk@plt+0x3c3d4>
   3fc80:	mov	r1, r0
   3fc84:	mov	r0, sp
   3fc88:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3fc8c:	ldr	r0, [r4, #32]
   3fc90:	ldr	r3, [sp]
   3fc94:	add	r0, r0, r3
   3fc98:	b	3fc28 <__printf_chk@plt+0x2e568>
   3fc9c:	bl	1148c <__stack_chk_fail@plt>
   3fca0:	andeq	ip, r7, r0, lsl sp
   3fca4:	push	{r4, r5, lr}
   3fca8:	sub	sp, sp, #12
   3fcac:	ldr	r5, [pc, #96]	; 3fd14 <__printf_chk@plt+0x2e654>
   3fcb0:	ldr	r2, [r0, #12]
   3fcb4:	mov	r4, r0
   3fcb8:	ldr	r3, [r5]
   3fcbc:	ldr	r0, [r0, #8]
   3fcc0:	str	r3, [sp, #4]
   3fcc4:	bl	4d39c <__printf_chk@plt+0x3bcdc>
   3fcc8:	mov	r1, r0
   3fccc:	mov	r0, sp
   3fcd0:	bl	4a790 <__printf_chk@plt+0x390d0>
   3fcd4:	ldr	r1, [r4, #40]	; 0x28
   3fcd8:	ldr	r0, [sp]
   3fcdc:	cmp	r1, #0
   3fce0:	beq	3fcf0 <__printf_chk@plt+0x2e630>
   3fce4:	ldr	r2, [r4, #12]
   3fce8:	cmp	r1, r2
   3fcec:	bne	3fd08 <__printf_chk@plt+0x2e648>
   3fcf0:	ldr	r2, [sp, #4]
   3fcf4:	ldr	r3, [r5]
   3fcf8:	cmp	r2, r3
   3fcfc:	bne	3fd10 <__printf_chk@plt+0x2e650>
   3fd00:	add	sp, sp, #12
   3fd04:	pop	{r4, r5, pc}
   3fd08:	bl	48c40 <__printf_chk@plt+0x37580>
   3fd0c:	b	3fcf0 <__printf_chk@plt+0x2e630>
   3fd10:	bl	1148c <__stack_chk_fail@plt>
   3fd14:	andeq	ip, r7, r0, lsl sp
   3fd18:	push	{r4, r5, lr}
   3fd1c:	sub	sp, sp, #12
   3fd20:	ldr	r5, [pc, #96]	; 3fd88 <__printf_chk@plt+0x2e6c8>
   3fd24:	ldr	r2, [r0, #12]
   3fd28:	mov	r4, r0
   3fd2c:	ldr	r3, [r5]
   3fd30:	ldr	r0, [r0, #8]
   3fd34:	str	r3, [sp, #4]
   3fd38:	bl	4d4b8 <__printf_chk@plt+0x3bdf8>
   3fd3c:	mov	r1, r0
   3fd40:	mov	r0, sp
   3fd44:	bl	4a790 <__printf_chk@plt+0x390d0>
   3fd48:	ldr	r1, [r4, #40]	; 0x28
   3fd4c:	ldr	r0, [sp]
   3fd50:	cmp	r1, #0
   3fd54:	beq	3fd64 <__printf_chk@plt+0x2e6a4>
   3fd58:	ldr	r2, [r4, #12]
   3fd5c:	cmp	r1, r2
   3fd60:	bne	3fd7c <__printf_chk@plt+0x2e6bc>
   3fd64:	ldr	r2, [sp, #4]
   3fd68:	ldr	r3, [r5]
   3fd6c:	cmp	r2, r3
   3fd70:	bne	3fd84 <__printf_chk@plt+0x2e6c4>
   3fd74:	add	sp, sp, #12
   3fd78:	pop	{r4, r5, pc}
   3fd7c:	bl	48c40 <__printf_chk@plt+0x37580>
   3fd80:	b	3fd64 <__printf_chk@plt+0x2e6a4>
   3fd84:	bl	1148c <__stack_chk_fail@plt>
   3fd88:	andeq	ip, r7, r0, lsl sp
   3fd8c:	push	{r4, r5, r6, lr}
   3fd90:	mov	r4, r0
   3fd94:	mov	r6, r1
   3fd98:	ldr	r0, [r0, #32]
   3fd9c:	ldr	r1, [r4, #28]
   3fda0:	mov	r5, r2
   3fda4:	bl	3fca4 <__printf_chk@plt+0x2e5e4>
   3fda8:	ldr	r1, [r4, #28]
   3fdac:	rsb	r0, r0, #0
   3fdb0:	str	r0, [r6]
   3fdb4:	ldr	r0, [r4, #32]
   3fdb8:	bl	3fd18 <__printf_chk@plt+0x2e658>
   3fdbc:	str	r0, [r5]
   3fdc0:	pop	{r4, r5, r6, pc}
   3fdc4:	push	{r4, lr}
   3fdc8:	sub	sp, sp, #8
   3fdcc:	ldr	r4, [pc, #64]	; 3fe14 <__printf_chk@plt+0x2e754>
   3fdd0:	ldr	r3, [r0, #44]	; 0x2c
   3fdd4:	ldr	r2, [r0, #12]
   3fdd8:	ldr	ip, [r4]
   3fddc:	ldr	r0, [r0, #8]
   3fde0:	str	ip, [sp, #4]
   3fde4:	bl	4d44c <__printf_chk@plt+0x3bd8c>
   3fde8:	mov	r1, r0
   3fdec:	mov	r0, sp
   3fdf0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3fdf4:	ldr	r2, [sp, #4]
   3fdf8:	ldr	r3, [r4]
   3fdfc:	ldr	r0, [sp]
   3fe00:	cmp	r2, r3
   3fe04:	bne	3fe10 <__printf_chk@plt+0x2e750>
   3fe08:	add	sp, sp, #8
   3fe0c:	pop	{r4, pc}
   3fe10:	bl	1148c <__stack_chk_fail@plt>
   3fe14:	andeq	ip, r7, r0, lsl sp
   3fe18:	ldr	r1, [r0, #28]
   3fe1c:	ldr	r0, [r0, #32]
   3fe20:	b	3fdc4 <__printf_chk@plt+0x2e704>
   3fe24:	push	{r4, lr}
   3fe28:	sub	sp, sp, #8
   3fe2c:	ldr	r4, [pc, #60]	; 3fe70 <__printf_chk@plt+0x2e7b0>
   3fe30:	ldr	r2, [r0, #12]
   3fe34:	ldr	r0, [r0, #8]
   3fe38:	ldr	r3, [r4]
   3fe3c:	str	r3, [sp, #4]
   3fe40:	bl	4d56c <__printf_chk@plt+0x3beac>
   3fe44:	mov	r1, r0
   3fe48:	mov	r0, sp
   3fe4c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3fe50:	ldr	r2, [sp, #4]
   3fe54:	ldr	r3, [r4]
   3fe58:	ldr	r0, [sp]
   3fe5c:	cmp	r2, r3
   3fe60:	bne	3fe6c <__printf_chk@plt+0x2e7ac>
   3fe64:	add	sp, sp, #8
   3fe68:	pop	{r4, pc}
   3fe6c:	bl	1148c <__stack_chk_fail@plt>
   3fe70:	andeq	ip, r7, r0, lsl sp
   3fe74:	ldr	r1, [r0, #28]
   3fe78:	ldr	r0, [r0, #32]
   3fe7c:	b	3fe24 <__printf_chk@plt+0x2e764>
   3fe80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3fe84:	mov	r5, r1
   3fe88:	mov	r4, r0
   3fe8c:	mov	r1, r2
   3fe90:	mov	r0, r5
   3fe94:	mov	r6, r2
   3fe98:	bl	3fca4 <__printf_chk@plt+0x2e5e4>
   3fe9c:	ldr	r9, [pc, #108]	; 3ff10 <__printf_chk@plt+0x2e850>
   3fea0:	mov	r1, r6
   3fea4:	ldr	sl, [pc, #104]	; 3ff14 <__printf_chk@plt+0x2e854>
   3fea8:	ldr	r7, [r9]
   3feac:	mul	r7, r7, r0
   3feb0:	mov	r0, r5
   3feb4:	bl	3fc00 <__printf_chk@plt+0x2e540>
   3feb8:	ldr	r8, [sl]
   3febc:	mov	r1, r6
   3fec0:	mul	r8, r8, r0
   3fec4:	mov	r0, r5
   3fec8:	bl	3fe24 <__printf_chk@plt+0x2e764>
   3fecc:	ldr	r3, [sl]
   3fed0:	mov	r1, r6
   3fed4:	mla	r8, r3, r0, r8
   3fed8:	mov	r0, r5
   3fedc:	bl	3fd18 <__printf_chk@plt+0x2e658>
   3fee0:	ldr	r5, [r9]
   3fee4:	ldr	r1, [r4, #40]	; 0x28
   3fee8:	sub	r1, r1, r7
   3feec:	mul	r5, r5, r0
   3fef0:	ldr	r0, [r4, #44]	; 0x2c
   3fef4:	bl	28f28 <__printf_chk@plt+0x17868>
   3fef8:	ldr	r0, [r4, #44]	; 0x2c
   3fefc:	ldr	r1, [r4, #40]	; 0x28
   3ff00:	add	r0, r8, r0
   3ff04:	add	r1, r5, r1
   3ff08:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ff0c:	b	28f28 <__printf_chk@plt+0x17868>
   3ff10:	andeq	sp, r7, r4, rrx
   3ff14:	andeq	sp, r7, r8, rrx
   3ff18:	push	{r4, lr}
   3ff1c:	sub	sp, sp, #8
   3ff20:	ldr	r4, [pc, #60]	; 3ff64 <__printf_chk@plt+0x2e8a4>
   3ff24:	ldr	r2, [r0, #12]
   3ff28:	ldr	r0, [r0, #8]
   3ff2c:	ldr	r3, [r4]
   3ff30:	str	r3, [sp, #4]
   3ff34:	bl	4d620 <__printf_chk@plt+0x3bf60>
   3ff38:	mov	r1, r0
   3ff3c:	mov	r0, sp
   3ff40:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3ff44:	ldr	r2, [sp, #4]
   3ff48:	ldr	r3, [r4]
   3ff4c:	ldr	r0, [sp]
   3ff50:	cmp	r2, r3
   3ff54:	bne	3ff60 <__printf_chk@plt+0x2e8a0>
   3ff58:	add	sp, sp, #8
   3ff5c:	pop	{r4, pc}
   3ff60:	bl	1148c <__stack_chk_fail@plt>
   3ff64:	andeq	ip, r7, r0, lsl sp
   3ff68:	ldr	r1, [r0, #28]
   3ff6c:	ldr	r0, [r0, #32]
   3ff70:	b	3ff18 <__printf_chk@plt+0x2e858>
   3ff74:	push	{r4, lr}
   3ff78:	sub	sp, sp, #8
   3ff7c:	ldr	r4, [pc, #60]	; 3ffc0 <__printf_chk@plt+0x2e900>
   3ff80:	ldr	r2, [r0, #12]
   3ff84:	ldr	r0, [r0, #8]
   3ff88:	ldr	r3, [r4]
   3ff8c:	str	r3, [sp, #4]
   3ff90:	bl	4d6d4 <__printf_chk@plt+0x3c014>
   3ff94:	mov	r1, r0
   3ff98:	mov	r0, sp
   3ff9c:	bl	4a7f4 <__printf_chk@plt+0x39134>
   3ffa0:	ldr	r2, [sp, #4]
   3ffa4:	ldr	r3, [r4]
   3ffa8:	ldr	r0, [sp]
   3ffac:	cmp	r2, r3
   3ffb0:	bne	3ffbc <__printf_chk@plt+0x2e8fc>
   3ffb4:	add	sp, sp, #8
   3ffb8:	pop	{r4, pc}
   3ffbc:	bl	1148c <__stack_chk_fail@plt>
   3ffc0:	andeq	ip, r7, r0, lsl sp
   3ffc4:	ldr	r1, [r0, #28]
   3ffc8:	ldr	r0, [r0, #32]
   3ffcc:	b	3ff74 <__printf_chk@plt+0x2e8b4>
   3ffd0:	ldr	r3, [r0, #20]
   3ffd4:	push	{r4, r5, r6, lr}
   3ffd8:	cmp	r3, #0
   3ffdc:	beq	40020 <__printf_chk@plt+0x2e960>
   3ffe0:	mov	r4, r0
   3ffe4:	ldrb	r0, [r1, #24]
   3ffe8:	cmp	r0, #102	; 0x66
   3ffec:	beq	4002c <__printf_chk@plt+0x2e96c>
   3fff0:	cmp	r3, #2
   3fff4:	beq	40020 <__printf_chk@plt+0x2e960>
   3fff8:	ldr	r5, [pc, #292]	; 40124 <__printf_chk@plt+0x2ea64>
   3fffc:	ldr	r3, [r1, #60]	; 0x3c
   40000:	ldr	r1, [r5, #52]	; 0x34
   40004:	cmp	r1, r3
   40008:	bne	40020 <__printf_chk@plt+0x2e960>
   4000c:	ldrb	r3, [r2, #24]
   40010:	cmp	r3, #105	; 0x69
   40014:	beq	400bc <__printf_chk@plt+0x2e9fc>
   40018:	cmp	r3, #108	; 0x6c
   4001c:	beq	40070 <__printf_chk@plt+0x2e9b0>
   40020:	mov	r5, #0
   40024:	mov	r0, r5
   40028:	pop	{r4, r5, r6, pc}
   4002c:	ldrb	r3, [r2, #24]
   40030:	cmp	r3, #105	; 0x69
   40034:	beq	400fc <__printf_chk@plt+0x2ea3c>
   40038:	cmp	r3, #108	; 0x6c
   4003c:	beq	40094 <__printf_chk@plt+0x2e9d4>
   40040:	cmp	r3, #102	; 0x66
   40044:	bne	40020 <__printf_chk@plt+0x2e960>
   40048:	mov	r1, #1
   4004c:	ldr	r0, [r4, #8]
   40050:	bl	4d980 <__printf_chk@plt+0x3c2c0>
   40054:	cmp	r0, #0
   40058:	beq	40020 <__printf_chk@plt+0x2e960>
   4005c:	ldr	r3, [pc, #192]	; 40124 <__printf_chk@plt+0x2ea64>
   40060:	ldr	r0, [r3, #52]	; 0x34
   40064:	bl	2a55c <__printf_chk@plt+0x18e9c>
   40068:	mov	r5, r0
   4006c:	b	400dc <__printf_chk@plt+0x2ea1c>
   40070:	mov	r1, #16
   40074:	ldr	r0, [r4, #8]
   40078:	bl	4d980 <__printf_chk@plt+0x3c2c0>
   4007c:	cmp	r0, #0
   40080:	beq	40020 <__printf_chk@plt+0x2e960>
   40084:	ldr	r0, [r5, #68]	; 0x44
   40088:	bl	2a55c <__printf_chk@plt+0x18e9c>
   4008c:	mov	r5, r0
   40090:	b	400dc <__printf_chk@plt+0x2ea1c>
   40094:	mov	r1, #4
   40098:	ldr	r0, [r4, #8]
   4009c:	bl	4d980 <__printf_chk@plt+0x3c2c0>
   400a0:	cmp	r0, #0
   400a4:	beq	40020 <__printf_chk@plt+0x2e960>
   400a8:	ldr	r3, [pc, #116]	; 40124 <__printf_chk@plt+0x2ea64>
   400ac:	ldr	r0, [r3, #60]	; 0x3c
   400b0:	bl	2a55c <__printf_chk@plt+0x18e9c>
   400b4:	mov	r5, r0
   400b8:	b	400dc <__printf_chk@plt+0x2ea1c>
   400bc:	mov	r1, #8
   400c0:	ldr	r0, [r4, #8]
   400c4:	bl	4d980 <__printf_chk@plt+0x3c2c0>
   400c8:	cmp	r0, #0
   400cc:	beq	40020 <__printf_chk@plt+0x2e960>
   400d0:	ldr	r0, [r5, #64]	; 0x40
   400d4:	bl	2a55c <__printf_chk@plt+0x18e9c>
   400d8:	mov	r5, r0
   400dc:	cmp	r5, #0
   400e0:	beq	40020 <__printf_chk@plt+0x2e960>
   400e4:	ldr	r0, [r4, #8]
   400e8:	mov	r1, r5
   400ec:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   400f0:	cmp	r0, #0
   400f4:	bne	40024 <__printf_chk@plt+0x2e964>
   400f8:	b	40020 <__printf_chk@plt+0x2e960>
   400fc:	mov	r1, #2
   40100:	ldr	r0, [r4, #8]
   40104:	bl	4d980 <__printf_chk@plt+0x3c2c0>
   40108:	cmp	r0, #0
   4010c:	beq	40020 <__printf_chk@plt+0x2e960>
   40110:	ldr	r3, [pc, #12]	; 40124 <__printf_chk@plt+0x2ea64>
   40114:	ldr	r0, [r3, #56]	; 0x38
   40118:	bl	2a55c <__printf_chk@plt+0x18e9c>
   4011c:	mov	r5, r0
   40120:	b	400dc <__printf_chk@plt+0x2ea1c>
   40124:	andeq	r5, r8, r8, ror #17
   40128:	push	{r4, r5, r6, r7, r8, lr}
   4012c:	mov	lr, r1
   40130:	ldr	r7, [pc, #268]	; 40244 <__printf_chk@plt+0x2eb84>
   40134:	mov	r6, #0
   40138:	mov	r5, r0
   4013c:	str	r6, [r0, #12]
   40140:	str	r6, [r0, #28]
   40144:	str	r6, [r0, #32]
   40148:	str	r6, [r0, #36]	; 0x24
   4014c:	ldr	r4, [r7]
   40150:	str	r6, [r0]
   40154:	ldm	lr!, {r0, r1, r2, r3}
   40158:	mov	ip, r5
   4015c:	ldr	r8, [pc, #228]	; 40248 <__printf_chk@plt+0x2eb88>
   40160:	sub	sp, sp, #56	; 0x38
   40164:	stmia	ip!, {r0, r1, r2, r3}
   40168:	ldm	lr!, {r0, r1, r2, r3}
   4016c:	str	r4, [sp, #52]	; 0x34
   40170:	mov	r4, r5
   40174:	stmia	ip!, {r0, r1, r2, r3}
   40178:	ldm	lr, {r0, r1, r2, r3}
   4017c:	ldr	lr, [r8, #72]	; 0x48
   40180:	stm	ip, {r0, r1, r2, r3}
   40184:	mov	r2, #1
   40188:	ldr	r3, [r5, #40]	; 0x28
   4018c:	ldr	r1, [r5, #12]
   40190:	str	lr, [r5, #48]	; 0x30
   40194:	cmp	r3, r1
   40198:	moveq	r3, r6
   4019c:	ldr	lr, [r5, #4]
   401a0:	ldr	ip, [r5, #8]
   401a4:	ldr	r0, [r5, #44]	; 0x2c
   401a8:	str	r3, [sp, #44]	; 0x2c
   401ac:	ldr	r3, [r5]
   401b0:	str	r5, [r8, #72]	; 0x48
   401b4:	strh	r6, [sp, #20]
   401b8:	str	r6, [sp, #32]
   401bc:	str	r6, [sp, #36]	; 0x24
   401c0:	str	r6, [sp, #40]	; 0x28
   401c4:	str	r1, [sp, #16]
   401c8:	str	lr, [sp, #8]
   401cc:	str	ip, [sp, #12]
   401d0:	str	r0, [sp, #48]	; 0x30
   401d4:	str	r3, [sp, #4]
   401d8:	str	r2, [sp, #24]
   401dc:	str	r2, [sp, #28]
   401e0:	add	r1, sp, #4
   401e4:	mov	r0, r4
   401e8:	bl	3fa94 <__printf_chk@plt+0x2e3d4>
   401ec:	cmp	r0, #0
   401f0:	bne	40214 <__printf_chk@plt+0x2eb54>
   401f4:	ldr	r4, [r4, #48]	; 0x30
   401f8:	cmp	r4, #0
   401fc:	bne	401e0 <__printf_chk@plt+0x2eb20>
   40200:	mov	r0, #56	; 0x38
   40204:	bl	5130c <_Znwj@@Base>
   40208:	add	r1, sp, #4
   4020c:	mov	r4, r0
   40210:	bl	40128 <__printf_chk@plt+0x2ea68>
   40214:	ldr	r2, [sp, #52]	; 0x34
   40218:	ldr	r3, [r7]
   4021c:	str	r4, [r5, #52]	; 0x34
   40220:	cmp	r2, r3
   40224:	mov	r0, r5
   40228:	bne	40234 <__printf_chk@plt+0x2eb74>
   4022c:	add	sp, sp, #56	; 0x38
   40230:	pop	{r4, r5, r6, r7, r8, pc}
   40234:	bl	1148c <__stack_chk_fail@plt>
   40238:	mov	r0, r4
   4023c:	bl	5135c <_ZdlPv@@Base>
   40240:	bl	11498 <__cxa_end_cleanup@plt>
   40244:	andeq	ip, r7, r0, lsl sp
   40248:	andeq	r5, r8, r8, ror #17
   4024c:	ldr	r3, [pc, #100]	; 402b8 <__printf_chk@plt+0x2ebf8>
   40250:	push	{r4, r5, r6, lr}
   40254:	mov	r5, r0
   40258:	ldr	r4, [r3, #72]	; 0x48
   4025c:	cmp	r4, #0
   40260:	bne	40274 <__printf_chk@plt+0x2ebb4>
   40264:	b	40290 <__printf_chk@plt+0x2ebd0>
   40268:	ldr	r4, [r4, #48]	; 0x30
   4026c:	cmp	r4, #0
   40270:	beq	40290 <__printf_chk@plt+0x2ebd0>
   40274:	mov	r1, r5
   40278:	mov	r0, r4
   4027c:	bl	3fa94 <__printf_chk@plt+0x2e3d4>
   40280:	cmp	r0, #0
   40284:	beq	40268 <__printf_chk@plt+0x2eba8>
   40288:	mov	r0, r4
   4028c:	pop	{r4, r5, r6, pc}
   40290:	mov	r0, #56	; 0x38
   40294:	bl	5130c <_Znwj@@Base>
   40298:	mov	r1, r5
   4029c:	mov	r4, r0
   402a0:	bl	40128 <__printf_chk@plt+0x2ea68>
   402a4:	mov	r0, r4
   402a8:	pop	{r4, r5, r6, pc}
   402ac:	mov	r0, r4
   402b0:	bl	5135c <_ZdlPv@@Base>
   402b4:	bl	11498 <__cxa_end_cleanup@plt>
   402b8:	andeq	r5, r8, r8, ror #17
   402bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   402c0:	mov	r5, r0
   402c4:	ldr	r8, [pc, #588]	; 40518 <__printf_chk@plt+0x2ee58>
   402c8:	ldr	r0, [r0]
   402cc:	sub	sp, sp, #56	; 0x38
   402d0:	mov	r6, r1
   402d4:	ldr	r1, [r8]
   402d8:	cmp	r0, #0
   402dc:	mov	r7, r2
   402e0:	mov	r9, r3
   402e4:	str	r1, [sp, #52]	; 0x34
   402e8:	ldr	r4, [sp, #88]	; 0x58
   402ec:	beq	402fc <__printf_chk@plt+0x2ec3c>
   402f0:	ldr	r3, [r5, #8]
   402f4:	cmp	r6, r3
   402f8:	beq	40438 <__printf_chk@plt+0x2ed78>
   402fc:	ldr	sl, [pc, #536]	; 4051c <__printf_chk@plt+0x2ee5c>
   40300:	ldr	r2, [pc, #536]	; 40520 <__printf_chk@plt+0x2ee60>
   40304:	ldr	r3, [r5, #76]	; 0x4c
   40308:	cmp	r7, r6
   4030c:	ldr	r2, [r2, #4]
   40310:	movne	r0, r7
   40314:	moveq	r0, #0
   40318:	ldr	r1, [r2, r4, lsl #2]
   4031c:	cmp	r3, #0
   40320:	mov	r2, #0
   40324:	ldr	ip, [r1, #4]
   40328:	str	r6, [sp, #16]
   4032c:	str	ip, [sp, #8]
   40330:	ldr	ip, [r1, #28]
   40334:	ldr	r1, [r1, #24]
   40338:	str	ip, [sp, #12]
   4033c:	str	r1, [sp, #4]
   40340:	mov	r1, #1
   40344:	str	r9, [sp, #48]	; 0x30
   40348:	str	r0, [sp, #44]	; 0x2c
   4034c:	strh	r2, [sp, #20]
   40350:	str	r2, [sp, #32]
   40354:	str	r2, [sp, #36]	; 0x24
   40358:	str	r2, [sp, #40]	; 0x28
   4035c:	str	r1, [sp, #24]
   40360:	str	r1, [sp, #28]
   40364:	beq	40390 <__printf_chk@plt+0x2ecd0>
   40368:	ldr	r2, [r3, #4]
   4036c:	cmp	r4, r2
   40370:	bne	40384 <__printf_chk@plt+0x2ecc4>
   40374:	b	40490 <__printf_chk@plt+0x2edd0>
   40378:	ldr	r2, [r3, #4]
   4037c:	cmp	r2, r4
   40380:	beq	40490 <__printf_chk@plt+0x2edd0>
   40384:	ldr	r3, [r3]
   40388:	cmp	r3, #0
   4038c:	bne	40378 <__printf_chk@plt+0x2ecb8>
   40390:	ldrb	r3, [r5, #32]
   40394:	cmp	r3, #0
   40398:	ldrne	r2, [r5, #36]	; 0x24
   4039c:	movne	r3, #1
   403a0:	strne	r2, [sp, #32]
   403a4:	strbne	r3, [sp, #20]
   403a8:	ldr	r3, [r5, #40]	; 0x28
   403ac:	cmp	r3, #0
   403b0:	beq	40484 <__printf_chk@plt+0x2edc4>
   403b4:	mov	r1, r6
   403b8:	add	r0, r5, #40	; 0x28
   403bc:	bl	3c858 <__printf_chk@plt+0x2b198>
   403c0:	ldr	r3, [r5, #60]	; 0x3c
   403c4:	ldr	r1, [sl]
   403c8:	ldr	r2, [sl, #4]
   403cc:	cmp	r3, #1
   403d0:	str	r0, [sp, #36]	; 0x24
   403d4:	str	r1, [sp, #24]
   403d8:	str	r2, [sp, #28]
   403dc:	beq	404c0 <__printf_chk@plt+0x2ee00>
   403e0:	cmp	r3, #0
   403e4:	beq	4040c <__printf_chk@plt+0x2ed4c>
   403e8:	cmp	r3, #2
   403ec:	bne	40504 <__printf_chk@plt+0x2ee44>
   403f0:	mov	r3, #1
   403f4:	ldr	r1, [r5, #64]	; 0x40
   403f8:	mov	r0, sp
   403fc:	strb	r3, [sp, #21]
   40400:	bl	4a7f4 <__printf_chk@plt+0x39134>
   40404:	ldr	r3, [sp]
   40408:	str	r3, [sp, #40]	; 0x28
   4040c:	ldr	r3, [r5, #4]
   40410:	add	r0, sp, #4
   40414:	cmp	r3, r4
   40418:	beq	404a4 <__printf_chk@plt+0x2ede4>
   4041c:	bl	4024c <__printf_chk@plt+0x2eb8c>
   40420:	ldr	r2, [sp, #52]	; 0x34
   40424:	ldr	r3, [r8]
   40428:	cmp	r2, r3
   4042c:	bne	40514 <__printf_chk@plt+0x2ee54>
   40430:	add	sp, sp, #56	; 0x38
   40434:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40438:	ldr	r3, [r5, #12]
   4043c:	cmp	r3, r2
   40440:	bne	402fc <__printf_chk@plt+0x2ec3c>
   40444:	ldr	r3, [r5, #16]
   40448:	ldr	sl, [pc, #204]	; 4051c <__printf_chk@plt+0x2ee5c>
   4044c:	cmp	r3, r9
   40450:	bne	40300 <__printf_chk@plt+0x2ec40>
   40454:	ldr	r2, [r5, #68]	; 0x44
   40458:	ldr	r3, [sl]
   4045c:	cmp	r2, r3
   40460:	bne	40300 <__printf_chk@plt+0x2ec40>
   40464:	ldr	r2, [r5, #72]	; 0x48
   40468:	ldr	r3, [sl, #4]
   4046c:	cmp	r2, r3
   40470:	bne	40300 <__printf_chk@plt+0x2ec40>
   40474:	ldr	r3, [r5, #4]
   40478:	cmp	r3, r4
   4047c:	bne	40300 <__printf_chk@plt+0x2ec40>
   40480:	b	40420 <__printf_chk@plt+0x2ed60>
   40484:	ldr	r3, [pc, #152]	; 40524 <__printf_chk@plt+0x2ee64>
   40488:	ldr	r0, [r3]
   4048c:	b	403c0 <__printf_chk@plt+0x2ed00>
   40490:	mov	r2, #1
   40494:	strb	r2, [sp, #20]
   40498:	ldr	r3, [r3, #8]
   4049c:	str	r3, [sp, #32]
   404a0:	b	403a8 <__printf_chk@plt+0x2ece8>
   404a4:	bl	4024c <__printf_chk@plt+0x2eb8c>
   404a8:	ldrd	r2, [sl]
   404ac:	strd	r6, [r5, #8]
   404b0:	str	r9, [r5, #16]
   404b4:	strd	r2, [r5, #68]	; 0x44
   404b8:	str	r0, [r5]
   404bc:	b	40420 <__printf_chk@plt+0x2ed60>
   404c0:	ldr	r2, [pc, #96]	; 40528 <__printf_chk@plt+0x2ee68>
   404c4:	ldr	r0, [r5, #64]	; 0x40
   404c8:	ldr	r1, [pc, #92]	; 4052c <__printf_chk@plt+0x2ee6c>
   404cc:	ldr	r2, [r2]
   404d0:	mul	r0, r0, r6
   404d4:	add	r2, r2, r2, lsl #3
   404d8:	ldr	r1, [r1]
   404dc:	add	r2, r2, r2, lsl #3
   404e0:	strb	r3, [sp, #21]
   404e4:	lsl	r2, r2, #5
   404e8:	bl	48c40 <__printf_chk@plt+0x37580>
   404ec:	mov	r1, r0
   404f0:	mov	r0, sp
   404f4:	bl	4a7f4 <__printf_chk@plt+0x39134>
   404f8:	ldr	r3, [sp]
   404fc:	str	r3, [sp, #40]	; 0x28
   40500:	b	4040c <__printf_chk@plt+0x2ed4c>
   40504:	ldr	r1, [pc, #36]	; 40530 <__printf_chk@plt+0x2ee70>
   40508:	ldr	r0, [pc, #36]	; 40534 <__printf_chk@plt+0x2ee74>
   4050c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   40510:	b	4040c <__printf_chk@plt+0x2ed4c>
   40514:	bl	1148c <__stack_chk_fail@plt>
   40518:	andeq	ip, r7, r0, lsl sp
   4051c:	andeq	sp, r7, r8, asr r0
   40520:	andeq	r5, r8, r8, ror #17
   40524:	andeq	r5, r8, ip, lsr #19
   40528:	muleq	r8, ip, r9
   4052c:	muleq	r8, r8, r9
   40530:			; <UNDEFINED> instruction: 0x0005babc
   40534:	andeq	r0, r0, sp, lsr r1
   40538:	mov	r3, r1
   4053c:	ldr	r1, [r0, #28]
   40540:	mov	r0, r3
   40544:	b	11564 <fputc@plt>
   40548:	push	{r4, r5, r6, lr}
   4054c:	mov	r4, r0
   40550:	mov	r5, r1
   40554:	mov	r0, #60	; 0x3c
   40558:	ldr	r1, [r4, #28]
   4055c:	bl	11564 <fputc@plt>
   40560:	cmp	r5, #0
   40564:	beq	40574 <__printf_chk@plt+0x2eeb4>
   40568:	mov	r0, r5
   4056c:	ldr	r1, [r4, #28]
   40570:	bl	11678 <fputs@plt>
   40574:	ldr	r1, [r4, #28]
   40578:	mov	r0, #62	; 0x3e
   4057c:	pop	{r4, r5, r6, lr}
   40580:	b	11564 <fputc@plt>
   40584:	ldr	r3, [r0, #28]
   40588:	mov	r0, r1
   4058c:	ldrb	r2, [r3, #24]
   40590:	cmp	r2, #0
   40594:	beq	405a4 <__printf_chk@plt+0x2eee4>
   40598:	ldr	r1, [r1, #28]
   4059c:	mov	r0, r2
   405a0:	b	11564 <fputc@plt>
   405a4:	ldr	r1, [r3, #60]	; 0x3c
   405a8:	b	40548 <__printf_chk@plt+0x2ee88>
   405ac:	ldr	r3, [r0, #28]
   405b0:	mov	r0, r1
   405b4:	ldrb	r2, [r3, #24]
   405b8:	cmp	r2, #0
   405bc:	beq	405cc <__printf_chk@plt+0x2ef0c>
   405c0:	ldr	r1, [r1, #28]
   405c4:	mov	r0, r2
   405c8:	b	11564 <fputc@plt>
   405cc:	ldr	r1, [r3, #60]	; 0x3c
   405d0:	b	40548 <__printf_chk@plt+0x2ee88>
   405d4:	push	{r4, r5, r6, lr}
   405d8:	mov	r5, r0
   405dc:	mov	r4, r1
   405e0:	mov	r0, r1
   405e4:	ldr	r1, [r5, #28]
   405e8:	bl	114a4 <putc@plt>
   405ec:	cmp	r4, #10
   405f0:	popne	{r4, r5, r6, pc}
   405f4:	ldr	r1, [r5, #28]
   405f8:	mov	r0, #43	; 0x2b
   405fc:	pop	{r4, r5, r6, lr}
   40600:	b	114a4 <putc@plt>
   40604:	ldr	r1, [r0, #28]
   40608:	mov	r0, #10
   4060c:	b	114a4 <putc@plt>
   40610:	push	{r4, r5, r6, lr}
   40614:	mov	r4, r0
   40618:	ldr	r3, [r0, #48]	; 0x30
   4061c:	cmp	r3, #0
   40620:	bne	40714 <__printf_chk@plt+0x2f054>
   40624:	ldr	r3, [r0, #32]
   40628:	ldr	r0, [r0, #44]	; 0x2c
   4062c:	cmp	r3, r0
   40630:	beq	40690 <__printf_chk@plt+0x2efd0>
   40634:	sub	r5, r3, r0
   40638:	cmp	r5, #0
   4063c:	cmpgt	r3, r5
   40640:	ldr	r1, [r4, #28]
   40644:	bgt	407f0 <__printf_chk@plt+0x2f130>
   40648:	mov	r0, #72	; 0x48
   4064c:	bl	114a4 <putc@plt>
   40650:	ldr	r0, [r4, #32]
   40654:	bl	51224 <__printf_chk@plt+0x3fb64>
   40658:	ldr	r5, [r4, #28]
   4065c:	mov	r6, r0
   40660:	ldrb	r0, [r0]
   40664:	cmp	r0, #0
   40668:	beq	40684 <__printf_chk@plt+0x2efc4>
   4066c:	mov	r1, r5
   40670:	bl	114a4 <putc@plt>
   40674:	ldrb	r0, [r6, #1]!
   40678:	cmp	r0, #0
   4067c:	bne	4066c <__printf_chk@plt+0x2efac>
   40680:	ldr	r5, [r4, #28]
   40684:	mov	r1, r5
   40688:	mov	r0, #10
   4068c:	bl	114a4 <putc@plt>
   40690:	ldr	r3, [r4, #36]	; 0x24
   40694:	ldr	r0, [r4, #40]	; 0x28
   40698:	cmp	r3, r0
   4069c:	beq	40700 <__printf_chk@plt+0x2f040>
   406a0:	sub	r5, r3, r0
   406a4:	cmp	r5, #0
   406a8:	cmpgt	r3, r5
   406ac:	ldr	r1, [r4, #28]
   406b0:	bgt	407b4 <__printf_chk@plt+0x2f0f4>
   406b4:	mov	r0, #86	; 0x56
   406b8:	bl	114a4 <putc@plt>
   406bc:	ldr	r0, [r4, #36]	; 0x24
   406c0:	bl	51224 <__printf_chk@plt+0x3fb64>
   406c4:	ldr	r5, [r4, #28]
   406c8:	mov	r6, r0
   406cc:	ldrb	r0, [r0]
   406d0:	cmp	r0, #0
   406d4:	beq	406f0 <__printf_chk@plt+0x2f030>
   406d8:	mov	r1, r5
   406dc:	bl	114a4 <putc@plt>
   406e0:	ldrb	r0, [r6, #1]!
   406e4:	cmp	r0, #0
   406e8:	bne	406d8 <__printf_chk@plt+0x2f018>
   406ec:	ldr	r5, [r4, #28]
   406f0:	mov	r1, r5
   406f4:	mov	r0, #10
   406f8:	bl	114a4 <putc@plt>
   406fc:	ldr	r0, [r4, #36]	; 0x24
   40700:	ldr	r2, [r4, #32]
   40704:	mov	r3, #0
   40708:	str	r0, [r4, #40]	; 0x28
   4070c:	strd	r2, [r4, #44]	; 0x2c
   40710:	pop	{r4, r5, r6, pc}
   40714:	ldr	r1, [r0, #28]
   40718:	mov	r0, #86	; 0x56
   4071c:	bl	114a4 <putc@plt>
   40720:	ldr	r0, [r4, #36]	; 0x24
   40724:	bl	51224 <__printf_chk@plt+0x3fb64>
   40728:	ldr	r6, [r4, #28]
   4072c:	mov	r5, r0
   40730:	ldrb	r0, [r0]
   40734:	cmp	r0, #0
   40738:	beq	40754 <__printf_chk@plt+0x2f094>
   4073c:	mov	r1, r6
   40740:	bl	114a4 <putc@plt>
   40744:	ldrb	r0, [r5, #1]!
   40748:	cmp	r0, #0
   4074c:	bne	4073c <__printf_chk@plt+0x2f07c>
   40750:	ldr	r6, [r4, #28]
   40754:	mov	r1, r6
   40758:	mov	r0, #10
   4075c:	bl	114a4 <putc@plt>
   40760:	ldr	r1, [r4, #28]
   40764:	mov	r0, #72	; 0x48
   40768:	bl	114a4 <putc@plt>
   4076c:	ldr	r0, [r4, #32]
   40770:	bl	51224 <__printf_chk@plt+0x3fb64>
   40774:	ldr	r6, [r4, #28]
   40778:	mov	r5, r0
   4077c:	ldrb	r0, [r0]
   40780:	cmp	r0, #0
   40784:	beq	407a0 <__printf_chk@plt+0x2f0e0>
   40788:	mov	r1, r6
   4078c:	bl	114a4 <putc@plt>
   40790:	ldrb	r0, [r5, #1]!
   40794:	cmp	r0, #0
   40798:	bne	40788 <__printf_chk@plt+0x2f0c8>
   4079c:	ldr	r6, [r4, #28]
   407a0:	mov	r1, r6
   407a4:	mov	r0, #10
   407a8:	bl	114a4 <putc@plt>
   407ac:	ldr	r0, [r4, #36]	; 0x24
   407b0:	b	40700 <__printf_chk@plt+0x2f040>
   407b4:	mov	r0, #118	; 0x76
   407b8:	bl	114a4 <putc@plt>
   407bc:	mov	r0, r5
   407c0:	bl	51224 <__printf_chk@plt+0x3fb64>
   407c4:	ldr	r5, [r4, #28]
   407c8:	mov	r6, r0
   407cc:	ldrb	r0, [r0]
   407d0:	cmp	r0, #0
   407d4:	beq	406f0 <__printf_chk@plt+0x2f030>
   407d8:	mov	r1, r5
   407dc:	bl	114a4 <putc@plt>
   407e0:	ldrb	r0, [r6, #1]!
   407e4:	cmp	r0, #0
   407e8:	bne	407d8 <__printf_chk@plt+0x2f118>
   407ec:	b	406ec <__printf_chk@plt+0x2f02c>
   407f0:	mov	r0, #104	; 0x68
   407f4:	bl	114a4 <putc@plt>
   407f8:	mov	r0, r5
   407fc:	bl	51224 <__printf_chk@plt+0x3fb64>
   40800:	ldr	r5, [r4, #28]
   40804:	mov	r6, r0
   40808:	ldrb	r0, [r0]
   4080c:	cmp	r0, #0
   40810:	beq	40684 <__printf_chk@plt+0x2efc4>
   40814:	mov	r1, r5
   40818:	bl	114a4 <putc@plt>
   4081c:	ldrb	r0, [r6, #1]!
   40820:	cmp	r0, #0
   40824:	bne	40814 <__printf_chk@plt+0x2f154>
   40828:	b	40680 <__printf_chk@plt+0x2efc0>
   4082c:	ldr	r3, [r0, #24]
   40830:	push	{r4, r5, r6, lr}
   40834:	cmp	r3, #0
   40838:	mov	r4, r0
   4083c:	streq	r3, [r0, #344]	; 0x158
   40840:	beq	40854 <__printf_chk@plt+0x2f194>
   40844:	ldr	r3, [r0, #344]	; 0x158
   40848:	cmp	r3, #0
   4084c:	beq	40854 <__printf_chk@plt+0x2f194>
   40850:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   40854:	mov	r0, r4
   40858:	ldr	r5, [pc, #40]	; 40888 <__printf_chk@plt+0x2f1c8>
   4085c:	bl	40610 <__printf_chk@plt+0x2ef50>
   40860:	ldr	r6, [r4, #28]
   40864:	mov	r0, #120	; 0x78
   40868:	mov	r4, #32
   4086c:	mov	r1, r6
   40870:	bl	114a4 <putc@plt>
   40874:	cmp	r4, #0
   40878:	popeq	{r4, r5, r6, pc}
   4087c:	mov	r0, r4
   40880:	ldrb	r4, [r5, #1]!
   40884:	b	4086c <__printf_chk@plt+0x2f1ac>
   40888:	andeq	r9, r5, r1, lsr r2
   4088c:	ldr	r3, [r0, #24]
   40890:	push	{r4, lr}
   40894:	cmp	r3, #0
   40898:	mov	r4, r0
   4089c:	streq	r3, [r0, #344]	; 0x158
   408a0:	beq	408b4 <__printf_chk@plt+0x2f1f4>
   408a4:	ldr	r3, [r0, #344]	; 0x158
   408a8:	cmp	r3, #0
   408ac:	beq	408b4 <__printf_chk@plt+0x2f1f4>
   408b0:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   408b4:	mov	r3, #1
   408b8:	str	r3, [r4, #48]	; 0x30
   408bc:	mov	r0, r4
   408c0:	pop	{r4, lr}
   408c4:	b	40610 <__printf_chk@plt+0x2ef50>
   408c8:	ldr	ip, [pc, #328]	; 40a18 <__printf_chk@plt+0x2f358>
   408cc:	push	{r4, r5, r6, r7, r8, lr}
   408d0:	mov	r7, r3
   408d4:	ldr	lr, [pc, #320]	; 40a1c <__printf_chk@plt+0x2f35c>
   408d8:	ldr	ip, [ip]
   408dc:	ldr	r6, [pc, #316]	; 40a20 <__printf_chk@plt+0x2f360>
   408e0:	ldr	r3, [lr]
   408e4:	mul	r1, ip, r1
   408e8:	mul	r2, r2, r3
   408ec:	ldr	r3, [r0, #24]
   408f0:	sub	sp, sp, #40	; 0x28
   408f4:	str	r1, [r0, #32]
   408f8:	ldr	r1, [r6]
   408fc:	cmp	r3, #0
   40900:	mov	r4, r0
   40904:	str	r2, [r0, #36]	; 0x24
   40908:	str	r1, [sp, #36]	; 0x24
   4090c:	streq	r3, [r0, #344]	; 0x158
   40910:	beq	40924 <__printf_chk@plt+0x2f264>
   40914:	ldr	r3, [r0, #344]	; 0x158
   40918:	cmp	r3, #0
   4091c:	beq	40924 <__printf_chk@plt+0x2f264>
   40920:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   40924:	mov	r0, r4
   40928:	bl	40610 <__printf_chk@plt+0x2ef50>
   4092c:	bl	1160c <__errno_location@plt>
   40930:	mov	r3, #0
   40934:	mov	r2, r3
   40938:	mov	r1, r7
   4093c:	str	r3, [r0]
   40940:	mov	r8, r0
   40944:	ldr	r0, [pc, #216]	; 40a24 <__printf_chk@plt+0x2f364>
   40948:	bl	51b64 <_ZdlPv@@Base+0x808>
   4094c:	subs	r5, r0, #0
   40950:	bne	40964 <__printf_chk@plt+0x2f2a4>
   40954:	b	409dc <__printf_chk@plt+0x2f31c>
   40958:	uxtb	r0, r0
   4095c:	ldr	r1, [r4, #28]
   40960:	bl	114a4 <putc@plt>
   40964:	mov	r0, r5
   40968:	bl	114c8 <getc@plt>
   4096c:	cmn	r0, #1
   40970:	bne	40958 <__printf_chk@plt+0x2f298>
   40974:	mov	r0, r5
   40978:	bl	115b8 <fclose@plt>
   4097c:	ldr	r3, [r4, #84]	; 0x54
   40980:	mov	r1, #1
   40984:	cmp	r3, #0
   40988:	mvn	r2, #0
   4098c:	mov	r3, #0
   40990:	str	r1, [r4, #48]	; 0x30
   40994:	str	r3, [r4, #52]	; 0x34
   40998:	str	r3, [r4, #64]	; 0x40
   4099c:	str	r2, [r4, #76]	; 0x4c
   409a0:	ble	409c4 <__printf_chk@plt+0x2f304>
   409a4:	ldr	r2, [pc, #124]	; 40a28 <__printf_chk@plt+0x2f368>
   409a8:	ldr	r1, [r2]
   409ac:	ldr	r2, [r4, #80]	; 0x50
   409b0:	str	r1, [r2, r3, lsl #2]
   409b4:	ldr	r2, [r4, #84]	; 0x54
   409b8:	add	r3, r3, #1
   409bc:	cmp	r2, r3
   409c0:	bgt	409ac <__printf_chk@plt+0x2f2ec>
   409c4:	ldr	r2, [sp, #36]	; 0x24
   409c8:	ldr	r3, [r6]
   409cc:	cmp	r2, r3
   409d0:	bne	40a14 <__printf_chk@plt+0x2f354>
   409d4:	add	sp, sp, #40	; 0x28
   409d8:	pop	{r4, r5, r6, r7, r8, pc}
   409dc:	mov	r1, r7
   409e0:	mov	r0, sp
   409e4:	bl	4c730 <__printf_chk@plt+0x3b070>
   409e8:	ldr	r0, [r8]
   409ec:	bl	113a8 <strerror@plt>
   409f0:	mov	r1, r0
   409f4:	add	r0, sp, #16
   409f8:	bl	4c730 <__printf_chk@plt+0x3b070>
   409fc:	add	r2, sp, #16
   40a00:	mov	r1, sp
   40a04:	ldr	r3, [pc, #32]	; 40a2c <__printf_chk@plt+0x2f36c>
   40a08:	ldr	r0, [pc, #32]	; 40a30 <__printf_chk@plt+0x2f370>
   40a0c:	bl	29fe4 <__printf_chk@plt+0x18924>
   40a10:	b	4097c <__printf_chk@plt+0x2f2bc>
   40a14:	bl	1148c <__stack_chk_fail@plt>
   40a18:	andeq	sp, r7, r8, rrx
   40a1c:	andeq	sp, r7, r4, rrx
   40a20:	andeq	ip, r7, r0, lsl sp
   40a24:	andeq	r2, r8, r8, ror lr
   40a28:	andeq	r6, r8, r0, lsr #25
   40a2c:	andeq	r6, r8, r0, lsr #15
   40a30:	andeq	r8, r5, r4, lsl r1
   40a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40a38:	mov	r5, r0
   40a3c:	ldr	fp, [pc, #708]	; 40d08 <__printf_chk@plt+0x2f648>
   40a40:	ldr	ip, [pc, #708]	; 40d0c <__printf_chk@plt+0x2f64c>
   40a44:	sub	sp, sp, #20
   40a48:	ldr	r0, [fp]
   40a4c:	ldr	ip, [ip]
   40a50:	subs	r4, r3, #0
   40a54:	mul	r2, r2, r0
   40a58:	ldr	r0, [pc, #688]	; 40d10 <__printf_chk@plt+0x2f650>
   40a5c:	mul	r1, ip, r1
   40a60:	ldr	r0, [r0]
   40a64:	str	r1, [r5, #32]
   40a68:	str	r2, [r5, #36]	; 0x24
   40a6c:	str	r0, [sp, #12]
   40a70:	beq	40bec <__printf_chk@plt+0x2f52c>
   40a74:	add	r6, r5, #8
   40a78:	mov	sl, #1
   40a7c:	ldr	r2, [r4, #20]
   40a80:	ldr	r3, [r5, #356]	; 0x164
   40a84:	cmp	r2, r3
   40a88:	ble	40aac <__printf_chk@plt+0x2f3ec>
   40a8c:	ldr	r1, [r4, #16]
   40a90:	cmp	r1, #0
   40a94:	beq	40ad0 <__printf_chk@plt+0x2f410>
   40a98:	mov	r0, r6
   40a9c:	bl	384a0 <__printf_chk@plt+0x26de0>
   40aa0:	ldr	r3, [r4, #20]
   40aa4:	str	r3, [r5, #356]	; 0x164
   40aa8:	ldr	r2, [r4, #20]
   40aac:	cmp	r3, r2
   40ab0:	ble	40ad0 <__printf_chk@plt+0x2f410>
   40ab4:	mov	r0, r6
   40ab8:	bl	38514 <__printf_chk@plt+0x26e54>
   40abc:	ldr	r3, [r4, #20]
   40ac0:	str	r3, [r5, #356]	; 0x164
   40ac4:	ldr	r2, [r4, #20]
   40ac8:	cmp	r2, r3
   40acc:	blt	40ab4 <__printf_chk@plt+0x2f3f4>
   40ad0:	ldr	r3, [r5, #24]
   40ad4:	cmp	r3, #0
   40ad8:	bne	40af4 <__printf_chk@plt+0x2f434>
   40adc:	ldr	r3, [r4]
   40ae0:	mov	r0, r4
   40ae4:	ldr	r3, [r3, #16]
   40ae8:	blx	r3
   40aec:	cmp	r0, #0
   40af0:	beq	40bcc <__printf_chk@plt+0x2f50c>
   40af4:	ldr	r1, [r4, #12]
   40af8:	mov	r0, r6
   40afc:	bl	38ba0 <__printf_chk@plt+0x274e0>
   40b00:	cmp	r0, #0
   40b04:	bne	40b2c <__printf_chk@plt+0x2f46c>
   40b08:	ldr	r3, [r4]
   40b0c:	mov	r0, r4
   40b10:	ldr	r3, [r3, #20]
   40b14:	blx	r3
   40b18:	cmp	r0, #0
   40b1c:	bne	40b2c <__printf_chk@plt+0x2f46c>
   40b20:	ldr	r3, [r4, #24]
   40b24:	cmp	r3, #0
   40b28:	beq	40bcc <__printf_chk@plt+0x2f50c>
   40b2c:	ldr	r3, [r5, #24]
   40b30:	cmp	r3, #0
   40b34:	beq	40cdc <__printf_chk@plt+0x2f61c>
   40b38:	ldr	r3, [r5, #344]	; 0x158
   40b3c:	cmp	r3, #0
   40b40:	beq	40b4c <__printf_chk@plt+0x2f48c>
   40b44:	mov	r0, r5
   40b48:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   40b4c:	mov	r0, r5
   40b50:	bl	40610 <__printf_chk@plt+0x2ef50>
   40b54:	ldr	r3, [r5]
   40b58:	str	sl, [r5, #48]	; 0x30
   40b5c:	mov	r0, r5
   40b60:	ldr	r3, [r3, #12]
   40b64:	blx	r3
   40b68:	add	r7, r5, #360	; 0x168
   40b6c:	ldr	r8, [r5, #28]
   40b70:	ldr	r9, [r4, #12]
   40b74:	mov	r1, r7
   40b78:	mov	r0, sp
   40b7c:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   40b80:	mov	r3, sp
   40b84:	mov	r2, r9
   40b88:	mov	r1, r8
   40b8c:	mov	r0, r6
   40b90:	bl	387bc <__printf_chk@plt+0x270fc>
   40b94:	mov	r0, sp
   40b98:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   40b9c:	ldr	r1, [pc, #368]	; 40d14 <__printf_chk@plt+0x2f654>
   40ba0:	mov	r0, sp
   40ba4:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   40ba8:	mov	r1, sp
   40bac:	mov	r0, r7
   40bb0:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   40bb4:	mov	r0, sp
   40bb8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   40bbc:	ldr	r3, [r5]
   40bc0:	mov	r0, r5
   40bc4:	ldr	r3, [r3, #12]
   40bc8:	blx	r3
   40bcc:	ldr	r3, [r4]
   40bd0:	mov	r0, r4
   40bd4:	mov	r1, r5
   40bd8:	ldr	r3, [r3, #176]	; 0xb0
   40bdc:	blx	r3
   40be0:	ldr	r4, [r4, #4]
   40be4:	cmp	r4, #0
   40be8:	bne	40a7c <__printf_chk@plt+0x2f3bc>
   40bec:	ldr	r3, [r5, #24]
   40bf0:	cmp	r3, #0
   40bf4:	beq	40ce4 <__printf_chk@plt+0x2f624>
   40bf8:	ldr	r3, [r5, #344]	; 0x158
   40bfc:	cmp	r3, #0
   40c00:	beq	40c0c <__printf_chk@plt+0x2f54c>
   40c04:	mov	r0, r5
   40c08:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   40c0c:	mov	r0, r5
   40c10:	bl	40610 <__printf_chk@plt+0x2ef50>
   40c14:	mov	r2, #1
   40c18:	mov	r3, #0
   40c1c:	str	r2, [r5, #48]	; 0x30
   40c20:	str	r3, [r5, #32]
   40c24:	ldr	r1, [r5, #28]
   40c28:	mov	r0, #110	; 0x6e
   40c2c:	bl	114a4 <putc@plt>
   40c30:	ldr	r0, [fp]
   40c34:	ldr	r3, [sp, #56]	; 0x38
   40c38:	mul	r0, r0, r3
   40c3c:	bl	51224 <__printf_chk@plt+0x3fb64>
   40c40:	ldr	r6, [r5, #28]
   40c44:	mov	r4, r0
   40c48:	ldrb	r0, [r0]
   40c4c:	cmp	r0, #0
   40c50:	beq	40c6c <__printf_chk@plt+0x2f5ac>
   40c54:	mov	r1, r6
   40c58:	bl	114a4 <putc@plt>
   40c5c:	ldrb	r0, [r4, #1]!
   40c60:	cmp	r0, #0
   40c64:	bne	40c54 <__printf_chk@plt+0x2f594>
   40c68:	ldr	r6, [r5, #28]
   40c6c:	mov	r1, r6
   40c70:	mov	r0, #32
   40c74:	bl	114a4 <putc@plt>
   40c78:	ldr	r0, [fp]
   40c7c:	ldr	r3, [sp, #60]	; 0x3c
   40c80:	mul	r0, r0, r3
   40c84:	bl	51224 <__printf_chk@plt+0x3fb64>
   40c88:	ldr	r6, [r5, #28]
   40c8c:	mov	r4, r0
   40c90:	ldrb	r0, [r0]
   40c94:	cmp	r0, #0
   40c98:	beq	40cb4 <__printf_chk@plt+0x2f5f4>
   40c9c:	mov	r1, r6
   40ca0:	bl	114a4 <putc@plt>
   40ca4:	ldrb	r0, [r4, #1]!
   40ca8:	cmp	r0, #0
   40cac:	bne	40c9c <__printf_chk@plt+0x2f5dc>
   40cb0:	ldr	r6, [r5, #28]
   40cb4:	mov	r1, r6
   40cb8:	mov	r0, #10
   40cbc:	bl	114a4 <putc@plt>
   40cc0:	ldr	r3, [pc, #72]	; 40d10 <__printf_chk@plt+0x2f650>
   40cc4:	ldr	r2, [sp, #12]
   40cc8:	ldr	r3, [r3]
   40ccc:	cmp	r2, r3
   40cd0:	bne	40cec <__printf_chk@plt+0x2f62c>
   40cd4:	add	sp, sp, #20
   40cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40cdc:	str	r3, [r5, #344]	; 0x158
   40ce0:	b	40b4c <__printf_chk@plt+0x2f48c>
   40ce4:	str	r3, [r5, #344]	; 0x158
   40ce8:	b	40c0c <__printf_chk@plt+0x2f54c>
   40cec:	bl	1148c <__stack_chk_fail@plt>
   40cf0:	mov	r0, sp
   40cf4:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   40cf8:	bl	11498 <__cxa_end_cleanup@plt>
   40cfc:	mov	r0, sp
   40d00:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   40d04:	bl	11498 <__cxa_end_cleanup@plt>
   40d08:	andeq	sp, r7, r4, rrx
   40d0c:	andeq	sp, r7, r8, rrx
   40d10:	andeq	ip, r7, r0, lsl sp
   40d14:	andeq	r8, r5, r4, asr #14
   40d18:	ldr	r2, [r0, #24]
   40d1c:	cmp	r2, #0
   40d20:	beq	40d34 <__printf_chk@plt+0x2f674>
   40d24:	ldr	r3, [r0, #344]	; 0x158
   40d28:	cmp	r3, #0
   40d2c:	bxeq	lr
   40d30:	b	3dbbc <__printf_chk@plt+0x2c4fc>
   40d34:	str	r2, [r0, #344]	; 0x158
   40d38:	bx	lr
   40d3c:	ldr	r3, [r0, #24]
   40d40:	cmp	r3, #0
   40d44:	bxeq	lr
   40d48:	b	3fe80 <__printf_chk@plt+0x2e7c0>
   40d4c:	ldr	r3, [r0, #64]	; 0x40
   40d50:	cmp	r3, r1
   40d54:	bxeq	lr
   40d58:	ldr	r3, [r0, #24]
   40d5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   40d60:	cmp	r3, #0
   40d64:	mov	r4, r0
   40d68:	mov	r6, r1
   40d6c:	streq	r3, [r0, #344]	; 0x158
   40d70:	beq	40d84 <__printf_chk@plt+0x2f6c4>
   40d74:	ldr	r3, [r0, #344]	; 0x158
   40d78:	cmp	r3, #0
   40d7c:	beq	40d84 <__printf_chk@plt+0x2f6c4>
   40d80:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   40d84:	ldr	r7, [r6, #4]
   40d88:	ldr	r3, [r4, #84]	; 0x54
   40d8c:	ldr	r8, [r6]
   40d90:	cmp	r3, r7
   40d94:	bgt	40ff0 <__printf_chk@plt+0x2f930>
   40d98:	ldr	sl, [r4, #28]
   40d9c:	ldr	r9, [pc, #804]	; 410c8 <__printf_chk@plt+0x2fa08>
   40da0:	mov	r5, #32
   40da4:	mov	r0, #120	; 0x78
   40da8:	b	40db4 <__printf_chk@plt+0x2f6f4>
   40dac:	mov	r0, r5
   40db0:	ldrb	r5, [r9, #1]!
   40db4:	mov	r1, sl
   40db8:	bl	114a4 <putc@plt>
   40dbc:	cmp	r5, #0
   40dc0:	bne	40dac <__printf_chk@plt+0x2f6ec>
   40dc4:	mov	r0, r7
   40dc8:	bl	51224 <__printf_chk@plt+0x3fb64>
   40dcc:	ldr	r9, [r4, #28]
   40dd0:	mov	r5, r0
   40dd4:	ldrb	r0, [r0]
   40dd8:	cmp	r0, #0
   40ddc:	beq	40df8 <__printf_chk@plt+0x2f738>
   40de0:	mov	r1, r9
   40de4:	bl	114a4 <putc@plt>
   40de8:	ldrb	r0, [r5, #1]!
   40dec:	cmp	r0, #0
   40df0:	bne	40de0 <__printf_chk@plt+0x2f720>
   40df4:	ldr	r9, [r4, #28]
   40df8:	mov	r1, r9
   40dfc:	mov	r0, #32
   40e00:	bl	114a4 <putc@plt>
   40e04:	ldrb	r0, [r8]
   40e08:	ldr	r9, [r4, #28]
   40e0c:	cmp	r0, #0
   40e10:	beq	40e30 <__printf_chk@plt+0x2f770>
   40e14:	mov	r5, r8
   40e18:	mov	r1, r9
   40e1c:	bl	114a4 <putc@plt>
   40e20:	ldrb	r0, [r5, #1]!
   40e24:	cmp	r0, #0
   40e28:	bne	40e18 <__printf_chk@plt+0x2f758>
   40e2c:	ldr	r9, [r4, #28]
   40e30:	mov	r1, r9
   40e34:	mov	r0, #10
   40e38:	bl	114a4 <putc@plt>
   40e3c:	ldr	sl, [r4, #84]	; 0x54
   40e40:	cmp	sl, r7
   40e44:	bgt	40eac <__printf_chk@plt+0x2f7ec>
   40e48:	add	r3, sl, sl, lsl #1
   40e4c:	ldr	r9, [r4, #80]	; 0x50
   40e50:	add	r3, r3, r3, lsr #31
   40e54:	asr	r5, r3, #1
   40e58:	cmp	r5, r7
   40e5c:	addle	r5, r7, #10
   40e60:	cmn	r5, #-536870910	; 0xe0000002
   40e64:	lslls	r0, r5, #2
   40e68:	mvnhi	r0, #0
   40e6c:	str	r5, [r4, #84]	; 0x54
   40e70:	bl	113d8 <_Znaj@plt>
   40e74:	subs	r3, r5, #1
   40e78:	movpl	r1, #0
   40e7c:	movpl	r2, r0
   40e80:	bmi	40e94 <__printf_chk@plt+0x2f7d4>
   40e84:	sub	r3, r3, #1
   40e88:	cmn	r3, #1
   40e8c:	str	r1, [r2], #4
   40e90:	bne	40e84 <__printf_chk@plt+0x2f7c4>
   40e94:	str	r0, [r4, #80]	; 0x50
   40e98:	lsl	r2, sl, #2
   40e9c:	mov	r1, r9
   40ea0:	bl	1157c <memcpy@plt>
   40ea4:	mov	r0, r9
   40ea8:	bl	114f8 <_ZdaPv@plt>
   40eac:	ldr	r3, [r4, #80]	; 0x50
   40eb0:	str	r8, [r3, r7, lsl #2]
   40eb4:	ldr	r3, [r4, #76]	; 0x4c
   40eb8:	cmp	r3, r7
   40ebc:	bne	4100c <__printf_chk@plt+0x2f94c>
   40ec0:	ldr	r0, [r6, #8]
   40ec4:	bl	4d7c0 <__printf_chk@plt+0x3c100>
   40ec8:	subs	r1, r0, #0
   40ecc:	ldreq	r8, [r6, #12]
   40ed0:	bne	410b4 <__printf_chk@plt+0x2f9f4>
   40ed4:	ldr	r3, [r4, #52]	; 0x34
   40ed8:	cmp	r3, r8
   40edc:	bne	41060 <__printf_chk@plt+0x2f9a0>
   40ee0:	ldr	r8, [r6, #44]	; 0x2c
   40ee4:	ldr	r3, [r4, #56]	; 0x38
   40ee8:	cmp	r3, r8
   40eec:	beq	40f60 <__printf_chk@plt+0x2f8a0>
   40ef0:	ldr	r9, [r4, #28]
   40ef4:	ldr	r7, [pc, #464]	; 410cc <__printf_chk@plt+0x2fa0c>
   40ef8:	mov	r5, #32
   40efc:	mov	r0, #120	; 0x78
   40f00:	b	40f0c <__printf_chk@plt+0x2f84c>
   40f04:	mov	r0, r5
   40f08:	ldrb	r5, [r7, #1]!
   40f0c:	mov	r1, r9
   40f10:	bl	114a4 <putc@plt>
   40f14:	cmp	r5, #0
   40f18:	bne	40f04 <__printf_chk@plt+0x2f844>
   40f1c:	mov	r0, r8
   40f20:	bl	51224 <__printf_chk@plt+0x3fb64>
   40f24:	ldr	r7, [r4, #28]
   40f28:	mov	r5, r0
   40f2c:	ldrb	r0, [r0]
   40f30:	cmp	r0, #0
   40f34:	beq	40f50 <__printf_chk@plt+0x2f890>
   40f38:	mov	r1, r7
   40f3c:	bl	114a4 <putc@plt>
   40f40:	ldrb	r0, [r5, #1]!
   40f44:	cmp	r0, #0
   40f48:	bne	40f38 <__printf_chk@plt+0x2f878>
   40f4c:	ldr	r7, [r4, #28]
   40f50:	mov	r1, r7
   40f54:	mov	r0, #10
   40f58:	bl	114a4 <putc@plt>
   40f5c:	str	r8, [r4, #56]	; 0x38
   40f60:	ldr	r8, [r6, #40]	; 0x28
   40f64:	ldr	r3, [r4, #60]	; 0x3c
   40f68:	cmp	r3, r8
   40f6c:	beq	40fe8 <__printf_chk@plt+0x2f928>
   40f70:	ldr	r9, [r4, #28]
   40f74:	ldr	r7, [pc, #340]	; 410d0 <__printf_chk@plt+0x2fa10>
   40f78:	mov	r5, #32
   40f7c:	mov	r0, #120	; 0x78
   40f80:	b	40f8c <__printf_chk@plt+0x2f8cc>
   40f84:	mov	r0, r5
   40f88:	ldrb	r5, [r7, #1]!
   40f8c:	mov	r1, r9
   40f90:	bl	114a4 <putc@plt>
   40f94:	cmp	r5, #0
   40f98:	bne	40f84 <__printf_chk@plt+0x2f8c4>
   40f9c:	cmp	r8, #0
   40fa0:	movne	r0, r8
   40fa4:	ldreq	r0, [r4, #52]	; 0x34
   40fa8:	bl	51224 <__printf_chk@plt+0x3fb64>
   40fac:	ldr	r7, [r4, #28]
   40fb0:	mov	r5, r0
   40fb4:	ldrb	r0, [r0]
   40fb8:	cmp	r0, #0
   40fbc:	beq	40fd8 <__printf_chk@plt+0x2f918>
   40fc0:	mov	r1, r7
   40fc4:	bl	114a4 <putc@plt>
   40fc8:	ldrb	r0, [r5, #1]!
   40fcc:	cmp	r0, #0
   40fd0:	bne	40fc0 <__printf_chk@plt+0x2f900>
   40fd4:	ldr	r7, [r4, #28]
   40fd8:	mov	r1, r7
   40fdc:	mov	r0, #10
   40fe0:	bl	114a4 <putc@plt>
   40fe4:	str	r8, [r4, #60]	; 0x3c
   40fe8:	str	r6, [r4, #64]	; 0x40
   40fec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40ff0:	ldr	r3, [r4, #80]	; 0x50
   40ff4:	ldr	r3, [r3, r7, lsl #2]
   40ff8:	cmp	r8, r3
   40ffc:	bne	40d98 <__printf_chk@plt+0x2f6d8>
   41000:	ldr	r3, [r4, #76]	; 0x4c
   41004:	cmp	r3, r7
   41008:	beq	40ec0 <__printf_chk@plt+0x2f800>
   4100c:	ldr	r1, [r4, #28]
   41010:	mov	r0, #102	; 0x66
   41014:	bl	114a4 <putc@plt>
   41018:	mov	r0, r7
   4101c:	bl	51224 <__printf_chk@plt+0x3fb64>
   41020:	ldr	r8, [r4, #28]
   41024:	mov	r5, r0
   41028:	ldrb	r0, [r0]
   4102c:	cmp	r0, #0
   41030:	beq	4104c <__printf_chk@plt+0x2f98c>
   41034:	mov	r1, r8
   41038:	bl	114a4 <putc@plt>
   4103c:	ldrb	r0, [r5, #1]!
   41040:	cmp	r0, #0
   41044:	bne	41034 <__printf_chk@plt+0x2f974>
   41048:	ldr	r8, [r4, #28]
   4104c:	mov	r1, r8
   41050:	mov	r0, #10
   41054:	bl	114a4 <putc@plt>
   41058:	str	r7, [r4, #76]	; 0x4c
   4105c:	b	40ec0 <__printf_chk@plt+0x2f800>
   41060:	ldr	r1, [r4, #28]
   41064:	mov	r0, #115	; 0x73
   41068:	bl	114a4 <putc@plt>
   4106c:	mov	r0, r8
   41070:	bl	51224 <__printf_chk@plt+0x3fb64>
   41074:	ldr	r7, [r4, #28]
   41078:	mov	r5, r0
   4107c:	ldrb	r0, [r0]
   41080:	cmp	r0, #0
   41084:	beq	410a0 <__printf_chk@plt+0x2f9e0>
   41088:	mov	r1, r7
   4108c:	bl	114a4 <putc@plt>
   41090:	ldrb	r0, [r5, #1]!
   41094:	cmp	r0, #0
   41098:	bne	41088 <__printf_chk@plt+0x2f9c8>
   4109c:	ldr	r7, [r4, #28]
   410a0:	mov	r1, r7
   410a4:	mov	r0, #10
   410a8:	bl	114a4 <putc@plt>
   410ac:	str	r8, [r4, #52]	; 0x34
   410b0:	b	40ee0 <__printf_chk@plt+0x2f820>
   410b4:	mov	r2, #1000	; 0x3e8
   410b8:	ldr	r0, [r6, #12]
   410bc:	bl	48c40 <__printf_chk@plt+0x37580>
   410c0:	mov	r8, r0
   410c4:	b	40ed4 <__printf_chk@plt+0x2f814>
   410c8:	andeq	fp, r5, r9, asr #23
   410cc:	ldrdeq	fp, [r5], -r1
   410d0:	ldrdeq	fp, [r5], -sp
   410d4:	push	{r4, r5, r6, r7, r8, lr}
   410d8:	subs	r7, r1, #0
   410dc:	popeq	{r4, r5, r6, r7, r8, pc}
   410e0:	ldr	r2, [r0, #68]	; 0x44
   410e4:	mov	r8, r0
   410e8:	cmp	r2, r7
   410ec:	popeq	{r4, r5, r6, r7, r8, pc}
   410f0:	ldr	r2, [pc, #112]	; 41168 <__printf_chk@plt+0x2faa8>
   410f4:	str	r7, [r0, #68]	; 0x44
   410f8:	ldr	r2, [r2]
   410fc:	cmp	r2, #0
   41100:	popeq	{r4, r5, r6, r7, r8, pc}
   41104:	ldr	r3, [r0, #24]
   41108:	cmp	r3, #0
   4110c:	streq	r3, [r0, #344]	; 0x158
   41110:	beq	41124 <__printf_chk@plt+0x2fa64>
   41114:	ldr	r3, [r0, #344]	; 0x158
   41118:	cmp	r3, #0
   4111c:	beq	41124 <__printf_chk@plt+0x2fa64>
   41120:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41124:	mov	r0, r8
   41128:	bl	40610 <__printf_chk@plt+0x2ef50>
   4112c:	ldr	r5, [pc, #56]	; 4116c <__printf_chk@plt+0x2faac>
   41130:	ldr	r6, [r8, #28]
   41134:	mov	r4, #70	; 0x46
   41138:	mov	r0, #68	; 0x44
   4113c:	b	41148 <__printf_chk@plt+0x2fa88>
   41140:	mov	r0, r4
   41144:	ldrb	r4, [r5, #1]!
   41148:	mov	r1, r6
   4114c:	bl	114a4 <putc@plt>
   41150:	cmp	r4, #0
   41154:	bne	41140 <__printf_chk@plt+0x2fa80>
   41158:	mov	r1, r7
   4115c:	mov	r0, r8
   41160:	pop	{r4, r5, r6, r7, r8, lr}
   41164:	b	3d7e8 <__printf_chk@plt+0x2c128>
   41168:	andeq	sp, r7, ip, lsr r0
   4116c:	muleq	r6, sp, r9
   41170:	push	{r4, r5, r6, lr}
   41174:	mov	r5, r0
   41178:	mov	r4, r1
   4117c:	mov	r0, r1
   41180:	ldr	r1, [r5, #36]	; 0x24
   41184:	bl	410d4 <__printf_chk@plt+0x2fa14>
   41188:	ldr	r1, [pc, #20]	; 411a4 <__printf_chk@plt+0x2fae4>
   4118c:	ldr	r3, [r5, #28]
   41190:	ldr	r2, [r4, #32]
   41194:	ldr	r1, [r1]
   41198:	mla	r3, r1, r3, r2
   4119c:	str	r3, [r4, #32]
   411a0:	pop	{r4, r5, r6, pc}
   411a4:	andeq	sp, r7, r8, rrx
   411a8:	push	{r4, r5, r6, lr}
   411ac:	mov	r5, r0
   411b0:	mov	r4, r1
   411b4:	mov	r0, r1
   411b8:	ldr	r1, [r5, #36]	; 0x24
   411bc:	bl	410d4 <__printf_chk@plt+0x2fa14>
   411c0:	ldr	r1, [pc, #20]	; 411dc <__printf_chk@plt+0x2fb1c>
   411c4:	ldr	r3, [r5, #28]
   411c8:	ldr	r2, [r4, #32]
   411cc:	ldr	r1, [r1]
   411d0:	mla	r3, r1, r3, r2
   411d4:	str	r3, [r4, #32]
   411d8:	pop	{r4, r5, r6, pc}
   411dc:	andeq	sp, r7, r8, rrx
   411e0:	push	{r4, r5, r6, lr}
   411e4:	mov	r5, r0
   411e8:	mov	r4, r1
   411ec:	mov	r0, r1
   411f0:	ldr	r1, [r5, #32]
   411f4:	bl	410d4 <__printf_chk@plt+0x2fa14>
   411f8:	ldr	r1, [pc, #20]	; 41214 <__printf_chk@plt+0x2fb54>
   411fc:	ldr	r3, [r5, #28]
   41200:	ldr	r2, [r4, #36]	; 0x24
   41204:	ldr	r1, [r1]
   41208:	mla	r3, r1, r3, r2
   4120c:	str	r3, [r4, #36]	; 0x24
   41210:	pop	{r4, r5, r6, pc}
   41214:	andeq	sp, r7, r4, rrx
   41218:	push	{r4, r5, r6, r7, r8, lr}
   4121c:	mov	r5, r0
   41220:	mov	r4, r1
   41224:	mov	r0, r1
   41228:	ldr	r1, [r5, #36]	; 0x24
   4122c:	bl	410d4 <__printf_chk@plt+0x2fa14>
   41230:	ldr	r3, [pc, #176]	; 412e8 <__printf_chk@plt+0x2fc28>
   41234:	ldr	r3, [r3]
   41238:	cmp	r3, #0
   4123c:	bne	4125c <__printf_chk@plt+0x2fb9c>
   41240:	ldr	r7, [pc, #164]	; 412ec <__printf_chk@plt+0x2fc2c>
   41244:	ldr	r3, [r5, #28]
   41248:	ldr	r1, [r7]
   4124c:	ldr	r2, [r4, #32]
   41250:	mla	r3, r1, r3, r2
   41254:	str	r3, [r4, #32]
   41258:	pop	{r4, r5, r6, r7, r8, pc}
   4125c:	ldr	r3, [r4, #24]
   41260:	cmp	r3, #0
   41264:	streq	r3, [r4, #344]	; 0x158
   41268:	beq	41280 <__printf_chk@plt+0x2fbc0>
   4126c:	ldr	r3, [r4, #344]	; 0x158
   41270:	cmp	r3, #0
   41274:	beq	41280 <__printf_chk@plt+0x2fbc0>
   41278:	mov	r0, r4
   4127c:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41280:	ldr	r7, [pc, #100]	; 412ec <__printf_chk@plt+0x2fc2c>
   41284:	mov	r0, r4
   41288:	bl	40610 <__printf_chk@plt+0x2ef50>
   4128c:	ldr	r1, [r4, #28]
   41290:	mov	r0, #78	; 0x4e
   41294:	bl	114a4 <putc@plt>
   41298:	ldr	r0, [r7]
   4129c:	ldr	r3, [r5, #28]
   412a0:	mul	r0, r0, r3
   412a4:	rsb	r0, r0, #0
   412a8:	bl	51224 <__printf_chk@plt+0x3fb64>
   412ac:	ldr	r8, [r4, #28]
   412b0:	mov	r6, r0
   412b4:	ldrb	r0, [r0]
   412b8:	cmp	r0, #0
   412bc:	beq	412d8 <__printf_chk@plt+0x2fc18>
   412c0:	mov	r1, r8
   412c4:	bl	114a4 <putc@plt>
   412c8:	ldrb	r0, [r6, #1]!
   412cc:	cmp	r0, #0
   412d0:	bne	412c0 <__printf_chk@plt+0x2fc00>
   412d4:	ldr	r8, [r4, #28]
   412d8:	mov	r1, r8
   412dc:	mov	r0, #10
   412e0:	bl	114a4 <putc@plt>
   412e4:	b	41244 <__printf_chk@plt+0x2fb84>
   412e8:	andeq	r3, r8, r4, asr #17
   412ec:	andeq	sp, r7, r8, rrx
   412f0:	push	{r4, r5, r6, r7, r8, lr}
   412f4:	mov	r5, r0
   412f8:	mov	r4, r1
   412fc:	mov	r0, r1
   41300:	ldr	r1, [r5, #36]	; 0x24
   41304:	bl	410d4 <__printf_chk@plt+0x2fa14>
   41308:	ldr	r3, [pc, #176]	; 413c0 <__printf_chk@plt+0x2fd00>
   4130c:	ldr	r3, [r3]
   41310:	cmp	r3, #0
   41314:	bne	41334 <__printf_chk@plt+0x2fc74>
   41318:	ldr	r7, [pc, #164]	; 413c4 <__printf_chk@plt+0x2fd04>
   4131c:	ldr	r3, [r5, #28]
   41320:	ldr	r1, [r7]
   41324:	ldr	r2, [r4, #32]
   41328:	mla	r3, r1, r3, r2
   4132c:	str	r3, [r4, #32]
   41330:	pop	{r4, r5, r6, r7, r8, pc}
   41334:	ldr	r3, [r4, #24]
   41338:	cmp	r3, #0
   4133c:	streq	r3, [r4, #344]	; 0x158
   41340:	beq	41358 <__printf_chk@plt+0x2fc98>
   41344:	ldr	r3, [r4, #344]	; 0x158
   41348:	cmp	r3, #0
   4134c:	beq	41358 <__printf_chk@plt+0x2fc98>
   41350:	mov	r0, r4
   41354:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41358:	ldr	r7, [pc, #100]	; 413c4 <__printf_chk@plt+0x2fd04>
   4135c:	mov	r0, r4
   41360:	bl	40610 <__printf_chk@plt+0x2ef50>
   41364:	ldr	r1, [r4, #28]
   41368:	mov	r0, #78	; 0x4e
   4136c:	bl	114a4 <putc@plt>
   41370:	ldr	r0, [r7]
   41374:	ldr	r3, [r5, #28]
   41378:	mul	r0, r0, r3
   4137c:	rsb	r0, r0, #0
   41380:	bl	51224 <__printf_chk@plt+0x3fb64>
   41384:	ldr	r8, [r4, #28]
   41388:	mov	r6, r0
   4138c:	ldrb	r0, [r0]
   41390:	cmp	r0, #0
   41394:	beq	413b0 <__printf_chk@plt+0x2fcf0>
   41398:	mov	r1, r8
   4139c:	bl	114a4 <putc@plt>
   413a0:	ldrb	r0, [r6, #1]!
   413a4:	cmp	r0, #0
   413a8:	bne	41398 <__printf_chk@plt+0x2fcd8>
   413ac:	ldr	r8, [r4, #28]
   413b0:	mov	r1, r8
   413b4:	mov	r0, #10
   413b8:	bl	114a4 <putc@plt>
   413bc:	b	4131c <__printf_chk@plt+0x2fc5c>
   413c0:	andeq	r3, r8, r4, asr #17
   413c4:	andeq	sp, r7, r8, rrx
   413c8:	push	{r4, r5, r6, lr}
   413cc:	mov	r5, r0
   413d0:	mov	r4, r1
   413d4:	mov	r0, r1
   413d8:	ldr	r1, [r5, #36]	; 0x24
   413dc:	bl	410d4 <__printf_chk@plt+0x2fa14>
   413e0:	ldr	r3, [r4, #24]
   413e4:	cmp	r3, #0
   413e8:	streq	r3, [r4, #344]	; 0x158
   413ec:	beq	41410 <__printf_chk@plt+0x2fd50>
   413f0:	ldr	r3, [r4, #344]	; 0x158
   413f4:	cmp	r3, #0
   413f8:	beq	4142c <__printf_chk@plt+0x2fd6c>
   413fc:	mov	r0, r4
   41400:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41404:	ldr	r3, [r4, #24]
   41408:	cmp	r3, #0
   4140c:	bne	4142c <__printf_chk@plt+0x2fd6c>
   41410:	ldr	r1, [pc, #36]	; 4143c <__printf_chk@plt+0x2fd7c>
   41414:	ldr	r3, [r5, #28]
   41418:	ldr	r2, [r4, #32]
   4141c:	ldr	r1, [r1]
   41420:	mla	r3, r1, r3, r2
   41424:	str	r3, [r4, #32]
   41428:	pop	{r4, r5, r6, pc}
   4142c:	ldr	r1, [r4, #28]
   41430:	mov	r0, #119	; 0x77
   41434:	bl	114a4 <putc@plt>
   41438:	b	41410 <__printf_chk@plt+0x2fd50>
   4143c:	andeq	sp, r7, r8, rrx
   41440:	push	{r4, r5, r6, lr}
   41444:	subs	r5, r1, #0
   41448:	popeq	{r4, r5, r6, pc}
   4144c:	ldr	r2, [r0, #72]	; 0x48
   41450:	mov	r4, r0
   41454:	cmp	r2, r5
   41458:	popeq	{r4, r5, r6, pc}
   4145c:	ldr	r2, [pc, #80]	; 414b4 <__printf_chk@plt+0x2fdf4>
   41460:	str	r5, [r0, #72]	; 0x48
   41464:	ldr	r2, [r2]
   41468:	cmp	r2, #0
   4146c:	popeq	{r4, r5, r6, pc}
   41470:	ldr	r3, [r0, #24]
   41474:	cmp	r3, #0
   41478:	streq	r3, [r0, #344]	; 0x158
   4147c:	beq	41490 <__printf_chk@plt+0x2fdd0>
   41480:	ldr	r3, [r0, #344]	; 0x158
   41484:	cmp	r3, #0
   41488:	beq	41490 <__printf_chk@plt+0x2fdd0>
   4148c:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41490:	mov	r0, r4
   41494:	bl	40610 <__printf_chk@plt+0x2ef50>
   41498:	ldr	r1, [r4, #28]
   4149c:	mov	r0, #109	; 0x6d
   414a0:	bl	114a4 <putc@plt>
   414a4:	mov	r1, r5
   414a8:	mov	r0, r4
   414ac:	pop	{r4, r5, r6, lr}
   414b0:	b	3d7e8 <__printf_chk@plt+0x2c128>
   414b4:	andeq	sp, r7, ip, lsr r0
   414b8:	push	{r4, r5, r6, r7, r8, lr}
   414bc:	mov	r4, r0
   414c0:	mov	r7, r2
   414c4:	mov	r6, r3
   414c8:	ldr	r5, [sp, #24]
   414cc:	bl	40d4c <__printf_chk@plt+0x2f68c>
   414d0:	mov	r1, r7
   414d4:	mov	r0, r4
   414d8:	bl	41440 <__printf_chk@plt+0x2fd80>
   414dc:	mov	r1, r6
   414e0:	mov	r0, r4
   414e4:	bl	410d4 <__printf_chk@plt+0x2fa14>
   414e8:	ldr	r3, [r4, #24]
   414ec:	cmp	r3, #0
   414f0:	streq	r3, [r4, #344]	; 0x158
   414f4:	beq	4150c <__printf_chk@plt+0x2fe4c>
   414f8:	ldr	r3, [r4, #344]	; 0x158
   414fc:	cmp	r3, #0
   41500:	beq	4150c <__printf_chk@plt+0x2fe4c>
   41504:	mov	r0, r4
   41508:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   4150c:	mov	r0, r4
   41510:	bl	40610 <__printf_chk@plt+0x2ef50>
   41514:	cmp	r5, #0
   41518:	popne	{r4, r5, r6, r7, r8, pc}
   4151c:	ldr	r5, [pc, #36]	; 41548 <__printf_chk@plt+0x2fe88>
   41520:	ldr	r6, [r4, #28]
   41524:	mov	r0, #120	; 0x78
   41528:	mov	r4, #32
   4152c:	mov	r1, r6
   41530:	bl	114a4 <putc@plt>
   41534:	cmp	r4, #0
   41538:	popeq	{r4, r5, r6, r7, r8, pc}
   4153c:	mov	r0, r4
   41540:	ldrb	r4, [r5, #1]!
   41544:	b	4152c <__printf_chk@plt+0x2fe6c>
   41548:	andeq	r9, r5, r1, lsr r2
   4154c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41550:	sub	sp, sp, #12
   41554:	ldr	r7, [pc, #1068]	; 41988 <__printf_chk@plt+0x302c8>
   41558:	ldr	r5, [sp, #56]	; 0x38
   4155c:	ldr	lr, [r0, #24]
   41560:	ldr	ip, [r7]
   41564:	cmp	lr, #0
   41568:	mov	r4, r0
   4156c:	mul	r5, ip, r5
   41570:	bne	41594 <__printf_chk@plt+0x2fed4>
   41574:	ldr	r3, [sp, #52]	; 0x34
   41578:	str	lr, [r0, #344]	; 0x158
   4157c:	mla	r5, ip, r3, r5
   41580:	ldr	ip, [r0, #32]
   41584:	add	r5, ip, r5
   41588:	str	r5, [r0, #32]
   4158c:	add	sp, sp, #12
   41590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41594:	mov	r6, r1
   41598:	mov	r1, r2
   4159c:	mov	r9, r3
   415a0:	mov	r8, r2
   415a4:	bl	40d4c <__printf_chk@plt+0x2f68c>
   415a8:	ldrb	sl, [r6, #24]
   415ac:	cmp	sl, #0
   415b0:	beq	41724 <__printf_chk@plt+0x30064>
   415b4:	ldr	r3, [pc, #976]	; 4198c <__printf_chk@plt+0x302cc>
   415b8:	ldr	r3, [r3]
   415bc:	cmp	r3, #0
   415c0:	beq	4167c <__printf_chk@plt+0x2ffbc>
   415c4:	ldr	r3, [r4, #344]	; 0x158
   415c8:	cmp	r3, #0
   415cc:	ble	415e0 <__printf_chk@plt+0x2ff20>
   415d0:	ldr	r1, [r4, #32]
   415d4:	ldr	r2, [r4, #44]	; 0x2c
   415d8:	cmp	r1, r2
   415dc:	beq	418e8 <__printf_chk@plt+0x30228>
   415e0:	mov	r1, r9
   415e4:	mov	r0, r4
   415e8:	bl	41440 <__printf_chk@plt+0x2fd80>
   415ec:	ldr	r1, [sp, #48]	; 0x30
   415f0:	mov	r0, r4
   415f4:	bl	410d4 <__printf_chk@plt+0x2fa14>
   415f8:	ldr	r3, [r4, #24]
   415fc:	cmp	r3, #0
   41600:	streq	r3, [r4, #344]	; 0x158
   41604:	beq	4161c <__printf_chk@plt+0x2ff5c>
   41608:	ldr	r3, [r4, #344]	; 0x158
   4160c:	cmp	r3, #0
   41610:	beq	4161c <__printf_chk@plt+0x2ff5c>
   41614:	mov	r0, r4
   41618:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   4161c:	mov	r0, r4
   41620:	bl	40610 <__printf_chk@plt+0x2ef50>
   41624:	ldr	r3, [r4, #24]
   41628:	cmp	r3, #0
   4162c:	beq	41640 <__printf_chk@plt+0x2ff80>
   41630:	mov	r2, r6
   41634:	mov	r1, r8
   41638:	mov	r0, r4
   4163c:	bl	3fe80 <__printf_chk@plt+0x2e7c0>
   41640:	ldr	r2, [r4, #344]	; 0x158
   41644:	ldr	r3, [r7]
   41648:	ldr	r0, [sp, #52]	; 0x34
   4164c:	add	r1, r4, r2
   41650:	add	r2, r2, #1
   41654:	mla	r3, r3, r0, r5
   41658:	str	r2, [r4, #344]	; 0x158
   4165c:	strb	sl, [r1, #88]	; 0x58
   41660:	ldr	r2, [r4, #44]	; 0x2c
   41664:	str	r5, [r4, #348]	; 0x15c
   41668:	add	r3, r3, r2
   4166c:	str	r3, [r4, #44]	; 0x2c
   41670:	str	r3, [r4, #32]
   41674:	add	sp, sp, #12
   41678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4167c:	ldr	r2, [r4, #24]
   41680:	ldr	r3, [r4, #32]
   41684:	cmp	r2, #0
   41688:	ldr	fp, [r4, #44]	; 0x2c
   4168c:	beq	416a8 <__printf_chk@plt+0x2ffe8>
   41690:	mov	r2, r6
   41694:	mov	r1, r8
   41698:	mov	r0, r4
   4169c:	str	r3, [sp, #4]
   416a0:	bl	3fe80 <__printf_chk@plt+0x2e7c0>
   416a4:	ldr	r3, [sp, #4]
   416a8:	ldr	r1, [r4, #36]	; 0x24
   416ac:	ldr	r2, [r4, #40]	; 0x28
   416b0:	cmp	r1, r2
   416b4:	bne	416cc <__printf_chk@plt+0x3000c>
   416b8:	cmp	r9, #0
   416bc:	beq	41860 <__printf_chk@plt+0x301a0>
   416c0:	ldr	r2, [r4, #72]	; 0x48
   416c4:	cmp	r2, r9
   416c8:	beq	41860 <__printf_chk@plt+0x301a0>
   416cc:	mov	r1, r9
   416d0:	mov	r0, r4
   416d4:	bl	41440 <__printf_chk@plt+0x2fd80>
   416d8:	ldr	r1, [sp, #48]	; 0x30
   416dc:	mov	r0, r4
   416e0:	bl	410d4 <__printf_chk@plt+0x2fa14>
   416e4:	mov	r0, r4
   416e8:	bl	40610 <__printf_chk@plt+0x2ef50>
   416ec:	ldr	r1, [r4, #28]
   416f0:	mov	r0, #99	; 0x63
   416f4:	bl	114a4 <putc@plt>
   416f8:	mov	r0, sl
   416fc:	ldr	r1, [r4, #28]
   41700:	bl	114a4 <putc@plt>
   41704:	ldr	r3, [r4, #32]
   41708:	ldr	r2, [r7]
   4170c:	ldr	r1, [sp, #52]	; 0x34
   41710:	mla	r5, r2, r1, r5
   41714:	add	r5, r5, r3
   41718:	str	r5, [r4, #32]
   4171c:	add	sp, sp, #12
   41720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41724:	mov	r1, r9
   41728:	mov	r0, r4
   4172c:	bl	41440 <__printf_chk@plt+0x2fd80>
   41730:	ldr	r1, [sp, #48]	; 0x30
   41734:	mov	r0, r4
   41738:	bl	410d4 <__printf_chk@plt+0x2fa14>
   4173c:	ldr	r3, [r4, #24]
   41740:	cmp	r3, #0
   41744:	streq	r3, [r4, #344]	; 0x158
   41748:	beq	41760 <__printf_chk@plt+0x300a0>
   4174c:	ldr	r3, [r4, #344]	; 0x158
   41750:	cmp	r3, #0
   41754:	beq	41760 <__printf_chk@plt+0x300a0>
   41758:	mov	r0, r4
   4175c:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41760:	mov	r0, r4
   41764:	bl	40610 <__printf_chk@plt+0x2ef50>
   41768:	ldr	r3, [r4, #24]
   4176c:	cmp	r3, #0
   41770:	beq	41784 <__printf_chk@plt+0x300c4>
   41774:	mov	r1, r8
   41778:	mov	r2, r6
   4177c:	mov	r0, r4
   41780:	bl	3fe80 <__printf_chk@plt+0x2e7c0>
   41784:	ldr	r3, [r6, #4]
   41788:	ldr	r1, [r4, #28]
   4178c:	cmp	r3, #0
   41790:	blt	41800 <__printf_chk@plt+0x30140>
   41794:	mov	r0, #78	; 0x4e
   41798:	bl	114a4 <putc@plt>
   4179c:	mov	r0, r6
   417a0:	bl	2a1ec <__printf_chk@plt+0x18b2c>
   417a4:	bl	51224 <__printf_chk@plt+0x3fb64>
   417a8:	ldr	r8, [r4, #28]
   417ac:	mov	r6, r0
   417b0:	ldrb	r0, [r0]
   417b4:	cmp	r0, #0
   417b8:	beq	417d4 <__printf_chk@plt+0x30114>
   417bc:	mov	r1, r8
   417c0:	bl	114a4 <putc@plt>
   417c4:	ldrb	r0, [r6, #1]!
   417c8:	cmp	r0, #0
   417cc:	bne	417bc <__printf_chk@plt+0x300fc>
   417d0:	ldr	r8, [r4, #28]
   417d4:	mov	r1, r8
   417d8:	mov	r0, #10
   417dc:	bl	114a4 <putc@plt>
   417e0:	ldr	r2, [r7]
   417e4:	ldr	r1, [sp, #52]	; 0x34
   417e8:	ldr	r3, [r4, #32]
   417ec:	mla	r5, r2, r1, r5
   417f0:	add	r5, r3, r5
   417f4:	str	r5, [r4, #32]
   417f8:	add	sp, sp, #12
   417fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41800:	mov	r0, #67	; 0x43
   41804:	bl	114a4 <putc@plt>
   41808:	ldr	r6, [r6, #60]	; 0x3c
   4180c:	ldrb	r3, [r6, #1]
   41810:	cmp	r3, #0
   41814:	beq	41840 <__printf_chk@plt+0x30180>
   41818:	ldrb	r0, [r6]
   4181c:	ldr	r8, [r4, #28]
   41820:	cmp	r0, #0
   41824:	beq	417d4 <__printf_chk@plt+0x30114>
   41828:	mov	r1, r8
   4182c:	bl	114a4 <putc@plt>
   41830:	ldrb	r0, [r6, #1]!
   41834:	cmp	r0, #0
   41838:	bne	41828 <__printf_chk@plt+0x30168>
   4183c:	b	417d0 <__printf_chk@plt+0x30110>
   41840:	ldr	r1, [r4, #28]
   41844:	mov	r0, #92	; 0x5c
   41848:	bl	114a4 <putc@plt>
   4184c:	ldrb	r0, [r6]
   41850:	ldr	r1, [r4, #28]
   41854:	bl	114a4 <putc@plt>
   41858:	ldr	r8, [r4, #28]
   4185c:	b	417d4 <__printf_chk@plt+0x30114>
   41860:	ldr	r2, [sp, #48]	; 0x30
   41864:	cmp	r2, #0
   41868:	beq	4187c <__printf_chk@plt+0x301bc>
   4186c:	ldr	r2, [r4, #68]	; 0x44
   41870:	ldr	r1, [sp, #48]	; 0x30
   41874:	cmp	r2, r1
   41878:	bne	416cc <__printf_chk@plt+0x3000c>
   4187c:	sub	fp, r3, fp
   41880:	sub	r3, fp, #1
   41884:	cmp	r3, #98	; 0x62
   41888:	bhi	416cc <__printf_chk@plt+0x3000c>
   4188c:	ldr	r3, [r4, #48]	; 0x30
   41890:	cmp	r3, #0
   41894:	bne	416cc <__printf_chk@plt+0x3000c>
   41898:	ldr	r3, [pc, #240]	; 41990 <__printf_chk@plt+0x302d0>
   4189c:	asr	r6, fp, #31
   418a0:	ldr	r1, [r4, #28]
   418a4:	smull	r2, r3, r3, fp
   418a8:	rsb	r6, r6, r3, asr #2
   418ac:	add	r0, r6, #48	; 0x30
   418b0:	add	r6, r6, r6, lsl #2
   418b4:	uxtb	r0, r0
   418b8:	sub	fp, fp, r6, lsl #1
   418bc:	bl	114a4 <putc@plt>
   418c0:	add	r0, fp, #48	; 0x30
   418c4:	ldr	r1, [r4, #28]
   418c8:	uxtb	r0, r0
   418cc:	bl	114a4 <putc@plt>
   418d0:	mov	r0, sl
   418d4:	ldr	r1, [r4, #28]
   418d8:	bl	114a4 <putc@plt>
   418dc:	ldr	r3, [r4, #32]
   418e0:	str	r3, [r4, #44]	; 0x2c
   418e4:	b	41708 <__printf_chk@plt+0x30048>
   418e8:	ldr	r1, [r4, #36]	; 0x24
   418ec:	ldr	r2, [r4, #40]	; 0x28
   418f0:	cmp	r1, r2
   418f4:	bne	415e0 <__printf_chk@plt+0x2ff20>
   418f8:	cmp	r9, #0
   418fc:	beq	4190c <__printf_chk@plt+0x3024c>
   41900:	ldr	r2, [r4, #72]	; 0x48
   41904:	cmp	r2, r9
   41908:	bne	415e0 <__printf_chk@plt+0x2ff20>
   4190c:	ldr	r2, [sp, #48]	; 0x30
   41910:	cmp	r2, #0
   41914:	beq	41928 <__printf_chk@plt+0x30268>
   41918:	ldr	r2, [r4, #68]	; 0x44
   4191c:	ldr	r1, [sp, #48]	; 0x30
   41920:	cmp	r2, r1
   41924:	bne	415e0 <__printf_chk@plt+0x2ff20>
   41928:	ldr	r2, [r4, #348]	; 0x15c
   4192c:	cmp	r3, #255	; 0xff
   41930:	cmple	r2, r5
   41934:	bne	415e0 <__printf_chk@plt+0x2ff20>
   41938:	ldr	r2, [r4, #24]
   4193c:	cmp	r2, #0
   41940:	beq	41958 <__printf_chk@plt+0x30298>
   41944:	mov	r2, r6
   41948:	mov	r1, r8
   4194c:	mov	r0, r4
   41950:	bl	3fe80 <__printf_chk@plt+0x2e7c0>
   41954:	ldr	r3, [r4, #344]	; 0x158
   41958:	ldr	r2, [r7]
   4195c:	ldr	r0, [sp, #52]	; 0x34
   41960:	add	r1, r4, r3
   41964:	add	r3, r3, #1
   41968:	mla	r5, r2, r0, r5
   4196c:	str	r3, [r4, #344]	; 0x158
   41970:	strb	sl, [r1, #88]	; 0x58
   41974:	ldr	r3, [r4, #44]	; 0x2c
   41978:	add	r3, r5, r3
   4197c:	str	r3, [r4, #44]	; 0x2c
   41980:	str	r3, [r4, #32]
   41984:	b	4158c <__printf_chk@plt+0x2fecc>
   41988:	andeq	sp, r7, r8, rrx
   4198c:	ldrdeq	r3, [r8], -r0
   41990:	strbtvs	r6, [r6], -r7, ror #12
   41994:	ldr	ip, [r0, #24]
   41998:	push	{r4, r5, r6, r7, r8, lr}
   4199c:	cmp	ip, #0
   419a0:	mov	r4, r0
   419a4:	ldr	r7, [sp, #24]
   419a8:	beq	41a6c <__printf_chk@plt+0x303ac>
   419ac:	mov	r8, r3
   419b0:	ldr	r3, [r0, #344]	; 0x158
   419b4:	mov	r5, r2
   419b8:	cmp	r3, #0
   419bc:	mov	r6, r1
   419c0:	beq	419d4 <__printf_chk@plt+0x30314>
   419c4:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   419c8:	ldr	r3, [r4, #24]
   419cc:	cmp	r3, #0
   419d0:	popeq	{r4, r5, r6, r7, r8, pc}
   419d4:	mov	r1, r5
   419d8:	mov	r0, r4
   419dc:	bl	40d4c <__printf_chk@plt+0x2f68c>
   419e0:	ldrb	r5, [r6, #24]
   419e4:	cmp	r5, #0
   419e8:	beq	41af0 <__printf_chk@plt+0x30430>
   419ec:	ldrd	r2, [r4, #36]	; 0x24
   419f0:	cmp	r2, r3
   419f4:	bne	41a0c <__printf_chk@plt+0x3034c>
   419f8:	cmp	r8, #0
   419fc:	beq	41a74 <__printf_chk@plt+0x303b4>
   41a00:	ldr	r3, [r4, #72]	; 0x48
   41a04:	cmp	r8, r3
   41a08:	beq	41a74 <__printf_chk@plt+0x303b4>
   41a0c:	mov	r1, r8
   41a10:	mov	r0, r4
   41a14:	bl	41440 <__printf_chk@plt+0x2fd80>
   41a18:	mov	r1, r7
   41a1c:	mov	r0, r4
   41a20:	bl	410d4 <__printf_chk@plt+0x2fa14>
   41a24:	ldr	r3, [r4, #24]
   41a28:	cmp	r3, #0
   41a2c:	streq	r3, [r4, #344]	; 0x158
   41a30:	beq	41a48 <__printf_chk@plt+0x30388>
   41a34:	ldr	r3, [r4, #344]	; 0x158
   41a38:	cmp	r3, #0
   41a3c:	beq	41a48 <__printf_chk@plt+0x30388>
   41a40:	mov	r0, r4
   41a44:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41a48:	mov	r0, r4
   41a4c:	bl	40610 <__printf_chk@plt+0x2ef50>
   41a50:	ldr	r1, [r4, #28]
   41a54:	mov	r0, #99	; 0x63
   41a58:	bl	114a4 <putc@plt>
   41a5c:	ldr	r1, [r4, #28]
   41a60:	mov	r0, r5
   41a64:	pop	{r4, r5, r6, r7, r8, lr}
   41a68:	b	114a4 <putc@plt>
   41a6c:	str	ip, [r0, #344]	; 0x158
   41a70:	pop	{r4, r5, r6, r7, r8, pc}
   41a74:	cmp	r7, #0
   41a78:	beq	41a88 <__printf_chk@plt+0x303c8>
   41a7c:	ldr	r3, [r4, #68]	; 0x44
   41a80:	cmp	r7, r3
   41a84:	bne	41a0c <__printf_chk@plt+0x3034c>
   41a88:	ldr	r3, [r4, #44]	; 0x2c
   41a8c:	ldr	r6, [r4, #32]
   41a90:	sub	r6, r6, r3
   41a94:	sub	r3, r6, #1
   41a98:	cmp	r3, #98	; 0x62
   41a9c:	bhi	41a0c <__printf_chk@plt+0x3034c>
   41aa0:	ldr	r3, [pc, #332]	; 41bf4 <__printf_chk@plt+0x30534>
   41aa4:	asr	r7, r6, #31
   41aa8:	ldr	r1, [r4, #28]
   41aac:	smull	r2, r3, r3, r6
   41ab0:	rsb	r7, r7, r3, asr #2
   41ab4:	add	r0, r7, #48	; 0x30
   41ab8:	uxtb	r0, r0
   41abc:	bl	114a4 <putc@plt>
   41ac0:	add	r0, r7, r7, lsl #2
   41ac4:	ldr	r1, [r4, #28]
   41ac8:	sub	r0, r6, r0, lsl #1
   41acc:	add	r0, r0, #48	; 0x30
   41ad0:	uxtb	r0, r0
   41ad4:	bl	114a4 <putc@plt>
   41ad8:	mov	r0, r5
   41adc:	ldr	r1, [r4, #28]
   41ae0:	bl	114a4 <putc@plt>
   41ae4:	ldr	r3, [r4, #32]
   41ae8:	str	r3, [r4, #44]	; 0x2c
   41aec:	pop	{r4, r5, r6, r7, r8, pc}
   41af0:	mov	r1, r8
   41af4:	mov	r0, r4
   41af8:	bl	41440 <__printf_chk@plt+0x2fd80>
   41afc:	mov	r1, r7
   41b00:	mov	r0, r4
   41b04:	bl	410d4 <__printf_chk@plt+0x2fa14>
   41b08:	ldr	r3, [r4, #24]
   41b0c:	cmp	r3, #0
   41b10:	streq	r3, [r4, #344]	; 0x158
   41b14:	beq	41b2c <__printf_chk@plt+0x3046c>
   41b18:	ldr	r3, [r4, #344]	; 0x158
   41b1c:	cmp	r3, #0
   41b20:	beq	41b2c <__printf_chk@plt+0x3046c>
   41b24:	mov	r0, r4
   41b28:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   41b2c:	mov	r0, r4
   41b30:	bl	40610 <__printf_chk@plt+0x2ef50>
   41b34:	ldr	r3, [r6, #4]
   41b38:	ldr	r1, [r4, #28]
   41b3c:	cmp	r3, #0
   41b40:	blt	41b94 <__printf_chk@plt+0x304d4>
   41b44:	mov	r0, #78	; 0x4e
   41b48:	bl	114a4 <putc@plt>
   41b4c:	mov	r0, r6
   41b50:	bl	2a1ec <__printf_chk@plt+0x18b2c>
   41b54:	bl	51224 <__printf_chk@plt+0x3fb64>
   41b58:	ldr	r6, [r4, #28]
   41b5c:	mov	r5, r0
   41b60:	ldrb	r0, [r0]
   41b64:	cmp	r0, #0
   41b68:	beq	41b84 <__printf_chk@plt+0x304c4>
   41b6c:	mov	r1, r6
   41b70:	bl	114a4 <putc@plt>
   41b74:	ldrb	r0, [r5, #1]!
   41b78:	cmp	r0, #0
   41b7c:	bne	41b6c <__printf_chk@plt+0x304ac>
   41b80:	ldr	r6, [r4, #28]
   41b84:	mov	r1, r6
   41b88:	mov	r0, #10
   41b8c:	pop	{r4, r5, r6, r7, r8, lr}
   41b90:	b	114a4 <putc@plt>
   41b94:	mov	r0, #67	; 0x43
   41b98:	bl	114a4 <putc@plt>
   41b9c:	ldr	r5, [r6, #60]	; 0x3c
   41ba0:	ldrb	r3, [r5, #1]
   41ba4:	cmp	r3, #0
   41ba8:	beq	41bd4 <__printf_chk@plt+0x30514>
   41bac:	ldrb	r0, [r5]
   41bb0:	ldr	r6, [r4, #28]
   41bb4:	cmp	r0, #0
   41bb8:	beq	41b84 <__printf_chk@plt+0x304c4>
   41bbc:	mov	r1, r6
   41bc0:	bl	114a4 <putc@plt>
   41bc4:	ldrb	r0, [r5, #1]!
   41bc8:	cmp	r0, #0
   41bcc:	bne	41bbc <__printf_chk@plt+0x304fc>
   41bd0:	b	41b80 <__printf_chk@plt+0x304c0>
   41bd4:	ldr	r1, [r4, #28]
   41bd8:	mov	r0, #92	; 0x5c
   41bdc:	bl	114a4 <putc@plt>
   41be0:	ldrb	r0, [r5]
   41be4:	ldr	r1, [r4, #28]
   41be8:	bl	114a4 <putc@plt>
   41bec:	ldr	r6, [r4, #28]
   41bf0:	b	41b84 <__printf_chk@plt+0x304c4>
   41bf4:	strbtvs	r6, [r6], -r7, ror #12
   41bf8:	ldr	r3, [r0, #32]
   41bfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   41c00:	mov	r7, r1
   41c04:	ldr	r5, [r3, #52]	; 0x34
   41c08:	sub	sp, sp, #24
   41c0c:	cmp	r3, r5
   41c10:	mov	r4, r0
   41c14:	ldr	r1, [r0, #28]
   41c18:	beq	41cec <__printf_chk@plt+0x3062c>
   41c1c:	ldrb	r2, [r3, #16]
   41c20:	mov	r0, r5
   41c24:	cmp	r2, #0
   41c28:	beq	41ca8 <__printf_chk@plt+0x305e8>
   41c2c:	ldr	sl, [r3, #28]
   41c30:	bl	3fc00 <__printf_chk@plt+0x2e540>
   41c34:	ldr	r3, [r4, #32]
   41c38:	ldrb	r2, [r3, #17]
   41c3c:	cmp	r2, #0
   41c40:	mov	r8, r0
   41c44:	bne	41d34 <__printf_chk@plt+0x30674>
   41c48:	ldr	r6, [r3, #32]
   41c4c:	ldr	r9, [pc, #304]	; 41d84 <__printf_chk@plt+0x306c4>
   41c50:	ldr	r2, [r4, #40]	; 0x28
   41c54:	ldr	r3, [r4, #36]	; 0x24
   41c58:	mov	r0, r7
   41c5c:	str	r2, [sp]
   41c60:	mov	r2, r5
   41c64:	ldr	r1, [r4, #28]
   41c68:	bl	41994 <__printf_chk@plt+0x302d4>
   41c6c:	ldr	r3, [r9]
   41c70:	ldr	r2, [r7, #32]
   41c74:	mla	sl, r3, sl, r2
   41c78:	str	sl, [r7, #32]
   41c7c:	ldr	r3, [r4, #40]	; 0x28
   41c80:	mov	r2, r5
   41c84:	str	r6, [sp, #8]
   41c88:	str	r8, [sp, #4]
   41c8c:	str	r3, [sp]
   41c90:	mov	r0, r7
   41c94:	ldr	r3, [r4, #36]	; 0x24
   41c98:	ldr	r1, [r4, #28]
   41c9c:	bl	4154c <__printf_chk@plt+0x2fe8c>
   41ca0:	add	sp, sp, #24
   41ca4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   41ca8:	bl	3fc00 <__printf_chk@plt+0x2e540>
   41cac:	ldr	r3, [r4, #32]
   41cb0:	ldrb	r2, [r3, #17]
   41cb4:	cmp	r2, #0
   41cb8:	mov	r8, r0
   41cbc:	beq	41d64 <__printf_chk@plt+0x306a4>
   41cc0:	ldr	r6, [r3, #36]	; 0x24
   41cc4:	ldr	r3, [pc, #184]	; 41d84 <__printf_chk@plt+0x306c4>
   41cc8:	sub	r6, r6, r8
   41ccc:	ldr	r1, [r7, #32]
   41cd0:	add	r2, r6, r6, lsr #31
   41cd4:	ldr	r0, [r3]
   41cd8:	asr	r3, r2, #1
   41cdc:	sub	r6, r6, r3
   41ce0:	mla	r3, r0, r3, r1
   41ce4:	str	r3, [r7, #32]
   41ce8:	b	41c7c <__printf_chk@plt+0x305bc>
   41cec:	ldr	r2, [r0]
   41cf0:	ldr	ip, [pc, #144]	; 41d88 <__printf_chk@plt+0x306c8>
   41cf4:	ldr	r3, [r0, #36]	; 0x24
   41cf8:	ldr	r2, [r2, #28]
   41cfc:	ldr	r6, [r0, #40]	; 0x28
   41d00:	cmp	r2, ip
   41d04:	bne	41d6c <__printf_chk@plt+0x306ac>
   41d08:	ldr	r0, [r0, #44]	; 0x2c
   41d0c:	ldr	r2, [pc, #120]	; 41d8c <__printf_chk@plt+0x306cc>
   41d10:	str	r0, [sp, #4]
   41d14:	str	r6, [sp]
   41d18:	ldr	ip, [r2]
   41d1c:	mov	r0, r7
   41d20:	mov	r2, r5
   41d24:	str	ip, [sp, #8]
   41d28:	bl	4154c <__printf_chk@plt+0x2fe8c>
   41d2c:	add	sp, sp, #24
   41d30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   41d34:	ldr	r6, [r3, #36]	; 0x24
   41d38:	ldr	r9, [pc, #68]	; 41d84 <__printf_chk@plt+0x306c4>
   41d3c:	sub	r6, r6, r0
   41d40:	sub	r6, r6, sl
   41d44:	ldr	r0, [r9]
   41d48:	add	r2, r6, r6, lsr #31
   41d4c:	ldr	r1, [r7, #32]
   41d50:	asr	r3, r2, #1
   41d54:	sub	r6, r6, r3
   41d58:	mla	r3, r0, r3, r1
   41d5c:	str	r3, [r7, #32]
   41d60:	b	41c50 <__printf_chk@plt+0x30590>
   41d64:	ldr	r6, [r3, #32]
   41d68:	b	41c7c <__printf_chk@plt+0x305bc>
   41d6c:	str	r1, [sp, #20]
   41d70:	str	r3, [sp, #16]
   41d74:	blx	r2
   41d78:	ldr	r1, [sp, #20]
   41d7c:	ldr	r3, [sp, #16]
   41d80:	b	41d0c <__printf_chk@plt+0x3064c>
   41d84:	andeq	sp, r7, r8, rrx
   41d88:	andeq	r7, r4, r0, asr sp
   41d8c:	andeq	r5, r8, ip, lsr #19
   41d90:	ldr	r3, [r0, #32]
   41d94:	push	{r4, r5, r6, r7, r8, r9, lr}
   41d98:	mov	r6, r0
   41d9c:	mov	r5, r1
   41da0:	ldr	r1, [r0, #28]
   41da4:	ldrb	r0, [r3, #16]
   41da8:	sub	sp, sp, #12
   41dac:	ldr	r8, [r3, #52]	; 0x34
   41db0:	cmp	r0, #0
   41db4:	ldrb	r2, [r3, #17]
   41db8:	beq	41e58 <__printf_chk@plt+0x30798>
   41dbc:	cmp	r2, #0
   41dc0:	ldr	r9, [r3, #28]
   41dc4:	beq	41ec4 <__printf_chk@plt+0x30804>
   41dc8:	mov	r0, r8
   41dcc:	ldr	r4, [r3, #36]	; 0x24
   41dd0:	bl	3fc00 <__printf_chk@plt+0x2e540>
   41dd4:	ldr	r7, [pc, #364]	; 41f48 <__printf_chk@plt+0x30888>
   41dd8:	ldr	lr, [r5, #32]
   41ddc:	ldr	r3, [r6, #40]	; 0x28
   41de0:	ldr	ip, [r7]
   41de4:	str	r3, [sp]
   41de8:	mov	r2, r8
   41dec:	ldr	r3, [r6, #36]	; 0x24
   41df0:	ldr	r1, [r6, #28]
   41df4:	sub	r4, r4, r0
   41df8:	sub	r4, r4, r9
   41dfc:	mov	r0, r5
   41e00:	add	r4, r4, r4, lsr #31
   41e04:	asr	r4, r4, #1
   41e08:	mla	ip, ip, r4, lr
   41e0c:	str	ip, [r5, #32]
   41e10:	bl	41994 <__printf_chk@plt+0x302d4>
   41e14:	ldr	r3, [r7]
   41e18:	ldr	r2, [r5, #32]
   41e1c:	ldr	r1, [r6, #40]	; 0x28
   41e20:	mla	r3, r3, r9, r2
   41e24:	mov	r0, r5
   41e28:	str	r3, [r5, #32]
   41e2c:	mov	r2, r8
   41e30:	str	r1, [sp]
   41e34:	ldr	r3, [r6, #36]	; 0x24
   41e38:	ldr	r1, [r6, #28]
   41e3c:	bl	41994 <__printf_chk@plt+0x302d4>
   41e40:	ldr	r1, [r7]
   41e44:	ldr	r2, [r5, #32]
   41e48:	rsb	r3, r9, #0
   41e4c:	mla	r2, r1, r3, r2
   41e50:	str	r2, [r5, #32]
   41e54:	b	41eac <__printf_chk@plt+0x307ec>
   41e58:	cmp	r2, #0
   41e5c:	beq	41f28 <__printf_chk@plt+0x30868>
   41e60:	mov	r0, r8
   41e64:	ldr	r4, [r3, #36]	; 0x24
   41e68:	bl	3fc00 <__printf_chk@plt+0x2e540>
   41e6c:	ldr	r7, [pc, #212]	; 41f48 <__printf_chk@plt+0x30888>
   41e70:	ldr	lr, [r5, #32]
   41e74:	ldr	r3, [r6, #40]	; 0x28
   41e78:	ldr	ip, [r7]
   41e7c:	str	r3, [sp]
   41e80:	mov	r2, r8
   41e84:	ldr	r3, [r6, #36]	; 0x24
   41e88:	ldr	r1, [r6, #28]
   41e8c:	sub	r0, r4, r0
   41e90:	add	r0, r0, r0, lsr #31
   41e94:	asr	r4, r0, #1
   41e98:	mov	r0, r5
   41e9c:	mla	ip, ip, r4, lr
   41ea0:	str	ip, [r5, #32]
   41ea4:	bl	41994 <__printf_chk@plt+0x302d4>
   41ea8:	ldr	r2, [r5, #32]
   41eac:	ldr	r3, [r7]
   41eb0:	rsb	r4, r4, #0
   41eb4:	mla	r4, r3, r4, r2
   41eb8:	str	r4, [r5, #32]
   41ebc:	add	sp, sp, #12
   41ec0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41ec4:	ldr	r3, [r6, #40]	; 0x28
   41ec8:	ldr	r4, [pc, #120]	; 41f48 <__printf_chk@plt+0x30888>
   41ecc:	str	r3, [sp]
   41ed0:	mov	r2, r8
   41ed4:	ldr	r3, [r6, #36]	; 0x24
   41ed8:	mov	r0, r5
   41edc:	bl	41994 <__printf_chk@plt+0x302d4>
   41ee0:	ldr	r3, [r4]
   41ee4:	ldr	r2, [r5, #32]
   41ee8:	ldr	r1, [r6, #40]	; 0x28
   41eec:	mla	r3, r3, r9, r2
   41ef0:	mov	r0, r5
   41ef4:	str	r3, [r5, #32]
   41ef8:	mov	r2, r8
   41efc:	str	r1, [sp]
   41f00:	ldr	r3, [r6, #36]	; 0x24
   41f04:	ldr	r1, [r6, #28]
   41f08:	bl	41994 <__printf_chk@plt+0x302d4>
   41f0c:	ldr	r1, [r4]
   41f10:	ldr	r2, [r5, #32]
   41f14:	rsb	r3, r9, #0
   41f18:	mla	r3, r1, r3, r2
   41f1c:	str	r3, [r5, #32]
   41f20:	add	sp, sp, #12
   41f24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41f28:	ldr	r3, [r6, #40]	; 0x28
   41f2c:	mov	r2, r8
   41f30:	str	r3, [sp]
   41f34:	mov	r0, r5
   41f38:	ldr	r3, [r6, #36]	; 0x24
   41f3c:	bl	41994 <__printf_chk@plt+0x302d4>
   41f40:	add	sp, sp, #12
   41f44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41f48:	andeq	sp, r7, r8, rrx
   41f4c:	push	{r4, r5, r6, lr}
   41f50:	mov	r4, r0
   41f54:	ldr	r5, [pc, #192]	; 4201c <__printf_chk@plt+0x3095c>
   41f58:	sub	sp, sp, #16
   41f5c:	mov	r6, r1
   41f60:	ldr	r3, [r5]
   41f64:	mov	r0, sp
   41f68:	ldr	r1, [pc, #176]	; 42020 <__printf_chk@plt+0x30960>
   41f6c:	str	r3, [sp, #12]
   41f70:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   41f74:	ldr	r2, [r4, #364]	; 0x16c
   41f78:	ldr	r3, [sp, #4]
   41f7c:	cmp	r2, r3
   41f80:	beq	41fd4 <__printf_chk@plt+0x30914>
   41f84:	mov	r0, sp
   41f88:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   41f8c:	add	r4, r4, #360	; 0x168
   41f90:	ldr	r1, [pc, #140]	; 42024 <__printf_chk@plt+0x30964>
   41f94:	mov	r0, sp
   41f98:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   41f9c:	mov	r1, sp
   41fa0:	mov	r0, r4
   41fa4:	bl	521e4 <_ZdlPv@@Base+0xe88>
   41fa8:	mov	r0, sp
   41fac:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   41fb0:	mov	r1, r6
   41fb4:	mov	r0, r4
   41fb8:	bl	521e4 <_ZdlPv@@Base+0xe88>
   41fbc:	ldr	r2, [sp, #12]
   41fc0:	ldr	r3, [r5]
   41fc4:	cmp	r2, r3
   41fc8:	bne	4200c <__printf_chk@plt+0x3094c>
   41fcc:	add	sp, sp, #16
   41fd0:	pop	{r4, r5, r6, pc}
   41fd4:	cmp	r2, #0
   41fd8:	bne	41ff4 <__printf_chk@plt+0x30934>
   41fdc:	mov	r0, sp
   41fe0:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   41fe4:	mov	r1, r6
   41fe8:	add	r0, r4, #360	; 0x168
   41fec:	bl	51ff0 <_ZdlPv@@Base+0xc94>
   41ff0:	b	41fbc <__printf_chk@plt+0x308fc>
   41ff4:	ldr	r1, [sp]
   41ff8:	ldr	r0, [r4, #360]	; 0x168
   41ffc:	bl	11654 <memcmp@plt>
   42000:	cmp	r0, #0
   42004:	beq	41fdc <__printf_chk@plt+0x3091c>
   42008:	b	41f84 <__printf_chk@plt+0x308c4>
   4200c:	bl	1148c <__stack_chk_fail@plt>
   42010:	mov	r0, sp
   42014:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   42018:	bl	11498 <__cxa_end_cleanup@plt>
   4201c:	andeq	ip, r7, r0, lsl sp
   42020:	andeq	r8, r5, r4, asr #14
   42024:	andeq	r6, r5, r0, lsl #21
   42028:	push	{r4, r5, r6, r7, lr}
   4202c:	sub	sp, sp, #20
   42030:	ldr	r5, [pc, #136]	; 420c0 <__printf_chk@plt+0x30a00>
   42034:	ldr	r2, [r0, #40]	; 0x28
   42038:	mov	r4, sp
   4203c:	ldr	r3, [r5]
   42040:	cmp	r2, #0
   42044:	mov	r6, r1
   42048:	str	r3, [sp, #12]
   4204c:	add	r1, r0, #28
   42050:	mov	r0, r4
   42054:	beq	42088 <__printf_chk@plt+0x309c8>
   42058:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   4205c:	mov	r1, r4
   42060:	mov	r0, r6
   42064:	bl	41f4c <__printf_chk@plt+0x3088c>
   42068:	mov	r0, r4
   4206c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   42070:	ldr	r2, [sp, #12]
   42074:	ldr	r3, [r5]
   42078:	cmp	r2, r3
   4207c:	bne	420a4 <__printf_chk@plt+0x309e4>
   42080:	add	sp, sp, #20
   42084:	pop	{r4, r5, r6, r7, pc}
   42088:	ldr	r7, [r6, #28]
   4208c:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   42090:	mov	r2, r4
   42094:	mov	r1, r7
   42098:	add	r0, r6, #8
   4209c:	bl	38dbc <__printf_chk@plt+0x276fc>
   420a0:	b	42068 <__printf_chk@plt+0x309a8>
   420a4:	bl	1148c <__stack_chk_fail@plt>
   420a8:	mov	r0, r4
   420ac:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   420b0:	bl	11498 <__cxa_end_cleanup@plt>
   420b4:	mov	r0, r4
   420b8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   420bc:	bl	11498 <__cxa_end_cleanup@plt>
   420c0:	andeq	ip, r7, r0, lsl sp
   420c4:	ldr	ip, [r0, #24]
   420c8:	cmp	ip, #0
   420cc:	bxeq	lr
   420d0:	b	3c394 <__printf_chk@plt+0x2acd4>
   420d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   420d8:	sub	sp, sp, #12
   420dc:	mov	r4, r0
   420e0:	ldr	r7, [sp, #56]	; 0x38
   420e4:	str	r1, [sp, #4]
   420e8:	ldr	r1, [sp, #52]	; 0x34
   420ec:	mov	r5, r3
   420f0:	mov	r6, r2
   420f4:	ldr	r8, [sp, #48]	; 0x30
   420f8:	bl	41440 <__printf_chk@plt+0x2fd80>
   420fc:	mov	r1, r7
   42100:	mov	r0, r4
   42104:	bl	410d4 <__printf_chk@plt+0x2fa14>
   42108:	ldr	r3, [r4, #24]
   4210c:	cmp	r3, #0
   42110:	streq	r3, [r4, #344]	; 0x158
   42114:	beq	4212c <__printf_chk@plt+0x30a6c>
   42118:	ldr	r3, [r4, #344]	; 0x158
   4211c:	cmp	r3, #0
   42120:	beq	4212c <__printf_chk@plt+0x30a6c>
   42124:	mov	r0, r4
   42128:	bl	3dbbc <__printf_chk@plt+0x2c4fc>
   4212c:	mov	r0, r4
   42130:	bl	40610 <__printf_chk@plt+0x2ef50>
   42134:	ldr	ip, [r4, #24]
   42138:	cmp	ip, #0
   4213c:	beq	4224c <__printf_chk@plt+0x30b8c>
   42140:	ldr	r3, [r4, #52]	; 0x34
   42144:	ldr	r1, [r4, #28]
   42148:	cmp	r3, r8
   4214c:	bne	422cc <__printf_chk@plt+0x30c0c>
   42150:	mov	r0, #68	; 0x44
   42154:	bl	114a4 <putc@plt>
   42158:	ldr	r7, [sp, #4]
   4215c:	ldr	r1, [r4, #28]
   42160:	mov	r0, r7
   42164:	bl	114a4 <putc@plt>
   42168:	cmp	r7, #99	; 0x63
   4216c:	beq	4233c <__printf_chk@plt+0x30c7c>
   42170:	cmp	r5, #0
   42174:	ble	42384 <__printf_chk@plt+0x30cc4>
   42178:	ldr	sl, [pc, #556]	; 423ac <__printf_chk@plt+0x30cec>
   4217c:	add	r7, r6, #4
   42180:	mov	r9, #0
   42184:	ldr	r1, [r4, #28]
   42188:	mov	r0, #32
   4218c:	bl	114a4 <putc@plt>
   42190:	ldr	r3, [r7, #-4]
   42194:	ldr	r0, [sl]
   42198:	mul	r0, r0, r3
   4219c:	bl	51224 <__printf_chk@plt+0x3fb64>
   421a0:	ldr	fp, [r4, #28]
   421a4:	mov	r8, r0
   421a8:	ldrb	r0, [r0]
   421ac:	cmp	r0, #0
   421b0:	beq	421cc <__printf_chk@plt+0x30b0c>
   421b4:	mov	r1, fp
   421b8:	bl	114a4 <putc@plt>
   421bc:	ldrb	r0, [r8, #1]!
   421c0:	cmp	r0, #0
   421c4:	bne	421b4 <__printf_chk@plt+0x30af4>
   421c8:	ldr	fp, [r4, #28]
   421cc:	mov	r1, fp
   421d0:	mov	r0, #32
   421d4:	bl	114a4 <putc@plt>
   421d8:	ldr	r2, [pc, #464]	; 423b0 <__printf_chk@plt+0x30cf0>
   421dc:	ldr	r3, [r7]
   421e0:	ldr	r0, [r2]
   421e4:	mul	r0, r0, r3
   421e8:	bl	51224 <__printf_chk@plt+0x3fb64>
   421ec:	ldr	r8, [r4, #28]
   421f0:	mov	fp, r0
   421f4:	ldrb	r0, [r0]
   421f8:	cmp	r0, #0
   421fc:	beq	42214 <__printf_chk@plt+0x30b54>
   42200:	mov	r1, r8
   42204:	bl	114a4 <putc@plt>
   42208:	ldrb	r0, [fp, #1]!
   4220c:	cmp	r0, #0
   42210:	bne	42200 <__printf_chk@plt+0x30b40>
   42214:	add	r9, r9, #1
   42218:	cmp	r5, r9
   4221c:	add	r7, r7, #8
   42220:	bne	42184 <__printf_chk@plt+0x30ac4>
   42224:	ldr	ip, [r4, #24]
   42228:	cmp	ip, #0
   4222c:	ldreq	r2, [r4, #44]	; 0x2c
   42230:	beq	4225c <__printf_chk@plt+0x30b9c>
   42234:	mov	r3, r5
   42238:	mov	r2, r6
   4223c:	ldr	r1, [sp, #4]
   42240:	mov	r0, r4
   42244:	bl	3c394 <__printf_chk@plt+0x2acd4>
   42248:	ldr	ip, [r4, #24]
   4224c:	cmp	r5, #0
   42250:	ldr	r2, [r4, #44]	; 0x2c
   42254:	ble	42394 <__printf_chk@plt+0x30cd4>
   42258:	ldr	sl, [pc, #332]	; 423ac <__printf_chk@plt+0x30cec>
   4225c:	ldr	r0, [sl]
   42260:	mov	r3, #0
   42264:	ldr	r1, [r6, r3, lsl #3]
   42268:	add	r3, r3, #1
   4226c:	cmp	r5, r3
   42270:	mla	r2, r1, r0, r2
   42274:	str	r2, [r4, #44]	; 0x2c
   42278:	bgt	42264 <__printf_chk@plt+0x30ba4>
   4227c:	ldr	r3, [sp, #4]
   42280:	str	r2, [r4, #32]
   42284:	cmp	r3, #101	; 0x65
   42288:	beq	422bc <__printf_chk@plt+0x30bfc>
   4228c:	ldr	r3, [pc, #284]	; 423b0 <__printf_chk@plt+0x30cf0>
   42290:	ldr	r2, [r4, #40]	; 0x28
   42294:	add	r6, r6, #4
   42298:	ldr	r0, [r3]
   4229c:	mov	r3, #0
   422a0:	ldr	r1, [r6, r3, lsl #3]
   422a4:	add	r3, r3, #1
   422a8:	cmp	r5, r3
   422ac:	mla	r2, r1, r0, r2
   422b0:	str	r2, [r4, #40]	; 0x28
   422b4:	bgt	422a0 <__printf_chk@plt+0x30be0>
   422b8:	str	r2, [r4, #36]	; 0x24
   422bc:	cmp	ip, #0
   422c0:	bne	42328 <__printf_chk@plt+0x30c68>
   422c4:	add	sp, sp, #12
   422c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   422cc:	mov	r0, #115	; 0x73
   422d0:	bl	114a4 <putc@plt>
   422d4:	mov	r0, r8
   422d8:	bl	51224 <__printf_chk@plt+0x3fb64>
   422dc:	ldr	r9, [r4, #28]
   422e0:	mov	r7, r0
   422e4:	ldrb	r0, [r0]
   422e8:	cmp	r0, #0
   422ec:	beq	42308 <__printf_chk@plt+0x30c48>
   422f0:	mov	r1, r9
   422f4:	bl	114a4 <putc@plt>
   422f8:	ldrb	r0, [r7, #1]!
   422fc:	cmp	r0, #0
   42300:	bne	422f0 <__printf_chk@plt+0x30c30>
   42304:	ldr	r9, [r4, #28]
   42308:	mov	r1, r9
   4230c:	mov	r0, #10
   42310:	bl	114a4 <putc@plt>
   42314:	mov	r3, #0
   42318:	ldr	r1, [r4, #28]
   4231c:	str	r8, [r4, #52]	; 0x34
   42320:	str	r3, [r4, #64]	; 0x40
   42324:	b	42150 <__printf_chk@plt+0x30a90>
   42328:	ldr	r1, [r4, #28]
   4232c:	mov	r0, #10
   42330:	add	sp, sp, #12
   42334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42338:	b	114a4 <putc@plt>
   4233c:	ldr	sl, [pc, #104]	; 423ac <__printf_chk@plt+0x30cec>
   42340:	ldr	r1, [r4, #28]
   42344:	mov	r0, #32
   42348:	bl	114a4 <putc@plt>
   4234c:	ldr	r0, [sl]
   42350:	ldr	r3, [r6]
   42354:	mul	r0, r0, r3
   42358:	bl	51224 <__printf_chk@plt+0x3fb64>
   4235c:	ldr	r8, [r4, #28]
   42360:	mov	r7, r0
   42364:	ldrb	r0, [r0]
   42368:	cmp	r0, #0
   4236c:	beq	42384 <__printf_chk@plt+0x30cc4>
   42370:	mov	r1, r8
   42374:	bl	114a4 <putc@plt>
   42378:	ldrb	r0, [r7, #1]!
   4237c:	cmp	r0, #0
   42380:	bne	42370 <__printf_chk@plt+0x30cb0>
   42384:	ldr	ip, [r4, #24]
   42388:	cmp	ip, #0
   4238c:	bne	42234 <__printf_chk@plt+0x30b74>
   42390:	b	4224c <__printf_chk@plt+0x30b8c>
   42394:	ldr	r3, [sp, #4]
   42398:	str	r2, [r4, #32]
   4239c:	cmp	r3, #101	; 0x65
   423a0:	beq	422bc <__printf_chk@plt+0x30bfc>
   423a4:	ldr	r2, [r4, #40]	; 0x28
   423a8:	b	422b8 <__printf_chk@plt+0x30bf8>
   423ac:	andeq	sp, r7, r8, rrx
   423b0:	andeq	sp, r7, r4, rrx
   423b4:	push	{lr}		; (str lr, [sp, #-4]!)
   423b8:	mov	ip, r0
   423bc:	ldr	lr, [r0, #40]	; 0x28
   423c0:	ldr	r2, [r0, #36]	; 0x24
   423c4:	sub	sp, sp, #20
   423c8:	ldr	r3, [r0, #32]
   423cc:	stmib	sp, {r2, lr}
   423d0:	str	r3, [sp]
   423d4:	mov	r0, r1
   423d8:	ldr	r3, [ip, #28]
   423dc:	ldr	r2, [ip, #48]	; 0x30
   423e0:	ldrb	r1, [ip, #44]	; 0x2c
   423e4:	bl	420d4 <__printf_chk@plt+0x30a14>
   423e8:	add	sp, sp, #20
   423ec:	pop	{pc}		; (ldr pc, [sp], #4)
   423f0:	ldr	r3, [pc, #20]	; 4240c <__printf_chk@plt+0x30d4c>
   423f4:	push	{r4, lr}
   423f8:	mov	r4, r0
   423fc:	str	r3, [r0], #8
   42400:	bl	38410 <__printf_chk@plt+0x26d50>
   42404:	mov	r0, r4
   42408:	pop	{r4, pc}
   4240c:	andeq	fp, r5, r8, lsl #3
   42410:	ldr	r3, [pc, #20]	; 4242c <__printf_chk@plt+0x30d6c>
   42414:	push	{r4, lr}
   42418:	mov	r4, r0
   4241c:	str	r3, [r0], #8
   42420:	bl	38448 <__printf_chk@plt+0x26d88>
   42424:	mov	r0, r4
   42428:	pop	{r4, pc}
   4242c:	andeq	fp, r5, r8, lsl #3
   42430:	ldr	r3, [pc, #40]	; 42460 <__printf_chk@plt+0x30da0>
   42434:	push	{r4, lr}
   42438:	mov	r4, r0
   4243c:	str	r3, [r0], #8
   42440:	bl	38448 <__printf_chk@plt+0x26d88>
   42444:	mov	r0, r4
   42448:	bl	5135c <_ZdlPv@@Base>
   4244c:	mov	r0, r4
   42450:	pop	{r4, pc}
   42454:	mov	r0, r4
   42458:	bl	5135c <_ZdlPv@@Base>
   4245c:	bl	11498 <__cxa_end_cleanup@plt>
   42460:	andeq	fp, r5, r8, lsl #3
   42464:	push	{r4, r5, r6, r7, lr}
   42468:	mov	r5, r0
   4246c:	ldr	r7, [pc, #208]	; 42544 <__printf_chk@plt+0x30e84>
   42470:	ldr	r6, [pc, #208]	; 42548 <__printf_chk@plt+0x30e88>
   42474:	sub	sp, sp, #28
   42478:	ldr	r3, [r7]
   4247c:	mov	r4, r0
   42480:	str	r6, [r5], #8
   42484:	mov	r0, r5
   42488:	str	r3, [sp, #20]
   4248c:	bl	38410 <__printf_chk@plt+0x26d50>
   42490:	ldr	r3, [pc, #180]	; 4254c <__printf_chk@plt+0x30e8c>
   42494:	add	r2, r6, #56	; 0x38
   42498:	str	r2, [r4]
   4249c:	ldr	r0, [r3]
   424a0:	mov	r3, #0
   424a4:	cmp	r0, r3
   424a8:	str	r3, [r4, #20]
   424ac:	mov	r3, #1
   424b0:	str	r3, [r4, #24]
   424b4:	beq	42500 <__printf_chk@plt+0x30e40>
   424b8:	ldr	r1, [pc, #144]	; 42550 <__printf_chk@plt+0x30e90>
   424bc:	bl	11318 <popen@plt>
   424c0:	cmp	r0, #0
   424c4:	str	r0, [r4, #28]
   424c8:	movne	r3, #1
   424cc:	strne	r3, [r4, #16]
   424d0:	bne	42514 <__printf_chk@plt+0x30e54>
   424d4:	bl	1160c <__errno_location@plt>
   424d8:	ldr	r0, [r0]
   424dc:	bl	113a8 <strerror@plt>
   424e0:	mov	r1, r0
   424e4:	mov	r0, sp
   424e8:	bl	4c730 <__printf_chk@plt+0x3b070>
   424ec:	ldr	r3, [pc, #96]	; 42554 <__printf_chk@plt+0x30e94>
   424f0:	mov	r1, sp
   424f4:	mov	r2, r3
   424f8:	ldr	r0, [pc, #88]	; 42558 <__printf_chk@plt+0x30e98>
   424fc:	bl	29fe4 <__printf_chk@plt+0x18924>
   42500:	ldr	r3, [pc, #84]	; 4255c <__printf_chk@plt+0x30e9c>
   42504:	mov	r2, #0
   42508:	str	r2, [r4, #16]
   4250c:	ldr	r3, [r3]
   42510:	str	r3, [r4, #28]
   42514:	ldr	r2, [sp, #20]
   42518:	ldr	r3, [r7]
   4251c:	mov	r0, r4
   42520:	cmp	r2, r3
   42524:	bne	42530 <__printf_chk@plt+0x30e70>
   42528:	add	sp, sp, #28
   4252c:	pop	{r4, r5, r6, r7, pc}
   42530:	bl	1148c <__stack_chk_fail@plt>
   42534:	str	r6, [r4]
   42538:	mov	r0, r5
   4253c:	bl	38448 <__printf_chk@plt+0x26d88>
   42540:	bl	11498 <__cxa_end_cleanup@plt>
   42544:	andeq	ip, r7, r0, lsl sp
   42548:	andeq	fp, r5, r8, lsl #3
   4254c:	andeq	r3, r8, r0, asr #17
   42550:	andeq	r5, r5, r4, ror #23
   42554:	andeq	r6, r8, r0, lsr #15
   42558:	andeq	fp, r5, r8, ror #23
   4255c:	andeq	r2, r8, ip, lsr #23
   42560:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42564:	mov	r4, r0
   42568:	ldr	r5, [pc, #452]	; 42734 <__printf_chk@plt+0x31074>
   4256c:	ldr	r0, [r0, #28]
   42570:	sub	sp, sp, #40	; 0x28
   42574:	ldr	r2, [r5]
   42578:	ldr	r3, [pc, #440]	; 42738 <__printf_chk@plt+0x31078>
   4257c:	cmp	r0, #0
   42580:	str	r2, [sp, #36]	; 0x24
   42584:	str	r3, [r4]
   42588:	add	r7, r4, #8
   4258c:	beq	42680 <__printf_chk@plt+0x30fc0>
   42590:	bl	11534 <ferror@plt>
   42594:	cmp	r0, #0
   42598:	beq	4266c <__printf_chk@plt+0x30fac>
   4259c:	ldr	r3, [pc, #408]	; 4273c <__printf_chk@plt+0x3107c>
   425a0:	mov	r0, #0
   425a4:	str	r0, [r4, #28]
   425a8:	mov	r2, r3
   425ac:	mov	r1, r3
   425b0:	ldr	r0, [pc, #392]	; 42740 <__printf_chk@plt+0x31080>
   425b4:	bl	2a00c <__printf_chk@plt+0x1894c>
   425b8:	ldr	r3, [r4, #16]
   425bc:	ldr	r0, [r4, #28]
   425c0:	cmp	r3, #0
   425c4:	bne	42600 <__printf_chk@plt+0x30f40>
   425c8:	bl	115b8 <fclose@plt>
   425cc:	cmp	r0, #0
   425d0:	blt	426fc <__printf_chk@plt+0x3103c>
   425d4:	ldr	r3, [pc, #360]	; 42744 <__printf_chk@plt+0x31084>
   425d8:	mov	r0, r7
   425dc:	str	r3, [r4]
   425e0:	bl	38448 <__printf_chk@plt+0x26d88>
   425e4:	ldr	r2, [sp, #36]	; 0x24
   425e8:	ldr	r3, [r5]
   425ec:	mov	r0, r4
   425f0:	cmp	r2, r3
   425f4:	bne	4271c <__printf_chk@plt+0x3105c>
   425f8:	add	sp, sp, #40	; 0x28
   425fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42600:	bl	114ec <pclose@plt>
   42604:	mov	r3, #0
   42608:	subs	r6, r0, #0
   4260c:	str	r3, [r4, #28]
   42610:	blt	426e4 <__printf_chk@plt+0x31024>
   42614:	and	r8, r6, #127	; 0x7f
   42618:	cmp	r8, #0
   4261c:	mov	sl, r8
   42620:	bne	42694 <__printf_chk@plt+0x30fd4>
   42624:	asr	r6, r6, #8
   42628:	ands	r6, r6, #255	; 0xff
   4262c:	beq	425d4 <__printf_chk@plt+0x30f14>
   42630:	ldr	r3, [pc, #272]	; 42748 <__printf_chk@plt+0x31088>
   42634:	mov	r9, sp
   42638:	mov	r0, r9
   4263c:	ldr	r1, [r3]
   42640:	bl	4c730 <__printf_chk@plt+0x3b070>
   42644:	add	r8, sp, #16
   42648:	mov	r1, r6
   4264c:	mov	r0, r8
   42650:	bl	4c75c <__printf_chk@plt+0x3b09c>
   42654:	mov	r2, r8
   42658:	mov	r1, r9
   4265c:	ldr	r3, [pc, #216]	; 4273c <__printf_chk@plt+0x3107c>
   42660:	ldr	r0, [pc, #228]	; 4274c <__printf_chk@plt+0x3108c>
   42664:	bl	29fe4 <__printf_chk@plt+0x18924>
   42668:	b	425d4 <__printf_chk@plt+0x30f14>
   4266c:	ldr	r0, [r4, #28]
   42670:	bl	1163c <fflush@plt>
   42674:	cmp	r0, #0
   42678:	bge	425b8 <__printf_chk@plt+0x30ef8>
   4267c:	b	4259c <__printf_chk@plt+0x30edc>
   42680:	sub	r3, r3, #56	; 0x38
   42684:	str	r3, [r4]
   42688:	mov	r0, r7
   4268c:	bl	38448 <__printf_chk@plt+0x26d88>
   42690:	b	425e4 <__printf_chk@plt+0x30f24>
   42694:	ldr	r3, [pc, #172]	; 42748 <__printf_chk@plt+0x31088>
   42698:	mov	r9, sp
   4269c:	mov	r0, r9
   426a0:	ldr	r1, [r3]
   426a4:	bl	4c730 <__printf_chk@plt+0x3b070>
   426a8:	add	r8, r8, #1
   426ac:	sxtb	r8, r8
   426b0:	cmp	r8, #1
   426b4:	asrle	r6, r6, #8
   426b8:	add	r8, sp, #16
   426bc:	uxtble	sl, r6
   426c0:	mov	r1, sl
   426c4:	mov	r0, r8
   426c8:	bl	4c75c <__printf_chk@plt+0x3b09c>
   426cc:	mov	r2, r8
   426d0:	mov	r1, r9
   426d4:	ldr	r3, [pc, #96]	; 4273c <__printf_chk@plt+0x3107c>
   426d8:	ldr	r0, [pc, #112]	; 42750 <__printf_chk@plt+0x31090>
   426dc:	bl	29fe4 <__printf_chk@plt+0x18924>
   426e0:	b	425d4 <__printf_chk@plt+0x30f14>
   426e4:	ldr	r3, [pc, #80]	; 4273c <__printf_chk@plt+0x3107c>
   426e8:	ldr	r0, [pc, #100]	; 42754 <__printf_chk@plt+0x31094>
   426ec:	mov	r2, r3
   426f0:	mov	r1, r3
   426f4:	bl	2a00c <__printf_chk@plt+0x1894c>
   426f8:	b	42614 <__printf_chk@plt+0x30f54>
   426fc:	ldr	r3, [pc, #56]	; 4273c <__printf_chk@plt+0x3107c>
   42700:	mov	r0, #0
   42704:	str	r0, [r4, #28]
   42708:	mov	r2, r3
   4270c:	mov	r1, r3
   42710:	ldr	r0, [pc, #64]	; 42758 <__printf_chk@plt+0x31098>
   42714:	bl	2a00c <__printf_chk@plt+0x1894c>
   42718:	b	425d4 <__printf_chk@plt+0x30f14>
   4271c:	bl	1148c <__stack_chk_fail@plt>
   42720:	ldr	r3, [pc, #28]	; 42744 <__printf_chk@plt+0x31084>
   42724:	mov	r0, r7
   42728:	str	r3, [r4]
   4272c:	bl	38448 <__printf_chk@plt+0x26d88>
   42730:	bl	11498 <__cxa_end_cleanup@plt>
   42734:	andeq	ip, r7, r0, lsl sp
   42738:	andeq	fp, r5, r0, asr #3
   4273c:	andeq	r6, r8, r0, lsr #15
   42740:	andeq	fp, r5, r8, ror fp
   42744:	andeq	fp, r5, r8, lsl #3
   42748:	andeq	r3, r8, r0, asr #17
   4274c:	andeq	fp, r5, r8, lsr ip
   42750:	andeq	fp, r5, r0, lsl ip
   42754:	andeq	fp, r5, r0, lsl #24
   42758:	andeq	fp, r5, r4, ror #24
   4275c:	push	{r4, lr}
   42760:	mov	r4, r0
   42764:	ldr	r0, [r0, #80]	; 0x50
   42768:	ldr	r3, [pc, #48]	; 427a0 <__printf_chk@plt+0x310e0>
   4276c:	cmp	r0, #0
   42770:	str	r3, [r4]
   42774:	beq	4277c <__printf_chk@plt+0x310bc>
   42778:	bl	114f8 <_ZdaPv@plt>
   4277c:	add	r0, r4, #360	; 0x168
   42780:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   42784:	mov	r0, r4
   42788:	bl	42560 <__printf_chk@plt+0x30ea0>
   4278c:	mov	r0, r4
   42790:	pop	{r4, pc}
   42794:	mov	r0, r4
   42798:	bl	42560 <__printf_chk@plt+0x30ea0>
   4279c:	bl	11498 <__cxa_end_cleanup@plt>
   427a0:	andeq	fp, r5, r4, lsl r2
   427a4:	push	{r4, lr}
   427a8:	mov	r4, r0
   427ac:	bl	4275c <__printf_chk@plt+0x3109c>
   427b0:	mov	r0, r4
   427b4:	bl	5135c <_ZdlPv@@Base>
   427b8:	mov	r0, r4
   427bc:	pop	{r4, pc}
   427c0:	mov	r0, r4
   427c4:	bl	5135c <_ZdlPv@@Base>
   427c8:	bl	11498 <__cxa_end_cleanup@plt>
   427cc:	push	{r4, r5, r6, r7, r8, lr}
   427d0:	mov	r5, r0
   427d4:	bl	42464 <__printf_chk@plt+0x30da4>
   427d8:	ldr	r1, [pc, #500]	; 429d4 <__printf_chk@plt+0x31314>
   427dc:	mov	r3, #0
   427e0:	mov	r2, #10
   427e4:	add	r6, r5, #360	; 0x168
   427e8:	str	r1, [r5]
   427ec:	str	r2, [r5, #84]	; 0x54
   427f0:	mov	r0, r6
   427f4:	str	r3, [r5, #56]	; 0x38
   427f8:	str	r3, [r5, #60]	; 0x3c
   427fc:	str	r3, [r5, #68]	; 0x44
   42800:	str	r3, [r5, #72]	; 0x48
   42804:	str	r3, [r5, #344]	; 0x158
   42808:	str	r3, [r5, #352]	; 0x160
   4280c:	str	r3, [r5, #356]	; 0x164
   42810:	bl	51e74 <_ZdlPv@@Base+0xb18>
   42814:	ldr	r4, [r5, #84]	; 0x54
   42818:	cmn	r4, #-536870910	; 0xe0000002
   4281c:	lslls	r0, r4, #2
   42820:	mvnhi	r0, #0
   42824:	bl	113d8 <_Znaj@plt>
   42828:	subs	r3, r4, #1
   4282c:	movpl	r2, r0
   42830:	movpl	r1, #0
   42834:	bmi	42848 <__printf_chk@plt+0x31188>
   42838:	sub	r3, r3, #1
   4283c:	cmn	r3, #1
   42840:	str	r1, [r2], #4
   42844:	bne	42838 <__printf_chk@plt+0x31178>
   42848:	ldr	r7, [r5, #28]
   4284c:	ldr	r4, [pc, #388]	; 429d8 <__printf_chk@plt+0x31318>
   42850:	str	r0, [r5, #80]	; 0x50
   42854:	mov	r0, #120	; 0x78
   42858:	mov	r1, r7
   4285c:	bl	114a4 <putc@plt>
   42860:	ldrb	r0, [r4, #1]!
   42864:	cmp	r0, #0
   42868:	bne	42858 <__printf_chk@plt+0x31198>
   4286c:	ldr	r3, [pc, #360]	; 429dc <__printf_chk@plt+0x3131c>
   42870:	ldr	r7, [r5, #28]
   42874:	ldr	r4, [r3]
   42878:	ldrb	r0, [r4]
   4287c:	cmp	r0, #0
   42880:	beq	4289c <__printf_chk@plt+0x311dc>
   42884:	mov	r1, r7
   42888:	bl	114a4 <putc@plt>
   4288c:	ldrb	r0, [r4, #1]!
   42890:	cmp	r0, #0
   42894:	bne	42884 <__printf_chk@plt+0x311c4>
   42898:	ldr	r7, [r5, #28]
   4289c:	mov	r1, r7
   428a0:	mov	r0, #10
   428a4:	bl	114a4 <putc@plt>
   428a8:	ldr	r7, [r5, #28]
   428ac:	ldr	r4, [pc, #300]	; 429e0 <__printf_chk@plt+0x31320>
   428b0:	mov	r0, #120	; 0x78
   428b4:	mov	r1, r7
   428b8:	bl	114a4 <putc@plt>
   428bc:	ldrb	r0, [r4, #1]!
   428c0:	cmp	r0, #0
   428c4:	bne	428b4 <__printf_chk@plt+0x311f4>
   428c8:	ldr	r3, [pc, #276]	; 429e4 <__printf_chk@plt+0x31324>
   428cc:	ldr	r0, [r3]
   428d0:	bl	51224 <__printf_chk@plt+0x3fb64>
   428d4:	mov	r4, r0
   428d8:	ldrb	r0, [r0]
   428dc:	ldr	r7, [r5, #28]
   428e0:	cmp	r0, #0
   428e4:	beq	42900 <__printf_chk@plt+0x31240>
   428e8:	mov	r1, r7
   428ec:	bl	114a4 <putc@plt>
   428f0:	ldrb	r0, [r4, #1]!
   428f4:	cmp	r0, #0
   428f8:	bne	428e8 <__printf_chk@plt+0x31228>
   428fc:	ldr	r7, [r5, #28]
   42900:	mov	r1, r7
   42904:	mov	r0, #32
   42908:	bl	114a4 <putc@plt>
   4290c:	ldr	r3, [pc, #212]	; 429e8 <__printf_chk@plt+0x31328>
   42910:	ldr	r0, [r3]
   42914:	bl	51224 <__printf_chk@plt+0x3fb64>
   42918:	mov	r4, r0
   4291c:	ldrb	r0, [r0]
   42920:	ldr	r7, [r5, #28]
   42924:	cmp	r0, #0
   42928:	beq	42944 <__printf_chk@plt+0x31284>
   4292c:	mov	r1, r7
   42930:	bl	114a4 <putc@plt>
   42934:	ldrb	r0, [r4, #1]!
   42938:	cmp	r0, #0
   4293c:	bne	4292c <__printf_chk@plt+0x3126c>
   42940:	ldr	r7, [r5, #28]
   42944:	mov	r1, r7
   42948:	mov	r0, #32
   4294c:	bl	114a4 <putc@plt>
   42950:	ldr	r3, [pc, #148]	; 429ec <__printf_chk@plt+0x3132c>
   42954:	ldr	r0, [r3]
   42958:	bl	51224 <__printf_chk@plt+0x3fb64>
   4295c:	mov	r4, r0
   42960:	ldrb	r0, [r0]
   42964:	ldr	r7, [r5, #28]
   42968:	cmp	r0, #0
   4296c:	beq	42988 <__printf_chk@plt+0x312c8>
   42970:	mov	r1, r7
   42974:	bl	114a4 <putc@plt>
   42978:	ldrb	r0, [r4, #1]!
   4297c:	cmp	r0, #0
   42980:	bne	42970 <__printf_chk@plt+0x312b0>
   42984:	ldr	r7, [r5, #28]
   42988:	mov	r1, r7
   4298c:	mov	r0, #10
   42990:	bl	114a4 <putc@plt>
   42994:	ldr	r7, [r5, #28]
   42998:	ldr	r4, [pc, #80]	; 429f0 <__printf_chk@plt+0x31330>
   4299c:	mov	r0, #120	; 0x78
   429a0:	mov	r1, r7
   429a4:	bl	114a4 <putc@plt>
   429a8:	ldrb	r0, [r4, #1]!
   429ac:	cmp	r0, #0
   429b0:	bne	429a0 <__printf_chk@plt+0x312e0>
   429b4:	mov	r0, r5
   429b8:	pop	{r4, r5, r6, r7, r8, pc}
   429bc:	b	429c8 <__printf_chk@plt+0x31308>
   429c0:	mov	r0, r6
   429c4:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   429c8:	mov	r0, r5
   429cc:	bl	42560 <__printf_chk@plt+0x30ea0>
   429d0:	bl	11498 <__cxa_end_cleanup@plt>
   429d4:	andeq	fp, r5, r4, lsl r2
   429d8:	andeq	fp, r5, r0, lsl #25
   429dc:	andeq	sp, r7, r8, ror r0
   429e0:	andeq	fp, r5, r8, lsl #25
   429e4:	muleq	r8, r8, r9
   429e8:	andeq	sp, r7, r8, rrx
   429ec:	andeq	sp, r7, r4, rrx
   429f0:	muleq	r5, r0, ip
   429f4:	push	{r4, lr}
   429f8:	mov	r4, r0
   429fc:	bl	42560 <__printf_chk@plt+0x30ea0>
   42a00:	mov	r0, r4
   42a04:	bl	5135c <_ZdlPv@@Base>
   42a08:	mov	r0, r4
   42a0c:	pop	{r4, pc}
   42a10:	mov	r0, r4
   42a14:	bl	5135c <_ZdlPv@@Base>
   42a18:	bl	11498 <__cxa_end_cleanup@plt>
   42a1c:	ldr	r0, [r0, #24]
   42a20:	bx	lr
   42a24:	push	{r4, lr}
   42a28:	mov	r4, r0
   42a2c:	bl	42464 <__printf_chk@plt+0x30da4>
   42a30:	ldr	r3, [pc, #8]	; 42a40 <__printf_chk@plt+0x31380>
   42a34:	mov	r0, r4
   42a38:	str	r3, [r4]
   42a3c:	pop	{r4, pc}
   42a40:	andeq	fp, r5, r8, ror #4
   42a44:	push	{r4, lr}
   42a48:	mov	r4, r0
   42a4c:	bl	42464 <__printf_chk@plt+0x30da4>
   42a50:	ldr	r3, [pc, #8]	; 42a60 <__printf_chk@plt+0x313a0>
   42a54:	mov	r0, r4
   42a58:	str	r3, [r4]
   42a5c:	pop	{r4, pc}
   42a60:			; <UNDEFINED> instruction: 0x0005b2bc
   42a64:	push	{r4, r5, r6, r7, r8, lr}
   42a68:	mov	r4, r0
   42a6c:	ldr	r0, [sp, #24]
   42a70:	ldr	ip, [pc, #96]	; 42ad8 <__printf_chk@plt+0x31418>
   42a74:	str	r3, [r4, #20]
   42a78:	mov	r3, #0
   42a7c:	subs	r6, r2, #0
   42a80:	mov	r5, r1
   42a84:	str	ip, [r4]
   42a88:	stmib	r4, {r0, r3}
   42a8c:	str	r3, [r4, #16]
   42a90:	str	r3, [r4, #24]
   42a94:	beq	42ac4 <__printf_chk@plt+0x31404>
   42a98:	mov	r0, #100	; 0x64
   42a9c:	bl	5130c <_Znwj@@Base>
   42aa0:	mov	r1, r6
   42aa4:	mov	r7, r0
   42aa8:	bl	37a68 <__printf_chk@plt+0x263a8>
   42aac:	str	r7, [r4, #12]
   42ab0:	ldr	r3, [pc, #36]	; 42adc <__printf_chk@plt+0x3141c>
   42ab4:	str	r5, [r4, #28]
   42ab8:	str	r3, [r4]
   42abc:	mov	r0, r4
   42ac0:	pop	{r4, r5, r6, r7, r8, pc}
   42ac4:	str	r6, [r4, #12]
   42ac8:	b	42ab0 <__printf_chk@plt+0x313f0>
   42acc:	mov	r0, r7
   42ad0:	bl	5135c <_ZdlPv@@Base>
   42ad4:	bl	11498 <__cxa_end_cleanup@plt>
   42ad8:	andeq	r9, r5, r8, lsr sp
   42adc:	andeq	sl, r5, r8, ror #31
   42ae0:	b	113d8 <_Znaj@plt>
   42ae4:	cmp	r0, #0
   42ae8:	bxeq	lr
   42aec:	b	114f8 <_ZdaPv@plt>
   42af0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42af4:	mov	r4, r0
   42af8:	ldr	r7, [sp, #36]	; 0x24
   42afc:	ldr	ip, [pc, #176]	; 42bb4 <__printf_chk@plt+0x314f4>
   42b00:	ldr	r0, [sp, #44]	; 0x2c
   42b04:	mov	r5, r2
   42b08:	ldr	r2, [sp, #40]	; 0x28
   42b0c:	mov	r9, r3
   42b10:	cmp	r7, #0
   42b14:	mov	r3, #0
   42b18:	mov	r6, r1
   42b1c:	str	ip, [r4]
   42b20:	str	r0, [r4, #4]
   42b24:	str	r2, [r4, #20]
   42b28:	str	r3, [r4, #8]
   42b2c:	str	r3, [r4, #16]
   42b30:	str	r3, [r4, #24]
   42b34:	ldr	r8, [sp, #32]
   42b38:	beq	42b8c <__printf_chk@plt+0x314cc>
   42b3c:	mov	r0, #100	; 0x64
   42b40:	bl	5130c <_Znwj@@Base>
   42b44:	mov	r1, r7
   42b48:	mov	sl, r0
   42b4c:	bl	37a68 <__printf_chk@plt+0x263a8>
   42b50:	str	sl, [r4, #12]
   42b54:	ldr	r2, [pc, #92]	; 42bb8 <__printf_chk@plt+0x314f8>
   42b58:	mov	r3, #0
   42b5c:	str	r6, [r4, #28]
   42b60:	str	r5, [r4, #32]
   42b64:	str	r9, [r4, #36]	; 0x24
   42b68:	str	r8, [r4, #40]	; 0x28
   42b6c:	mov	r1, r6
   42b70:	mov	r0, r5
   42b74:	str	r2, [r4]
   42b78:	str	r3, [r4, #44]	; 0x2c
   42b7c:	bl	3fc00 <__printf_chk@plt+0x2e540>
   42b80:	str	r0, [r4, #44]	; 0x2c
   42b84:	mov	r0, r4
   42b88:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42b8c:	str	r7, [r4, #12]
   42b90:	b	42b54 <__printf_chk@plt+0x31494>
   42b94:	ldr	r3, [pc, #32]	; 42bbc <__printf_chk@plt+0x314fc>
   42b98:	mov	r0, r4
   42b9c:	str	r3, [r4]
   42ba0:	bl	36fe0 <__printf_chk@plt+0x25920>
   42ba4:	bl	11498 <__cxa_end_cleanup@plt>
   42ba8:	mov	r0, sl
   42bac:	bl	5135c <_ZdlPv@@Base>
   42bb0:	bl	11498 <__cxa_end_cleanup@plt>
   42bb4:	andeq	r9, r5, r8, lsr sp
   42bb8:	andeq	sl, r5, r8, ror #5
   42bbc:	andeq	sl, r5, r8, ror #31
   42bc0:	ldr	r3, [r0, #32]
   42bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42bc8:	mov	r4, r0
   42bcc:	mov	r0, r3
   42bd0:	ldr	r3, [r3]
   42bd4:	sub	sp, sp, #28
   42bd8:	ldr	r3, [r3, #164]	; 0xa4
   42bdc:	blx	r3
   42be0:	subs	r5, r0, #0
   42be4:	beq	42d18 <__printf_chk@plt+0x31658>
   42be8:	ldr	r6, [pc, #356]	; 42d54 <__printf_chk@plt+0x31694>
   42bec:	ldr	r0, [r5, #8]
   42bf0:	ldr	r1, [r6, #40]	; 0x28
   42bf4:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   42bf8:	cmp	r0, #0
   42bfc:	beq	42d18 <__printf_chk@plt+0x31658>
   42c00:	ldr	r3, [r4, #36]	; 0x24
   42c04:	mov	r8, #0
   42c08:	mov	r0, r3
   42c0c:	ldr	r3, [r3]
   42c10:	ldr	r3, [r3, #168]	; 0xa8
   42c14:	blx	r3
   42c18:	ldr	r2, [r4, #36]	; 0x24
   42c1c:	ldr	r3, [r2]
   42c20:	ldr	r3, [r3, #172]	; 0xac
   42c24:	mov	fp, r0
   42c28:	mov	r0, r2
   42c2c:	blx	r3
   42c30:	ldm	r4, {r2, r9}
   42c34:	ldr	r2, [r2, #8]
   42c38:	str	r8, [r4, #4]
   42c3c:	str	r0, [sp, #20]
   42c40:	mov	r0, r4
   42c44:	blx	r2
   42c48:	mov	r7, r0
   42c4c:	mov	r0, #48	; 0x30
   42c50:	bl	5130c <_Znwj@@Base>
   42c54:	ldr	r3, [sp, #20]
   42c58:	mov	r2, r5
   42c5c:	str	r3, [sp]
   42c60:	ldr	lr, [r4, #20]
   42c64:	str	r8, [sp, #12]
   42c68:	ldr	ip, [r4, #12]
   42c6c:	ldr	r1, [r6, #40]	; 0x28
   42c70:	mov	r3, fp
   42c74:	stmib	sp, {ip, lr}
   42c78:	mov	sl, r0
   42c7c:	bl	42af0 <__printf_chk@plt+0x31430>
   42c80:	ldr	r3, [r7]
   42c84:	mov	r1, sl
   42c88:	mov	r0, r7
   42c8c:	ldr	r3, [r3, #160]	; 0xa0
   42c90:	blx	r3
   42c94:	subs	r8, r0, #0
   42c98:	mov	r0, #40	; 0x28
   42c9c:	moveq	r8, sl
   42ca0:	streq	r7, [sl, #4]
   42ca4:	bl	5130c <_Znwj@@Base>
   42ca8:	ldr	r3, [pc, #168]	; 42d58 <__printf_chk@plt+0x31698>
   42cac:	ldr	r6, [r4, #12]
   42cb0:	ldr	r2, [r4, #20]
   42cb4:	cmp	r6, #0
   42cb8:	str	r3, [r0]
   42cbc:	mov	r3, #0
   42cc0:	mov	r5, r0
   42cc4:	str	r9, [r0, #4]
   42cc8:	str	r2, [r0, #20]
   42ccc:	str	r3, [r0, #8]
   42cd0:	str	r3, [r0, #16]
   42cd4:	str	r3, [r0, #24]
   42cd8:	beq	42d28 <__printf_chk@plt+0x31668>
   42cdc:	mov	r0, #100	; 0x64
   42ce0:	bl	5130c <_Znwj@@Base>
   42ce4:	mov	r1, r6
   42ce8:	mov	r7, r0
   42cec:	bl	37a68 <__printf_chk@plt+0x263a8>
   42cf0:	str	r7, [r5, #12]
   42cf4:	ldr	r2, [pc, #96]	; 42d5c <__printf_chk@plt+0x3169c>
   42cf8:	mov	r3, #0
   42cfc:	mov	r0, r5
   42d00:	str	r4, [r5, #28]
   42d04:	str	r8, [r5, #32]
   42d08:	str	r2, [r5]
   42d0c:	str	r3, [r5, #36]	; 0x24
   42d10:	add	sp, sp, #28
   42d14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42d18:	mov	r5, r4
   42d1c:	mov	r0, r5
   42d20:	add	sp, sp, #28
   42d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42d28:	str	r6, [r0, #12]
   42d2c:	b	42cf4 <__printf_chk@plt+0x31634>
   42d30:	b	42d48 <__printf_chk@plt+0x31688>
   42d34:	mov	r0, sl
   42d38:	bl	5135c <_ZdlPv@@Base>
   42d3c:	bl	11498 <__cxa_end_cleanup@plt>
   42d40:	mov	r0, r7
   42d44:	bl	5135c <_ZdlPv@@Base>
   42d48:	mov	r0, r5
   42d4c:	bl	5135c <_ZdlPv@@Base>
   42d50:	bl	11498 <__cxa_end_cleanup@plt>
   42d54:	andeq	r5, r8, r8, ror #17
   42d58:	andeq	r9, r5, r8, lsr sp
   42d5c:	andeq	sl, r5, r8, ror sp
   42d60:	ldr	r3, [r0]
   42d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42d68:	sub	sp, sp, #28
   42d6c:	ldr	r3, [r3, #164]	; 0xa4
   42d70:	mov	r5, r0
   42d74:	blx	r3
   42d78:	subs	r6, r0, #0
   42d7c:	beq	42eb8 <__printf_chk@plt+0x317f8>
   42d80:	ldr	r4, [pc, #400]	; 42f18 <__printf_chk@plt+0x31858>
   42d84:	ldr	r0, [r6, #8]
   42d88:	ldr	r1, [r4, #40]	; 0x28
   42d8c:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   42d90:	cmp	r0, #0
   42d94:	beq	42ea8 <__printf_chk@plt+0x317e8>
   42d98:	ldr	r3, [r5]
   42d9c:	mov	r0, r5
   42da0:	mov	r8, #0
   42da4:	ldr	r3, [r3, #168]	; 0xa8
   42da8:	blx	r3
   42dac:	ldr	r3, [r5]
   42db0:	ldr	r3, [r3, #172]	; 0xac
   42db4:	mov	fp, r0
   42db8:	mov	r0, r5
   42dbc:	blx	r3
   42dc0:	ldm	r5, {r2, r9}
   42dc4:	ldr	r2, [r2, #8]
   42dc8:	str	r8, [r5, #4]
   42dcc:	str	r0, [sp, #20]
   42dd0:	mov	r0, r5
   42dd4:	blx	r2
   42dd8:	mov	r7, r0
   42ddc:	mov	r0, #48	; 0x30
   42de0:	bl	5130c <_Znwj@@Base>
   42de4:	ldr	r3, [sp, #20]
   42de8:	mov	r2, r6
   42dec:	str	r3, [sp]
   42df0:	ldr	lr, [r5, #20]
   42df4:	str	r8, [sp, #12]
   42df8:	ldr	ip, [r5, #12]
   42dfc:	ldr	r1, [r4, #40]	; 0x28
   42e00:	mov	r3, fp
   42e04:	stmib	sp, {ip, lr}
   42e08:	mov	sl, r0
   42e0c:	bl	42af0 <__printf_chk@plt+0x31430>
   42e10:	ldr	r3, [r7]
   42e14:	mov	r1, sl
   42e18:	mov	r0, r7
   42e1c:	ldr	r3, [r3, #160]	; 0xa0
   42e20:	blx	r3
   42e24:	subs	r8, r0, #0
   42e28:	mov	r0, #40	; 0x28
   42e2c:	moveq	r8, sl
   42e30:	streq	r7, [sl, #4]
   42e34:	bl	5130c <_Znwj@@Base>
   42e38:	ldr	r3, [pc, #220]	; 42f1c <__printf_chk@plt+0x3185c>
   42e3c:	ldr	r6, [r5, #12]
   42e40:	ldr	r2, [r5, #20]
   42e44:	cmp	r6, #0
   42e48:	str	r3, [r0]
   42e4c:	mov	r3, #0
   42e50:	mov	r4, r0
   42e54:	str	r9, [r0, #4]
   42e58:	str	r2, [r0, #20]
   42e5c:	str	r3, [r0, #8]
   42e60:	str	r3, [r0, #16]
   42e64:	str	r3, [r0, #24]
   42e68:	beq	42eec <__printf_chk@plt+0x3182c>
   42e6c:	mov	r0, #100	; 0x64
   42e70:	bl	5130c <_Znwj@@Base>
   42e74:	mov	r1, r6
   42e78:	mov	r7, r0
   42e7c:	bl	37a68 <__printf_chk@plt+0x263a8>
   42e80:	str	r7, [r4, #12]
   42e84:	ldr	r2, [pc, #148]	; 42f20 <__printf_chk@plt+0x31860>
   42e88:	mov	r3, #0
   42e8c:	mov	r0, r4
   42e90:	str	r5, [r4, #28]
   42e94:	str	r8, [r4, #32]
   42e98:	str	r2, [r4]
   42e9c:	str	r3, [r4, #36]	; 0x24
   42ea0:	add	sp, sp, #28
   42ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42ea8:	mov	r4, r5
   42eac:	mov	r0, r4
   42eb0:	add	sp, sp, #28
   42eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42eb8:	mov	r0, #28
   42ebc:	bl	5130c <_Znwj@@Base>
   42ec0:	ldr	r3, [pc, #92]	; 42f24 <__printf_chk@plt+0x31864>
   42ec4:	mov	r4, r0
   42ec8:	stmib	r0, {r5, r6}
   42ecc:	str	r6, [r0, #12]
   42ed0:	str	r6, [r0, #16]
   42ed4:	str	r6, [r0, #20]
   42ed8:	str	r6, [r0, #24]
   42edc:	str	r3, [r0]
   42ee0:	mov	r0, r4
   42ee4:	add	sp, sp, #28
   42ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42eec:	str	r6, [r0, #12]
   42ef0:	b	42e84 <__printf_chk@plt+0x317c4>
   42ef4:	b	42f0c <__printf_chk@plt+0x3184c>
   42ef8:	mov	r0, sl
   42efc:	bl	5135c <_ZdlPv@@Base>
   42f00:	bl	11498 <__cxa_end_cleanup@plt>
   42f04:	mov	r0, r7
   42f08:	bl	5135c <_ZdlPv@@Base>
   42f0c:	mov	r0, r4
   42f10:	bl	5135c <_ZdlPv@@Base>
   42f14:	bl	11498 <__cxa_end_cleanup@plt>
   42f18:	andeq	r5, r8, r8, ror #17
   42f1c:	andeq	r9, r5, r8, lsr sp
   42f20:	andeq	sl, r5, r8, ror sp
   42f24:	muleq	r5, r8, fp
   42f28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42f2c:	mov	r4, r0
   42f30:	ldr	r6, [pc, #400]	; 430c8 <__printf_chk@plt+0x31a08>
   42f34:	ldr	r0, [r0, #32]
   42f38:	ldr	r2, [r1, #32]
   42f3c:	sub	sp, sp, #28
   42f40:	ldr	r3, [r6]
   42f44:	cmp	r0, r2
   42f48:	str	r3, [sp, #20]
   42f4c:	bne	42f74 <__printf_chk@plt+0x318b4>
   42f50:	ldr	r2, [r4, #36]	; 0x24
   42f54:	ldr	r3, [r1, #36]	; 0x24
   42f58:	mov	r5, r1
   42f5c:	cmp	r2, r3
   42f60:	bne	42f74 <__printf_chk@plt+0x318b4>
   42f64:	ldr	r2, [r4, #40]	; 0x28
   42f68:	ldr	r3, [r1, #40]	; 0x28
   42f6c:	cmp	r2, r3
   42f70:	beq	42f94 <__printf_chk@plt+0x318d4>
   42f74:	mov	r7, #0
   42f78:	ldr	r2, [sp, #20]
   42f7c:	ldr	r3, [r6]
   42f80:	mov	r0, r7
   42f84:	cmp	r2, r3
   42f88:	bne	430a0 <__printf_chk@plt+0x319e0>
   42f8c:	add	sp, sp, #28
   42f90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42f94:	ldr	r2, [r1, #28]
   42f98:	ldr	r1, [r4, #28]
   42f9c:	bl	3ffd0 <__printf_chk@plt+0x2e910>
   42fa0:	subs	r8, r0, #0
   42fa4:	beq	42ff4 <__printf_chk@plt+0x31934>
   42fa8:	mov	r3, #0
   42fac:	ldr	r9, [r4, #4]
   42fb0:	mov	r0, #56	; 0x38
   42fb4:	str	r3, [r4, #4]
   42fb8:	bl	113d8 <_Znaj@plt>
   42fbc:	ldr	r2, [r4, #12]
   42fc0:	ldr	ip, [r5, #20]
   42fc4:	str	r9, [sp, #12]
   42fc8:	ldr	r3, [r4, #40]	; 0x28
   42fcc:	mov	r1, r8
   42fd0:	stmib	sp, {r2, ip}
   42fd4:	str	r3, [sp]
   42fd8:	ldrd	r2, [r4, #32]
   42fdc:	mov	r7, r0
   42fe0:	bl	42af0 <__printf_chk@plt+0x31430>
   42fe4:	ldr	r3, [pc, #224]	; 430cc <__printf_chk@plt+0x31a0c>
   42fe8:	strd	r4, [r7, #48]	; 0x30
   42fec:	str	r3, [r7]
   42ff0:	b	42f78 <__printf_chk@plt+0x318b8>
   42ff4:	ldr	r2, [r4, #32]
   42ff8:	ldr	r3, [r2, #24]
   42ffc:	cmp	r3, #0
   43000:	beq	42f74 <__printf_chk@plt+0x318b4>
   43004:	ldr	r3, [r2, #12]
   43008:	ldr	r0, [r2, #8]
   4300c:	ldr	r1, [r4, #28]
   43010:	ldr	r2, [r5, #28]
   43014:	bl	4d8b4 <__printf_chk@plt+0x3c1f4>
   43018:	subs	r1, r0, #0
   4301c:	beq	42f74 <__printf_chk@plt+0x318b4>
   43020:	add	r0, sp, #16
   43024:	bl	4a7f4 <__printf_chk@plt+0x39134>
   43028:	ldr	fp, [r4, #4]
   4302c:	mov	r0, #40	; 0x28
   43030:	str	r8, [r4, #4]
   43034:	ldr	sl, [sp, #16]
   43038:	bl	5130c <_Znwj@@Base>
   4303c:	ldr	r9, [r4, #12]
   43040:	ldr	r2, [pc, #136]	; 430d0 <__printf_chk@plt+0x31a10>
   43044:	ldr	r3, [r5, #20]
   43048:	cmp	r9, #0
   4304c:	mov	r7, r0
   43050:	str	fp, [r0, #4]
   43054:	str	r8, [r0, #8]
   43058:	str	r8, [r0, #16]
   4305c:	str	r8, [r0, #24]
   43060:	str	r2, [r0]
   43064:	str	r3, [r0, #20]
   43068:	beq	43098 <__printf_chk@plt+0x319d8>
   4306c:	mov	r0, #100	; 0x64
   43070:	bl	5130c <_Znwj@@Base>
   43074:	mov	r1, r9
   43078:	mov	r8, r0
   4307c:	bl	37a68 <__printf_chk@plt+0x263a8>
   43080:	str	r8, [r7, #12]
   43084:	ldr	r3, [pc, #72]	; 430d4 <__printf_chk@plt+0x31a14>
   43088:	str	sl, [r7, #28]
   4308c:	strd	r4, [r7, #32]
   43090:	str	r3, [r7]
   43094:	b	42f78 <__printf_chk@plt+0x318b8>
   43098:	str	r9, [r0, #12]
   4309c:	b	43084 <__printf_chk@plt+0x319c4>
   430a0:	bl	1148c <__stack_chk_fail@plt>
   430a4:	mov	r0, r7
   430a8:	bl	114f8 <_ZdaPv@plt>
   430ac:	bl	11498 <__cxa_end_cleanup@plt>
   430b0:	mov	r0, r8
   430b4:	bl	5135c <_ZdlPv@@Base>
   430b8:	mov	r0, r7
   430bc:	bl	5135c <_ZdlPv@@Base>
   430c0:	bl	11498 <__cxa_end_cleanup@plt>
   430c4:	b	430b8 <__printf_chk@plt+0x319f8>
   430c8:	andeq	ip, r7, r0, lsl sp
   430cc:	andeq	sl, r5, r8, lsr sl
   430d0:	andeq	r9, r5, r8, lsr sp
   430d4:	muleq	r5, r8, r8
   430d8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   430dc:	mov	r4, r0
   430e0:	ldr	r5, [sp, #48]	; 0x30
   430e4:	ldr	lr, [pc, #140]	; 43178 <__printf_chk@plt+0x31ab8>
   430e8:	ldr	ip, [sp, #56]	; 0x38
   430ec:	ldr	r0, [sp, #52]	; 0x34
   430f0:	mov	r7, r3
   430f4:	cmp	r5, #0
   430f8:	mov	r3, #0
   430fc:	mov	r9, r1
   43100:	mov	r8, r2
   43104:	str	lr, [r4]
   43108:	str	ip, [r4, #4]
   4310c:	str	r0, [r4, #20]
   43110:	str	r3, [r4, #8]
   43114:	str	r3, [r4, #16]
   43118:	str	r3, [r4, #24]
   4311c:	ldr	sl, [sp, #40]	; 0x28
   43120:	ldr	r6, [sp, #44]	; 0x2c
   43124:	beq	43164 <__printf_chk@plt+0x31aa4>
   43128:	mov	r0, #100	; 0x64
   4312c:	bl	5130c <_Znwj@@Base>
   43130:	mov	r1, r5
   43134:	mov	fp, r0
   43138:	bl	37a68 <__printf_chk@plt+0x263a8>
   4313c:	str	fp, [r4, #12]
   43140:	ldr	r3, [pc, #52]	; 4317c <__printf_chk@plt+0x31abc>
   43144:	str	r9, [r4, #28]
   43148:	str	r8, [r4, #32]
   4314c:	str	r7, [r4, #36]	; 0x24
   43150:	str	sl, [r4, #40]	; 0x28
   43154:	str	r6, [r4, #44]	; 0x2c
   43158:	str	r3, [r4]
   4315c:	mov	r0, r4
   43160:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43164:	str	r5, [r4, #12]
   43168:	b	43140 <__printf_chk@plt+0x31a80>
   4316c:	mov	r0, fp
   43170:	bl	5135c <_ZdlPv@@Base>
   43174:	bl	11498 <__cxa_end_cleanup@plt>
   43178:	andeq	r9, r5, r8, lsr sp
   4317c:	andeq	sl, r5, r8, ror #5
   43180:	push	{r4, r5, r6, lr}
   43184:	sub	sp, sp, #16
   43188:	ldr	r4, [sp, #44]	; 0x2c
   4318c:	ldr	lr, [sp, #48]	; 0x30
   43190:	ldr	r5, [sp, #32]
   43194:	ldr	ip, [sp, #52]	; 0x34
   43198:	str	r5, [sp]
   4319c:	stmib	sp, {r4, lr}
   431a0:	str	ip, [sp, #12]
   431a4:	mov	r4, r0
   431a8:	ldr	r6, [sp, #36]	; 0x24
   431ac:	ldr	r5, [sp, #40]	; 0x28
   431b0:	bl	42af0 <__printf_chk@plt+0x31430>
   431b4:	ldr	r3, [pc, #20]	; 431d0 <__printf_chk@plt+0x31b10>
   431b8:	mov	r0, r4
   431bc:	str	r6, [r4, #48]	; 0x30
   431c0:	str	r5, [r4, #52]	; 0x34
   431c4:	str	r3, [r4]
   431c8:	add	sp, sp, #16
   431cc:	pop	{r4, r5, r6, pc}
   431d0:	andeq	sl, r5, r8, lsr sl
   431d4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   431d8:	mov	r4, r0
   431dc:	ldr	r6, [pc, #156]	; 43280 <__printf_chk@plt+0x31bc0>
   431e0:	ldr	r5, [sp, #56]	; 0x38
   431e4:	ldr	lr, [sp, #64]	; 0x40
   431e8:	mov	r0, #0
   431ec:	ldr	ip, [sp, #60]	; 0x3c
   431f0:	cmp	r5, r0
   431f4:	stm	r4, {r6, lr}
   431f8:	mov	sl, r1
   431fc:	mov	r9, r2
   43200:	mov	r8, r3
   43204:	str	ip, [r4, #20]
   43208:	str	r0, [r4, #8]
   4320c:	str	r0, [r4, #16]
   43210:	str	r0, [r4, #24]
   43214:	ldr	r7, [sp, #40]	; 0x28
   43218:	ldr	r6, [sp, #44]	; 0x2c
   4321c:	beq	4326c <__printf_chk@plt+0x31bac>
   43220:	mov	r0, #100	; 0x64
   43224:	bl	5130c <_Znwj@@Base>
   43228:	mov	r1, r5
   4322c:	mov	fp, r0
   43230:	bl	37a68 <__printf_chk@plt+0x263a8>
   43234:	str	fp, [r4, #12]
   43238:	ldr	r2, [sp, #48]	; 0x30
   4323c:	ldr	r3, [pc, #64]	; 43284 <__printf_chk@plt+0x31bc4>
   43240:	str	r2, [r4, #48]	; 0x30
   43244:	ldr	r2, [sp, #52]	; 0x34
   43248:	str	sl, [r4, #28]
   4324c:	str	r9, [r4, #32]
   43250:	str	r8, [r4, #36]	; 0x24
   43254:	str	r7, [r4, #40]	; 0x28
   43258:	str	r6, [r4, #44]	; 0x2c
   4325c:	str	r2, [r4, #52]	; 0x34
   43260:	str	r3, [r4]
   43264:	mov	r0, r4
   43268:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4326c:	str	r5, [r4, #12]
   43270:	b	43238 <__printf_chk@plt+0x31b78>
   43274:	mov	r0, fp
   43278:	bl	5135c <_ZdlPv@@Base>
   4327c:	bl	11498 <__cxa_end_cleanup@plt>
   43280:	andeq	r9, r5, r8, lsr sp
   43284:	andeq	sl, r5, r8, lsr sl
   43288:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4328c:	mov	r4, r0
   43290:	ldr	r5, [sp, #32]
   43294:	mov	r6, r3
   43298:	ldr	r3, [sp, #36]	; 0x24
   4329c:	ldr	r0, [pc, #116]	; 43318 <__printf_chk@plt+0x31c58>
   432a0:	mov	r7, r2
   432a4:	ldr	r2, [sp, #40]	; 0x28
   432a8:	str	r3, [r4, #20]
   432ac:	cmp	r5, #0
   432b0:	mov	r3, #0
   432b4:	mov	r8, r1
   432b8:	str	r0, [r4]
   432bc:	str	r2, [r4, #4]
   432c0:	str	r3, [r4, #8]
   432c4:	str	r3, [r4, #16]
   432c8:	str	r3, [r4, #24]
   432cc:	beq	43304 <__printf_chk@plt+0x31c44>
   432d0:	mov	r0, #100	; 0x64
   432d4:	bl	5130c <_Znwj@@Base>
   432d8:	mov	r1, r5
   432dc:	mov	r9, r0
   432e0:	bl	37a68 <__printf_chk@plt+0x263a8>
   432e4:	str	r9, [r4, #12]
   432e8:	ldr	r3, [pc, #44]	; 4331c <__printf_chk@plt+0x31c5c>
   432ec:	str	r8, [r4, #28]
   432f0:	str	r7, [r4, #32]
   432f4:	str	r6, [r4, #36]	; 0x24
   432f8:	str	r3, [r4]
   432fc:	mov	r0, r4
   43300:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43304:	str	r5, [r4, #12]
   43308:	b	432e8 <__printf_chk@plt+0x31c28>
   4330c:	mov	r0, r9
   43310:	bl	5135c <_ZdlPv@@Base>
   43314:	bl	11498 <__cxa_end_cleanup@plt>
   43318:	andeq	r9, r5, r8, lsr sp
   4331c:	muleq	r5, r8, r8
   43320:	push	{r4, r5, r6, r7, r8, lr}
   43324:	mov	r4, r0
   43328:	ldr	ip, [pc, #124]	; 433ac <__printf_chk@plt+0x31cec>
   4332c:	ldr	r0, [sp, #28]
   43330:	mov	r6, r1
   43334:	ldr	r1, [sp, #24]
   43338:	mov	r5, r2
   4333c:	subs	r7, r3, #0
   43340:	mov	r2, #0
   43344:	str	ip, [r4]
   43348:	str	r0, [r4, #4]
   4334c:	str	r1, [r4, #20]
   43350:	str	r2, [r4, #8]
   43354:	str	r2, [r4, #16]
   43358:	str	r2, [r4, #24]
   4335c:	beq	43398 <__printf_chk@plt+0x31cd8>
   43360:	mov	r0, #100	; 0x64
   43364:	bl	5130c <_Znwj@@Base>
   43368:	mov	r1, r7
   4336c:	mov	r8, r0
   43370:	bl	37a68 <__printf_chk@plt+0x263a8>
   43374:	str	r8, [r4, #12]
   43378:	ldr	r2, [pc, #48]	; 433b0 <__printf_chk@plt+0x31cf0>
   4337c:	mov	r3, #0
   43380:	str	r6, [r4, #28]
   43384:	str	r5, [r4, #32]
   43388:	str	r2, [r4]
   4338c:	str	r3, [r4, #36]	; 0x24
   43390:	mov	r0, r4
   43394:	pop	{r4, r5, r6, r7, r8, pc}
   43398:	str	r7, [r4, #12]
   4339c:	b	43378 <__printf_chk@plt+0x31cb8>
   433a0:	mov	r0, r8
   433a4:	bl	5135c <_ZdlPv@@Base>
   433a8:	bl	11498 <__cxa_end_cleanup@plt>
   433ac:	andeq	r9, r5, r8, lsr sp
   433b0:	andeq	sl, r5, r8, ror sp
   433b4:	push	{r4, r5, r6, lr}
   433b8:	subs	r4, r0, #0
   433bc:	beq	43408 <__printf_chk@plt+0x31d48>
   433c0:	mov	r5, #0
   433c4:	b	433cc <__printf_chk@plt+0x31d0c>
   433c8:	mov	r5, r0
   433cc:	ldr	r3, [r4]
   433d0:	mov	r0, r4
   433d4:	ldr	r3, [r3, #8]
   433d8:	blx	r3
   433dc:	str	r5, [r0, #4]
   433e0:	ldr	r4, [r4, #4]
   433e4:	cmp	r4, #0
   433e8:	bne	433c8 <__printf_chk@plt+0x31d08>
   433ec:	cmp	r5, #0
   433f0:	str	r4, [r0, #4]
   433f4:	popeq	{r4, r5, r6, pc}
   433f8:	mov	r4, r0
   433fc:	mov	r0, r5
   43400:	ldr	r5, [r5, #4]
   43404:	b	433ec <__printf_chk@plt+0x31d2c>
   43408:	mov	r0, r4
   4340c:	pop	{r4, r5, r6, pc}
   43410:	cmp	r0, #0
   43414:	bxeq	lr
   43418:	push	{r4, lr}
   4341c:	ldm	r0, {r3, r4}
   43420:	ldr	r3, [r3, #4]
   43424:	blx	r3
   43428:	subs	r0, r4, #0
   4342c:	bne	4341c <__printf_chk@plt+0x31d5c>
   43430:	pop	{r4, pc}
   43434:	ldr	ip, [pc, #32]	; 4345c <__printf_chk@plt+0x31d9c>
   43438:	mov	r2, #0
   4343c:	str	r1, [r0, #4]
   43440:	str	ip, [r0]
   43444:	str	r2, [r0, #8]
   43448:	str	r2, [r0, #12]
   4344c:	str	r2, [r0, #16]
   43450:	str	r2, [r0, #20]
   43454:	str	r2, [r0, #24]
   43458:	bx	lr
   4345c:	muleq	r5, r8, fp
   43460:	push	{r4, r5, r6, r7, r8, lr}
   43464:	mov	r4, r0
   43468:	ldr	ip, [pc, #156]	; 4350c <__printf_chk@plt+0x31e4c>
   4346c:	ldr	r0, [sp, #28]
   43470:	mov	r5, r1
   43474:	ldr	r1, [sp, #24]
   43478:	mov	r6, r2
   4347c:	subs	r7, r3, #0
   43480:	mov	r2, #0
   43484:	str	ip, [r4]
   43488:	str	r0, [r4, #4]
   4348c:	str	r1, [r4, #20]
   43490:	str	r2, [r4, #8]
   43494:	str	r2, [r4, #16]
   43498:	str	r2, [r4, #24]
   4349c:	beq	434d8 <__printf_chk@plt+0x31e18>
   434a0:	mov	r0, #100	; 0x64
   434a4:	bl	5130c <_Znwj@@Base>
   434a8:	mov	r1, r7
   434ac:	mov	r8, r0
   434b0:	bl	37a68 <__printf_chk@plt+0x263a8>
   434b4:	str	r8, [r4, #12]
   434b8:	ldr	r3, [pc, #80]	; 43510 <__printf_chk@plt+0x31e50>
   434bc:	cmp	r5, #0
   434c0:	str	r5, [r4, #28]
   434c4:	str	r6, [r4, #32]
   434c8:	str	r3, [r4]
   434cc:	beq	434e0 <__printf_chk@plt+0x31e20>
   434d0:	mov	r0, r4
   434d4:	pop	{r4, r5, r6, r7, r8, pc}
   434d8:	str	r7, [r4, #12]
   434dc:	b	434b8 <__printf_chk@plt+0x31df8>
   434e0:	ldr	r1, [pc, #44]	; 43514 <__printf_chk@plt+0x31e54>
   434e4:	ldr	r0, [pc, #44]	; 43518 <__printf_chk@plt+0x31e58>
   434e8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   434ec:	mov	r0, r4
   434f0:	pop	{r4, r5, r6, r7, r8, pc}
   434f4:	mov	r0, r4
   434f8:	bl	36fe0 <__printf_chk@plt+0x25920>
   434fc:	bl	11498 <__cxa_end_cleanup@plt>
   43500:	mov	r0, r8
   43504:	bl	5135c <_ZdlPv@@Base>
   43508:	bl	11498 <__cxa_end_cleanup@plt>
   4350c:	andeq	r9, r5, r8, lsr sp
   43510:	andeq	sl, r5, r8, lsl pc
   43514:			; <UNDEFINED> instruction: 0x0005babc
   43518:	andeq	r0, r0, pc, asr #20
   4351c:	ldr	r3, [r0]
   43520:	push	{r4, r5, r6, r7, lr}
   43524:	sub	sp, sp, #12
   43528:	ldr	r3, [r3, #36]	; 0x24
   4352c:	mov	r4, r0
   43530:	mov	r6, r1
   43534:	blx	r3
   43538:	subs	r5, r0, #0
   4353c:	bne	4354c <__printf_chk@plt+0x31e8c>
   43540:	mov	r0, r4
   43544:	add	sp, sp, #12
   43548:	pop	{r4, r5, r6, r7, pc}
   4354c:	ldr	r3, [r6]
   43550:	mov	r2, #0
   43554:	add	r3, r3, r5
   43558:	ldr	r7, [r4, #4]
   4355c:	mov	r0, #36	; 0x24
   43560:	str	r2, [r4, #4]
   43564:	str	r3, [r6]
   43568:	bl	5130c <_Znwj@@Base>
   4356c:	ldr	r3, [r4, #12]
   43570:	str	r7, [sp, #4]
   43574:	ldr	r1, [r4, #20]
   43578:	mov	r2, r5
   4357c:	str	r1, [sp]
   43580:	mov	r1, r4
   43584:	mov	r6, r0
   43588:	bl	43460 <__printf_chk@plt+0x31da0>
   4358c:	mov	r4, r6
   43590:	mov	r0, r4
   43594:	add	sp, sp, #12
   43598:	pop	{r4, r5, r6, r7, pc}
   4359c:	mov	r0, r6
   435a0:	bl	5135c <_ZdlPv@@Base>
   435a4:	bl	11498 <__cxa_end_cleanup@plt>
   435a8:	push	{r4, r5, r6, r7, lr}
   435ac:	mov	r4, r0
   435b0:	ldr	r0, [r0, #28]
   435b4:	ldr	r5, [pc, #92]	; 43618 <__printf_chk@plt+0x31f58>
   435b8:	sub	sp, sp, #12
   435bc:	ldr	r3, [r0]
   435c0:	ldr	ip, [r5]
   435c4:	mov	r6, #0
   435c8:	str	ip, [sp, #4]
   435cc:	ldr	r3, [r3, #88]	; 0x58
   435d0:	blx	r3
   435d4:	mov	r1, sp
   435d8:	str	r6, [sp]
   435dc:	bl	4351c <__printf_chk@plt+0x31e5c>
   435e0:	ldr	r3, [r4]
   435e4:	str	r6, [r4, #28]
   435e8:	ldr	r3, [r3, #4]
   435ec:	mov	r7, r0
   435f0:	mov	r0, r4
   435f4:	blx	r3
   435f8:	ldr	r2, [sp, #4]
   435fc:	ldr	r3, [r5]
   43600:	cmp	r2, r3
   43604:	bne	43614 <__printf_chk@plt+0x31f54>
   43608:	mov	r0, r7
   4360c:	add	sp, sp, #12
   43610:	pop	{r4, r5, r6, r7, pc}
   43614:	bl	1148c <__stack_chk_fail@plt>
   43618:	andeq	ip, r7, r0, lsl sp
   4361c:	ldr	r3, [r0, #28]
   43620:	push	{r4, r5, r6, r7, lr}
   43624:	mov	r4, r0
   43628:	mov	r0, r3
   4362c:	ldr	r3, [r3]
   43630:	sub	sp, sp, #12
   43634:	ldr	r3, [r3, #8]
   43638:	blx	r3
   4363c:	ldr	r7, [r4, #32]
   43640:	mov	r6, r0
   43644:	mov	r0, #36	; 0x24
   43648:	bl	5130c <_Znwj@@Base>
   4364c:	ldr	r3, [r4, #20]
   43650:	mov	ip, #0
   43654:	str	r3, [sp]
   43658:	mov	r2, r7
   4365c:	ldr	r3, [r4, #12]
   43660:	mov	r1, r6
   43664:	str	ip, [sp, #4]
   43668:	mov	r5, r0
   4366c:	bl	43460 <__printf_chk@plt+0x31da0>
   43670:	mov	r0, r5
   43674:	add	sp, sp, #12
   43678:	pop	{r4, r5, r6, r7, pc}
   4367c:	mov	r0, r5
   43680:	bl	5135c <_ZdlPv@@Base>
   43684:	bl	11498 <__cxa_end_cleanup@plt>
   43688:	push	{lr}		; (str lr, [sp, #-4]!)
   4368c:	ldr	lr, [sp, #8]
   43690:	str	r1, [r0, #28]
   43694:	ldr	r1, [pc, #44]	; 436c8 <__printf_chk@plt+0x32008>
   43698:	strb	r2, [r0, #32]
   4369c:	ldr	r2, [sp, #4]
   436a0:	strb	r3, [r0, #33]	; 0x21
   436a4:	mov	r3, #0
   436a8:	stm	r0, {r1, lr}
   436ac:	str	r2, [r0, #36]	; 0x24
   436b0:	str	r3, [r0, #8]
   436b4:	str	r3, [r0, #12]
   436b8:	str	r3, [r0, #16]
   436bc:	str	r3, [r0, #20]
   436c0:	str	r3, [r0, #24]
   436c4:	pop	{pc}		; (ldr pc, [sp], #4)
   436c8:	andeq	sl, r5, r8, lsr #12
   436cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   436d0:	mov	r4, r0
   436d4:	ldr	r5, [sp, #36]	; 0x24
   436d8:	ldr	ip, [pc, #132]	; 43764 <__printf_chk@plt+0x320a4>
   436dc:	ldr	r0, [sp, #44]	; 0x2c
   436e0:	mov	r8, r2
   436e4:	ldr	r2, [sp, #40]	; 0x28
   436e8:	mov	r7, r3
   436ec:	cmp	r5, #0
   436f0:	mov	r3, #0
   436f4:	mov	r9, r1
   436f8:	str	ip, [r4]
   436fc:	str	r0, [r4, #4]
   43700:	str	r2, [r4, #20]
   43704:	str	r3, [r4, #8]
   43708:	str	r3, [r4, #16]
   4370c:	str	r3, [r4, #24]
   43710:	ldr	r6, [sp, #32]
   43714:	beq	43750 <__printf_chk@plt+0x32090>
   43718:	mov	r0, #100	; 0x64
   4371c:	bl	5130c <_Znwj@@Base>
   43720:	mov	r1, r5
   43724:	mov	sl, r0
   43728:	bl	37a68 <__printf_chk@plt+0x263a8>
   4372c:	str	sl, [r4, #12]
   43730:	ldr	r3, [pc, #48]	; 43768 <__printf_chk@plt+0x320a8>
   43734:	str	r9, [r4, #28]
   43738:	strb	r8, [r4, #32]
   4373c:	strb	r7, [r4, #33]	; 0x21
   43740:	str	r6, [r4, #36]	; 0x24
   43744:	str	r3, [r4]
   43748:	mov	r0, r4
   4374c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43750:	str	r5, [r4, #12]
   43754:	b	43730 <__printf_chk@plt+0x32070>
   43758:	mov	r0, sl
   4375c:	bl	5135c <_ZdlPv@@Base>
   43760:	bl	11498 <__cxa_end_cleanup@plt>
   43764:	andeq	r9, r5, r8, lsr sp
   43768:	andeq	sl, r5, r8, lsr #12
   4376c:	push	{r4, r5, r6, r7, r8, lr}
   43770:	mov	r5, r0
   43774:	mov	r0, #32
   43778:	ldr	r7, [r5, #28]
   4377c:	bl	5130c <_Znwj@@Base>
   43780:	ldr	r6, [r5, #12]
   43784:	ldr	r1, [pc, #116]	; 43800 <__printf_chk@plt+0x32140>
   43788:	ldr	r2, [r5, #20]
   4378c:	mov	r3, #0
   43790:	cmp	r6, #0
   43794:	mov	r4, r0
   43798:	str	r1, [r0]
   4379c:	str	r2, [r0, #20]
   437a0:	str	r3, [r0, #4]
   437a4:	str	r3, [r0, #8]
   437a8:	str	r3, [r0, #16]
   437ac:	str	r3, [r0, #24]
   437b0:	beq	437e0 <__printf_chk@plt+0x32120>
   437b4:	mov	r0, #100	; 0x64
   437b8:	bl	5130c <_Znwj@@Base>
   437bc:	mov	r1, r6
   437c0:	mov	r5, r0
   437c4:	bl	37a68 <__printf_chk@plt+0x263a8>
   437c8:	str	r5, [r4, #12]
   437cc:	ldr	r3, [pc, #48]	; 43804 <__printf_chk@plt+0x32144>
   437d0:	str	r7, [r4, #28]
   437d4:	str	r3, [r4]
   437d8:	mov	r0, r4
   437dc:	pop	{r4, r5, r6, r7, r8, pc}
   437e0:	str	r6, [r0, #12]
   437e4:	b	437cc <__printf_chk@plt+0x3210c>
   437e8:	mov	r0, r5
   437ec:	bl	5135c <_ZdlPv@@Base>
   437f0:	mov	r0, r4
   437f4:	bl	5135c <_ZdlPv@@Base>
   437f8:	bl	11498 <__cxa_end_cleanup@plt>
   437fc:	b	437f0 <__printf_chk@plt+0x32130>
   43800:	andeq	r9, r5, r8, lsr sp
   43804:	andeq	r5, r5, r4, asr #19
   43808:	push	{r4, r5, r6, r7, r8, lr}
   4380c:	mov	r4, r0
   43810:	ldr	ip, [pc, #100]	; 4387c <__printf_chk@plt+0x321bc>
   43814:	mov	r0, #0
   43818:	subs	r6, r2, #0
   4381c:	str	r3, [r4, #20]
   43820:	mov	r5, r1
   43824:	str	ip, [r4]
   43828:	str	r0, [r4, #4]
   4382c:	str	r0, [r4, #8]
   43830:	str	r0, [r4, #16]
   43834:	str	r0, [r4, #24]
   43838:	beq	43868 <__printf_chk@plt+0x321a8>
   4383c:	mov	r0, #100	; 0x64
   43840:	bl	5130c <_Znwj@@Base>
   43844:	mov	r1, r6
   43848:	mov	r7, r0
   4384c:	bl	37a68 <__printf_chk@plt+0x263a8>
   43850:	str	r7, [r4, #12]
   43854:	ldr	r3, [pc, #36]	; 43880 <__printf_chk@plt+0x321c0>
   43858:	str	r5, [r4, #28]
   4385c:	str	r3, [r4]
   43860:	mov	r0, r4
   43864:	pop	{r4, r5, r6, r7, r8, pc}
   43868:	str	r6, [r4, #12]
   4386c:	b	43854 <__printf_chk@plt+0x32194>
   43870:	mov	r0, r7
   43874:	bl	5135c <_ZdlPv@@Base>
   43878:	bl	11498 <__cxa_end_cleanup@plt>
   4387c:	andeq	r9, r5, r8, lsr sp
   43880:	andeq	r5, r5, r4, asr #19
   43884:	ldr	ip, [pc, #36]	; 438b0 <__printf_chk@plt+0x321f0>
   43888:	mov	r2, #0
   4388c:	str	r1, [r0, #28]
   43890:	str	ip, [r0]
   43894:	str	r2, [r0, #4]
   43898:	str	r2, [r0, #8]
   4389c:	str	r2, [r0, #12]
   438a0:	str	r2, [r0, #16]
   438a4:	str	r2, [r0, #20]
   438a8:	str	r2, [r0, #24]
   438ac:	bx	lr
   438b0:	andeq	r5, r5, r4, asr #19
   438b4:	push	{r4, r5, r6, r7, r8, lr}
   438b8:	mov	r5, r0
   438bc:	mov	r0, #32
   438c0:	ldr	r7, [r5, #28]
   438c4:	bl	5130c <_Znwj@@Base>
   438c8:	ldr	r6, [r5, #12]
   438cc:	ldr	r1, [pc, #116]	; 43948 <__printf_chk@plt+0x32288>
   438d0:	ldr	r2, [r5, #20]
   438d4:	mov	r3, #0
   438d8:	cmp	r6, #0
   438dc:	mov	r4, r0
   438e0:	str	r1, [r0]
   438e4:	str	r2, [r0, #20]
   438e8:	str	r3, [r0, #4]
   438ec:	str	r3, [r0, #8]
   438f0:	str	r3, [r0, #16]
   438f4:	str	r3, [r0, #24]
   438f8:	beq	43928 <__printf_chk@plt+0x32268>
   438fc:	mov	r0, #100	; 0x64
   43900:	bl	5130c <_Znwj@@Base>
   43904:	mov	r1, r6
   43908:	mov	r5, r0
   4390c:	bl	37a68 <__printf_chk@plt+0x263a8>
   43910:	str	r5, [r4, #12]
   43914:	ldr	r3, [pc, #48]	; 4394c <__printf_chk@plt+0x3228c>
   43918:	str	r7, [r4, #28]
   4391c:	str	r3, [r4]
   43920:	mov	r0, r4
   43924:	pop	{r4, r5, r6, r7, r8, pc}
   43928:	str	r6, [r0, #12]
   4392c:	b	43914 <__printf_chk@plt+0x32254>
   43930:	mov	r0, r5
   43934:	bl	5135c <_ZdlPv@@Base>
   43938:	mov	r0, r4
   4393c:	bl	5135c <_ZdlPv@@Base>
   43940:	bl	11498 <__cxa_end_cleanup@plt>
   43944:	b	43938 <__printf_chk@plt+0x32278>
   43948:	andeq	r9, r5, r8, lsr sp
   4394c:	muleq	r5, r4, sl
   43950:	push	{r4, r5, r6, r7, r8, lr}
   43954:	mov	r4, r0
   43958:	ldr	ip, [pc, #100]	; 439c4 <__printf_chk@plt+0x32304>
   4395c:	mov	r0, #0
   43960:	subs	r6, r2, #0
   43964:	str	r3, [r4, #20]
   43968:	mov	r5, r1
   4396c:	str	ip, [r4]
   43970:	str	r0, [r4, #4]
   43974:	str	r0, [r4, #8]
   43978:	str	r0, [r4, #16]
   4397c:	str	r0, [r4, #24]
   43980:	beq	439b0 <__printf_chk@plt+0x322f0>
   43984:	mov	r0, #100	; 0x64
   43988:	bl	5130c <_Znwj@@Base>
   4398c:	mov	r1, r6
   43990:	mov	r7, r0
   43994:	bl	37a68 <__printf_chk@plt+0x263a8>
   43998:	str	r7, [r4, #12]
   4399c:	ldr	r3, [pc, #36]	; 439c8 <__printf_chk@plt+0x32308>
   439a0:	str	r5, [r4, #28]
   439a4:	str	r3, [r4]
   439a8:	mov	r0, r4
   439ac:	pop	{r4, r5, r6, r7, r8, pc}
   439b0:	str	r6, [r4, #12]
   439b4:	b	4399c <__printf_chk@plt+0x322dc>
   439b8:	mov	r0, r7
   439bc:	bl	5135c <_ZdlPv@@Base>
   439c0:	bl	11498 <__cxa_end_cleanup@plt>
   439c4:	andeq	r9, r5, r8, lsr sp
   439c8:	muleq	r5, r4, sl
   439cc:	ldr	ip, [pc, #36]	; 439f8 <__printf_chk@plt+0x32338>
   439d0:	mov	r2, #0
   439d4:	str	r1, [r0, #28]
   439d8:	str	ip, [r0]
   439dc:	str	r2, [r0, #4]
   439e0:	str	r2, [r0, #8]
   439e4:	str	r2, [r0, #12]
   439e8:	str	r2, [r0, #16]
   439ec:	str	r2, [r0, #20]
   439f0:	str	r2, [r0, #24]
   439f4:	bx	lr
   439f8:	muleq	r5, r4, sl
   439fc:	push	{lr}		; (str lr, [sp, #-4]!)
   43a00:	mov	ip, #0
   43a04:	ldr	lr, [pc, #36]	; 43a30 <__printf_chk@plt+0x32370>
   43a08:	str	r1, [r0, #28]
   43a0c:	str	r2, [r0, #32]
   43a10:	str	lr, [r0]
   43a14:	str	ip, [r0, #4]
   43a18:	str	ip, [r0, #8]
   43a1c:	str	ip, [r0, #12]
   43a20:	str	ip, [r0, #16]
   43a24:	str	ip, [r0, #20]
   43a28:	str	ip, [r0, #24]
   43a2c:	pop	{pc}		; (ldr pc, [sp], #4)
   43a30:	andeq	r9, r5, r8, lsr #31
   43a34:	push	{r4, r5, r6, r7, r8, lr}
   43a38:	mov	r4, r0
   43a3c:	ldr	ip, [pc, #112]	; 43ab4 <__printf_chk@plt+0x323f4>
   43a40:	ldr	r0, [sp, #24]
   43a44:	mov	r5, r2
   43a48:	subs	r7, r3, #0
   43a4c:	mov	r2, #0
   43a50:	mov	r6, r1
   43a54:	str	ip, [r4]
   43a58:	str	r0, [r4, #20]
   43a5c:	str	r2, [r4, #4]
   43a60:	str	r2, [r4, #8]
   43a64:	str	r2, [r4, #16]
   43a68:	str	r2, [r4, #24]
   43a6c:	beq	43aa0 <__printf_chk@plt+0x323e0>
   43a70:	mov	r0, #100	; 0x64
   43a74:	bl	5130c <_Znwj@@Base>
   43a78:	mov	r1, r7
   43a7c:	mov	r8, r0
   43a80:	bl	37a68 <__printf_chk@plt+0x263a8>
   43a84:	str	r8, [r4, #12]
   43a88:	ldr	r3, [pc, #40]	; 43ab8 <__printf_chk@plt+0x323f8>
   43a8c:	str	r6, [r4, #28]
   43a90:	str	r5, [r4, #32]
   43a94:	str	r3, [r4]
   43a98:	mov	r0, r4
   43a9c:	pop	{r4, r5, r6, r7, r8, pc}
   43aa0:	str	r7, [r4, #12]
   43aa4:	b	43a88 <__printf_chk@plt+0x323c8>
   43aa8:	mov	r0, r8
   43aac:	bl	5135c <_ZdlPv@@Base>
   43ab0:	bl	11498 <__cxa_end_cleanup@plt>
   43ab4:	andeq	r9, r5, r8, lsr sp
   43ab8:	andeq	r9, r5, r8, lsr #31
   43abc:	push	{lr}		; (str lr, [sp, #-4]!)
   43ac0:	ldr	lr, [pc, #40]	; 43af0 <__printf_chk@plt+0x32430>
   43ac4:	str	r3, [r0, #4]
   43ac8:	mov	r3, #0
   43acc:	str	r1, [r0, #28]
   43ad0:	str	r2, [r0, #32]
   43ad4:	str	lr, [r0]
   43ad8:	str	r3, [r0, #8]
   43adc:	str	r3, [r0, #12]
   43ae0:	str	r3, [r0, #16]
   43ae4:	str	r3, [r0, #20]
   43ae8:	str	r3, [r0, #24]
   43aec:	pop	{pc}		; (ldr pc, [sp], #4)
   43af0:	andeq	sl, r5, r8, asr r5
   43af4:	push	{r4, r5, r6, r7, r8, lr}
   43af8:	mov	r4, r0
   43afc:	ldr	ip, [pc, #116]	; 43b78 <__printf_chk@plt+0x324b8>
   43b00:	ldr	r0, [sp, #28]
   43b04:	mov	r6, r1
   43b08:	ldr	r1, [sp, #24]
   43b0c:	mov	r5, r2
   43b10:	subs	r7, r3, #0
   43b14:	mov	r2, #0
   43b18:	str	ip, [r4]
   43b1c:	str	r0, [r4, #4]
   43b20:	str	r1, [r4, #20]
   43b24:	str	r2, [r4, #8]
   43b28:	str	r2, [r4, #16]
   43b2c:	str	r2, [r4, #24]
   43b30:	beq	43b64 <__printf_chk@plt+0x324a4>
   43b34:	mov	r0, #100	; 0x64
   43b38:	bl	5130c <_Znwj@@Base>
   43b3c:	mov	r1, r7
   43b40:	mov	r8, r0
   43b44:	bl	37a68 <__printf_chk@plt+0x263a8>
   43b48:	str	r8, [r4, #12]
   43b4c:	ldr	r3, [pc, #40]	; 43b7c <__printf_chk@plt+0x324bc>
   43b50:	str	r6, [r4, #28]
   43b54:	str	r5, [r4, #32]
   43b58:	str	r3, [r4]
   43b5c:	mov	r0, r4
   43b60:	pop	{r4, r5, r6, r7, r8, pc}
   43b64:	str	r7, [r4, #12]
   43b68:	b	43b4c <__printf_chk@plt+0x3248c>
   43b6c:	mov	r0, r8
   43b70:	bl	5135c <_ZdlPv@@Base>
   43b74:	bl	11498 <__cxa_end_cleanup@plt>
   43b78:	andeq	r9, r5, r8, lsr sp
   43b7c:	andeq	sl, r5, r8, asr r5
   43b80:	push	{lr}		; (str lr, [sp, #-4]!)
   43b84:	ldr	lr, [pc, #40]	; 43bb4 <__printf_chk@plt+0x324f4>
   43b88:	str	r3, [r0, #4]
   43b8c:	mov	r3, #0
   43b90:	str	r1, [r0, #28]
   43b94:	str	r2, [r0, #32]
   43b98:	str	lr, [r0]
   43b9c:	str	r3, [r0, #8]
   43ba0:	str	r3, [r0, #12]
   43ba4:	str	r3, [r0, #16]
   43ba8:	str	r3, [r0, #20]
   43bac:	str	r3, [r0, #24]
   43bb0:	pop	{pc}		; (ldr pc, [sp], #4)
   43bb4:	andeq	sl, r5, r8, lsl #9
   43bb8:	push	{r4, r5, r6, r7, r8, lr}
   43bbc:	mov	r4, r0
   43bc0:	ldr	ip, [pc, #116]	; 43c3c <__printf_chk@plt+0x3257c>
   43bc4:	ldr	r0, [sp, #28]
   43bc8:	mov	r6, r1
   43bcc:	ldr	r1, [sp, #24]
   43bd0:	mov	r5, r2
   43bd4:	subs	r7, r3, #0
   43bd8:	mov	r2, #0
   43bdc:	str	ip, [r4]
   43be0:	str	r0, [r4, #4]
   43be4:	str	r1, [r4, #20]
   43be8:	str	r2, [r4, #8]
   43bec:	str	r2, [r4, #16]
   43bf0:	str	r2, [r4, #24]
   43bf4:	beq	43c28 <__printf_chk@plt+0x32568>
   43bf8:	mov	r0, #100	; 0x64
   43bfc:	bl	5130c <_Znwj@@Base>
   43c00:	mov	r1, r7
   43c04:	mov	r8, r0
   43c08:	bl	37a68 <__printf_chk@plt+0x263a8>
   43c0c:	str	r8, [r4, #12]
   43c10:	ldr	r3, [pc, #40]	; 43c40 <__printf_chk@plt+0x32580>
   43c14:	str	r6, [r4, #28]
   43c18:	str	r5, [r4, #32]
   43c1c:	str	r3, [r4]
   43c20:	mov	r0, r4
   43c24:	pop	{r4, r5, r6, r7, r8, pc}
   43c28:	str	r7, [r4, #12]
   43c2c:	b	43c10 <__printf_chk@plt+0x32550>
   43c30:	mov	r0, r8
   43c34:	bl	5135c <_ZdlPv@@Base>
   43c38:	bl	11498 <__cxa_end_cleanup@plt>
   43c3c:	andeq	r9, r5, r8, lsr sp
   43c40:	andeq	sl, r5, r8, lsl #9
   43c44:	push	{r4, r5, r6, r7, r8, lr}
   43c48:	mov	r4, r0
   43c4c:	ldr	ip, [pc, #100]	; 43cb8 <__printf_chk@plt+0x325f8>
   43c50:	mov	r0, #0
   43c54:	subs	r6, r2, #0
   43c58:	str	r3, [r4, #20]
   43c5c:	mov	r5, r1
   43c60:	str	ip, [r4]
   43c64:	str	r0, [r4, #4]
   43c68:	str	r0, [r4, #8]
   43c6c:	str	r0, [r4, #16]
   43c70:	str	r0, [r4, #24]
   43c74:	beq	43ca4 <__printf_chk@plt+0x325e4>
   43c78:	mov	r0, #100	; 0x64
   43c7c:	bl	5130c <_Znwj@@Base>
   43c80:	mov	r1, r6
   43c84:	mov	r7, r0
   43c88:	bl	37a68 <__printf_chk@plt+0x263a8>
   43c8c:	str	r7, [r4, #12]
   43c90:	ldr	r3, [pc, #36]	; 43cbc <__printf_chk@plt+0x325fc>
   43c94:	str	r5, [r4, #28]
   43c98:	str	r3, [r4]
   43c9c:	mov	r0, r4
   43ca0:	pop	{r4, r5, r6, r7, r8, pc}
   43ca4:	str	r6, [r4, #12]
   43ca8:	b	43c90 <__printf_chk@plt+0x325d0>
   43cac:	mov	r0, r7
   43cb0:	bl	5135c <_ZdlPv@@Base>
   43cb4:	bl	11498 <__cxa_end_cleanup@plt>
   43cb8:	andeq	r9, r5, r8, lsr sp
   43cbc:	andeq	sl, r5, r8, asr #15
   43cc0:	ldr	ip, [pc, #36]	; 43cec <__printf_chk@plt+0x3262c>
   43cc4:	mov	r2, #0
   43cc8:	str	r1, [r0, #28]
   43ccc:	str	ip, [r0]
   43cd0:	str	r2, [r0, #4]
   43cd4:	str	r2, [r0, #8]
   43cd8:	str	r2, [r0, #12]
   43cdc:	str	r2, [r0, #16]
   43ce0:	str	r2, [r0, #20]
   43ce4:	str	r2, [r0, #24]
   43ce8:	bx	lr
   43cec:	andeq	sl, r5, r8, asr #15
   43cf0:	push	{r4, r5, r6, lr}
   43cf4:	subs	r4, r0, #0
   43cf8:	beq	43d28 <__printf_chk@plt+0x32668>
   43cfc:	mov	r5, #0
   43d00:	ldr	r3, [r4]
   43d04:	mov	r0, r4
   43d08:	ldr	r3, [r3, #68]	; 0x44
   43d0c:	blx	r3
   43d10:	ldr	r4, [r4, #4]
   43d14:	cmp	r4, #0
   43d18:	orr	r5, r5, r0
   43d1c:	bne	43d00 <__printf_chk@plt+0x32640>
   43d20:	mov	r0, r5
   43d24:	pop	{r4, r5, r6, pc}
   43d28:	mov	r5, r4
   43d2c:	mov	r0, r5
   43d30:	pop	{r4, r5, r6, pc}
   43d34:	ldr	r3, [pc, #196]	; 43e00 <__printf_chk@plt+0x32740>
   43d38:	push	{r4, r5, r6, r7, r8, lr}
   43d3c:	mov	r5, r1
   43d40:	ldr	r7, [pc, #188]	; 43e04 <__printf_chk@plt+0x32744>
   43d44:	ldr	r1, [r3]
   43d48:	sub	sp, sp, #16
   43d4c:	ldr	ip, [r7]
   43d50:	mov	r6, r2
   43d54:	str	r1, [r5]
   43d58:	ldr	r1, [r3]
   43d5c:	mov	r2, #0
   43d60:	subs	r4, r0, #0
   43d64:	str	r1, [r6]
   43d68:	str	ip, [sp, #12]
   43d6c:	str	r2, [sp, #4]
   43d70:	ldr	r8, [r3]
   43d74:	str	r2, [sp, #8]
   43d78:	beq	43de4 <__printf_chk@plt+0x32724>
   43d7c:	ldr	r3, [r4]
   43d80:	mov	r0, r4
   43d84:	add	r2, sp, #8
   43d88:	add	r1, sp, #4
   43d8c:	ldr	r3, [r3, #64]	; 0x40
   43d90:	blx	r3
   43d94:	ldr	r3, [sp, #4]
   43d98:	ldr	r2, [r5]
   43d9c:	add	r3, r8, r3
   43da0:	cmp	r2, r3
   43da4:	strgt	r3, [r5]
   43da8:	str	r3, [sp, #4]
   43dac:	ldr	r3, [sp, #8]
   43db0:	ldr	r2, [r6]
   43db4:	add	r3, r8, r3
   43db8:	cmp	r2, r3
   43dbc:	strlt	r3, [r6]
   43dc0:	str	r3, [sp, #8]
   43dc4:	ldr	r3, [r4]
   43dc8:	mov	r0, r4
   43dcc:	ldr	r3, [r3, #56]	; 0x38
   43dd0:	blx	r3
   43dd4:	ldr	r4, [r4, #4]
   43dd8:	cmp	r4, #0
   43ddc:	add	r8, r8, r0
   43de0:	bne	43d7c <__printf_chk@plt+0x326bc>
   43de4:	ldr	r2, [sp, #12]
   43de8:	ldr	r3, [r7]
   43dec:	cmp	r2, r3
   43df0:	bne	43dfc <__printf_chk@plt+0x3273c>
   43df4:	add	sp, sp, #16
   43df8:	pop	{r4, r5, r6, r7, r8, pc}
   43dfc:	bl	1148c <__stack_chk_fail@plt>
   43e00:	andeq	r5, r8, r8, lsr #19
   43e04:	andeq	ip, r7, r0, lsl sp
   43e08:	ldr	r0, [r0, #28]
   43e0c:	b	43d34 <__printf_chk@plt+0x32674>
   43e10:	push	{r4, lr}
   43e14:	mov	r4, r0
   43e18:	ldr	r0, [r0, #32]
   43e1c:	cmp	r0, #0
   43e20:	beq	43e44 <__printf_chk@plt+0x32784>
   43e24:	mov	ip, #0
   43e28:	b	43e30 <__printf_chk@plt+0x32770>
   43e2c:	mov	r0, r3
   43e30:	ldr	r3, [r0, #4]
   43e34:	str	ip, [r0, #4]
   43e38:	cmp	r3, #0
   43e3c:	mov	ip, r0
   43e40:	bne	43e2c <__printf_chk@plt+0x3276c>
   43e44:	str	r0, [r4, #32]
   43e48:	bl	43d34 <__printf_chk@plt+0x32674>
   43e4c:	ldr	r3, [r4, #32]
   43e50:	cmp	r3, #0
   43e54:	beq	43e78 <__printf_chk@plt+0x327b8>
   43e58:	mov	r1, #0
   43e5c:	b	43e64 <__printf_chk@plt+0x327a4>
   43e60:	mov	r3, r2
   43e64:	ldr	r2, [r3, #4]
   43e68:	str	r1, [r3, #4]
   43e6c:	cmp	r2, #0
   43e70:	mov	r1, r3
   43e74:	bne	43e60 <__printf_chk@plt+0x327a0>
   43e78:	str	r3, [r4, #32]
   43e7c:	pop	{r4, pc}
   43e80:	ldr	r2, [pc, #44]	; 43eb4 <__printf_chk@plt+0x327f4>
   43e84:	ldr	r1, [pc, #44]	; 43eb8 <__printf_chk@plt+0x327f8>
   43e88:	ldr	ip, [r2]
   43e8c:	mov	r2, #0
   43e90:	str	ip, [r0, #32]
   43e94:	stm	r0, {r1, r2}
   43e98:	str	r2, [r0, #8]
   43e9c:	str	r2, [r0, #12]
   43ea0:	str	r2, [r0, #16]
   43ea4:	str	r2, [r0, #20]
   43ea8:	str	r2, [r0, #24]
   43eac:	str	r2, [r0, #28]
   43eb0:	bx	lr
   43eb4:	andeq	r5, r8, ip, lsr #19
   43eb8:	strheq	fp, [r5], -r8
   43ebc:	push	{r4, r5, r6, lr}
   43ec0:	mov	r4, r0
   43ec4:	ldr	r0, [pc, #108]	; 43f38 <__printf_chk@plt+0x32878>
   43ec8:	mov	r3, #0
   43ecc:	subs	r5, r1, #0
   43ed0:	str	r2, [r4, #20]
   43ed4:	stm	r4, {r0, r3}
   43ed8:	str	r3, [r4, #8]
   43edc:	str	r3, [r4, #16]
   43ee0:	str	r3, [r4, #24]
   43ee4:	beq	43f24 <__printf_chk@plt+0x32864>
   43ee8:	mov	r0, #100	; 0x64
   43eec:	bl	5130c <_Znwj@@Base>
   43ef0:	mov	r1, r5
   43ef4:	mov	r6, r0
   43ef8:	bl	37a68 <__printf_chk@plt+0x263a8>
   43efc:	str	r6, [r4, #12]
   43f00:	ldr	r2, [pc, #52]	; 43f3c <__printf_chk@plt+0x3287c>
   43f04:	ldr	r1, [pc, #52]	; 43f40 <__printf_chk@plt+0x32880>
   43f08:	mov	r3, #0
   43f0c:	ldr	r2, [r2]
   43f10:	str	r3, [r4, #28]
   43f14:	str	r1, [r4]
   43f18:	str	r2, [r4, #32]
   43f1c:	mov	r0, r4
   43f20:	pop	{r4, r5, r6, pc}
   43f24:	str	r5, [r4, #12]
   43f28:	b	43f00 <__printf_chk@plt+0x32840>
   43f2c:	mov	r0, r6
   43f30:	bl	5135c <_ZdlPv@@Base>
   43f34:	bl	11498 <__cxa_end_cleanup@plt>
   43f38:	andeq	r9, r5, r8, lsr sp
   43f3c:	andeq	r5, r8, ip, lsr #19
   43f40:	strheq	fp, [r5], -r8
   43f44:	push	{r4, r5, r6, lr}
   43f48:	subs	r4, r1, #0
   43f4c:	popeq	{r4, r5, r6, pc}
   43f50:	ldr	r3, [r4]
   43f54:	mov	r5, r0
   43f58:	mov	r0, r4
   43f5c:	ldr	r3, [r3, #28]
   43f60:	blx	r3
   43f64:	ldr	r3, [r5, #32]
   43f68:	ldr	r2, [r5, #28]
   43f6c:	cmp	r0, r3
   43f70:	strgt	r0, [r5, #32]
   43f74:	cmp	r2, #0
   43f78:	bne	43f84 <__printf_chk@plt+0x328c4>
   43f7c:	b	43fa4 <__printf_chk@plt+0x328e4>
   43f80:	mov	r2, r3
   43f84:	ldr	r3, [r2, #4]
   43f88:	cmp	r3, #0
   43f8c:	bne	43f80 <__printf_chk@plt+0x328c0>
   43f90:	add	r2, r2, #4
   43f94:	mov	r3, #0
   43f98:	str	r3, [r4, #4]
   43f9c:	str	r4, [r2]
   43fa0:	pop	{r4, r5, r6, pc}
   43fa4:	add	r2, r5, #28
   43fa8:	b	43f94 <__printf_chk@plt+0x328d4>
   43fac:	push	{r4, r5, r6, r7, r8, lr}
   43fb0:	mov	r4, r0
   43fb4:	mov	r0, #36	; 0x24
   43fb8:	bl	5130c <_Znwj@@Base>
   43fbc:	ldr	r6, [r4, #12]
   43fc0:	ldr	r1, [pc, #184]	; 44080 <__printf_chk@plt+0x329c0>
   43fc4:	ldr	r2, [r4, #20]
   43fc8:	mov	r3, #0
   43fcc:	cmp	r6, #0
   43fd0:	mov	r5, r0
   43fd4:	str	r1, [r0]
   43fd8:	str	r2, [r0, #20]
   43fdc:	str	r3, [r0, #4]
   43fe0:	str	r3, [r0, #8]
   43fe4:	str	r3, [r0, #16]
   43fe8:	str	r3, [r0, #24]
   43fec:	beq	44060 <__printf_chk@plt+0x329a0>
   43ff0:	mov	r0, #100	; 0x64
   43ff4:	bl	5130c <_Znwj@@Base>
   43ff8:	mov	r1, r6
   43ffc:	mov	r7, r0
   44000:	bl	37a68 <__printf_chk@plt+0x263a8>
   44004:	str	r7, [r5, #12]
   44008:	ldr	r3, [pc, #116]	; 44084 <__printf_chk@plt+0x329c4>
   4400c:	ldr	r4, [r4, #28]
   44010:	ldr	r2, [pc, #112]	; 44088 <__printf_chk@plt+0x329c8>
   44014:	ldr	r1, [r3]
   44018:	cmp	r4, #0
   4401c:	mov	r3, #0
   44020:	str	r1, [r5, #32]
   44024:	str	r2, [r5]
   44028:	str	r3, [r5, #28]
   4402c:	beq	44058 <__printf_chk@plt+0x32998>
   44030:	ldr	r3, [r4]
   44034:	mov	r0, r4
   44038:	ldr	r3, [r3, #8]
   4403c:	blx	r3
   44040:	mov	r1, r0
   44044:	mov	r0, r5
   44048:	bl	43f44 <__printf_chk@plt+0x32884>
   4404c:	ldr	r4, [r4, #4]
   44050:	cmp	r4, #0
   44054:	bne	44030 <__printf_chk@plt+0x32970>
   44058:	mov	r0, r5
   4405c:	pop	{r4, r5, r6, r7, r8, pc}
   44060:	str	r6, [r0, #12]
   44064:	b	44008 <__printf_chk@plt+0x32948>
   44068:	mov	r0, r7
   4406c:	bl	5135c <_ZdlPv@@Base>
   44070:	mov	r0, r5
   44074:	bl	5135c <_ZdlPv@@Base>
   44078:	bl	11498 <__cxa_end_cleanup@plt>
   4407c:	b	44070 <__printf_chk@plt+0x329b0>
   44080:	andeq	r9, r5, r8, lsr sp
   44084:	andeq	r5, r8, ip, lsr #19
   44088:	strheq	fp, [r5], -r8
   4408c:	ldr	r2, [pc, #44]	; 440c0 <__printf_chk@plt+0x32a00>
   44090:	ldr	r1, [pc, #44]	; 440c4 <__printf_chk@plt+0x32a04>
   44094:	ldr	ip, [r2]
   44098:	mov	r2, #0
   4409c:	str	ip, [r0, #32]
   440a0:	stm	r0, {r1, r2}
   440a4:	str	r2, [r0, #8]
   440a8:	str	r2, [r0, #12]
   440ac:	str	r2, [r0, #16]
   440b0:	str	r2, [r0, #20]
   440b4:	str	r2, [r0, #24]
   440b8:	str	r2, [r0, #28]
   440bc:	bx	lr
   440c0:	andeq	r5, r8, ip, lsr #19
   440c4:	ldrdeq	sl, [r5], -r8
   440c8:	push	{r4, r5, r6, lr}
   440cc:	mov	r4, r0
   440d0:	ldr	r0, [pc, #108]	; 44144 <__printf_chk@plt+0x32a84>
   440d4:	mov	r3, #0
   440d8:	subs	r5, r1, #0
   440dc:	str	r2, [r4, #20]
   440e0:	stm	r4, {r0, r3}
   440e4:	str	r3, [r4, #8]
   440e8:	str	r3, [r4, #16]
   440ec:	str	r3, [r4, #24]
   440f0:	beq	44130 <__printf_chk@plt+0x32a70>
   440f4:	mov	r0, #100	; 0x64
   440f8:	bl	5130c <_Znwj@@Base>
   440fc:	mov	r1, r5
   44100:	mov	r6, r0
   44104:	bl	37a68 <__printf_chk@plt+0x263a8>
   44108:	str	r6, [r4, #12]
   4410c:	ldr	r2, [pc, #52]	; 44148 <__printf_chk@plt+0x32a88>
   44110:	ldr	r1, [pc, #52]	; 4414c <__printf_chk@plt+0x32a8c>
   44114:	mov	r3, #0
   44118:	ldr	r2, [r2]
   4411c:	str	r3, [r4, #28]
   44120:	str	r1, [r4]
   44124:	str	r2, [r4, #32]
   44128:	mov	r0, r4
   4412c:	pop	{r4, r5, r6, pc}
   44130:	str	r5, [r4, #12]
   44134:	b	4410c <__printf_chk@plt+0x32a4c>
   44138:	mov	r0, r6
   4413c:	bl	5135c <_ZdlPv@@Base>
   44140:	bl	11498 <__cxa_end_cleanup@plt>
   44144:	andeq	r9, r5, r8, lsr sp
   44148:	andeq	r5, r8, ip, lsr #19
   4414c:	ldrdeq	sl, [r5], -r8
   44150:	push	{r4, r5, r6, lr}
   44154:	subs	r4, r1, #0
   44158:	popeq	{r4, r5, r6, pc}
   4415c:	ldr	r3, [r4]
   44160:	mov	r5, r0
   44164:	mov	r0, r4
   44168:	ldr	r3, [r3, #28]
   4416c:	blx	r3
   44170:	ldr	r3, [r5, #32]
   44174:	cmp	r0, r3
   44178:	ldr	r3, [r5, #28]
   4417c:	strgt	r0, [r5, #32]
   44180:	str	r3, [r4, #4]
   44184:	str	r4, [r5, #28]
   44188:	pop	{r4, r5, r6, pc}
   4418c:	push	{lr}		; (str lr, [sp, #-4]!)
   44190:	ldr	lr, [pc, #44]	; 441c4 <__printf_chk@plt+0x32b04>
   44194:	str	r3, [r0, #4]
   44198:	mov	r3, #0
   4419c:	str	r1, [r0, #28]
   441a0:	str	r2, [r0, #36]	; 0x24
   441a4:	str	lr, [r0]
   441a8:	str	r3, [r0, #8]
   441ac:	str	r3, [r0, #16]
   441b0:	str	r3, [r0, #20]
   441b4:	str	r3, [r0, #24]
   441b8:	str	r3, [r0, #12]
   441bc:	strh	r3, [r0, #32]
   441c0:	pop	{pc}		; (ldr pc, [sp], #4)
   441c4:	andeq	r9, r5, r8, ror #24
   441c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   441cc:	mov	r4, r0
   441d0:	ldr	r5, [sp, #36]	; 0x24
   441d4:	ldr	ip, [pc, #132]	; 44260 <__printf_chk@plt+0x32ba0>
   441d8:	ldr	r0, [sp, #44]	; 0x2c
   441dc:	mov	r8, r2
   441e0:	ldr	r2, [sp, #40]	; 0x28
   441e4:	mov	r7, r3
   441e8:	cmp	r5, #0
   441ec:	mov	r3, #0
   441f0:	mov	r9, r1
   441f4:	str	ip, [r4]
   441f8:	str	r0, [r4, #4]
   441fc:	str	r2, [r4, #20]
   44200:	str	r3, [r4, #8]
   44204:	str	r3, [r4, #16]
   44208:	str	r3, [r4, #24]
   4420c:	ldr	r6, [sp, #32]
   44210:	beq	4424c <__printf_chk@plt+0x32b8c>
   44214:	mov	r0, #100	; 0x64
   44218:	bl	5130c <_Znwj@@Base>
   4421c:	mov	r1, r5
   44220:	mov	sl, r0
   44224:	bl	37a68 <__printf_chk@plt+0x263a8>
   44228:	str	sl, [r4, #12]
   4422c:	ldr	r3, [pc, #48]	; 44264 <__printf_chk@plt+0x32ba4>
   44230:	str	r9, [r4, #28]
   44234:	strb	r8, [r4, #32]
   44238:	strb	r7, [r4, #33]	; 0x21
   4423c:	str	r6, [r4, #36]	; 0x24
   44240:	str	r3, [r4]
   44244:	mov	r0, r4
   44248:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4424c:	str	r5, [r4, #12]
   44250:	b	4422c <__printf_chk@plt+0x32b6c>
   44254:	mov	r0, sl
   44258:	bl	5135c <_ZdlPv@@Base>
   4425c:	bl	11498 <__cxa_end_cleanup@plt>
   44260:	andeq	r9, r5, r8, lsr sp
   44264:	andeq	r9, r5, r8, ror #24
   44268:	push	{r4, r5, r6, r7, r8, lr}
   4426c:	mov	r4, r0
   44270:	ldr	r0, [sp, #24]
   44274:	ldr	ip, [pc, #96]	; 442dc <__printf_chk@plt+0x32c1c>
   44278:	str	r3, [r4, #20]
   4427c:	mov	r3, #0
   44280:	subs	r6, r2, #0
   44284:	mov	r5, r1
   44288:	str	ip, [r4]
   4428c:	stmib	r4, {r0, r3}
   44290:	str	r3, [r4, #16]
   44294:	str	r3, [r4, #24]
   44298:	beq	442c8 <__printf_chk@plt+0x32c08>
   4429c:	mov	r0, #100	; 0x64
   442a0:	bl	5130c <_Znwj@@Base>
   442a4:	mov	r1, r6
   442a8:	mov	r7, r0
   442ac:	bl	37a68 <__printf_chk@plt+0x263a8>
   442b0:	str	r7, [r4, #12]
   442b4:	ldr	r3, [pc, #36]	; 442e0 <__printf_chk@plt+0x32c20>
   442b8:	str	r5, [r4, #28]
   442bc:	str	r3, [r4]
   442c0:	mov	r0, r4
   442c4:	pop	{r4, r5, r6, r7, r8, pc}
   442c8:	str	r6, [r4, #12]
   442cc:	b	442b4 <__printf_chk@plt+0x32bf4>
   442d0:	mov	r0, r7
   442d4:	bl	5135c <_ZdlPv@@Base>
   442d8:	bl	11498 <__cxa_end_cleanup@plt>
   442dc:	andeq	r9, r5, r8, lsr sp
   442e0:	andeq	r9, r5, r8, lsl #28
   442e4:	push	{lr}		; (str lr, [sp, #-4]!)
   442e8:	mov	ip, #0
   442ec:	ldr	lr, [pc, #32]	; 44314 <__printf_chk@plt+0x32c54>
   442f0:	str	r2, [r0, #4]
   442f4:	str	r1, [r0, #28]
   442f8:	str	lr, [r0]
   442fc:	str	ip, [r0, #8]
   44300:	str	ip, [r0, #12]
   44304:	str	ip, [r0, #16]
   44308:	str	ip, [r0, #20]
   4430c:	str	ip, [r0, #24]
   44310:	pop	{pc}		; (ldr pc, [sp], #4)
   44314:	andeq	r9, r5, r8, lsl #28
   44318:	push	{r4, r5, r6, r7, r8, lr}
   4431c:	mov	r4, r0
   44320:	ldr	r0, [sp, #24]
   44324:	ldr	ip, [pc, #104]	; 44394 <__printf_chk@plt+0x32cd4>
   44328:	str	r3, [r4, #20]
   4432c:	mov	r3, #0
   44330:	subs	r6, r2, #0
   44334:	mov	r5, r1
   44338:	str	ip, [r4]
   4433c:	stmib	r4, {r0, r3}
   44340:	str	r3, [r4, #16]
   44344:	str	r3, [r4, #24]
   44348:	beq	44380 <__printf_chk@plt+0x32cc0>
   4434c:	mov	r0, #100	; 0x64
   44350:	bl	5130c <_Znwj@@Base>
   44354:	mov	r1, r6
   44358:	mov	r7, r0
   4435c:	bl	37a68 <__printf_chk@plt+0x263a8>
   44360:	str	r7, [r4, #12]
   44364:	ldr	r2, [pc, #44]	; 44398 <__printf_chk@plt+0x32cd8>
   44368:	mov	r3, #0
   4436c:	str	r5, [r4, #28]
   44370:	str	r2, [r4]
   44374:	str	r3, [r4, #32]
   44378:	mov	r0, r4
   4437c:	pop	{r4, r5, r6, r7, r8, pc}
   44380:	str	r6, [r4, #12]
   44384:	b	44364 <__printf_chk@plt+0x32ca4>
   44388:	mov	r0, r7
   4438c:	bl	5135c <_ZdlPv@@Base>
   44390:	bl	11498 <__cxa_end_cleanup@plt>
   44394:	andeq	r9, r5, r8, lsr sp
   44398:	ldrdeq	r9, [r5], -r8
   4439c:	push	{lr}		; (str lr, [sp, #-4]!)
   443a0:	mov	ip, #0
   443a4:	ldr	lr, [pc, #36]	; 443d0 <__printf_chk@plt+0x32d10>
   443a8:	str	r2, [r0, #4]
   443ac:	str	r1, [r0, #28]
   443b0:	str	lr, [r0]
   443b4:	str	ip, [r0, #8]
   443b8:	str	ip, [r0, #12]
   443bc:	str	ip, [r0, #16]
   443c0:	str	ip, [r0, #20]
   443c4:	str	ip, [r0, #24]
   443c8:	str	ip, [r0, #32]
   443cc:	pop	{pc}		; (ldr pc, [sp], #4)
   443d0:	ldrdeq	r9, [r5], -r8
   443d4:	b	3c740 <__printf_chk@plt+0x2b080>
   443d8:	push	{r4, r5, r6, r7, r8, lr}
   443dc:	mov	r4, r0
   443e0:	ldr	ip, [pc, #124]	; 44464 <__printf_chk@plt+0x32da4>
   443e4:	ldr	r0, [sp, #28]
   443e8:	mov	r6, r1
   443ec:	ldr	r1, [sp, #24]
   443f0:	mov	r5, r2
   443f4:	subs	r7, r3, #0
   443f8:	mov	r2, #0
   443fc:	str	ip, [r4]
   44400:	str	r0, [r4, #4]
   44404:	str	r1, [r4, #20]
   44408:	str	r2, [r4, #8]
   4440c:	str	r2, [r4, #16]
   44410:	str	r2, [r4, #24]
   44414:	beq	44450 <__printf_chk@plt+0x32d90>
   44418:	mov	r0, #100	; 0x64
   4441c:	bl	5130c <_Znwj@@Base>
   44420:	mov	r1, r7
   44424:	mov	r8, r0
   44428:	bl	37a68 <__printf_chk@plt+0x263a8>
   4442c:	str	r8, [r4, #12]
   44430:	ldr	r2, [pc, #48]	; 44468 <__printf_chk@plt+0x32da8>
   44434:	mov	r3, #0
   44438:	str	r6, [r4, #28]
   4443c:	str	r5, [r4, #36]	; 0x24
   44440:	str	r2, [r4]
   44444:	strh	r3, [r4, #32]
   44448:	mov	r0, r4
   4444c:	pop	{r4, r5, r6, r7, r8, pc}
   44450:	str	r7, [r4, #12]
   44454:	b	44430 <__printf_chk@plt+0x32d70>
   44458:	mov	r0, r8
   4445c:	bl	5135c <_ZdlPv@@Base>
   44460:	bl	11498 <__cxa_end_cleanup@plt>
   44464:	andeq	r9, r5, r8, lsr sp
   44468:	andeq	sl, r5, r8, ror r0
   4446c:	push	{lr}		; (str lr, [sp, #-4]!)
   44470:	ldr	lr, [pc, #44]	; 444a4 <__printf_chk@plt+0x32de4>
   44474:	str	r3, [r0, #4]
   44478:	mov	r3, #0
   4447c:	str	r1, [r0, #28]
   44480:	str	r2, [r0, #36]	; 0x24
   44484:	str	lr, [r0]
   44488:	str	r3, [r0, #8]
   4448c:	str	r3, [r0, #16]
   44490:	str	r3, [r0, #20]
   44494:	str	r3, [r0, #24]
   44498:	str	r3, [r0, #12]
   4449c:	strh	r3, [r0, #32]
   444a0:	pop	{pc}		; (ldr pc, [sp], #4)
   444a4:	andeq	sl, r5, r8, ror r0
   444a8:	ldr	r3, [r0]
   444ac:	ldr	r3, [r3, #4]
   444b0:	bx	r3
   444b4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   444b8:	mov	r4, r0
   444bc:	ldr	r5, [sp, #44]	; 0x2c
   444c0:	ldr	lr, [pc, #164]	; 4456c <__printf_chk@plt+0x32eac>
   444c4:	ldr	ip, [sp, #48]	; 0x30
   444c8:	mov	r0, #0
   444cc:	cmp	r5, #0
   444d0:	mov	r9, r1
   444d4:	mov	r8, r2
   444d8:	mov	r7, r3
   444dc:	str	lr, [r4]
   444e0:	str	ip, [r4, #20]
   444e4:	str	r0, [r4, #4]
   444e8:	str	r0, [r4, #8]
   444ec:	str	r0, [r4, #16]
   444f0:	str	r0, [r4, #24]
   444f4:	ldr	sl, [sp, #40]	; 0x28
   444f8:	ldr	r6, [sp, #52]	; 0x34
   444fc:	beq	4454c <__printf_chk@plt+0x32e8c>
   44500:	mov	r0, #100	; 0x64
   44504:	bl	5130c <_Znwj@@Base>
   44508:	mov	r1, r5
   4450c:	mov	fp, r0
   44510:	bl	37a68 <__printf_chk@plt+0x263a8>
   44514:	str	fp, [r4, #12]
   44518:	ldr	r3, [pc, #80]	; 44570 <__printf_chk@plt+0x32eb0>
   4451c:	mov	r0, r4
   44520:	mov	r1, r9
   44524:	str	r3, [r0], #28
   44528:	bl	24654 <__printf_chk@plt+0x12f94>
   4452c:	mov	r3, #1
   44530:	str	r8, [r4, #64]	; 0x40
   44534:	str	r7, [r4, #68]	; 0x44
   44538:	str	sl, [r4, #72]	; 0x48
   4453c:	str	r6, [r4, #76]	; 0x4c
   44540:	str	r3, [r4, #24]
   44544:	mov	r0, r4
   44548:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4454c:	str	r5, [r4, #12]
   44550:	b	44518 <__printf_chk@plt+0x32e58>
   44554:	mov	r0, r4
   44558:	bl	36fe0 <__printf_chk@plt+0x25920>
   4455c:	bl	11498 <__cxa_end_cleanup@plt>
   44560:	mov	r0, fp
   44564:	bl	5135c <_ZdlPv@@Base>
   44568:	bl	11498 <__cxa_end_cleanup@plt>
   4456c:	andeq	r9, r5, r8, lsr sp
   44570:	andeq	fp, r5, r0, lsl r3
   44574:	push	{r4, r5, lr}
   44578:	mov	r4, r0
   4457c:	sub	sp, sp, #20
   44580:	mov	r0, #80	; 0x50
   44584:	bl	5130c <_Znwj@@Base>
   44588:	ldr	r3, [r4, #76]	; 0x4c
   4458c:	ldr	r1, [r4, #20]
   44590:	ldr	r2, [r4, #12]
   44594:	str	r3, [sp, #12]
   44598:	ldr	r3, [r4, #72]	; 0x48
   4459c:	str	r1, [sp, #8]
   445a0:	str	r2, [sp, #4]
   445a4:	str	r3, [sp]
   445a8:	add	r1, r4, #28
   445ac:	ldrd	r2, [r4, #64]	; 0x40
   445b0:	mov	r5, r0
   445b4:	bl	444b4 <__printf_chk@plt+0x32df4>
   445b8:	mov	r0, r5
   445bc:	add	sp, sp, #20
   445c0:	pop	{r4, r5, pc}
   445c4:	mov	r0, r5
   445c8:	bl	5135c <_ZdlPv@@Base>
   445cc:	bl	11498 <__cxa_end_cleanup@plt>
   445d0:	push	{lr}		; (str lr, [sp, #-4]!)
   445d4:	mov	ip, r0
   445d8:	sub	sp, sp, #12
   445dc:	ldr	r3, [r0, #76]	; 0x4c
   445e0:	mov	r0, r1
   445e4:	str	r3, [sp]
   445e8:	ldrd	r2, [ip, #68]	; 0x44
   445ec:	ldr	r1, [ip, #64]	; 0x40
   445f0:	bl	414b8 <__printf_chk@plt+0x2fdf8>
   445f4:	add	sp, sp, #12
   445f8:	pop	{pc}		; (ldr pc, [sp], #4)
   445fc:	mov	r0, r1
   44600:	mov	r1, r2
   44604:	b	405d4 <__printf_chk@plt+0x2ef14>
   44608:	ldr	r1, [r1, #28]
   4460c:	mov	r0, #10
   44610:	b	114a4 <putc@plt>
   44614:	push	{r4, lr}
   44618:	mov	r4, r0
   4461c:	ldr	r0, [pc, #80]	; 44674 <__printf_chk@plt+0x32fb4>
   44620:	mov	r3, #0
   44624:	str	r1, [r4, #28]
   44628:	str	r2, [r4, #32]
   4462c:	stm	r4, {r0, r3}
   44630:	str	r3, [r4, #8]
   44634:	str	r3, [r4, #12]
   44638:	str	r3, [r4, #16]
   4463c:	str	r3, [r4, #20]
   44640:	str	r3, [r4, #24]
   44644:	mov	r2, r3
   44648:	mov	r1, r3
   4464c:	add	r0, r4, #36	; 0x24
   44650:	bl	52830 <_ZdlPv@@Base+0x14d4>
   44654:	mov	r3, #0
   44658:	strb	r3, [r4, #40]	; 0x28
   4465c:	str	r3, [r4, #44]	; 0x2c
   44660:	mov	r0, r4
   44664:	pop	{r4, pc}
   44668:	mov	r0, r4
   4466c:	bl	36fe0 <__printf_chk@plt+0x25920>
   44670:	bl	11498 <__cxa_end_cleanup@plt>
   44674:			; <UNDEFINED> instruction: 0x0005a3b8
   44678:	push	{lr}		; (str lr, [sp, #-4]!)
   4467c:	ldr	lr, [pc, #60]	; 446c0 <__printf_chk@plt+0x33000>
   44680:	str	r1, [r0, #36]	; 0x24
   44684:	strb	r2, [r0, #40]	; 0x28
   44688:	mov	r1, #2
   4468c:	mov	r2, #1
   44690:	str	r3, [r0, #44]	; 0x2c
   44694:	mov	r3, #0
   44698:	str	lr, [r0]
   4469c:	str	r1, [r0, #28]
   446a0:	str	r2, [r0, #24]
   446a4:	str	r3, [r0, #4]
   446a8:	str	r3, [r0, #8]
   446ac:	str	r3, [r0, #12]
   446b0:	str	r3, [r0, #16]
   446b4:	str	r3, [r0, #20]
   446b8:	str	r3, [r0, #32]
   446bc:	pop	{pc}		; (ldr pc, [sp], #4)
   446c0:			; <UNDEFINED> instruction: 0x0005a3b8
   446c4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   446c8:	mov	r4, r0
   446cc:	ldr	r5, [sp, #48]	; 0x30
   446d0:	ldr	lr, [pc, #136]	; 44760 <__printf_chk@plt+0x330a0>
   446d4:	ldr	ip, [sp, #52]	; 0x34
   446d8:	mov	r0, #0
   446dc:	cmp	r5, #0
   446e0:	mov	r8, r1
   446e4:	mov	r9, r2
   446e8:	mov	r7, r3
   446ec:	str	lr, [r4]
   446f0:	str	ip, [r4, #20]
   446f4:	str	r0, [r4, #4]
   446f8:	str	r0, [r4, #8]
   446fc:	str	r0, [r4, #16]
   44700:	str	r0, [r4, #24]
   44704:	ldrb	sl, [sp, #40]	; 0x28
   44708:	ldr	r6, [sp, #44]	; 0x2c
   4470c:	beq	4474c <__printf_chk@plt+0x3308c>
   44710:	mov	r0, #100	; 0x64
   44714:	bl	5130c <_Znwj@@Base>
   44718:	mov	r1, r5
   4471c:	mov	fp, r0
   44720:	bl	37a68 <__printf_chk@plt+0x263a8>
   44724:	str	fp, [r4, #12]
   44728:	ldr	r3, [pc, #52]	; 44764 <__printf_chk@plt+0x330a4>
   4472c:	str	r9, [r4, #28]
   44730:	str	r8, [r4, #32]
   44734:	str	r7, [r4, #36]	; 0x24
   44738:	strb	sl, [r4, #40]	; 0x28
   4473c:	str	r6, [r4, #44]	; 0x2c
   44740:	str	r3, [r4]
   44744:	mov	r0, r4
   44748:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4474c:	str	r5, [r4, #12]
   44750:	b	44728 <__printf_chk@plt+0x33068>
   44754:	mov	r0, fp
   44758:	bl	5135c <_ZdlPv@@Base>
   4475c:	bl	11498 <__cxa_end_cleanup@plt>
   44760:	andeq	r9, r5, r8, lsr sp
   44764:			; <UNDEFINED> instruction: 0x0005a3b8
   44768:	ldr	r2, [pc, #76]	; 447bc <__printf_chk@plt+0x330fc>
   4476c:	mov	r3, #0
   44770:	push	{r4, lr}
   44774:	mov	r4, r0
   44778:	str	r3, [r0, #4]
   4477c:	str	r3, [r0, #8]
   44780:	str	r3, [r0, #12]
   44784:	str	r3, [r0, #16]
   44788:	str	r3, [r0, #20]
   4478c:	str	r3, [r0, #24]
   44790:	str	r2, [r0], #28
   44794:	bl	51e74 <_ZdlPv@@Base+0xb18>
   44798:	mov	r2, #0
   4479c:	mov	r3, #1
   447a0:	str	r2, [r4, #40]	; 0x28
   447a4:	str	r3, [r4, #24]
   447a8:	mov	r0, r4
   447ac:	pop	{r4, pc}
   447b0:	mov	r0, r4
   447b4:	bl	36fe0 <__printf_chk@plt+0x25920>
   447b8:	bl	11498 <__cxa_end_cleanup@plt>
   447bc:	andeq	sl, r5, r8, asr #28
   447c0:	ldr	ip, [pc, #80]	; 44818 <__printf_chk@plt+0x33158>
   447c4:	mov	r3, #0
   447c8:	push	{r4, r5, r6, lr}
   447cc:	mov	r4, r0
   447d0:	str	r3, [r0, #4]
   447d4:	str	r3, [r0, #8]
   447d8:	str	r3, [r0, #12]
   447dc:	str	r3, [r0, #16]
   447e0:	str	r3, [r0, #20]
   447e4:	str	r3, [r0, #24]
   447e8:	str	ip, [r0], #28
   447ec:	mov	r5, r2
   447f0:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   447f4:	clz	r3, r5
   447f8:	lsr	r3, r3, #5
   447fc:	str	r5, [r4, #40]	; 0x28
   44800:	str	r3, [r4, #24]
   44804:	mov	r0, r4
   44808:	pop	{r4, r5, r6, pc}
   4480c:	mov	r0, r4
   44810:	bl	36fe0 <__printf_chk@plt+0x25920>
   44814:	bl	11498 <__cxa_end_cleanup@plt>
   44818:	andeq	sl, r5, r8, asr #28
   4481c:	push	{r4, r5, r6, r7, r8, lr}
   44820:	mov	r4, r0
   44824:	ldr	ip, [pc, #140]	; 448b8 <__printf_chk@plt+0x331f8>
   44828:	mov	r0, #0
   4482c:	subs	r7, r2, #0
   44830:	str	r3, [r4, #20]
   44834:	mov	r6, r1
   44838:	str	ip, [r4]
   4483c:	str	r0, [r4, #4]
   44840:	str	r0, [r4, #8]
   44844:	str	r0, [r4, #16]
   44848:	str	r0, [r4, #24]
   4484c:	ldr	r5, [sp, #24]
   44850:	beq	44898 <__printf_chk@plt+0x331d8>
   44854:	mov	r0, #100	; 0x64
   44858:	bl	5130c <_Znwj@@Base>
   4485c:	mov	r1, r7
   44860:	mov	r8, r0
   44864:	bl	37a68 <__printf_chk@plt+0x263a8>
   44868:	str	r8, [r4, #12]
   4486c:	ldr	r3, [pc, #72]	; 448bc <__printf_chk@plt+0x331fc>
   44870:	mov	r0, r4
   44874:	mov	r1, r6
   44878:	str	r3, [r0], #28
   4487c:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   44880:	clz	r3, r5
   44884:	lsr	r3, r3, #5
   44888:	str	r5, [r4, #40]	; 0x28
   4488c:	str	r3, [r4, #24]
   44890:	mov	r0, r4
   44894:	pop	{r4, r5, r6, r7, r8, pc}
   44898:	str	r7, [r4, #12]
   4489c:	b	4486c <__printf_chk@plt+0x331ac>
   448a0:	mov	r0, r4
   448a4:	bl	36fe0 <__printf_chk@plt+0x25920>
   448a8:	bl	11498 <__cxa_end_cleanup@plt>
   448ac:	mov	r0, r8
   448b0:	bl	5135c <_ZdlPv@@Base>
   448b4:	bl	11498 <__cxa_end_cleanup@plt>
   448b8:	andeq	r9, r5, r8, lsr sp
   448bc:	andeq	sl, r5, r8, asr #28
   448c0:	push	{r4, r5, r6, lr}
   448c4:	sub	sp, sp, #24
   448c8:	ldr	r5, [pc, #120]	; 44948 <__printf_chk@plt+0x33288>
   448cc:	add	r1, r0, #28
   448d0:	mov	r4, r0
   448d4:	ldr	r3, [r5]
   448d8:	add	r0, sp, #8
   448dc:	str	r3, [sp, #20]
   448e0:	bl	51f78 <_ZdlPv@@Base+0xc1c>
   448e4:	mov	r0, #44	; 0x2c
   448e8:	bl	5130c <_Znwj@@Base>
   448ec:	ldr	r2, [r4, #40]	; 0x28
   448f0:	ldr	r3, [r4, #20]
   448f4:	add	r1, sp, #8
   448f8:	str	r2, [sp]
   448fc:	ldr	r2, [r4, #12]
   44900:	mov	r6, r0
   44904:	bl	4481c <__printf_chk@plt+0x3315c>
   44908:	add	r0, sp, #8
   4490c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   44910:	ldr	r2, [sp, #20]
   44914:	ldr	r3, [r5]
   44918:	mov	r0, r6
   4491c:	cmp	r2, r3
   44920:	bne	4492c <__printf_chk@plt+0x3326c>
   44924:	add	sp, sp, #24
   44928:	pop	{r4, r5, r6, pc}
   4492c:	bl	1148c <__stack_chk_fail@plt>
   44930:	mov	r0, r6
   44934:	bl	5135c <_ZdlPv@@Base>
   44938:	add	r0, sp, #8
   4493c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   44940:	bl	11498 <__cxa_end_cleanup@plt>
   44944:	b	44938 <__printf_chk@plt+0x33278>
   44948:	andeq	ip, r7, r0, lsl sp
   4494c:	push	{r4, r5, lr}
   44950:	sub	sp, sp, #44	; 0x2c
   44954:	ldr	r4, [pc, #140]	; 449e8 <__printf_chk@plt+0x33328>
   44958:	mov	r1, r0
   4495c:	mov	r2, #0
   44960:	ldr	r3, [r4]
   44964:	mov	r5, r0
   44968:	add	r0, sp, #16
   4496c:	str	r3, [sp, #36]	; 0x24
   44970:	bl	52830 <_ZdlPv@@Base+0x14d4>
   44974:	ldr	r1, [sp, #16]
   44978:	ldr	r0, [pc, #108]	; 449ec <__printf_chk@plt+0x3332c>
   4497c:	bl	13794 <__printf_chk@plt+0x20d4>
   44980:	subs	r3, r0, #0
   44984:	beq	449a4 <__printf_chk@plt+0x332e4>
   44988:	ldr	r3, [r3]
   4498c:	add	r1, sp, #12
   44990:	ldr	r3, [r3, #12]
   44994:	blx	r3
   44998:	cmp	r0, #0
   4499c:	ldrne	r0, [sp, #12]
   449a0:	bne	449cc <__printf_chk@plt+0x3330c>
   449a4:	mov	r1, r5
   449a8:	add	r0, sp, #16
   449ac:	bl	4c730 <__printf_chk@plt+0x3b070>
   449b0:	ldr	r3, [pc, #56]	; 449f0 <__printf_chk@plt+0x33330>
   449b4:	add	r2, sp, #16
   449b8:	str	r3, [sp]
   449bc:	ldr	r1, [pc, #48]	; 449f4 <__printf_chk@plt+0x33334>
   449c0:	mov	r0, #1024	; 0x400
   449c4:	bl	29f74 <__printf_chk@plt+0x188b4>
   449c8:	mov	r0, #0
   449cc:	ldr	r2, [sp, #36]	; 0x24
   449d0:	ldr	r3, [r4]
   449d4:	cmp	r2, r3
   449d8:	bne	449e4 <__printf_chk@plt+0x33324>
   449dc:	add	sp, sp, #44	; 0x2c
   449e0:	pop	{r4, r5, pc}
   449e4:	bl	1148c <__stack_chk_fail@plt>
   449e8:	andeq	ip, r7, r0, lsl sp
   449ec:	andeq	r5, r8, r8, asr #20
   449f0:	andeq	r6, r8, r0, lsr #15
   449f4:	muleq	r5, r8, ip
   449f8:	push	{r4, r5, r6, lr}
   449fc:	sub	sp, sp, #32
   44a00:	ldr	r5, [pc, #132]	; 44a8c <__printf_chk@plt+0x333cc>
   44a04:	mov	r1, r0
   44a08:	mov	r2, #0
   44a0c:	ldr	r3, [r5]
   44a10:	mov	r6, r0
   44a14:	add	r0, sp, #8
   44a18:	str	r3, [sp, #28]
   44a1c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   44a20:	ldr	r1, [sp, #8]
   44a24:	ldr	r0, [pc, #100]	; 44a90 <__printf_chk@plt+0x333d0>
   44a28:	bl	13794 <__printf_chk@plt+0x20d4>
   44a2c:	subs	r4, r0, #0
   44a30:	beq	44a60 <__printf_chk@plt+0x333a0>
   44a34:	ldr	r3, [r4]
   44a38:	ldr	r3, [r3, #8]
   44a3c:	blx	r3
   44a40:	mov	r4, r0
   44a44:	ldr	r2, [sp, #28]
   44a48:	ldr	r3, [r5]
   44a4c:	mov	r0, r4
   44a50:	cmp	r2, r3
   44a54:	bne	44a88 <__printf_chk@plt+0x333c8>
   44a58:	add	sp, sp, #32
   44a5c:	pop	{r4, r5, r6, pc}
   44a60:	mov	r1, r6
   44a64:	add	r0, sp, #8
   44a68:	bl	4c730 <__printf_chk@plt+0x3b070>
   44a6c:	ldr	r3, [pc, #32]	; 44a94 <__printf_chk@plt+0x333d4>
   44a70:	add	r2, sp, #8
   44a74:	str	r3, [sp]
   44a78:	ldr	r1, [pc, #24]	; 44a98 <__printf_chk@plt+0x333d8>
   44a7c:	mov	r0, #1024	; 0x400
   44a80:	bl	29f74 <__printf_chk@plt+0x188b4>
   44a84:	b	44a44 <__printf_chk@plt+0x33384>
   44a88:	bl	1148c <__stack_chk_fail@plt>
   44a8c:	andeq	ip, r7, r0, lsl sp
   44a90:	andeq	r5, r8, r8, asr #20
   44a94:	andeq	r6, r8, r0, lsr #15
   44a98:			; <UNDEFINED> instruction: 0x0005bcbc
   44a9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44aa0:	sub	sp, sp, #8256	; 0x2040
   44aa4:	ldr	r5, [pc, #776]	; 44db4 <__printf_chk@plt+0x336f4>
   44aa8:	sub	sp, sp, #12
   44aac:	ldr	r3, [r0, #28]
   44ab0:	mov	r6, r1
   44ab4:	add	r1, sp, #8256	; 0x2040
   44ab8:	ldr	r2, [r5]
   44abc:	add	r1, r1, #4
   44ac0:	cmp	r3, #2
   44ac4:	mov	r4, r0
   44ac8:	str	r2, [r1]
   44acc:	beq	44bd0 <__printf_chk@plt+0x33510>
   44ad0:	ldr	r8, [pc, #736]	; 44db8 <__printf_chk@plt+0x336f8>
   44ad4:	ldr	r1, [r0, #32]
   44ad8:	ldr	r2, [r8]
   44adc:	cmp	r1, #0
   44ae0:	ldr	r9, [r2, #92]	; 0x5c
   44ae4:	beq	44bac <__printf_chk@plt+0x334ec>
   44ae8:	ldr	r7, [pc, #716]	; 44dbc <__printf_chk@plt+0x336fc>
   44aec:	ldr	r3, [r7, #80]	; 0x50
   44af0:	cmp	r3, #0
   44af4:	addeq	r4, sp, #72	; 0x48
   44af8:	strbeq	r3, [r4, #-4]
   44afc:	beq	44b1c <__printf_chk@plt+0x3345c>
   44b00:	ldr	r2, [r7, #84]	; 0x54
   44b04:	add	r4, sp, #72	; 0x48
   44b08:	str	r2, [sp]
   44b0c:	sub	r0, r4, #4
   44b10:	mov	r2, #8192	; 0x2000
   44b14:	mov	r1, #1
   44b18:	bl	11660 <__sprintf_chk@plt>
   44b1c:	ldr	r3, [pc, #668]	; 44dc0 <__printf_chk@plt+0x33700>
   44b20:	ldr	r3, [r3]
   44b24:	cmp	r3, #0
   44b28:	beq	44c28 <__printf_chk@plt+0x33568>
   44b2c:	ldrb	r3, [r7, #76]	; 0x4c
   44b30:	cmp	r3, #108	; 0x6c
   44b34:	beq	44d38 <__printf_chk@plt+0x33678>
   44b38:	cmp	r3, #114	; 0x72
   44b3c:	beq	44d60 <__printf_chk@plt+0x336a0>
   44b40:	cmp	r3, #99	; 0x63
   44b44:	beq	44d88 <__printf_chk@plt+0x336c8>
   44b48:	ldr	r1, [r6, #28]
   44b4c:	mov	r0, #10
   44b50:	bl	114a4 <putc@plt>
   44b54:	ldr	r7, [pc, #616]	; 44dc4 <__printf_chk@plt+0x33704>
   44b58:	mov	r0, r6
   44b5c:	bl	4082c <__printf_chk@plt+0x2f16c>
   44b60:	mov	r1, #100	; 0x64
   44b64:	mov	r0, r6
   44b68:	bl	405d4 <__printf_chk@plt+0x2ef14>
   44b6c:	ldrb	r1, [r7, #1]!
   44b70:	cmp	r1, #0
   44b74:	bne	44b64 <__printf_chk@plt+0x334a4>
   44b78:	ldrb	r1, [r4, #-4]
   44b7c:	cmp	r1, #0
   44b80:	subne	r4, r4, #4
   44b84:	beq	44b9c <__printf_chk@plt+0x334dc>
   44b88:	mov	r0, r6
   44b8c:	bl	405d4 <__printf_chk@plt+0x2ef14>
   44b90:	ldrb	r1, [r4, #1]!
   44b94:	cmp	r1, #0
   44b98:	bne	44b88 <__printf_chk@plt+0x334c8>
   44b9c:	ldr	r1, [r6, #28]
   44ba0:	mov	r0, #10
   44ba4:	bl	114a4 <putc@plt>
   44ba8:	b	44c04 <__printf_chk@plt+0x33544>
   44bac:	cmp	r3, #0
   44bb0:	ldr	r3, [r6]
   44bb4:	bne	44d00 <__printf_chk@plt+0x33640>
   44bb8:	ldr	r3, [r3, #44]	; 0x2c
   44bbc:	mov	r0, r6
   44bc0:	blx	r3
   44bc4:	ldr	r3, [pc, #496]	; 44dbc <__printf_chk@plt+0x336fc>
   44bc8:	str	r9, [r3, #88]	; 0x58
   44bcc:	b	44c04 <__printf_chk@plt+0x33544>
   44bd0:	ldr	r7, [pc, #484]	; 44dbc <__printf_chk@plt+0x336fc>
   44bd4:	ldrb	r3, [r0, #40]	; 0x28
   44bd8:	ldr	r0, [r0, #36]	; 0x24
   44bdc:	ldr	r6, [r7, #80]	; 0x50
   44be0:	strb	r3, [r7, #76]	; 0x4c
   44be4:	bl	527f8 <_ZdlPv@@Base+0x149c>
   44be8:	cmp	r6, #0
   44bec:	str	r0, [r7, #80]	; 0x50
   44bf0:	beq	44bfc <__printf_chk@plt+0x3353c>
   44bf4:	mov	r0, r6
   44bf8:	bl	11360 <free@plt>
   44bfc:	ldr	r3, [r4, #44]	; 0x2c
   44c00:	str	r3, [r7, #84]	; 0x54
   44c04:	add	r3, sp, #8256	; 0x2040
   44c08:	add	r3, r3, #4
   44c0c:	ldr	r2, [r3]
   44c10:	ldr	r3, [r5]
   44c14:	cmp	r2, r3
   44c18:	bne	44db0 <__printf_chk@plt+0x336f0>
   44c1c:	add	sp, sp, #8256	; 0x2040
   44c20:	add	sp, sp, #12
   44c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44c28:	ldr	r3, [r7, #88]	; 0x58
   44c2c:	cmp	r3, r9
   44c30:	cmpne	r3, #0
   44c34:	bgt	44d14 <__printf_chk@plt+0x33654>
   44c38:	ldr	r3, [r8]
   44c3c:	ldr	r7, [pc, #388]	; 44dc8 <__printf_chk@plt+0x33708>
   44c40:	ldr	r0, [pc, #388]	; 44dcc <__printf_chk@plt+0x3370c>
   44c44:	ldr	r3, [r3, #92]	; 0x5c
   44c48:	ldr	r8, [r7]
   44c4c:	str	r3, [sp, #32]
   44c50:	bl	4494c <__printf_chk@plt+0x3328c>
   44c54:	sub	r4, r4, #4
   44c58:	mov	r9, r0
   44c5c:	ldr	r0, [pc, #364]	; 44dd0 <__printf_chk@plt+0x33710>
   44c60:	bl	4494c <__printf_chk@plt+0x3328c>
   44c64:	str	r0, [sp, #44]	; 0x2c
   44c68:	ldr	r0, [pc, #356]	; 44dd4 <__printf_chk@plt+0x33714>
   44c6c:	bl	4494c <__printf_chk@plt+0x3328c>
   44c70:	mov	sl, r0
   44c74:	ldr	r0, [pc, #348]	; 44dd8 <__printf_chk@plt+0x33718>
   44c78:	bl	4494c <__printf_chk@plt+0x3328c>
   44c7c:	mov	fp, r0
   44c80:	ldr	r0, [pc, #340]	; 44ddc <__printf_chk@plt+0x3371c>
   44c84:	bl	4494c <__printf_chk@plt+0x3328c>
   44c88:	mov	r6, r0
   44c8c:	ldr	r0, [pc, #332]	; 44de0 <__printf_chk@plt+0x33720>
   44c90:	bl	4494c <__printf_chk@plt+0x3328c>
   44c94:	ldr	r3, [pc, #328]	; 44de4 <__printf_chk@plt+0x33724>
   44c98:	ldr	r2, [pc, #328]	; 44de8 <__printf_chk@plt+0x33728>
   44c9c:	ldr	r3, [r3]
   44ca0:	ldr	r2, [r2]
   44ca4:	str	r3, [sp, #40]	; 0x28
   44ca8:	str	r2, [sp, #36]	; 0x24
   44cac:	add	r6, r6, r0
   44cb0:	ldr	r0, [pc, #308]	; 44dec <__printf_chk@plt+0x3372c>
   44cb4:	bl	449f8 <__printf_chk@plt+0x33338>
   44cb8:	ldr	r1, [sp, #44]	; 0x2c
   44cbc:	ldr	r2, [sp, #36]	; 0x24
   44cc0:	ldr	r3, [sp, #40]	; 0x28
   44cc4:	str	r1, [sp]
   44cc8:	str	r2, [sp, #24]
   44ccc:	str	r3, [sp, #20]
   44cd0:	str	r6, [sp, #12]
   44cd4:	ldr	r2, [sp, #32]
   44cd8:	strd	sl, [sp, #4]
   44cdc:	mov	r3, r9
   44ce0:	str	r4, [sp, #16]
   44ce4:	ldr	r1, [pc, #260]	; 44df0 <__printf_chk@plt+0x33730>
   44ce8:	str	r0, [sp, #28]
   44cec:	mov	r0, r8
   44cf0:	bl	53714 <_ZdlPv@@Base+0x23b8>
   44cf4:	ldr	r0, [r7]
   44cf8:	bl	1163c <fflush@plt>
   44cfc:	b	44c04 <__printf_chk@plt+0x33544>
   44d00:	ldr	r3, [r3, #40]	; 0x28
   44d04:	mov	r0, r6
   44d08:	blx	r3
   44d0c:	bl	28f8c <__printf_chk@plt+0x178cc>
   44d10:	b	44bc4 <__printf_chk@plt+0x33504>
   44d14:	ldr	r1, [r7, #92]	; 0x5c
   44d18:	add	r0, sp, #48	; 0x30
   44d1c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   44d20:	ldr	r3, [pc, #204]	; 44df4 <__printf_chk@plt+0x33734>
   44d24:	add	r1, sp, #48	; 0x30
   44d28:	mov	r2, r3
   44d2c:	ldr	r0, [pc, #196]	; 44df8 <__printf_chk@plt+0x33738>
   44d30:	bl	29fe4 <__printf_chk@plt+0x18924>
   44d34:	b	44c38 <__printf_chk@plt+0x33578>
   44d38:	mov	r0, r6
   44d3c:	ldr	r7, [pc, #184]	; 44dfc <__printf_chk@plt+0x3373c>
   44d40:	bl	4082c <__printf_chk@plt+0x2f16c>
   44d44:	mov	r1, #100	; 0x64
   44d48:	mov	r0, r6
   44d4c:	bl	405d4 <__printf_chk@plt+0x2ef14>
   44d50:	ldrb	r1, [r7, #1]!
   44d54:	cmp	r1, #0
   44d58:	bne	44d48 <__printf_chk@plt+0x33688>
   44d5c:	b	44b48 <__printf_chk@plt+0x33488>
   44d60:	mov	r0, r6
   44d64:	ldr	r7, [pc, #148]	; 44e00 <__printf_chk@plt+0x33740>
   44d68:	bl	4082c <__printf_chk@plt+0x2f16c>
   44d6c:	mov	r1, #100	; 0x64
   44d70:	mov	r0, r6
   44d74:	bl	405d4 <__printf_chk@plt+0x2ef14>
   44d78:	ldrb	r1, [r7, #1]!
   44d7c:	cmp	r1, #0
   44d80:	bne	44d70 <__printf_chk@plt+0x336b0>
   44d84:	b	44b48 <__printf_chk@plt+0x33488>
   44d88:	mov	r0, r6
   44d8c:	ldr	r7, [pc, #112]	; 44e04 <__printf_chk@plt+0x33744>
   44d90:	bl	4082c <__printf_chk@plt+0x2f16c>
   44d94:	mov	r1, #100	; 0x64
   44d98:	mov	r0, r6
   44d9c:	bl	405d4 <__printf_chk@plt+0x2ef14>
   44da0:	ldrb	r1, [r7, #1]!
   44da4:	cmp	r1, #0
   44da8:	bne	44d98 <__printf_chk@plt+0x336d8>
   44dac:	b	44b48 <__printf_chk@plt+0x33488>
   44db0:	bl	1148c <__stack_chk_fail@plt>
   44db4:	andeq	ip, r7, r0, lsl sp
   44db8:			; <UNDEFINED> instruction: 0x00082bbc
   44dbc:	andeq	r5, r8, r8, ror #17
   44dc0:	andeq	r3, r8, r4, asr #17
   44dc4:	andeq	fp, r5, r8, lsl sp
   44dc8:	andeq	r2, r8, r8, lsr #23
   44dcc:	andeq	r8, r5, r0, lsl #12
   44dd0:	andeq	r8, r5, r8, lsl #12
   44dd4:	strdeq	r8, [r5], -r0
   44dd8:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   44ddc:	andeq	r5, r5, r4, ror #26
   44de0:	andeq	r6, r5, r4, lsl #30
   44de4:	andeq	sp, r7, r8, rrx
   44de8:	andeq	sp, r7, r4, rrx
   44dec:	andeq	r8, r5, r8, lsr #11
   44df0:	andeq	fp, r5, r4, lsl #27
   44df4:	andeq	r6, r8, r0, lsr #15
   44df8:	andeq	fp, r5, ip, lsr #26
   44dfc:	andeq	fp, r5, r4, lsl #26
   44e00:	strdeq	fp, [r5], -r0
   44e04:	ldrdeq	fp, [r5], -r8
   44e08:	push	{r4, r5, r6, lr}
   44e0c:	mov	r5, r1
   44e10:	ldrb	r1, [r2]
   44e14:	cmp	r1, #0
   44e18:	popeq	{r4, r5, r6, pc}
   44e1c:	mov	r4, r2
   44e20:	mov	r0, r5
   44e24:	bl	405d4 <__printf_chk@plt+0x2ef14>
   44e28:	ldrb	r1, [r4, #1]!
   44e2c:	cmp	r1, #0
   44e30:	bne	44e20 <__printf_chk@plt+0x33760>
   44e34:	pop	{r4, r5, r6, pc}
   44e38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   44e3c:	mov	r4, r0
   44e40:	ldr	r5, [sp, #32]
   44e44:	mov	r6, r3
   44e48:	ldr	r3, [sp, #36]	; 0x24
   44e4c:	ldr	r0, [pc, #116]	; 44ec8 <__printf_chk@plt+0x33808>
   44e50:	mov	r8, r2
   44e54:	ldr	r2, [sp, #40]	; 0x28
   44e58:	str	r3, [r4, #20]
   44e5c:	cmp	r5, #0
   44e60:	mov	r3, #0
   44e64:	mov	r7, r1
   44e68:	str	r0, [r4]
   44e6c:	str	r2, [r4, #4]
   44e70:	str	r3, [r4, #8]
   44e74:	str	r3, [r4, #16]
   44e78:	str	r3, [r4, #24]
   44e7c:	beq	44eb4 <__printf_chk@plt+0x337f4>
   44e80:	mov	r0, #100	; 0x64
   44e84:	bl	5130c <_Znwj@@Base>
   44e88:	mov	r1, r5
   44e8c:	mov	r9, r0
   44e90:	bl	37a68 <__printf_chk@plt+0x263a8>
   44e94:	str	r9, [r4, #12]
   44e98:	ldr	r3, [pc, #44]	; 44ecc <__printf_chk@plt+0x3380c>
   44e9c:	str	r8, [r4, #28]
   44ea0:	str	r7, [r4, #32]
   44ea4:	str	r6, [r4, #36]	; 0x24
   44ea8:	str	r3, [r4]
   44eac:	mov	r0, r4
   44eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44eb4:	str	r5, [r4, #12]
   44eb8:	b	44e98 <__printf_chk@plt+0x337d8>
   44ebc:	mov	r0, r9
   44ec0:	bl	5135c <_ZdlPv@@Base>
   44ec4:	bl	11498 <__cxa_end_cleanup@plt>
   44ec8:	andeq	r9, r5, r8, lsr sp
   44ecc:	andeq	sl, r5, r8, ror #18
   44ed0:	cmp	r0, #0
   44ed4:	bxeq	lr
   44ed8:	mov	r2, #0
   44edc:	ldr	r3, [r0, #4]
   44ee0:	str	r2, [r0, #4]
   44ee4:	cmp	r3, #0
   44ee8:	mov	r2, r0
   44eec:	bxeq	lr
   44ef0:	mov	r0, r3
   44ef4:	b	44edc <__printf_chk@plt+0x3381c>
   44ef8:	mov	ip, #0
   44efc:	stm	r0, {r1, r2, ip}
   44f00:	bx	lr
   44f04:	ldr	ip, [r1]
   44f08:	ldr	r1, [r1, #4]
   44f0c:	mov	r2, #0
   44f10:	str	ip, [r0]
   44f14:	stmib	r0, {r1, r2}
   44f18:	bx	lr
   44f1c:	push	{lr}		; (str lr, [sp, #-4]!)
   44f20:	ldr	lr, [sp, #4]
   44f24:	str	r1, [r0, #28]
   44f28:	ldr	r1, [pc, #44]	; 44f5c <__printf_chk@plt+0x3389c>
   44f2c:	str	r2, [r0, #36]	; 0x24
   44f30:	mov	r2, #0
   44f34:	str	r3, [r0, #40]	; 0x28
   44f38:	stm	r0, {r1, lr}
   44f3c:	str	r2, [r0, #8]
   44f40:	str	r2, [r0, #16]
   44f44:	str	r2, [r0, #20]
   44f48:	str	r2, [r0, #24]
   44f4c:	str	r2, [r0, #12]
   44f50:	strh	r2, [r0, #32]
   44f54:	strb	r2, [r0, #44]	; 0x2c
   44f58:	pop	{pc}		; (ldr pc, [sp], #4)
   44f5c:	andeq	sl, r5, r8, lsl #22
   44f60:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44f64:	mov	r4, r0
   44f68:	ldr	r5, [sp, #48]	; 0x30
   44f6c:	ldr	lr, [pc, #148]	; 45008 <__printf_chk@plt+0x33948>
   44f70:	ldr	ip, [sp, #56]	; 0x38
   44f74:	ldr	r0, [sp, #52]	; 0x34
   44f78:	mov	r8, r3
   44f7c:	cmp	r5, #0
   44f80:	mov	r3, #0
   44f84:	mov	sl, r1
   44f88:	mov	r9, r2
   44f8c:	str	lr, [r4]
   44f90:	str	ip, [r4, #4]
   44f94:	str	r0, [r4, #20]
   44f98:	str	r3, [r4, #8]
   44f9c:	str	r3, [r4, #16]
   44fa0:	str	r3, [r4, #24]
   44fa4:	ldr	r7, [sp, #40]	; 0x28
   44fa8:	ldr	r6, [sp, #44]	; 0x2c
   44fac:	beq	44ff4 <__printf_chk@plt+0x33934>
   44fb0:	mov	r0, #100	; 0x64
   44fb4:	bl	5130c <_Znwj@@Base>
   44fb8:	mov	r1, r5
   44fbc:	mov	fp, r0
   44fc0:	bl	37a68 <__printf_chk@plt+0x263a8>
   44fc4:	str	fp, [r4, #12]
   44fc8:	ldr	r2, [pc, #60]	; 4500c <__printf_chk@plt+0x3394c>
   44fcc:	mov	r3, #0
   44fd0:	str	sl, [r4, #28]
   44fd4:	strb	r9, [r4, #32]
   44fd8:	str	r8, [r4, #36]	; 0x24
   44fdc:	str	r7, [r4, #40]	; 0x28
   44fe0:	strb	r6, [r4, #44]	; 0x2c
   44fe4:	str	r2, [r4]
   44fe8:	strb	r3, [r4, #33]	; 0x21
   44fec:	mov	r0, r4
   44ff0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ff4:	str	r5, [r4, #12]
   44ff8:	b	44fc8 <__printf_chk@plt+0x33908>
   44ffc:	mov	r0, fp
   45000:	bl	5135c <_ZdlPv@@Base>
   45004:	bl	11498 <__cxa_end_cleanup@plt>
   45008:	andeq	r9, r5, r8, lsr sp
   4500c:	andeq	sl, r5, r8, lsl #22
   45010:	push	{lr}		; (str lr, [sp, #-4]!)
   45014:	ldr	lr, [pc, #52]	; 45050 <__printf_chk@plt+0x33990>
   45018:	str	r3, [r0, #4]
   4501c:	mov	r3, #0
   45020:	str	r1, [r0, #28]
   45024:	str	r2, [r0, #36]	; 0x24
   45028:	str	lr, [r0]
   4502c:	str	r3, [r0, #8]
   45030:	str	r3, [r0, #16]
   45034:	str	r3, [r0, #20]
   45038:	str	r3, [r0, #24]
   4503c:	str	r3, [r0, #12]
   45040:	strh	r3, [r0, #32]
   45044:	str	r3, [r0, #40]	; 0x28
   45048:	strb	r3, [r0, #44]	; 0x2c
   4504c:	pop	{pc}		; (ldr pc, [sp], #4)
   45050:	andeq	sl, r5, r8, lsl r2
   45054:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45058:	mov	r4, r0
   4505c:	ldr	r5, [sp, #32]
   45060:	mov	r6, r3
   45064:	ldr	r3, [sp, #36]	; 0x24
   45068:	ldr	r0, [pc, #132]	; 450f4 <__printf_chk@plt+0x33a34>
   4506c:	mov	r7, r2
   45070:	ldr	r2, [sp, #40]	; 0x28
   45074:	str	r3, [r4, #20]
   45078:	cmp	r5, #0
   4507c:	mov	r3, #0
   45080:	mov	r8, r1
   45084:	str	r0, [r4]
   45088:	str	r2, [r4, #4]
   4508c:	str	r3, [r4, #8]
   45090:	str	r3, [r4, #16]
   45094:	str	r3, [r4, #24]
   45098:	beq	450e0 <__printf_chk@plt+0x33a20>
   4509c:	mov	r0, #100	; 0x64
   450a0:	bl	5130c <_Znwj@@Base>
   450a4:	mov	r1, r5
   450a8:	mov	r9, r0
   450ac:	bl	37a68 <__printf_chk@plt+0x263a8>
   450b0:	str	r9, [r4, #12]
   450b4:	ldr	r2, [pc, #60]	; 450f8 <__printf_chk@plt+0x33a38>
   450b8:	mov	r3, #0
   450bc:	str	r8, [r4, #28]
   450c0:	strb	r7, [r4, #32]
   450c4:	str	r6, [r4, #36]	; 0x24
   450c8:	str	r2, [r4]
   450cc:	strb	r3, [r4, #33]	; 0x21
   450d0:	str	r3, [r4, #40]	; 0x28
   450d4:	strb	r3, [r4, #44]	; 0x2c
   450d8:	mov	r0, r4
   450dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   450e0:	str	r5, [r4, #12]
   450e4:	b	450b4 <__printf_chk@plt+0x339f4>
   450e8:	mov	r0, r9
   450ec:	bl	5135c <_ZdlPv@@Base>
   450f0:	bl	11498 <__cxa_end_cleanup@plt>
   450f4:	andeq	r9, r5, r8, lsr sp
   450f8:	andeq	sl, r5, r8, lsl r2
   450fc:	mov	r2, #0
   45100:	str	r2, [r0]
   45104:	str	r2, [r0, #4]
   45108:	bx	lr
   4510c:	push	{r4, r5, r6, lr}
   45110:	mov	r5, r0
   45114:	mov	r4, r3
   45118:	ldr	r3, [sp, #16]
   4511c:	ldr	r0, [pc, #192]	; 451e4 <__printf_chk@plt+0x33b24>
   45120:	strb	r1, [r5, #44]	; 0x2c
   45124:	mov	r6, r2
   45128:	ldr	r1, [sp, #20]
   4512c:	ldr	r2, [sp, #24]
   45130:	cmn	r4, #-268435455	; 0xf0000001
   45134:	str	r3, [r5, #32]
   45138:	mov	r3, #0
   4513c:	str	r0, [r5]
   45140:	str	r4, [r5, #28]
   45144:	str	r1, [r5, #36]	; 0x24
   45148:	str	r2, [r5, #40]	; 0x28
   4514c:	str	r3, [r5, #4]
   45150:	str	r3, [r5, #8]
   45154:	str	r3, [r5, #12]
   45158:	str	r3, [r5, #16]
   4515c:	str	r3, [r5, #20]
   45160:	str	r3, [r5, #24]
   45164:	lslls	r0, r4, #3
   45168:	mvnhi	r0, #0
   4516c:	bl	113d8 <_Znaj@plt>
   45170:	subs	r3, r4, #1
   45174:	mov	ip, r0
   45178:	bmi	4519c <__printf_chk@plt+0x33adc>
   4517c:	mov	r2, r0
   45180:	mov	r1, #0
   45184:	sub	r3, r3, #1
   45188:	cmn	r3, #1
   4518c:	str	r1, [r2]
   45190:	str	r1, [r2, #4]
   45194:	add	r2, r2, #8
   45198:	bne	45184 <__printf_chk@plt+0x33ac4>
   4519c:	ldr	lr, [r5, #28]
   451a0:	str	ip, [r5, #48]	; 0x30
   451a4:	cmp	lr, #0
   451a8:	ble	451d0 <__printf_chk@plt+0x33b10>
   451ac:	mov	r2, #0
   451b0:	lsl	r3, r2, #3
   451b4:	add	r1, r6, r3
   451b8:	add	r2, r2, #1
   451bc:	ldm	r1, {r0, r1}
   451c0:	add	r3, ip, r3
   451c4:	cmp	r2, lr
   451c8:	stm	r3, {r0, r1}
   451cc:	bne	451b0 <__printf_chk@plt+0x33af0>
   451d0:	mov	r0, r5
   451d4:	pop	{r4, r5, r6, pc}
   451d8:	mov	r0, r5
   451dc:	bl	36fe0 <__printf_chk@plt+0x25920>
   451e0:	bl	11498 <__cxa_end_cleanup@plt>
   451e4:	andeq	sl, r5, r8, lsr #25
   451e8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   451ec:	mov	r5, r0
   451f0:	ldr	r7, [sp, #52]	; 0x34
   451f4:	mov	r0, #0
   451f8:	ldr	lr, [pc, #260]	; 45304 <__printf_chk@plt+0x33c44>
   451fc:	ldr	ip, [sp, #56]	; 0x38
   45200:	cmp	r7, r0
   45204:	mov	r8, r1
   45208:	mov	r6, r2
   4520c:	mov	r4, r3
   45210:	str	lr, [r5]
   45214:	str	ip, [r5, #20]
   45218:	str	r0, [r5, #4]
   4521c:	str	r0, [r5, #8]
   45220:	str	r0, [r5, #16]
   45224:	str	r0, [r5, #24]
   45228:	ldr	sl, [sp, #40]	; 0x28
   4522c:	ldr	r9, [sp, #44]	; 0x2c
   45230:	beq	452e4 <__printf_chk@plt+0x33c24>
   45234:	mov	r0, #100	; 0x64
   45238:	bl	5130c <_Znwj@@Base>
   4523c:	mov	r1, r7
   45240:	mov	fp, r0
   45244:	bl	37a68 <__printf_chk@plt+0x263a8>
   45248:	str	fp, [r5, #12]
   4524c:	ldr	r3, [pc, #180]	; 45308 <__printf_chk@plt+0x33c48>
   45250:	ldr	r2, [sp, #48]	; 0x30
   45254:	cmn	r4, #-268435455	; 0xf0000001
   45258:	str	r4, [r5, #28]
   4525c:	str	sl, [r5, #32]
   45260:	str	r9, [r5, #36]	; 0x24
   45264:	str	r2, [r5, #40]	; 0x28
   45268:	strb	r8, [r5, #44]	; 0x2c
   4526c:	str	r3, [r5]
   45270:	mvnhi	r0, #0
   45274:	lslls	r0, r4, #3
   45278:	bl	113d8 <_Znaj@plt>
   4527c:	subs	r4, r4, #1
   45280:	mov	ip, r0
   45284:	bmi	452a8 <__printf_chk@plt+0x33be8>
   45288:	mov	r3, r0
   4528c:	mov	r2, #0
   45290:	sub	r4, r4, #1
   45294:	cmn	r4, #1
   45298:	str	r2, [r3]
   4529c:	str	r2, [r3, #4]
   452a0:	add	r3, r3, #8
   452a4:	bne	45290 <__printf_chk@plt+0x33bd0>
   452a8:	ldr	lr, [r5, #28]
   452ac:	str	ip, [r5, #48]	; 0x30
   452b0:	cmp	lr, #0
   452b4:	ble	452dc <__printf_chk@plt+0x33c1c>
   452b8:	mov	r2, #0
   452bc:	lsl	r3, r2, #3
   452c0:	add	r1, r6, r3
   452c4:	add	r2, r2, #1
   452c8:	ldm	r1, {r0, r1}
   452cc:	add	r3, ip, r3
   452d0:	cmp	lr, r2
   452d4:	stm	r3, {r0, r1}
   452d8:	bne	452bc <__printf_chk@plt+0x33bfc>
   452dc:	mov	r0, r5
   452e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   452e4:	str	r7, [r5, #12]
   452e8:	b	4524c <__printf_chk@plt+0x33b8c>
   452ec:	mov	r0, r5
   452f0:	bl	36fe0 <__printf_chk@plt+0x25920>
   452f4:	bl	11498 <__cxa_end_cleanup@plt>
   452f8:	mov	r0, fp
   452fc:	bl	5135c <_ZdlPv@@Base>
   45300:	bl	11498 <__cxa_end_cleanup@plt>
   45304:	andeq	r9, r5, r8, lsr sp
   45308:	andeq	sl, r5, r8, lsr #25
   4530c:	push	{r4, r5, r6, lr}
   45310:	mov	r4, r0
   45314:	sub	sp, sp, #24
   45318:	mov	r0, #52	; 0x34
   4531c:	ldr	r6, [r4, #32]
   45320:	bl	5130c <_Znwj@@Base>
   45324:	ldr	r3, [r4, #20]
   45328:	ldr	r1, [r4, #12]
   4532c:	str	r6, [sp]
   45330:	ldr	r2, [r4, #40]	; 0x28
   45334:	str	r3, [sp, #16]
   45338:	ldr	r3, [r4, #36]	; 0x24
   4533c:	str	r1, [sp, #12]
   45340:	str	r2, [sp, #8]
   45344:	str	r3, [sp, #4]
   45348:	ldr	r3, [r4, #28]
   4534c:	ldr	r2, [r4, #48]	; 0x30
   45350:	ldrb	r1, [r4, #44]	; 0x2c
   45354:	mov	r5, r0
   45358:	bl	451e8 <__printf_chk@plt+0x33b28>
   4535c:	mov	r0, r5
   45360:	add	sp, sp, #24
   45364:	pop	{r4, r5, r6, pc}
   45368:	mov	r0, r5
   4536c:	bl	5135c <_ZdlPv@@Base>
   45370:	bl	11498 <__cxa_end_cleanup@plt>
   45374:	clz	r3, r0
   45378:	clz	r2, r1
   4537c:	lsr	r3, r3, #5
   45380:	lsr	r2, r2, #5
   45384:	orrs	ip, r3, r2
   45388:	bne	45414 <__printf_chk@plt+0x33d54>
   4538c:	push	{r4, r5, r6, lr}
   45390:	mov	r4, r0
   45394:	mov	r5, r1
   45398:	b	453d0 <__printf_chk@plt+0x33d10>
   4539c:	ldr	r3, [r4]
   453a0:	ldr	r3, [r3, #184]	; 0xb8
   453a4:	blx	r3
   453a8:	cmp	r0, #0
   453ac:	beq	45404 <__printf_chk@plt+0x33d44>
   453b0:	ldr	r4, [r4, #4]
   453b4:	ldr	r5, [r5, #4]
   453b8:	clz	r3, r4
   453bc:	clz	r2, r5
   453c0:	lsr	r3, r3, #5
   453c4:	lsr	r2, r2, #5
   453c8:	orrs	r1, r3, r2
   453cc:	bne	4540c <__printf_chk@plt+0x33d4c>
   453d0:	ldr	r3, [r4]
   453d4:	mov	r0, r4
   453d8:	ldr	r3, [r3, #188]	; 0xbc
   453dc:	blx	r3
   453e0:	ldr	r3, [r5]
   453e4:	ldr	r3, [r3, #188]	; 0xbc
   453e8:	mov	r6, r0
   453ec:	mov	r0, r5
   453f0:	blx	r3
   453f4:	mov	r1, r5
   453f8:	cmp	r6, r0
   453fc:	mov	r0, r4
   45400:	beq	4539c <__printf_chk@plt+0x33cdc>
   45404:	mov	r0, #0
   45408:	pop	{r4, r5, r6, pc}
   4540c:	and	r0, r3, r2
   45410:	pop	{r4, r5, r6, pc}
   45414:	and	r0, r3, r2
   45418:	bx	lr
   4541c:	ldr	r1, [r1, #28]
   45420:	ldr	r0, [r0, #28]
   45424:	b	45374 <__printf_chk@plt+0x33cb4>
   45428:	ldr	r1, [r1, #28]
   4542c:	ldr	r0, [r0, #28]
   45430:	b	45374 <__printf_chk@plt+0x33cb4>
   45434:	ldr	r1, [r1, #28]
   45438:	ldr	r0, [r0, #28]
   4543c:	b	45374 <__printf_chk@plt+0x33cb4>
   45440:	ldr	r2, [r0, #28]
   45444:	ldr	r3, [r1, #28]
   45448:	cmp	r2, r3
   4544c:	beq	45458 <__printf_chk@plt+0x33d98>
   45450:	mov	r0, #0
   45454:	bx	lr
   45458:	push	{r4, lr}
   4545c:	ldr	r1, [r1, #32]
   45460:	ldr	r0, [r0, #32]
   45464:	bl	45374 <__printf_chk@plt+0x33cb4>
   45468:	adds	r0, r0, #0
   4546c:	movne	r0, #1
   45470:	pop	{r4, pc}
   45474:	push	{r4, r5, r6, lr}
   45478:	mov	r4, r0
   4547c:	mov	r5, r1
   45480:	ldr	r0, [r0, #28]
   45484:	ldr	r1, [r1, #28]
   45488:	bl	45374 <__printf_chk@plt+0x33cb4>
   4548c:	cmp	r0, #0
   45490:	bne	4549c <__printf_chk@plt+0x33ddc>
   45494:	mov	r0, #0
   45498:	pop	{r4, r5, r6, pc}
   4549c:	ldr	r1, [r5, #32]
   454a0:	ldr	r0, [r4, #32]
   454a4:	bl	45374 <__printf_chk@plt+0x33cb4>
   454a8:	cmp	r0, #0
   454ac:	beq	45494 <__printf_chk@plt+0x33dd4>
   454b0:	ldr	r1, [r5, #36]	; 0x24
   454b4:	ldr	r0, [r4, #36]	; 0x24
   454b8:	bl	45374 <__printf_chk@plt+0x33cb4>
   454bc:	adds	r0, r0, #0
   454c0:	movne	r0, #1
   454c4:	pop	{r4, r5, r6, pc}
   454c8:	ldr	r0, [r0, #28]
   454cc:	ldr	r3, [r1, #28]
   454d0:	sub	r0, r0, r3
   454d4:	clz	r0, r0
   454d8:	lsr	r0, r0, #5
   454dc:	bx	lr
   454e0:	ldr	r0, [pc]	; 454e8 <__printf_chk@plt+0x33e28>
   454e4:	bx	lr
   454e8:	andeq	fp, r5, r0, asr #27
   454ec:	ldr	r0, [r0, #28]
   454f0:	ldr	r3, [r1, #28]
   454f4:	sub	r0, r0, r3
   454f8:	clz	r0, r0
   454fc:	lsr	r0, r0, #5
   45500:	bx	lr
   45504:	ldr	r0, [pc]	; 4550c <__printf_chk@plt+0x33e4c>
   45508:	bx	lr
   4550c:	ldrdeq	fp, [r5], -r0
   45510:	ldr	ip, [pc, #40]	; 45540 <__printf_chk@plt+0x33e80>
   45514:	mov	r2, #0
   45518:	str	r1, [r0, #4]
   4551c:	str	ip, [r0]
   45520:	str	r2, [r0, #8]
   45524:	str	r2, [r0, #12]
   45528:	str	r2, [r0, #16]
   4552c:	str	r2, [r0, #20]
   45530:	str	r2, [r0, #24]
   45534:	str	r2, [r0, #28]
   45538:	str	r2, [r0, #32]
   4553c:	bx	lr
   45540:	strdeq	sl, [r5], -r8
   45544:	push	{r4, r5, r6, lr}
   45548:	mov	r4, r0
   4554c:	ldr	ip, [pc, #104]	; 455bc <__printf_chk@plt+0x33efc>
   45550:	mov	r0, #0
   45554:	subs	r5, r1, #0
   45558:	str	r3, [r4, #4]
   4555c:	str	r2, [r4, #20]
   45560:	str	ip, [r4]
   45564:	str	r0, [r4, #8]
   45568:	str	r0, [r4, #16]
   4556c:	str	r0, [r4, #24]
   45570:	beq	455a8 <__printf_chk@plt+0x33ee8>
   45574:	mov	r0, #100	; 0x64
   45578:	bl	5130c <_Znwj@@Base>
   4557c:	mov	r1, r5
   45580:	mov	r6, r0
   45584:	bl	37a68 <__printf_chk@plt+0x263a8>
   45588:	str	r6, [r4, #12]
   4558c:	ldr	r2, [pc, #44]	; 455c0 <__printf_chk@plt+0x33f00>
   45590:	mov	r3, #0
   45594:	str	r2, [r4]
   45598:	str	r3, [r4, #28]
   4559c:	str	r3, [r4, #32]
   455a0:	mov	r0, r4
   455a4:	pop	{r4, r5, r6, pc}
   455a8:	str	r5, [r4, #12]
   455ac:	b	4558c <__printf_chk@plt+0x33ecc>
   455b0:	mov	r0, r6
   455b4:	bl	5135c <_ZdlPv@@Base>
   455b8:	bl	11498 <__cxa_end_cleanup@plt>
   455bc:	andeq	r9, r5, r8, lsr sp
   455c0:	strdeq	sl, [r5], -r8
   455c4:	mov	r3, #10
   455c8:	push	{r4, lr}
   455cc:	mov	r4, r0
   455d0:	str	r3, [r0, #4]
   455d4:	str	r1, [r0, #8]
   455d8:	mov	r0, #40	; 0x28
   455dc:	bl	113d8 <_Znaj@plt>
   455e0:	ldr	r3, [r4, #4]
   455e4:	cmp	r3, #0
   455e8:	str	r0, [r4]
   455ec:	ble	4560c <__printf_chk@plt+0x33f4c>
   455f0:	add	r3, r0, r3, lsl #2
   455f4:	sub	r3, r3, #4
   455f8:	sub	r0, r0, #4
   455fc:	mvn	r2, #0
   45600:	str	r2, [r0, #4]!
   45604:	cmp	r0, r3
   45608:	bne	45600 <__printf_chk@plt+0x33f40>
   4560c:	mov	r0, r4
   45610:	pop	{r4, pc}
   45614:	push	{r4, lr}
   45618:	mov	r4, r0
   4561c:	ldr	r0, [r0]
   45620:	cmp	r0, #0
   45624:	beq	4562c <__printf_chk@plt+0x33f6c>
   45628:	bl	114f8 <_ZdaPv@plt>
   4562c:	mov	r0, r4
   45630:	pop	{r4, pc}
   45634:	push	{r4, r5, r6, lr}
   45638:	mov	r1, r0
   4563c:	mov	r5, r0
   45640:	mov	r2, #0
   45644:	ldr	r0, [pc, #72]	; 45694 <__printf_chk@plt+0x33fd4>
   45648:	bl	13364 <__printf_chk@plt+0x1ca4>
   4564c:	subs	r4, r0, #0
   45650:	beq	4565c <__printf_chk@plt+0x33f9c>
   45654:	mov	r0, r4
   45658:	pop	{r4, r5, r6, pc}
   4565c:	mov	r0, #12
   45660:	bl	5130c <_Znwj@@Base>
   45664:	mov	r1, r5
   45668:	mov	r4, r0
   4566c:	bl	455c4 <__printf_chk@plt+0x33f04>
   45670:	mov	r2, r4
   45674:	mov	r1, r5
   45678:	ldr	r0, [pc, #20]	; 45694 <__printf_chk@plt+0x33fd4>
   4567c:	bl	13364 <__printf_chk@plt+0x1ca4>
   45680:	mov	r0, r4
   45684:	pop	{r4, r5, r6, pc}
   45688:	mov	r0, r4
   4568c:	bl	5135c <_ZdlPv@@Base>
   45690:	bl	11498 <__cxa_end_cleanup@plt>
   45694:	andeq	r5, r8, r8, asr #18
   45698:	push	{r4, r5, r6, r7, lr}
   4569c:	sub	sp, sp, #28
   456a0:	ldr	r6, [pc, #188]	; 45764 <__printf_chk@plt+0x340a4>
   456a4:	subs	r4, r0, #0
   456a8:	ldr	r3, [r6]
   456ac:	str	r3, [sp, #20]
   456b0:	blt	45738 <__printf_chk@plt+0x34078>
   456b4:	ldr	r3, [pc, #172]	; 45768 <__printf_chk@plt+0x340a8>
   456b8:	ldr	r3, [r3]
   456bc:	cmp	r3, r4
   456c0:	ble	45738 <__printf_chk@plt+0x34078>
   456c4:	add	r0, sp, #12
   456c8:	ldr	r1, [pc, #156]	; 4576c <__printf_chk@plt+0x340ac>
   456cc:	lsl	r5, r4, #2
   456d0:	mvn	r7, #0
   456d4:	bl	13694 <__printf_chk@plt+0x1fd4>
   456d8:	mov	r3, #0
   456dc:	str	r3, [sp, #4]
   456e0:	add	r2, sp, #8
   456e4:	add	r1, sp, #4
   456e8:	add	r0, sp, #12
   456ec:	bl	136a0 <__printf_chk@plt+0x1fe0>
   456f0:	cmp	r0, #0
   456f4:	beq	45748 <__printf_chk@plt+0x34088>
   456f8:	ldr	r3, [sp, #8]
   456fc:	ldr	r1, [r3, #4]
   45700:	cmp	r4, r1
   45704:	ldrlt	r2, [r3]
   45708:	strlt	r7, [r2, r5]
   4570c:	cmp	r1, #0
   45710:	ble	456e0 <__printf_chk@plt+0x34020>
   45714:	ldr	r3, [r3]
   45718:	sub	r3, r3, #4
   4571c:	add	r1, r3, r1, lsl #2
   45720:	ldr	r2, [r3, #4]!
   45724:	cmp	r2, r4
   45728:	streq	r7, [r3]
   4572c:	cmp	r3, r1
   45730:	bne	45720 <__printf_chk@plt+0x34060>
   45734:	b	456e0 <__printf_chk@plt+0x34020>
   45738:	ldr	r1, [pc, #48]	; 45770 <__printf_chk@plt+0x340b0>
   4573c:	ldr	r0, [pc, #48]	; 45774 <__printf_chk@plt+0x340b4>
   45740:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   45744:	b	456c4 <__printf_chk@plt+0x34004>
   45748:	ldr	r2, [sp, #20]
   4574c:	ldr	r3, [r6]
   45750:	cmp	r2, r3
   45754:	bne	45760 <__printf_chk@plt+0x340a0>
   45758:	add	sp, sp, #28
   4575c:	pop	{r4, r5, r6, r7, pc}
   45760:	bl	1148c <__stack_chk_fail@plt>
   45764:	andeq	ip, r7, r0, lsl sp
   45768:	andeq	r5, r8, r8, ror #17
   4576c:	andeq	r5, r8, r8, asr #18
   45770:			; <UNDEFINED> instruction: 0x0005babc
   45774:			; <UNDEFINED> instruction: 0x000017bf
   45778:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4577c:	mov	sl, r1
   45780:	ldr	r7, [pc, #484]	; 4596c <__printf_chk@plt+0x342ac>
   45784:	sub	sp, sp, #40	; 0x28
   45788:	subs	r6, r0, #0
   4578c:	ldr	r1, [r7]
   45790:	mov	r9, r2
   45794:	mov	r4, r3
   45798:	str	r1, [sp, #36]	; 0x24
   4579c:	blt	45880 <__printf_chk@plt+0x341c0>
   457a0:	ldr	r5, [pc, #456]	; 45970 <__printf_chk@plt+0x342b0>
   457a4:	mov	r2, #0
   457a8:	add	r0, r5, #128	; 0x80
   457ac:	mov	r1, r9
   457b0:	bl	13364 <__printf_chk@plt+0x1ca4>
   457b4:	subs	r8, r0, #0
   457b8:	beq	458c4 <__printf_chk@plt+0x34204>
   457bc:	add	r3, r5, #160	; 0xa0
   457c0:	cmp	r8, r3
   457c4:	beq	458fc <__printf_chk@plt+0x3423c>
   457c8:	cmp	r4, #0
   457cc:	bne	45864 <__printf_chk@plt+0x341a4>
   457d0:	ldr	r3, [r5]
   457d4:	cmp	r3, r6
   457d8:	bgt	45890 <__printf_chk@plt+0x341d0>
   457dc:	sub	r3, r6, r3
   457e0:	cmp	r3, #1000	; 0x3e8
   457e4:	bgt	458a8 <__printf_chk@plt+0x341e8>
   457e8:	mov	r0, r6
   457ec:	bl	3b3ac <__printf_chk@plt+0x29cec>
   457f0:	mov	r0, #84	; 0x54
   457f4:	bl	5130c <_Znwj@@Base>
   457f8:	mov	r3, #0
   457fc:	mov	r1, r3
   45800:	mov	r4, r0
   45804:	add	r0, r0, #8
   45808:	stm	r4, {r3, r6}
   4580c:	bl	18f34 <__printf_chk@plt+0x7874>
   45810:	ldr	r2, [r5, #4]
   45814:	mov	r3, #0
   45818:	mov	r5, #1
   4581c:	str	sl, [r4, #20]
   45820:	str	r9, [r4, #24]
   45824:	str	r8, [r4, #28]
   45828:	strb	r3, [r4, #32]
   4582c:	str	r3, [r4, #36]	; 0x24
   45830:	str	r3, [r4, #40]	; 0x28
   45834:	str	r3, [r4, #48]	; 0x30
   45838:	str	r3, [r4, #56]	; 0x38
   4583c:	str	r3, [r4, #60]	; 0x3c
   45840:	str	r3, [r4, #76]	; 0x4c
   45844:	str	r3, [r4, #80]	; 0x50
   45848:	str	r5, [r4, #68]	; 0x44
   4584c:	str	r5, [r4, #72]	; 0x48
   45850:	mov	r0, r6
   45854:	str	r4, [r2, r6, lsl #2]
   45858:	bl	45698 <__printf_chk@plt+0x33fd8>
   4585c:	mov	r0, r5
   45860:	b	45868 <__printf_chk@plt+0x341a8>
   45864:	mov	r0, r4
   45868:	ldr	r2, [sp, #36]	; 0x24
   4586c:	ldr	r3, [r7]
   45870:	cmp	r2, r3
   45874:	bne	4595c <__printf_chk@plt+0x3429c>
   45878:	add	sp, sp, #40	; 0x28
   4587c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45880:	ldr	r1, [pc, #236]	; 45974 <__printf_chk@plt+0x342b4>
   45884:	ldr	r0, [pc, #236]	; 45978 <__printf_chk@plt+0x342b8>
   45888:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4588c:	b	457a0 <__printf_chk@plt+0x340e0>
   45890:	ldr	r3, [r5, #4]
   45894:	ldr	r0, [r3, r6, lsl #2]
   45898:	cmp	r0, #0
   4589c:	beq	457f0 <__printf_chk@plt+0x34130>
   458a0:	bl	5135c <_ZdlPv@@Base>
   458a4:	b	457f0 <__printf_chk@plt+0x34130>
   458a8:	ldr	r3, [pc, #204]	; 4597c <__printf_chk@plt+0x342bc>
   458ac:	ldr	r0, [pc, #204]	; 45980 <__printf_chk@plt+0x342c0>
   458b0:	mov	r2, r3
   458b4:	mov	r1, r3
   458b8:	bl	29fe4 <__printf_chk@plt+0x18924>
   458bc:	mov	r0, #0
   458c0:	b	45868 <__printf_chk@plt+0x341a8>
   458c4:	mov	r2, r4
   458c8:	add	r1, sp, #12
   458cc:	mov	r0, r9
   458d0:	bl	4ef24 <__printf_chk@plt+0x3d864>
   458d4:	cmp	r4, #0
   458d8:	mov	r8, r0
   458dc:	bne	45904 <__printf_chk@plt+0x34244>
   458e0:	cmp	r0, #0
   458e4:	beq	45910 <__printf_chk@plt+0x34250>
   458e8:	mov	r2, r0
   458ec:	mov	r1, sl
   458f0:	add	r0, r5, #128	; 0x80
   458f4:	bl	13364 <__printf_chk@plt+0x1ca4>
   458f8:	b	457d0 <__printf_chk@plt+0x34110>
   458fc:	mov	r0, #0
   45900:	b	45868 <__printf_chk@plt+0x341a8>
   45904:	adds	r0, r0, #0
   45908:	movne	r0, #1
   4590c:	b	45868 <__printf_chk@plt+0x341a8>
   45910:	ldr	r3, [sp, #12]
   45914:	cmp	r3, #0
   45918:	bne	45934 <__printf_chk@plt+0x34274>
   4591c:	ldr	r2, [pc, #96]	; 45984 <__printf_chk@plt+0x342c4>
   45920:	mov	r1, r9
   45924:	sub	r0, r2, #32
   45928:	bl	13364 <__printf_chk@plt+0x1ca4>
   4592c:	mov	r0, #0
   45930:	b	45868 <__printf_chk@plt+0x341a8>
   45934:	mov	r1, r9
   45938:	add	r0, sp, #16
   4593c:	bl	4c730 <__printf_chk@plt+0x3b070>
   45940:	ldr	r3, [pc, #52]	; 4597c <__printf_chk@plt+0x342bc>
   45944:	add	r2, sp, #16
   45948:	str	r3, [sp]
   4594c:	ldr	r1, [pc, #52]	; 45988 <__printf_chk@plt+0x342c8>
   45950:	mov	r0, #131072	; 0x20000
   45954:	bl	29f74 <__printf_chk@plt+0x188b4>
   45958:	b	4591c <__printf_chk@plt+0x3425c>
   4595c:	bl	1148c <__stack_chk_fail@plt>
   45960:	mov	r0, r4
   45964:	bl	5135c <_ZdlPv@@Base>
   45968:	bl	11498 <__cxa_end_cleanup@plt>
   4596c:	andeq	ip, r7, r0, lsl sp
   45970:	andeq	r5, r8, r8, ror #17
   45974:			; <UNDEFINED> instruction: 0x0005babc
   45978:	andeq	r1, r0, r1, lsl #14
   4597c:	andeq	r6, r8, r0, lsr #15
   45980:	strdeq	fp, [r5], -ip
   45984:	andeq	r5, r8, r8, lsl #19
   45988:	andeq	fp, r5, r4, ror #27
   4598c:	push	{r4, r5, r6, lr}
   45990:	subs	r6, r0, #0
   45994:	mov	r4, r1
   45998:	mov	r5, r2
   4599c:	blt	459d8 <__printf_chk@plt+0x34318>
   459a0:	mov	r0, r4
   459a4:	bl	3baac <__printf_chk@plt+0x2a3ec>
   459a8:	cmp	r5, #0
   459ac:	mov	r4, r0
   459b0:	moveq	r2, r0
   459b4:	beq	459c4 <__printf_chk@plt+0x34304>
   459b8:	mov	r0, r5
   459bc:	bl	3baac <__printf_chk@plt+0x2a3ec>
   459c0:	mov	r2, r0
   459c4:	mov	r1, r4
   459c8:	mov	r0, r6
   459cc:	mov	r3, #0
   459d0:	pop	{r4, r5, r6, lr}
   459d4:	b	45778 <__printf_chk@plt+0x340b8>
   459d8:	ldr	r1, [pc, #8]	; 459e8 <__printf_chk@plt+0x34328>
   459dc:	ldr	r0, [pc, #8]	; 459ec <__printf_chk@plt+0x3432c>
   459e0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   459e4:	b	459a0 <__printf_chk@plt+0x342e0>
   459e8:			; <UNDEFINED> instruction: 0x0005babc
   459ec:	andeq	r1, r0, lr, lsr #14
   459f0:	push	{r4, r5, lr}
   459f4:	sub	sp, sp, #12
   459f8:	ldr	r4, [pc, #128]	; 45a80 <__printf_chk@plt+0x343c0>
   459fc:	mov	r0, sp
   45a00:	ldr	r3, [r4]
   45a04:	str	r3, [sp, #4]
   45a08:	bl	4a140 <__printf_chk@plt+0x38a80>
   45a0c:	cmp	r0, #0
   45a10:	beq	45a48 <__printf_chk@plt+0x34388>
   45a14:	ldr	r3, [sp]
   45a18:	cmp	r3, #0
   45a1c:	blt	45a64 <__printf_chk@plt+0x343a4>
   45a20:	mov	r0, #1
   45a24:	bl	30944 <__printf_chk@plt+0x1f284>
   45a28:	subs	r5, r0, #0
   45a2c:	beq	45a48 <__printf_chk@plt+0x34388>
   45a30:	mov	r0, #0
   45a34:	bl	2e1c8 <__printf_chk@plt+0x1cb08>
   45a38:	mov	r1, r5
   45a3c:	mov	r2, r0
   45a40:	ldr	r0, [sp]
   45a44:	bl	4598c <__printf_chk@plt+0x342cc>
   45a48:	bl	2fb28 <__printf_chk@plt+0x1e468>
   45a4c:	ldr	r2, [sp, #4]
   45a50:	ldr	r3, [r4]
   45a54:	cmp	r2, r3
   45a58:	bne	45a7c <__printf_chk@plt+0x343bc>
   45a5c:	add	sp, sp, #12
   45a60:	pop	{r4, r5, pc}
   45a64:	ldr	r3, [pc, #24]	; 45a84 <__printf_chk@plt+0x343c4>
   45a68:	ldr	r0, [pc, #24]	; 45a88 <__printf_chk@plt+0x343c8>
   45a6c:	mov	r2, r3
   45a70:	mov	r1, r3
   45a74:	bl	29fe4 <__printf_chk@plt+0x18924>
   45a78:	b	45a48 <__printf_chk@plt+0x34388>
   45a7c:	bl	1148c <__stack_chk_fail@plt>
   45a80:	andeq	ip, r7, r0, lsl sp
   45a84:	andeq	r6, r8, r0, lsr #15
   45a88:	andeq	fp, r5, r8, lsr lr
   45a8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45a90:	subs	r6, r1, #0
   45a94:	blt	45c4c <__printf_chk@plt+0x3458c>
   45a98:	ldr	r4, [r0, #4]
   45a9c:	cmp	r4, r6
   45aa0:	bgt	45b70 <__printf_chk@plt+0x344b0>
   45aa4:	ldr	r7, [pc, #440]	; 45c64 <__printf_chk@plt+0x345a4>
   45aa8:	ldr	r3, [r7]
   45aac:	cmp	r3, r6
   45ab0:	ble	45c4c <__printf_chk@plt+0x3458c>
   45ab4:	ldr	r3, [r7, #4]
   45ab8:	ldr	r3, [r3, r6, lsl #2]
   45abc:	cmp	r3, #0
   45ac0:	beq	45c4c <__printf_chk@plt+0x3458c>
   45ac4:	cmp	r4, r6
   45ac8:	mov	r5, r0
   45acc:	bgt	45b50 <__printf_chk@plt+0x34490>
   45ad0:	add	r0, r4, r4, lsl #1
   45ad4:	ldr	r8, [r5]
   45ad8:	add	r0, r0, r0, lsr #31
   45adc:	lsl	r9, r4, #2
   45ae0:	asr	r0, r0, #1
   45ae4:	cmp	r0, r6
   45ae8:	addle	r0, r6, #10
   45aec:	cmn	r0, #-536870910	; 0xe0000002
   45af0:	str	r0, [r5, #4]
   45af4:	lslls	r0, r0, #2
   45af8:	mvnhi	r0, #0
   45afc:	bl	113d8 <_Znaj@plt>
   45b00:	mov	r2, r9
   45b04:	mov	r1, r8
   45b08:	str	r0, [r5]
   45b0c:	bl	1157c <memcpy@plt>
   45b10:	mov	r0, r8
   45b14:	bl	114f8 <_ZdaPv@plt>
   45b18:	ldr	r3, [r5, #4]
   45b1c:	cmp	r4, r3
   45b20:	bge	45b48 <__printf_chk@plt+0x34488>
   45b24:	ldr	r3, [r5]
   45b28:	sub	r9, r9, #4
   45b2c:	add	r3, r3, r9
   45b30:	mvn	r1, #0
   45b34:	str	r1, [r3, #4]!
   45b38:	ldr	r2, [r5, #4]
   45b3c:	add	r4, r4, #1
   45b40:	cmp	r2, r4
   45b44:	bgt	45b34 <__printf_chk@plt+0x34474>
   45b48:	ldr	r3, [r7, #4]
   45b4c:	ldr	r3, [r3, r6, lsl #2]
   45b50:	ldr	r4, [r3, #28]
   45b54:	cmp	r4, #0
   45b58:	beq	45b88 <__printf_chk@plt+0x344c8>
   45b5c:	ldr	r3, [r5]
   45b60:	mov	r8, r6
   45b64:	str	r6, [r3, r6, lsl #2]
   45b68:	mov	r0, r8
   45b6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45b70:	ldr	r3, [r0]
   45b74:	ldr	r8, [r3, r6, lsl #2]
   45b78:	cmp	r8, #0
   45b7c:	blt	45aa4 <__printf_chk@plt+0x343e4>
   45b80:	mov	r0, r8
   45b84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45b88:	ldr	r1, [r3, #20]
   45b8c:	ldr	r0, [r5, #8]
   45b90:	bl	52bb4 <_ZdlPv@@Base+0x1858>
   45b94:	ldr	r8, [r7]
   45b98:	cmp	r8, #0
   45b9c:	ble	45c5c <__printf_chk@plt+0x3459c>
   45ba0:	ldr	ip, [r7, #4]
   45ba4:	mov	r3, r4
   45ba8:	sub	ip, ip, #4
   45bac:	b	45bbc <__printf_chk@plt+0x344fc>
   45bb0:	add	r3, r3, #1
   45bb4:	cmp	r3, r8
   45bb8:	beq	45bf4 <__printf_chk@plt+0x34534>
   45bbc:	ldr	r1, [ip, #4]!
   45bc0:	cmp	r1, #0
   45bc4:	beq	45bb0 <__printf_chk@plt+0x344f0>
   45bc8:	ldr	lr, [r1, #20]
   45bcc:	cmp	r0, lr
   45bd0:	bne	45bb0 <__printf_chk@plt+0x344f0>
   45bd4:	ldr	r2, [r1, #28]
   45bd8:	cmp	r2, #0
   45bdc:	beq	45bb0 <__printf_chk@plt+0x344f0>
   45be0:	mov	r8, r3
   45be4:	ldr	r3, [r5]
   45be8:	mov	r0, r8
   45bec:	str	r8, [r3, r6, lsl #2]
   45bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45bf4:	cmp	r8, #1
   45bf8:	ble	45c5c <__printf_chk@plt+0x3459c>
   45bfc:	ldr	r2, [r7, #4]
   45c00:	ldr	r3, [r2, #4]
   45c04:	cmp	r3, #0
   45c08:	beq	45c5c <__printf_chk@plt+0x3459c>
   45c0c:	add	r2, r2, #4
   45c10:	mov	r3, #1
   45c14:	b	45c24 <__printf_chk@plt+0x34564>
   45c18:	ldr	r1, [r2, #4]!
   45c1c:	cmp	r1, #0
   45c20:	beq	45c54 <__printf_chk@plt+0x34594>
   45c24:	add	r3, r3, #1
   45c28:	cmp	r3, r8
   45c2c:	bne	45c18 <__printf_chk@plt+0x34558>
   45c30:	mov	r2, r0
   45c34:	mov	r1, r0
   45c38:	mov	r3, #0
   45c3c:	mov	r0, r8
   45c40:	bl	45778 <__printf_chk@plt+0x340b8>
   45c44:	cmp	r0, #0
   45c48:	bne	45be4 <__printf_chk@plt+0x34524>
   45c4c:	mvn	r8, #0
   45c50:	b	45b68 <__printf_chk@plt+0x344a8>
   45c54:	mov	r8, r3
   45c58:	b	45c30 <__printf_chk@plt+0x34570>
   45c5c:	mov	r8, #1
   45c60:	b	45c30 <__printf_chk@plt+0x34570>
   45c64:	andeq	r5, r8, r8, ror #17
   45c68:	push	{r4, lr}
   45c6c:	ldr	r1, [r0, #48]	; 0x30
   45c70:	ldr	r0, [r0, #56]	; 0x38
   45c74:	bl	45a8c <__printf_chk@plt+0x343cc>
   45c78:	ldr	r3, [pc, #24]	; 45c98 <__printf_chk@plt+0x345d8>
   45c7c:	ldr	r3, [r3, #4]
   45c80:	ldr	r3, [r3, r0, lsl #2]
   45c84:	ldr	r0, [r3, #28]
   45c88:	cmp	r0, #0
   45c8c:	popeq	{r4, pc}
   45c90:	pop	{r4, lr}
   45c94:	b	4d7c0 <__printf_chk@plt+0x3c100>
   45c98:	andeq	r5, r8, r8, ror #17
   45c9c:	push	{r4, r5, r6, r7, r8, lr}
   45ca0:	mov	r4, r1
   45ca4:	sub	sp, sp, #8
   45ca8:	mov	r7, r0
   45cac:	ldr	r1, [r1, #48]	; 0x30
   45cb0:	ldr	r0, [r4, #56]	; 0x38
   45cb4:	bl	45a8c <__printf_chk@plt+0x343cc>
   45cb8:	subs	r5, r0, #0
   45cbc:	blt	45d64 <__printf_chk@plt+0x346a4>
   45cc0:	ldr	r6, [pc, #184]	; 45d80 <__printf_chk@plt+0x346c0>
   45cc4:	ldr	r3, [r6]
   45cc8:	cmp	r3, r5
   45ccc:	ble	45d54 <__printf_chk@plt+0x34694>
   45cd0:	ldr	r3, [r6, #4]
   45cd4:	ldr	r3, [r3, r5, lsl #2]
   45cd8:	cmp	r3, #0
   45cdc:	beq	45d54 <__printf_chk@plt+0x34694>
   45ce0:	mov	r1, r4
   45ce4:	mov	r0, r7
   45ce8:	bl	368c0 <__printf_chk@plt+0x25200>
   45cec:	ldr	r1, [r6, #4]
   45cf0:	ldrd	r2, [r4, #36]	; 0x24
   45cf4:	mov	r8, r0
   45cf8:	ldr	r0, [r1, r5, lsl #2]
   45cfc:	str	r5, [sp]
   45d00:	ldr	r1, [r4, #24]
   45d04:	bl	402bc <__printf_chk@plt+0x2ebfc>
   45d08:	ldr	r3, [r4, #304]	; 0x130
   45d0c:	cmp	r3, #0
   45d10:	mov	r5, r0
   45d14:	ldrne	r5, [r0, #52]	; 0x34
   45d18:	mov	r0, #40	; 0x28
   45d1c:	bl	5130c <_Znwj@@Base>
   45d20:	ldr	r2, [pc, #92]	; 45d84 <__printf_chk@plt+0x346c4>
   45d24:	mov	r3, #0
   45d28:	str	r7, [r0, #28]
   45d2c:	str	r8, [r0, #32]
   45d30:	str	r5, [r0, #36]	; 0x24
   45d34:	strd	r2, [r0]
   45d38:	str	r3, [r0, #8]
   45d3c:	str	r3, [r0, #16]
   45d40:	str	r3, [r0, #20]
   45d44:	str	r3, [r0, #24]
   45d48:	str	r3, [r0, #12]
   45d4c:	add	sp, sp, #8
   45d50:	pop	{r4, r5, r6, r7, r8, pc}
   45d54:	ldr	r1, [pc, #44]	; 45d88 <__printf_chk@plt+0x346c8>
   45d58:	ldr	r0, [pc, #44]	; 45d8c <__printf_chk@plt+0x346cc>
   45d5c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   45d60:	b	45ce0 <__printf_chk@plt+0x34620>
   45d64:	ldr	r3, [pc, #36]	; 45d90 <__printf_chk@plt+0x346d0>
   45d68:	ldr	r0, [pc, #36]	; 45d94 <__printf_chk@plt+0x346d4>
   45d6c:	mov	r2, r3
   45d70:	mov	r1, r3
   45d74:	bl	29fe4 <__printf_chk@plt+0x18924>
   45d78:	mov	r0, #0
   45d7c:	b	45d4c <__printf_chk@plt+0x3468c>
   45d80:	andeq	r5, r8, r8, ror #17
   45d84:	andeq	sl, r5, r8, ror #18
   45d88:			; <UNDEFINED> instruction: 0x0005babc
   45d8c:	andeq	r1, r0, r9, ror #5
   45d90:	andeq	r6, r8, r0, lsr #15
   45d94:	andeq	fp, r5, r0, asr lr
   45d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45d9c:	mov	r5, r1
   45da0:	ldr	r8, [pc, #1248]	; 46288 <__printf_chk@plt+0x34bc8>
   45da4:	sub	sp, sp, #68	; 0x44
   45da8:	mov	r6, r0
   45dac:	ldr	r3, [r8]
   45db0:	ldr	r1, [r1, #48]	; 0x30
   45db4:	ldr	r0, [r5, #56]	; 0x38
   45db8:	str	r2, [sp, #16]
   45dbc:	str	r3, [sp, #60]	; 0x3c
   45dc0:	bl	45a8c <__printf_chk@plt+0x343cc>
   45dc4:	subs	fp, r0, #0
   45dc8:	blt	4617c <__printf_chk@plt+0x34abc>
   45dcc:	ldr	r4, [pc, #1208]	; 4628c <__printf_chk@plt+0x34bcc>
   45dd0:	lsl	r9, fp, #2
   45dd4:	ldr	r3, [r4]
   45dd8:	cmp	r3, fp
   45ddc:	ble	45fd0 <__printf_chk@plt+0x34910>
   45de0:	ldr	r3, [r4, #4]
   45de4:	ldr	r3, [r3, fp, lsl #2]
   45de8:	cmp	r3, #0
   45dec:	beq	45fd0 <__printf_chk@plt+0x34910>
   45df0:	ldr	r0, [r3, #28]
   45df4:	cmp	r0, #0
   45df8:	beq	45e98 <__printf_chk@plt+0x347d8>
   45dfc:	mov	r1, r6
   45e00:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   45e04:	cmp	r0, #0
   45e08:	beq	45e98 <__printf_chk@plt+0x347d8>
   45e0c:	ldr	r3, [r4, #4]
   45e10:	ldr	r0, [r3, r9]
   45e14:	str	fp, [sp]
   45e18:	ldrd	r2, [r5, #36]	; 0x24
   45e1c:	ldr	r1, [r5, #24]
   45e20:	bl	402bc <__printf_chk@plt+0x2ebfc>
   45e24:	ldr	r3, [r5, #304]	; 0x130
   45e28:	cmp	r3, #0
   45e2c:	mov	r4, r0
   45e30:	ldrne	r4, [r0, #52]	; 0x34
   45e34:	mov	r0, r5
   45e38:	bl	192dc <__printf_chk@plt+0x7c1c>
   45e3c:	mov	r9, r0
   45e40:	mov	r0, r5
   45e44:	bl	192ec <__printf_chk@plt+0x7c2c>
   45e48:	mov	r5, r0
   45e4c:	mov	r0, #48	; 0x30
   45e50:	bl	5130c <_Znwj@@Base>
   45e54:	mov	ip, #0
   45e58:	str	r5, [sp]
   45e5c:	mov	r3, r9
   45e60:	mov	r2, r4
   45e64:	mov	r1, r6
   45e68:	str	ip, [sp, #12]
   45e6c:	str	ip, [sp, #8]
   45e70:	str	ip, [sp, #4]
   45e74:	mov	r7, r0
   45e78:	bl	42af0 <__printf_chk@plt+0x31430>
   45e7c:	ldr	r2, [sp, #60]	; 0x3c
   45e80:	ldr	r3, [r8]
   45e84:	mov	r0, r7
   45e88:	cmp	r2, r3
   45e8c:	bne	4626c <__printf_chk@plt+0x34bac>
   45e90:	add	sp, sp, #68	; 0x44
   45e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45e98:	ldr	sl, [r6, #12]
   45e9c:	cmp	sl, #0
   45ea0:	beq	45eb0 <__printf_chk@plt+0x347f0>
   45ea4:	ldr	r3, [r6, #32]
   45ea8:	cmp	r3, #1
   45eac:	beq	46008 <__printf_chk@plt+0x34948>
   45eb0:	ldr	r3, [r6, #4]
   45eb4:	cmp	r3, #0
   45eb8:	bge	45ff4 <__printf_chk@plt+0x34934>
   45ebc:	ldr	r2, [r4, #4]
   45ec0:	ldr	r0, [r2, r9]
   45ec4:	ldr	r7, [r0, #80]	; 0x50
   45ec8:	cmp	r7, #0
   45ecc:	beq	45f30 <__printf_chk@plt+0x34870>
   45ed0:	ldr	fp, [r7]
   45ed4:	ldr	r0, [r2, fp, lsl #2]
   45ed8:	cmp	r0, #0
   45edc:	moveq	r1, r0
   45ee0:	beq	45f10 <__printf_chk@plt+0x34850>
   45ee4:	ldr	r0, [r0, #28]
   45ee8:	cmp	r0, #0
   45eec:	moveq	r1, r0
   45ef0:	moveq	r0, r1
   45ef4:	beq	45f10 <__printf_chk@plt+0x34850>
   45ef8:	mov	r1, r6
   45efc:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   45f00:	ldr	r2, [r4, #4]
   45f04:	adds	r0, r0, #0
   45f08:	movne	r0, #1
   45f0c:	mov	r1, r0
   45f10:	ldr	r7, [r7, #4]
   45f14:	cmp	r7, #0
   45f18:	moveq	r0, #1
   45f1c:	cmp	r0, #0
   45f20:	beq	45ed0 <__printf_chk@plt+0x34810>
   45f24:	cmp	r1, #0
   45f28:	ldr	r0, [r2, r9]
   45f2c:	bne	45e14 <__printf_chk@plt+0x34754>
   45f30:	ldr	r1, [r0, #20]
   45f34:	add	r0, sp, #40	; 0x28
   45f38:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   45f3c:	ldr	r3, [sp, #44]	; 0x2c
   45f40:	ldr	r2, [sp, #48]	; 0x30
   45f44:	cmp	r3, r2
   45f48:	bge	461a8 <__printf_chk@plt+0x34ae8>
   45f4c:	ldr	r2, [sp, #40]	; 0x28
   45f50:	add	r0, r3, #1
   45f54:	mov	r1, #32
   45f58:	str	r0, [sp, #44]	; 0x2c
   45f5c:	strb	r1, [r2, r3]
   45f60:	add	r0, sp, #40	; 0x28
   45f64:	ldr	r1, [r6, #60]	; 0x3c
   45f68:	bl	5216c <_ZdlPv@@Base+0xe10>
   45f6c:	ldr	r3, [sp, #44]	; 0x2c
   45f70:	ldr	r2, [sp, #48]	; 0x30
   45f74:	cmp	r3, r2
   45f78:	bge	46198 <__printf_chk@plt+0x34ad8>
   45f7c:	ldr	r1, [sp, #40]	; 0x28
   45f80:	add	r0, r3, #1
   45f84:	mov	r2, #0
   45f88:	str	r0, [sp, #44]	; 0x2c
   45f8c:	strb	r2, [r1, r3]
   45f90:	ldr	r1, [sp, #40]	; 0x28
   45f94:	add	r0, sp, #24
   45f98:	bl	52830 <_ZdlPv@@Base+0x14d4>
   45f9c:	ldr	r0, [sp, #24]
   45fa0:	bl	2a55c <__printf_chk@plt+0x18e9c>
   45fa4:	subs	r3, r0, #0
   45fa8:	beq	4601c <__printf_chk@plt+0x3495c>
   45fac:	ldr	r3, [r3, #12]
   45fb0:	cmp	r3, #0
   45fb4:	beq	4601c <__printf_chk@plt+0x3495c>
   45fb8:	mov	r1, r5
   45fbc:	bl	45c9c <__printf_chk@plt+0x345dc>
   45fc0:	mov	r7, r0
   45fc4:	add	r0, sp, #40	; 0x28
   45fc8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   45fcc:	b	45e7c <__printf_chk@plt+0x347bc>
   45fd0:	ldr	r0, [pc, #696]	; 46290 <__printf_chk@plt+0x34bd0>
   45fd4:	ldr	r1, [pc, #696]	; 46294 <__printf_chk@plt+0x34bd4>
   45fd8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   45fdc:	ldr	r3, [r4, #4]
   45fe0:	ldr	r3, [r3, r9]
   45fe4:	ldr	r0, [r3, #28]
   45fe8:	cmp	r0, #0
   45fec:	bne	45dfc <__printf_chk@plt+0x3473c>
   45ff0:	b	45e98 <__printf_chk@plt+0x347d8>
   45ff4:	ldr	r3, [sp, #16]
   45ff8:	cmp	r3, #0
   45ffc:	beq	461b8 <__printf_chk@plt+0x34af8>
   46000:	mov	r7, #0
   46004:	b	45e7c <__printf_chk@plt+0x347bc>
   46008:	mov	r1, r5
   4600c:	mov	r0, r6
   46010:	bl	45c9c <__printf_chk@plt+0x345dc>
   46014:	mov	r7, r0
   46018:	b	45e7c <__printf_chk@plt+0x347bc>
   4601c:	add	r0, sp, #40	; 0x28
   46020:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   46024:	ldr	r3, [r4, #164]	; 0xa4
   46028:	cmp	r3, #0
   4602c:	beq	46094 <__printf_chk@plt+0x349d4>
   46030:	ldr	r2, [r4, #4]
   46034:	ldr	fp, [r3]
   46038:	ldr	r0, [r2, fp, lsl #2]
   4603c:	cmp	r0, #0
   46040:	moveq	r2, r0
   46044:	beq	46078 <__printf_chk@plt+0x349b8>
   46048:	ldr	r0, [r0, #28]
   4604c:	cmp	r0, #0
   46050:	moveq	r2, r0
   46054:	moveq	r0, r2
   46058:	beq	46078 <__printf_chk@plt+0x349b8>
   4605c:	mov	r1, r6
   46060:	str	r3, [sp, #20]
   46064:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   46068:	ldr	r3, [sp, #20]
   4606c:	adds	r0, r0, #0
   46070:	movne	r0, #1
   46074:	mov	r2, r0
   46078:	ldr	r3, [r3, #4]
   4607c:	cmp	r3, #0
   46080:	moveq	r0, #1
   46084:	cmp	r0, #0
   46088:	beq	46030 <__printf_chk@plt+0x34970>
   4608c:	cmp	r2, #0
   46090:	bne	45e0c <__printf_chk@plt+0x3474c>
   46094:	cmp	sl, #0
   46098:	beq	460a8 <__printf_chk@plt+0x349e8>
   4609c:	ldr	r3, [r6, #32]
   460a0:	cmp	r3, #3
   460a4:	beq	46008 <__printf_chk@plt+0x34948>
   460a8:	ldr	r3, [r4]
   460ac:	cmp	r3, #0
   460b0:	ble	46118 <__printf_chk@plt+0x34a58>
   460b4:	mov	fp, #0
   460b8:	ldr	r3, [r4, #4]
   460bc:	lsl	sl, fp, #2
   460c0:	ldr	r3, [r3, fp, lsl #2]
   460c4:	cmp	r3, #0
   460c8:	beq	46108 <__printf_chk@plt+0x34a48>
   460cc:	ldr	r0, [r3, #28]
   460d0:	cmp	r0, #0
   460d4:	beq	46108 <__printf_chk@plt+0x34a48>
   460d8:	bl	4d320 <__printf_chk@plt+0x3bc60>
   460dc:	cmp	r0, #0
   460e0:	beq	46108 <__printf_chk@plt+0x34a48>
   460e4:	ldr	r3, [r4, #4]
   460e8:	ldr	r3, [r3, sl]
   460ec:	ldr	r0, [r3, #28]
   460f0:	cmp	r0, #0
   460f4:	beq	46108 <__printf_chk@plt+0x34a48>
   460f8:	mov	r1, r6
   460fc:	bl	4d298 <__printf_chk@plt+0x3bbd8>
   46100:	cmp	r0, #0
   46104:	bne	45e0c <__printf_chk@plt+0x3474c>
   46108:	ldr	r3, [r4]
   4610c:	add	fp, fp, #1
   46110:	cmp	r3, fp
   46114:	bgt	460b8 <__printf_chk@plt+0x349f8>
   46118:	ldr	r3, [sp, #16]
   4611c:	cmp	r3, #0
   46120:	bne	46000 <__printf_chk@plt+0x34940>
   46124:	ldrb	r3, [r6, #26]
   46128:	cmp	r3, #0
   4612c:	bne	46000 <__printf_chk@plt+0x34940>
   46130:	ldrb	r1, [r6, #24]
   46134:	mov	r4, #1
   46138:	strb	r4, [r6, #26]
   4613c:	cmp	r1, #0
   46140:	beq	461ec <__printf_chk@plt+0x34b2c>
   46144:	ldr	r3, [pc, #332]	; 46298 <__printf_chk@plt+0x34bd8>
   46148:	add	r0, sp, #40	; 0x28
   4614c:	ldrb	r3, [r3, r1]
   46150:	cmp	r3, #0
   46154:	beq	46248 <__printf_chk@plt+0x34b88>
   46158:	bl	4c77c <__printf_chk@plt+0x3b0bc>
   4615c:	ldr	r3, [pc, #312]	; 4629c <__printf_chk@plt+0x34bdc>
   46160:	add	r2, sp, #40	; 0x28
   46164:	mov	r0, r4
   46168:	str	r3, [sp]
   4616c:	ldr	r1, [pc, #300]	; 462a0 <__printf_chk@plt+0x34be0>
   46170:	ldr	r7, [sp, #16]
   46174:	bl	29f74 <__printf_chk@plt+0x188b4>
   46178:	b	45e7c <__printf_chk@plt+0x347bc>
   4617c:	ldr	r3, [pc, #280]	; 4629c <__printf_chk@plt+0x34bdc>
   46180:	ldr	r0, [pc, #284]	; 462a4 <__printf_chk@plt+0x34be4>
   46184:	mov	r2, r3
   46188:	mov	r1, r3
   4618c:	bl	29fe4 <__printf_chk@plt+0x18924>
   46190:	mov	r7, #0
   46194:	b	45e7c <__printf_chk@plt+0x347bc>
   46198:	add	r0, sp, #40	; 0x28
   4619c:	bl	52138 <_ZdlPv@@Base+0xddc>
   461a0:	ldr	r3, [sp, #44]	; 0x2c
   461a4:	b	45f7c <__printf_chk@plt+0x348bc>
   461a8:	add	r0, sp, #40	; 0x28
   461ac:	bl	52138 <_ZdlPv@@Base+0xddc>
   461b0:	ldr	r3, [sp, #44]	; 0x2c
   461b4:	b	45f4c <__printf_chk@plt+0x3488c>
   461b8:	mov	r0, r6
   461bc:	bl	2a1ec <__printf_chk@plt+0x18b2c>
   461c0:	ldr	r7, [sp, #16]
   461c4:	mov	r1, r0
   461c8:	add	r0, sp, #40	; 0x28
   461cc:	bl	4c75c <__printf_chk@plt+0x3b09c>
   461d0:	ldr	r3, [pc, #196]	; 4629c <__printf_chk@plt+0x34bdc>
   461d4:	add	r2, sp, #40	; 0x28
   461d8:	str	r3, [sp]
   461dc:	ldr	r1, [pc, #196]	; 462a8 <__printf_chk@plt+0x34be8>
   461e0:	mov	r0, #1
   461e4:	bl	29f74 <__printf_chk@plt+0x188b4>
   461e8:	b	45e7c <__printf_chk@plt+0x347bc>
   461ec:	ldr	r5, [r6, #60]	; 0x3c
   461f0:	cmp	r5, #0
   461f4:	beq	46000 <__printf_chk@plt+0x34940>
   461f8:	ldrb	r1, [r5, #1]
   461fc:	ldr	r2, [pc, #168]	; 462ac <__printf_chk@plt+0x34bec>
   46200:	ldr	r3, [pc, #168]	; 462b0 <__printf_chk@plt+0x34bf0>
   46204:	cmp	r1, #0
   46208:	moveq	r1, r2
   4620c:	movne	r1, r3
   46210:	add	r0, sp, #24
   46214:	bl	4c730 <__printf_chk@plt+0x3b070>
   46218:	mov	r1, r5
   4621c:	add	r0, sp, #40	; 0x28
   46220:	bl	4c730 <__printf_chk@plt+0x3b070>
   46224:	ldr	r1, [pc, #112]	; 4629c <__printf_chk@plt+0x34bdc>
   46228:	add	r3, sp, #40	; 0x28
   4622c:	str	r1, [sp]
   46230:	add	r2, sp, #24
   46234:	mov	r0, r4
   46238:	ldr	r1, [pc, #116]	; 462b4 <__printf_chk@plt+0x34bf4>
   4623c:	ldr	r7, [sp, #16]
   46240:	bl	29f74 <__printf_chk@plt+0x188b4>
   46244:	b	45e7c <__printf_chk@plt+0x347bc>
   46248:	bl	4c75c <__printf_chk@plt+0x3b09c>
   4624c:	ldr	r3, [pc, #72]	; 4629c <__printf_chk@plt+0x34bdc>
   46250:	add	r2, sp, #40	; 0x28
   46254:	mov	r0, r4
   46258:	str	r3, [sp]
   4625c:	ldr	r1, [pc, #84]	; 462b8 <__printf_chk@plt+0x34bf8>
   46260:	ldr	r7, [sp, #16]
   46264:	bl	29f74 <__printf_chk@plt+0x188b4>
   46268:	b	45e7c <__printf_chk@plt+0x347bc>
   4626c:	bl	1148c <__stack_chk_fail@plt>
   46270:	add	r0, sp, #40	; 0x28
   46274:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   46278:	bl	11498 <__cxa_end_cleanup@plt>
   4627c:	mov	r0, r7
   46280:	bl	5135c <_ZdlPv@@Base>
   46284:	bl	11498 <__cxa_end_cleanup@plt>
   46288:	andeq	ip, r7, r0, lsl sp
   4628c:	andeq	r5, r8, r8, ror #17
   46290:	strdeq	r1, [r0], -ip
   46294:			; <UNDEFINED> instruction: 0x0005babc
   46298:	muleq	r8, r8, r6
   4629c:	andeq	r6, r8, r0, lsr #15
   462a0:	andeq	fp, r5, r8, lsl #29
   462a4:	andeq	fp, r5, r0, asr lr
   462a8:	andeq	fp, r5, r4, ror #28
   462ac:	andeq	fp, r5, r0, ror #28
   462b0:	andeq	r8, r5, r4, asr #14
   462b4:	andeq	fp, r5, ip, asr #29
   462b8:	andeq	fp, r5, r4, lsr #29
   462bc:	ldrb	r3, [r0, #16]
   462c0:	cmp	r3, #0
   462c4:	bne	462e0 <__printf_chk@plt+0x34c20>
   462c8:	ldr	r3, [r0, #8]
   462cc:	cmp	r3, #0
   462d0:	moveq	r3, r0
   462d4:	ldr	r2, [r3, #12]
   462d8:	cmp	r2, #0
   462dc:	beq	462e8 <__printf_chk@plt+0x34c28>
   462e0:	mov	r0, #1
   462e4:	bx	lr
   462e8:	mov	r0, r3
   462ec:	push	{r4, lr}
   462f0:	mov	r2, #1
   462f4:	bl	45d98 <__printf_chk@plt+0x346d8>
   462f8:	subs	r3, r0, #0
   462fc:	beq	46314 <__printf_chk@plt+0x34c54>
   46300:	ldr	r3, [r3]
   46304:	ldr	r3, [r3, #4]
   46308:	blx	r3
   4630c:	mov	r0, #1
   46310:	pop	{r4, pc}
   46314:	mov	r0, r3
   46318:	pop	{r4, pc}
   4631c:	push	{r4, r5, r6, r7, r8, lr}
   46320:	subs	r5, r0, #0
   46324:	mov	r4, r1
   46328:	blt	463ec <__printf_chk@plt+0x34d2c>
   4632c:	ldr	r6, [pc, #236]	; 46420 <__printf_chk@plt+0x34d60>
   46330:	ldr	r3, [r6]
   46334:	cmp	r3, r5
   46338:	bgt	463d4 <__printf_chk@plt+0x34d14>
   4633c:	sub	r3, r5, r3
   46340:	cmp	r3, #1000	; 0x3e8
   46344:	bgt	463fc <__printf_chk@plt+0x34d3c>
   46348:	mov	r0, r5
   4634c:	bl	3b3ac <__printf_chk@plt+0x29cec>
   46350:	mov	r0, r4
   46354:	bl	3baac <__printf_chk@plt+0x2a3ec>
   46358:	ldr	r3, [pc, #196]	; 46424 <__printf_chk@plt+0x34d64>
   4635c:	ldr	r7, [r3]
   46360:	mov	r8, r0
   46364:	mov	r0, #84	; 0x54
   46368:	bl	5130c <_Znwj@@Base>
   4636c:	mov	r3, #0
   46370:	mov	r1, r3
   46374:	mov	r4, r0
   46378:	add	r0, r0, #8
   4637c:	stm	r4, {r3, r5}
   46380:	bl	18f34 <__printf_chk@plt+0x7874>
   46384:	ldr	r1, [r6, #4]
   46388:	mov	r3, #0
   4638c:	mov	r2, #1
   46390:	str	r8, [r4, #20]
   46394:	str	r7, [r4, #24]
   46398:	str	r3, [r4, #28]
   4639c:	strb	r3, [r4, #32]
   463a0:	str	r3, [r4, #36]	; 0x24
   463a4:	str	r3, [r4, #40]	; 0x28
   463a8:	str	r3, [r4, #48]	; 0x30
   463ac:	str	r3, [r4, #56]	; 0x38
   463b0:	str	r3, [r4, #60]	; 0x3c
   463b4:	str	r3, [r4, #76]	; 0x4c
   463b8:	str	r3, [r4, #80]	; 0x50
   463bc:	str	r2, [r4, #68]	; 0x44
   463c0:	str	r2, [r4, #72]	; 0x48
   463c4:	mov	r0, r5
   463c8:	str	r4, [r1, r5, lsl #2]
   463cc:	pop	{r4, r5, r6, r7, r8, lr}
   463d0:	b	45698 <__printf_chk@plt+0x33fd8>
   463d4:	ldr	r3, [r6, #4]
   463d8:	ldr	r0, [r3, r5, lsl #2]
   463dc:	cmp	r0, #0
   463e0:	beq	46350 <__printf_chk@plt+0x34c90>
   463e4:	bl	5135c <_ZdlPv@@Base>
   463e8:	b	46350 <__printf_chk@plt+0x34c90>
   463ec:	ldr	r1, [pc, #52]	; 46428 <__printf_chk@plt+0x34d68>
   463f0:	ldr	r0, [pc, #52]	; 4642c <__printf_chk@plt+0x34d6c>
   463f4:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   463f8:	b	4632c <__printf_chk@plt+0x34c6c>
   463fc:	ldr	r3, [pc, #44]	; 46430 <__printf_chk@plt+0x34d70>
   46400:	ldr	r0, [pc, #44]	; 46434 <__printf_chk@plt+0x34d74>
   46404:	mov	r2, r3
   46408:	mov	r1, r3
   4640c:	pop	{r4, r5, r6, r7, r8, lr}
   46410:	b	29fe4 <__printf_chk@plt+0x18924>
   46414:	mov	r0, r4
   46418:	bl	5135c <_ZdlPv@@Base>
   4641c:	bl	11498 <__cxa_end_cleanup@plt>
   46420:	andeq	r5, r8, r8, ror #17
   46424:	andeq	r6, r8, r0, lsr #25
   46428:			; <UNDEFINED> instruction: 0x0005babc
   4642c:	andeq	r1, r0, r6, asr #14
   46430:	andeq	r6, r8, r0, lsr #15
   46434:	strdeq	fp, [r5], -ip
   46438:	push	{r4, lr}
   4643c:	sub	sp, sp, #8
   46440:	ldr	r4, [pc, #112]	; 464b8 <__printf_chk@plt+0x34df8>
   46444:	mov	r0, sp
   46448:	ldr	r3, [r4]
   4644c:	str	r3, [sp, #4]
   46450:	bl	4a140 <__printf_chk@plt+0x38a80>
   46454:	cmp	r0, #0
   46458:	beq	46480 <__printf_chk@plt+0x34dc0>
   4645c:	ldr	r3, [sp]
   46460:	cmp	r3, #0
   46464:	blt	4649c <__printf_chk@plt+0x34ddc>
   46468:	mov	r0, #1
   4646c:	bl	30944 <__printf_chk@plt+0x1f284>
   46470:	subs	r1, r0, #0
   46474:	beq	46480 <__printf_chk@plt+0x34dc0>
   46478:	ldr	r0, [sp]
   4647c:	bl	4631c <__printf_chk@plt+0x34c5c>
   46480:	bl	2fb28 <__printf_chk@plt+0x1e468>
   46484:	ldr	r2, [sp, #4]
   46488:	ldr	r3, [r4]
   4648c:	cmp	r2, r3
   46490:	bne	464b4 <__printf_chk@plt+0x34df4>
   46494:	add	sp, sp, #8
   46498:	pop	{r4, pc}
   4649c:	ldr	r3, [pc, #24]	; 464bc <__printf_chk@plt+0x34dfc>
   464a0:	ldr	r0, [pc, #24]	; 464c0 <__printf_chk@plt+0x34e00>
   464a4:	mov	r2, r3
   464a8:	mov	r1, r3
   464ac:	bl	29fe4 <__printf_chk@plt+0x18924>
   464b0:	b	46480 <__printf_chk@plt+0x34dc0>
   464b4:	bl	1148c <__stack_chk_fail@plt>
   464b8:	andeq	ip, r7, r0, lsl sp
   464bc:	andeq	r6, r8, r0, lsr #15
   464c0:	andeq	fp, r5, r8, lsr lr
   464c4:	ldr	r3, [pc, #4]	; 464d0 <__printf_chk@plt+0x34e10>
   464c8:	ldr	r0, [r3, #8]
   464cc:	bx	lr
   464d0:	andeq	sp, r7, r8, asr r0
   464d4:	ldr	r3, [pc, #72]	; 46524 <__printf_chk@plt+0x34e64>
   464d8:	ldr	r0, [r3]
   464dc:	cmp	r0, #1
   464e0:	ble	4651c <__printf_chk@plt+0x34e5c>
   464e4:	ldr	r2, [r3, #4]
   464e8:	ldr	r3, [r2, #4]
   464ec:	cmp	r3, #0
   464f0:	beq	4651c <__printf_chk@plt+0x34e5c>
   464f4:	add	r2, r2, #4
   464f8:	mov	r3, #1
   464fc:	add	r3, r3, #1
   46500:	cmp	r3, r0
   46504:	bxeq	lr
   46508:	ldr	r1, [r2, #4]!
   4650c:	cmp	r1, #0
   46510:	bne	464fc <__printf_chk@plt+0x34e3c>
   46514:	mov	r0, r3
   46518:	bx	lr
   4651c:	mov	r0, #1
   46520:	bx	lr
   46524:	andeq	r5, r8, r8, ror #17
   46528:	push	{r4, lr}
   4652c:	bl	3baac <__printf_chk@plt+0x2a3ec>
   46530:	ldr	r3, [pc, #68]	; 4657c <__printf_chk@plt+0x34ebc>
   46534:	ldr	ip, [r3]
   46538:	cmp	ip, #0
   4653c:	ble	46570 <__printf_chk@plt+0x34eb0>
   46540:	ldr	r1, [r3, #4]
   46544:	mov	r3, #0
   46548:	sub	r1, r1, #4
   4654c:	ldr	r2, [r1, #4]!
   46550:	cmp	r2, #0
   46554:	beq	46564 <__printf_chk@plt+0x34ea4>
   46558:	ldr	r2, [r2, #20]
   4655c:	cmp	r2, r0
   46560:	beq	46574 <__printf_chk@plt+0x34eb4>
   46564:	add	r3, r3, #1
   46568:	cmp	r3, ip
   4656c:	bne	4654c <__printf_chk@plt+0x34e8c>
   46570:	mvn	r3, #0
   46574:	mov	r0, r3
   46578:	pop	{r4, pc}
   4657c:	andeq	r5, r8, r8, ror #17
   46580:	push	{r4, lr}
   46584:	bl	46528 <__printf_chk@plt+0x34e68>
   46588:	cmp	r0, #0
   4658c:	ldrge	r3, [pc, #24]	; 465ac <__printf_chk@plt+0x34eec>
   46590:	ldrge	r3, [r3, #4]
   46594:	ldrge	r3, [r3, r0, lsl #2]
   46598:	ldrge	r0, [r3, #28]
   4659c:	clzge	r0, r0
   465a0:	lsrge	r0, r0, #5
   465a4:	movlt	r0, #0
   465a8:	pop	{r4, pc}
   465ac:	andeq	r5, r8, r8, ror #17
   465b0:	push	{r4, r5, r6, lr}
   465b4:	mov	r5, r0
   465b8:	mov	r0, r1
   465bc:	mov	r4, r1
   465c0:	bl	46580 <__printf_chk@plt+0x34ec0>
   465c4:	cmp	r0, #0
   465c8:	bne	465e4 <__printf_chk@plt+0x34f24>
   465cc:	mov	r2, r4
   465d0:	mov	r1, r4
   465d4:	mov	r3, #1
   465d8:	mov	r0, #0
   465dc:	pop	{r4, r5, r6, lr}
   465e0:	b	45778 <__printf_chk@plt+0x340b8>
   465e4:	mov	r1, r4
   465e8:	mov	r0, r5
   465ec:	bl	52bb4 <_ZdlPv@@Base+0x1858>
   465f0:	mov	r4, r0
   465f4:	b	465cc <__printf_chk@plt+0x34f0c>
   465f8:	push	{r4, r5, r6, lr}
   465fc:	sub	sp, sp, #8
   46600:	ldr	r5, [pc, #336]	; 46758 <__printf_chk@plt+0x35098>
   46604:	ldr	r0, [pc, #336]	; 4675c <__printf_chk@plt+0x3509c>
   46608:	ldr	r3, [r5]
   4660c:	str	r3, [sp, #4]
   46610:	bl	2de4c <__printf_chk@plt+0x1c78c>
   46614:	mov	r1, #0
   46618:	ldr	r0, [pc, #316]	; 4675c <__printf_chk@plt+0x3509c>
   4661c:	bl	23e84 <__printf_chk@plt+0x127c4>
   46620:	cmp	r0, #0
   46624:	beq	466bc <__printf_chk@plt+0x34ffc>
   46628:	mov	r0, #1
   4662c:	bl	30944 <__printf_chk@plt+0x1f284>
   46630:	subs	r6, r0, #0
   46634:	beq	46720 <__printf_chk@plt+0x35060>
   46638:	bl	46528 <__printf_chk@plt+0x34e68>
   4663c:	subs	r4, r0, #0
   46640:	bge	466a4 <__printf_chk@plt+0x34fe4>
   46644:	ldr	r3, [pc, #276]	; 46760 <__printf_chk@plt+0x350a0>
   46648:	ldr	r4, [r3]
   4664c:	cmp	r4, #1
   46650:	ble	46730 <__printf_chk@plt+0x35070>
   46654:	ldr	r2, [r3, #4]
   46658:	ldr	r3, [r2, #4]
   4665c:	cmp	r3, #0
   46660:	beq	46730 <__printf_chk@plt+0x35070>
   46664:	add	r2, r2, #4
   46668:	mov	r3, #1
   4666c:	b	4667c <__printf_chk@plt+0x34fbc>
   46670:	ldr	r1, [r2, #4]!
   46674:	cmp	r1, #0
   46678:	beq	46728 <__printf_chk@plt+0x35068>
   4667c:	add	r3, r3, #1
   46680:	cmp	r3, r4
   46684:	bne	46670 <__printf_chk@plt+0x34fb0>
   46688:	ldr	r3, [pc, #212]	; 46764 <__printf_chk@plt+0x350a4>
   4668c:	mov	r1, r6
   46690:	mov	r0, r4
   46694:	ldr	r2, [r3]
   46698:	bl	4598c <__printf_chk@plt+0x342cc>
   4669c:	cmp	r0, #0
   466a0:	beq	46720 <__printf_chk@plt+0x35060>
   466a4:	ldr	r3, [pc, #188]	; 46768 <__printf_chk@plt+0x350a8>
   466a8:	mov	r1, r4
   466ac:	ldr	r3, [r3]
   466b0:	ldr	r0, [r3, #56]	; 0x38
   466b4:	bl	45a8c <__printf_chk@plt+0x343cc>
   466b8:	b	46708 <__printf_chk@plt+0x35048>
   466bc:	mov	r0, sp
   466c0:	bl	4a140 <__printf_chk@plt+0x38a80>
   466c4:	cmp	r0, #0
   466c8:	beq	46720 <__printf_chk@plt+0x35060>
   466cc:	ldr	r1, [sp]
   466d0:	cmp	r1, #0
   466d4:	blt	46738 <__printf_chk@plt+0x35078>
   466d8:	ldr	r3, [pc, #128]	; 46760 <__printf_chk@plt+0x350a0>
   466dc:	ldr	r2, [r3]
   466e0:	cmp	r1, r2
   466e4:	bge	46738 <__printf_chk@plt+0x35078>
   466e8:	ldr	r3, [r3, #4]
   466ec:	ldr	r3, [r3, r1, lsl #2]
   466f0:	cmp	r3, #0
   466f4:	beq	46738 <__printf_chk@plt+0x35078>
   466f8:	ldr	r3, [pc, #104]	; 46768 <__printf_chk@plt+0x350a8>
   466fc:	ldr	r3, [r3]
   46700:	ldr	r0, [r3, #56]	; 0x38
   46704:	bl	45a8c <__printf_chk@plt+0x343cc>
   46708:	ldr	r2, [sp, #4]
   4670c:	ldr	r3, [r5]
   46710:	cmp	r2, r3
   46714:	bne	46754 <__printf_chk@plt+0x35094>
   46718:	add	sp, sp, #8
   4671c:	pop	{r4, r5, r6, pc}
   46720:	mvn	r0, #0
   46724:	b	46708 <__printf_chk@plt+0x35048>
   46728:	mov	r4, r3
   4672c:	b	46688 <__printf_chk@plt+0x34fc8>
   46730:	mov	r4, #1
   46734:	b	46688 <__printf_chk@plt+0x34fc8>
   46738:	ldr	r3, [pc, #44]	; 4676c <__printf_chk@plt+0x350ac>
   4673c:	ldr	r0, [pc, #44]	; 46770 <__printf_chk@plt+0x350b0>
   46740:	mov	r2, r3
   46744:	mov	r1, r3
   46748:	bl	29fe4 <__printf_chk@plt+0x18924>
   4674c:	mvn	r0, #0
   46750:	b	46708 <__printf_chk@plt+0x35048>
   46754:	bl	1148c <__stack_chk_fail@plt>
   46758:	andeq	ip, r7, r0, lsl sp
   4675c:	andeq	r2, r8, r8, lsr #26
   46760:	andeq	r5, r8, r8, ror #17
   46764:	andeq	r6, r8, r0, lsr #25
   46768:	strdeq	r2, [r8], -r8
   4676c:	andeq	r6, r8, r0, lsr #15
   46770:	andeq	r6, r5, ip, asr #5
   46774:	push	{r4, lr}
   46778:	bl	465f8 <__printf_chk@plt+0x34f38>
   4677c:	pop	{r4, lr}
   46780:	cmp	r0, #0
   46784:	ldrge	r3, [pc, #4]	; 46790 <__printf_chk@plt+0x350d0>
   46788:	strge	r0, [r3, #8]
   4678c:	b	2fb28 <__printf_chk@plt+0x1e468>
   46790:	andeq	sp, r7, r8, asr r0
   46794:	push	{r4, lr}
   46798:	bl	465f8 <__printf_chk@plt+0x34f38>
   4679c:	subs	r3, r0, #0
   467a0:	blt	467c0 <__printf_chk@plt+0x35100>
   467a4:	ldr	r2, [pc, #28]	; 467c8 <__printf_chk@plt+0x35108>
   467a8:	mov	r0, #2
   467ac:	pop	{r4, lr}
   467b0:	ldr	r2, [r2, #4]
   467b4:	ldr	r3, [r2, r3, lsl #2]
   467b8:	ldr	r1, [r3, #20]
   467bc:	b	3213c <__printf_chk@plt+0x20a7c>
   467c0:	pop	{r4, lr}
   467c4:	b	2fb28 <__printf_chk@plt+0x1e468>
   467c8:	andeq	r5, r8, r8, ror #17
   467cc:	push	{r4, r5, r6, r7, r8, lr}
   467d0:	sub	sp, sp, #24
   467d4:	ldr	r7, [pc, #360]	; 46944 <__printf_chk@plt+0x35284>
   467d8:	ldr	r3, [r7]
   467dc:	str	r3, [sp, #20]
   467e0:	bl	465f8 <__printf_chk@plt+0x34f38>
   467e4:	cmp	r0, #0
   467e8:	blt	46918 <__printf_chk@plt+0x35258>
   467ec:	ldr	r3, [pc, #340]	; 46948 <__printf_chk@plt+0x35288>
   467f0:	ldr	r5, [pc, #340]	; 4694c <__printf_chk@plt+0x3528c>
   467f4:	ldr	r2, [r3, #4]
   467f8:	ldr	r3, [r5, #20]
   467fc:	ldr	r2, [r2, r0, lsl #2]
   46800:	bic	r1, r3, #16
   46804:	cmp	r1, #13
   46808:	ldr	r6, [r2, #20]
   4680c:	beq	46918 <__printf_chk@plt+0x35258>
   46810:	mov	r4, r5
   46814:	b	46830 <__printf_chk@plt+0x35170>
   46818:	mov	r0, r4
   4681c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   46820:	ldr	r3, [r5, #20]
   46824:	bic	r2, r3, #16
   46828:	cmp	r2, #13
   4682c:	beq	46918 <__printf_chk@plt+0x35258>
   46830:	cmp	r3, #19
   46834:	cmpne	r3, #25
   46838:	beq	46818 <__printf_chk@plt+0x35158>
   4683c:	mov	r1, #1
   46840:	mov	r0, r4
   46844:	bl	2a7a8 <__printf_chk@plt+0x190e8>
   46848:	mov	r1, r6
   4684c:	mov	r8, r0
   46850:	add	r0, sp, #8
   46854:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   46858:	ldr	r3, [sp, #12]
   4685c:	ldr	r2, [sp, #16]
   46860:	cmp	r3, r2
   46864:	bge	46900 <__printf_chk@plt+0x35240>
   46868:	ldr	r2, [sp, #8]
   4686c:	add	r0, r3, #1
   46870:	mov	r1, #32
   46874:	str	r0, [sp, #12]
   46878:	strb	r1, [r2, r3]
   4687c:	add	r0, sp, #8
   46880:	ldr	r1, [r8, #60]	; 0x3c
   46884:	bl	5216c <_ZdlPv@@Base+0xe10>
   46888:	ldr	r3, [sp, #12]
   4688c:	ldr	r2, [sp, #16]
   46890:	cmp	r3, r2
   46894:	bge	468f0 <__printf_chk@plt+0x35230>
   46898:	ldr	r1, [sp, #8]
   4689c:	add	r0, r3, #1
   468a0:	mov	r2, #0
   468a4:	str	r0, [sp, #12]
   468a8:	strb	r2, [r1, r3]
   468ac:	ldr	r1, [sp, #8]
   468b0:	add	r0, sp, #4
   468b4:	bl	52830 <_ZdlPv@@Base+0x14d4>
   468b8:	ldr	r0, [sp, #4]
   468bc:	bl	2a55c <__printf_chk@plt+0x18e9c>
   468c0:	cmp	r0, #0
   468c4:	beq	46910 <__printf_chk@plt+0x35250>
   468c8:	mov	r1, #0
   468cc:	bl	2a194 <__printf_chk@plt+0x18ad4>
   468d0:	subs	r3, r0, #0
   468d4:	beq	468e4 <__printf_chk@plt+0x35224>
   468d8:	ldr	r3, [r3]
   468dc:	ldr	r3, [r3, #4]
   468e0:	blx	r3
   468e4:	add	r0, sp, #8
   468e8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   468ec:	b	46818 <__printf_chk@plt+0x35158>
   468f0:	add	r0, sp, #8
   468f4:	bl	52138 <_ZdlPv@@Base+0xddc>
   468f8:	ldr	r3, [sp, #12]
   468fc:	b	46898 <__printf_chk@plt+0x351d8>
   46900:	add	r0, sp, #8
   46904:	bl	52138 <_ZdlPv@@Base+0xddc>
   46908:	ldr	r3, [sp, #12]
   4690c:	b	46868 <__printf_chk@plt+0x351a8>
   46910:	add	r0, sp, #8
   46914:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   46918:	bl	2fb28 <__printf_chk@plt+0x1e468>
   4691c:	ldr	r2, [sp, #20]
   46920:	ldr	r3, [r7]
   46924:	cmp	r2, r3
   46928:	bne	46934 <__printf_chk@plt+0x35274>
   4692c:	add	sp, sp, #24
   46930:	pop	{r4, r5, r6, r7, r8, pc}
   46934:	bl	1148c <__stack_chk_fail@plt>
   46938:	add	r0, sp, #8
   4693c:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   46940:	bl	11498 <__cxa_end_cleanup@plt>
   46944:	andeq	ip, r7, r0, lsl sp
   46948:	andeq	r5, r8, r8, ror #17
   4694c:	andeq	r2, r8, r8, lsr #26
   46950:	push	{r4, r5, r6, lr}
   46954:	mov	r5, r0
   46958:	ldr	r0, [r0]
   4695c:	mov	r3, #0
   46960:	cmp	r0, r3
   46964:	str	r3, [r5]
   46968:	beq	4697c <__printf_chk@plt+0x352bc>
   4696c:	ldr	r4, [r0, #4]
   46970:	bl	5135c <_ZdlPv@@Base>
   46974:	subs	r0, r4, #0
   46978:	bne	4696c <__printf_chk@plt+0x352ac>
   4697c:	mov	r6, #0
   46980:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46984:	cmp	r0, #0
   46988:	popeq	{r4, r5, r6, pc}
   4698c:	bl	465f8 <__printf_chk@plt+0x34f38>
   46990:	subs	r4, r0, #0
   46994:	blt	46980 <__printf_chk@plt+0x352c0>
   46998:	mov	r0, #8
   4699c:	bl	5130c <_Znwj@@Base>
   469a0:	stm	r0, {r4, r6}
   469a4:	str	r0, [r5]
   469a8:	add	r5, r0, #4
   469ac:	b	46980 <__printf_chk@plt+0x352c0>
   469b0:	push	{r4, lr}
   469b4:	ldr	r0, [pc, #8]	; 469c4 <__printf_chk@plt+0x35304>
   469b8:	bl	46950 <__printf_chk@plt+0x35290>
   469bc:	pop	{r4, lr}
   469c0:	b	2fb28 <__printf_chk@plt+0x1e468>
   469c4:	andeq	r5, r8, ip, lsl #19
   469c8:	push	{r4, lr}
   469cc:	bl	465f8 <__printf_chk@plt+0x34f38>
   469d0:	cmp	r0, #0
   469d4:	blt	469ec <__printf_chk@plt+0x3532c>
   469d8:	ldr	r3, [pc, #20]	; 469f4 <__printf_chk@plt+0x35334>
   469dc:	ldr	r3, [r3, #4]
   469e0:	ldr	r0, [r3, r0, lsl #2]
   469e4:	add	r0, r0, #80	; 0x50
   469e8:	bl	46950 <__printf_chk@plt+0x35290>
   469ec:	pop	{r4, lr}
   469f0:	b	2fb28 <__printf_chk@plt+0x1e468>
   469f4:	andeq	r5, r8, r8, ror #17
   469f8:	push	{r4, r5, r6, lr}
   469fc:	sub	sp, sp, #16
   46a00:	ldr	r4, [pc, #200]	; 46ad0 <__printf_chk@plt+0x35410>
   46a04:	ldr	r3, [r4]
   46a08:	str	r3, [sp, #12]
   46a0c:	bl	465f8 <__printf_chk@plt+0x34f38>
   46a10:	subs	r5, r0, #0
   46a14:	blt	46a64 <__printf_chk@plt+0x353a4>
   46a18:	ldr	r6, [pc, #180]	; 46ad4 <__printf_chk@plt+0x35414>
   46a1c:	ldr	r3, [r6, #4]
   46a20:	ldr	r3, [r3, r5, lsl #2]
   46a24:	ldr	r3, [r3, #28]
   46a28:	cmp	r3, #0
   46a2c:	beq	46a94 <__printf_chk@plt+0x353d4>
   46a30:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46a34:	cmp	r0, #0
   46a38:	beq	46a80 <__printf_chk@plt+0x353c0>
   46a3c:	add	r0, sp, #8
   46a40:	bl	4a140 <__printf_chk@plt+0x38a80>
   46a44:	cmp	r0, #0
   46a48:	beq	46a80 <__printf_chk@plt+0x353c0>
   46a4c:	ldr	r1, [sp, #8]
   46a50:	cmp	r1, #0
   46a54:	blt	46ab0 <__printf_chk@plt+0x353f0>
   46a58:	ldr	r3, [r6, #4]
   46a5c:	ldr	r0, [r3, r5, lsl #2]
   46a60:	bl	3f534 <__printf_chk@plt+0x2de74>
   46a64:	bl	2fb28 <__printf_chk@plt+0x1e468>
   46a68:	ldr	r2, [sp, #12]
   46a6c:	ldr	r3, [r4]
   46a70:	cmp	r2, r3
   46a74:	bne	46acc <__printf_chk@plt+0x3540c>
   46a78:	add	sp, sp, #16
   46a7c:	pop	{r4, r5, r6, pc}
   46a80:	ldr	r3, [r6, #4]
   46a84:	mov	r1, #0
   46a88:	ldr	r0, [r3, r5, lsl #2]
   46a8c:	bl	3f534 <__printf_chk@plt+0x2de74>
   46a90:	b	46a64 <__printf_chk@plt+0x353a4>
   46a94:	ldr	r3, [pc, #60]	; 46ad8 <__printf_chk@plt+0x35418>
   46a98:	ldr	r1, [pc, #60]	; 46adc <__printf_chk@plt+0x3541c>
   46a9c:	str	r3, [sp]
   46aa0:	mov	r2, r3
   46aa4:	mov	r0, #131072	; 0x20000
   46aa8:	bl	29f74 <__printf_chk@plt+0x188b4>
   46aac:	b	46a64 <__printf_chk@plt+0x353a4>
   46ab0:	ldr	r3, [pc, #32]	; 46ad8 <__printf_chk@plt+0x35418>
   46ab4:	ldr	r1, [pc, #36]	; 46ae0 <__printf_chk@plt+0x35420>
   46ab8:	str	r3, [sp]
   46abc:	mov	r2, r3
   46ac0:	mov	r0, #131072	; 0x20000
   46ac4:	bl	29f74 <__printf_chk@plt+0x188b4>
   46ac8:	b	46a64 <__printf_chk@plt+0x353a4>
   46acc:	bl	1148c <__stack_chk_fail@plt>
   46ad0:	andeq	ip, r7, r0, lsl sp
   46ad4:	andeq	r5, r8, r8, ror #17
   46ad8:	andeq	r6, r8, r0, lsr #15
   46adc:	strdeq	fp, [r5], -r0
   46ae0:	andeq	fp, r5, r4, lsl pc
   46ae4:	push	{r4, r5, r6, lr}
   46ae8:	sub	sp, sp, #16
   46aec:	ldr	r4, [pc, #384]	; 46c74 <__printf_chk@plt+0x355b4>
   46af0:	ldr	r3, [r4]
   46af4:	str	r3, [sp, #12]
   46af8:	bl	465f8 <__printf_chk@plt+0x34f38>
   46afc:	subs	r5, r0, #0
   46b00:	bge	46b20 <__printf_chk@plt+0x35460>
   46b04:	bl	2fb28 <__printf_chk@plt+0x1e468>
   46b08:	ldr	r2, [sp, #12]
   46b0c:	ldr	r3, [r4]
   46b10:	cmp	r2, r3
   46b14:	bne	46c70 <__printf_chk@plt+0x355b0>
   46b18:	add	sp, sp, #16
   46b1c:	pop	{r4, r5, r6, pc}
   46b20:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46b24:	cmp	r0, #0
   46b28:	bne	46b4c <__printf_chk@plt+0x3548c>
   46b2c:	ldr	r3, [pc, #324]	; 46c78 <__printf_chk@plt+0x355b8>
   46b30:	ldr	r3, [r3, #4]
   46b34:	ldr	r3, [r3, r5, lsl #2]
   46b38:	ldrb	r2, [r3, #32]
   46b3c:	cmp	r2, #0
   46b40:	strbne	r0, [r3, #32]
   46b44:	strne	r0, [r3]
   46b48:	b	46b04 <__printf_chk@plt+0x35444>
   46b4c:	mov	r1, #0
   46b50:	ldr	r0, [pc, #292]	; 46c7c <__printf_chk@plt+0x355bc>
   46b54:	bl	23e84 <__printf_chk@plt+0x127c4>
   46b58:	cmp	r0, #0
   46b5c:	beq	46bb4 <__printf_chk@plt+0x354f4>
   46b60:	bl	465f8 <__printf_chk@plt+0x34f38>
   46b64:	subs	r6, r0, #0
   46b68:	blt	46b04 <__printf_chk@plt+0x35444>
   46b6c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46b70:	cmp	r0, #0
   46b74:	beq	46c40 <__printf_chk@plt+0x35580>
   46b78:	mov	r1, #117	; 0x75
   46b7c:	add	r0, sp, #4
   46b80:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   46b84:	ldr	r3, [pc, #236]	; 46c78 <__printf_chk@plt+0x355b8>
   46b88:	cmp	r0, #0
   46b8c:	beq	46c44 <__printf_chk@plt+0x35584>
   46b90:	ldr	r1, [sp, #4]
   46b94:	ldr	r3, [r3, #4]
   46b98:	cmp	r1, #0
   46b9c:	ldr	r6, [r3, r6, lsl #2]
   46ba0:	bgt	46c50 <__printf_chk@plt+0x35590>
   46ba4:	mov	r1, r5
   46ba8:	mov	r0, r6
   46bac:	bl	3f65c <__printf_chk@plt+0x2df9c>
   46bb0:	b	46b04 <__printf_chk@plt+0x35444>
   46bb4:	mov	r1, #117	; 0x75
   46bb8:	add	r0, sp, #4
   46bbc:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   46bc0:	ldr	r3, [pc, #176]	; 46c78 <__printf_chk@plt+0x355b8>
   46bc4:	cmp	r0, #0
   46bc8:	beq	46c20 <__printf_chk@plt+0x35560>
   46bcc:	ldr	r1, [sp, #4]
   46bd0:	ldr	r3, [r3, #4]
   46bd4:	cmp	r1, #0
   46bd8:	ldr	r5, [r3, r5, lsl #2]
   46bdc:	ble	46c28 <__printf_chk@plt+0x35568>
   46be0:	sub	r1, r1, #1
   46be4:	add	r0, sp, #8
   46be8:	bl	4a7f4 <__printf_chk@plt+0x39134>
   46bec:	ldrb	r2, [r5, #32]
   46bf0:	ldr	r3, [sp, #8]
   46bf4:	cmp	r2, #0
   46bf8:	beq	46c08 <__printf_chk@plt+0x35548>
   46bfc:	ldr	r2, [r5, #36]	; 0x24
   46c00:	cmp	r3, r2
   46c04:	beq	46b04 <__printf_chk@plt+0x35444>
   46c08:	mov	r1, #1
   46c0c:	mov	r2, #0
   46c10:	str	r3, [r5, #36]	; 0x24
   46c14:	strb	r1, [r5, #32]
   46c18:	str	r2, [r5]
   46c1c:	b	46b04 <__printf_chk@plt+0x35444>
   46c20:	ldr	r3, [r3, #4]
   46c24:	ldr	r5, [r3, r5, lsl #2]
   46c28:	ldrb	r3, [r5, #32]
   46c2c:	cmp	r3, #0
   46c30:	movne	r3, #0
   46c34:	strbne	r3, [r5, #32]
   46c38:	strne	r3, [r5]
   46c3c:	b	46b04 <__printf_chk@plt+0x35444>
   46c40:	ldr	r3, [pc, #48]	; 46c78 <__printf_chk@plt+0x355b8>
   46c44:	ldr	r3, [r3, #4]
   46c48:	ldr	r6, [r3, r6, lsl #2]
   46c4c:	b	46ba4 <__printf_chk@plt+0x354e4>
   46c50:	sub	r1, r1, #1
   46c54:	add	r0, sp, #8
   46c58:	bl	4a7f4 <__printf_chk@plt+0x39134>
   46c5c:	mov	r1, r5
   46c60:	mov	r0, r6
   46c64:	ldr	r2, [sp, #8]
   46c68:	bl	3f5dc <__printf_chk@plt+0x2df1c>
   46c6c:	b	46b04 <__printf_chk@plt+0x35444>
   46c70:	bl	1148c <__stack_chk_fail@plt>
   46c74:	andeq	ip, r7, r0, lsl sp
   46c78:	andeq	r5, r8, r8, ror #17
   46c7c:	andeq	r2, r8, r8, lsr #26
   46c80:	push	{r4, r5, lr}
   46c84:	sub	sp, sp, #20
   46c88:	ldr	r4, [pc, #324]	; 46dd4 <__printf_chk@plt+0x35714>
   46c8c:	ldr	r3, [r4]
   46c90:	str	r3, [sp, #12]
   46c94:	bl	465f8 <__printf_chk@plt+0x34f38>
   46c98:	subs	r5, r0, #0
   46c9c:	bge	46cbc <__printf_chk@plt+0x355fc>
   46ca0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   46ca4:	ldr	r2, [sp, #12]
   46ca8:	ldr	r3, [r4]
   46cac:	cmp	r2, r3
   46cb0:	bne	46dd0 <__printf_chk@plt+0x35710>
   46cb4:	add	sp, sp, #20
   46cb8:	pop	{r4, r5, pc}
   46cbc:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46cc0:	cmp	r0, #0
   46cc4:	bne	46cf0 <__printf_chk@plt+0x35630>
   46cc8:	ldr	r3, [pc, #264]	; 46dd8 <__printf_chk@plt+0x35718>
   46ccc:	ldr	r3, [r3, #4]
   46cd0:	ldr	r3, [r3, r5, lsl #2]
   46cd4:	ldr	r2, [r3, #60]	; 0x3c
   46cd8:	cmp	r2, #0
   46cdc:	movne	r2, #0
   46ce0:	strne	r2, [r3]
   46ce4:	strne	r2, [r3, #60]	; 0x3c
   46ce8:	strne	r2, [r3, #64]	; 0x40
   46cec:	b	46ca0 <__printf_chk@plt+0x355e0>
   46cf0:	add	r0, sp, #4
   46cf4:	bl	4a140 <__printf_chk@plt+0x38a80>
   46cf8:	cmp	r0, #0
   46cfc:	beq	46cc8 <__printf_chk@plt+0x35608>
   46d00:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46d04:	cmp	r0, #0
   46d08:	bne	46d40 <__printf_chk@plt+0x35680>
   46d0c:	ldr	r3, [pc, #196]	; 46dd8 <__printf_chk@plt+0x35718>
   46d10:	ldr	r2, [sp, #4]
   46d14:	ldr	r3, [r3, #4]
   46d18:	ldr	r3, [r3, r5, lsl #2]
   46d1c:	ldr	r1, [r3, #60]	; 0x3c
   46d20:	cmp	r1, #1
   46d24:	beq	46db0 <__printf_chk@plt+0x356f0>
   46d28:	mov	r0, #0
   46d2c:	mov	r1, #1
   46d30:	str	r2, [r3, #64]	; 0x40
   46d34:	str	r0, [r3]
   46d38:	str	r1, [r3, #60]	; 0x3c
   46d3c:	b	46ca0 <__printf_chk@plt+0x355e0>
   46d40:	mov	r1, #122	; 0x7a
   46d44:	add	r0, sp, #8
   46d48:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   46d4c:	cmp	r0, #0
   46d50:	beq	46d0c <__printf_chk@plt+0x3564c>
   46d54:	ldr	r2, [pc, #128]	; 46ddc <__printf_chk@plt+0x3571c>
   46d58:	ldr	r3, [pc, #120]	; 46dd8 <__printf_chk@plt+0x35718>
   46d5c:	ldr	r0, [sp, #4]
   46d60:	ldr	r2, [r2]
   46d64:	ldr	ip, [r3, #4]
   46d68:	ldr	r1, [pc, #112]	; 46de0 <__printf_chk@plt+0x35720>
   46d6c:	add	r2, r2, r2, lsl #3
   46d70:	ldr	r3, [sp, #8]
   46d74:	ldr	r5, [ip, r5, lsl #2]
   46d78:	add	r2, r2, r2, lsl #3
   46d7c:	mul	r0, r0, r3
   46d80:	lsl	r2, r2, #5
   46d84:	ldr	r1, [r1]
   46d88:	bl	48c40 <__printf_chk@plt+0x37580>
   46d8c:	ldr	r3, [r5, #60]	; 0x3c
   46d90:	cmp	r3, #2
   46d94:	beq	46dc0 <__printf_chk@plt+0x35700>
   46d98:	mov	r2, #0
   46d9c:	mov	r3, #2
   46da0:	str	r0, [r5, #64]	; 0x40
   46da4:	str	r2, [r5]
   46da8:	str	r3, [r5, #60]	; 0x3c
   46dac:	b	46ca0 <__printf_chk@plt+0x355e0>
   46db0:	ldr	r1, [r3, #64]	; 0x40
   46db4:	cmp	r2, r1
   46db8:	bne	46d28 <__printf_chk@plt+0x35668>
   46dbc:	b	46ca0 <__printf_chk@plt+0x355e0>
   46dc0:	ldr	r3, [r5, #64]	; 0x40
   46dc4:	cmp	r0, r3
   46dc8:	bne	46d98 <__printf_chk@plt+0x356d8>
   46dcc:	b	46ca0 <__printf_chk@plt+0x355e0>
   46dd0:	bl	1148c <__stack_chk_fail@plt>
   46dd4:	andeq	ip, r7, r0, lsl sp
   46dd8:	andeq	r5, r8, r8, ror #17
   46ddc:	muleq	r8, ip, r9
   46de0:	muleq	r8, r8, r9
   46de4:	push	{r4, r5, lr}
   46de8:	sub	sp, sp, #44	; 0x2c
   46dec:	ldr	r4, [pc, #256]	; 46ef4 <__printf_chk@plt+0x35834>
   46df0:	ldr	r3, [r4]
   46df4:	str	r3, [sp, #36]	; 0x24
   46df8:	bl	465f8 <__printf_chk@plt+0x34f38>
   46dfc:	subs	r5, r0, #0
   46e00:	bge	46e20 <__printf_chk@plt+0x35760>
   46e04:	bl	2fb28 <__printf_chk@plt+0x1e468>
   46e08:	ldr	r2, [sp, #36]	; 0x24
   46e0c:	ldr	r3, [r4]
   46e10:	cmp	r2, r3
   46e14:	bne	46ef0 <__printf_chk@plt+0x35830>
   46e18:	add	sp, sp, #44	; 0x2c
   46e1c:	pop	{r4, r5, pc}
   46e20:	mov	r3, #0
   46e24:	str	r3, [sp, #8]
   46e28:	str	r3, [sp, #12]
   46e2c:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   46e30:	cmp	r0, #0
   46e34:	beq	46e4c <__printf_chk@plt+0x3578c>
   46e38:	mov	r1, #122	; 0x7a
   46e3c:	mov	r0, sp
   46e40:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   46e44:	cmp	r0, #0
   46e48:	bne	46e74 <__printf_chk@plt+0x357b4>
   46e4c:	ldr	r2, [pc, #164]	; 46ef8 <__printf_chk@plt+0x35838>
   46e50:	mov	r3, #0
   46e54:	add	r1, sp, #16
   46e58:	ldr	r2, [r2, #4]
   46e5c:	str	r3, [sp, #16]
   46e60:	str	r3, [sp, #24]
   46e64:	ldr	r0, [r2, r5, lsl #2]
   46e68:	str	r3, [sp, #32]
   46e6c:	bl	3f6fc <__printf_chk@plt+0x2e03c>
   46e70:	b	46e04 <__printf_chk@plt+0x35744>
   46e74:	mov	r1, #112	; 0x70
   46e78:	add	r0, sp, #8
   46e7c:	bl	4a6d0 <__printf_chk@plt+0x39010>
   46e80:	cmp	r0, #0
   46e84:	beq	46e4c <__printf_chk@plt+0x3578c>
   46e88:	mov	r1, #122	; 0x7a
   46e8c:	add	r0, sp, #4
   46e90:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   46e94:	cmp	r0, #0
   46e98:	beq	46e4c <__printf_chk@plt+0x3578c>
   46e9c:	mov	r1, #112	; 0x70
   46ea0:	add	r0, sp, #12
   46ea4:	bl	4a6d0 <__printf_chk@plt+0x39010>
   46ea8:	cmp	r0, #0
   46eac:	beq	46e4c <__printf_chk@plt+0x3578c>
   46eb0:	ldr	r3, [pc, #64]	; 46ef8 <__printf_chk@plt+0x35838>
   46eb4:	ldr	r2, [sp]
   46eb8:	ldr	r1, [sp, #4]
   46ebc:	ldr	r3, [r3, #4]
   46ec0:	ldr	ip, [sp, #8]
   46ec4:	str	r2, [sp, #20]
   46ec8:	ldr	r2, [sp, #12]
   46ecc:	ldr	r0, [r3, r5, lsl #2]
   46ed0:	mov	r3, #1
   46ed4:	str	r1, [sp, #28]
   46ed8:	add	r1, sp, #16
   46edc:	str	ip, [sp, #24]
   46ee0:	str	r2, [sp, #32]
   46ee4:	str	r3, [sp, #16]
   46ee8:	bl	3f6fc <__printf_chk@plt+0x2e03c>
   46eec:	b	46e04 <__printf_chk@plt+0x35744>
   46ef0:	bl	1148c <__stack_chk_fail@plt>
   46ef4:	andeq	ip, r7, r0, lsl sp
   46ef8:	andeq	r5, r8, r8, ror #17
   46efc:	cmp	r0, #0
   46f00:	blt	46f28 <__printf_chk@plt+0x35868>
   46f04:	ldr	r3, [pc, #36]	; 46f30 <__printf_chk@plt+0x35870>
   46f08:	ldr	r2, [r3]
   46f0c:	cmp	r2, r0
   46f10:	ble	46f28 <__printf_chk@plt+0x35868>
   46f14:	ldr	r3, [r3, #4]
   46f18:	ldr	r0, [r3, r0, lsl #2]
   46f1c:	adds	r0, r0, #0
   46f20:	movne	r0, #1
   46f24:	bx	lr
   46f28:	mov	r0, #0
   46f2c:	bx	lr
   46f30:	andeq	r5, r8, r8, ror #17
   46f34:	cmp	r0, #0
   46f38:	blt	46f7c <__printf_chk@plt+0x358bc>
   46f3c:	ldr	r3, [pc, #64]	; 46f84 <__printf_chk@plt+0x358c4>
   46f40:	ldr	r2, [r3]
   46f44:	cmp	r2, r0
   46f48:	ble	46f7c <__printf_chk@plt+0x358bc>
   46f4c:	ldr	r3, [r3, #4]
   46f50:	ldr	r3, [r3, r0, lsl #2]
   46f54:	cmp	r3, #0
   46f58:	beq	46f7c <__printf_chk@plt+0x358bc>
   46f5c:	ldrb	r0, [r3, #32]
   46f60:	cmp	r0, #0
   46f64:	ldrne	r2, [pc, #28]	; 46f88 <__printf_chk@plt+0x358c8>
   46f68:	ldrne	r0, [r3, #36]	; 0x24
   46f6c:	ldrne	r3, [r2]
   46f70:	mulne	r0, r0, r3
   46f74:	addne	r0, r0, #1
   46f78:	bx	lr
   46f7c:	mov	r0, #0
   46f80:	bx	lr
   46f84:	andeq	r5, r8, r8, ror #17
   46f88:	andeq	sp, r7, r8, rrx
   46f8c:	ldr	r3, [pc, #76]	; 46fe0 <__printf_chk@plt+0x35920>
   46f90:	push	{r4, r5, r6, lr}
   46f94:	mov	r1, r0
   46f98:	mov	r2, #0
   46f9c:	ldr	r0, [r3, #192]	; 0xc0
   46fa0:	bl	45d98 <__printf_chk@plt+0x346d8>
   46fa4:	subs	r5, r0, #0
   46fa8:	beq	46fd4 <__printf_chk@plt+0x35914>
   46fac:	ldr	r3, [r5]
   46fb0:	ldr	r3, [r3, #28]
   46fb4:	blx	r3
   46fb8:	ldr	r3, [r5]
   46fbc:	ldr	r3, [r3, #4]
   46fc0:	mov	r4, r0
   46fc4:	mov	r0, r5
   46fc8:	blx	r3
   46fcc:	mov	r0, r4
   46fd0:	pop	{r4, r5, r6, pc}
   46fd4:	ldr	r3, [pc, #8]	; 46fe4 <__printf_chk@plt+0x35924>
   46fd8:	ldr	r0, [r3]
   46fdc:	pop	{r4, r5, r6, pc}
   46fe0:	andeq	r3, r8, r0, ror r3
   46fe4:	andeq	r5, r8, ip, lsr #19
   46fe8:	push	{r4, r5, lr}
   46fec:	sub	sp, sp, #20
   46ff0:	ldr	r5, [pc, #156]	; 47094 <__printf_chk@plt+0x359d4>
   46ff4:	ldr	r1, [r0, #48]	; 0x30
   46ff8:	mov	r4, r0
   46ffc:	ldr	r3, [r5]
   47000:	ldr	r0, [r0, #56]	; 0x38
   47004:	str	r3, [sp, #12]
   47008:	bl	45a8c <__printf_chk@plt+0x343cc>
   4700c:	ldr	r1, [r4, #24]
   47010:	str	r1, [sp, #4]
   47014:	cmp	r0, #0
   47018:	blt	4702c <__printf_chk@plt+0x3596c>
   4701c:	ldr	r3, [pc, #116]	; 47098 <__printf_chk@plt+0x359d8>
   47020:	ldr	r2, [r3]
   47024:	cmp	r2, r0
   47028:	bgt	47074 <__printf_chk@plt+0x359b4>
   4702c:	add	r0, sp, #4
   47030:	bl	18fd4 <__printf_chk@plt+0x7914>
   47034:	ldr	r3, [pc, #96]	; 4709c <__printf_chk@plt+0x359dc>
   47038:	ldr	r1, [r4, #60]	; 0x3c
   4703c:	mov	r2, #12
   47040:	smull	ip, r3, r3, r0
   47044:	sub	r0, r3, r0, asr #31
   47048:	bl	48c40 <__printf_chk@plt+0x37580>
   4704c:	mov	r1, r0
   47050:	add	r0, sp, #8
   47054:	bl	4a7f4 <__printf_chk@plt+0x39134>
   47058:	ldr	r0, [sp, #8]
   4705c:	ldr	r2, [sp, #12]
   47060:	ldr	r3, [r5]
   47064:	cmp	r2, r3
   47068:	bne	47090 <__printf_chk@plt+0x359d0>
   4706c:	add	sp, sp, #20
   47070:	pop	{r4, r5, pc}
   47074:	ldr	r3, [r3, #4]
   47078:	ldr	r0, [r3, r0, lsl #2]
   4707c:	cmp	r0, #0
   47080:	beq	4702c <__printf_chk@plt+0x3596c>
   47084:	ldr	r2, [r4, #60]	; 0x3c
   47088:	bl	3f810 <__printf_chk@plt+0x2e150>
   4708c:	b	4705c <__printf_chk@plt+0x3599c>
   47090:	bl	1148c <__stack_chk_fail@plt>
   47094:	andeq	ip, r7, r0, lsl sp
   47098:	andeq	r5, r8, r8, ror #17
   4709c:	ldrbpl	r5, [r5, #-1366]	; 0xfffffaaa
   470a0:	push	{r4, r5, r6, lr}
   470a4:	mov	r4, r0
   470a8:	ldrb	r3, [r0, #16]
   470ac:	mov	r5, r1
   470b0:	sub	r3, r3, #1
   470b4:	cmp	r3, #3
   470b8:	ldrls	pc, [pc, r3, lsl #2]
   470bc:	b	470e4 <__printf_chk@plt+0x35a24>
   470c0:	andeq	r7, r4, r0, ror r1
   470c4:	andeq	r7, r4, r0, asr #3
   470c8:	andeq	r7, r4, r8, lsl r1
   470cc:	ldrdeq	r7, [r4], -r0
   470d0:	ldr	r3, [pc, #284]	; 471f4 <__printf_chk@plt+0x35b34>
   470d4:	ldr	r0, [pc, #284]	; 471f8 <__printf_chk@plt+0x35b38>
   470d8:	mov	r2, r3
   470dc:	mov	r1, r3
   470e0:	bl	29fe4 <__printf_chk@plt+0x18924>
   470e4:	ldr	r0, [r4, #8]
   470e8:	mov	r1, r5
   470ec:	cmp	r0, #0
   470f0:	moveq	r0, r4
   470f4:	ldr	r3, [r0, #12]
   470f8:	cmp	r3, #0
   470fc:	beq	4710c <__printf_chk@plt+0x35a4c>
   47100:	ldr	r3, [r0, #32]
   47104:	cmp	r3, #0
   47108:	beq	471ec <__printf_chk@plt+0x35b2c>
   4710c:	mov	r2, #0
   47110:	pop	{r4, r5, r6, lr}
   47114:	b	45d98 <__printf_chk@plt+0x346d8>
   47118:	mov	r0, r1
   4711c:	bl	46fe8 <__printf_chk@plt+0x35928>
   47120:	mov	r6, r0
   47124:	mov	r0, r5
   47128:	bl	192ec <__printf_chk@plt+0x7c2c>
   4712c:	mov	r4, r0
   47130:	mov	r0, #48	; 0x30
   47134:	bl	5130c <_Znwj@@Base>
   47138:	ldr	r2, [pc, #188]	; 471fc <__printf_chk@plt+0x35b3c>
   4713c:	mov	r3, #0
   47140:	str	r6, [r0, #28]
   47144:	str	r4, [r0, #36]	; 0x24
   47148:	strd	r2, [r0]
   4714c:	str	r3, [r0, #8]
   47150:	str	r3, [r0, #16]
   47154:	str	r3, [r0, #20]
   47158:	str	r3, [r0, #24]
   4715c:	str	r3, [r0, #12]
   47160:	strh	r3, [r0, #32]
   47164:	str	r3, [r0, #40]	; 0x28
   47168:	strb	r3, [r0, #44]	; 0x2c
   4716c:	pop	{r4, r5, r6, pc}
   47170:	mov	r0, r1
   47174:	bl	46fe8 <__printf_chk@plt+0x35928>
   47178:	mov	r6, r0
   4717c:	mov	r0, r5
   47180:	bl	192ec <__printf_chk@plt+0x7c2c>
   47184:	mov	r4, r0
   47188:	mov	r0, #40	; 0x28
   4718c:	bl	5130c <_Znwj@@Base>
   47190:	ldr	r2, [pc, #104]	; 47200 <__printf_chk@plt+0x35b40>
   47194:	mov	r3, #0
   47198:	str	r6, [r0, #28]
   4719c:	str	r4, [r0, #36]	; 0x24
   471a0:	strd	r2, [r0]
   471a4:	str	r3, [r0, #8]
   471a8:	str	r3, [r0, #16]
   471ac:	str	r3, [r0, #20]
   471b0:	str	r3, [r0, #24]
   471b4:	str	r3, [r0, #12]
   471b8:	strh	r3, [r0, #32]
   471bc:	pop	{r4, r5, r6, pc}
   471c0:	mov	r0, #28
   471c4:	bl	5130c <_Znwj@@Base>
   471c8:	ldr	r2, [pc, #52]	; 47204 <__printf_chk@plt+0x35b44>
   471cc:	mov	r3, #0
   471d0:	str	r3, [r0, #8]
   471d4:	strd	r2, [r0]
   471d8:	str	r3, [r0, #12]
   471dc:	str	r3, [r0, #16]
   471e0:	str	r3, [r0, #20]
   471e4:	str	r3, [r0, #24]
   471e8:	pop	{r4, r5, r6, pc}
   471ec:	pop	{r4, r5, r6, lr}
   471f0:	b	45c9c <__printf_chk@plt+0x345dc>
   471f4:	andeq	r6, r8, r0, lsr #15
   471f8:	andeq	fp, r5, r4, lsr pc
   471fc:	andeq	sl, r5, r8, lsl r2
   47200:	andeq	sl, r5, r8, ror r0
   47204:	strdeq	r9, [r5], -r8
   47208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4720c:	mov	r5, r0
   47210:	ldrb	r0, [r1, #16]
   47214:	sub	sp, sp, #4
   47218:	mov	r7, r2
   4721c:	sub	r2, r0, #1
   47220:	mov	r6, r3
   47224:	ldr	r8, [sp, #44]	; 0x2c
   47228:	cmp	r2, #3
   4722c:	ldrls	pc, [pc, r2, lsl #2]
   47230:	b	47378 <__printf_chk@plt+0x35cb8>
   47234:	andeq	r7, r4, ip, lsl #6
   47238:	ldrdeq	r7, [r4], -r4
   4723c:	andeq	r7, r4, ip, asr r2
   47240:	andeq	r7, r4, r4, asr #4
   47244:	ldr	r3, [r5]
   47248:	mov	r0, r5
   4724c:	ldr	r3, [r3, #84]	; 0x54
   47250:	add	sp, sp, #4
   47254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47258:	bx	r3
   4725c:	mov	r0, r7
   47260:	bl	46fe8 <__printf_chk@plt+0x35928>
   47264:	mov	r8, r0
   47268:	mov	r0, r7
   4726c:	bl	192ec <__printf_chk@plt+0x7c2c>
   47270:	mov	r7, r0
   47274:	mov	r0, #48	; 0x30
   47278:	bl	5130c <_Znwj@@Base>
   4727c:	ldr	r2, [r6]
   47280:	mov	r3, #0
   47284:	add	r2, r2, r8
   47288:	mov	r1, #1
   4728c:	str	r2, [r6]
   47290:	mov	r4, r0
   47294:	str	r7, [r0, #36]	; 0x24
   47298:	ldr	r0, [pc, #880]	; 47610 <__printf_chk@plt+0x35f50>
   4729c:	str	r5, [r4, #4]
   472a0:	str	r8, [r4, #28]
   472a4:	str	r0, [r4]
   472a8:	strh	r1, [r4, #32]
   472ac:	str	r3, [r4, #8]
   472b0:	str	r3, [r4, #16]
   472b4:	str	r3, [r4, #20]
   472b8:	str	r3, [r4, #24]
   472bc:	str	r3, [r4, #12]
   472c0:	str	r3, [r4, #40]	; 0x28
   472c4:	strb	r3, [r4, #44]	; 0x2c
   472c8:	mov	r0, r4
   472cc:	add	sp, sp, #4
   472d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   472d4:	mov	r0, #28
   472d8:	bl	5130c <_Znwj@@Base>
   472dc:	ldr	r2, [pc, #816]	; 47614 <__printf_chk@plt+0x35f54>
   472e0:	mov	r3, #0
   472e4:	mov	r4, r0
   472e8:	stm	r0, {r2, r5}
   472ec:	str	r3, [r0, #8]
   472f0:	str	r3, [r0, #12]
   472f4:	str	r3, [r0, #16]
   472f8:	str	r3, [r0, #20]
   472fc:	str	r3, [r0, #24]
   47300:	mov	r0, r4
   47304:	add	sp, sp, #4
   47308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4730c:	mov	r0, r7
   47310:	bl	46fe8 <__printf_chk@plt+0x35928>
   47314:	mov	r8, r0
   47318:	mov	r0, r7
   4731c:	bl	192ec <__printf_chk@plt+0x7c2c>
   47320:	mov	r7, r0
   47324:	mov	r0, #40	; 0x28
   47328:	bl	5130c <_Znwj@@Base>
   4732c:	ldr	r2, [r6]
   47330:	ldr	r1, [pc, #736]	; 47618 <__printf_chk@plt+0x35f58>
   47334:	mov	r3, #0
   47338:	add	r2, r2, r8
   4733c:	str	r2, [r6]
   47340:	mov	r4, r0
   47344:	str	r7, [r0, #36]	; 0x24
   47348:	str	r5, [r0, #4]
   4734c:	str	r8, [r0, #28]
   47350:	str	r1, [r0]
   47354:	str	r3, [r0, #8]
   47358:	str	r3, [r0, #16]
   4735c:	str	r3, [r0, #20]
   47360:	str	r3, [r0, #24]
   47364:	str	r3, [r0, #12]
   47368:	strh	r3, [r0, #32]
   4736c:	mov	r0, r4
   47370:	add	sp, sp, #4
   47374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47378:	ldr	r9, [r1, #8]
   4737c:	cmp	r9, #0
   47380:	moveq	r9, r1
   47384:	ldr	r3, [r9, #12]
   47388:	cmp	r3, #0
   4738c:	beq	4739c <__printf_chk@plt+0x35cdc>
   47390:	ldr	r3, [r9, #32]
   47394:	cmp	r3, #0
   47398:	beq	474e4 <__printf_chk@plt+0x35e24>
   4739c:	mov	r2, #0
   473a0:	mov	r1, r7
   473a4:	mov	r0, r9
   473a8:	bl	45d98 <__printf_chk@plt+0x346d8>
   473ac:	subs	sl, r0, #0
   473b0:	beq	47528 <__printf_chk@plt+0x35e68>
   473b4:	ldr	r3, [r5]
   473b8:	mov	r0, r5
   473bc:	ldr	r3, [r3, #28]
   473c0:	blx	r3
   473c4:	ldr	r3, [sl]
   473c8:	mov	r1, r5
   473cc:	ldr	r3, [r3, #80]	; 0x50
   473d0:	mov	fp, r0
   473d4:	mov	r0, sl
   473d8:	blx	r3
   473dc:	subs	r4, r0, #0
   473e0:	beq	47530 <__printf_chk@plt+0x35e70>
   473e4:	ldr	r3, [r4]
   473e8:	ldr	r3, [r3, #28]
   473ec:	blx	r3
   473f0:	ldr	r3, [r6]
   473f4:	sub	r0, r0, fp
   473f8:	add	r3, r3, r0
   473fc:	str	r3, [r6]
   47400:	cmp	r8, #0
   47404:	beq	4740c <__printf_chk@plt+0x35d4c>
   47408:	str	r4, [r8]
   4740c:	ldr	r8, [pc, #520]	; 4761c <__printf_chk@plt+0x35f5c>
   47410:	ldr	r3, [r8]
   47414:	cmp	r3, #0
   47418:	bne	47558 <__printf_chk@plt+0x35e98>
   4741c:	ldr	r3, [r9, #20]
   47420:	mov	r2, r3
   47424:	lsr	r6, r3, #1
   47428:	and	r6, r6, #1
   4742c:	tst	r3, #4
   47430:	beq	47444 <__printf_chk@plt+0x35d84>
   47434:	mov	r1, #0
   47438:	orr	r6, r6, #2
   4743c:	cmp	r1, #0
   47440:	bne	47594 <__printf_chk@plt+0x35ed4>
   47444:	tst	r3, #64	; 0x40
   47448:	orrne	r6, r6, #4
   4744c:	bne	475b0 <__printf_chk@plt+0x35ef0>
   47450:	tst	r3, #128	; 0x80
   47454:	movne	r6, #8
   47458:	tst	r3, #256	; 0x100
   4745c:	orrne	r6, r6, #16
   47460:	bne	475fc <__printf_chk@plt+0x35f3c>
   47464:	tst	r2, #512	; 0x200
   47468:	orrne	r6, r6, #32
   4746c:	bne	47478 <__printf_chk@plt+0x35db8>
   47470:	cmp	r6, #0
   47474:	beq	472c8 <__printf_chk@plt+0x35c08>
   47478:	ldr	r3, [r5]
   4747c:	mov	r8, #0
   47480:	ldr	sl, [r4, #4]
   47484:	ldr	r3, [r3, #24]
   47488:	mov	r0, r5
   4748c:	str	r8, [r4, #4]
   47490:	blx	r3
   47494:	mov	r9, r0
   47498:	mov	r0, r7
   4749c:	bl	192ec <__printf_chk@plt+0x7c2c>
   474a0:	mov	r5, r0
   474a4:	mov	r0, #40	; 0x28
   474a8:	bl	5130c <_Znwj@@Base>
   474ac:	ldr	r3, [pc, #364]	; 47620 <__printf_chk@plt+0x35f60>
   474b0:	str	r4, [r0, #28]
   474b4:	str	sl, [r0, #4]
   474b8:	str	r8, [r0, #8]
   474bc:	str	r8, [r0, #12]
   474c0:	str	r8, [r0, #16]
   474c4:	str	r8, [r0, #20]
   474c8:	str	r8, [r0, #24]
   474cc:	strb	r6, [r0, #32]
   474d0:	strb	r9, [r0, #33]	; 0x21
   474d4:	str	r5, [r0, #36]	; 0x24
   474d8:	str	r3, [r0]
   474dc:	mov	r4, r0
   474e0:	b	472c8 <__printf_chk@plt+0x35c08>
   474e4:	mov	r1, r7
   474e8:	mov	r0, r9
   474ec:	bl	45c9c <__printf_chk@plt+0x345dc>
   474f0:	subs	r4, r0, #0
   474f4:	beq	47520 <__printf_chk@plt+0x35e60>
   474f8:	ldr	r3, [r4]
   474fc:	str	r5, [r4, #4]
   47500:	ldr	r3, [r3, #28]
   47504:	blx	r3
   47508:	ldr	r3, [r6]
   4750c:	cmp	r8, #0
   47510:	add	r3, r3, r0
   47514:	str	r3, [r6]
   47518:	bne	47408 <__printf_chk@plt+0x35d48>
   4751c:	b	4740c <__printf_chk@plt+0x35d4c>
   47520:	cmp	r8, #0
   47524:	strne	r4, [r8]
   47528:	mov	r4, r5
   4752c:	b	472c8 <__printf_chk@plt+0x35c08>
   47530:	ldr	r3, [sl]
   47534:	mov	r0, sl
   47538:	mov	r4, sl
   4753c:	ldr	r3, [r3, #28]
   47540:	blx	r3
   47544:	ldr	r3, [r6]
   47548:	add	r3, r3, r0
   4754c:	str	r3, [r6]
   47550:	str	r5, [sl, #4]
   47554:	b	47400 <__printf_chk@plt+0x35d40>
   47558:	bl	2a41c <__printf_chk@plt+0x18d5c>
   4755c:	ldr	r3, [r9, #20]
   47560:	ldr	r1, [r8]
   47564:	mov	r2, r3
   47568:	lsr	r6, r3, #1
   4756c:	cmp	r1, #0
   47570:	and	r6, r6, #1
   47574:	beq	4742c <__printf_chk@plt+0x35d6c>
   47578:	bl	2a41c <__printf_chk@plt+0x18d5c>
   4757c:	ldr	r3, [r9, #20]
   47580:	ldr	r1, [r8]
   47584:	tst	r3, #4
   47588:	mov	r2, r3
   4758c:	beq	4743c <__printf_chk@plt+0x35d7c>
   47590:	b	47438 <__printf_chk@plt+0x35d78>
   47594:	bl	2a41c <__printf_chk@plt+0x18d5c>
   47598:	ldr	r3, [r9, #20]
   4759c:	ldr	r2, [r8]
   475a0:	tst	r3, #64	; 0x40
   475a4:	orrne	r6, r6, #4
   475a8:	cmp	r2, #0
   475ac:	bne	475c0 <__printf_chk@plt+0x35f00>
   475b0:	tst	r3, #128	; 0x80
   475b4:	movne	r6, #8
   475b8:	mov	r2, r3
   475bc:	b	47458 <__printf_chk@plt+0x35d98>
   475c0:	bl	2a41c <__printf_chk@plt+0x18d5c>
   475c4:	ldr	r3, [r9, #20]
   475c8:	ldr	r2, [r8]
   475cc:	tst	r3, #128	; 0x80
   475d0:	movne	r6, #8
   475d4:	cmp	r2, #0
   475d8:	mov	r2, r3
   475dc:	beq	47458 <__printf_chk@plt+0x35d98>
   475e0:	bl	2a41c <__printf_chk@plt+0x18d5c>
   475e4:	ldr	r3, [r9, #20]
   475e8:	ldr	r2, [r8]
   475ec:	tst	r3, #256	; 0x100
   475f0:	orrne	r6, r6, #16
   475f4:	cmp	r2, #0
   475f8:	bne	47604 <__printf_chk@plt+0x35f44>
   475fc:	mov	r2, r3
   47600:	b	47464 <__printf_chk@plt+0x35da4>
   47604:	bl	2a41c <__printf_chk@plt+0x18d5c>
   47608:	ldr	r2, [r9, #20]
   4760c:	b	47464 <__printf_chk@plt+0x35da4>
   47610:	andeq	sl, r5, r8, lsl r2
   47614:	strdeq	r9, [r5], -r8
   47618:	andeq	sl, r5, r8, ror r0
   4761c:	andeq	r2, r8, r0, asr #30
   47620:	andeq	sl, r5, r8, lsr #12
   47624:	push	{r4, r5, lr}
   47628:	sub	sp, sp, #20
   4762c:	ldr	r5, [pc, #156]	; 476d0 <__printf_chk@plt+0x36010>
   47630:	ldr	r1, [r0, #48]	; 0x30
   47634:	mov	r4, r0
   47638:	ldr	r3, [r5]
   4763c:	ldr	r0, [r0, #56]	; 0x38
   47640:	str	r3, [sp, #12]
   47644:	bl	45a8c <__printf_chk@plt+0x343cc>
   47648:	ldr	r1, [r4, #24]
   4764c:	str	r1, [sp, #4]
   47650:	cmp	r0, #0
   47654:	blt	47668 <__printf_chk@plt+0x35fa8>
   47658:	ldr	r3, [pc, #116]	; 476d4 <__printf_chk@plt+0x36014>
   4765c:	ldr	r2, [r3]
   47660:	cmp	r2, r0
   47664:	bgt	476b0 <__printf_chk@plt+0x35ff0>
   47668:	add	r0, sp, #4
   4766c:	bl	18fd4 <__printf_chk@plt+0x7914>
   47670:	ldr	r3, [pc, #96]	; 476d8 <__printf_chk@plt+0x36018>
   47674:	ldr	r1, [r4, #64]	; 0x40
   47678:	mov	r2, #12
   4767c:	smull	ip, r3, r3, r0
   47680:	sub	r0, r3, r0, asr #31
   47684:	bl	48c40 <__printf_chk@plt+0x37580>
   47688:	mov	r1, r0
   4768c:	add	r0, sp, #8
   47690:	bl	4a7f4 <__printf_chk@plt+0x39134>
   47694:	ldr	r0, [sp, #8]
   47698:	ldr	r2, [sp, #12]
   4769c:	ldr	r3, [r5]
   476a0:	cmp	r2, r3
   476a4:	bne	476cc <__printf_chk@plt+0x3600c>
   476a8:	add	sp, sp, #20
   476ac:	pop	{r4, r5, pc}
   476b0:	ldr	r3, [r3, #4]
   476b4:	ldr	r0, [r3, r0, lsl #2]
   476b8:	cmp	r0, #0
   476bc:	beq	47668 <__printf_chk@plt+0x35fa8>
   476c0:	ldr	r2, [r4, #64]	; 0x40
   476c4:	bl	3f810 <__printf_chk@plt+0x2e150>
   476c8:	b	47698 <__printf_chk@plt+0x35fd8>
   476cc:	bl	1148c <__stack_chk_fail@plt>
   476d0:	andeq	ip, r7, r0, lsl sp
   476d4:	andeq	r5, r8, r8, ror #17
   476d8:	ldrbpl	r5, [r5, #-1366]	; 0xfffffaaa
   476dc:	push	{r4, r5, lr}
   476e0:	sub	sp, sp, #12
   476e4:	ldr	r5, [pc, #116]	; 47760 <__printf_chk@plt+0x360a0>
   476e8:	ldr	r1, [r0, #48]	; 0x30
   476ec:	mov	r4, r0
   476f0:	ldr	r3, [r5]
   476f4:	ldr	r0, [r0, #56]	; 0x38
   476f8:	str	r3, [sp, #4]
   476fc:	bl	45a8c <__printf_chk@plt+0x343cc>
   47700:	ldr	r1, [r4, #24]
   47704:	cmp	r0, #0
   47708:	blt	4771c <__printf_chk@plt+0x3605c>
   4770c:	ldr	r3, [pc, #80]	; 47764 <__printf_chk@plt+0x360a4>
   47710:	ldr	r2, [r3]
   47714:	cmp	r2, r0
   47718:	bgt	47744 <__printf_chk@plt+0x36084>
   4771c:	mov	r1, #0
   47720:	mov	r0, sp
   47724:	bl	4a7f4 <__printf_chk@plt+0x39134>
   47728:	ldr	r0, [sp]
   4772c:	ldr	r2, [sp, #4]
   47730:	ldr	r3, [r5]
   47734:	cmp	r2, r3
   47738:	bne	4775c <__printf_chk@plt+0x3609c>
   4773c:	add	sp, sp, #12
   47740:	pop	{r4, r5, pc}
   47744:	ldr	r3, [r3, #4]
   47748:	ldr	r0, [r3, r0, lsl #2]
   4774c:	cmp	r0, #0
   47750:	beq	4771c <__printf_chk@plt+0x3605c>
   47754:	bl	3f984 <__printf_chk@plt+0x2e2c4>
   47758:	b	4772c <__printf_chk@plt+0x3606c>
   4775c:	bl	1148c <__stack_chk_fail@plt>
   47760:	andeq	ip, r7, r0, lsl sp
   47764:	andeq	r5, r8, r8, ror #17
   47768:	push	{r4, r5, lr}
   4776c:	sub	sp, sp, #12
   47770:	ldr	r5, [pc, #116]	; 477ec <__printf_chk@plt+0x3612c>
   47774:	ldr	r1, [r0, #48]	; 0x30
   47778:	mov	r4, r0
   4777c:	ldr	r3, [r5]
   47780:	ldr	r0, [r0, #56]	; 0x38
   47784:	str	r3, [sp, #4]
   47788:	bl	45a8c <__printf_chk@plt+0x343cc>
   4778c:	ldr	r1, [r4, #24]
   47790:	cmp	r0, #0
   47794:	blt	477a8 <__printf_chk@plt+0x360e8>
   47798:	ldr	r3, [pc, #80]	; 477f0 <__printf_chk@plt+0x36130>
   4779c:	ldr	r2, [r3]
   477a0:	cmp	r2, r0
   477a4:	bgt	477d0 <__printf_chk@plt+0x36110>
   477a8:	mov	r1, #0
   477ac:	mov	r0, sp
   477b0:	bl	4a7f4 <__printf_chk@plt+0x39134>
   477b4:	ldr	r0, [sp]
   477b8:	ldr	r2, [sp, #4]
   477bc:	ldr	r3, [r5]
   477c0:	cmp	r2, r3
   477c4:	bne	477e8 <__printf_chk@plt+0x36128>
   477c8:	add	sp, sp, #12
   477cc:	pop	{r4, r5, pc}
   477d0:	ldr	r3, [r3, #4]
   477d4:	ldr	r0, [r3, r0, lsl #2]
   477d8:	cmp	r0, #0
   477dc:	beq	477a8 <__printf_chk@plt+0x360e8>
   477e0:	bl	3f8c8 <__printf_chk@plt+0x2e208>
   477e4:	b	477b8 <__printf_chk@plt+0x360f8>
   477e8:	bl	1148c <__stack_chk_fail@plt>
   477ec:	andeq	ip, r7, r0, lsl sp
   477f0:	andeq	r5, r8, r8, ror #17
   477f4:	mov	r2, #0
   477f8:	str	r2, [r0]
   477fc:	str	r2, [r0, #8]
   47800:	str	r2, [r0, #16]
   47804:	bx	lr
   47808:	push	{lr}		; (str lr, [sp, #-4]!)
   4780c:	ldr	lr, [sp, #4]
   47810:	str	r1, [r0, #4]
   47814:	mov	r1, #1
   47818:	strd	r2, [r0, #8]
   4781c:	str	r1, [r0]
   47820:	str	lr, [r0, #16]
   47824:	pop	{pc}		; (ldr pc, [sp], #4)
   47828:	ldr	r2, [r0]
   4782c:	ldr	r3, [r1]
   47830:	cmp	r2, #0
   47834:	beq	4785c <__printf_chk@plt+0x3619c>
   47838:	cmp	r3, #0
   4783c:	beq	47854 <__printf_chk@plt+0x36194>
   47840:	ldr	r2, [r0, #4]
   47844:	ldr	r3, [r1, #4]
   47848:	cmp	r2, r3
   4784c:	beq	4786c <__printf_chk@plt+0x361ac>
   47850:	mov	r3, #0
   47854:	mov	r0, r3
   47858:	bx	lr
   4785c:	clz	r3, r3
   47860:	lsr	r3, r3, #5
   47864:	mov	r0, r3
   47868:	bx	lr
   4786c:	ldr	r2, [r0, #8]
   47870:	ldr	r3, [r1, #8]
   47874:	cmp	r2, r3
   47878:	bne	47850 <__printf_chk@plt+0x36190>
   4787c:	ldr	r2, [r0, #12]
   47880:	ldr	r3, [r1, #12]
   47884:	cmp	r2, r3
   47888:	bne	47850 <__printf_chk@plt+0x36190>
   4788c:	ldr	r3, [r0, #16]
   47890:	ldr	r2, [r1, #16]
   47894:	sub	r3, r3, r2
   47898:	clz	r3, r3
   4789c:	lsr	r3, r3, #5
   478a0:	b	47854 <__printf_chk@plt+0x36194>
   478a4:	ldr	r2, [r0]
   478a8:	ldr	r3, [r1]
   478ac:	cmp	r2, #0
   478b0:	beq	478c0 <__printf_chk@plt+0x36200>
   478b4:	cmp	r3, #0
   478b8:	bne	478c8 <__printf_chk@plt+0x36208>
   478bc:	mov	r3, #1
   478c0:	mov	r0, r3
   478c4:	bx	lr
   478c8:	ldr	r2, [r0, #4]
   478cc:	ldr	r3, [r1, #4]
   478d0:	cmp	r2, r3
   478d4:	bne	478bc <__printf_chk@plt+0x361fc>
   478d8:	ldr	r2, [r0, #8]
   478dc:	ldr	r3, [r1, #8]
   478e0:	cmp	r2, r3
   478e4:	bne	478bc <__printf_chk@plt+0x361fc>
   478e8:	ldr	r2, [r0, #12]
   478ec:	ldr	r3, [r1, #12]
   478f0:	cmp	r2, r3
   478f4:	bne	478bc <__printf_chk@plt+0x361fc>
   478f8:	ldr	r3, [r0, #16]
   478fc:	ldr	r2, [r1, #16]
   47900:	subs	r3, r3, r2
   47904:	movne	r3, #1
   47908:	b	478c0 <__printf_chk@plt+0x36200>
   4790c:	ldr	r3, [r0]
   47910:	cmp	r3, #0
   47914:	beq	4791c <__printf_chk@plt+0x3625c>
   47918:	b	3c858 <__printf_chk@plt+0x2b198>
   4791c:	ldr	r3, [pc, #4]	; 47928 <__printf_chk@plt+0x36268>
   47920:	ldr	r0, [r3]
   47924:	bx	lr
   47928:	andeq	r5, r8, ip, lsr #19
   4792c:	ldr	r3, [pc, #148]	; 479c8 <__printf_chk@plt+0x36308>
   47930:	push	{r4, lr}
   47934:	ldr	r3, [r3]
   47938:	cmp	r3, #0
   4793c:	bne	47990 <__printf_chk@plt+0x362d0>
   47940:	ldr	r3, [pc, #132]	; 479cc <__printf_chk@plt+0x3630c>
   47944:	ldr	r3, [r3]
   47948:	cmp	r3, #0
   4794c:	beq	47974 <__printf_chk@plt+0x362b4>
   47950:	mov	r0, #32
   47954:	bl	5130c <_Znwj@@Base>
   47958:	mov	r4, r0
   4795c:	bl	42464 <__printf_chk@plt+0x30da4>
   47960:	ldr	r2, [pc, #104]	; 479d0 <__printf_chk@plt+0x36310>
   47964:	ldr	r3, [pc, #104]	; 479d4 <__printf_chk@plt+0x36314>
   47968:	str	r4, [r2, #48]	; 0x30
   4796c:	str	r3, [r4]
   47970:	pop	{r4, pc}
   47974:	mov	r0, #372	; 0x174
   47978:	bl	5130c <_Znwj@@Base>
   4797c:	mov	r4, r0
   47980:	bl	427cc <__printf_chk@plt+0x3110c>
   47984:	ldr	r3, [pc, #68]	; 479d0 <__printf_chk@plt+0x36310>
   47988:	str	r4, [r3, #48]	; 0x30
   4798c:	pop	{r4, pc}
   47990:	mov	r0, #32
   47994:	bl	5130c <_Znwj@@Base>
   47998:	mov	r4, r0
   4799c:	bl	42464 <__printf_chk@plt+0x30da4>
   479a0:	ldr	r2, [pc, #40]	; 479d0 <__printf_chk@plt+0x36310>
   479a4:	ldr	r3, [pc, #44]	; 479d8 <__printf_chk@plt+0x36318>
   479a8:	str	r4, [r2, #48]	; 0x30
   479ac:	str	r3, [r4]
   479b0:	pop	{r4, pc}
   479b4:	mov	r0, r4
   479b8:	bl	5135c <_ZdlPv@@Base>
   479bc:	bl	11498 <__cxa_end_cleanup@plt>
   479c0:	b	479b4 <__printf_chk@plt+0x362f4>
   479c4:	b	479b4 <__printf_chk@plt+0x362f4>
   479c8:	andeq	r3, r8, ip, asr #17
   479cc:	andeq	r3, r8, r8, asr #17
   479d0:	andeq	r5, r8, r8, ror #17
   479d4:	andeq	fp, r5, r8, ror #4
   479d8:			; <UNDEFINED> instruction: 0x0005b2bc
   479dc:	push	{r4, r5, r6, lr}
   479e0:	sub	sp, sp, #8
   479e4:	ldr	r6, [pc, #468]	; 47bc0 <__printf_chk@plt+0x36500>
   479e8:	ldr	r1, [pc, #468]	; 47bc4 <__printf_chk@plt+0x36504>
   479ec:	ldr	r0, [pc, #468]	; 47bc8 <__printf_chk@plt+0x36508>
   479f0:	ldr	r3, [r6]
   479f4:	str	r3, [sp, #4]
   479f8:	bl	28fdc <__printf_chk@plt+0x1791c>
   479fc:	ldr	r1, [pc, #456]	; 47bcc <__printf_chk@plt+0x3650c>
   47a00:	ldr	r0, [pc, #456]	; 47bd0 <__printf_chk@plt+0x36510>
   47a04:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a08:	ldr	r1, [pc, #452]	; 47bd4 <__printf_chk@plt+0x36514>
   47a0c:	ldr	r0, [pc, #452]	; 47bd8 <__printf_chk@plt+0x36518>
   47a10:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a14:	ldr	r1, [pc, #448]	; 47bdc <__printf_chk@plt+0x3651c>
   47a18:	ldr	r0, [pc, #448]	; 47be0 <__printf_chk@plt+0x36520>
   47a1c:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a20:	ldr	r1, [pc, #444]	; 47be4 <__printf_chk@plt+0x36524>
   47a24:	ldr	r0, [pc, #444]	; 47be8 <__printf_chk@plt+0x36528>
   47a28:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a2c:	ldr	r1, [pc, #440]	; 47bec <__printf_chk@plt+0x3652c>
   47a30:	ldr	r0, [pc, #440]	; 47bf0 <__printf_chk@plt+0x36530>
   47a34:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a38:	ldr	r1, [pc, #436]	; 47bf4 <__printf_chk@plt+0x36534>
   47a3c:	ldr	r0, [pc, #436]	; 47bf8 <__printf_chk@plt+0x36538>
   47a40:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a44:	ldr	r1, [pc, #432]	; 47bfc <__printf_chk@plt+0x3653c>
   47a48:	ldr	r0, [pc, #432]	; 47c00 <__printf_chk@plt+0x36540>
   47a4c:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a50:	ldr	r1, [pc, #428]	; 47c04 <__printf_chk@plt+0x36544>
   47a54:	ldr	r0, [pc, #428]	; 47c08 <__printf_chk@plt+0x36548>
   47a58:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a5c:	ldr	r1, [pc, #424]	; 47c0c <__printf_chk@plt+0x3654c>
   47a60:	ldr	r0, [pc, #424]	; 47c10 <__printf_chk@plt+0x36550>
   47a64:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a68:	ldr	r1, [pc, #420]	; 47c14 <__printf_chk@plt+0x36554>
   47a6c:	ldr	r0, [pc, #420]	; 47c18 <__printf_chk@plt+0x36558>
   47a70:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a74:	ldr	r1, [pc, #416]	; 47c1c <__printf_chk@plt+0x3655c>
   47a78:	ldr	r0, [pc, #416]	; 47c20 <__printf_chk@plt+0x36560>
   47a7c:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a80:	ldr	r1, [pc, #412]	; 47c24 <__printf_chk@plt+0x36564>
   47a84:	ldr	r0, [pc, #412]	; 47c28 <__printf_chk@plt+0x36568>
   47a88:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a8c:	ldr	r1, [pc, #408]	; 47c2c <__printf_chk@plt+0x3656c>
   47a90:	ldr	r0, [pc, #408]	; 47c30 <__printf_chk@plt+0x36570>
   47a94:	bl	28fdc <__printf_chk@plt+0x1791c>
   47a98:	ldr	r1, [pc, #404]	; 47c34 <__printf_chk@plt+0x36574>
   47a9c:	ldr	r0, [pc, #404]	; 47c38 <__printf_chk@plt+0x36578>
   47aa0:	bl	28fdc <__printf_chk@plt+0x1791c>
   47aa4:	mov	r2, #0
   47aa8:	ldr	r1, [pc, #396]	; 47c3c <__printf_chk@plt+0x3657c>
   47aac:	mov	r0, sp
   47ab0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   47ab4:	mov	r0, #8
   47ab8:	bl	5130c <_Znwj@@Base>
   47abc:	mov	r4, r0
   47ac0:	bl	13744 <__printf_chk@plt+0x2084>
   47ac4:	ldr	r3, [pc, #372]	; 47c40 <__printf_chk@plt+0x36580>
   47ac8:	mov	r2, r4
   47acc:	str	r3, [r4]
   47ad0:	ldr	r1, [sp]
   47ad4:	ldr	r0, [pc, #360]	; 47c44 <__printf_chk@plt+0x36584>
   47ad8:	bl	1379c <__printf_chk@plt+0x20dc>
   47adc:	ldr	r1, [pc, #356]	; 47c48 <__printf_chk@plt+0x36588>
   47ae0:	mov	r2, #0
   47ae4:	mov	r0, sp
   47ae8:	bl	52830 <_ZdlPv@@Base+0x14d4>
   47aec:	mov	r0, #12
   47af0:	bl	5130c <_Znwj@@Base>
   47af4:	ldr	r1, [pc, #336]	; 47c4c <__printf_chk@plt+0x3658c>
   47af8:	mov	r4, r0
   47afc:	bl	28e6c <__printf_chk@plt+0x177ac>
   47b00:	mov	r2, r4
   47b04:	ldr	r1, [sp]
   47b08:	ldr	r0, [pc, #308]	; 47c44 <__printf_chk@plt+0x36584>
   47b0c:	bl	1379c <__printf_chk@plt+0x20dc>
   47b10:	ldr	r1, [pc, #312]	; 47c50 <__printf_chk@plt+0x36590>
   47b14:	mov	r2, #0
   47b18:	mov	r0, sp
   47b1c:	bl	52830 <_ZdlPv@@Base+0x14d4>
   47b20:	mov	r0, #12
   47b24:	bl	5130c <_Znwj@@Base>
   47b28:	ldr	r1, [pc, #292]	; 47c54 <__printf_chk@plt+0x36594>
   47b2c:	mov	r4, r0
   47b30:	bl	28e6c <__printf_chk@plt+0x177ac>
   47b34:	mov	r2, r4
   47b38:	ldr	r1, [sp]
   47b3c:	ldr	r0, [pc, #256]	; 47c44 <__printf_chk@plt+0x36584>
   47b40:	bl	1379c <__printf_chk@plt+0x20dc>
   47b44:	mov	r2, #0
   47b48:	ldr	r1, [pc, #264]	; 47c58 <__printf_chk@plt+0x36598>
   47b4c:	mov	r0, sp
   47b50:	bl	52830 <_ZdlPv@@Base+0x14d4>
   47b54:	mov	r0, #8
   47b58:	bl	5130c <_Znwj@@Base>
   47b5c:	mov	r4, r0
   47b60:	bl	13744 <__printf_chk@plt+0x2084>
   47b64:	ldr	r3, [pc, #240]	; 47c5c <__printf_chk@plt+0x3659c>
   47b68:	ldr	r5, [pc, #240]	; 47c60 <__printf_chk@plt+0x365a0>
   47b6c:	mov	r2, r4
   47b70:	str	r3, [r4]
   47b74:	ldr	r1, [sp]
   47b78:	ldr	r0, [pc, #196]	; 47c44 <__printf_chk@plt+0x36584>
   47b7c:	bl	1379c <__printf_chk@plt+0x20dc>
   47b80:	ldr	r0, [r5, #44]	; 0x2c
   47b84:	bl	2a55c <__printf_chk@plt+0x18e9c>
   47b88:	ldr	r2, [sp, #4]
   47b8c:	ldr	r3, [r6]
   47b90:	cmp	r2, r3
   47b94:	str	r0, [r5, #40]	; 0x28
   47b98:	bne	47ba4 <__printf_chk@plt+0x364e4>
   47b9c:	add	sp, sp, #8
   47ba0:	pop	{r4, r5, r6, pc}
   47ba4:	bl	1148c <__stack_chk_fail@plt>
   47ba8:	mov	r0, r4
   47bac:	bl	5135c <_ZdlPv@@Base>
   47bb0:	bl	11498 <__cxa_end_cleanup@plt>
   47bb4:	b	47ba8 <__printf_chk@plt+0x364e8>
   47bb8:	b	47ba8 <__printf_chk@plt+0x364e8>
   47bbc:	b	47ba8 <__printf_chk@plt+0x364e8>
   47bc0:	andeq	ip, r7, r0, lsl sp
   47bc4:	andeq	r6, r4, r4, ror #21
   47bc8:	andeq	fp, r5, r0, ror #30
   47bcc:	andeq	r6, r4, r0, lsl #25
   47bd0:	andeq	fp, r5, r4, ror #30
   47bd4:	strdeq	r5, [r4], -r0
   47bd8:	andeq	fp, r5, r8, ror #30
   47bdc:	muleq	r4, r4, r7
   47be0:	andeq	fp, r5, ip, ror #30
   47be4:	andeq	r6, r4, r8, asr #19
   47be8:	andeq	fp, r5, r4, ror pc
   47bec:	strdeq	r6, [r4], -r8
   47bf0:	andeq	fp, r5, r0, lsl #31
   47bf4:	andeq	fp, r3, r4, lsl fp
   47bf8:	andeq	fp, r5, r8, lsl #31
   47bfc:	ldrdeq	fp, [r3], -r8
   47c00:	andeq	fp, r5, ip, lsl #31
   47c04:	andeq	fp, r3, r4, ror #22
   47c08:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   47c0c:	andeq	r6, r4, ip, asr #15
   47c10:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   47c14:	andeq	fp, r3, ip, asr #24
   47c18:	andeq	fp, r5, r0, lsr #31
   47c1c:			; <UNDEFINED> instruction: 0x000469b0
   47c20:	andeq	fp, r5, r4, lsr #31
   47c24:	andeq	r6, r4, r8, lsr r4
   47c28:	andeq	fp, r5, ip, lsr #31
   47c2c:	andeq	r6, r4, r4, ror #27
   47c30:			; <UNDEFINED> instruction: 0x0005bfb0
   47c34:	andeq	r6, r4, r4, ror r7
   47c38:			; <UNDEFINED> instruction: 0x0005bfb4
   47c3c:			; <UNDEFINED> instruction: 0x0005bfb8
   47c40:	andeq	fp, r5, r0, ror #7
   47c44:	andeq	r5, r8, r8, asr #20
   47c48:			; <UNDEFINED> instruction: 0x0005bfbc
   47c4c:	andeq	sp, r7, ip, asr r0
   47c50:	andeq	fp, r5, r4, asr #31
   47c54:	andeq	sp, r7, r8, asr r0
   47c58:	andeq	fp, r5, r8, asr #31
   47c5c:	andeq	fp, r5, r0, lsl r4
   47c60:	andeq	r5, r8, r8, ror #17
   47c64:	push	{r4, r5, r6, r7, r8, r9, lr}
   47c68:	mov	r4, r0
   47c6c:	mov	r5, r0
   47c70:	ldr	r0, [pc, #204]	; 47d44 <__printf_chk@plt+0x36684>
   47c74:	mov	r3, #0
   47c78:	str	r3, [r4, #4]
   47c7c:	str	r3, [r4, #8]
   47c80:	str	r3, [r4, #12]
   47c84:	str	r3, [r4, #16]
   47c88:	str	r3, [r4, #20]
   47c8c:	str	r3, [r4, #24]
   47c90:	sub	sp, sp, #12
   47c94:	str	r0, [r5], #28
   47c98:	mov	r0, r5
   47c9c:	mov	r7, r2
   47ca0:	bl	24654 <__printf_chk@plt+0x12f94>
   47ca4:	ldr	r6, [pc, #156]	; 47d48 <__printf_chk@plt+0x36688>
   47ca8:	str	r7, [r4, #76]	; 0x4c
   47cac:	ldr	r3, [r6]
   47cb0:	ldr	r1, [r3, #48]	; 0x30
   47cb4:	ldr	r0, [r3, #56]	; 0x38
   47cb8:	ldr	r7, [r3, #24]
   47cbc:	ldrd	r8, [r3, #36]	; 0x24
   47cc0:	bl	45a8c <__printf_chk@plt+0x343cc>
   47cc4:	ldr	r1, [pc, #128]	; 47d4c <__printf_chk@plt+0x3668c>
   47cc8:	mov	r3, r9
   47ccc:	mov	r2, r8
   47cd0:	ldr	ip, [r1, #4]
   47cd4:	mov	r1, r7
   47cd8:	ldr	ip, [ip, r0, lsl #2]
   47cdc:	str	r0, [sp]
   47ce0:	mov	r0, ip
   47ce4:	bl	402bc <__printf_chk@plt+0x2ebfc>
   47ce8:	ldr	r3, [r6]
   47cec:	str	r0, [r4, #64]	; 0x40
   47cf0:	ldr	r2, [r3, #304]	; 0x130
   47cf4:	cmp	r2, #0
   47cf8:	ldrne	r2, [r0, #52]	; 0x34
   47cfc:	mov	r0, r3
   47d00:	strne	r2, [r4, #64]	; 0x40
   47d04:	bl	192dc <__printf_chk@plt+0x7c1c>
   47d08:	str	r0, [r4, #68]	; 0x44
   47d0c:	ldr	r0, [r6]
   47d10:	bl	192ec <__printf_chk@plt+0x7c2c>
   47d14:	mov	r3, #1
   47d18:	str	r0, [r4, #72]	; 0x48
   47d1c:	str	r3, [r4, #24]
   47d20:	mov	r0, r4
   47d24:	add	sp, sp, #12
   47d28:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47d2c:	b	47d38 <__printf_chk@plt+0x36678>
   47d30:	mov	r0, r5
   47d34:	bl	22138 <__printf_chk@plt+0x10a78>
   47d38:	mov	r0, r4
   47d3c:	bl	36fe0 <__printf_chk@plt+0x25920>
   47d40:	bl	11498 <__cxa_end_cleanup@plt>
   47d44:	andeq	fp, r5, r0, lsl r3
   47d48:	strdeq	r2, [r8], -r8
   47d4c:	andeq	r5, r8, r8, ror #17
   47d50:	ldr	r0, [r0, #44]	; 0x2c
   47d54:	bx	lr
   47d58:	push	{r4, lr}
   47d5c:	mov	r0, #28
   47d60:	bl	5130c <_Znwj@@Base>
   47d64:	ldr	r1, [pc, #28]	; 47d88 <__printf_chk@plt+0x366c8>
   47d68:	mov	r2, #0
   47d6c:	str	r2, [r0, #8]
   47d70:	stm	r0, {r1, r2}
   47d74:	str	r2, [r0, #12]
   47d78:	str	r2, [r0, #16]
   47d7c:	str	r2, [r0, #20]
   47d80:	str	r2, [r0, #24]
   47d84:	pop	{r4, pc}
   47d88:	andeq	r9, r5, r8, lsr #18
   47d8c:	ldr	r3, [pc, #20]	; 47da8 <__printf_chk@plt+0x366e8>
   47d90:	push	{r4, lr}
   47d94:	mov	r4, r0
   47d98:	str	r3, [r0]
   47d9c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   47da0:	mov	r0, r4
   47da4:	pop	{r4, pc}
   47da8:	andeq	ip, r5, r8, lsr r2
   47dac:	ldr	r3, [pc, #40]	; 47ddc <__printf_chk@plt+0x3671c>
   47db0:	push	{r4, lr}
   47db4:	mov	r4, r0
   47db8:	str	r3, [r0]
   47dbc:	bl	132b0 <__printf_chk@plt+0x1bf0>
   47dc0:	mov	r0, r4
   47dc4:	bl	5135c <_ZdlPv@@Base>
   47dc8:	mov	r0, r4
   47dcc:	pop	{r4, pc}
   47dd0:	mov	r0, r4
   47dd4:	bl	5135c <_ZdlPv@@Base>
   47dd8:	bl	11498 <__cxa_end_cleanup@plt>
   47ddc:	andeq	ip, r5, r8, lsr r2
   47de0:	ldr	r3, [pc, #20]	; 47dfc <__printf_chk@plt+0x3673c>
   47de4:	push	{r4, lr}
   47de8:	mov	r4, r0
   47dec:	str	r3, [r0]
   47df0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   47df4:	mov	r0, r4
   47df8:	pop	{r4, pc}
   47dfc:	andeq	ip, r5, r8, lsr r2
   47e00:	ldr	r3, [pc, #40]	; 47e30 <__printf_chk@plt+0x36770>
   47e04:	push	{r4, lr}
   47e08:	mov	r4, r0
   47e0c:	str	r3, [r0]
   47e10:	bl	132b0 <__printf_chk@plt+0x1bf0>
   47e14:	mov	r0, r4
   47e18:	bl	5135c <_ZdlPv@@Base>
   47e1c:	mov	r0, r4
   47e20:	pop	{r4, pc}
   47e24:	mov	r0, r4
   47e28:	bl	5135c <_ZdlPv@@Base>
   47e2c:	bl	11498 <__cxa_end_cleanup@plt>
   47e30:	andeq	ip, r5, r8, lsr r2
   47e34:	push	{r4, r5, r6, lr}
   47e38:	mov	r4, r0
   47e3c:	ldr	r5, [r0, #12]
   47e40:	ldr	r3, [pc, #76]	; 47e94 <__printf_chk@plt+0x367d4>
   47e44:	cmp	r5, #0
   47e48:	str	r3, [r0]
   47e4c:	beq	47e60 <__printf_chk@plt+0x367a0>
   47e50:	mov	r0, r5
   47e54:	bl	37b78 <__printf_chk@plt+0x264b8>
   47e58:	mov	r0, r5
   47e5c:	bl	5135c <_ZdlPv@@Base>
   47e60:	ldr	r5, [r4, #16]
   47e64:	cmp	r5, #0
   47e68:	beq	47e7c <__printf_chk@plt+0x367bc>
   47e6c:	mov	r0, r5
   47e70:	bl	37b78 <__printf_chk@plt+0x264b8>
   47e74:	mov	r0, r5
   47e78:	bl	5135c <_ZdlPv@@Base>
   47e7c:	mov	r0, r4
   47e80:	pop	{r4, r5, r6, pc}
   47e84:	mov	r0, r5
   47e88:	bl	5135c <_ZdlPv@@Base>
   47e8c:	bl	11498 <__cxa_end_cleanup@plt>
   47e90:	b	47e84 <__printf_chk@plt+0x367c4>
   47e94:	andeq	r9, r5, r8, lsr sp
   47e98:	push	{r4, r5, r6, lr}
   47e9c:	mov	r4, r0
   47ea0:	ldr	r5, [r0, #12]
   47ea4:	ldr	r3, [pc, #76]	; 47ef8 <__printf_chk@plt+0x36838>
   47ea8:	cmp	r5, #0
   47eac:	str	r3, [r0]
   47eb0:	beq	47ec4 <__printf_chk@plt+0x36804>
   47eb4:	mov	r0, r5
   47eb8:	bl	37b78 <__printf_chk@plt+0x264b8>
   47ebc:	mov	r0, r5
   47ec0:	bl	5135c <_ZdlPv@@Base>
   47ec4:	ldr	r5, [r4, #16]
   47ec8:	cmp	r5, #0
   47ecc:	beq	47ee0 <__printf_chk@plt+0x36820>
   47ed0:	mov	r0, r5
   47ed4:	bl	37b78 <__printf_chk@plt+0x264b8>
   47ed8:	mov	r0, r5
   47edc:	bl	5135c <_ZdlPv@@Base>
   47ee0:	mov	r0, r4
   47ee4:	pop	{r4, r5, r6, pc}
   47ee8:	mov	r0, r5
   47eec:	bl	5135c <_ZdlPv@@Base>
   47ef0:	bl	11498 <__cxa_end_cleanup@plt>
   47ef4:	b	47ee8 <__printf_chk@plt+0x36828>
   47ef8:	andeq	r9, r5, r8, lsr sp
   47efc:	push	{r4, r5, r6, lr}
   47f00:	mov	r4, r0
   47f04:	ldr	r5, [r0, #12]
   47f08:	ldr	r3, [pc, #76]	; 47f5c <__printf_chk@plt+0x3689c>
   47f0c:	cmp	r5, #0
   47f10:	str	r3, [r0]
   47f14:	beq	47f28 <__printf_chk@plt+0x36868>
   47f18:	mov	r0, r5
   47f1c:	bl	37b78 <__printf_chk@plt+0x264b8>
   47f20:	mov	r0, r5
   47f24:	bl	5135c <_ZdlPv@@Base>
   47f28:	ldr	r5, [r4, #16]
   47f2c:	cmp	r5, #0
   47f30:	beq	47f44 <__printf_chk@plt+0x36884>
   47f34:	mov	r0, r5
   47f38:	bl	37b78 <__printf_chk@plt+0x264b8>
   47f3c:	mov	r0, r5
   47f40:	bl	5135c <_ZdlPv@@Base>
   47f44:	mov	r0, r4
   47f48:	pop	{r4, r5, r6, pc}
   47f4c:	mov	r0, r5
   47f50:	bl	5135c <_ZdlPv@@Base>
   47f54:	bl	11498 <__cxa_end_cleanup@plt>
   47f58:	b	47f4c <__printf_chk@plt+0x3688c>
   47f5c:	andeq	r9, r5, r8, lsr sp
   47f60:	push	{r4, r5, r6, lr}
   47f64:	mov	r4, r0
   47f68:	ldr	r5, [r0, #12]
   47f6c:	ldr	r3, [pc, #76]	; 47fc0 <__printf_chk@plt+0x36900>
   47f70:	cmp	r5, #0
   47f74:	str	r3, [r0]
   47f78:	beq	47f8c <__printf_chk@plt+0x368cc>
   47f7c:	mov	r0, r5
   47f80:	bl	37b78 <__printf_chk@plt+0x264b8>
   47f84:	mov	r0, r5
   47f88:	bl	5135c <_ZdlPv@@Base>
   47f8c:	ldr	r5, [r4, #16]
   47f90:	cmp	r5, #0
   47f94:	beq	47fa8 <__printf_chk@plt+0x368e8>
   47f98:	mov	r0, r5
   47f9c:	bl	37b78 <__printf_chk@plt+0x264b8>
   47fa0:	mov	r0, r5
   47fa4:	bl	5135c <_ZdlPv@@Base>
   47fa8:	mov	r0, r4
   47fac:	pop	{r4, r5, r6, pc}
   47fb0:	mov	r0, r5
   47fb4:	bl	5135c <_ZdlPv@@Base>
   47fb8:	bl	11498 <__cxa_end_cleanup@plt>
   47fbc:	b	47fb0 <__printf_chk@plt+0x368f0>
   47fc0:	andeq	r9, r5, r8, lsr sp
   47fc4:	push	{r4, r5, r6, lr}
   47fc8:	mov	r4, r0
   47fcc:	ldr	r5, [r0, #12]
   47fd0:	ldr	r3, [pc, #76]	; 48024 <__printf_chk@plt+0x36964>
   47fd4:	cmp	r5, #0
   47fd8:	str	r3, [r0]
   47fdc:	beq	47ff0 <__printf_chk@plt+0x36930>
   47fe0:	mov	r0, r5
   47fe4:	bl	37b78 <__printf_chk@plt+0x264b8>
   47fe8:	mov	r0, r5
   47fec:	bl	5135c <_ZdlPv@@Base>
   47ff0:	ldr	r5, [r4, #16]
   47ff4:	cmp	r5, #0
   47ff8:	beq	4800c <__printf_chk@plt+0x3694c>
   47ffc:	mov	r0, r5
   48000:	bl	37b78 <__printf_chk@plt+0x264b8>
   48004:	mov	r0, r5
   48008:	bl	5135c <_ZdlPv@@Base>
   4800c:	mov	r0, r4
   48010:	pop	{r4, r5, r6, pc}
   48014:	mov	r0, r5
   48018:	bl	5135c <_ZdlPv@@Base>
   4801c:	bl	11498 <__cxa_end_cleanup@plt>
   48020:	b	48014 <__printf_chk@plt+0x36954>
   48024:	andeq	r9, r5, r8, lsr sp
   48028:	push	{r4, r5, r6, lr}
   4802c:	mov	r4, r0
   48030:	ldr	r5, [r0, #12]
   48034:	ldr	r3, [pc, #76]	; 48088 <__printf_chk@plt+0x369c8>
   48038:	cmp	r5, #0
   4803c:	str	r3, [r0]
   48040:	beq	48054 <__printf_chk@plt+0x36994>
   48044:	mov	r0, r5
   48048:	bl	37b78 <__printf_chk@plt+0x264b8>
   4804c:	mov	r0, r5
   48050:	bl	5135c <_ZdlPv@@Base>
   48054:	ldr	r5, [r4, #16]
   48058:	cmp	r5, #0
   4805c:	beq	48070 <__printf_chk@plt+0x369b0>
   48060:	mov	r0, r5
   48064:	bl	37b78 <__printf_chk@plt+0x264b8>
   48068:	mov	r0, r5
   4806c:	bl	5135c <_ZdlPv@@Base>
   48070:	mov	r0, r4
   48074:	pop	{r4, r5, r6, pc}
   48078:	mov	r0, r5
   4807c:	bl	5135c <_ZdlPv@@Base>
   48080:	bl	11498 <__cxa_end_cleanup@plt>
   48084:	b	48078 <__printf_chk@plt+0x369b8>
   48088:	andeq	r9, r5, r8, lsr sp
   4808c:	push	{r4, r5, r6, lr}
   48090:	mov	r4, r0
   48094:	ldr	r5, [r0, #12]
   48098:	ldr	r3, [pc, #76]	; 480ec <__printf_chk@plt+0x36a2c>
   4809c:	cmp	r5, #0
   480a0:	str	r3, [r0]
   480a4:	beq	480b8 <__printf_chk@plt+0x369f8>
   480a8:	mov	r0, r5
   480ac:	bl	37b78 <__printf_chk@plt+0x264b8>
   480b0:	mov	r0, r5
   480b4:	bl	5135c <_ZdlPv@@Base>
   480b8:	ldr	r5, [r4, #16]
   480bc:	cmp	r5, #0
   480c0:	beq	480d4 <__printf_chk@plt+0x36a14>
   480c4:	mov	r0, r5
   480c8:	bl	37b78 <__printf_chk@plt+0x264b8>
   480cc:	mov	r0, r5
   480d0:	bl	5135c <_ZdlPv@@Base>
   480d4:	mov	r0, r4
   480d8:	pop	{r4, r5, r6, pc}
   480dc:	mov	r0, r5
   480e0:	bl	5135c <_ZdlPv@@Base>
   480e4:	bl	11498 <__cxa_end_cleanup@plt>
   480e8:	b	480dc <__printf_chk@plt+0x36a1c>
   480ec:	andeq	r9, r5, r8, lsr sp
   480f0:	push	{r4, r5, r6, lr}
   480f4:	mov	r4, r0
   480f8:	ldr	r5, [r0, #12]
   480fc:	ldr	r3, [pc, #76]	; 48150 <__printf_chk@plt+0x36a90>
   48100:	cmp	r5, #0
   48104:	str	r3, [r0]
   48108:	beq	4811c <__printf_chk@plt+0x36a5c>
   4810c:	mov	r0, r5
   48110:	bl	37b78 <__printf_chk@plt+0x264b8>
   48114:	mov	r0, r5
   48118:	bl	5135c <_ZdlPv@@Base>
   4811c:	ldr	r5, [r4, #16]
   48120:	cmp	r5, #0
   48124:	beq	48138 <__printf_chk@plt+0x36a78>
   48128:	mov	r0, r5
   4812c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48130:	mov	r0, r5
   48134:	bl	5135c <_ZdlPv@@Base>
   48138:	mov	r0, r4
   4813c:	pop	{r4, r5, r6, pc}
   48140:	mov	r0, r5
   48144:	bl	5135c <_ZdlPv@@Base>
   48148:	bl	11498 <__cxa_end_cleanup@plt>
   4814c:	b	48140 <__printf_chk@plt+0x36a80>
   48150:	andeq	r9, r5, r8, lsr sp
   48154:	push	{r4, r5, r6, lr}
   48158:	mov	r4, r0
   4815c:	ldr	r5, [r0, #12]
   48160:	ldr	r3, [pc, #76]	; 481b4 <__printf_chk@plt+0x36af4>
   48164:	cmp	r5, #0
   48168:	str	r3, [r0]
   4816c:	beq	48180 <__printf_chk@plt+0x36ac0>
   48170:	mov	r0, r5
   48174:	bl	37b78 <__printf_chk@plt+0x264b8>
   48178:	mov	r0, r5
   4817c:	bl	5135c <_ZdlPv@@Base>
   48180:	ldr	r5, [r4, #16]
   48184:	cmp	r5, #0
   48188:	beq	4819c <__printf_chk@plt+0x36adc>
   4818c:	mov	r0, r5
   48190:	bl	37b78 <__printf_chk@plt+0x264b8>
   48194:	mov	r0, r5
   48198:	bl	5135c <_ZdlPv@@Base>
   4819c:	mov	r0, r4
   481a0:	pop	{r4, r5, r6, pc}
   481a4:	mov	r0, r5
   481a8:	bl	5135c <_ZdlPv@@Base>
   481ac:	bl	11498 <__cxa_end_cleanup@plt>
   481b0:	b	481a4 <__printf_chk@plt+0x36ae4>
   481b4:	andeq	r9, r5, r8, lsr sp
   481b8:	push	{r4, r5, r6, lr}
   481bc:	mov	r4, r0
   481c0:	ldr	r5, [r0, #12]
   481c4:	ldr	r3, [pc, #76]	; 48218 <__printf_chk@plt+0x36b58>
   481c8:	cmp	r5, #0
   481cc:	str	r3, [r0]
   481d0:	beq	481e4 <__printf_chk@plt+0x36b24>
   481d4:	mov	r0, r5
   481d8:	bl	37b78 <__printf_chk@plt+0x264b8>
   481dc:	mov	r0, r5
   481e0:	bl	5135c <_ZdlPv@@Base>
   481e4:	ldr	r5, [r4, #16]
   481e8:	cmp	r5, #0
   481ec:	beq	48200 <__printf_chk@plt+0x36b40>
   481f0:	mov	r0, r5
   481f4:	bl	37b78 <__printf_chk@plt+0x264b8>
   481f8:	mov	r0, r5
   481fc:	bl	5135c <_ZdlPv@@Base>
   48200:	mov	r0, r4
   48204:	pop	{r4, r5, r6, pc}
   48208:	mov	r0, r5
   4820c:	bl	5135c <_ZdlPv@@Base>
   48210:	bl	11498 <__cxa_end_cleanup@plt>
   48214:	b	48208 <__printf_chk@plt+0x36b48>
   48218:	andeq	r9, r5, r8, lsr sp
   4821c:	push	{r4, r5, r6, lr}
   48220:	mov	r4, r0
   48224:	ldr	r5, [r0, #12]
   48228:	ldr	r3, [pc, #76]	; 4827c <__printf_chk@plt+0x36bbc>
   4822c:	cmp	r5, #0
   48230:	str	r3, [r0]
   48234:	beq	48248 <__printf_chk@plt+0x36b88>
   48238:	mov	r0, r5
   4823c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48240:	mov	r0, r5
   48244:	bl	5135c <_ZdlPv@@Base>
   48248:	ldr	r5, [r4, #16]
   4824c:	cmp	r5, #0
   48250:	beq	48264 <__printf_chk@plt+0x36ba4>
   48254:	mov	r0, r5
   48258:	bl	37b78 <__printf_chk@plt+0x264b8>
   4825c:	mov	r0, r5
   48260:	bl	5135c <_ZdlPv@@Base>
   48264:	mov	r0, r4
   48268:	pop	{r4, r5, r6, pc}
   4826c:	mov	r0, r5
   48270:	bl	5135c <_ZdlPv@@Base>
   48274:	bl	11498 <__cxa_end_cleanup@plt>
   48278:	b	4826c <__printf_chk@plt+0x36bac>
   4827c:	andeq	r9, r5, r8, lsr sp
   48280:	push	{r4, r5, r6, lr}
   48284:	mov	r4, r0
   48288:	ldr	r5, [r0, #12]
   4828c:	ldr	r3, [pc, #76]	; 482e0 <__printf_chk@plt+0x36c20>
   48290:	cmp	r5, #0
   48294:	str	r3, [r0]
   48298:	beq	482ac <__printf_chk@plt+0x36bec>
   4829c:	mov	r0, r5
   482a0:	bl	37b78 <__printf_chk@plt+0x264b8>
   482a4:	mov	r0, r5
   482a8:	bl	5135c <_ZdlPv@@Base>
   482ac:	ldr	r5, [r4, #16]
   482b0:	cmp	r5, #0
   482b4:	beq	482c8 <__printf_chk@plt+0x36c08>
   482b8:	mov	r0, r5
   482bc:	bl	37b78 <__printf_chk@plt+0x264b8>
   482c0:	mov	r0, r5
   482c4:	bl	5135c <_ZdlPv@@Base>
   482c8:	mov	r0, r4
   482cc:	pop	{r4, r5, r6, pc}
   482d0:	mov	r0, r5
   482d4:	bl	5135c <_ZdlPv@@Base>
   482d8:	bl	11498 <__cxa_end_cleanup@plt>
   482dc:	b	482d0 <__printf_chk@plt+0x36c10>
   482e0:	andeq	r9, r5, r8, lsr sp
   482e4:	push	{r4, r5, r6, lr}
   482e8:	mov	r4, r0
   482ec:	ldr	r5, [r0, #12]
   482f0:	ldr	r3, [pc, #92]	; 48354 <__printf_chk@plt+0x36c94>
   482f4:	cmp	r5, #0
   482f8:	str	r3, [r0]
   482fc:	beq	48310 <__printf_chk@plt+0x36c50>
   48300:	mov	r0, r5
   48304:	bl	37b78 <__printf_chk@plt+0x264b8>
   48308:	mov	r0, r5
   4830c:	bl	5135c <_ZdlPv@@Base>
   48310:	ldr	r5, [r4, #16]
   48314:	cmp	r5, #0
   48318:	beq	4832c <__printf_chk@plt+0x36c6c>
   4831c:	mov	r0, r5
   48320:	bl	37b78 <__printf_chk@plt+0x264b8>
   48324:	mov	r0, r5
   48328:	bl	5135c <_ZdlPv@@Base>
   4832c:	mov	r0, r4
   48330:	bl	5135c <_ZdlPv@@Base>
   48334:	mov	r0, r4
   48338:	pop	{r4, r5, r6, pc}
   4833c:	mov	r0, r5
   48340:	bl	5135c <_ZdlPv@@Base>
   48344:	mov	r0, r4
   48348:	bl	5135c <_ZdlPv@@Base>
   4834c:	bl	11498 <__cxa_end_cleanup@plt>
   48350:	b	4833c <__printf_chk@plt+0x36c7c>
   48354:	andeq	r9, r5, r8, lsr sp
   48358:	push	{r4, r5, r6, lr}
   4835c:	mov	r4, r0
   48360:	ldr	r5, [r0, #12]
   48364:	ldr	r3, [pc, #92]	; 483c8 <__printf_chk@plt+0x36d08>
   48368:	cmp	r5, #0
   4836c:	str	r3, [r0]
   48370:	beq	48384 <__printf_chk@plt+0x36cc4>
   48374:	mov	r0, r5
   48378:	bl	37b78 <__printf_chk@plt+0x264b8>
   4837c:	mov	r0, r5
   48380:	bl	5135c <_ZdlPv@@Base>
   48384:	ldr	r5, [r4, #16]
   48388:	cmp	r5, #0
   4838c:	beq	483a0 <__printf_chk@plt+0x36ce0>
   48390:	mov	r0, r5
   48394:	bl	37b78 <__printf_chk@plt+0x264b8>
   48398:	mov	r0, r5
   4839c:	bl	5135c <_ZdlPv@@Base>
   483a0:	mov	r0, r4
   483a4:	bl	5135c <_ZdlPv@@Base>
   483a8:	mov	r0, r4
   483ac:	pop	{r4, r5, r6, pc}
   483b0:	mov	r0, r5
   483b4:	bl	5135c <_ZdlPv@@Base>
   483b8:	mov	r0, r4
   483bc:	bl	5135c <_ZdlPv@@Base>
   483c0:	bl	11498 <__cxa_end_cleanup@plt>
   483c4:	b	483b0 <__printf_chk@plt+0x36cf0>
   483c8:	andeq	r9, r5, r8, lsr sp
   483cc:	push	{r4, r5, r6, lr}
   483d0:	mov	r4, r0
   483d4:	ldr	r5, [r0, #12]
   483d8:	ldr	r3, [pc, #92]	; 4843c <__printf_chk@plt+0x36d7c>
   483dc:	cmp	r5, #0
   483e0:	str	r3, [r0]
   483e4:	beq	483f8 <__printf_chk@plt+0x36d38>
   483e8:	mov	r0, r5
   483ec:	bl	37b78 <__printf_chk@plt+0x264b8>
   483f0:	mov	r0, r5
   483f4:	bl	5135c <_ZdlPv@@Base>
   483f8:	ldr	r5, [r4, #16]
   483fc:	cmp	r5, #0
   48400:	beq	48414 <__printf_chk@plt+0x36d54>
   48404:	mov	r0, r5
   48408:	bl	37b78 <__printf_chk@plt+0x264b8>
   4840c:	mov	r0, r5
   48410:	bl	5135c <_ZdlPv@@Base>
   48414:	mov	r0, r4
   48418:	bl	5135c <_ZdlPv@@Base>
   4841c:	mov	r0, r4
   48420:	pop	{r4, r5, r6, pc}
   48424:	mov	r0, r5
   48428:	bl	5135c <_ZdlPv@@Base>
   4842c:	mov	r0, r4
   48430:	bl	5135c <_ZdlPv@@Base>
   48434:	bl	11498 <__cxa_end_cleanup@plt>
   48438:	b	48424 <__printf_chk@plt+0x36d64>
   4843c:	andeq	r9, r5, r8, lsr sp
   48440:	push	{r4, r5, r6, lr}
   48444:	mov	r4, r0
   48448:	ldr	r5, [r0, #12]
   4844c:	ldr	r3, [pc, #92]	; 484b0 <__printf_chk@plt+0x36df0>
   48450:	cmp	r5, #0
   48454:	str	r3, [r0]
   48458:	beq	4846c <__printf_chk@plt+0x36dac>
   4845c:	mov	r0, r5
   48460:	bl	37b78 <__printf_chk@plt+0x264b8>
   48464:	mov	r0, r5
   48468:	bl	5135c <_ZdlPv@@Base>
   4846c:	ldr	r5, [r4, #16]
   48470:	cmp	r5, #0
   48474:	beq	48488 <__printf_chk@plt+0x36dc8>
   48478:	mov	r0, r5
   4847c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48480:	mov	r0, r5
   48484:	bl	5135c <_ZdlPv@@Base>
   48488:	mov	r0, r4
   4848c:	bl	5135c <_ZdlPv@@Base>
   48490:	mov	r0, r4
   48494:	pop	{r4, r5, r6, pc}
   48498:	mov	r0, r5
   4849c:	bl	5135c <_ZdlPv@@Base>
   484a0:	mov	r0, r4
   484a4:	bl	5135c <_ZdlPv@@Base>
   484a8:	bl	11498 <__cxa_end_cleanup@plt>
   484ac:	b	48498 <__printf_chk@plt+0x36dd8>
   484b0:	andeq	r9, r5, r8, lsr sp
   484b4:	push	{r4, r5, r6, lr}
   484b8:	mov	r4, r0
   484bc:	ldr	r5, [r0, #12]
   484c0:	ldr	r3, [pc, #92]	; 48524 <__printf_chk@plt+0x36e64>
   484c4:	cmp	r5, #0
   484c8:	str	r3, [r0]
   484cc:	beq	484e0 <__printf_chk@plt+0x36e20>
   484d0:	mov	r0, r5
   484d4:	bl	37b78 <__printf_chk@plt+0x264b8>
   484d8:	mov	r0, r5
   484dc:	bl	5135c <_ZdlPv@@Base>
   484e0:	ldr	r5, [r4, #16]
   484e4:	cmp	r5, #0
   484e8:	beq	484fc <__printf_chk@plt+0x36e3c>
   484ec:	mov	r0, r5
   484f0:	bl	37b78 <__printf_chk@plt+0x264b8>
   484f4:	mov	r0, r5
   484f8:	bl	5135c <_ZdlPv@@Base>
   484fc:	mov	r0, r4
   48500:	bl	5135c <_ZdlPv@@Base>
   48504:	mov	r0, r4
   48508:	pop	{r4, r5, r6, pc}
   4850c:	mov	r0, r5
   48510:	bl	5135c <_ZdlPv@@Base>
   48514:	mov	r0, r4
   48518:	bl	5135c <_ZdlPv@@Base>
   4851c:	bl	11498 <__cxa_end_cleanup@plt>
   48520:	b	4850c <__printf_chk@plt+0x36e4c>
   48524:	andeq	r9, r5, r8, lsr sp
   48528:	push	{r4, r5, r6, lr}
   4852c:	mov	r4, r0
   48530:	ldr	r5, [r0, #12]
   48534:	ldr	r3, [pc, #92]	; 48598 <__printf_chk@plt+0x36ed8>
   48538:	cmp	r5, #0
   4853c:	str	r3, [r0]
   48540:	beq	48554 <__printf_chk@plt+0x36e94>
   48544:	mov	r0, r5
   48548:	bl	37b78 <__printf_chk@plt+0x264b8>
   4854c:	mov	r0, r5
   48550:	bl	5135c <_ZdlPv@@Base>
   48554:	ldr	r5, [r4, #16]
   48558:	cmp	r5, #0
   4855c:	beq	48570 <__printf_chk@plt+0x36eb0>
   48560:	mov	r0, r5
   48564:	bl	37b78 <__printf_chk@plt+0x264b8>
   48568:	mov	r0, r5
   4856c:	bl	5135c <_ZdlPv@@Base>
   48570:	mov	r0, r4
   48574:	bl	5135c <_ZdlPv@@Base>
   48578:	mov	r0, r4
   4857c:	pop	{r4, r5, r6, pc}
   48580:	mov	r0, r5
   48584:	bl	5135c <_ZdlPv@@Base>
   48588:	mov	r0, r4
   4858c:	bl	5135c <_ZdlPv@@Base>
   48590:	bl	11498 <__cxa_end_cleanup@plt>
   48594:	b	48580 <__printf_chk@plt+0x36ec0>
   48598:	andeq	r9, r5, r8, lsr sp
   4859c:	push	{r4, r5, r6, lr}
   485a0:	mov	r4, r0
   485a4:	ldr	r5, [r0, #12]
   485a8:	ldr	r3, [pc, #92]	; 4860c <__printf_chk@plt+0x36f4c>
   485ac:	cmp	r5, #0
   485b0:	str	r3, [r0]
   485b4:	beq	485c8 <__printf_chk@plt+0x36f08>
   485b8:	mov	r0, r5
   485bc:	bl	37b78 <__printf_chk@plt+0x264b8>
   485c0:	mov	r0, r5
   485c4:	bl	5135c <_ZdlPv@@Base>
   485c8:	ldr	r5, [r4, #16]
   485cc:	cmp	r5, #0
   485d0:	beq	485e4 <__printf_chk@plt+0x36f24>
   485d4:	mov	r0, r5
   485d8:	bl	37b78 <__printf_chk@plt+0x264b8>
   485dc:	mov	r0, r5
   485e0:	bl	5135c <_ZdlPv@@Base>
   485e4:	mov	r0, r4
   485e8:	bl	5135c <_ZdlPv@@Base>
   485ec:	mov	r0, r4
   485f0:	pop	{r4, r5, r6, pc}
   485f4:	mov	r0, r5
   485f8:	bl	5135c <_ZdlPv@@Base>
   485fc:	mov	r0, r4
   48600:	bl	5135c <_ZdlPv@@Base>
   48604:	bl	11498 <__cxa_end_cleanup@plt>
   48608:	b	485f4 <__printf_chk@plt+0x36f34>
   4860c:	andeq	r9, r5, r8, lsr sp
   48610:	push	{r4, r5, r6, lr}
   48614:	mov	r4, r0
   48618:	ldr	r5, [r0, #12]
   4861c:	ldr	r3, [pc, #92]	; 48680 <__printf_chk@plt+0x36fc0>
   48620:	cmp	r5, #0
   48624:	str	r3, [r0]
   48628:	beq	4863c <__printf_chk@plt+0x36f7c>
   4862c:	mov	r0, r5
   48630:	bl	37b78 <__printf_chk@plt+0x264b8>
   48634:	mov	r0, r5
   48638:	bl	5135c <_ZdlPv@@Base>
   4863c:	ldr	r5, [r4, #16]
   48640:	cmp	r5, #0
   48644:	beq	48658 <__printf_chk@plt+0x36f98>
   48648:	mov	r0, r5
   4864c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48650:	mov	r0, r5
   48654:	bl	5135c <_ZdlPv@@Base>
   48658:	mov	r0, r4
   4865c:	bl	5135c <_ZdlPv@@Base>
   48660:	mov	r0, r4
   48664:	pop	{r4, r5, r6, pc}
   48668:	mov	r0, r5
   4866c:	bl	5135c <_ZdlPv@@Base>
   48670:	mov	r0, r4
   48674:	bl	5135c <_ZdlPv@@Base>
   48678:	bl	11498 <__cxa_end_cleanup@plt>
   4867c:	b	48668 <__printf_chk@plt+0x36fa8>
   48680:	andeq	r9, r5, r8, lsr sp
   48684:	push	{r4, r5, r6, lr}
   48688:	mov	r4, r0
   4868c:	ldr	r5, [r0, #12]
   48690:	ldr	r3, [pc, #92]	; 486f4 <__printf_chk@plt+0x37034>
   48694:	cmp	r5, #0
   48698:	str	r3, [r0]
   4869c:	beq	486b0 <__printf_chk@plt+0x36ff0>
   486a0:	mov	r0, r5
   486a4:	bl	37b78 <__printf_chk@plt+0x264b8>
   486a8:	mov	r0, r5
   486ac:	bl	5135c <_ZdlPv@@Base>
   486b0:	ldr	r5, [r4, #16]
   486b4:	cmp	r5, #0
   486b8:	beq	486cc <__printf_chk@plt+0x3700c>
   486bc:	mov	r0, r5
   486c0:	bl	37b78 <__printf_chk@plt+0x264b8>
   486c4:	mov	r0, r5
   486c8:	bl	5135c <_ZdlPv@@Base>
   486cc:	mov	r0, r4
   486d0:	bl	5135c <_ZdlPv@@Base>
   486d4:	mov	r0, r4
   486d8:	pop	{r4, r5, r6, pc}
   486dc:	mov	r0, r5
   486e0:	bl	5135c <_ZdlPv@@Base>
   486e4:	mov	r0, r4
   486e8:	bl	5135c <_ZdlPv@@Base>
   486ec:	bl	11498 <__cxa_end_cleanup@plt>
   486f0:	b	486dc <__printf_chk@plt+0x3701c>
   486f4:	andeq	r9, r5, r8, lsr sp
   486f8:	push	{r4, r5, r6, lr}
   486fc:	mov	r4, r0
   48700:	ldr	r5, [r0, #12]
   48704:	ldr	r3, [pc, #92]	; 48768 <__printf_chk@plt+0x370a8>
   48708:	cmp	r5, #0
   4870c:	str	r3, [r0]
   48710:	beq	48724 <__printf_chk@plt+0x37064>
   48714:	mov	r0, r5
   48718:	bl	37b78 <__printf_chk@plt+0x264b8>
   4871c:	mov	r0, r5
   48720:	bl	5135c <_ZdlPv@@Base>
   48724:	ldr	r5, [r4, #16]
   48728:	cmp	r5, #0
   4872c:	beq	48740 <__printf_chk@plt+0x37080>
   48730:	mov	r0, r5
   48734:	bl	37b78 <__printf_chk@plt+0x264b8>
   48738:	mov	r0, r5
   4873c:	bl	5135c <_ZdlPv@@Base>
   48740:	mov	r0, r4
   48744:	bl	5135c <_ZdlPv@@Base>
   48748:	mov	r0, r4
   4874c:	pop	{r4, r5, r6, pc}
   48750:	mov	r0, r5
   48754:	bl	5135c <_ZdlPv@@Base>
   48758:	mov	r0, r4
   4875c:	bl	5135c <_ZdlPv@@Base>
   48760:	bl	11498 <__cxa_end_cleanup@plt>
   48764:	b	48750 <__printf_chk@plt+0x37090>
   48768:	andeq	r9, r5, r8, lsr sp
   4876c:	push	{r4, r5, r6, lr}
   48770:	mov	r4, r0
   48774:	ldr	r5, [r0, #12]
   48778:	ldr	r3, [pc, #92]	; 487dc <__printf_chk@plt+0x3711c>
   4877c:	cmp	r5, #0
   48780:	str	r3, [r0]
   48784:	beq	48798 <__printf_chk@plt+0x370d8>
   48788:	mov	r0, r5
   4878c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48790:	mov	r0, r5
   48794:	bl	5135c <_ZdlPv@@Base>
   48798:	ldr	r5, [r4, #16]
   4879c:	cmp	r5, #0
   487a0:	beq	487b4 <__printf_chk@plt+0x370f4>
   487a4:	mov	r0, r5
   487a8:	bl	37b78 <__printf_chk@plt+0x264b8>
   487ac:	mov	r0, r5
   487b0:	bl	5135c <_ZdlPv@@Base>
   487b4:	mov	r0, r4
   487b8:	bl	5135c <_ZdlPv@@Base>
   487bc:	mov	r0, r4
   487c0:	pop	{r4, r5, r6, pc}
   487c4:	mov	r0, r5
   487c8:	bl	5135c <_ZdlPv@@Base>
   487cc:	mov	r0, r4
   487d0:	bl	5135c <_ZdlPv@@Base>
   487d4:	bl	11498 <__cxa_end_cleanup@plt>
   487d8:	b	487c4 <__printf_chk@plt+0x37104>
   487dc:	andeq	r9, r5, r8, lsr sp
   487e0:	push	{r4, r5, r6, lr}
   487e4:	mov	r4, r0
   487e8:	ldr	r5, [r0, #12]
   487ec:	ldr	r3, [pc, #92]	; 48850 <__printf_chk@plt+0x37190>
   487f0:	cmp	r5, #0
   487f4:	str	r3, [r0]
   487f8:	beq	4880c <__printf_chk@plt+0x3714c>
   487fc:	mov	r0, r5
   48800:	bl	37b78 <__printf_chk@plt+0x264b8>
   48804:	mov	r0, r5
   48808:	bl	5135c <_ZdlPv@@Base>
   4880c:	ldr	r5, [r4, #16]
   48810:	cmp	r5, #0
   48814:	beq	48828 <__printf_chk@plt+0x37168>
   48818:	mov	r0, r5
   4881c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48820:	mov	r0, r5
   48824:	bl	5135c <_ZdlPv@@Base>
   48828:	mov	r0, r4
   4882c:	bl	5135c <_ZdlPv@@Base>
   48830:	mov	r0, r4
   48834:	pop	{r4, r5, r6, pc}
   48838:	mov	r0, r5
   4883c:	bl	5135c <_ZdlPv@@Base>
   48840:	mov	r0, r4
   48844:	bl	5135c <_ZdlPv@@Base>
   48848:	bl	11498 <__cxa_end_cleanup@plt>
   4884c:	b	48838 <__printf_chk@plt+0x37178>
   48850:	andeq	r9, r5, r8, lsr sp
   48854:	ldr	r3, [pc, #20]	; 48870 <__printf_chk@plt+0x371b0>
   48858:	push	{r4, lr}
   4885c:	mov	r4, r0
   48860:	str	r3, [r0]
   48864:	bl	3e18c <__printf_chk@plt+0x2cacc>
   48868:	mov	r0, r4
   4886c:	pop	{r4, pc}
   48870:	andeq	sl, r5, r8, lsl r2
   48874:	ldr	r3, [pc, #40]	; 488a4 <__printf_chk@plt+0x371e4>
   48878:	push	{r4, lr}
   4887c:	mov	r4, r0
   48880:	str	r3, [r0]
   48884:	bl	3e18c <__printf_chk@plt+0x2cacc>
   48888:	mov	r0, r4
   4888c:	bl	5135c <_ZdlPv@@Base>
   48890:	mov	r0, r4
   48894:	pop	{r4, pc}
   48898:	mov	r0, r4
   4889c:	bl	5135c <_ZdlPv@@Base>
   488a0:	bl	11498 <__cxa_end_cleanup@plt>
   488a4:	andeq	sl, r5, r8, lsl r2
   488a8:	ldr	r3, [pc, #112]	; 48920 <__printf_chk@plt+0x37260>
   488ac:	push	{r4, r5, r6, lr}
   488b0:	mov	r4, r0
   488b4:	str	r3, [r0], #28
   488b8:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   488bc:	ldr	r5, [r4, #12]
   488c0:	ldr	r3, [pc, #92]	; 48924 <__printf_chk@plt+0x37264>
   488c4:	cmp	r5, #0
   488c8:	str	r3, [r4]
   488cc:	beq	488e0 <__printf_chk@plt+0x37220>
   488d0:	mov	r0, r5
   488d4:	bl	37b78 <__printf_chk@plt+0x264b8>
   488d8:	mov	r0, r5
   488dc:	bl	5135c <_ZdlPv@@Base>
   488e0:	ldr	r5, [r4, #16]
   488e4:	cmp	r5, #0
   488e8:	beq	488fc <__printf_chk@plt+0x3723c>
   488ec:	mov	r0, r5
   488f0:	bl	37b78 <__printf_chk@plt+0x264b8>
   488f4:	mov	r0, r5
   488f8:	bl	5135c <_ZdlPv@@Base>
   488fc:	mov	r0, r4
   48900:	pop	{r4, r5, r6, pc}
   48904:	mov	r0, r4
   48908:	bl	36fe0 <__printf_chk@plt+0x25920>
   4890c:	bl	11498 <__cxa_end_cleanup@plt>
   48910:	mov	r0, r5
   48914:	bl	5135c <_ZdlPv@@Base>
   48918:	bl	11498 <__cxa_end_cleanup@plt>
   4891c:	b	48910 <__printf_chk@plt+0x37250>
   48920:	andeq	sl, r5, r8, asr #28
   48924:	andeq	r9, r5, r8, lsr sp
   48928:	ldr	r3, [pc, #128]	; 489b0 <__printf_chk@plt+0x372f0>
   4892c:	push	{r4, r5, r6, lr}
   48930:	mov	r4, r0
   48934:	str	r3, [r0], #28
   48938:	bl	51fd0 <_ZdlPv@@Base+0xc74>
   4893c:	ldr	r5, [r4, #12]
   48940:	ldr	r3, [pc, #108]	; 489b4 <__printf_chk@plt+0x372f4>
   48944:	cmp	r5, #0
   48948:	str	r3, [r4]
   4894c:	beq	48960 <__printf_chk@plt+0x372a0>
   48950:	mov	r0, r5
   48954:	bl	37b78 <__printf_chk@plt+0x264b8>
   48958:	mov	r0, r5
   4895c:	bl	5135c <_ZdlPv@@Base>
   48960:	ldr	r5, [r4, #16]
   48964:	cmp	r5, #0
   48968:	beq	4897c <__printf_chk@plt+0x372bc>
   4896c:	mov	r0, r5
   48970:	bl	37b78 <__printf_chk@plt+0x264b8>
   48974:	mov	r0, r5
   48978:	bl	5135c <_ZdlPv@@Base>
   4897c:	mov	r0, r4
   48980:	bl	5135c <_ZdlPv@@Base>
   48984:	mov	r0, r4
   48988:	pop	{r4, r5, r6, pc}
   4898c:	mov	r0, r4
   48990:	bl	36fe0 <__printf_chk@plt+0x25920>
   48994:	mov	r0, r4
   48998:	bl	5135c <_ZdlPv@@Base>
   4899c:	bl	11498 <__cxa_end_cleanup@plt>
   489a0:	mov	r0, r5
   489a4:	bl	5135c <_ZdlPv@@Base>
   489a8:	b	48994 <__printf_chk@plt+0x372d4>
   489ac:	b	489a0 <__printf_chk@plt+0x372e0>
   489b0:	andeq	sl, r5, r8, asr #28
   489b4:	andeq	r9, r5, r8, lsr sp
   489b8:	ldr	r3, [pc, #20]	; 489d4 <__printf_chk@plt+0x37314>
   489bc:	push	{r4, lr}
   489c0:	mov	r4, r0
   489c4:	str	r3, [r0]
   489c8:	bl	42560 <__printf_chk@plt+0x30ea0>
   489cc:	mov	r0, r4
   489d0:	pop	{r4, pc}
   489d4:	andeq	fp, r5, r8, ror #4
   489d8:	ldr	r3, [pc, #40]	; 48a08 <__printf_chk@plt+0x37348>
   489dc:	push	{r4, lr}
   489e0:	mov	r4, r0
   489e4:	str	r3, [r0]
   489e8:	bl	42560 <__printf_chk@plt+0x30ea0>
   489ec:	mov	r0, r4
   489f0:	bl	5135c <_ZdlPv@@Base>
   489f4:	mov	r0, r4
   489f8:	pop	{r4, pc}
   489fc:	mov	r0, r4
   48a00:	bl	5135c <_ZdlPv@@Base>
   48a04:	bl	11498 <__cxa_end_cleanup@plt>
   48a08:	andeq	fp, r5, r8, ror #4
   48a0c:	ldr	r3, [pc, #20]	; 48a28 <__printf_chk@plt+0x37368>
   48a10:	push	{r4, lr}
   48a14:	mov	r4, r0
   48a18:	str	r3, [r0]
   48a1c:	bl	42560 <__printf_chk@plt+0x30ea0>
   48a20:	mov	r0, r4
   48a24:	pop	{r4, pc}
   48a28:			; <UNDEFINED> instruction: 0x0005b2bc
   48a2c:	ldr	r3, [pc, #40]	; 48a5c <__printf_chk@plt+0x3739c>
   48a30:	push	{r4, lr}
   48a34:	mov	r4, r0
   48a38:	str	r3, [r0]
   48a3c:	bl	42560 <__printf_chk@plt+0x30ea0>
   48a40:	mov	r0, r4
   48a44:	bl	5135c <_ZdlPv@@Base>
   48a48:	mov	r0, r4
   48a4c:	pop	{r4, pc}
   48a50:	mov	r0, r4
   48a54:	bl	5135c <_ZdlPv@@Base>
   48a58:	bl	11498 <__cxa_end_cleanup@plt>
   48a5c:			; <UNDEFINED> instruction: 0x0005b2bc
   48a60:	ldr	r3, [pc, #112]	; 48ad8 <__printf_chk@plt+0x37418>
   48a64:	push	{r4, r5, r6, lr}
   48a68:	mov	r4, r0
   48a6c:	str	r3, [r0], #28
   48a70:	bl	22138 <__printf_chk@plt+0x10a78>
   48a74:	ldr	r5, [r4, #12]
   48a78:	ldr	r3, [pc, #92]	; 48adc <__printf_chk@plt+0x3741c>
   48a7c:	cmp	r5, #0
   48a80:	str	r3, [r4]
   48a84:	beq	48a98 <__printf_chk@plt+0x373d8>
   48a88:	mov	r0, r5
   48a8c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48a90:	mov	r0, r5
   48a94:	bl	5135c <_ZdlPv@@Base>
   48a98:	ldr	r5, [r4, #16]
   48a9c:	cmp	r5, #0
   48aa0:	beq	48ab4 <__printf_chk@plt+0x373f4>
   48aa4:	mov	r0, r5
   48aa8:	bl	37b78 <__printf_chk@plt+0x264b8>
   48aac:	mov	r0, r5
   48ab0:	bl	5135c <_ZdlPv@@Base>
   48ab4:	mov	r0, r4
   48ab8:	pop	{r4, r5, r6, pc}
   48abc:	mov	r0, r4
   48ac0:	bl	36fe0 <__printf_chk@plt+0x25920>
   48ac4:	bl	11498 <__cxa_end_cleanup@plt>
   48ac8:	mov	r0, r5
   48acc:	bl	5135c <_ZdlPv@@Base>
   48ad0:	bl	11498 <__cxa_end_cleanup@plt>
   48ad4:	b	48ac8 <__printf_chk@plt+0x37408>
   48ad8:	andeq	fp, r5, r0, lsl r3
   48adc:	andeq	r9, r5, r8, lsr sp
   48ae0:	ldr	r3, [pc, #128]	; 48b68 <__printf_chk@plt+0x374a8>
   48ae4:	push	{r4, r5, r6, lr}
   48ae8:	mov	r4, r0
   48aec:	str	r3, [r0], #28
   48af0:	bl	22138 <__printf_chk@plt+0x10a78>
   48af4:	ldr	r5, [r4, #12]
   48af8:	ldr	r3, [pc, #108]	; 48b6c <__printf_chk@plt+0x374ac>
   48afc:	cmp	r5, #0
   48b00:	str	r3, [r4]
   48b04:	beq	48b18 <__printf_chk@plt+0x37458>
   48b08:	mov	r0, r5
   48b0c:	bl	37b78 <__printf_chk@plt+0x264b8>
   48b10:	mov	r0, r5
   48b14:	bl	5135c <_ZdlPv@@Base>
   48b18:	ldr	r5, [r4, #16]
   48b1c:	cmp	r5, #0
   48b20:	beq	48b34 <__printf_chk@plt+0x37474>
   48b24:	mov	r0, r5
   48b28:	bl	37b78 <__printf_chk@plt+0x264b8>
   48b2c:	mov	r0, r5
   48b30:	bl	5135c <_ZdlPv@@Base>
   48b34:	mov	r0, r4
   48b38:	bl	5135c <_ZdlPv@@Base>
   48b3c:	mov	r0, r4
   48b40:	pop	{r4, r5, r6, pc}
   48b44:	mov	r0, r4
   48b48:	bl	36fe0 <__printf_chk@plt+0x25920>
   48b4c:	mov	r0, r4
   48b50:	bl	5135c <_ZdlPv@@Base>
   48b54:	bl	11498 <__cxa_end_cleanup@plt>
   48b58:	mov	r0, r5
   48b5c:	bl	5135c <_ZdlPv@@Base>
   48b60:	b	48b4c <__printf_chk@plt+0x3748c>
   48b64:	b	48b58 <__printf_chk@plt+0x37498>
   48b68:	andeq	fp, r5, r0, lsl r3
   48b6c:	andeq	r9, r5, r8, lsr sp
   48b70:	push	{r4, r5, lr}
   48b74:	sub	sp, sp, #12
   48b78:	ldr	r4, [pc, #172]	; 48c2c <__printf_chk@plt+0x3756c>
   48b7c:	ldr	r3, [r4, #20]
   48b80:	cmp	r3, #19
   48b84:	bne	48ba0 <__printf_chk@plt+0x374e0>
   48b88:	mov	r5, r4
   48b8c:	mov	r0, r5
   48b90:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   48b94:	ldr	r3, [r4, #20]
   48b98:	cmp	r3, #19
   48b9c:	beq	48b8c <__printf_chk@plt+0x374cc>
   48ba0:	cmp	r3, #13
   48ba4:	beq	48bc4 <__printf_chk@plt+0x37504>
   48ba8:	cmp	r3, #25
   48bac:	beq	48be8 <__printf_chk@plt+0x37528>
   48bb0:	cmp	r3, #18
   48bb4:	movne	r0, #1
   48bb8:	beq	48c0c <__printf_chk@plt+0x3754c>
   48bbc:	add	sp, sp, #12
   48bc0:	pop	{r4, r5, pc}
   48bc4:	ldr	r3, [pc, #100]	; 48c30 <__printf_chk@plt+0x37570>
   48bc8:	ldr	r1, [pc, #100]	; 48c34 <__printf_chk@plt+0x37574>
   48bcc:	str	r3, [sp]
   48bd0:	mov	r2, r3
   48bd4:	mov	r0, #8192	; 0x2000
   48bd8:	bl	29f74 <__printf_chk@plt+0x188b4>
   48bdc:	mov	r0, #0
   48be0:	add	sp, sp, #12
   48be4:	pop	{r4, r5, pc}
   48be8:	ldr	r3, [pc, #64]	; 48c30 <__printf_chk@plt+0x37570>
   48bec:	ldr	r1, [pc, #68]	; 48c38 <__printf_chk@plt+0x37578>
   48bf0:	str	r3, [sp]
   48bf4:	mov	r2, r3
   48bf8:	mov	r0, #2048	; 0x800
   48bfc:	bl	29f74 <__printf_chk@plt+0x188b4>
   48c00:	mov	r0, #0
   48c04:	add	sp, sp, #12
   48c08:	pop	{r4, r5, pc}
   48c0c:	ldr	r3, [pc, #28]	; 48c30 <__printf_chk@plt+0x37570>
   48c10:	ldr	r1, [pc, #36]	; 48c3c <__printf_chk@plt+0x3757c>
   48c14:	str	r3, [sp]
   48c18:	mov	r2, r3
   48c1c:	mov	r0, #4096	; 0x1000
   48c20:	bl	29f74 <__printf_chk@plt+0x188b4>
   48c24:	mov	r0, #0
   48c28:	b	48bbc <__printf_chk@plt+0x374fc>
   48c2c:	andeq	r2, r8, r8, lsr #26
   48c30:	andeq	r6, r8, r0, lsr #15
   48c34:	ldrdeq	fp, [r5], -r4
   48c38:	andeq	fp, r5, r4, ror #31
   48c3c:	andeq	ip, r5, r8
   48c40:	push	{r4, r5, lr}
   48c44:	sub	sp, sp, #12
   48c48:	cmp	r1, #0
   48c4c:	cmpge	r2, #0
   48c50:	mov	r4, r1
   48c54:	mov	r5, r0
   48c58:	str	r2, [sp, #4]
   48c5c:	ble	48d0c <__printf_chk@plt+0x3764c>
   48c60:	cmp	r4, #0
   48c64:	streq	r4, [sp, #4]
   48c68:	beq	48cd0 <__printf_chk@plt+0x37610>
   48c6c:	cmp	r5, #0
   48c70:	mov	r1, r4
   48c74:	blt	48cdc <__printf_chk@plt+0x3761c>
   48c78:	mvn	r0, #-2147483648	; 0x80000000
   48c7c:	bl	11558 <__aeabi_idiv@plt>
   48c80:	cmp	r0, r5
   48c84:	bge	48cf0 <__printf_chk@plt+0x37630>
   48c88:	vmov	s15, r5
   48c8c:	vldr	s11, [sp, #4]
   48c90:	vldr	d4, [pc, #200]	; 48d60 <__printf_chk@plt+0x376a0>
   48c94:	vcvt.f64.s32	d6, s15
   48c98:	vmov	s15, r4
   48c9c:	vcvt.f64.s32	d5, s11
   48ca0:	vcvt.f64.s32	d7, s15
   48ca4:	vmul.f64	d7, d6, d7
   48ca8:	vdiv.f64	d6, d7, d5
   48cac:	vcmpe.f64	d6, d4
   48cb0:	vmrs	APSR_nzcv, fpscr
   48cb4:	bgt	48d1c <__printf_chk@plt+0x3765c>
   48cb8:	vldr	d7, [pc, #168]	; 48d68 <__printf_chk@plt+0x376a8>
   48cbc:	vcmpe.f64	d6, d7
   48cc0:	vmrs	APSR_nzcv, fpscr
   48cc4:	vcvtpl.s32.f64	s15, d6
   48cc8:	vstrpl	s15, [sp, #4]
   48ccc:	bmi	48d3c <__printf_chk@plt+0x3767c>
   48cd0:	ldr	r0, [sp, #4]
   48cd4:	add	sp, sp, #12
   48cd8:	pop	{r4, r5, pc}
   48cdc:	mov	r0, #-2147483648	; 0x80000000
   48ce0:	bl	11540 <__aeabi_uidiv@plt>
   48ce4:	rsb	r3, r5, #0
   48ce8:	cmp	r3, r0
   48cec:	bhi	48c88 <__printf_chk@plt+0x375c8>
   48cf0:	ldr	r1, [sp, #4]
   48cf4:	mul	r0, r5, r4
   48cf8:	bl	11558 <__aeabi_idiv@plt>
   48cfc:	str	r0, [sp, #4]
   48d00:	ldr	r0, [sp, #4]
   48d04:	add	sp, sp, #12
   48d08:	pop	{r4, r5, pc}
   48d0c:	ldr	r1, [pc, #92]	; 48d70 <__printf_chk@plt+0x376b0>
   48d10:	ldr	r0, [pc, #92]	; 48d74 <__printf_chk@plt+0x376b4>
   48d14:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   48d18:	b	48c60 <__printf_chk@plt+0x375a0>
   48d1c:	ldr	r3, [pc, #84]	; 48d78 <__printf_chk@plt+0x376b8>
   48d20:	ldr	r0, [pc, #84]	; 48d7c <__printf_chk@plt+0x376bc>
   48d24:	mov	r2, r3
   48d28:	mov	r1, r3
   48d2c:	bl	29fe4 <__printf_chk@plt+0x18924>
   48d30:	mvn	r3, #-2147483648	; 0x80000000
   48d34:	str	r3, [sp, #4]
   48d38:	b	48cd0 <__printf_chk@plt+0x37610>
   48d3c:	ldr	r3, [pc, #52]	; 48d78 <__printf_chk@plt+0x376b8>
   48d40:	ldr	r0, [pc, #52]	; 48d7c <__printf_chk@plt+0x376bc>
   48d44:	mov	r2, r3
   48d48:	mov	r1, r3
   48d4c:	bl	29fe4 <__printf_chk@plt+0x18924>
   48d50:	mov	r3, #-2147483648	; 0x80000000
   48d54:	str	r3, [sp, #4]
   48d58:	b	48cd0 <__printf_chk@plt+0x37610>
   48d5c:	nop			; (mov r0, r0)
   48d60:			; <UNDEFINED> instruction: 0xffc00000
   48d64:	ldrshmi	pc, [pc, #255]	; 48e6b <__printf_chk@plt+0x377ab>	; <UNPREDICTABLE>
   48d68:	andeq	r0, r0, r0
   48d6c:	mvngt	r0, r0
   48d70:	andeq	ip, r5, r4, lsr #32
   48d74:	andeq	r0, r0, sp, lsl #5
   48d78:	andeq	r6, r8, r0, lsr #15
   48d7c:	andeq	ip, r5, r4, asr #32
   48d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48d84:	mov	r9, r3
   48d88:	ldr	r6, [pc, #3016]	; 49958 <__printf_chk@plt+0x38298>
   48d8c:	ldr	r4, [pc, #3016]	; 4995c <__printf_chk@plt+0x3829c>
   48d90:	sub	sp, sp, #44	; 0x2c
   48d94:	ldr	r3, [r6]
   48d98:	mov	r7, r0
   48d9c:	mov	r8, r1
   48da0:	mov	sl, r2
   48da4:	mov	fp, r4
   48da8:	mov	r5, #0
   48dac:	str	r3, [sp, #36]	; 0x24
   48db0:	cmp	sl, #0
   48db4:	ldr	r0, [r4, #20]
   48db8:	beq	48dc4 <__printf_chk@plt+0x37704>
   48dbc:	cmp	r0, #19
   48dc0:	beq	48e3c <__printf_chk@plt+0x3777c>
   48dc4:	cmp	r0, #2
   48dc8:	beq	48e18 <__printf_chk@plt+0x37758>
   48dcc:	ldr	r0, [pc, #2952]	; 4995c <__printf_chk@plt+0x3829c>
   48dd0:	bl	23bfc <__printf_chk@plt+0x1253c>
   48dd4:	mov	r5, #0
   48dd8:	mov	r1, r0
   48ddc:	add	r0, sp, #16
   48de0:	bl	4c730 <__printf_chk@plt+0x3b070>
   48de4:	ldr	r3, [pc, #2932]	; 49960 <__printf_chk@plt+0x382a0>
   48de8:	add	r2, sp, #16
   48dec:	str	r3, [sp]
   48df0:	ldr	r1, [pc, #2924]	; 49964 <__printf_chk@plt+0x382a4>
   48df4:	mov	r0, #2
   48df8:	bl	29f74 <__printf_chk@plt+0x188b4>
   48dfc:	ldr	r2, [sp, #36]	; 0x24
   48e00:	ldr	r3, [r6]
   48e04:	mov	r0, r5
   48e08:	cmp	r2, r3
   48e0c:	bne	49954 <__printf_chk@plt+0x38294>
   48e10:	add	sp, sp, #44	; 0x2c
   48e14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48e18:	ldrb	r1, [r4, #8]
   48e1c:	cmp	r1, #43	; 0x2b
   48e20:	beq	48e3c <__printf_chk@plt+0x3777c>
   48e24:	cmp	r1, #45	; 0x2d
   48e28:	bne	48e48 <__printf_chk@plt+0x37788>
   48e2c:	mov	r0, fp
   48e30:	eor	r5, r5, #1
   48e34:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   48e38:	b	48db0 <__printf_chk@plt+0x376f0>
   48e3c:	mov	r0, fp
   48e40:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   48e44:	b	48db0 <__printf_chk@plt+0x376f0>
   48e48:	sub	r3, r1, #37	; 0x25
   48e4c:	cmp	r3, #87	; 0x57
   48e50:	ldrls	pc, [pc, r3, lsl #2]
   48e54:	b	48dcc <__printf_chk@plt+0x3770c>
   48e58:	andeq	r9, r4, r0, lsr #7
   48e5c:	andeq	r9, r4, r0, lsr #7
   48e60:	andeq	r8, r4, ip, asr #27
   48e64:	andeq	r9, r4, r0, lsl #6
   48e68:	andeq	r8, r4, ip, asr #27
   48e6c:	andeq	r9, r4, r0, lsr #7
   48e70:	andeq	r8, r4, ip, asr #27
   48e74:	andeq	r8, r4, ip, asr #27
   48e78:	andeq	r8, r4, ip, asr #27
   48e7c:	andeq	r9, r4, r8, asr #1
   48e80:	andeq	r9, r4, r0, lsr #7
   48e84:	andeq	r9, r4, ip, lsr r0
   48e88:	andeq	r9, r4, ip, lsr r0
   48e8c:	andeq	r9, r4, ip, lsr r0
   48e90:	andeq	r9, r4, ip, lsr r0
   48e94:	andeq	r9, r4, ip, lsr r0
   48e98:	andeq	r9, r4, ip, lsr r0
   48e9c:	andeq	r9, r4, ip, lsr r0
   48ea0:	andeq	r9, r4, ip, lsr r0
   48ea4:	andeq	r9, r4, ip, lsr r0
   48ea8:	andeq	r9, r4, ip, lsr r0
   48eac:	andeq	r9, r4, r0, lsr #7
   48eb0:	andeq	r8, r4, ip, asr #27
   48eb4:	andeq	r9, r4, r0, lsr #7
   48eb8:	andeq	r9, r4, r0, lsr #7
   48ebc:	andeq	r9, r4, r0, lsr #7
   48ec0:	andeq	r8, r4, ip, asr #27
   48ec4:	andeq	r8, r4, ip, asr #27
   48ec8:	andeq	r8, r4, ip, asr #27
   48ecc:	andeq	r8, r4, ip, asr #27
   48ed0:	andeq	r8, r4, ip, asr #27
   48ed4:	andeq	r8, r4, ip, asr #27
   48ed8:	andeq	r8, r4, ip, asr #27
   48edc:	andeq	r8, r4, ip, asr #27
   48ee0:	andeq	r8, r4, ip, asr #27
   48ee4:	andeq	r8, r4, ip, asr #27
   48ee8:	andeq	r8, r4, ip, asr #27
   48eec:	andeq	r8, r4, ip, asr #27
   48ef0:	andeq	r8, r4, ip, asr #27
   48ef4:	andeq	r8, r4, ip, asr #27
   48ef8:	andeq	r8, r4, ip, asr #27
   48efc:	andeq	r8, r4, ip, asr #27
   48f00:	andeq	r8, r4, ip, asr #27
   48f04:	andeq	r8, r4, ip, asr #27
   48f08:	andeq	r8, r4, ip, asr #27
   48f0c:	andeq	r8, r4, ip, asr #27
   48f10:	andeq	r8, r4, ip, asr #27
   48f14:	andeq	r8, r4, ip, asr #27
   48f18:	andeq	r8, r4, ip, asr #27
   48f1c:	andeq	r8, r4, ip, asr #27
   48f20:	andeq	r8, r4, ip, asr #27
   48f24:	andeq	r8, r4, ip, asr #27
   48f28:	andeq	r8, r4, ip, asr #27
   48f2c:	andeq	r8, r4, ip, asr #27
   48f30:	andeq	r8, r4, ip, asr #27
   48f34:	andeq	r8, r4, ip, asr #27
   48f38:	andeq	r8, r4, ip, asr #27
   48f3c:	andeq	r8, r4, ip, asr #27
   48f40:	andeq	r8, r4, ip, asr #27
   48f44:	andeq	r8, r4, ip, asr #27
   48f48:	andeq	r8, r4, ip, asr #27
   48f4c:	andeq	r8, r4, ip, asr #27
   48f50:	andeq	r8, r4, ip, asr #27
   48f54:	andeq	r8, r4, ip, asr #27
   48f58:	andeq	r8, r4, ip, asr #27
   48f5c:	andeq	r8, r4, ip, asr #27
   48f60:	andeq	r8, r4, ip, asr #27
   48f64:	andeq	r8, r4, ip, asr #27
   48f68:	andeq	r8, r4, ip, asr #27
   48f6c:	andeq	r8, r4, ip, asr #27
   48f70:	andeq	r8, r4, ip, asr #27
   48f74:	andeq	r8, r4, ip, asr #27
   48f78:	andeq	r8, r4, ip, asr #27
   48f7c:	andeq	r8, r4, ip, asr #27
   48f80:	andeq	r8, r4, ip, asr #27
   48f84:	andeq	r8, r4, ip, asr #27
   48f88:	andeq	r8, r4, ip, asr #27
   48f8c:	andeq	r8, r4, ip, asr #27
   48f90:	andeq	r8, r4, ip, asr #27
   48f94:	andeq	r8, r4, ip, asr #27
   48f98:	andeq	r8, r4, ip, asr #27
   48f9c:	andeq	r8, r4, ip, asr #27
   48fa0:	andeq	r8, r4, ip, asr #27
   48fa4:	andeq	r8, r4, ip, asr #27
   48fa8:	andeq	r8, r4, ip, asr #27
   48fac:	andeq	r8, r4, ip, asr #27
   48fb0:	andeq	r8, r4, ip, asr #27
   48fb4:			; <UNDEFINED> instruction: 0x00048fb8
   48fb8:	ldr	r0, [pc, #2460]	; 4995c <__printf_chk@plt+0x3829c>
   48fbc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   48fc0:	mov	r3, r9
   48fc4:	mov	r2, sl
   48fc8:	mov	r1, r8
   48fcc:	mov	r0, r7
   48fd0:	bl	48d80 <__printf_chk@plt+0x376c0>
   48fd4:	cmp	r0, #0
   48fd8:	beq	490c0 <__printf_chk@plt+0x37a00>
   48fdc:	cmp	r8, #118	; 0x76
   48fe0:	bne	4975c <__printf_chk@plt+0x3809c>
   48fe4:	ldr	r3, [pc, #2428]	; 49968 <__printf_chk@plt+0x382a8>
   48fe8:	ldr	r2, [pc, #2428]	; 4996c <__printf_chk@plt+0x382ac>
   48fec:	ldr	r3, [r3]
   48ff0:	ldr	r0, [r2]
   48ff4:	ldr	r3, [r3, #36]	; 0x24
   48ff8:	mul	r0, r0, r3
   48ffc:	cmp	r0, #0
   49000:	ldr	r3, [r7]
   49004:	blt	49778 <__printf_chk@plt+0x380b8>
   49008:	add	r2, r0, #-2147483648	; 0x80000000
   4900c:	cmp	r2, r3
   49010:	bgt	490ac <__printf_chk@plt+0x379ec>
   49014:	sub	r2, r3, r0
   49018:	cmp	r5, #0
   4901c:	str	r2, [r7]
   49020:	beq	49034 <__printf_chk@plt+0x37974>
   49024:	cmp	r2, #-2147483648	; 0x80000000
   49028:	beq	490ac <__printf_chk@plt+0x379ec>
   4902c:	sub	r0, r0, r3
   49030:	str	r0, [r7]
   49034:	mov	r5, #1
   49038:	b	48dfc <__printf_chk@plt+0x3773c>
   4903c:	ldr	sl, [pc, #2328]	; 4995c <__printf_chk@plt+0x3829c>
   49040:	ldr	r9, [pc, #2344]	; 49970 <__printf_chk@plt+0x382b0>
   49044:	ldr	fp, [pc, #2344]	; 49974 <__printf_chk@plt+0x382b4>
   49048:	mov	r3, #0
   4904c:	str	r3, [r7]
   49050:	add	r3, r3, r3, lsl #2
   49054:	rsb	r2, r1, #-2147483601	; 0x8000002f
   49058:	lsl	r3, r3, #1
   4905c:	cmp	r3, r2
   49060:	sub	r1, r1, #48	; 0x30
   49064:	bgt	49754 <__printf_chk@plt+0x38094>
   49068:	add	r3, r3, r1
   4906c:	str	r3, [r7]
   49070:	mov	r0, sl
   49074:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49078:	ldr	r0, [r4, #20]
   4907c:	ldrb	r3, [r4, #8]
   49080:	cmp	r0, #2
   49084:	movne	r1, #0
   49088:	moveq	r2, r3
   4908c:	moveq	r1, r3
   49090:	movne	r2, r1
   49094:	ldrb	r2, [r9, r2]
   49098:	cmp	r2, #0
   4909c:	beq	490d4 <__printf_chk@plt+0x37a14>
   490a0:	ldr	r3, [r7]
   490a4:	cmp	r3, fp
   490a8:	ble	49050 <__printf_chk@plt+0x37990>
   490ac:	ldr	r3, [pc, #2220]	; 49960 <__printf_chk@plt+0x382a0>
   490b0:	ldr	r0, [pc, #2240]	; 49978 <__printf_chk@plt+0x382b8>
   490b4:	mov	r2, r3
   490b8:	mov	r1, r3
   490bc:	bl	29fe4 <__printf_chk@plt+0x18924>
   490c0:	mov	r5, #0
   490c4:	b	48dfc <__printf_chk@plt+0x3773c>
   490c8:	mov	r3, #0
   490cc:	str	r3, [r7]
   490d0:	ldrb	r3, [r4, #8]
   490d4:	cmp	r3, #46	; 0x2e
   490d8:	cmpeq	r0, #2
   490dc:	sub	r2, r0, #2
   490e0:	movne	r9, #1
   490e4:	clz	r2, r2
   490e8:	lsr	r2, r2, #5
   490ec:	beq	4982c <__printf_chk@plt+0x3816c>
   490f0:	cmp	r3, #0
   490f4:	moveq	r0, #0
   490f8:	movne	r0, r2
   490fc:	cmp	r0, #0
   49100:	moveq	r4, r0
   49104:	bne	49798 <__printf_chk@plt+0x380d8>
   49108:	cmp	r8, #122	; 0x7a
   4910c:	ldrls	pc, [pc, r8, lsl #2]
   49110:	b	49744 <__printf_chk@plt+0x38084>
   49114:	andeq	r9, r4, r8, lsr #14
   49118:	andeq	r9, r4, r4, asr #14
   4911c:	andeq	r9, r4, r4, asr #14
   49120:	andeq	r9, r4, r4, asr #14
   49124:	andeq	r9, r4, r4, asr #14
   49128:	andeq	r9, r4, r4, asr #14
   4912c:	andeq	r9, r4, r4, asr #14
   49130:	andeq	r9, r4, r4, asr #14
   49134:	andeq	r9, r4, r4, asr #14
   49138:	andeq	r9, r4, r4, asr #14
   4913c:	andeq	r9, r4, r4, asr #14
   49140:	andeq	r9, r4, r4, asr #14
   49144:	andeq	r9, r4, r4, asr #14
   49148:	andeq	r9, r4, r4, asr #14
   4914c:	andeq	r9, r4, r4, asr #14
   49150:	andeq	r9, r4, r4, asr #14
   49154:	andeq	r9, r4, r4, asr #14
   49158:	andeq	r9, r4, r4, asr #14
   4915c:	andeq	r9, r4, r4, asr #14
   49160:	andeq	r9, r4, r4, asr #14
   49164:	andeq	r9, r4, r4, asr #14
   49168:	andeq	r9, r4, r4, asr #14
   4916c:	andeq	r9, r4, r4, asr #14
   49170:	andeq	r9, r4, r4, asr #14
   49174:	andeq	r9, r4, r4, asr #14
   49178:	andeq	r9, r4, r4, asr #14
   4917c:	andeq	r9, r4, r4, asr #14
   49180:	andeq	r9, r4, r4, asr #14
   49184:	andeq	r9, r4, r4, asr #14
   49188:	andeq	r9, r4, r4, asr #14
   4918c:	andeq	r9, r4, r4, asr #14
   49190:	andeq	r9, r4, r4, asr #14
   49194:	andeq	r9, r4, r4, asr #14
   49198:	andeq	r9, r4, r4, asr #14
   4919c:	andeq	r9, r4, r4, asr #14
   491a0:	andeq	r9, r4, r4, asr #14
   491a4:	andeq	r9, r4, r4, asr #14
   491a8:	andeq	r9, r4, r4, asr #14
   491ac:	andeq	r9, r4, r4, asr #14
   491b0:	andeq	r9, r4, r4, asr #14
   491b4:	andeq	r9, r4, r4, asr #14
   491b8:	andeq	r9, r4, r4, asr #14
   491bc:	andeq	r9, r4, r4, asr #14
   491c0:	andeq	r9, r4, r4, asr #14
   491c4:	andeq	r9, r4, r4, asr #14
   491c8:	andeq	r9, r4, r4, asr #14
   491cc:	andeq	r9, r4, r4, asr #14
   491d0:	andeq	r9, r4, r4, asr #14
   491d4:	andeq	r9, r4, r4, asr #14
   491d8:	andeq	r9, r4, r4, asr #14
   491dc:	andeq	r9, r4, r4, asr #14
   491e0:	andeq	r9, r4, r4, asr #14
   491e4:	andeq	r9, r4, r4, asr #14
   491e8:	andeq	r9, r4, r4, asr #14
   491ec:	andeq	r9, r4, r4, asr #14
   491f0:	andeq	r9, r4, r4, asr #14
   491f4:	andeq	r9, r4, r4, asr #14
   491f8:	andeq	r9, r4, r4, asr #14
   491fc:	andeq	r9, r4, r4, asr #14
   49200:	andeq	r9, r4, r4, asr #14
   49204:	andeq	r9, r4, r4, asr #14
   49208:	andeq	r9, r4, r4, asr #14
   4920c:	andeq	r9, r4, r4, asr #14
   49210:	andeq	r9, r4, r4, asr #14
   49214:	andeq	r9, r4, r4, asr #14
   49218:	andeq	r9, r4, r4, asr #14
   4921c:	andeq	r9, r4, r4, asr #14
   49220:	andeq	r9, r4, r4, asr #14
   49224:	andeq	r9, r4, r4, asr #14
   49228:	andeq	r9, r4, r4, asr #14
   4922c:	andeq	r9, r4, r4, asr #14
   49230:	andeq	r9, r4, r4, asr #14
   49234:	andeq	r9, r4, r4, asr #14
   49238:	andeq	r9, r4, r4, asr #14
   4923c:	andeq	r9, r4, r4, asr #14
   49240:	andeq	r9, r4, r4, asr #14
   49244:	andeq	r9, r4, r4, asr #14
   49248:	strdeq	r9, [r4], -r8
   4924c:	andeq	r9, r4, r4, asr #14
   49250:	andeq	r9, r4, r4, asr #14
   49254:	andeq	r9, r4, r4, asr #13
   49258:	andeq	r9, r4, r4, asr #14
   4925c:	andeq	r9, r4, r4, asr #14
   49260:	andeq	r9, r4, r4, asr #14
   49264:	andeq	r9, r4, r4, asr #14
   49268:	andeq	r9, r4, r4, asr #14
   4926c:	andeq	r9, r4, r4, asr #14
   49270:	andeq	r9, r4, r4, asr #14
   49274:	andeq	r9, r4, r4, asr #14
   49278:	andeq	r9, r4, r4, asr #14
   4927c:	andeq	r9, r4, r4, asr #14
   49280:	andeq	r9, r4, r4, asr #14
   49284:	andeq	r9, r4, r4, asr #14
   49288:	andeq	r9, r4, r4, asr #14
   4928c:	andeq	r9, r4, r4, asr #14
   49290:	andeq	r9, r4, r4, asr #14
   49294:	andeq	r9, r4, r4, asr #14
   49298:	andeq	r9, r4, r4, asr #14
   4929c:	andeq	r9, r4, r4, asr #14
   492a0:	muleq	r4, r8, r6
   492a4:	andeq	r9, r4, r4, asr #14
   492a8:	andeq	r9, r4, r4, asr #14
   492ac:	andeq	r9, r4, r0, lsl #13
   492b0:	andeq	r9, r4, r4, asr #14
   492b4:	andeq	r9, r4, r4, asr #14
   492b8:	andeq	r9, r4, r4, ror #12
   492bc:	andeq	r9, r4, r4, asr #14
   492c0:	andeq	r9, r4, r4, asr #14
   492c4:	andeq	r9, r4, r4, asr #14
   492c8:	muleq	r4, r4, r5
   492cc:	andeq	r9, r4, r8, lsr #10
   492d0:	andeq	r9, r4, r4, asr #14
   492d4:	andeq	r9, r4, r8, lsl #10
   492d8:	andeq	r9, r4, r4, asr #14
   492dc:	andeq	r9, r4, r4, asr #14
   492e0:	andeq	r9, r4, r8, lsl #9
   492e4:	andeq	r9, r4, r4, asr #14
   492e8:	andeq	r9, r4, r8, lsr #14
   492ec:	andeq	r9, r4, r8, asr #8
   492f0:	andeq	r9, r4, r4, asr #14
   492f4:	andeq	r9, r4, r4, asr #14
   492f8:	andeq	r9, r4, r4, asr #14
   492fc:	andeq	r9, r4, ip, lsl #14
   49300:	ldr	r0, [pc, #1620]	; 4995c <__printf_chk@plt+0x3829c>
   49304:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49308:	ldr	r3, [r4, #20]
   4930c:	cmp	r3, #2
   49310:	beq	493cc <__printf_chk@plt+0x37d0c>
   49314:	mov	r1, r8
   49318:	mov	r3, r9
   4931c:	mov	r2, #1
   49320:	mov	r0, r7
   49324:	bl	499bc <__printf_chk@plt+0x382fc>
   49328:	cmp	r0, #0
   4932c:	beq	490c0 <__printf_chk@plt+0x37a00>
   49330:	ldr	r0, [pc, #1572]	; 4995c <__printf_chk@plt+0x3829c>
   49334:	bl	2de4c <__printf_chk@plt+0x1c78c>
   49338:	ldrb	r3, [r4, #8]
   4933c:	ldr	r2, [r4, #20]
   49340:	cmp	r3, #41	; 0x29
   49344:	cmpeq	r2, #2
   49348:	beq	4947c <__printf_chk@plt+0x37dbc>
   4934c:	cmp	r9, #0
   49350:	bne	490c0 <__printf_chk@plt+0x37a00>
   49354:	ldr	r0, [pc, #1536]	; 4995c <__printf_chk@plt+0x3829c>
   49358:	bl	23bfc <__printf_chk@plt+0x1253c>
   4935c:	mov	r1, r0
   49360:	add	r0, sp, #16
   49364:	bl	4c730 <__printf_chk@plt+0x3b070>
   49368:	ldr	r3, [pc, #1520]	; 49960 <__printf_chk@plt+0x382a0>
   4936c:	add	r2, sp, #16
   49370:	str	r3, [sp]
   49374:	ldr	r1, [pc, #1536]	; 4997c <__printf_chk@plt+0x382bc>
   49378:	mov	r0, #128	; 0x80
   4937c:	bl	29f74 <__printf_chk@plt+0x188b4>
   49380:	cmp	r5, #0
   49384:	beq	49034 <__printf_chk@plt+0x37974>
   49388:	ldr	r3, [r7]
   4938c:	cmp	r3, #-2147483648	; 0x80000000
   49390:	beq	490ac <__printf_chk@plt+0x379ec>
   49394:	rsb	r3, r3, #0
   49398:	str	r3, [r7]
   4939c:	b	48dfc <__printf_chk@plt+0x3773c>
   493a0:	ldr	r3, [pc, #1464]	; 49960 <__printf_chk@plt+0x382a0>
   493a4:	ldr	r1, [pc, #1492]	; 49980 <__printf_chk@plt+0x382c0>
   493a8:	str	r3, [sp]
   493ac:	mov	r2, r3
   493b0:	mov	r0, #128	; 0x80
   493b4:	bl	29f74 <__printf_chk@plt+0x188b4>
   493b8:	mov	r3, #0
   493bc:	clz	r5, r9
   493c0:	str	r3, [r7]
   493c4:	lsr	r5, r5, #5
   493c8:	b	48dfc <__printf_chk@plt+0x3773c>
   493cc:	ldrb	sl, [r4, #8]
   493d0:	cmp	sl, #41	; 0x29
   493d4:	beq	497f8 <__printf_chk@plt+0x38138>
   493d8:	cmp	sl, #0
   493dc:	beq	49314 <__printf_chk@plt+0x37c54>
   493e0:	mov	r1, sl
   493e4:	ldr	r0, [pc, #1432]	; 49984 <__printf_chk@plt+0x382c4>
   493e8:	bl	116b4 <strchr@plt>
   493ec:	subs	fp, r0, #0
   493f0:	beq	497e0 <__printf_chk@plt+0x38120>
   493f4:	ldr	r0, [pc, #1376]	; 4995c <__printf_chk@plt+0x3829c>
   493f8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   493fc:	ldrb	r3, [r4, #8]
   49400:	ldr	r8, [r4, #20]
   49404:	ldr	r0, [pc, #1360]	; 4995c <__printf_chk@plt+0x3829c>
   49408:	cmp	r3, #59	; 0x3b
   4940c:	cmpeq	r8, #2
   49410:	moveq	r8, #1
   49414:	movne	r8, #0
   49418:	beq	498f8 <__printf_chk@plt+0x38238>
   4941c:	bl	23bfc <__printf_chk@plt+0x1253c>
   49420:	mov	r5, r8
   49424:	mov	r1, r0
   49428:	add	r0, sp, #16
   4942c:	bl	4c730 <__printf_chk@plt+0x3b070>
   49430:	ldr	r3, [pc, #1320]	; 49960 <__printf_chk@plt+0x382a0>
   49434:	add	r1, sp, #16
   49438:	mov	r2, r3
   4943c:	ldr	r0, [pc, #1348]	; 49988 <__printf_chk@plt+0x382c8>
   49440:	bl	29fe4 <__printf_chk@plt+0x18924>
   49444:	b	48dfc <__printf_chk@plt+0x3773c>
   49448:	ldr	r3, [pc, #1340]	; 4998c <__printf_chk@plt+0x382cc>
   4944c:	ldr	r8, [r7]
   49450:	ldr	r0, [r3]
   49454:	bl	16c64 <__printf_chk@plt+0x55a4>
   49458:	ldr	r3, [pc, #1292]	; 4996c <__printf_chk@plt+0x382ac>
   4945c:	mov	r2, r9
   49460:	ldr	r1, [r3]
   49464:	mul	r1, r1, r0
   49468:	mov	r0, r8
   4946c:	bl	48c40 <__printf_chk@plt+0x37580>
   49470:	str	r0, [r7]
   49474:	cmp	r4, #0
   49478:	beq	49380 <__printf_chk@plt+0x37cc0>
   4947c:	ldr	r0, [pc, #1240]	; 4995c <__printf_chk@plt+0x3829c>
   49480:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49484:	b	49380 <__printf_chk@plt+0x37cc0>
   49488:	ldr	r8, [pc, #1280]	; 49990 <__printf_chk@plt+0x382d0>
   4948c:	mvn	r0, #-2147483648	; 0x80000000
   49490:	ldr	sl, [r7]
   49494:	ldr	fp, [r8, #4]
   49498:	add	r1, fp, fp, lsl #3
   4949c:	lsl	r1, r1, #3
   494a0:	bl	11558 <__aeabi_idiv@plt>
   494a4:	cmp	r9, r0
   494a8:	ble	494e8 <__printf_chk@plt+0x37e28>
   494ac:	ldr	r3, [pc, #1248]	; 49994 <__printf_chk@plt+0x382d4>
   494b0:	mvn	r0, #-2147483648	; 0x80000000
   494b4:	smull	r3, r2, r3, sl
   494b8:	ldr	r3, [pc, #1240]	; 49998 <__printf_chk@plt+0x382d8>
   494bc:	umull	r3, r9, r3, r9
   494c0:	asr	r3, sl, #31
   494c4:	rsb	sl, r3, r2, asr #2
   494c8:	str	sl, [r7]
   494cc:	ldr	fp, [r8, #4]
   494d0:	lsr	r9, r9, #3
   494d4:	add	r1, fp, fp, lsl #3
   494d8:	lsl	r1, r1, #3
   494dc:	bl	11558 <__aeabi_idiv@plt>
   494e0:	cmp	r0, r9
   494e4:	blt	494ac <__printf_chk@plt+0x37dec>
   494e8:	mul	r2, fp, r9
   494ec:	ldr	r1, [r8]
   494f0:	mov	r0, sl
   494f4:	add	r2, r2, r2, lsl #3
   494f8:	lsl	r2, r2, #3
   494fc:	bl	48c40 <__printf_chk@plt+0x37580>
   49500:	str	r0, [r7]
   49504:	b	49474 <__printf_chk@plt+0x37db4>
   49508:	ldr	r3, [pc, #1152]	; 49990 <__printf_chk@plt+0x382d0>
   4950c:	add	r9, r9, r9, lsl #3
   49510:	ldr	r0, [r7]
   49514:	lsl	r2, r9, #3
   49518:	ldr	r1, [r3]
   4951c:	bl	48c40 <__printf_chk@plt+0x37580>
   49520:	str	r0, [r7]
   49524:	b	49474 <__printf_chk@plt+0x37db4>
   49528:	ldr	r3, [pc, #1116]	; 4998c <__printf_chk@plt+0x382cc>
   4952c:	ldr	r0, [r3]
   49530:	add	r0, r0, #24
   49534:	bl	18fd4 <__printf_chk@plt+0x7914>
   49538:	ldr	r2, [pc, #1068]	; 4996c <__printf_chk@plt+0x382ac>
   4953c:	ldr	r8, [r2, #4]
   49540:	cmp	r8, #1
   49544:	add	r3, r0, r0, lsr #31
   49548:	asr	r3, r3, #1
   4954c:	beq	49574 <__printf_chk@plt+0x37eb4>
   49550:	add	r2, r8, r8, lsr #31
   49554:	cmn	r0, #1
   49558:	asr	r2, r2, #1
   4955c:	blt	49904 <__printf_chk@plt+0x38244>
   49560:	add	r3, r3, r2
   49564:	sub	r0, r3, #1
   49568:	mov	r1, r8
   4956c:	bl	11558 <__aeabi_idiv@plt>
   49570:	mov	r3, r0
   49574:	cmp	r3, #0
   49578:	ldr	r0, [r7]
   4957c:	mulne	r8, r3, r8
   49580:	mov	r2, r9
   49584:	mov	r1, r8
   49588:	bl	48c40 <__printf_chk@plt+0x37580>
   4958c:	str	r0, [r7]
   49590:	b	49474 <__printf_chk@plt+0x37db4>
   49594:	ldr	r3, [pc, #1008]	; 4998c <__printf_chk@plt+0x382cc>
   49598:	ldr	r0, [r3]
   4959c:	add	r0, r0, #24
   495a0:	bl	18fd4 <__printf_chk@plt+0x7914>
   495a4:	ldr	r3, [pc, #960]	; 4996c <__printf_chk@plt+0x382ac>
   495a8:	ldr	r8, [r3, #4]
   495ac:	cmp	r8, #1
   495b0:	beq	495d4 <__printf_chk@plt+0x37f14>
   495b4:	add	r3, r8, r8, lsr #31
   495b8:	cmp	r0, #0
   495bc:	asr	r3, r3, #1
   495c0:	blt	4991c <__printf_chk@plt+0x3825c>
   495c4:	add	r0, r0, r3
   495c8:	sub	r0, r0, #1
   495cc:	mov	r1, r8
   495d0:	bl	11558 <__aeabi_idiv@plt>
   495d4:	cmp	r0, #0
   495d8:	ldr	r3, [r7]
   495dc:	mulne	r8, r0, r8
   495e0:	mov	r2, r9
   495e4:	mov	r1, r8
   495e8:	mov	r0, r3
   495ec:	bl	48c40 <__printf_chk@plt+0x37580>
   495f0:	str	r0, [r7]
   495f4:	b	49474 <__printf_chk@plt+0x37db4>
   495f8:	ldr	r3, [pc, #908]	; 4998c <__printf_chk@plt+0x382cc>
   495fc:	ldr	r0, [r3]
   49600:	add	r0, r0, #24
   49604:	bl	18fd4 <__printf_chk@plt+0x7914>
   49608:	ldr	r3, [pc, #860]	; 4996c <__printf_chk@plt+0x382ac>
   4960c:	ldr	r8, [r3, #4]
   49610:	cmp	r8, #1
   49614:	beq	49638 <__printf_chk@plt+0x37f78>
   49618:	add	r3, r8, r8, lsr #31
   4961c:	cmp	r0, #0
   49620:	asr	r3, r3, #1
   49624:	blt	498e0 <__printf_chk@plt+0x38220>
   49628:	add	r0, r0, r3
   4962c:	sub	r0, r0, #1
   49630:	mov	r1, r8
   49634:	bl	11558 <__aeabi_idiv@plt>
   49638:	cmp	r0, #0
   4963c:	add	r2, r9, r9, lsl #2
   49640:	mulne	r8, r0, r8
   49644:	ldr	r3, [r7]
   49648:	add	r2, r2, r2, lsl #2
   4964c:	mov	r1, r8
   49650:	mov	r0, r3
   49654:	lsl	r2, r2, #2
   49658:	bl	48c40 <__printf_chk@plt+0x37580>
   4965c:	str	r0, [r7]
   49660:	b	49474 <__printf_chk@plt+0x37db4>
   49664:	ldr	r3, [pc, #804]	; 49990 <__printf_chk@plt+0x382d0>
   49668:	mov	r2, r9
   4966c:	ldr	r0, [r7]
   49670:	ldr	r1, [r3]
   49674:	bl	48c40 <__printf_chk@plt+0x37580>
   49678:	str	r0, [r7]
   4967c:	b	49474 <__printf_chk@plt+0x37db4>
   49680:	mov	r2, r9
   49684:	mov	r1, #65536	; 0x10000
   49688:	ldr	r0, [r7]
   4968c:	bl	48c40 <__printf_chk@plt+0x37580>
   49690:	str	r0, [r7]
   49694:	b	49474 <__printf_chk@plt+0x37db4>
   49698:	ldr	r3, [pc, #752]	; 49990 <__printf_chk@plt+0x382d0>
   4969c:	rsb	r9, r9, r9, lsl #7
   496a0:	ldr	r0, [r7]
   496a4:	ldr	r3, [r3]
   496a8:	lsl	r2, r9, #1
   496ac:	add	r3, r3, r3, lsl #2
   496b0:	add	r3, r3, r3, lsl #2
   496b4:	lsl	r1, r3, #2
   496b8:	bl	48c40 <__printf_chk@plt+0x37580>
   496bc:	str	r0, [r7]
   496c0:	b	49474 <__printf_chk@plt+0x37db4>
   496c4:	ldr	r3, [pc, #708]	; 49990 <__printf_chk@plt+0x382d0>
   496c8:	add	r9, r9, r9, lsl #1
   496cc:	ldr	r0, [r7]
   496d0:	lsl	r2, r9, #1
   496d4:	ldr	r1, [r3]
   496d8:	bl	48c40 <__printf_chk@plt+0x37580>
   496dc:	str	r0, [r7]
   496e0:	b	49474 <__printf_chk@plt+0x37db4>
   496e4:	cmp	r3, #117	; 0x75
   496e8:	cmpne	r3, #122	; 0x7a
   496ec:	beq	497d4 <__printf_chk@plt+0x38114>
   496f0:	ldr	r3, [pc, #616]	; 49960 <__printf_chk@plt+0x382a0>
   496f4:	ldr	r1, [pc, #672]	; 4999c <__printf_chk@plt+0x382dc>
   496f8:	str	r3, [sp]
   496fc:	mov	r2, r3
   49700:	mov	r0, #32
   49704:	bl	29f74 <__printf_chk@plt+0x188b4>
   49708:	mov	r4, #1
   4970c:	ldr	r3, [pc, #636]	; 49990 <__printf_chk@plt+0x382d0>
   49710:	mov	r2, r9
   49714:	ldr	r0, [r7]
   49718:	ldr	r1, [r3, #4]
   4971c:	bl	48c40 <__printf_chk@plt+0x37580>
   49720:	str	r0, [r7]
   49724:	b	49474 <__printf_chk@plt+0x37db4>
   49728:	cmp	r9, #1
   4972c:	beq	49474 <__printf_chk@plt+0x37db4>
   49730:	ldr	r0, [r7]
   49734:	mov	r1, r9
   49738:	bl	11558 <__aeabi_idiv@plt>
   4973c:	str	r0, [r7]
   49740:	b	49474 <__printf_chk@plt+0x37db4>
   49744:	ldr	r1, [pc, #596]	; 499a0 <__printf_chk@plt+0x382e0>
   49748:	ldr	r0, [pc, #596]	; 499a4 <__printf_chk@plt+0x382e4>
   4974c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   49750:	b	49474 <__printf_chk@plt+0x37db4>
   49754:	str	r3, [r7]
   49758:	b	490ac <__printf_chk@plt+0x379ec>
   4975c:	ldr	r3, [pc, #552]	; 4998c <__printf_chk@plt+0x382cc>
   49760:	ldr	r0, [r3]
   49764:	bl	1933c <__printf_chk@plt+0x7c7c>
   49768:	ldr	r3, [pc, #508]	; 4996c <__printf_chk@plt+0x382ac>
   4976c:	ldr	r3, [r3, #4]
   49770:	mul	r0, r3, r0
   49774:	b	48ffc <__printf_chk@plt+0x3793c>
   49778:	sub	r2, r0, #-2147483647	; 0x80000001
   4977c:	cmp	r2, r3
   49780:	blt	490ac <__printf_chk@plt+0x379ec>
   49784:	sub	r2, r3, r0
   49788:	cmp	r5, #0
   4978c:	str	r2, [r7]
   49790:	bne	4902c <__printf_chk@plt+0x3796c>
   49794:	b	49034 <__printf_chk@plt+0x37974>
   49798:	mov	r1, r3
   4979c:	ldr	r0, [pc, #480]	; 49984 <__printf_chk@plt+0x382c4>
   497a0:	str	r3, [sp, #12]
   497a4:	bl	116b4 <strchr@plt>
   497a8:	subs	r4, r0, #0
   497ac:	beq	49108 <__printf_chk@plt+0x37a48>
   497b0:	cmp	r8, #117	; 0x75
   497b4:	ldr	r3, [sp, #12]
   497b8:	beq	497d4 <__printf_chk@plt+0x38114>
   497bc:	cmp	r8, #122	; 0x7a
   497c0:	beq	496e4 <__printf_chk@plt+0x38024>
   497c4:	cmp	r8, #0
   497c8:	beq	498ac <__printf_chk@plt+0x381ec>
   497cc:	cmp	r3, #122	; 0x7a
   497d0:	beq	49934 <__printf_chk@plt+0x38274>
   497d4:	mov	r8, r3
   497d8:	mov	r4, #1
   497dc:	b	49108 <__printf_chk@plt+0x37a48>
   497e0:	cmp	sl, #59	; 0x3b
   497e4:	bne	49314 <__printf_chk@plt+0x37c54>
   497e8:	ldr	r0, [pc, #364]	; 4995c <__printf_chk@plt+0x3829c>
   497ec:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   497f0:	mov	r8, fp
   497f4:	b	49314 <__printf_chk@plt+0x37c54>
   497f8:	cmp	r9, #0
   497fc:	bne	490c0 <__printf_chk@plt+0x37a00>
   49800:	ldr	r3, [pc, #344]	; 49960 <__printf_chk@plt+0x382a0>
   49804:	ldr	r1, [pc, #412]	; 499a8 <__printf_chk@plt+0x382e8>
   49808:	str	r3, [sp]
   4980c:	mov	r2, r3
   49810:	mov	r0, #128	; 0x80
   49814:	bl	29f74 <__printf_chk@plt+0x188b4>
   49818:	ldr	r0, [pc, #316]	; 4995c <__printf_chk@plt+0x3829c>
   4981c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49820:	mov	r5, #1
   49824:	str	r9, [r7]
   49828:	b	48dfc <__printf_chk@plt+0x3773c>
   4982c:	ldr	r0, [pc, #296]	; 4995c <__printf_chk@plt+0x3829c>
   49830:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49834:	ldr	sl, [pc, #308]	; 49970 <__printf_chk@plt+0x382b0>
   49838:	ldr	fp, [pc, #364]	; 499ac <__printf_chk@plt+0x382ec>
   4983c:	mov	r9, #1
   49840:	b	4987c <__printf_chk@plt+0x381bc>
   49844:	cmp	r9, fp
   49848:	bgt	49874 <__printf_chk@plt+0x381b4>
   4984c:	ldr	r3, [r7]
   49850:	ldr	r2, [pc, #344]	; 499b0 <__printf_chk@plt+0x382f0>
   49854:	cmp	r3, r2
   49858:	bgt	49874 <__printf_chk@plt+0x381b4>
   4985c:	add	r9, r9, r9, lsl #2
   49860:	add	r0, r3, r3, lsl #2
   49864:	lsl	r9, r9, #1
   49868:	sub	r3, r1, #48	; 0x30
   4986c:	add	r3, r3, r0, lsl #1
   49870:	str	r3, [r7]
   49874:	ldr	r0, [pc, #224]	; 4995c <__printf_chk@plt+0x3829c>
   49878:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   4987c:	ldr	r2, [r4, #20]
   49880:	ldrb	r3, [r4, #8]
   49884:	cmp	r2, #2
   49888:	movne	r1, #0
   4988c:	moveq	r1, r3
   49890:	ldrb	r0, [sl, r1]
   49894:	cmp	r0, #0
   49898:	bne	49844 <__printf_chk@plt+0x38184>
   4989c:	sub	r2, r2, #2
   498a0:	clz	r2, r2
   498a4:	lsr	r2, r2, #5
   498a8:	b	490f0 <__printf_chk@plt+0x37a30>
   498ac:	ldr	r3, [pc, #172]	; 49960 <__printf_chk@plt+0x382a0>
   498b0:	ldr	r1, [pc, #252]	; 499b4 <__printf_chk@plt+0x382f4>
   498b4:	str	r3, [sp]
   498b8:	mov	r2, r3
   498bc:	mov	r0, #32
   498c0:	bl	29f74 <__printf_chk@plt+0x188b4>
   498c4:	cmp	r9, #1
   498c8:	beq	4947c <__printf_chk@plt+0x37dbc>
   498cc:	ldr	r0, [r7]
   498d0:	mov	r1, r9
   498d4:	bl	11558 <__aeabi_idiv@plt>
   498d8:	str	r0, [r7]
   498dc:	b	4947c <__printf_chk@plt+0x37dbc>
   498e0:	sub	r0, r3, r0
   498e4:	sub	r0, r0, #1
   498e8:	mov	r1, r8
   498ec:	bl	11558 <__aeabi_idiv@plt>
   498f0:	rsb	r0, r0, #0
   498f4:	b	49638 <__printf_chk@plt+0x37f78>
   498f8:	mov	r8, sl
   498fc:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49900:	b	49314 <__printf_chk@plt+0x37c54>
   49904:	sub	r3, r2, r3
   49908:	sub	r0, r3, #1
   4990c:	mov	r1, r8
   49910:	bl	11558 <__aeabi_idiv@plt>
   49914:	rsb	r3, r0, #0
   49918:	b	49574 <__printf_chk@plt+0x37eb4>
   4991c:	sub	r0, r3, r0
   49920:	sub	r0, r0, #1
   49924:	mov	r1, r8
   49928:	bl	11558 <__aeabi_idiv@plt>
   4992c:	rsb	r0, r0, #0
   49930:	b	495d4 <__printf_chk@plt+0x37f14>
   49934:	ldr	r3, [pc, #36]	; 49960 <__printf_chk@plt+0x382a0>
   49938:	ldr	r1, [pc, #120]	; 499b8 <__printf_chk@plt+0x382f8>
   4993c:	str	r3, [sp]
   49940:	mov	r2, r3
   49944:	mov	r0, #32
   49948:	bl	29f74 <__printf_chk@plt+0x188b4>
   4994c:	mov	r4, #1
   49950:	b	49108 <__printf_chk@plt+0x37a48>
   49954:	bl	1148c <__stack_chk_fail@plt>
   49958:	andeq	ip, r7, r0, lsl sp
   4995c:	andeq	r2, r8, r8, lsr #26
   49960:	andeq	r6, r8, r0, lsr #15
   49964:	ldrdeq	ip, [r5], -r4
   49968:	andeq	r2, r8, r0, asr #23
   4996c:	andeq	sp, r7, r4, rrx
   49970:	muleq	r8, r8, r0
   49974:	stcleq	12, cr12, [ip], {204}	; 0xcc
   49978:	andeq	ip, r5, r4, asr #32
   4997c:	andeq	ip, r5, r8, lsr #1
   49980:	andeq	ip, r5, r0, asr #1
   49984:	andeq	ip, r5, ip, rrx
   49988:	andeq	ip, r5, ip, ror r0
   4998c:	strdeq	r2, [r8], -r8
   49990:	muleq	r8, r8, r9
   49994:	strbtvs	r6, [r6], -r7, ror #12
   49998:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4999c:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   499a0:	andeq	ip, r5, r4, lsr #32
   499a4:	andeq	r0, r0, sp, ror r2
   499a8:	andeq	ip, r5, r8, asr r0
   499ac:	muleq	ip, sl, r6
   499b0:	stcleq	12, cr12, [ip], {203}	; 0xcb
   499b4:	andeq	ip, r5, r8, lsr r1
   499b8:	andeq	ip, r5, r4, lsr r1
   499bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   499c0:	sub	sp, sp, #20
   499c4:	ldr	r5, [pc, #1440]	; 49f6c <__printf_chk@plt+0x388ac>
   499c8:	mov	sl, r0
   499cc:	str	r1, [sp]
   499d0:	ldr	ip, [r5]
   499d4:	mov	r7, r2
   499d8:	str	ip, [sp, #12]
   499dc:	mov	fp, r3
   499e0:	bl	48d80 <__printf_chk@plt+0x376c0>
   499e4:	subs	r8, r0, #0
   499e8:	beq	49a08 <__printf_chk@plt+0x38348>
   499ec:	ldr	r4, [pc, #1404]	; 49f70 <__printf_chk@plt+0x388b0>
   499f0:	mov	r9, r4
   499f4:	cmp	r7, #0
   499f8:	bne	49aa0 <__printf_chk@plt+0x383e0>
   499fc:	ldr	r3, [r4, #20]
   49a00:	cmp	r3, #2
   49a04:	beq	49a24 <__printf_chk@plt+0x38364>
   49a08:	ldr	r2, [sp, #12]
   49a0c:	ldr	r3, [r5]
   49a10:	mov	r0, r8
   49a14:	cmp	r2, r3
   49a18:	bne	49f28 <__printf_chk@plt+0x38868>
   49a1c:	add	sp, sp, #20
   49a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a24:	ldrb	r6, [r4, #8]
   49a28:	sub	r6, r6, #37	; 0x25
   49a2c:	cmp	r6, #25
   49a30:	ldrls	pc, [pc, r6, lsl #2]
   49a34:	b	49a08 <__printf_chk@plt+0x38348>
   49a38:	andeq	r9, r4, r0, lsl #23
   49a3c:	andeq	r9, r4, r0, lsl #23
   49a40:	andeq	r9, r4, r8, lsl #20
   49a44:	andeq	r9, r4, r8, lsl #20
   49a48:	andeq	r9, r4, r8, lsl #20
   49a4c:	andeq	r9, r4, r0, lsl #23
   49a50:	andeq	r9, r4, r0, lsl #23
   49a54:	andeq	r9, r4, r8, lsl #20
   49a58:	andeq	r9, r4, r0, lsl #23
   49a5c:	andeq	r9, r4, r8, lsl #20
   49a60:	andeq	r9, r4, r0, lsl #23
   49a64:	andeq	r9, r4, r8, lsl #20
   49a68:	andeq	r9, r4, r8, lsl #20
   49a6c:	andeq	r9, r4, r8, lsl #20
   49a70:	andeq	r9, r4, r8, lsl #20
   49a74:	andeq	r9, r4, r8, lsl #20
   49a78:	andeq	r9, r4, r8, lsl #20
   49a7c:	andeq	r9, r4, r8, lsl #20
   49a80:	andeq	r9, r4, r8, lsl #20
   49a84:	andeq	r9, r4, r8, lsl #20
   49a88:	andeq	r9, r4, r8, lsl #20
   49a8c:	andeq	r9, r4, r0, lsl #23
   49a90:	andeq	r9, r4, r8, lsl #20
   49a94:	andeq	r9, r4, r4, lsr fp
   49a98:	andeq	r9, r4, r4, ror #21
   49a9c:	andeq	r9, r4, ip, lsr #21
   49aa0:	mov	r0, r9
   49aa4:	bl	2de4c <__printf_chk@plt+0x1c78c>
   49aa8:	b	499fc <__printf_chk@plt+0x3833c>
   49aac:	mov	r0, r9
   49ab0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49ab4:	ldr	r3, [r4, #20]
   49ab8:	cmp	r3, #2
   49abc:	beq	49d78 <__printf_chk@plt+0x386b8>
   49ac0:	mov	r3, fp
   49ac4:	mov	r2, r7
   49ac8:	ldr	r1, [sp]
   49acc:	add	r0, sp, #8
   49ad0:	bl	48d80 <__printf_chk@plt+0x376c0>
   49ad4:	cmp	r0, #0
   49ad8:	bne	49dc4 <__printf_chk@plt+0x38704>
   49adc:	mov	r8, #0
   49ae0:	b	49a08 <__printf_chk@plt+0x38348>
   49ae4:	mov	r0, r9
   49ae8:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49aec:	ldrb	r3, [r4, #8]
   49af0:	ldr	r2, [r4, #20]
   49af4:	cmp	r2, #2
   49af8:	cmpeq	r3, #61	; 0x3d
   49afc:	beq	49eb0 <__printf_chk@plt+0x387f0>
   49b00:	mov	r3, fp
   49b04:	mov	r2, r7
   49b08:	ldr	r1, [sp]
   49b0c:	add	r0, sp, #8
   49b10:	bl	48d80 <__printf_chk@plt+0x376c0>
   49b14:	cmp	r0, #0
   49b18:	beq	49adc <__printf_chk@plt+0x3841c>
   49b1c:	ldr	r3, [sl]
   49b20:	ldr	r2, [sp, #8]
   49b24:	sub	r3, r3, r2
   49b28:	clz	r3, r3
   49b2c:	lsr	r3, r3, #5
   49b30:	b	49c18 <__printf_chk@plt+0x38558>
   49b34:	mov	r0, r9
   49b38:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49b3c:	ldr	r3, [r4, #20]
   49b40:	cmp	r3, #2
   49b44:	beq	49d2c <__printf_chk@plt+0x3866c>
   49b48:	mov	r3, fp
   49b4c:	mov	r2, r7
   49b50:	ldr	r1, [sp]
   49b54:	add	r0, sp, #8
   49b58:	bl	48d80 <__printf_chk@plt+0x376c0>
   49b5c:	cmp	r0, #0
   49b60:	beq	49adc <__printf_chk@plt+0x3841c>
   49b64:	ldr	r3, [sl]
   49b68:	ldr	r2, [sp, #8]
   49b6c:	cmp	r3, r2
   49b70:	movge	r3, #0
   49b74:	movlt	r3, #1
   49b78:	str	r3, [sl]
   49b7c:	b	499f4 <__printf_chk@plt+0x38334>
   49b80:	mov	r0, r9
   49b84:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49b88:	mov	r3, fp
   49b8c:	mov	r2, r7
   49b90:	ldr	r1, [sp]
   49b94:	add	r0, sp, #8
   49b98:	bl	48d80 <__printf_chk@plt+0x376c0>
   49b9c:	cmp	r0, #0
   49ba0:	beq	49adc <__printf_chk@plt+0x3841c>
   49ba4:	cmp	r6, #21
   49ba8:	ldrls	pc, [pc, r6, lsl #2]
   49bac:	b	49d1c <__printf_chk@plt+0x3865c>
   49bb0:	andeq	r9, r4, r0, lsl #26
   49bb4:	ldrdeq	r9, [r4], -ip
   49bb8:	andeq	r9, r4, ip, lsl sp
   49bbc:	andeq	r9, r4, ip, lsl sp
   49bc0:	andeq	r9, r4, ip, lsl sp
   49bc4:	muleq	r4, r8, ip
   49bc8:	andeq	r9, r4, r8, ror #24
   49bcc:	andeq	r9, r4, ip, lsl sp
   49bd0:	andeq	r9, r4, ip, lsr ip
   49bd4:	andeq	r9, r4, ip, lsl sp
   49bd8:	andeq	r9, r4, r0, lsr #24
   49bdc:	andeq	r9, r4, ip, lsl sp
   49be0:	andeq	r9, r4, ip, lsl sp
   49be4:	andeq	r9, r4, ip, lsl sp
   49be8:	andeq	r9, r4, ip, lsl sp
   49bec:	andeq	r9, r4, ip, lsl sp
   49bf0:	andeq	r9, r4, ip, lsl sp
   49bf4:	andeq	r9, r4, ip, lsl sp
   49bf8:	andeq	r9, r4, ip, lsl sp
   49bfc:	andeq	r9, r4, ip, lsl sp
   49c00:	andeq	r9, r4, ip, lsl sp
   49c04:	andeq	r9, r4, r8, lsl #24
   49c08:	ldr	r3, [sl]
   49c0c:	cmp	r3, #0
   49c10:	movgt	r3, #1
   49c14:	ble	49cec <__printf_chk@plt+0x3862c>
   49c18:	str	r3, [sl]
   49c1c:	b	499f4 <__printf_chk@plt+0x38334>
   49c20:	ldr	r1, [sp, #8]
   49c24:	cmp	r1, #0
   49c28:	beq	49f4c <__printf_chk@plt+0x3888c>
   49c2c:	ldr	r0, [sl]
   49c30:	bl	11558 <__aeabi_idiv@plt>
   49c34:	str	r0, [sl]
   49c38:	b	499f4 <__printf_chk@plt+0x38334>
   49c3c:	ldr	r2, [sp, #8]
   49c40:	ldr	r3, [sl]
   49c44:	cmp	r2, #0
   49c48:	blt	49e0c <__printf_chk@plt+0x3874c>
   49c4c:	beq	49c5c <__printf_chk@plt+0x3859c>
   49c50:	add	r1, r2, #-2147483648	; 0x80000000
   49c54:	cmp	r3, r1
   49c58:	blt	49e18 <__printf_chk@plt+0x38758>
   49c5c:	sub	r3, r3, r2
   49c60:	str	r3, [sl]
   49c64:	b	499f4 <__printf_chk@plt+0x38334>
   49c68:	ldr	r3, [sp, #8]
   49c6c:	cmp	r3, #0
   49c70:	blt	49de0 <__printf_chk@plt+0x38720>
   49c74:	beq	49efc <__printf_chk@plt+0x3883c>
   49c78:	mvn	r1, #-2147483648	; 0x80000000
   49c7c:	ldr	r2, [sl]
   49c80:	sub	r1, r1, r3
   49c84:	cmp	r1, r2
   49c88:	blt	49df0 <__printf_chk@plt+0x38730>
   49c8c:	add	r3, r3, r2
   49c90:	str	r3, [sl]
   49c94:	b	499f4 <__printf_chk@plt+0x38334>
   49c98:	ldr	r3, [sp, #8]
   49c9c:	ldr	r6, [sl]
   49ca0:	cmp	r3, #0
   49ca4:	blt	49e34 <__printf_chk@plt+0x38774>
   49ca8:	beq	49cd0 <__printf_chk@plt+0x38610>
   49cac:	cmp	r6, #0
   49cb0:	mov	r1, r3
   49cb4:	str	r3, [sp, #4]
   49cb8:	ble	49f20 <__printf_chk@plt+0x38860>
   49cbc:	mvn	r0, #-2147483648	; 0x80000000
   49cc0:	bl	11558 <__aeabi_idiv@plt>
   49cc4:	ldr	r3, [sp, #4]
   49cc8:	cmp	r6, r0
   49ccc:	bgt	49e58 <__printf_chk@plt+0x38798>
   49cd0:	mul	r6, r6, r3
   49cd4:	str	r6, [sl]
   49cd8:	b	499f4 <__printf_chk@plt+0x38334>
   49cdc:	ldr	r3, [sl]
   49ce0:	cmp	r3, #0
   49ce4:	movle	r3, #0
   49ce8:	ble	49c18 <__printf_chk@plt+0x38558>
   49cec:	ldr	r3, [sp, #8]
   49cf0:	cmp	r3, #0
   49cf4:	movle	r3, #0
   49cf8:	movgt	r3, #1
   49cfc:	b	49c18 <__printf_chk@plt+0x38558>
   49d00:	ldr	r1, [sp, #8]
   49d04:	cmp	r1, #0
   49d08:	beq	49f2c <__printf_chk@plt+0x3886c>
   49d0c:	ldr	r0, [sl]
   49d10:	bl	11504 <__aeabi_idivmod@plt>
   49d14:	str	r1, [sl]
   49d18:	b	499f4 <__printf_chk@plt+0x38334>
   49d1c:	ldr	r1, [pc, #592]	; 49f74 <__printf_chk@plt+0x388b4>
   49d20:	mov	r0, #392	; 0x188
   49d24:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   49d28:	b	499f4 <__printf_chk@plt+0x38334>
   49d2c:	ldrb	r3, [r4, #8]
   49d30:	cmp	r3, #61	; 0x3d
   49d34:	beq	49e70 <__printf_chk@plt+0x387b0>
   49d38:	cmp	r3, #63	; 0x3f
   49d3c:	bne	49b48 <__printf_chk@plt+0x38488>
   49d40:	mov	r0, r9
   49d44:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49d48:	mov	r3, fp
   49d4c:	mov	r2, r7
   49d50:	ldr	r1, [sp]
   49d54:	add	r0, sp, #8
   49d58:	bl	48d80 <__printf_chk@plt+0x376c0>
   49d5c:	cmp	r0, #0
   49d60:	beq	49adc <__printf_chk@plt+0x3841c>
   49d64:	ldr	r3, [sp, #8]
   49d68:	ldr	r2, [sl]
   49d6c:	cmp	r2, r3
   49d70:	ble	499f4 <__printf_chk@plt+0x38334>
   49d74:	b	49c18 <__printf_chk@plt+0x38558>
   49d78:	ldrb	r3, [r4, #8]
   49d7c:	cmp	r3, #61	; 0x3d
   49d80:	beq	49ebc <__printf_chk@plt+0x387fc>
   49d84:	cmp	r3, #63	; 0x3f
   49d88:	bne	49ac0 <__printf_chk@plt+0x38400>
   49d8c:	mov	r0, r9
   49d90:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49d94:	mov	r3, fp
   49d98:	mov	r2, r7
   49d9c:	ldr	r1, [sp]
   49da0:	add	r0, sp, #8
   49da4:	bl	48d80 <__printf_chk@plt+0x376c0>
   49da8:	cmp	r0, #0
   49dac:	beq	49adc <__printf_chk@plt+0x3841c>
   49db0:	ldr	r3, [sp, #8]
   49db4:	ldr	r2, [sl]
   49db8:	cmp	r2, r3
   49dbc:	bge	499f4 <__printf_chk@plt+0x38334>
   49dc0:	b	49c18 <__printf_chk@plt+0x38558>
   49dc4:	ldr	r3, [sl]
   49dc8:	ldr	r2, [sp, #8]
   49dcc:	cmp	r3, r2
   49dd0:	movle	r3, #0
   49dd4:	movgt	r3, #1
   49dd8:	str	r3, [sl]
   49ddc:	b	499f4 <__printf_chk@plt+0x38334>
   49de0:	ldr	r2, [sl]
   49de4:	rsb	r1, r3, #-2147483648	; 0x80000000
   49de8:	cmp	r2, r1
   49dec:	bge	49c8c <__printf_chk@plt+0x385cc>
   49df0:	ldr	r3, [pc, #384]	; 49f78 <__printf_chk@plt+0x388b8>
   49df4:	ldr	r0, [pc, #384]	; 49f7c <__printf_chk@plt+0x388bc>
   49df8:	mov	r2, r3
   49dfc:	mov	r1, r3
   49e00:	bl	29fe4 <__printf_chk@plt+0x18924>
   49e04:	mov	r8, #0
   49e08:	b	49a08 <__printf_chk@plt+0x38348>
   49e0c:	sub	r1, r2, #-2147483647	; 0x80000001
   49e10:	cmp	r3, r1
   49e14:	ble	49c5c <__printf_chk@plt+0x3859c>
   49e18:	ldr	r3, [pc, #344]	; 49f78 <__printf_chk@plt+0x388b8>
   49e1c:	ldr	r0, [pc, #348]	; 49f80 <__printf_chk@plt+0x388c0>
   49e20:	mov	r2, r3
   49e24:	mov	r1, r3
   49e28:	bl	29fe4 <__printf_chk@plt+0x18924>
   49e2c:	mov	r8, #0
   49e30:	b	49a08 <__printf_chk@plt+0x38348>
   49e34:	cmp	r6, #0
   49e38:	rsb	r1, r3, #0
   49e3c:	str	r3, [sp, #4]
   49e40:	ble	49f04 <__printf_chk@plt+0x38844>
   49e44:	mov	r0, #-2147483648	; 0x80000000
   49e48:	bl	11540 <__aeabi_uidiv@plt>
   49e4c:	ldr	r3, [sp, #4]
   49e50:	cmp	r0, r6
   49e54:	bcs	49cd0 <__printf_chk@plt+0x38610>
   49e58:	ldr	r3, [pc, #280]	; 49f78 <__printf_chk@plt+0x388b8>
   49e5c:	ldr	r0, [pc, #288]	; 49f84 <__printf_chk@plt+0x388c4>
   49e60:	mov	r2, r3
   49e64:	mov	r1, r3
   49e68:	bl	29fe4 <__printf_chk@plt+0x18924>
   49e6c:	b	49adc <__printf_chk@plt+0x3841c>
   49e70:	mov	r0, r9
   49e74:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49e78:	mov	r3, fp
   49e7c:	mov	r2, r7
   49e80:	ldr	r1, [sp]
   49e84:	add	r0, sp, #8
   49e88:	bl	48d80 <__printf_chk@plt+0x376c0>
   49e8c:	cmp	r0, #0
   49e90:	beq	49adc <__printf_chk@plt+0x3841c>
   49e94:	ldr	r3, [sl]
   49e98:	ldr	r2, [sp, #8]
   49e9c:	cmp	r3, r2
   49ea0:	movgt	r3, #0
   49ea4:	movle	r3, #1
   49ea8:	str	r3, [sl]
   49eac:	b	499f4 <__printf_chk@plt+0x38334>
   49eb0:	mov	r0, r9
   49eb4:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49eb8:	b	49b00 <__printf_chk@plt+0x38440>
   49ebc:	mov	r0, r9
   49ec0:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   49ec4:	mov	r3, fp
   49ec8:	mov	r2, r7
   49ecc:	ldr	r1, [sp]
   49ed0:	add	r0, sp, #8
   49ed4:	bl	48d80 <__printf_chk@plt+0x376c0>
   49ed8:	cmp	r0, #0
   49edc:	beq	49adc <__printf_chk@plt+0x3841c>
   49ee0:	ldr	r3, [sl]
   49ee4:	ldr	r2, [sp, #8]
   49ee8:	cmp	r3, r2
   49eec:	movlt	r3, #0
   49ef0:	movge	r3, #1
   49ef4:	str	r3, [sl]
   49ef8:	b	499f4 <__printf_chk@plt+0x38334>
   49efc:	ldr	r2, [sl]
   49f00:	b	49c8c <__printf_chk@plt+0x385cc>
   49f04:	mvn	r0, #-2147483648	; 0x80000000
   49f08:	bl	11540 <__aeabi_uidiv@plt>
   49f0c:	rsb	r2, r6, #0
   49f10:	ldr	r3, [sp, #4]
   49f14:	cmp	r2, r0
   49f18:	bls	49cd0 <__printf_chk@plt+0x38610>
   49f1c:	b	49e58 <__printf_chk@plt+0x38798>
   49f20:	mov	r0, #-2147483648	; 0x80000000
   49f24:	b	49f08 <__printf_chk@plt+0x38848>
   49f28:	bl	1148c <__stack_chk_fail@plt>
   49f2c:	ldr	r3, [pc, #68]	; 49f78 <__printf_chk@plt+0x388b8>
   49f30:	mov	ip, r1
   49f34:	ldr	r0, [pc, #76]	; 49f88 <__printf_chk@plt+0x388c8>
   49f38:	mov	r2, r3
   49f3c:	mov	r1, r3
   49f40:	mov	r8, ip
   49f44:	bl	29fe4 <__printf_chk@plt+0x18924>
   49f48:	b	49a08 <__printf_chk@plt+0x38348>
   49f4c:	ldr	r3, [pc, #36]	; 49f78 <__printf_chk@plt+0x388b8>
   49f50:	mov	ip, r1
   49f54:	ldr	r0, [pc, #48]	; 49f8c <__printf_chk@plt+0x388cc>
   49f58:	mov	r2, r3
   49f5c:	mov	r1, r3
   49f60:	mov	r8, ip
   49f64:	bl	29fe4 <__printf_chk@plt+0x18924>
   49f68:	b	49a08 <__printf_chk@plt+0x38348>
   49f6c:	andeq	ip, r7, r0, lsl sp
   49f70:	andeq	r2, r8, r8, lsr #26
   49f74:	andeq	ip, r5, r4, lsr #32
   49f78:	andeq	r6, r8, r0, lsr #15
   49f7c:	andeq	ip, r5, r0, ror #2
   49f80:	andeq	ip, r5, r4, ror r1
   49f84:	andeq	ip, r5, ip, lsl #3
   49f88:			; <UNDEFINED> instruction: 0x0005c1b8
   49f8c:	andeq	ip, r5, r4, lsr #3
   49f90:	push	{r4, r5, r6, lr}
   49f94:	sub	sp, sp, #8
   49f98:	ldr	r4, [pc, #168]	; 4a048 <__printf_chk@plt+0x38988>
   49f9c:	mov	r6, r0
   49fa0:	mov	r5, r1
   49fa4:	ldr	r3, [r4]
   49fa8:	str	r3, [sp, #4]
   49fac:	bl	48b70 <__printf_chk@plt+0x374b0>
   49fb0:	cmp	r0, #0
   49fb4:	bne	49fd4 <__printf_chk@plt+0x38914>
   49fb8:	mov	r0, #0
   49fbc:	ldr	r2, [sp, #4]
   49fc0:	ldr	r3, [r4]
   49fc4:	cmp	r2, r3
   49fc8:	bne	4a044 <__printf_chk@plt+0x38984>
   49fcc:	add	sp, sp, #8
   49fd0:	pop	{r4, r5, r6, pc}
   49fd4:	mov	r3, #0
   49fd8:	mov	r1, r5
   49fdc:	mov	r2, r3
   49fe0:	mov	r0, sp
   49fe4:	bl	499bc <__printf_chk@plt+0x382fc>
   49fe8:	cmp	r0, #0
   49fec:	beq	49fb8 <__printf_chk@plt+0x388f8>
   49ff0:	ldr	r2, [pc, #84]	; 4a04c <__printf_chk@plt+0x3898c>
   49ff4:	ldr	r3, [sp]
   49ff8:	ldr	r1, [r2]
   49ffc:	cmp	r1, #1
   4a000:	beq	4a024 <__printf_chk@plt+0x38964>
   4a004:	add	r0, r1, r1, lsr #31
   4a008:	cmp	r3, #0
   4a00c:	asr	r0, r0, #1
   4a010:	blt	4a030 <__printf_chk@plt+0x38970>
   4a014:	add	r0, r3, r0
   4a018:	sub	r0, r0, #1
   4a01c:	bl	11558 <__aeabi_idiv@plt>
   4a020:	mov	r3, r0
   4a024:	mov	r0, #1
   4a028:	str	r3, [r6]
   4a02c:	b	49fbc <__printf_chk@plt+0x388fc>
   4a030:	sub	r0, r0, r3
   4a034:	sub	r0, r0, #1
   4a038:	bl	11558 <__aeabi_idiv@plt>
   4a03c:	rsb	r3, r0, #0
   4a040:	b	4a024 <__printf_chk@plt+0x38964>
   4a044:	bl	1148c <__stack_chk_fail@plt>
   4a048:	andeq	ip, r7, r0, lsl sp
   4a04c:	andeq	sp, r7, r4, rrx
   4a050:	push	{r4, r5, r6, lr}
   4a054:	sub	sp, sp, #8
   4a058:	ldr	r4, [pc, #100]	; 4a0c4 <__printf_chk@plt+0x38a04>
   4a05c:	mov	r6, r0
   4a060:	mov	r5, r1
   4a064:	ldr	r3, [r4]
   4a068:	str	r3, [sp, #4]
   4a06c:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a070:	cmp	r0, #0
   4a074:	bne	4a094 <__printf_chk@plt+0x389d4>
   4a078:	mov	r0, #0
   4a07c:	ldr	r2, [sp, #4]
   4a080:	ldr	r3, [r4]
   4a084:	cmp	r2, r3
   4a088:	bne	4a0c0 <__printf_chk@plt+0x38a00>
   4a08c:	add	sp, sp, #8
   4a090:	pop	{r4, r5, r6, pc}
   4a094:	mov	r1, r5
   4a098:	mov	r3, #1
   4a09c:	mov	r2, #0
   4a0a0:	mov	r0, sp
   4a0a4:	bl	499bc <__printf_chk@plt+0x382fc>
   4a0a8:	cmp	r0, #0
   4a0ac:	beq	4a078 <__printf_chk@plt+0x389b8>
   4a0b0:	ldr	r3, [sp]
   4a0b4:	mov	r0, #1
   4a0b8:	str	r3, [r6]
   4a0bc:	b	4a07c <__printf_chk@plt+0x389bc>
   4a0c0:	bl	1148c <__stack_chk_fail@plt>
   4a0c4:	andeq	ip, r7, r0, lsl sp
   4a0c8:	push	{r4, r5, r6, lr}
   4a0cc:	sub	sp, sp, #8
   4a0d0:	ldr	r4, [pc, #100]	; 4a13c <__printf_chk@plt+0x38a7c>
   4a0d4:	mov	r6, r0
   4a0d8:	mov	r5, r1
   4a0dc:	ldr	r3, [r4]
   4a0e0:	str	r3, [sp, #4]
   4a0e4:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a0e8:	cmp	r0, #0
   4a0ec:	bne	4a10c <__printf_chk@plt+0x38a4c>
   4a0f0:	mov	r0, #0
   4a0f4:	ldr	r2, [sp, #4]
   4a0f8:	ldr	r3, [r4]
   4a0fc:	cmp	r2, r3
   4a100:	bne	4a138 <__printf_chk@plt+0x38a78>
   4a104:	add	sp, sp, #8
   4a108:	pop	{r4, r5, r6, pc}
   4a10c:	mov	r3, #0
   4a110:	mov	r1, r5
   4a114:	mov	r2, r3
   4a118:	mov	r0, sp
   4a11c:	bl	499bc <__printf_chk@plt+0x382fc>
   4a120:	cmp	r0, #0
   4a124:	beq	4a0f0 <__printf_chk@plt+0x38a30>
   4a128:	ldr	r3, [sp]
   4a12c:	mov	r0, #1
   4a130:	str	r3, [r6]
   4a134:	b	4a0f4 <__printf_chk@plt+0x38a34>
   4a138:	bl	1148c <__stack_chk_fail@plt>
   4a13c:	andeq	ip, r7, r0, lsl sp
   4a140:	push	{r4, r5, lr}
   4a144:	sub	sp, sp, #12
   4a148:	ldr	r4, [pc, #96]	; 4a1b0 <__printf_chk@plt+0x38af0>
   4a14c:	mov	r5, r0
   4a150:	ldr	r3, [r4]
   4a154:	str	r3, [sp, #4]
   4a158:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a15c:	cmp	r0, #0
   4a160:	bne	4a180 <__printf_chk@plt+0x38ac0>
   4a164:	mov	r0, #0
   4a168:	ldr	r2, [sp, #4]
   4a16c:	ldr	r3, [r4]
   4a170:	cmp	r2, r3
   4a174:	bne	4a1ac <__printf_chk@plt+0x38aec>
   4a178:	add	sp, sp, #12
   4a17c:	pop	{r4, r5, pc}
   4a180:	mov	r3, #0
   4a184:	mov	r2, r3
   4a188:	mov	r1, r3
   4a18c:	mov	r0, sp
   4a190:	bl	499bc <__printf_chk@plt+0x382fc>
   4a194:	cmp	r0, #0
   4a198:	beq	4a164 <__printf_chk@plt+0x38aa4>
   4a19c:	ldr	r3, [sp]
   4a1a0:	mov	r0, #1
   4a1a4:	str	r3, [r5]
   4a1a8:	b	4a168 <__printf_chk@plt+0x38aa8>
   4a1ac:	bl	1148c <__stack_chk_fail@plt>
   4a1b0:	andeq	ip, r7, r0, lsl sp
   4a1b4:	ldr	r3, [pc, #124]	; 4a238 <__printf_chk@plt+0x38b78>
   4a1b8:	push	{r4, r5, lr}
   4a1bc:	mov	r5, r0
   4a1c0:	ldr	r4, [r3, #20]
   4a1c4:	sub	sp, sp, #12
   4a1c8:	cmp	r4, #2
   4a1cc:	beq	4a1f8 <__printf_chk@plt+0x38b38>
   4a1d0:	mov	r4, #1
   4a1d4:	mov	r3, #0
   4a1d8:	mov	r0, r5
   4a1dc:	mov	r2, r3
   4a1e0:	bl	499bc <__printf_chk@plt+0x382fc>
   4a1e4:	cmp	r0, #0
   4a1e8:	movne	r0, r4
   4a1ec:	moveq	r0, #0
   4a1f0:	add	sp, sp, #12
   4a1f4:	pop	{r4, r5, pc}
   4a1f8:	ldrb	r2, [r3, #8]
   4a1fc:	cmp	r2, #43	; 0x2b
   4a200:	beq	4a224 <__printf_chk@plt+0x38b64>
   4a204:	cmp	r2, #45	; 0x2d
   4a208:	bne	4a1d0 <__printf_chk@plt+0x38b10>
   4a20c:	mov	r0, r3
   4a210:	str	r1, [sp, #4]
   4a214:	mov	r4, #3
   4a218:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   4a21c:	ldr	r1, [sp, #4]
   4a220:	b	4a1d4 <__printf_chk@plt+0x38b14>
   4a224:	mov	r0, r3
   4a228:	str	r1, [sp, #4]
   4a22c:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   4a230:	ldr	r1, [sp, #4]
   4a234:	b	4a1d4 <__printf_chk@plt+0x38b14>
   4a238:	andeq	r2, r8, r8, lsr #26
   4a23c:	push	{r4, r5, r6, r7, lr}
   4a240:	sub	sp, sp, #12
   4a244:	ldr	r4, [pc, #360]	; 4a3b4 <__printf_chk@plt+0x38cf4>
   4a248:	mov	r7, r0
   4a24c:	mov	r5, r1
   4a250:	ldr	r3, [r4]
   4a254:	mov	r6, r2
   4a258:	str	r3, [sp, #4]
   4a25c:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a260:	cmp	r0, #0
   4a264:	beq	4a2cc <__printf_chk@plt+0x38c0c>
   4a268:	mov	r1, r5
   4a26c:	mov	r0, sp
   4a270:	bl	4a1b4 <__printf_chk@plt+0x38af4>
   4a274:	cmp	r0, #3
   4a278:	ldrls	pc, [pc, r0, lsl #2]
   4a27c:	b	4a3a0 <__printf_chk@plt+0x38ce0>
   4a280:	andeq	sl, r4, r4, ror #5
   4a284:	andeq	sl, r4, ip, ror #5
   4a288:	andeq	sl, r4, r8, lsr #6
   4a28c:	muleq	r4, r0, r2
   4a290:	ldr	r3, [pc, #288]	; 4a3b8 <__printf_chk@plt+0x38cf8>
   4a294:	ldr	r0, [sp]
   4a298:	ldr	r1, [r3]
   4a29c:	cmp	r1, #1
   4a2a0:	beq	4a2c0 <__printf_chk@plt+0x38c00>
   4a2a4:	add	r3, r1, r1, lsr #31
   4a2a8:	cmp	r0, #0
   4a2ac:	asr	r3, r3, #1
   4a2b0:	blt	4a374 <__printf_chk@plt+0x38cb4>
   4a2b4:	add	r0, r0, r3
   4a2b8:	sub	r0, r0, #1
   4a2bc:	bl	11558 <__aeabi_idiv@plt>
   4a2c0:	sub	r6, r6, r0
   4a2c4:	mov	r0, #1
   4a2c8:	str	r6, [r7]
   4a2cc:	ldr	r2, [sp, #4]
   4a2d0:	ldr	r3, [r4]
   4a2d4:	cmp	r2, r3
   4a2d8:	bne	4a39c <__printf_chk@plt+0x38cdc>
   4a2dc:	add	sp, sp, #12
   4a2e0:	pop	{r4, r5, r6, r7, pc}
   4a2e4:	mov	r0, #0
   4a2e8:	b	4a2cc <__printf_chk@plt+0x38c0c>
   4a2ec:	ldr	r3, [pc, #196]	; 4a3b8 <__printf_chk@plt+0x38cf8>
   4a2f0:	ldr	r0, [sp]
   4a2f4:	ldr	r1, [r3]
   4a2f8:	cmp	r1, #1
   4a2fc:	beq	4a31c <__printf_chk@plt+0x38c5c>
   4a300:	add	r3, r1, r1, lsr #31
   4a304:	cmp	r0, #0
   4a308:	asr	r3, r3, #1
   4a30c:	blt	4a360 <__printf_chk@plt+0x38ca0>
   4a310:	add	r0, r0, r3
   4a314:	sub	r0, r0, #1
   4a318:	bl	11558 <__aeabi_idiv@plt>
   4a31c:	str	r0, [r7]
   4a320:	mov	r0, #1
   4a324:	b	4a2cc <__printf_chk@plt+0x38c0c>
   4a328:	ldr	r3, [pc, #136]	; 4a3b8 <__printf_chk@plt+0x38cf8>
   4a32c:	ldr	r0, [sp]
   4a330:	ldr	r1, [r3]
   4a334:	cmp	r1, #1
   4a338:	beq	4a358 <__printf_chk@plt+0x38c98>
   4a33c:	add	r3, r1, r1, lsr #31
   4a340:	cmp	r0, #0
   4a344:	asr	r3, r3, #1
   4a348:	blt	4a388 <__printf_chk@plt+0x38cc8>
   4a34c:	add	r0, r0, r3
   4a350:	sub	r0, r0, #1
   4a354:	bl	11558 <__aeabi_idiv@plt>
   4a358:	add	r0, r6, r0
   4a35c:	b	4a31c <__printf_chk@plt+0x38c5c>
   4a360:	sub	r0, r3, r0
   4a364:	sub	r0, r0, #1
   4a368:	bl	11558 <__aeabi_idiv@plt>
   4a36c:	rsb	r0, r0, #0
   4a370:	b	4a31c <__printf_chk@plt+0x38c5c>
   4a374:	sub	r0, r3, r0
   4a378:	sub	r0, r0, #1
   4a37c:	bl	11558 <__aeabi_idiv@plt>
   4a380:	rsb	r0, r0, #0
   4a384:	b	4a2c0 <__printf_chk@plt+0x38c00>
   4a388:	sub	r0, r3, r0
   4a38c:	sub	r0, r0, #1
   4a390:	bl	11558 <__aeabi_idiv@plt>
   4a394:	rsb	r0, r0, #0
   4a398:	b	4a358 <__printf_chk@plt+0x38c98>
   4a39c:	bl	1148c <__stack_chk_fail@plt>
   4a3a0:	mov	r0, #128	; 0x80
   4a3a4:	ldr	r1, [pc, #16]	; 4a3bc <__printf_chk@plt+0x38cfc>
   4a3a8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4a3ac:	mov	r0, #1
   4a3b0:	b	4a2cc <__printf_chk@plt+0x38c0c>
   4a3b4:	andeq	ip, r7, r0, lsl sp
   4a3b8:	andeq	sp, r7, r4, rrx
   4a3bc:	andeq	ip, r5, r4, lsr #32
   4a3c0:	push	{r4, r5, r6, r7, lr}
   4a3c4:	sub	sp, sp, #12
   4a3c8:	ldr	r4, [pc, #176]	; 4a480 <__printf_chk@plt+0x38dc0>
   4a3cc:	mov	r7, r0
   4a3d0:	mov	r5, r1
   4a3d4:	ldr	r3, [r4]
   4a3d8:	mov	r6, r2
   4a3dc:	str	r3, [sp, #4]
   4a3e0:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a3e4:	cmp	r0, #0
   4a3e8:	beq	4a418 <__printf_chk@plt+0x38d58>
   4a3ec:	mov	r1, r5
   4a3f0:	mov	r0, sp
   4a3f4:	bl	4a1b4 <__printf_chk@plt+0x38af4>
   4a3f8:	cmp	r0, #3
   4a3fc:	ldrls	pc, [pc, r0, lsl #2]
   4a400:	b	4a46c <__printf_chk@plt+0x38dac>
   4a404:	andeq	sl, r4, r4, lsl r4
   4a408:	andeq	sl, r4, r0, lsr r4
   4a40c:	andeq	sl, r4, r0, asr #8
   4a410:	andeq	sl, r4, r4, asr r4
   4a414:	mov	r0, #0
   4a418:	ldr	r2, [sp, #4]
   4a41c:	ldr	r3, [r4]
   4a420:	cmp	r2, r3
   4a424:	bne	4a468 <__printf_chk@plt+0x38da8>
   4a428:	add	sp, sp, #12
   4a42c:	pop	{r4, r5, r6, r7, pc}
   4a430:	ldr	r3, [sp]
   4a434:	mov	r0, #1
   4a438:	str	r3, [r7]
   4a43c:	b	4a418 <__printf_chk@plt+0x38d58>
   4a440:	ldr	r3, [sp]
   4a444:	mov	r0, #1
   4a448:	add	r6, r3, r6
   4a44c:	str	r6, [r7]
   4a450:	b	4a418 <__printf_chk@plt+0x38d58>
   4a454:	ldr	r3, [sp]
   4a458:	mov	r0, #1
   4a45c:	sub	r6, r6, r3
   4a460:	str	r6, [r7]
   4a464:	b	4a418 <__printf_chk@plt+0x38d58>
   4a468:	bl	1148c <__stack_chk_fail@plt>
   4a46c:	mov	r0, #170	; 0xaa
   4a470:	ldr	r1, [pc, #12]	; 4a484 <__printf_chk@plt+0x38dc4>
   4a474:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4a478:	mov	r0, #1
   4a47c:	b	4a418 <__printf_chk@plt+0x38d58>
   4a480:	andeq	ip, r7, r0, lsl sp
   4a484:	andeq	ip, r5, r4, lsr #32
   4a488:	push	{r4, r5, r6, lr}
   4a48c:	sub	sp, sp, #8
   4a490:	ldr	r4, [pc, #172]	; 4a544 <__printf_chk@plt+0x38e84>
   4a494:	mov	r6, r0
   4a498:	mov	r5, r1
   4a49c:	ldr	r3, [r4]
   4a4a0:	str	r3, [sp, #4]
   4a4a4:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a4a8:	cmp	r0, #0
   4a4ac:	beq	4a4dc <__printf_chk@plt+0x38e1c>
   4a4b0:	mov	r1, #0
   4a4b4:	mov	r0, sp
   4a4b8:	bl	4a1b4 <__printf_chk@plt+0x38af4>
   4a4bc:	cmp	r0, #3
   4a4c0:	ldrls	pc, [pc, r0, lsl #2]
   4a4c4:	b	4a530 <__printf_chk@plt+0x38e70>
   4a4c8:	ldrdeq	sl, [r4], -r8
   4a4cc:	strdeq	sl, [r4], -r4
   4a4d0:	andeq	sl, r4, r4, lsl #10
   4a4d4:	andeq	sl, r4, r8, lsl r5
   4a4d8:	mov	r0, #0
   4a4dc:	ldr	r2, [sp, #4]
   4a4e0:	ldr	r3, [r4]
   4a4e4:	cmp	r2, r3
   4a4e8:	bne	4a52c <__printf_chk@plt+0x38e6c>
   4a4ec:	add	sp, sp, #8
   4a4f0:	pop	{r4, r5, r6, pc}
   4a4f4:	ldr	r3, [sp]
   4a4f8:	mov	r0, #1
   4a4fc:	str	r3, [r6]
   4a500:	b	4a4dc <__printf_chk@plt+0x38e1c>
   4a504:	ldr	r3, [sp]
   4a508:	mov	r0, #1
   4a50c:	add	r5, r3, r5
   4a510:	str	r5, [r6]
   4a514:	b	4a4dc <__printf_chk@plt+0x38e1c>
   4a518:	ldr	r3, [sp]
   4a51c:	mov	r0, #1
   4a520:	sub	r5, r5, r3
   4a524:	str	r5, [r6]
   4a528:	b	4a4dc <__printf_chk@plt+0x38e1c>
   4a52c:	bl	1148c <__stack_chk_fail@plt>
   4a530:	mov	r0, #191	; 0xbf
   4a534:	ldr	r1, [pc, #12]	; 4a548 <__printf_chk@plt+0x38e88>
   4a538:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4a53c:	mov	r0, #1
   4a540:	b	4a4dc <__printf_chk@plt+0x38e1c>
   4a544:	andeq	ip, r7, r0, lsl sp
   4a548:	andeq	ip, r5, r4, lsr #32
   4a54c:	push	{r4, r5, r6, r7, lr}
   4a550:	sub	sp, sp, #12
   4a554:	ldr	r4, [pc, #360]	; 4a6c4 <__printf_chk@plt+0x39004>
   4a558:	mov	r7, r0
   4a55c:	mov	r5, r1
   4a560:	ldr	r3, [r4]
   4a564:	mov	r6, r2
   4a568:	str	r3, [sp, #4]
   4a56c:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a570:	cmp	r0, #0
   4a574:	beq	4a5dc <__printf_chk@plt+0x38f1c>
   4a578:	mov	r1, r5
   4a57c:	mov	r0, sp
   4a580:	bl	4a1b4 <__printf_chk@plt+0x38af4>
   4a584:	cmp	r0, #3
   4a588:	ldrls	pc, [pc, r0, lsl #2]
   4a58c:	b	4a6b0 <__printf_chk@plt+0x38ff0>
   4a590:	strdeq	sl, [r4], -r4
   4a594:	strdeq	sl, [r4], -ip
   4a598:	andeq	sl, r4, r8, lsr r6
   4a59c:	andeq	sl, r4, r0, lsr #11
   4a5a0:	ldr	r3, [pc, #288]	; 4a6c8 <__printf_chk@plt+0x39008>
   4a5a4:	ldr	r0, [sp]
   4a5a8:	ldr	r1, [r3, #4]
   4a5ac:	cmp	r1, #1
   4a5b0:	beq	4a5d0 <__printf_chk@plt+0x38f10>
   4a5b4:	add	r3, r1, r1, lsr #31
   4a5b8:	cmp	r0, #0
   4a5bc:	asr	r3, r3, #1
   4a5c0:	blt	4a684 <__printf_chk@plt+0x38fc4>
   4a5c4:	add	r0, r0, r3
   4a5c8:	sub	r0, r0, #1
   4a5cc:	bl	11558 <__aeabi_idiv@plt>
   4a5d0:	sub	r6, r6, r0
   4a5d4:	mov	r0, #1
   4a5d8:	str	r6, [r7]
   4a5dc:	ldr	r2, [sp, #4]
   4a5e0:	ldr	r3, [r4]
   4a5e4:	cmp	r2, r3
   4a5e8:	bne	4a6ac <__printf_chk@plt+0x38fec>
   4a5ec:	add	sp, sp, #12
   4a5f0:	pop	{r4, r5, r6, r7, pc}
   4a5f4:	mov	r0, #0
   4a5f8:	b	4a5dc <__printf_chk@plt+0x38f1c>
   4a5fc:	ldr	r3, [pc, #196]	; 4a6c8 <__printf_chk@plt+0x39008>
   4a600:	ldr	r0, [sp]
   4a604:	ldr	r1, [r3, #4]
   4a608:	cmp	r1, #1
   4a60c:	beq	4a62c <__printf_chk@plt+0x38f6c>
   4a610:	add	r3, r1, r1, lsr #31
   4a614:	cmp	r0, #0
   4a618:	asr	r3, r3, #1
   4a61c:	blt	4a670 <__printf_chk@plt+0x38fb0>
   4a620:	add	r0, r0, r3
   4a624:	sub	r0, r0, #1
   4a628:	bl	11558 <__aeabi_idiv@plt>
   4a62c:	str	r0, [r7]
   4a630:	mov	r0, #1
   4a634:	b	4a5dc <__printf_chk@plt+0x38f1c>
   4a638:	ldr	r3, [pc, #136]	; 4a6c8 <__printf_chk@plt+0x39008>
   4a63c:	ldr	r0, [sp]
   4a640:	ldr	r1, [r3, #4]
   4a644:	cmp	r1, #1
   4a648:	beq	4a668 <__printf_chk@plt+0x38fa8>
   4a64c:	add	r3, r1, r1, lsr #31
   4a650:	cmp	r0, #0
   4a654:	asr	r3, r3, #1
   4a658:	blt	4a698 <__printf_chk@plt+0x38fd8>
   4a65c:	add	r0, r0, r3
   4a660:	sub	r0, r0, #1
   4a664:	bl	11558 <__aeabi_idiv@plt>
   4a668:	add	r0, r6, r0
   4a66c:	b	4a62c <__printf_chk@plt+0x38f6c>
   4a670:	sub	r0, r3, r0
   4a674:	sub	r0, r0, #1
   4a678:	bl	11558 <__aeabi_idiv@plt>
   4a67c:	rsb	r0, r0, #0
   4a680:	b	4a62c <__printf_chk@plt+0x38f6c>
   4a684:	sub	r0, r3, r0
   4a688:	sub	r0, r0, #1
   4a68c:	bl	11558 <__aeabi_idiv@plt>
   4a690:	rsb	r0, r0, #0
   4a694:	b	4a5d0 <__printf_chk@plt+0x38f10>
   4a698:	sub	r0, r3, r0
   4a69c:	sub	r0, r0, #1
   4a6a0:	bl	11558 <__aeabi_idiv@plt>
   4a6a4:	rsb	r0, r0, #0
   4a6a8:	b	4a668 <__printf_chk@plt+0x38fa8>
   4a6ac:	bl	1148c <__stack_chk_fail@plt>
   4a6b0:	mov	r0, #149	; 0x95
   4a6b4:	ldr	r1, [pc, #16]	; 4a6cc <__printf_chk@plt+0x3900c>
   4a6b8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4a6bc:	mov	r0, #1
   4a6c0:	b	4a5dc <__printf_chk@plt+0x38f1c>
   4a6c4:	andeq	ip, r7, r0, lsl sp
   4a6c8:	andeq	sp, r7, r4, rrx
   4a6cc:	andeq	ip, r5, r4, lsr #32
   4a6d0:	push	{r4, r5, r6, lr}
   4a6d4:	sub	sp, sp, #8
   4a6d8:	ldr	r4, [pc, #168]	; 4a788 <__printf_chk@plt+0x390c8>
   4a6dc:	mov	r6, r0
   4a6e0:	mov	r5, r1
   4a6e4:	ldr	r3, [r4]
   4a6e8:	str	r3, [sp, #4]
   4a6ec:	bl	48b70 <__printf_chk@plt+0x374b0>
   4a6f0:	cmp	r0, #0
   4a6f4:	bne	4a714 <__printf_chk@plt+0x39054>
   4a6f8:	mov	r0, #0
   4a6fc:	ldr	r2, [sp, #4]
   4a700:	ldr	r3, [r4]
   4a704:	cmp	r2, r3
   4a708:	bne	4a784 <__printf_chk@plt+0x390c4>
   4a70c:	add	sp, sp, #8
   4a710:	pop	{r4, r5, r6, pc}
   4a714:	mov	r3, #0
   4a718:	mov	r1, r5
   4a71c:	mov	r2, r3
   4a720:	mov	r0, sp
   4a724:	bl	499bc <__printf_chk@plt+0x382fc>
   4a728:	cmp	r0, #0
   4a72c:	beq	4a6f8 <__printf_chk@plt+0x39038>
   4a730:	ldr	r2, [pc, #84]	; 4a78c <__printf_chk@plt+0x390cc>
   4a734:	ldr	r3, [sp]
   4a738:	ldr	r1, [r2, #4]
   4a73c:	cmp	r1, #1
   4a740:	beq	4a764 <__printf_chk@plt+0x390a4>
   4a744:	add	r0, r1, r1, lsr #31
   4a748:	cmp	r3, #0
   4a74c:	asr	r0, r0, #1
   4a750:	blt	4a770 <__printf_chk@plt+0x390b0>
   4a754:	add	r0, r3, r0
   4a758:	sub	r0, r0, #1
   4a75c:	bl	11558 <__aeabi_idiv@plt>
   4a760:	mov	r3, r0
   4a764:	mov	r0, #1
   4a768:	str	r3, [r6]
   4a76c:	b	4a6fc <__printf_chk@plt+0x3903c>
   4a770:	sub	r0, r0, r3
   4a774:	sub	r0, r0, #1
   4a778:	bl	11558 <__aeabi_idiv@plt>
   4a77c:	rsb	r3, r0, #0
   4a780:	b	4a764 <__printf_chk@plt+0x390a4>
   4a784:	bl	1148c <__stack_chk_fail@plt>
   4a788:	andeq	ip, r7, r0, lsl sp
   4a78c:	andeq	sp, r7, r4, rrx
   4a790:	ldr	r3, [pc, #88]	; 4a7f0 <__printf_chk@plt+0x39130>
   4a794:	push	{r4, lr}
   4a798:	mov	r4, r0
   4a79c:	ldr	r3, [r3]
   4a7a0:	cmp	r3, #1
   4a7a4:	streq	r1, [r0]
   4a7a8:	beq	4a7d0 <__printf_chk@plt+0x39110>
   4a7ac:	add	r0, r3, r3, lsr #31
   4a7b0:	cmp	r1, #0
   4a7b4:	asr	r0, r0, #1
   4a7b8:	blt	4a7d8 <__printf_chk@plt+0x39118>
   4a7bc:	add	r0, r1, r0
   4a7c0:	sub	r0, r0, #1
   4a7c4:	mov	r1, r3
   4a7c8:	bl	11558 <__aeabi_idiv@plt>
   4a7cc:	str	r0, [r4]
   4a7d0:	mov	r0, r4
   4a7d4:	pop	{r4, pc}
   4a7d8:	sub	r0, r0, r1
   4a7dc:	sub	r0, r0, #1
   4a7e0:	mov	r1, r3
   4a7e4:	bl	11558 <__aeabi_idiv@plt>
   4a7e8:	rsb	r0, r0, #0
   4a7ec:	b	4a7cc <__printf_chk@plt+0x3910c>
   4a7f0:	andeq	sp, r7, r4, rrx
   4a7f4:	ldr	r3, [pc, #88]	; 4a854 <__printf_chk@plt+0x39194>
   4a7f8:	push	{r4, lr}
   4a7fc:	mov	r4, r0
   4a800:	ldr	r3, [r3, #4]
   4a804:	cmp	r3, #1
   4a808:	streq	r1, [r0]
   4a80c:	beq	4a834 <__printf_chk@plt+0x39174>
   4a810:	add	r0, r3, r3, lsr #31
   4a814:	cmp	r1, #0
   4a818:	asr	r0, r0, #1
   4a81c:	blt	4a83c <__printf_chk@plt+0x3917c>
   4a820:	add	r0, r1, r0
   4a824:	sub	r0, r0, #1
   4a828:	mov	r1, r3
   4a82c:	bl	11558 <__aeabi_idiv@plt>
   4a830:	str	r0, [r4]
   4a834:	mov	r0, r4
   4a838:	pop	{r4, pc}
   4a83c:	sub	r0, r0, r1
   4a840:	sub	r0, r0, #1
   4a844:	mov	r1, r3
   4a848:	bl	11558 <__aeabi_idiv@plt>
   4a84c:	rsb	r0, r0, #0
   4a850:	b	4a830 <__printf_chk@plt+0x39170>
   4a854:	andeq	sp, r7, r4, rrx
   4a858:	mov	r0, #0
   4a85c:	bx	lr
   4a860:	ldr	r0, [pc]	; 4a868 <__printf_chk@plt+0x391a8>
   4a864:	bx	lr
   4a868:			; <UNDEFINED> instruction: 0x000585bc
   4a86c:	push	{r4, r5, lr}
   4a870:	sub	sp, sp, #12
   4a874:	ldr	r5, [pc, #88]	; 4a8d4 <__printf_chk@plt+0x39214>
   4a878:	ldr	r3, [r0]
   4a87c:	mov	r1, sp
   4a880:	ldr	r2, [r5]
   4a884:	ldr	r3, [r3, #12]
   4a888:	str	r2, [sp, #4]
   4a88c:	mov	r4, r0
   4a890:	blx	r3
   4a894:	cmp	r0, #0
   4a898:	beq	4a8b8 <__printf_chk@plt+0x391f8>
   4a89c:	ldr	r3, [r4]
   4a8a0:	ldr	r1, [r4, #16]
   4a8a4:	ldr	r2, [sp]
   4a8a8:	ldr	r3, [r3, #36]	; 0x24
   4a8ac:	mov	r0, r4
   4a8b0:	add	r1, r1, r2
   4a8b4:	blx	r3
   4a8b8:	ldr	r2, [sp, #4]
   4a8bc:	ldr	r3, [r5]
   4a8c0:	cmp	r2, r3
   4a8c4:	bne	4a8d0 <__printf_chk@plt+0x39210>
   4a8c8:	add	sp, sp, #12
   4a8cc:	pop	{r4, r5, pc}
   4a8d0:	bl	1148c <__stack_chk_fail@plt>
   4a8d4:	andeq	ip, r7, r0, lsl sp
   4a8d8:	push	{r4, r5, lr}
   4a8dc:	sub	sp, sp, #12
   4a8e0:	ldr	r5, [pc, #88]	; 4a940 <__printf_chk@plt+0x39280>
   4a8e4:	ldr	r3, [r0]
   4a8e8:	mov	r1, sp
   4a8ec:	ldr	r2, [r5]
   4a8f0:	ldr	r3, [r3, #12]
   4a8f4:	str	r2, [sp, #4]
   4a8f8:	mov	r4, r0
   4a8fc:	blx	r3
   4a900:	cmp	r0, #0
   4a904:	beq	4a924 <__printf_chk@plt+0x39264>
   4a908:	ldr	r3, [r4]
   4a90c:	ldr	r1, [sp]
   4a910:	ldr	r2, [r4, #16]
   4a914:	ldr	r3, [r3, #36]	; 0x24
   4a918:	sub	r1, r1, r2
   4a91c:	mov	r0, r4
   4a920:	blx	r3
   4a924:	ldr	r2, [sp, #4]
   4a928:	ldr	r3, [r5]
   4a92c:	cmp	r2, r3
   4a930:	bne	4a93c <__printf_chk@plt+0x3927c>
   4a934:	add	sp, sp, #12
   4a938:	pop	{r4, r5, pc}
   4a93c:	bl	1148c <__stack_chk_fail@plt>
   4a940:	andeq	ip, r7, r0, lsl sp
   4a944:	str	r1, [r0, #16]
   4a948:	bx	lr
   4a94c:	strb	r1, [r0, #8]
   4a950:	str	r2, [r0, #12]
   4a954:	bx	lr
   4a958:	ldr	r3, [r0, #20]
   4a95c:	mov	r0, #1
   4a960:	str	r3, [r1]
   4a964:	bx	lr
   4a968:	str	r1, [r0, #20]
   4a96c:	bx	lr
   4a970:	ldr	r3, [r0, #20]
   4a974:	str	r1, [r3]
   4a978:	bx	lr
   4a97c:	ldr	r3, [r0, #20]
   4a980:	mov	r0, #1
   4a984:	ldr	r3, [r3]
   4a988:	str	r3, [r1]
   4a98c:	bx	lr
   4a990:	ldr	r3, [pc, #12]	; 4a9a4 <__printf_chk@plt+0x392e4>
   4a994:	ldr	r0, [pc, #12]	; 4a9a8 <__printf_chk@plt+0x392e8>
   4a998:	mov	r2, r3
   4a99c:	mov	r1, r3
   4a9a0:	b	29fe4 <__printf_chk@plt+0x18924>
   4a9a4:	andeq	r6, r8, r0, lsr #15
   4a9a8:	andeq	ip, r5, r8, lsr #6
   4a9ac:	ldr	r3, [pc, #12]	; 4a9c0 <__printf_chk@plt+0x39300>
   4a9b0:	ldr	r0, [pc, #12]	; 4a9c4 <__printf_chk@plt+0x39304>
   4a9b4:	mov	r2, r3
   4a9b8:	mov	r1, r3
   4a9bc:	b	29fe4 <__printf_chk@plt+0x18924>
   4a9c0:	andeq	r6, r8, r0, lsr #15
   4a9c4:	andeq	ip, r5, ip, asr #6
   4a9c8:	ldr	r3, [pc, #12]	; 4a9dc <__printf_chk@plt+0x3931c>
   4a9cc:	ldr	r0, [pc, #12]	; 4a9e0 <__printf_chk@plt+0x39320>
   4a9d0:	mov	r2, r3
   4a9d4:	mov	r1, r3
   4a9d8:	b	29fe4 <__printf_chk@plt+0x18924>
   4a9dc:	andeq	r6, r8, r0, lsr #15
   4a9e0:	andeq	ip, r5, r0, ror r3
   4a9e4:	ldr	r3, [pc, #12]	; 4a9f8 <__printf_chk@plt+0x39338>
   4a9e8:	ldr	r0, [pc, #12]	; 4a9fc <__printf_chk@plt+0x3933c>
   4a9ec:	mov	r2, r3
   4a9f0:	mov	r1, r3
   4a9f4:	b	29fe4 <__printf_chk@plt+0x18924>
   4a9f8:	andeq	r6, r8, r0, lsr #15
   4a9fc:	muleq	r5, r8, r3
   4aa00:	ldr	r3, [pc, #12]	; 4aa14 <__printf_chk@plt+0x39354>
   4aa04:	ldr	r0, [pc, #12]	; 4aa18 <__printf_chk@plt+0x39358>
   4aa08:	mov	r2, r3
   4aa0c:	mov	r1, r3
   4aa10:	b	29fe4 <__printf_chk@plt+0x18924>
   4aa14:	andeq	r6, r8, r0, lsr #15
   4aa18:	andeq	ip, r5, r4, asr #7
   4aa1c:	ldrb	r3, [r0, #8]
   4aa20:	cmp	r3, #49	; 0x31
   4aa24:	bne	4aa78 <__printf_chk@plt+0x393b8>
   4aa28:	ldr	r3, [r0, #12]
   4aa2c:	cmp	r3, #0
   4aa30:	ble	4aa70 <__printf_chk@plt+0x393b0>
   4aa34:	push	{lr}		; (str lr, [sp, #-4]!)
   4aa38:	cmp	r3, #23
   4aa3c:	sub	sp, sp, #12
   4aa40:	movge	r3, #23
   4aa44:	mov	r2, #0
   4aa48:	str	r3, [sp]
   4aa4c:	str	r2, [sp, #4]
   4aa50:	ldr	r3, [pc, #56]	; 4aa90 <__printf_chk@plt+0x393d0>
   4aa54:	mov	r2, #24
   4aa58:	mov	r1, #1
   4aa5c:	ldr	r0, [pc, #48]	; 4aa94 <__printf_chk@plt+0x393d4>
   4aa60:	bl	11660 <__sprintf_chk@plt>
   4aa64:	ldr	r0, [pc, #40]	; 4aa94 <__printf_chk@plt+0x393d4>
   4aa68:	add	sp, sp, #12
   4aa6c:	pop	{pc}		; (ldr pc, [sp], #4)
   4aa70:	ldr	r0, [pc, #32]	; 4aa98 <__printf_chk@plt+0x393d8>
   4aa74:	bx	lr
   4aa78:	ldr	r2, [pc, #20]	; 4aa94 <__printf_chk@plt+0x393d4>
   4aa7c:	mov	r1, #0
   4aa80:	mov	r0, r2
   4aa84:	strb	r3, [r2]
   4aa88:	strb	r1, [r2, #1]
   4aa8c:	bx	lr
   4aa90:	andeq	ip, r5, r4, ror #7
   4aa94:			; <UNDEFINED> instruction: 0x000859b0
   4aa98:			; <UNDEFINED> instruction: 0x000585bc
   4aa9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4aaa0:	sub	sp, sp, #44	; 0x2c
   4aaa4:	ldr	r5, [pc, #864]	; 4ae0c <__printf_chk@plt+0x3974c>
   4aaa8:	ldr	r3, [r0]
   4aaac:	add	r1, sp, #12
   4aab0:	ldr	r2, [r5]
   4aab4:	ldr	r3, [r3, #12]
   4aab8:	str	r2, [sp, #36]	; 0x24
   4aabc:	mov	r6, r0
   4aac0:	blx	r3
   4aac4:	cmp	r0, #0
   4aac8:	bne	4aae8 <__printf_chk@plt+0x39428>
   4aacc:	ldr	r0, [pc, #828]	; 4ae10 <__printf_chk@plt+0x39750>
   4aad0:	ldr	r2, [sp, #36]	; 0x24
   4aad4:	ldr	r3, [r5]
   4aad8:	cmp	r2, r3
   4aadc:	bne	4ae00 <__printf_chk@plt+0x39740>
   4aae0:	add	sp, sp, #44	; 0x2c
   4aae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aae8:	ldrb	r2, [r6, #8]
   4aaec:	ldr	r4, [sp, #12]
   4aaf0:	cmp	r2, #73	; 0x49
   4aaf4:	beq	4ae04 <__printf_chk@plt+0x39744>
   4aaf8:	bhi	4ab38 <__printf_chk@plt+0x39478>
   4aafc:	cmp	r2, #49	; 0x31
   4ab00:	bne	4abfc <__printf_chk@plt+0x3953c>
   4ab04:	ldr	r3, [r6, #12]
   4ab08:	cmp	r3, #0
   4ab0c:	ble	4ac48 <__printf_chk@plt+0x39588>
   4ab10:	cmp	r3, #126	; 0x7e
   4ab14:	movgt	r3, #126	; 0x7e
   4ab18:	mov	r2, #128	; 0x80
   4ab1c:	stm	sp, {r3, r4}
   4ab20:	mov	r1, #1
   4ab24:	ldr	r3, [pc, #744]	; 4ae14 <__printf_chk@plt+0x39754>
   4ab28:	ldr	r0, [pc, #744]	; 4ae18 <__printf_chk@plt+0x39758>
   4ab2c:	bl	11660 <__sprintf_chk@plt>
   4ab30:	ldr	r0, [pc, #736]	; 4ae18 <__printf_chk@plt+0x39758>
   4ab34:	b	4aad0 <__printf_chk@plt+0x39410>
   4ab38:	cmp	r2, #97	; 0x61
   4ab3c:	beq	4ac54 <__printf_chk@plt+0x39594>
   4ab40:	cmp	r2, #105	; 0x69
   4ab44:	bne	4ac04 <__printf_chk@plt+0x39544>
   4ab48:	ldr	r9, [pc, #716]	; 4ae1c <__printf_chk@plt+0x3975c>
   4ab4c:	add	r3, r4, #39936	; 0x9c00
   4ab50:	ldr	r2, [pc, #712]	; 4ae20 <__printf_chk@plt+0x39760>
   4ab54:	add	r3, r3, #63	; 0x3f
   4ab58:	cmp	r3, r2
   4ab5c:	bhi	4ac28 <__printf_chk@plt+0x39568>
   4ab60:	cmp	r4, #0
   4ab64:	beq	4ac18 <__printf_chk@plt+0x39558>
   4ab68:	ldrlt	r0, [pc, #692]	; 4ae24 <__printf_chk@plt+0x39764>
   4ab6c:	movlt	r3, #45	; 0x2d
   4ab70:	ldrge	r6, [pc, #672]	; 4ae18 <__printf_chk@plt+0x39758>
   4ab74:	strblt	r3, [r0, #24]
   4ab78:	ldr	r3, [pc, #680]	; 4ae28 <__printf_chk@plt+0x39768>
   4ab7c:	rsblt	r4, r4, #0
   4ab80:	addlt	r7, r0, #25
   4ab84:	addlt	r6, r0, #24
   4ab88:	movge	r7, r6
   4ab8c:	cmp	r4, r3
   4ab90:	ble	4abac <__printf_chk@plt+0x394ec>
   4ab94:	ldrb	r2, [r9]
   4ab98:	sub	r4, r4, #9984	; 0x2700
   4ab9c:	sub	r4, r4, #16
   4aba0:	cmp	r4, r3
   4aba4:	strb	r2, [r7], #1
   4aba8:	bgt	4ab98 <__printf_chk@plt+0x394d8>
   4abac:	ldr	fp, [pc, #632]	; 4ae2c <__printf_chk@plt+0x3976c>
   4abb0:	add	sl, r9, #8
   4abb4:	mov	r8, #1000	; 0x3e8
   4abb8:	mov	r0, r4
   4abbc:	mov	r1, r8
   4abc0:	bl	11504 <__aeabi_idivmod@plt>
   4abc4:	sub	r0, r0, #1
   4abc8:	mov	r4, r1
   4abcc:	cmp	r0, #8
   4abd0:	ldrls	pc, [pc, r0, lsl #2]
   4abd4:	b	4ad38 <__printf_chk@plt+0x39678>
   4abd8:	muleq	r4, r8, sp
   4abdc:	muleq	r4, r0, sp
   4abe0:	andeq	sl, r4, ip, ror sp
   4abe4:	andeq	sl, r4, r0, ror #26
   4abe8:	strdeq	sl, [r4], -r8
   4abec:	ldrdeq	sl, [r4], -ip
   4abf0:	andeq	sl, r4, r0, asr #27
   4abf4:	andeq	sl, r4, r0, lsr #27
   4abf8:	andeq	sl, r4, r0, lsr #26
   4abfc:	cmp	r2, #65	; 0x41
   4ac00:	beq	4ac54 <__printf_chk@plt+0x39594>
   4ac04:	mov	r0, #198	; 0xc6
   4ac08:	ldr	r1, [pc, #544]	; 4ae30 <__printf_chk@plt+0x39770>
   4ac0c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4ac10:	ldr	r0, [pc, #512]	; 4ae18 <__printf_chk@plt+0x39758>
   4ac14:	b	4aad0 <__printf_chk@plt+0x39410>
   4ac18:	ldr	r0, [pc, #516]	; 4ae24 <__printf_chk@plt+0x39764>
   4ac1c:	mov	r3, #48	; 0x30
   4ac20:	strh	r3, [r0, #24]!
   4ac24:	b	4aad0 <__printf_chk@plt+0x39410>
   4ac28:	mov	r1, r4
   4ac2c:	add	r0, sp, #16
   4ac30:	bl	4c75c <__printf_chk@plt+0x3b09c>
   4ac34:	ldr	r3, [pc, #504]	; 4ae34 <__printf_chk@plt+0x39774>
   4ac38:	add	r1, sp, #16
   4ac3c:	mov	r2, r3
   4ac40:	ldr	r0, [pc, #496]	; 4ae38 <__printf_chk@plt+0x39778>
   4ac44:	bl	29fe4 <__printf_chk@plt+0x18924>
   4ac48:	mov	r0, r4
   4ac4c:	bl	51224 <__printf_chk@plt+0x3fb64>
   4ac50:	b	4aad0 <__printf_chk@plt+0x39410>
   4ac54:	cmp	r4, #0
   4ac58:	beq	4ac18 <__printf_chk@plt+0x39558>
   4ac5c:	ldrlt	lr, [pc, #448]	; 4ae24 <__printf_chk@plt+0x39764>
   4ac60:	ldrge	r6, [pc, #432]	; 4ae18 <__printf_chk@plt+0x39758>
   4ac64:	movlt	r3, #45	; 0x2d
   4ac68:	rsblt	r4, r4, #0
   4ac6c:	strblt	r3, [lr, #24]
   4ac70:	addlt	r1, lr, #25
   4ac74:	addlt	r6, lr, #24
   4ac78:	movge	r1, r6
   4ac7c:	subge	lr, r6, #24
   4ac80:	ldr	ip, [pc, #436]	; 4ae3c <__printf_chk@plt+0x3977c>
   4ac84:	ldr	r0, [pc, #436]	; 4ae40 <__printf_chk@plt+0x39780>
   4ac88:	b	4ac90 <__printf_chk@plt+0x395d0>
   4ac8c:	mov	r1, r3
   4ac90:	umull	r7, r3, r0, r4
   4ac94:	lsr	r3, r3, #3
   4ac98:	add	r7, r3, r3, lsl #1
   4ac9c:	add	r3, r3, r7, lsl #2
   4aca0:	subs	r3, r4, r3, lsl #1
   4aca4:	moveq	r3, #26
   4aca8:	subne	r7, r3, #1
   4acac:	sub	r3, r4, r3
   4acb0:	moveq	r7, #25
   4acb4:	smull	r8, r4, r0, r3
   4acb8:	cmp	r2, #97	; 0x61
   4acbc:	addne	r7, ip, r7
   4acc0:	asr	r3, r3, #31
   4acc4:	ldrbeq	r7, [ip, r7]
   4acc8:	ldrbne	r7, [r7, #28]
   4accc:	rsb	r4, r3, r4, asr #3
   4acd0:	mov	r3, r1
   4acd4:	cmp	r4, #0
   4acd8:	strb	r7, [r3], #1
   4acdc:	bne	4ac8c <__printf_chk@plt+0x395cc>
   4ace0:	strb	r4, [r3]
   4ace4:	ldrb	r2, [lr, #24]
   4ace8:	ldr	r3, [pc, #340]	; 4ae44 <__printf_chk@plt+0x39784>
   4acec:	cmp	r2, #45	; 0x2d
   4acf0:	movne	r3, r6
   4acf4:	cmp	r3, r1
   4acf8:	bcc	4ad04 <__printf_chk@plt+0x39644>
   4acfc:	b	4ad18 <__printf_chk@plt+0x39658>
   4ad00:	ldrb	r7, [r1]
   4ad04:	ldrb	r2, [r3]
   4ad08:	strb	r7, [r3], #1
   4ad0c:	strb	r2, [r1], #-1
   4ad10:	cmp	r3, r1
   4ad14:	bcc	4ad00 <__printf_chk@plt+0x39640>
   4ad18:	mov	r0, r6
   4ad1c:	b	4aad0 <__printf_chk@plt+0x39410>
   4ad20:	ldrb	r1, [r9, #2]
   4ad24:	ldrb	r2, [r9]
   4ad28:	mov	r3, r7
   4ad2c:	strb	r1, [r3], #2
   4ad30:	strb	r2, [r7, #1]
   4ad34:	mov	r7, r3
   4ad38:	smull	r2, r3, fp, r8
   4ad3c:	add	r9, r9, #2
   4ad40:	asr	r8, r8, #31
   4ad44:	cmp	r9, sl
   4ad48:	rsb	r8, r8, r3, asr #2
   4ad4c:	bne	4abb8 <__printf_chk@plt+0x394f8>
   4ad50:	mov	r3, #0
   4ad54:	mov	r0, r6
   4ad58:	strb	r3, [r7]
   4ad5c:	b	4aad0 <__printf_chk@plt+0x39410>
   4ad60:	ldrb	r1, [r9, #2]
   4ad64:	ldrb	r2, [r9, #1]
   4ad68:	mov	r3, r7
   4ad6c:	strb	r1, [r3], #2
   4ad70:	strb	r2, [r7, #1]
   4ad74:	mov	r7, r3
   4ad78:	b	4ad38 <__printf_chk@plt+0x39678>
   4ad7c:	ldrb	r3, [r9, #2]
   4ad80:	strb	r3, [r7], #1
   4ad84:	strb	r3, [r7], #1
   4ad88:	strb	r3, [r7], #1
   4ad8c:	b	4ad38 <__printf_chk@plt+0x39678>
   4ad90:	ldrb	r3, [r9, #2]
   4ad94:	b	4ad84 <__printf_chk@plt+0x396c4>
   4ad98:	ldrb	r3, [r9, #2]
   4ad9c:	b	4ad88 <__printf_chk@plt+0x396c8>
   4ada0:	ldrb	r3, [r9, #2]
   4ada4:	ldrb	r2, [r9, #1]
   4ada8:	add	r7, r7, #4
   4adac:	strb	r3, [r7, #-3]
   4adb0:	strb	r2, [r7, #-4]
   4adb4:	strb	r3, [r7, #-2]
   4adb8:	strb	r3, [r7, #-1]
   4adbc:	b	4ad38 <__printf_chk@plt+0x39678>
   4adc0:	ldrb	r3, [r9, #2]
   4adc4:	ldrb	r2, [r9, #1]
   4adc8:	add	r7, r7, #3
   4adcc:	strb	r3, [r7, #-2]
   4add0:	strb	r2, [r7, #-3]
   4add4:	strb	r3, [r7, #-1]
   4add8:	b	4ad38 <__printf_chk@plt+0x39678>
   4addc:	ldrb	r1, [r9, #1]
   4ade0:	ldrb	r2, [r9, #2]
   4ade4:	mov	r3, r7
   4ade8:	strb	r1, [r3], #2
   4adec:	strb	r2, [r7, #1]
   4adf0:	mov	r7, r3
   4adf4:	b	4ad38 <__printf_chk@plt+0x39678>
   4adf8:	ldrb	r3, [r9, #1]
   4adfc:	b	4ad88 <__printf_chk@plt+0x396c8>
   4ae00:	bl	1148c <__stack_chk_fail@plt>
   4ae04:	ldr	r9, [pc, #60]	; 4ae48 <__printf_chk@plt+0x39788>
   4ae08:	b	4ab4c <__printf_chk@plt+0x3948c>
   4ae0c:	andeq	ip, r7, r0, lsl sp
   4ae10:	andeq	r8, r5, r4, asr #14
   4ae14:	andeq	ip, r5, r4, ror #7
   4ae18:	andeq	r5, r8, r8, asr #19
   4ae1c:	andeq	ip, r5, ip, ror #7
   4ae20:	andeq	r3, r1, lr, ror r8
   4ae24:			; <UNDEFINED> instruction: 0x000859b0
   4ae28:	andeq	r2, r0, pc, lsl #14
   4ae2c:	strbtvs	r6, [r6], -r7, ror #12
   4ae30:	andeq	ip, r5, r0, lsr r4
   4ae34:	andeq	r6, r8, r0, lsr #15
   4ae38:	andeq	ip, r5, r4, lsl #8
   4ae3c:	andeq	ip, r5, r8, asr #3
   4ae40:	cdpmi	12, 12, cr14, cr4, cr15, {2}
   4ae44:	andeq	r5, r8, r9, asr #19
   4ae48:	strdeq	ip, [r5], -r8
   4ae4c:	push	{r4, r5, r6, r7, lr}
   4ae50:	sub	sp, sp, #20
   4ae54:	ldr	r5, [pc, #364]	; 4afc8 <__printf_chk@plt+0x39908>
   4ae58:	mov	r0, #1
   4ae5c:	ldr	r3, [r5]
   4ae60:	str	r3, [sp, #12]
   4ae64:	bl	30944 <__printf_chk@plt+0x1f284>
   4ae68:	subs	r6, r0, #0
   4ae6c:	beq	4aee0 <__printf_chk@plt+0x39820>
   4ae70:	mov	r1, r6
   4ae74:	ldr	r0, [pc, #336]	; 4afcc <__printf_chk@plt+0x3990c>
   4ae78:	bl	13794 <__printf_chk@plt+0x20d4>
   4ae7c:	subs	r4, r0, #0
   4ae80:	beq	4af1c <__printf_chk@plt+0x3985c>
   4ae84:	ldr	r3, [r4]
   4ae88:	add	r1, sp, #8
   4ae8c:	ldr	r3, [r3, #12]
   4ae90:	blx	r3
   4ae94:	subs	r3, r0, #0
   4ae98:	bne	4aefc <__printf_chk@plt+0x3983c>
   4ae9c:	add	r7, sp, #4
   4aea0:	mov	r2, r3
   4aea4:	mov	r0, r7
   4aea8:	mov	r1, #117	; 0x75
   4aeac:	str	r3, [sp, #8]
   4aeb0:	bl	4a3c0 <__printf_chk@plt+0x38d00>
   4aeb4:	cmp	r0, #0
   4aeb8:	beq	4aee0 <__printf_chk@plt+0x39820>
   4aebc:	ldr	r3, [r4]
   4aec0:	ldr	r1, [sp, #4]
   4aec4:	mov	r0, r4
   4aec8:	ldr	r3, [r3, #36]	; 0x24
   4aecc:	blx	r3
   4aed0:	ldr	r3, [pc, #248]	; 4afd0 <__printf_chk@plt+0x39910>
   4aed4:	ldr	r3, [r3, #20]
   4aed8:	cmp	r3, #19
   4aedc:	beq	4af80 <__printf_chk@plt+0x398c0>
   4aee0:	bl	2fb28 <__printf_chk@plt+0x1e468>
   4aee4:	ldr	r2, [sp, #12]
   4aee8:	ldr	r3, [r5]
   4aeec:	cmp	r2, r3
   4aef0:	bne	4afb8 <__printf_chk@plt+0x398f8>
   4aef4:	add	sp, sp, #20
   4aef8:	pop	{r4, r5, r6, r7, pc}
   4aefc:	add	r7, sp, #4
   4af00:	mov	r0, r7
   4af04:	ldr	r2, [sp, #8]
   4af08:	mov	r1, #117	; 0x75
   4af0c:	bl	4a3c0 <__printf_chk@plt+0x38d00>
   4af10:	cmp	r0, #0
   4af14:	bne	4aebc <__printf_chk@plt+0x397fc>
   4af18:	b	4aee0 <__printf_chk@plt+0x39820>
   4af1c:	add	r7, sp, #4
   4af20:	mov	r2, r4
   4af24:	mov	r0, r7
   4af28:	mov	r1, #117	; 0x75
   4af2c:	str	r4, [sp, #8]
   4af30:	bl	4a3c0 <__printf_chk@plt+0x38d00>
   4af34:	cmp	r0, #0
   4af38:	beq	4aee0 <__printf_chk@plt+0x39820>
   4af3c:	mov	r0, #24
   4af40:	bl	5130c <_Znwj@@Base>
   4af44:	mov	r4, r0
   4af48:	bl	13744 <__printf_chk@plt+0x2084>
   4af4c:	ldr	r0, [pc, #128]	; 4afd4 <__printf_chk@plt+0x39914>
   4af50:	mov	r3, #0
   4af54:	mov	r2, #49	; 0x31
   4af58:	str	r0, [r4]
   4af5c:	strb	r2, [r4, #8]
   4af60:	mov	r1, r6
   4af64:	str	r3, [r4, #12]
   4af68:	str	r3, [r4, #16]
   4af6c:	str	r3, [r4, #20]
   4af70:	mov	r2, r4
   4af74:	ldr	r0, [pc, #80]	; 4afcc <__printf_chk@plt+0x3990c>
   4af78:	bl	1379c <__printf_chk@plt+0x20dc>
   4af7c:	b	4aebc <__printf_chk@plt+0x397fc>
   4af80:	bl	2de78 <__printf_chk@plt+0x1c7b8>
   4af84:	cmp	r0, #0
   4af88:	beq	4aee0 <__printf_chk@plt+0x39820>
   4af8c:	mov	r0, r7
   4af90:	mov	r1, #117	; 0x75
   4af94:	bl	4a0c8 <__printf_chk@plt+0x38a08>
   4af98:	cmp	r0, #0
   4af9c:	beq	4aee0 <__printf_chk@plt+0x39820>
   4afa0:	ldr	r3, [r4]
   4afa4:	mov	r0, r4
   4afa8:	ldr	r1, [sp, #4]
   4afac:	ldr	r3, [r3, #24]
   4afb0:	blx	r3
   4afb4:	b	4aee0 <__printf_chk@plt+0x39820>
   4afb8:	bl	1148c <__stack_chk_fail@plt>
   4afbc:	mov	r0, r4
   4afc0:	bl	5135c <_ZdlPv@@Base>
   4afc4:	bl	11498 <__cxa_end_cleanup@plt>
   4afc8:	andeq	ip, r7, r0, lsl sp
   4afcc:	andeq	r5, r8, r8, asr #20
   4afd0:	andeq	r2, r8, r8, lsr #26
   4afd4:	andeq	ip, r5, r8, lsl #4
   4afd8:	push	{r4, r5, r6, r7, r8, r9, lr}
   4afdc:	sub	sp, sp, #36	; 0x24
   4afe0:	ldr	r9, [pc, #400]	; 4b178 <__printf_chk@plt+0x39ab8>
   4afe4:	mov	r0, #1
   4afe8:	ldr	r3, [r9]
   4afec:	str	r3, [sp, #28]
   4aff0:	bl	30944 <__printf_chk@plt+0x1f284>
   4aff4:	subs	r4, r0, #0
   4aff8:	beq	4b080 <__printf_chk@plt+0x399c0>
   4affc:	mov	r1, r4
   4b000:	ldr	r0, [pc, #372]	; 4b17c <__printf_chk@plt+0x39abc>
   4b004:	bl	13794 <__printf_chk@plt+0x20d4>
   4b008:	subs	r8, r0, #0
   4b00c:	beq	4b0d0 <__printf_chk@plt+0x39a10>
   4b010:	ldr	r4, [pc, #360]	; 4b180 <__printf_chk@plt+0x39ac0>
   4b014:	mov	r0, r4
   4b018:	bl	2de4c <__printf_chk@plt+0x1c78c>
   4b01c:	ldr	r3, [r4, #20]
   4b020:	cmp	r3, #2
   4b024:	beq	4b09c <__printf_chk@plt+0x399dc>
   4b028:	ldr	r6, [pc, #340]	; 4b184 <__printf_chk@plt+0x39ac4>
   4b02c:	ldrb	r2, [r6]
   4b030:	cmp	r2, #0
   4b034:	beq	4b114 <__printf_chk@plt+0x39a54>
   4b038:	ldr	r7, [pc, #320]	; 4b180 <__printf_chk@plt+0x39ac0>
   4b03c:	mov	r5, #0
   4b040:	mov	r0, r7
   4b044:	bl	2b1d0 <__printf_chk@plt+0x19b10>
   4b048:	ldr	r2, [r4, #20]
   4b04c:	ldrb	r3, [r4, #8]
   4b050:	cmp	r2, #2
   4b054:	movne	r3, #0
   4b058:	add	r5, r5, #1
   4b05c:	ldrb	r3, [r6, r3]
   4b060:	cmp	r3, #0
   4b064:	bne	4b040 <__printf_chk@plt+0x39980>
   4b068:	ldr	r3, [r8]
   4b06c:	mov	r2, r5
   4b070:	mov	r0, r8
   4b074:	ldr	r3, [r3, #28]
   4b078:	mov	r1, #49	; 0x31
   4b07c:	blx	r3
   4b080:	bl	2fb28 <__printf_chk@plt+0x1e468>
   4b084:	ldr	r2, [sp, #28]
   4b088:	ldr	r3, [r9]
   4b08c:	cmp	r2, r3
   4b090:	bne	4b168 <__printf_chk@plt+0x39aa8>
   4b094:	add	sp, sp, #36	; 0x24
   4b098:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4b09c:	ldrb	r1, [r4, #8]
   4b0a0:	ldr	r6, [pc, #220]	; 4b184 <__printf_chk@plt+0x39ac4>
   4b0a4:	ldrb	r2, [r6, r1]
   4b0a8:	cmp	r2, #0
   4b0ac:	bne	4b038 <__printf_chk@plt+0x39978>
   4b0b0:	and	r3, r1, #215	; 0xd7
   4b0b4:	cmp	r3, #65	; 0x41
   4b0b8:	bne	4b13c <__printf_chk@plt+0x39a7c>
   4b0bc:	ldr	r3, [r8]
   4b0c0:	mov	r0, r8
   4b0c4:	ldr	r3, [r3, #28]
   4b0c8:	blx	r3
   4b0cc:	b	4b080 <__printf_chk@plt+0x399c0>
   4b0d0:	mov	r0, #24
   4b0d4:	bl	5130c <_Znwj@@Base>
   4b0d8:	mov	r8, r0
   4b0dc:	bl	13744 <__printf_chk@plt+0x2084>
   4b0e0:	ldr	r0, [pc, #160]	; 4b188 <__printf_chk@plt+0x39ac8>
   4b0e4:	mov	r3, #0
   4b0e8:	mov	r2, #49	; 0x31
   4b0ec:	str	r0, [r8]
   4b0f0:	strb	r2, [r8, #8]
   4b0f4:	mov	r1, r4
   4b0f8:	str	r3, [r8, #12]
   4b0fc:	str	r3, [r8, #16]
   4b100:	str	r3, [r8, #20]
   4b104:	mov	r2, r8
   4b108:	ldr	r0, [pc, #108]	; 4b17c <__printf_chk@plt+0x39abc>
   4b10c:	bl	1379c <__printf_chk@plt+0x20dc>
   4b110:	b	4b010 <__printf_chk@plt+0x39950>
   4b114:	bic	r3, r3, #16
   4b118:	cmp	r3, #13
   4b11c:	bne	4b13c <__printf_chk@plt+0x39a7c>
   4b120:	ldr	r3, [pc, #100]	; 4b18c <__printf_chk@plt+0x39acc>
   4b124:	ldr	r1, [pc, #100]	; 4b190 <__printf_chk@plt+0x39ad0>
   4b128:	str	r3, [sp]
   4b12c:	mov	r2, r3
   4b130:	mov	r0, #8192	; 0x2000
   4b134:	bl	29f74 <__printf_chk@plt+0x188b4>
   4b138:	b	4b080 <__printf_chk@plt+0x399c0>
   4b13c:	ldr	r0, [pc, #60]	; 4b180 <__printf_chk@plt+0x39ac0>
   4b140:	bl	23bfc <__printf_chk@plt+0x1253c>
   4b144:	mov	r1, r0
   4b148:	add	r0, sp, #8
   4b14c:	bl	4c730 <__printf_chk@plt+0x3b070>
   4b150:	ldr	r3, [pc, #52]	; 4b18c <__printf_chk@plt+0x39acc>
   4b154:	add	r1, sp, #8
   4b158:	mov	r2, r3
   4b15c:	ldr	r0, [pc, #48]	; 4b194 <__printf_chk@plt+0x39ad4>
   4b160:	bl	29fe4 <__printf_chk@plt+0x18924>
   4b164:	b	4b080 <__printf_chk@plt+0x399c0>
   4b168:	bl	1148c <__stack_chk_fail@plt>
   4b16c:	mov	r0, r8
   4b170:	bl	5135c <_ZdlPv@@Base>
   4b174:	bl	11498 <__cxa_end_cleanup@plt>
   4b178:	andeq	ip, r7, r0, lsl sp
   4b17c:	andeq	r5, r8, r8, asr #20
   4b180:	andeq	r2, r8, r8, lsr #26
   4b184:	muleq	r8, r8, r0
   4b188:	andeq	ip, r5, r8, lsl #4
   4b18c:	andeq	r6, r8, r0, lsr #15
   4b190:	andeq	ip, r5, r0, asr r4
   4b194:	andeq	ip, r5, r0, ror r4
   4b198:	push	{r4, lr}
   4b19c:	ldr	r4, [pc, #32]	; 4b1c4 <__printf_chk@plt+0x39b04>
   4b1a0:	b	4b1a8 <__printf_chk@plt+0x39ae8>
   4b1a4:	bl	1381c <__printf_chk@plt+0x215c>
   4b1a8:	mov	r0, #0
   4b1ac:	bl	30944 <__printf_chk@plt+0x1f284>
   4b1b0:	subs	r1, r0, #0
   4b1b4:	mov	r0, r4
   4b1b8:	bne	4b1a4 <__printf_chk@plt+0x39ae4>
   4b1bc:	pop	{r4, lr}
   4b1c0:	b	2fb28 <__printf_chk@plt+0x1e468>
   4b1c4:	andeq	r5, r8, r8, asr #20
   4b1c8:	push	{r4, r5, r6, lr}
   4b1cc:	sub	sp, sp, #32
   4b1d0:	ldr	r4, [pc, #132]	; 4b25c <__printf_chk@plt+0x39b9c>
   4b1d4:	mov	r0, #1
   4b1d8:	ldr	r3, [r4]
   4b1dc:	str	r3, [sp, #28]
   4b1e0:	bl	30944 <__printf_chk@plt+0x1f284>
   4b1e4:	subs	r5, r0, #0
   4b1e8:	beq	4b214 <__printf_chk@plt+0x39b54>
   4b1ec:	mov	r0, #1
   4b1f0:	bl	30944 <__printf_chk@plt+0x1f284>
   4b1f4:	subs	r6, r0, #0
   4b1f8:	beq	4b214 <__printf_chk@plt+0x39b54>
   4b1fc:	mov	r1, r5
   4b200:	mov	r2, r6
   4b204:	ldr	r0, [pc, #84]	; 4b260 <__printf_chk@plt+0x39ba0>
   4b208:	bl	13848 <__printf_chk@plt+0x2188>
   4b20c:	cmp	r0, #0
   4b210:	beq	4b230 <__printf_chk@plt+0x39b70>
   4b214:	bl	2fb28 <__printf_chk@plt+0x1e468>
   4b218:	ldr	r2, [sp, #28]
   4b21c:	ldr	r3, [r4]
   4b220:	cmp	r2, r3
   4b224:	bne	4b258 <__printf_chk@plt+0x39b98>
   4b228:	add	sp, sp, #32
   4b22c:	pop	{r4, r5, r6, pc}
   4b230:	mov	r1, r6
   4b234:	add	r0, sp, #8
   4b238:	bl	4c730 <__printf_chk@plt+0x3b070>
   4b23c:	ldr	r3, [pc, #32]	; 4b264 <__printf_chk@plt+0x39ba4>
   4b240:	add	r2, sp, #8
   4b244:	str	r3, [sp]
   4b248:	ldr	r1, [pc, #24]	; 4b268 <__printf_chk@plt+0x39ba8>
   4b24c:	mov	r0, #1024	; 0x400
   4b250:	bl	29f74 <__printf_chk@plt+0x188b4>
   4b254:	b	4b214 <__printf_chk@plt+0x39b54>
   4b258:	bl	1148c <__stack_chk_fail@plt>
   4b25c:	andeq	ip, r7, r0, lsl sp
   4b260:	andeq	r5, r8, r8, asr #20
   4b264:	andeq	r6, r8, r0, lsr #15
   4b268:	muleq	r5, r8, ip
   4b26c:	push	{r4, lr}
   4b270:	mov	r0, #1
   4b274:	bl	30944 <__printf_chk@plt+0x1f284>
   4b278:	subs	r4, r0, #0
   4b27c:	beq	4b29c <__printf_chk@plt+0x39bdc>
   4b280:	mov	r0, #1
   4b284:	bl	30944 <__printf_chk@plt+0x1f284>
   4b288:	subs	r2, r0, #0
   4b28c:	beq	4b29c <__printf_chk@plt+0x39bdc>
   4b290:	mov	r1, r4
   4b294:	ldr	r0, [pc, #8]	; 4b2a4 <__printf_chk@plt+0x39be4>
   4b298:	bl	137d4 <__printf_chk@plt+0x2114>
   4b29c:	pop	{r4, lr}
   4b2a0:	b	2fb28 <__printf_chk@plt+0x1e468>
   4b2a4:	andeq	r5, r8, r8, asr #20
   4b2a8:	push	{r4, r5, r6, r7, r8, lr}
   4b2ac:	sub	sp, sp, #40	; 0x28
   4b2b0:	ldr	r8, [pc, #236]	; 4b3a4 <__printf_chk@plt+0x39ce4>
   4b2b4:	add	r0, sp, #8
   4b2b8:	ldr	r1, [pc, #232]	; 4b3a8 <__printf_chk@plt+0x39ce8>
   4b2bc:	ldr	r3, [r8]
   4b2c0:	ldr	r7, [pc, #228]	; 4b3ac <__printf_chk@plt+0x39cec>
   4b2c4:	str	r3, [sp, #36]	; 0x24
   4b2c8:	bl	13738 <__printf_chk@plt+0x2078>
   4b2cc:	mov	r3, #0
   4b2d0:	ldr	r4, [pc, #216]	; 4b3b0 <__printf_chk@plt+0x39cf0>
   4b2d4:	ldr	r6, [pc, #216]	; 4b3b4 <__printf_chk@plt+0x39cf4>
   4b2d8:	ldr	r5, [pc, #216]	; 4b3b8 <__printf_chk@plt+0x39cf8>
   4b2dc:	str	r3, [sp, #4]
   4b2e0:	b	4b340 <__printf_chk@plt+0x39c80>
   4b2e4:	add	r0, sp, #16
   4b2e8:	bl	4c730 <__printf_chk@plt+0x3b070>
   4b2ec:	mov	r3, r4
   4b2f0:	ldr	r2, [pc, #184]	; 4b3b0 <__printf_chk@plt+0x39cf0>
   4b2f4:	add	r1, sp, #16
   4b2f8:	mov	r0, r6
   4b2fc:	bl	4c854 <__printf_chk@plt+0x3b194>
   4b300:	ldr	r3, [sp]
   4b304:	mov	r0, r3
   4b308:	ldr	r3, [r3]
   4b30c:	ldr	r3, [r3, #8]
   4b310:	blx	r3
   4b314:	cmp	r0, #0
   4b318:	beq	4b32c <__printf_chk@plt+0x39c6c>
   4b31c:	ldr	r2, [pc, #140]	; 4b3b0 <__printf_chk@plt+0x39cf0>
   4b320:	mov	r3, r4
   4b324:	mov	r1, r2
   4b328:	bl	4c854 <__printf_chk@plt+0x3b194>
   4b32c:	ldr	r2, [pc, #124]	; 4b3b0 <__printf_chk@plt+0x39cf0>
   4b330:	mov	r3, r4
   4b334:	mov	r1, r2
   4b338:	mov	r0, r5
   4b33c:	bl	4c854 <__printf_chk@plt+0x3b194>
   4b340:	mov	r2, sp
   4b344:	add	r1, sp, #4
   4b348:	add	r0, sp, #8
   4b34c:	bl	136a0 <__printf_chk@plt+0x1fe0>
   4b350:	cmp	r0, #0
   4b354:	beq	4b378 <__printf_chk@plt+0x39cb8>
   4b358:	ldr	r1, [sp, #4]
   4b35c:	cmp	r1, #0
   4b360:	bne	4b2e4 <__printf_chk@plt+0x39c24>
   4b364:	mov	r1, r7
   4b368:	mov	r0, #452	; 0x1c4
   4b36c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4b370:	ldr	r1, [sp, #4]
   4b374:	b	4b2e4 <__printf_chk@plt+0x39c24>
   4b378:	ldr	r3, [pc, #60]	; 4b3bc <__printf_chk@plt+0x39cfc>
   4b37c:	ldr	r0, [r3]
   4b380:	bl	1163c <fflush@plt>
   4b384:	bl	2fb28 <__printf_chk@plt+0x1e468>
   4b388:	ldr	r2, [sp, #36]	; 0x24
   4b38c:	ldr	r3, [r8]
   4b390:	cmp	r2, r3
   4b394:	bne	4b3a0 <__printf_chk@plt+0x39ce0>
   4b398:	add	sp, sp, #40	; 0x28
   4b39c:	pop	{r4, r5, r6, r7, r8, pc}
   4b3a0:	bl	1148c <__stack_chk_fail@plt>
   4b3a4:	andeq	ip, r7, r0, lsl sp
   4b3a8:	andeq	r5, r8, r8, asr #20
   4b3ac:	andeq	ip, r5, r0, lsr r4
   4b3b0:	andeq	r6, r8, r0, lsr #15
   4b3b4:	andeq	r8, r5, ip, lsr #27
   4b3b8:	andeq	r6, r5, r0, lsl #21
   4b3bc:	andeq	r2, r8, r8, lsr #23
   4b3c0:	push	{r4, lr}
   4b3c4:	mov	r4, r0
   4b3c8:	bl	13744 <__printf_chk@plt+0x2084>
   4b3cc:	ldr	r1, [pc, #28]	; 4b3f0 <__printf_chk@plt+0x39d30>
   4b3d0:	mov	r3, #0
   4b3d4:	mov	r2, #49	; 0x31
   4b3d8:	str	r1, [r4]
   4b3dc:	strb	r2, [r4, #8]
   4b3e0:	str	r3, [r4, #12]
   4b3e4:	str	r3, [r4, #16]
   4b3e8:	mov	r0, r4
   4b3ec:	pop	{r4, pc}
   4b3f0:	andeq	ip, r5, r8, ror #4
   4b3f4:	push	{r4, lr}
   4b3f8:	mov	r4, r0
   4b3fc:	bl	13744 <__printf_chk@plt+0x2084>
   4b400:	ldr	r2, [pc, #32]	; 4b428 <__printf_chk@plt+0x39d68>
   4b404:	mov	r3, #0
   4b408:	mov	r1, #49	; 0x31
   4b40c:	strb	r1, [r4, #8]
   4b410:	str	r2, [r4]
   4b414:	str	r3, [r4, #12]
   4b418:	str	r3, [r4, #16]
   4b41c:	str	r3, [r4, #20]
   4b420:	mov	r0, r4
   4b424:	pop	{r4, pc}
   4b428:	andeq	ip, r5, r8, lsl #4
   4b42c:	push	{r4, r5, r6, lr}
   4b430:	mov	r4, r0
   4b434:	mov	r5, r1
   4b438:	bl	13744 <__printf_chk@plt+0x2084>
   4b43c:	ldr	r2, [pc, #32]	; 4b464 <__printf_chk@plt+0x39da4>
   4b440:	mov	r3, #0
   4b444:	mov	r0, #49	; 0x31
   4b448:	strb	r0, [r4, #8]
   4b44c:	str	r5, [r4, #20]
   4b450:	str	r2, [r4]
   4b454:	str	r3, [r4, #12]
   4b458:	str	r3, [r4, #16]
   4b45c:	mov	r0, r4
   4b460:	pop	{r4, r5, r6, pc}
   4b464:	muleq	r5, r8, r2
   4b468:	push	{r4, r5, r6, lr}
   4b46c:	mov	r5, r0
   4b470:	mov	r6, r1
   4b474:	ldr	r0, [pc, #116]	; 4b4f0 <__printf_chk@plt+0x39e30>
   4b478:	mov	r1, r5
   4b47c:	bl	13794 <__printf_chk@plt+0x20d4>
   4b480:	subs	r4, r0, #0
   4b484:	beq	4b4a0 <__printf_chk@plt+0x39de0>
   4b488:	ldr	r3, [r4]
   4b48c:	mov	r1, r6
   4b490:	mov	r0, r4
   4b494:	ldr	r3, [r3, #36]	; 0x24
   4b498:	pop	{r4, r5, r6, lr}
   4b49c:	bx	r3
   4b4a0:	mov	r0, #24
   4b4a4:	bl	5130c <_Znwj@@Base>
   4b4a8:	mov	r4, r0
   4b4ac:	bl	13744 <__printf_chk@plt+0x2084>
   4b4b0:	ldr	r0, [pc, #60]	; 4b4f4 <__printf_chk@plt+0x39e34>
   4b4b4:	mov	r3, #0
   4b4b8:	mov	r2, #49	; 0x31
   4b4bc:	str	r0, [r4]
   4b4c0:	strb	r2, [r4, #8]
   4b4c4:	mov	r1, r5
   4b4c8:	str	r3, [r4, #12]
   4b4cc:	str	r3, [r4, #16]
   4b4d0:	str	r3, [r4, #20]
   4b4d4:	mov	r2, r4
   4b4d8:	ldr	r0, [pc, #16]	; 4b4f0 <__printf_chk@plt+0x39e30>
   4b4dc:	bl	1379c <__printf_chk@plt+0x20dc>
   4b4e0:	b	4b488 <__printf_chk@plt+0x39dc8>
   4b4e4:	mov	r0, r4
   4b4e8:	bl	5135c <_ZdlPv@@Base>
   4b4ec:	bl	11498 <__cxa_end_cleanup@plt>
   4b4f0:	andeq	r5, r8, r8, asr #20
   4b4f4:	andeq	ip, r5, r8, lsl #4
   4b4f8:	push	{r4, r5, r6, lr}
   4b4fc:	sub	sp, sp, #32
   4b500:	ldr	r5, [pc, #176]	; 4b5b8 <__printf_chk@plt+0x39ef8>
   4b504:	mov	r1, r0
   4b508:	mov	r6, r0
   4b50c:	ldr	r3, [r5]
   4b510:	ldr	r0, [pc, #164]	; 4b5bc <__printf_chk@plt+0x39efc>
   4b514:	str	r3, [sp, #28]
   4b518:	bl	13794 <__printf_chk@plt+0x20d4>
   4b51c:	subs	r4, r0, #0
   4b520:	beq	4b540 <__printf_chk@plt+0x39e80>
   4b524:	ldr	r2, [sp, #28]
   4b528:	ldr	r3, [r5]
   4b52c:	mov	r0, r4
   4b530:	cmp	r2, r3
   4b534:	bne	4b5a8 <__printf_chk@plt+0x39ee8>
   4b538:	add	sp, sp, #32
   4b53c:	pop	{r4, r5, r6, pc}
   4b540:	mov	r1, r6
   4b544:	add	r0, sp, #8
   4b548:	bl	4c730 <__printf_chk@plt+0x3b070>
   4b54c:	ldr	r3, [pc, #108]	; 4b5c0 <__printf_chk@plt+0x39f00>
   4b550:	add	r2, sp, #8
   4b554:	str	r3, [sp]
   4b558:	ldr	r1, [pc, #100]	; 4b5c4 <__printf_chk@plt+0x39f04>
   4b55c:	mov	r0, #1024	; 0x400
   4b560:	bl	29f74 <__printf_chk@plt+0x188b4>
   4b564:	mov	r0, #24
   4b568:	bl	5130c <_Znwj@@Base>
   4b56c:	mov	r4, r0
   4b570:	bl	13744 <__printf_chk@plt+0x2084>
   4b574:	ldr	r0, [pc, #76]	; 4b5c8 <__printf_chk@plt+0x39f08>
   4b578:	mov	r3, #0
   4b57c:	mov	r2, #49	; 0x31
   4b580:	str	r0, [r4]
   4b584:	strb	r2, [r4, #8]
   4b588:	mov	r1, r6
   4b58c:	str	r3, [r4, #12]
   4b590:	str	r3, [r4, #16]
   4b594:	str	r3, [r4, #20]
   4b598:	mov	r2, r4
   4b59c:	ldr	r0, [pc, #24]	; 4b5bc <__printf_chk@plt+0x39efc>
   4b5a0:	bl	1379c <__printf_chk@plt+0x20dc>
   4b5a4:	b	4b524 <__printf_chk@plt+0x39e64>
   4b5a8:	bl	1148c <__stack_chk_fail@plt>
   4b5ac:	mov	r0, r4
   4b5b0:	bl	5135c <_ZdlPv@@Base>
   4b5b4:	bl	11498 <__cxa_end_cleanup@plt>
   4b5b8:	andeq	ip, r7, r0, lsl sp
   4b5bc:	andeq	r5, r8, r8, asr #20
   4b5c0:	andeq	r6, r8, r0, lsr #15
   4b5c4:	muleq	r5, r8, ip
   4b5c8:	andeq	ip, r5, r8, lsl #4
   4b5cc:	push	{r4, lr}
   4b5d0:	ldr	r1, [pc, #68]	; 4b61c <__printf_chk@plt+0x39f5c>
   4b5d4:	ldr	r0, [pc, #68]	; 4b620 <__printf_chk@plt+0x39f60>
   4b5d8:	bl	28fdc <__printf_chk@plt+0x1791c>
   4b5dc:	ldr	r1, [pc, #64]	; 4b624 <__printf_chk@plt+0x39f64>
   4b5e0:	ldr	r0, [pc, #64]	; 4b628 <__printf_chk@plt+0x39f68>
   4b5e4:	bl	28fdc <__printf_chk@plt+0x1791c>
   4b5e8:	ldr	r1, [pc, #60]	; 4b62c <__printf_chk@plt+0x39f6c>
   4b5ec:	ldr	r0, [pc, #60]	; 4b630 <__printf_chk@plt+0x39f70>
   4b5f0:	bl	28fdc <__printf_chk@plt+0x1791c>
   4b5f4:	ldr	r1, [pc, #56]	; 4b634 <__printf_chk@plt+0x39f74>
   4b5f8:	ldr	r0, [pc, #56]	; 4b638 <__printf_chk@plt+0x39f78>
   4b5fc:	bl	28fdc <__printf_chk@plt+0x1791c>
   4b600:	ldr	r1, [pc, #52]	; 4b63c <__printf_chk@plt+0x39f7c>
   4b604:	ldr	r0, [pc, #52]	; 4b640 <__printf_chk@plt+0x39f80>
   4b608:	bl	28fdc <__printf_chk@plt+0x1791c>
   4b60c:	ldr	r1, [pc, #48]	; 4b644 <__printf_chk@plt+0x39f84>
   4b610:	ldr	r0, [pc, #48]	; 4b648 <__printf_chk@plt+0x39f88>
   4b614:	pop	{r4, lr}
   4b618:	b	28fdc <__printf_chk@plt+0x1791c>
   4b61c:	muleq	r4, r8, r1
   4b620:	muleq	r5, r4, r4
   4b624:	andeq	sl, r4, ip, asr #28
   4b628:	muleq	r5, r8, r4
   4b62c:	ldrdeq	sl, [r4], -r8
   4b630:	muleq	r5, ip, r4
   4b634:	andeq	fp, r4, r8, asr #3
   4b638:	andeq	ip, r5, r0, lsr #9
   4b63c:	andeq	fp, r4, ip, ror #4
   4b640:	andeq	ip, r5, r4, lsr #9
   4b644:	andeq	fp, r4, r8, lsr #5
   4b648:	andeq	ip, r5, r8, lsr #9
   4b64c:	ldr	r3, [pc, #20]	; 4b668 <__printf_chk@plt+0x39fa8>
   4b650:	push	{r4, lr}
   4b654:	mov	r4, r0
   4b658:	str	r3, [r0]
   4b65c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   4b660:	mov	r0, r4
   4b664:	pop	{r4, pc}
   4b668:	andeq	ip, r5, r8, lsr r2
   4b66c:	ldr	r3, [pc, #40]	; 4b69c <__printf_chk@plt+0x39fdc>
   4b670:	push	{r4, lr}
   4b674:	mov	r4, r0
   4b678:	str	r3, [r0]
   4b67c:	bl	132b0 <__printf_chk@plt+0x1bf0>
   4b680:	mov	r0, r4
   4b684:	bl	5135c <_ZdlPv@@Base>
   4b688:	mov	r0, r4
   4b68c:	pop	{r4, pc}
   4b690:	mov	r0, r4
   4b694:	bl	5135c <_ZdlPv@@Base>
   4b698:	bl	11498 <__cxa_end_cleanup@plt>
   4b69c:	andeq	ip, r5, r8, lsr r2
   4b6a0:	ldr	r3, [pc, #20]	; 4b6bc <__printf_chk@plt+0x39ffc>
   4b6a4:	push	{r4, lr}
   4b6a8:	mov	r4, r0
   4b6ac:	str	r3, [r0]
   4b6b0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   4b6b4:	mov	r0, r4
   4b6b8:	pop	{r4, pc}
   4b6bc:	andeq	ip, r5, r8, lsr r2
   4b6c0:	ldr	r3, [pc, #40]	; 4b6f0 <__printf_chk@plt+0x3a030>
   4b6c4:	push	{r4, lr}
   4b6c8:	mov	r4, r0
   4b6cc:	str	r3, [r0]
   4b6d0:	bl	132b0 <__printf_chk@plt+0x1bf0>
   4b6d4:	mov	r0, r4
   4b6d8:	bl	5135c <_ZdlPv@@Base>
   4b6dc:	mov	r0, r4
   4b6e0:	pop	{r4, pc}
   4b6e4:	mov	r0, r4
   4b6e8:	bl	5135c <_ZdlPv@@Base>
   4b6ec:	bl	11498 <__cxa_end_cleanup@plt>
   4b6f0:	andeq	ip, r5, r8, lsr r2
   4b6f4:	ldr	r3, [pc, #68]	; 4b740 <__printf_chk@plt+0x3a080>
   4b6f8:	push	{r4, r5, r6, lr}
   4b6fc:	mov	r5, r0
   4b700:	ldr	r2, [r3]
   4b704:	mov	r6, r1
   4b708:	cmp	r2, #0
   4b70c:	ldr	r4, [pc, #48]	; 4b744 <__printf_chk@plt+0x3a084>
   4b710:	beq	4b720 <__printf_chk@plt+0x3a060>
   4b714:	ldr	r1, [pc, #44]	; 4b748 <__printf_chk@plt+0x3a088>
   4b718:	ldr	r0, [r4]
   4b71c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   4b720:	mov	r3, r6
   4b724:	mov	r2, r5
   4b728:	ldr	r1, [pc, #28]	; 4b74c <__printf_chk@plt+0x3a08c>
   4b72c:	ldr	r0, [r4]
   4b730:	bl	53714 <_ZdlPv@@Base+0x23b8>
   4b734:	ldr	r0, [r4]
   4b738:	bl	1163c <fflush@plt>
   4b73c:	bl	113f0 <abort@plt>
   4b740:	andeq	r6, r8, ip, ror ip
   4b744:	andeq	r2, r8, r8, lsr #23
   4b748:	andeq	r7, r5, r8, ror #23
   4b74c:	andeq	ip, r5, ip, lsr #9
   4b750:	push	{r4, r5, r6, r7, r8, lr}
   4b754:	mov	r4, #0
   4b758:	ldr	r6, [pc, #164]	; 4b804 <__printf_chk@plt+0x3a144>
   4b75c:	mov	r3, #1
   4b760:	add	r5, r6, #260	; 0x104
   4b764:	str	r3, [r6], #3
   4b768:	bics	r2, r4, #127	; 0x7f
   4b76c:	lsl	r7, r4, #1
   4b770:	uxtb	r3, r4
   4b774:	bne	4b7dc <__printf_chk@plt+0x3a11c>
   4b778:	bl	11510 <__ctype_b_loc@plt>
   4b77c:	ldr	r3, [r0]
   4b780:	mov	r8, r0
   4b784:	ldrh	r3, [r3, r7]
   4b788:	tst	r3, #512	; 0x200
   4b78c:	strbeq	r4, [r5]
   4b790:	beq	4b7a4 <__printf_chk@plt+0x3a0e4>
   4b794:	bl	113fc <__ctype_toupper_loc@plt>
   4b798:	ldr	r3, [r0]
   4b79c:	ldr	r3, [r3, r4, lsl #2]
   4b7a0:	strb	r3, [r5]
   4b7a4:	ldr	r3, [r8]
   4b7a8:	ldrh	r3, [r3, r7]
   4b7ac:	tst	r3, #256	; 0x100
   4b7b0:	beq	4b7f4 <__printf_chk@plt+0x3a134>
   4b7b4:	bl	1166c <__ctype_tolower_loc@plt>
   4b7b8:	add	r5, r5, #1
   4b7bc:	ldr	r3, [r0]
   4b7c0:	ldr	r3, [r3, r4, lsl #2]
   4b7c4:	add	r4, r4, #1
   4b7c8:	bics	r2, r4, #127	; 0x7f
   4b7cc:	strb	r3, [r6, #1]!
   4b7d0:	lsl	r7, r4, #1
   4b7d4:	uxtb	r3, r4
   4b7d8:	beq	4b778 <__printf_chk@plt+0x3a0b8>
   4b7dc:	add	r4, r4, #1
   4b7e0:	cmp	r4, #256	; 0x100
   4b7e4:	strb	r3, [r5], #1
   4b7e8:	strb	r3, [r6, #1]!
   4b7ec:	bne	4b768 <__printf_chk@plt+0x3a0a8>
   4b7f0:	pop	{r4, r5, r6, r7, r8, pc}
   4b7f4:	strb	r4, [r6, #1]!
   4b7f8:	add	r5, r5, #1
   4b7fc:	add	r4, r4, #1
   4b800:	b	4b768 <__printf_chk@plt+0x3a0a8>
   4b804:	andeq	r5, r8, r0, ror sl
   4b808:	sub	r2, r0, #1
   4b80c:	mov	r3, #0
   4b810:	strb	r3, [r2, #1]!
   4b814:	add	r3, r3, #1
   4b818:	cmp	r3, #256	; 0x100
   4b81c:	bne	4b810 <__printf_chk@plt+0x3a150>
   4b820:	bx	lr
   4b824:	bx	lr
   4b828:	ldr	r3, [pc, #28]	; 4b84c <__printf_chk@plt+0x3a18c>
   4b82c:	push	{r4, lr}
   4b830:	mov	r4, r0
   4b834:	ldr	r3, [r3]
   4b838:	cmp	r3, #0
   4b83c:	bne	4b844 <__printf_chk@plt+0x3a184>
   4b840:	bl	4b750 <__printf_chk@plt+0x3a090>
   4b844:	mov	r0, r4
   4b848:	pop	{r4, pc}
   4b84c:	andeq	r5, r8, r0, ror sl
   4b850:	bx	lr
   4b854:	ldr	r2, [r1, #4]
   4b858:	mov	ip, #0
   4b85c:	str	ip, [r0, #24]
   4b860:	push	{lr}		; (str lr, [sp, #-4]!)
   4b864:	ldr	ip, [r1]
   4b868:	ldr	lr, [r1, #24]
   4b86c:	str	r2, [r0, #4]
   4b870:	ldr	r2, [r1, #8]
   4b874:	str	lr, [r0, #24]
   4b878:	str	r2, [r0, #8]
   4b87c:	ldr	r2, [r1, #12]
   4b880:	str	ip, [r0]
   4b884:	str	r2, [r0, #12]
   4b888:	ldr	r2, [r1, #16]
   4b88c:	str	r2, [r0, #16]
   4b890:	pop	{pc}		; (ldr pc, [sp], #4)
   4b894:	ldr	r3, [r0]
   4b898:	ldr	r2, [r1]
   4b89c:	cmp	r3, r2
   4b8a0:	bne	4b8e4 <__printf_chk@plt+0x3a224>
   4b8a4:	sub	r3, r3, #1
   4b8a8:	cmp	r3, #3
   4b8ac:	ldrls	pc, [pc, r3, lsl #2]
   4b8b0:	b	4b964 <__printf_chk@plt+0x3a2a4>
   4b8b4:	andeq	fp, r4, ip, ror #17
   4b8b8:	andeq	fp, r4, r4, asr #17
   4b8bc:	andeq	fp, r4, ip, ror #17
   4b8c0:	andeq	fp, r4, r4, lsr #18
   4b8c4:	ldr	r2, [r0, #4]
   4b8c8:	ldr	r3, [r1, #4]
   4b8cc:	cmp	r2, r3
   4b8d0:	bne	4b8e4 <__printf_chk@plt+0x3a224>
   4b8d4:	ldr	r2, [r0, #8]
   4b8d8:	ldr	r3, [r1, #8]
   4b8dc:	cmp	r2, r3
   4b8e0:	beq	4b93c <__printf_chk@plt+0x3a27c>
   4b8e4:	mov	r0, #0
   4b8e8:	bx	lr
   4b8ec:	ldr	r2, [r0, #4]
   4b8f0:	ldr	r3, [r1, #4]
   4b8f4:	cmp	r2, r3
   4b8f8:	bne	4b8e4 <__printf_chk@plt+0x3a224>
   4b8fc:	ldr	r2, [r0, #8]
   4b900:	ldr	r3, [r1, #8]
   4b904:	cmp	r2, r3
   4b908:	bne	4b8e4 <__printf_chk@plt+0x3a224>
   4b90c:	ldr	r0, [r0, #12]
   4b910:	ldr	r3, [r1, #12]
   4b914:	sub	r0, r0, r3
   4b918:	clz	r0, r0
   4b91c:	lsr	r0, r0, #5
   4b920:	bx	lr
   4b924:	ldr	r0, [r0, #4]
   4b928:	ldr	r3, [r1, #4]
   4b92c:	sub	r0, r0, r3
   4b930:	clz	r0, r0
   4b934:	lsr	r0, r0, #5
   4b938:	bx	lr
   4b93c:	ldr	r2, [r0, #12]
   4b940:	ldr	r3, [r1, #12]
   4b944:	cmp	r2, r3
   4b948:	bne	4b8e4 <__printf_chk@plt+0x3a224>
   4b94c:	ldr	r0, [r0, #16]
   4b950:	ldr	r3, [r1, #16]
   4b954:	sub	r0, r0, r3
   4b958:	clz	r0, r0
   4b95c:	lsr	r0, r0, #5
   4b960:	bx	lr
   4b964:	mov	r0, #1
   4b968:	bx	lr
   4b96c:	push	{r4, lr}
   4b970:	bl	4b894 <__printf_chk@plt+0x3a1d4>
   4b974:	clz	r0, r0
   4b978:	lsr	r0, r0, #5
   4b97c:	pop	{r4, pc}
   4b980:	mov	r3, r0
   4b984:	ldm	r0, {r0, r2}
   4b988:	str	r2, [r1]
   4b98c:	ldr	r2, [r3, #8]
   4b990:	str	r2, [r1, #4]
   4b994:	ldr	r2, [r3, #12]
   4b998:	str	r2, [r1, #8]
   4b99c:	ldr	r3, [r3, #16]
   4b9a0:	str	r3, [r1, #12]
   4b9a4:	bx	lr
   4b9a8:	mov	r3, #0
   4b9ac:	str	r3, [r0]
   4b9b0:	bx	lr
   4b9b4:	ldr	ip, [pc, #40]	; 4b9e4 <__printf_chk@plt+0x3a324>
   4b9b8:	push	{lr}		; (str lr, [sp, #-4]!)
   4b9bc:	cmp	r1, ip
   4b9c0:	movcs	r1, ip
   4b9c4:	cmp	r2, ip
   4b9c8:	movcs	r2, ip
   4b9cc:	cmp	r3, ip
   4b9d0:	movcs	r3, ip
   4b9d4:	mov	lr, #3
   4b9d8:	str	lr, [r0]
   4b9dc:	stmib	r0, {r1, r2, r3}
   4b9e0:	pop	{pc}		; (ldr pc, [sp], #4)
   4b9e4:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4b9e8:	ldr	ip, [pc, #40]	; 4ba18 <__printf_chk@plt+0x3a358>
   4b9ec:	push	{lr}		; (str lr, [sp, #-4]!)
   4b9f0:	cmp	r1, ip
   4b9f4:	movcs	r1, ip
   4b9f8:	cmp	r2, ip
   4b9fc:	movcs	r2, ip
   4ba00:	cmp	r3, ip
   4ba04:	movcs	r3, ip
   4ba08:	mov	lr, #1
   4ba0c:	str	lr, [r0]
   4ba10:	stmib	r0, {r1, r2, r3}
   4ba14:	pop	{pc}		; (ldr pc, [sp], #4)
   4ba18:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4ba1c:	ldr	ip, [pc, #52]	; 4ba58 <__printf_chk@plt+0x3a398>
   4ba20:	push	{r4, lr}
   4ba24:	cmp	r1, ip
   4ba28:	movcs	r1, ip
   4ba2c:	ldr	lr, [sp, #8]
   4ba30:	cmp	r2, ip
   4ba34:	movcs	r2, ip
   4ba38:	cmp	r3, ip
   4ba3c:	movcs	r3, ip
   4ba40:	cmp	lr, ip
   4ba44:	movcc	ip, lr
   4ba48:	mov	r4, #2
   4ba4c:	str	r4, [r0]
   4ba50:	stmib	r0, {r1, r2, r3, ip}
   4ba54:	pop	{r4, pc}
   4ba58:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4ba5c:	ldr	r3, [pc, #20]	; 4ba78 <__printf_chk@plt+0x3a3b8>
   4ba60:	mov	r2, #4
   4ba64:	cmp	r1, r3
   4ba68:	movcs	r1, r3
   4ba6c:	str	r2, [r0]
   4ba70:	str	r1, [r0, #4]
   4ba74:	bx	lr
   4ba78:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4ba7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ba80:	str	r1, [r0]
   4ba84:	ldrb	r1, [r2, #1]
   4ba88:	cmp	r1, #35	; 0x23
   4ba8c:	addne	r2, r2, #1
   4ba90:	movne	r6, #2
   4ba94:	addeq	r2, r2, #2
   4ba98:	moveq	r6, #4
   4ba9c:	cmp	r3, #0
   4baa0:	beq	4bb28 <__printf_chk@plt+0x3a468>
   4baa4:	ldr	r9, [pc, #136]	; 4bb34 <__printf_chk@plt+0x3a474>
   4baa8:	ldr	r8, [pc, #136]	; 4bb38 <__printf_chk@plt+0x3a478>
   4baac:	ldr	r7, [pc, #136]	; 4bb3c <__printf_chk@plt+0x3a47c>
   4bab0:	mov	r4, #1
   4bab4:	mov	r1, #0
   4bab8:	mov	r5, r1
   4babc:	sub	sl, r2, #1
   4bac0:	ldrb	ip, [sl, #1]!
   4bac4:	lsl	lr, r1, #4
   4bac8:	sub	r1, lr, #48	; 0x30
   4bacc:	add	r1, r1, ip
   4bad0:	ldrb	fp, [r9, ip]
   4bad4:	cmp	fp, #0
   4bad8:	beq	4bb2c <__printf_chk@plt+0x3a46c>
   4badc:	ldrb	fp, [r8, ip]
   4bae0:	cmp	fp, #0
   4bae4:	bne	4bb00 <__printf_chk@plt+0x3a440>
   4bae8:	ldrb	fp, [r7, ip]
   4baec:	sub	r1, lr, #87	; 0x57
   4baf0:	sub	lr, lr, #55	; 0x37
   4baf4:	cmp	fp, #0
   4baf8:	add	r1, r1, ip
   4bafc:	addne	r1, lr, ip
   4bb00:	add	r5, r5, #1
   4bb04:	cmp	r6, r5
   4bb08:	bne	4bac0 <__printf_chk@plt+0x3a400>
   4bb0c:	cmp	r6, #2
   4bb10:	addeq	r1, r1, r1, lsl #8
   4bb14:	cmp	r4, r3
   4bb18:	str	r1, [r0, r4, lsl #2]
   4bb1c:	add	r2, r2, r5
   4bb20:	add	r4, r4, #1
   4bb24:	bne	4bab4 <__printf_chk@plt+0x3a3f4>
   4bb28:	mov	fp, #1
   4bb2c:	mov	r0, fp
   4bb30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bb34:	muleq	r8, r8, r3
   4bb38:	muleq	r8, r8, r0
   4bb3c:	muleq	r8, r8, lr
   4bb40:	mov	r3, #3
   4bb44:	mov	r2, r1
   4bb48:	mov	r1, r3
   4bb4c:	b	4ba7c <__printf_chk@plt+0x3a3bc>
   4bb50:	mov	r2, r1
   4bb54:	mov	r3, #3
   4bb58:	mov	r1, #1
   4bb5c:	b	4ba7c <__printf_chk@plt+0x3a3bc>
   4bb60:	mov	r2, r1
   4bb64:	mov	r3, #4
   4bb68:	mov	r1, #2
   4bb6c:	b	4ba7c <__printf_chk@plt+0x3a3bc>
   4bb70:	mov	r2, r1
   4bb74:	mov	r3, #1
   4bb78:	mov	r1, #4
   4bb7c:	b	4ba7c <__printf_chk@plt+0x3a3bc>
   4bb80:	ldr	ip, [r0]
   4bb84:	push	{r4, r5, r6, lr}
   4bb88:	sub	ip, ip, #1
   4bb8c:	cmp	ip, #3
   4bb90:	ldrls	pc, [pc, ip, lsl #2]
   4bb94:	b	4bc88 <__printf_chk@plt+0x3a5c8>
   4bb98:	andeq	fp, r4, ip, asr ip
   4bb9c:	ldrdeq	fp, [r4], -r8
   4bba0:			; <UNDEFINED> instruction: 0x0004bbbc
   4bba4:	andeq	fp, r4, r8, lsr #23
   4bba8:	ldr	r0, [r0, #4]
   4bbac:	str	r0, [r3]
   4bbb0:	str	r0, [r2]
   4bbb4:	str	r0, [r1]
   4bbb8:	pop	{r4, r5, r6, pc}
   4bbbc:	ldr	ip, [r0, #4]
   4bbc0:	str	ip, [r1]
   4bbc4:	ldr	r1, [r0, #8]
   4bbc8:	str	r1, [r2]
   4bbcc:	ldr	r2, [r0, #12]
   4bbd0:	str	r2, [r3]
   4bbd4:	pop	{r4, r5, r6, pc}
   4bbd8:	ldr	ip, [pc, #184]	; 4bc98 <__printf_chk@plt+0x3a5d8>
   4bbdc:	ldr	lr, [r0, #16]
   4bbe0:	ldr	r5, [r0, #4]
   4bbe4:	sub	r6, ip, lr
   4bbe8:	ldr	r4, [pc, #172]	; 4bc9c <__printf_chk@plt+0x3a5dc>
   4bbec:	mul	r5, r5, r6
   4bbf0:	umull	r6, r5, r4, r5
   4bbf4:	add	lr, lr, r5, lsr #15
   4bbf8:	cmp	lr, ip
   4bbfc:	subls	lr, ip, lr
   4bc00:	subhi	lr, ip, ip
   4bc04:	str	lr, [r1]
   4bc08:	ldr	r1, [r0, #16]
   4bc0c:	ldr	lr, [r0, #8]
   4bc10:	sub	r5, ip, r1
   4bc14:	mul	lr, lr, r5
   4bc18:	umull	r5, lr, r4, lr
   4bc1c:	add	r1, r1, lr, lsr #15
   4bc20:	cmp	r1, ip
   4bc24:	subls	r1, ip, r1
   4bc28:	subhi	r1, ip, ip
   4bc2c:	str	r1, [r2]
   4bc30:	ldr	r1, [r0, #16]
   4bc34:	ldr	r2, [r0, #12]
   4bc38:	sub	r0, ip, r1
   4bc3c:	mul	r2, r2, r0
   4bc40:	umull	r0, r2, r4, r2
   4bc44:	add	r2, r1, r2, lsr #15
   4bc48:	cmp	r2, ip
   4bc4c:	subls	ip, ip, r2
   4bc50:	subhi	ip, ip, ip
   4bc54:	str	ip, [r3]
   4bc58:	pop	{r4, r5, r6, pc}
   4bc5c:	ldr	lr, [r0, #4]
   4bc60:	ldr	ip, [pc, #48]	; 4bc98 <__printf_chk@plt+0x3a5d8>
   4bc64:	sub	lr, ip, lr
   4bc68:	str	lr, [r1]
   4bc6c:	ldr	r1, [r0, #8]
   4bc70:	sub	r1, ip, r1
   4bc74:	str	r1, [r2]
   4bc78:	ldr	r2, [r0, #12]
   4bc7c:	sub	ip, ip, r2
   4bc80:	str	ip, [r3]
   4bc84:	pop	{r4, r5, r6, pc}
   4bc88:	ldr	r1, [pc, #16]	; 4bca0 <__printf_chk@plt+0x3a5e0>
   4bc8c:	mov	r0, #256	; 0x100
   4bc90:	pop	{r4, r5, r6, lr}
   4bc94:	b	4b6f4 <__printf_chk@plt+0x3a034>
   4bc98:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4bc9c:	andhi	r8, r0, r1
   4bca0:	ldrdeq	ip, [r5], -r8
   4bca4:	ldr	ip, [r0]
   4bca8:	push	{r4, r5, r6, lr}
   4bcac:	sub	ip, ip, #1
   4bcb0:	cmp	ip, #3
   4bcb4:	ldrls	pc, [pc, ip, lsl #2]
   4bcb8:	b	4bda8 <__printf_chk@plt+0x3a6e8>
   4bcbc:	andeq	fp, r4, ip, lsl #27
   4bcc0:	andeq	fp, r4, r4, lsl sp
   4bcc4:	andeq	fp, r4, r8, ror #25
   4bcc8:	andeq	fp, r4, ip, asr #25
   4bccc:	ldr	r0, [r0, #4]
   4bcd0:	rsb	r0, r0, #65280	; 0xff00
   4bcd4:	add	r0, r0, #255	; 0xff
   4bcd8:	str	r0, [r3]
   4bcdc:	str	r0, [r2]
   4bce0:	str	r0, [r1]
   4bce4:	pop	{r4, r5, r6, pc}
   4bce8:	ldr	lr, [r0, #4]
   4bcec:	ldr	ip, [pc, #196]	; 4bdb8 <__printf_chk@plt+0x3a6f8>
   4bcf0:	sub	lr, ip, lr
   4bcf4:	str	lr, [r1]
   4bcf8:	ldr	r1, [r0, #8]
   4bcfc:	sub	r1, ip, r1
   4bd00:	str	r1, [r2]
   4bd04:	ldr	r2, [r0, #12]
   4bd08:	sub	ip, ip, r2
   4bd0c:	str	ip, [r3]
   4bd10:	pop	{r4, r5, r6, pc}
   4bd14:	ldr	ip, [pc, #156]	; 4bdb8 <__printf_chk@plt+0x3a6f8>
   4bd18:	ldr	lr, [r0, #16]
   4bd1c:	ldr	r5, [r0, #4]
   4bd20:	sub	r6, ip, lr
   4bd24:	ldr	r4, [pc, #144]	; 4bdbc <__printf_chk@plt+0x3a6fc>
   4bd28:	mul	r5, r5, r6
   4bd2c:	umull	r6, r5, r4, r5
   4bd30:	add	lr, lr, r5, lsr #15
   4bd34:	cmp	lr, ip
   4bd38:	movcs	lr, ip
   4bd3c:	str	lr, [r1]
   4bd40:	ldr	r1, [r0, #16]
   4bd44:	ldr	lr, [r0, #8]
   4bd48:	sub	r5, ip, r1
   4bd4c:	mul	lr, lr, r5
   4bd50:	umull	r5, lr, r4, lr
   4bd54:	add	r1, r1, lr, lsr #15
   4bd58:	cmp	r1, ip
   4bd5c:	movcs	r1, ip
   4bd60:	str	r1, [r2]
   4bd64:	ldr	r2, [r0, #16]
   4bd68:	ldr	r1, [r0, #12]
   4bd6c:	sub	r0, ip, r2
   4bd70:	mul	r1, r1, r0
   4bd74:	umull	r0, r1, r4, r1
   4bd78:	add	r2, r2, r1, lsr #15
   4bd7c:	cmp	r2, ip
   4bd80:	movcs	r2, ip
   4bd84:	str	r2, [r3]
   4bd88:	pop	{r4, r5, r6, pc}
   4bd8c:	ldr	ip, [r0, #4]
   4bd90:	str	ip, [r1]
   4bd94:	ldr	r1, [r0, #8]
   4bd98:	str	r1, [r2]
   4bd9c:	ldr	r2, [r0, #12]
   4bda0:	str	r2, [r3]
   4bda4:	pop	{r4, r5, r6, pc}
   4bda8:	ldr	r1, [pc, #16]	; 4bdc0 <__printf_chk@plt+0x3a700>
   4bdac:	ldr	r0, [pc, #16]	; 4bdc4 <__printf_chk@plt+0x3a704>
   4bdb0:	pop	{r4, r5, r6, lr}
   4bdb4:	b	4b6f4 <__printf_chk@plt+0x3a034>
   4bdb8:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4bdbc:	andhi	r8, r0, r1
   4bdc0:	ldrdeq	ip, [r5], -r8
   4bdc4:	andeq	r0, r0, pc, lsl r1
   4bdc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4bdcc:	mov	r5, r1
   4bdd0:	ldr	r1, [r0]
   4bdd4:	mov	r4, r0
   4bdd8:	sub	r1, r1, #1
   4bddc:	mov	r6, r2
   4bde0:	mov	r8, r3
   4bde4:	ldr	r7, [sp, #32]
   4bde8:	cmp	r1, #3
   4bdec:	ldrls	pc, [pc, r1, lsl #2]
   4bdf0:	b	4bf74 <__printf_chk@plt+0x3a8b4>
   4bdf4:	andeq	fp, r4, r8, ror #29
   4bdf8:	andeq	fp, r4, r4, asr #29
   4bdfc:	andeq	fp, r4, r8, lsr #28
   4be00:	andeq	fp, r4, r4, lsl #28
   4be04:	mov	r3, #0
   4be08:	str	r3, [r8]
   4be0c:	str	r3, [r2]
   4be10:	str	r3, [r5]
   4be14:	ldr	r3, [r0, #4]
   4be18:	rsb	r3, r3, #65280	; 0xff00
   4be1c:	add	r3, r3, #255	; 0xff
   4be20:	str	r3, [r7]
   4be24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4be28:	ldr	r9, [pc, #340]	; 4bf84 <__printf_chk@plt+0x3a8c4>
   4be2c:	ldr	r1, [r0, #4]
   4be30:	ldr	r2, [r0, #8]
   4be34:	sub	r1, r9, r1
   4be38:	sub	r2, r9, r2
   4be3c:	ldr	r3, [r0, #12]
   4be40:	cmp	r1, r2
   4be44:	movcs	r1, r2
   4be48:	sub	r3, r9, r3
   4be4c:	cmp	r1, r3
   4be50:	movcs	r1, r3
   4be54:	cmp	r1, r9
   4be58:	str	r1, [r7]
   4be5c:	beq	4bf60 <__printf_chk@plt+0x3a8a0>
   4be60:	ldr	r0, [r0, #4]
   4be64:	ldr	sl, [pc, #284]	; 4bf88 <__printf_chk@plt+0x3a8c8>
   4be68:	add	r0, r1, r0
   4be6c:	sub	r1, r9, r1
   4be70:	sub	r0, r0, r0, lsl #16
   4be74:	add	r0, r0, sl
   4be78:	bl	11540 <__aeabi_uidiv@plt>
   4be7c:	str	r0, [r5]
   4be80:	ldr	r3, [r4, #8]
   4be84:	ldr	r0, [r7]
   4be88:	sub	r1, r9, r0
   4be8c:	add	r0, r0, r3
   4be90:	sub	r0, r0, r0, lsl #16
   4be94:	add	r0, r0, sl
   4be98:	bl	11540 <__aeabi_uidiv@plt>
   4be9c:	str	r0, [r6]
   4bea0:	ldr	r0, [r7]
   4bea4:	ldr	r3, [r4, #12]
   4bea8:	sub	r1, r9, r0
   4beac:	add	r0, r0, r3
   4beb0:	sub	r0, r0, r0, lsl #16
   4beb4:	add	r0, r0, sl
   4beb8:	bl	11540 <__aeabi_uidiv@plt>
   4bebc:	str	r0, [r8]
   4bec0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4bec4:	ldr	r3, [r0, #4]
   4bec8:	str	r3, [r5]
   4becc:	ldr	r3, [r0, #8]
   4bed0:	str	r3, [r2]
   4bed4:	ldr	r3, [r0, #12]
   4bed8:	str	r3, [r8]
   4bedc:	ldr	r3, [r0, #16]
   4bee0:	str	r3, [r7]
   4bee4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4bee8:	ldmib	r0, {r0, r2, r3}
   4beec:	ldr	r9, [pc, #144]	; 4bf84 <__printf_chk@plt+0x3a8c4>
   4bef0:	cmp	r0, r2
   4bef4:	movcs	r0, r2
   4bef8:	cmp	r0, r3
   4befc:	movcs	r0, r3
   4bf00:	cmp	r0, r9
   4bf04:	str	r0, [r7]
   4bf08:	beq	4bf60 <__printf_chk@plt+0x3a8a0>
   4bf0c:	ldr	r3, [r4, #4]
   4bf10:	sub	r1, r9, r0
   4bf14:	sub	r0, r3, r0
   4bf18:	rsb	r0, r0, r0, lsl #16
   4bf1c:	bl	11540 <__aeabi_uidiv@plt>
   4bf20:	str	r0, [r5]
   4bf24:	ldr	r3, [r7]
   4bf28:	ldr	r0, [r4, #8]
   4bf2c:	sub	r1, r9, r3
   4bf30:	sub	r0, r0, r3
   4bf34:	rsb	r0, r0, r0, lsl #16
   4bf38:	bl	11540 <__aeabi_uidiv@plt>
   4bf3c:	str	r0, [r6]
   4bf40:	ldr	r3, [r7]
   4bf44:	ldr	r0, [r4, #12]
   4bf48:	sub	r1, r9, r3
   4bf4c:	sub	r0, r0, r3
   4bf50:	rsb	r0, r0, r0, lsl #16
   4bf54:	bl	11540 <__aeabi_uidiv@plt>
   4bf58:	str	r0, [r8]
   4bf5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4bf60:	ldr	r3, [pc, #28]	; 4bf84 <__printf_chk@plt+0x3a8c4>
   4bf64:	str	r3, [r5]
   4bf68:	str	r3, [r6]
   4bf6c:	str	r3, [r8]
   4bf70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4bf74:	ldr	r1, [pc, #16]	; 4bf8c <__printf_chk@plt+0x3a8cc>
   4bf78:	ldr	r0, [pc, #16]	; 4bf90 <__printf_chk@plt+0x3a8d0>
   4bf7c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4bf80:	b	4b6f4 <__printf_chk@plt+0x3a034>
   4bf84:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4bf88:			; <UNDEFINED> instruction: 0xfffe0001
   4bf8c:	ldrdeq	ip, [r5], -r8
   4bf90:	andeq	r0, r0, r1, asr r1
   4bf94:	ldr	r3, [r0]
   4bf98:	push	{r4, lr}
   4bf9c:	sub	r3, r3, #1
   4bfa0:	cmp	r3, #3
   4bfa4:	ldrls	pc, [pc, r3, lsl #2]
   4bfa8:	b	4c0b4 <__printf_chk@plt+0x3a9f4>
   4bfac:	andeq	ip, r4, r8, rrx
   4bfb0:	andeq	ip, r4, r0, lsl r0
   4bfb4:	andeq	fp, r4, r8, asr #31
   4bfb8:			; <UNDEFINED> instruction: 0x0004bfbc
   4bfbc:	ldr	r3, [r0, #4]
   4bfc0:	str	r3, [r1]
   4bfc4:	pop	{r4, pc}
   4bfc8:	ldr	r3, [r0, #8]
   4bfcc:	ldr	ip, [r0, #4]
   4bfd0:	ldr	r2, [r0, #12]
   4bfd4:	add	r0, r3, r3, lsl #2
   4bfd8:	rsb	lr, ip, ip, lsl #3
   4bfdc:	add	r0, r0, r0, lsl #2
   4bfe0:	rsb	ip, ip, lr, lsl #4
   4bfe4:	add	r3, r3, r0, lsl #2
   4bfe8:	add	r0, r2, r2, lsl #3
   4bfec:	rsb	r3, r3, r3, lsl #3
   4bff0:	rsb	r2, r2, r0, lsl #3
   4bff4:	add	r3, r3, ip, lsl #1
   4bff8:	ldr	r0, [pc, #196]	; 4c0c4 <__printf_chk@plt+0x3aa04>
   4bffc:	add	r3, r3, r2
   4c000:	umull	r2, r3, r0, r3
   4c004:	lsr	r3, r3, #6
   4c008:	str	r3, [r1]
   4c00c:	pop	{r4, pc}
   4c010:	ldr	r3, [r0, #8]
   4c014:	ldr	lr, [r0, #4]
   4c018:	ldr	ip, [r0, #12]
   4c01c:	add	r4, r3, r3, lsl #2
   4c020:	ldr	r2, [r0, #16]
   4c024:	add	r4, r4, r4, lsl #2
   4c028:	rsb	r0, lr, lr, lsl #3
   4c02c:	add	r3, r3, r4, lsl #2
   4c030:	rsb	lr, lr, r0, lsl #4
   4c034:	add	r0, ip, ip, lsl #3
   4c038:	rsb	r3, r3, r3, lsl #3
   4c03c:	rsb	ip, ip, r0, lsl #3
   4c040:	add	r3, r3, lr, lsl #1
   4c044:	ldr	lr, [pc, #120]	; 4c0c4 <__printf_chk@plt+0x3aa04>
   4c048:	add	r3, r3, ip
   4c04c:	ldr	r0, [pc, #116]	; 4c0c8 <__printf_chk@plt+0x3aa08>
   4c050:	umull	ip, r3, lr, r3
   4c054:	sub	r2, r0, r2
   4c058:	sub	r3, r0, r3, lsr #6
   4c05c:	mul	r3, r2, r3
   4c060:	str	r3, [r1]
   4c064:	pop	{r4, pc}
   4c068:	ldr	r3, [r0, #8]
   4c06c:	ldr	ip, [r0, #4]
   4c070:	ldr	r2, [r0, #12]
   4c074:	add	r0, r3, r3, lsl #2
   4c078:	rsb	lr, ip, ip, lsl #3
   4c07c:	add	r0, r0, r0, lsl #2
   4c080:	rsb	ip, ip, lr, lsl #4
   4c084:	add	r3, r3, r0, lsl #2
   4c088:	add	r0, r2, r2, lsl #3
   4c08c:	rsb	r3, r3, r3, lsl #3
   4c090:	rsb	r2, r2, r0, lsl #3
   4c094:	add	r3, r3, ip, lsl #1
   4c098:	ldr	r0, [pc, #36]	; 4c0c4 <__printf_chk@plt+0x3aa04>
   4c09c:	add	r3, r3, r2
   4c0a0:	ldr	r2, [pc, #32]	; 4c0c8 <__printf_chk@plt+0x3aa08>
   4c0a4:	umull	r0, r3, r0, r3
   4c0a8:	sub	r3, r2, r3, lsr #6
   4c0ac:	str	r3, [r1]
   4c0b0:	pop	{r4, pc}
   4c0b4:	ldr	r1, [pc, #16]	; 4c0cc <__printf_chk@plt+0x3aa0c>
   4c0b8:	ldr	r0, [pc, #16]	; 4c0d0 <__printf_chk@plt+0x3aa10>
   4c0bc:	pop	{r4, lr}
   4c0c0:	b	4b6f4 <__printf_chk@plt+0x3a034>
   4c0c4:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   4c0c8:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4c0cc:	ldrdeq	ip, [r5], -r8
   4c0d0:	andeq	r0, r0, sl, ror #2
   4c0d4:	push	{r4, r5, lr}
   4c0d8:	mov	r4, r0
   4c0dc:	sub	sp, sp, #36	; 0x24
   4c0e0:	mov	r0, #30
   4c0e4:	bl	113d8 <_Znaj@plt>
   4c0e8:	ldr	r3, [r4]
   4c0ec:	mov	r5, r0
   4c0f0:	cmp	r3, #4
   4c0f4:	ldrls	pc, [pc, r3, lsl #2]
   4c0f8:	b	4c158 <__printf_chk@plt+0x3aa98>
   4c0fc:	muleq	r4, r4, r1
   4c100:	andeq	ip, r4, r0, lsl r1
   4c104:			; <UNDEFINED> instruction: 0x0004c1b0
   4c108:	andeq	ip, r4, r0, lsl r2
   4c10c:	andeq	ip, r4, r4, ror #2
   4c110:	vldr	s8, [r4, #12]
   4c114:	vldr	s10, [r4, #8]
   4c118:	vldr	s12, [r4, #4]
   4c11c:	vldr	d7, [pc, #276]	; 4c238 <__printf_chk@plt+0x3ab78>
   4c120:	vcvt.f64.u32	d4, s8
   4c124:	vcvt.f64.u32	d5, s10
   4c128:	vcvt.f64.u32	d6, s12
   4c12c:	ldr	r3, [pc, #268]	; 4c240 <__printf_chk@plt+0x3ab80>
   4c130:	vdiv.f64	d3, d4, d7
   4c134:	mov	r2, #30
   4c138:	mov	r1, #1
   4c13c:	mov	r0, r5
   4c140:	vdiv.f64	d4, d5, d7
   4c144:	vstr	d3, [sp, #16]
   4c148:	vdiv.f64	d5, d6, d7
   4c14c:	vstr	d4, [sp, #8]
   4c150:	vstr	d5, [sp]
   4c154:	bl	11660 <__sprintf_chk@plt>
   4c158:	mov	r0, r5
   4c15c:	add	sp, sp, #36	; 0x24
   4c160:	pop	{r4, r5, pc}
   4c164:	vldr	s14, [r4, #4]
   4c168:	vldr	d5, [pc, #200]	; 4c238 <__printf_chk@plt+0x3ab78>
   4c16c:	ldr	r3, [pc, #208]	; 4c244 <__printf_chk@plt+0x3ab84>
   4c170:	mov	r2, #30
   4c174:	vcvt.f64.u32	d7, s14
   4c178:	mov	r1, #1
   4c17c:	vdiv.f64	d6, d7, d5
   4c180:	vstr	d6, [sp]
   4c184:	bl	11660 <__sprintf_chk@plt>
   4c188:	mov	r0, r5
   4c18c:	add	sp, sp, #36	; 0x24
   4c190:	pop	{r4, r5, pc}
   4c194:	ldr	r3, [pc, #172]	; 4c248 <__printf_chk@plt+0x3ab88>
   4c198:	ldm	r3!, {r0, r1}
   4c19c:	str	r0, [r5]
   4c1a0:	str	r1, [r5, #4]
   4c1a4:	mov	r0, r5
   4c1a8:	add	sp, sp, #36	; 0x24
   4c1ac:	pop	{r4, r5, pc}
   4c1b0:	vldr	s6, [r4, #16]
   4c1b4:	vldr	s8, [r4, #12]
   4c1b8:	vldr	s10, [r4, #8]
   4c1bc:	vldr	s12, [r4, #4]
   4c1c0:	vcvt.f64.u32	d3, s6
   4c1c4:	vcvt.f64.u32	d4, s8
   4c1c8:	vcvt.f64.u32	d5, s10
   4c1cc:	vcvt.f64.u32	d6, s12
   4c1d0:	vldr	d7, [pc, #96]	; 4c238 <__printf_chk@plt+0x3ab78>
   4c1d4:	ldr	r3, [pc, #112]	; 4c24c <__printf_chk@plt+0x3ab8c>
   4c1d8:	mov	r2, #30
   4c1dc:	mov	r1, #1
   4c1e0:	vdiv.f64	d2, d3, d7
   4c1e4:	vdiv.f64	d3, d4, d7
   4c1e8:	vstr	d2, [sp, #24]
   4c1ec:	vdiv.f64	d4, d5, d7
   4c1f0:	vstr	d3, [sp, #16]
   4c1f4:	vdiv.f64	d5, d6, d7
   4c1f8:	vstr	d4, [sp, #8]
   4c1fc:	vstr	d5, [sp]
   4c200:	bl	11660 <__sprintf_chk@plt>
   4c204:	mov	r0, r5
   4c208:	add	sp, sp, #36	; 0x24
   4c20c:	pop	{r4, r5, pc}
   4c210:	vldr	s8, [r4, #12]
   4c214:	vldr	s10, [r4, #8]
   4c218:	vldr	s12, [r4, #4]
   4c21c:	vldr	d7, [pc, #20]	; 4c238 <__printf_chk@plt+0x3ab78>
   4c220:	vcvt.f64.u32	d4, s8
   4c224:	vcvt.f64.u32	d5, s10
   4c228:	vcvt.f64.u32	d6, s12
   4c22c:	ldr	r3, [pc, #28]	; 4c250 <__printf_chk@plt+0x3ab90>
   4c230:	b	4c130 <__printf_chk@plt+0x3aa70>
   4c234:	nop			; (mov r0, r0)
   4c238:	andeq	r0, r0, r0
   4c23c:	rscmi	pc, pc, r0, ror #31
   4c240:	andeq	ip, r5, r4, lsl r5
   4c244:	andeq	ip, r5, ip, asr #10
   4c248:			; <UNDEFINED> instruction: 0x000597bc
   4c24c:	andeq	ip, r5, ip, lsr #10
   4c250:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   4c254:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c258:	sub	sp, sp, #28
   4c25c:	ldr	r6, [pc, #596]	; 4c4b8 <__printf_chk@plt+0x3adf8>
   4c260:	mov	r4, #0
   4c264:	add	r3, r6, #1792	; 0x700
   4c268:	add	r2, r6, #2048	; 0x800
   4c26c:	add	r3, r3, #4
   4c270:	add	r7, r6, #1024	; 0x400
   4c274:	add	r9, r6, #1280	; 0x500
   4c278:	add	r8, r6, #1536	; 0x600
   4c27c:	add	r0, r6, #2304	; 0x900
   4c280:	str	r3, [sp, #8]
   4c284:	add	r3, r2, #4
   4c288:	add	ip, r6, #2560	; 0xa00
   4c28c:	mov	r2, r6
   4c290:	str	r3, [sp, #12]
   4c294:	add	fp, r6, #260	; 0x104
   4c298:	add	r3, r0, #4
   4c29c:	add	sl, r6, #516	; 0x204
   4c2a0:	add	r7, r7, #4
   4c2a4:	add	r9, r9, #4
   4c2a8:	add	r8, r8, #4
   4c2ac:	add	r6, r6, #772	; 0x304
   4c2b0:	mov	r5, r4
   4c2b4:	mov	r1, #1
   4c2b8:	str	r3, [sp, #16]
   4c2bc:	add	r3, ip, #4
   4c2c0:	str	r3, [sp, #4]
   4c2c4:	str	r1, [r2], #3
   4c2c8:	bics	r1, r4, #127	; 0x7f
   4c2cc:	bne	4c3f0 <__printf_chk@plt+0x3ad30>
   4c2d0:	str	r2, [sp, #20]
   4c2d4:	bl	11510 <__ctype_b_loc@plt>
   4c2d8:	lsl	r1, r4, #1
   4c2dc:	mov	r3, #1
   4c2e0:	ldr	r2, [sp, #20]
   4c2e4:	ldr	ip, [r0]
   4c2e8:	ldrh	ip, [ip, r1]
   4c2ec:	ands	ip, ip, #1024	; 0x400
   4c2f0:	strbne	r3, [fp]
   4c2f4:	strbeq	ip, [fp]
   4c2f8:	ldr	ip, [r0]
   4c2fc:	ldrh	ip, [ip, r1]
   4c300:	ands	ip, ip, #256	; 0x100
   4c304:	strbne	r3, [sl]
   4c308:	strbeq	ip, [sl]
   4c30c:	ldr	ip, [r0]
   4c310:	ldrh	ip, [ip, r1]
   4c314:	ands	ip, ip, #512	; 0x200
   4c318:	strbeq	ip, [r6]
   4c31c:	sub	ip, r4, #48	; 0x30
   4c320:	strbne	r3, [r6]
   4c324:	cmp	ip, #9
   4c328:	bls	4c4b0 <__printf_chk@plt+0x3adf0>
   4c32c:	strb	r5, [r7]
   4c330:	ldr	ip, [r0]
   4c334:	ldrh	ip, [ip, r1]
   4c338:	ands	ip, ip, #4096	; 0x1000
   4c33c:	bne	4c484 <__printf_chk@plt+0x3adc4>
   4c340:	ldr	lr, [sp, #8]
   4c344:	strb	ip, [lr, r4]
   4c348:	ldr	ip, [r0]
   4c34c:	ldrh	ip, [ip, r1]
   4c350:	ands	ip, ip, #8192	; 0x2000
   4c354:	bne	4c49c <__printf_chk@plt+0x3addc>
   4c358:	strb	ip, [r9]
   4c35c:	ldr	ip, [r0]
   4c360:	ldrh	ip, [ip, r1]
   4c364:	ands	ip, ip, #4
   4c368:	bne	4c464 <__printf_chk@plt+0x3ada4>
   4c36c:	ldr	lr, [sp, #12]
   4c370:	strb	ip, [lr, r4]
   4c374:	ldr	ip, [r0]
   4c378:	ldrh	ip, [ip, r1]
   4c37c:	ands	ip, ip, #8
   4c380:	bne	4c47c <__printf_chk@plt+0x3adbc>
   4c384:	strb	ip, [r8]
   4c388:	ldr	ip, [r0]
   4c38c:	ldrh	ip, [ip, r1]
   4c390:	ands	ip, ip, #16384	; 0x4000
   4c394:	bne	4c440 <__printf_chk@plt+0x3ad80>
   4c398:	ldr	lr, [sp, #16]
   4c39c:	strb	ip, [lr, r4]
   4c3a0:	ldr	lr, [r0]
   4c3a4:	ldrsh	lr, [lr, r1]
   4c3a8:	cmp	lr, #0
   4c3ac:	blt	4c4a4 <__printf_chk@plt+0x3ade4>
   4c3b0:	ldr	lr, [sp, #4]
   4c3b4:	strb	ip, [lr, r4]
   4c3b8:	ldr	r0, [r0]
   4c3bc:	add	r4, r4, #1
   4c3c0:	add	fp, fp, #1
   4c3c4:	ldrh	r1, [r0, r1]
   4c3c8:	add	sl, sl, #1
   4c3cc:	add	r6, r6, #1
   4c3d0:	add	r7, r7, #1
   4c3d4:	lsr	r1, r1, #1
   4c3d8:	and	r1, r1, #1
   4c3dc:	strb	r1, [r2, #1]!
   4c3e0:	bics	r1, r4, #127	; 0x7f
   4c3e4:	add	r9, r9, #1
   4c3e8:	add	r8, r8, #1
   4c3ec:	beq	4c2d0 <__printf_chk@plt+0x3ac10>
   4c3f0:	ldr	r1, [sp, #8]
   4c3f4:	strb	r5, [fp], #1
   4c3f8:	strb	r5, [sl], #1
   4c3fc:	strb	r5, [r4, r1]
   4c400:	ldr	r1, [sp, #12]
   4c404:	strb	r5, [r6], #1
   4c408:	strb	r5, [r7], #1
   4c40c:	strb	r5, [r4, r1]
   4c410:	ldr	r1, [sp, #16]
   4c414:	strb	r5, [r9], #1
   4c418:	strb	r5, [r8], #1
   4c41c:	strb	r5, [r4, r1]
   4c420:	ldr	r1, [sp, #4]
   4c424:	strb	r5, [r2, #1]!
   4c428:	strb	r5, [r4, r1]
   4c42c:	add	r4, r4, #1
   4c430:	cmp	r4, #256	; 0x100
   4c434:	bne	4c2c8 <__printf_chk@plt+0x3ac08>
   4c438:	add	sp, sp, #28
   4c43c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c440:	ldr	ip, [sp, #16]
   4c444:	strb	r3, [ip, r4]
   4c448:	ldr	ip, [r0]
   4c44c:	ldrsh	ip, [ip, r1]
   4c450:	cmp	ip, #0
   4c454:	blt	4c4a4 <__printf_chk@plt+0x3ade4>
   4c458:	ldr	ip, [sp, #4]
   4c45c:	strb	r5, [ip, r4]
   4c460:	b	4c3b8 <__printf_chk@plt+0x3acf8>
   4c464:	ldr	ip, [sp, #12]
   4c468:	strb	r3, [ip, r4]
   4c46c:	ldr	ip, [r0]
   4c470:	ldrh	ip, [ip, r1]
   4c474:	ands	ip, ip, #8
   4c478:	beq	4c384 <__printf_chk@plt+0x3acc4>
   4c47c:	strb	r3, [r8]
   4c480:	b	4c388 <__printf_chk@plt+0x3acc8>
   4c484:	ldr	ip, [sp, #8]
   4c488:	strb	r3, [ip, r4]
   4c48c:	ldr	ip, [r0]
   4c490:	ldrh	ip, [ip, r1]
   4c494:	ands	ip, ip, #8192	; 0x2000
   4c498:	beq	4c358 <__printf_chk@plt+0x3ac98>
   4c49c:	strb	r3, [r9]
   4c4a0:	b	4c35c <__printf_chk@plt+0x3ac9c>
   4c4a4:	ldr	ip, [sp, #4]
   4c4a8:	strb	r3, [ip, r4]
   4c4ac:	b	4c3b8 <__printf_chk@plt+0x3acf8>
   4c4b0:	strb	r3, [r7]
   4c4b4:	b	4c330 <__printf_chk@plt+0x3ac70>
   4c4b8:	muleq	r8, r4, ip
   4c4bc:	sub	r3, r0, #1
   4c4c0:	add	r2, r0, #255	; 0xff
   4c4c4:	mov	r1, #0
   4c4c8:	strb	r1, [r3, #1]!
   4c4cc:	cmp	r3, r2
   4c4d0:	bne	4c4c8 <__printf_chk@plt+0x3ae08>
   4c4d4:	bx	lr
   4c4d8:	sub	r3, r0, #1
   4c4dc:	add	r1, r0, #255	; 0xff
   4c4e0:	mov	r2, #0
   4c4e4:	strb	r2, [r3, #1]!
   4c4e8:	cmp	r3, r1
   4c4ec:	bne	4c4e4 <__printf_chk@plt+0x3ae24>
   4c4f0:	bx	lr
   4c4f4:	sub	r3, r0, #1
   4c4f8:	add	ip, r0, #255	; 0xff
   4c4fc:	mov	r2, #0
   4c500:	strb	r2, [r3, #1]!
   4c504:	cmp	r3, ip
   4c508:	bne	4c500 <__printf_chk@plt+0x3ae40>
   4c50c:	ldrb	r3, [r1]
   4c510:	cmp	r3, #0
   4c514:	bxeq	lr
   4c518:	mov	r2, #1
   4c51c:	strb	r2, [r0, r3]
   4c520:	ldrb	r3, [r1, #1]!
   4c524:	cmp	r3, #0
   4c528:	bne	4c51c <__printf_chk@plt+0x3ae5c>
   4c52c:	bx	lr
   4c530:	sub	r3, r0, #1
   4c534:	add	ip, r0, #255	; 0xff
   4c538:	mov	r2, #0
   4c53c:	strb	r2, [r3, #1]!
   4c540:	cmp	r3, ip
   4c544:	bne	4c53c <__printf_chk@plt+0x3ae7c>
   4c548:	ldrb	r3, [r1]
   4c54c:	cmp	r3, #0
   4c550:	bxeq	lr
   4c554:	mov	r2, #1
   4c558:	strb	r2, [r0, r3]
   4c55c:	ldrb	r3, [r1, #1]!
   4c560:	cmp	r3, #0
   4c564:	bne	4c558 <__printf_chk@plt+0x3ae98>
   4c568:	bx	lr
   4c56c:	bx	lr
   4c570:	push	{lr}		; (str lr, [sp, #-4]!)
   4c574:	sub	r1, r1, #1
   4c578:	mov	r3, r0
   4c57c:	add	ip, r0, #256	; 0x100
   4c580:	mov	lr, #1
   4c584:	ldrb	r2, [r1, #1]!
   4c588:	add	r3, r3, #1
   4c58c:	cmp	r2, #0
   4c590:	strbne	lr, [r3, #-1]
   4c594:	cmp	r3, ip
   4c598:	bne	4c584 <__printf_chk@plt+0x3aec4>
   4c59c:	pop	{pc}		; (ldr pc, [sp], #4)
   4c5a0:	ldr	r3, [pc, #28]	; 4c5c4 <__printf_chk@plt+0x3af04>
   4c5a4:	push	{r4, lr}
   4c5a8:	mov	r4, r0
   4c5ac:	ldr	r3, [r3]
   4c5b0:	cmp	r3, #0
   4c5b4:	bne	4c5bc <__printf_chk@plt+0x3aefc>
   4c5b8:	bl	4c254 <__printf_chk@plt+0x3ab94>
   4c5bc:	mov	r0, r4
   4c5c0:	pop	{r4, pc}
   4c5c4:	muleq	r8, r4, ip
   4c5c8:	push	{r4, r5, r6, r7, lr}
   4c5cc:	sub	sp, sp, #36	; 0x24
   4c5d0:	ldr	r4, [pc, #276]	; 4c6ec <__printf_chk@plt+0x3b02c>
   4c5d4:	ldr	r0, [pc, #276]	; 4c6f0 <__printf_chk@plt+0x3b030>
   4c5d8:	ldr	r3, [r4]
   4c5dc:	str	r3, [sp, #28]
   4c5e0:	bl	11684 <getenv@plt>
   4c5e4:	subs	r6, r0, #0
   4c5e8:	beq	4c658 <__printf_chk@plt+0x3af98>
   4c5ec:	bl	1160c <__errno_location@plt>
   4c5f0:	mov	r3, #0
   4c5f4:	mov	r2, #10
   4c5f8:	add	r1, sp, #4
   4c5fc:	mov	r7, r0
   4c600:	str	r3, [r0]
   4c604:	mov	r0, r6
   4c608:	bl	11354 <strtol@plt>
   4c60c:	mov	r5, r0
   4c610:	ldr	r0, [r7]
   4c614:	cmp	r0, #34	; 0x22
   4c618:	beq	4c664 <__printf_chk@plt+0x3afa4>
   4c61c:	cmp	r0, #0
   4c620:	bne	4c670 <__printf_chk@plt+0x3afb0>
   4c624:	ldr	r1, [sp, #4]
   4c628:	cmp	r1, r6
   4c62c:	beq	4c6c0 <__printf_chk@plt+0x3b000>
   4c630:	ldrb	r3, [r1]
   4c634:	cmp	r3, #0
   4c638:	bne	4c6a0 <__printf_chk@plt+0x3afe0>
   4c63c:	ldr	r2, [sp, #28]
   4c640:	ldr	r3, [r4]
   4c644:	mov	r0, r5
   4c648:	cmp	r2, r3
   4c64c:	bne	4c6e8 <__printf_chk@plt+0x3b028>
   4c650:	add	sp, sp, #36	; 0x24
   4c654:	pop	{r4, r5, r6, r7, pc}
   4c658:	bl	11600 <time@plt>
   4c65c:	mov	r5, r0
   4c660:	b	4c63c <__printf_chk@plt+0x3af7c>
   4c664:	sub	r3, r5, #-2147483647	; 0x80000001
   4c668:	cmn	r3, #3
   4c66c:	bhi	4c678 <__printf_chk@plt+0x3afb8>
   4c670:	cmp	r5, #0
   4c674:	bne	4c624 <__printf_chk@plt+0x3af64>
   4c678:	bl	113a8 <strerror@plt>
   4c67c:	mov	r1, r0
   4c680:	add	r0, sp, #8
   4c684:	bl	4c730 <__printf_chk@plt+0x3b070>
   4c688:	ldr	r3, [pc, #100]	; 4c6f4 <__printf_chk@plt+0x3b034>
   4c68c:	add	r1, sp, #8
   4c690:	mov	r2, r3
   4c694:	ldr	r0, [pc, #92]	; 4c6f8 <__printf_chk@plt+0x3b038>
   4c698:	bl	2a00c <__printf_chk@plt+0x1894c>
   4c69c:	b	4c624 <__printf_chk@plt+0x3af64>
   4c6a0:	add	r0, sp, #8
   4c6a4:	bl	4c730 <__printf_chk@plt+0x3b070>
   4c6a8:	ldr	r3, [pc, #68]	; 4c6f4 <__printf_chk@plt+0x3b034>
   4c6ac:	add	r1, sp, #8
   4c6b0:	mov	r2, r3
   4c6b4:	ldr	r0, [pc, #64]	; 4c6fc <__printf_chk@plt+0x3b03c>
   4c6b8:	bl	2a00c <__printf_chk@plt+0x1894c>
   4c6bc:	b	4c63c <__printf_chk@plt+0x3af7c>
   4c6c0:	mov	r1, r6
   4c6c4:	add	r0, sp, #8
   4c6c8:	bl	4c730 <__printf_chk@plt+0x3b070>
   4c6cc:	ldr	r3, [pc, #32]	; 4c6f4 <__printf_chk@plt+0x3b034>
   4c6d0:	add	r1, sp, #8
   4c6d4:	mov	r2, r3
   4c6d8:	ldr	r0, [pc, #32]	; 4c700 <__printf_chk@plt+0x3b040>
   4c6dc:	bl	2a00c <__printf_chk@plt+0x1894c>
   4c6e0:	ldr	r1, [sp, #4]
   4c6e4:	b	4c630 <__printf_chk@plt+0x3af70>
   4c6e8:	bl	1148c <__stack_chk_fail@plt>
   4c6ec:	andeq	ip, r7, r0, lsl sp
   4c6f0:	andeq	ip, r5, r8, asr r5
   4c6f4:	andeq	r6, r8, r0, lsr #15
   4c6f8:	andeq	ip, r5, ip, ror #10
   4c6fc:			; <UNDEFINED> instruction: 0x0005c5b4
   4c700:	andeq	ip, r5, ip, lsl #11
   4c704:	push	{r4, lr}
   4c708:	mov	r4, r0
   4c70c:	ldr	r0, [pc, #20]	; 4c728 <__printf_chk@plt+0x3b068>
   4c710:	bl	11684 <getenv@plt>
   4c714:	cmp	r0, #0
   4c718:	ldrne	r3, [pc, #12]	; 4c72c <__printf_chk@plt+0x3b06c>
   4c71c:	strne	r0, [r3]
   4c720:	mov	r0, r4
   4c724:	pop	{r4, pc}
   4c728:	andeq	ip, r5, r0, ror #11
   4c72c:	andeq	sp, r7, r8, ror r0
   4c730:	ldr	r3, [pc, #20]	; 4c74c <__printf_chk@plt+0x3b08c>
   4c734:	cmp	r1, #0
   4c738:	moveq	r1, r3
   4c73c:	mov	r3, #1
   4c740:	str	r1, [r0, #8]
   4c744:	str	r3, [r0]
   4c748:	bx	lr
   4c74c:	strdeq	ip, [r5], -r4
   4c750:	mov	r2, #0
   4c754:	str	r2, [r0]
   4c758:	bx	lr
   4c75c:	mov	r2, #3
   4c760:	str	r1, [r0, #8]
   4c764:	str	r2, [r0]
   4c768:	bx	lr
   4c76c:	mov	r2, #4
   4c770:	str	r1, [r0, #8]
   4c774:	str	r2, [r0]
   4c778:	bx	lr
   4c77c:	mov	r2, #2
   4c780:	strb	r1, [r0, #8]
   4c784:	str	r2, [r0]
   4c788:	bx	lr
   4c78c:	mov	r2, #5
   4c790:	vstr	d0, [r0, #8]
   4c794:	str	r2, [r0]
   4c798:	bx	lr
   4c79c:	ldr	r0, [r0]
   4c7a0:	clz	r0, r0
   4c7a4:	lsr	r0, r0, #5
   4c7a8:	bx	lr
   4c7ac:	ldr	r3, [r0]
   4c7b0:	push	{r4, lr}
   4c7b4:	sub	r3, r3, #1
   4c7b8:	cmp	r3, #4
   4c7bc:	ldrls	pc, [pc, r3, lsl #2]
   4c7c0:	b	4c848 <__printf_chk@plt+0x3b188>
   4c7c4:	andeq	ip, r4, r8, lsl #16
   4c7c8:	andeq	ip, r4, ip, lsl r8
   4c7cc:	andeq	ip, r4, r0, lsr r8
   4c7d0:	ldrdeq	ip, [r4], -r8
   4c7d4:	strdeq	ip, [r4], -r0
   4c7d8:	ldr	r0, [r0, #8]
   4c7dc:	bl	512b0 <__printf_chk@plt+0x3fbf0>
   4c7e0:	ldr	r3, [pc, #100]	; 4c84c <__printf_chk@plt+0x3b18c>
   4c7e4:	pop	{r4, lr}
   4c7e8:	ldr	r1, [r3]
   4c7ec:	b	11678 <fputs@plt>
   4c7f0:	ldr	ip, [pc, #84]	; 4c84c <__printf_chk@plt+0x3b18c>
   4c7f4:	ldrd	r2, [r0, #8]
   4c7f8:	ldr	r1, [pc, #80]	; 4c850 <__printf_chk@plt+0x3b190>
   4c7fc:	ldr	r0, [ip]
   4c800:	pop	{r4, lr}
   4c804:	b	53714 <_ZdlPv@@Base+0x23b8>
   4c808:	ldr	r3, [pc, #60]	; 4c84c <__printf_chk@plt+0x3b18c>
   4c80c:	ldr	r0, [r0, #8]
   4c810:	pop	{r4, lr}
   4c814:	ldr	r1, [r3]
   4c818:	b	11678 <fputs@plt>
   4c81c:	ldr	r3, [pc, #40]	; 4c84c <__printf_chk@plt+0x3b18c>
   4c820:	ldrb	r0, [r0, #8]
   4c824:	pop	{r4, lr}
   4c828:	ldr	r1, [r3]
   4c82c:	b	114a4 <putc@plt>
   4c830:	ldr	r0, [r0, #8]
   4c834:	bl	51224 <__printf_chk@plt+0x3fb64>
   4c838:	ldr	r3, [pc, #12]	; 4c84c <__printf_chk@plt+0x3b18c>
   4c83c:	pop	{r4, lr}
   4c840:	ldr	r1, [r3]
   4c844:	b	11678 <fputs@plt>
   4c848:	pop	{r4, pc}
   4c84c:	andeq	r2, r8, r8, lsr #23
   4c850:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   4c854:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4c858:	subs	r4, r0, #0
   4c85c:	mov	r6, r1
   4c860:	mov	r7, r2
   4c864:	mov	r8, r3
   4c868:	beq	4c954 <__printf_chk@plt+0x3b294>
   4c86c:	ldr	r5, [pc, #288]	; 4c994 <__printf_chk@plt+0x3b2d4>
   4c870:	ldr	r9, [pc, #288]	; 4c998 <__printf_chk@plt+0x3b2d8>
   4c874:	ldrb	r0, [r4]
   4c878:	cmp	r0, #0
   4c87c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4c880:	cmp	r0, #37	; 0x25
   4c884:	bne	4c944 <__printf_chk@plt+0x3b284>
   4c888:	ldrb	r3, [r4, #1]
   4c88c:	add	r4, r4, #2
   4c890:	sub	r3, r3, #37	; 0x25
   4c894:	cmp	r3, #14
   4c898:	ldrls	pc, [pc, r3, lsl #2]
   4c89c:	b	4c934 <__printf_chk@plt+0x3b274>
   4c8a0:	andeq	ip, r4, r4, lsr #18
   4c8a4:	andeq	ip, r4, r4, lsr r9
   4c8a8:	andeq	ip, r4, r4, lsr r9
   4c8ac:	andeq	ip, r4, r4, lsr r9
   4c8b0:	andeq	ip, r4, r4, lsr r9
   4c8b4:	andeq	ip, r4, r4, lsr r9
   4c8b8:	andeq	ip, r4, r4, lsr r9
   4c8bc:	andeq	ip, r4, r4, lsr r9
   4c8c0:	andeq	ip, r4, r4, lsr r9
   4c8c4:	andeq	ip, r4, r4, lsr r9
   4c8c8:	andeq	ip, r4, r4, lsr r9
   4c8cc:	andeq	ip, r4, r4, lsr r9
   4c8d0:	andeq	ip, r4, ip, lsl #18
   4c8d4:	strdeq	ip, [r4], -r4
   4c8d8:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4c8dc:	ldr	r3, [r8]
   4c8e0:	cmp	r3, #0
   4c8e4:	beq	4c984 <__printf_chk@plt+0x3b2c4>
   4c8e8:	mov	r0, r8
   4c8ec:	bl	4c7ac <__printf_chk@plt+0x3b0ec>
   4c8f0:	b	4c874 <__printf_chk@plt+0x3b1b4>
   4c8f4:	ldr	r3, [r7]
   4c8f8:	cmp	r3, #0
   4c8fc:	beq	4c974 <__printf_chk@plt+0x3b2b4>
   4c900:	mov	r0, r7
   4c904:	bl	4c7ac <__printf_chk@plt+0x3b0ec>
   4c908:	b	4c874 <__printf_chk@plt+0x3b1b4>
   4c90c:	ldr	r3, [r6]
   4c910:	cmp	r3, #0
   4c914:	beq	4c964 <__printf_chk@plt+0x3b2a4>
   4c918:	mov	r0, r6
   4c91c:	bl	4c7ac <__printf_chk@plt+0x3b0ec>
   4c920:	b	4c874 <__printf_chk@plt+0x3b1b4>
   4c924:	ldr	r1, [r5]
   4c928:	mov	r0, #37	; 0x25
   4c92c:	bl	11564 <fputc@plt>
   4c930:	b	4c874 <__printf_chk@plt+0x3b1b4>
   4c934:	mov	r1, r9
   4c938:	mov	r0, #120	; 0x78
   4c93c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4c940:	b	4c874 <__printf_chk@plt+0x3b1b4>
   4c944:	ldr	r1, [r5]
   4c948:	add	r4, r4, #1
   4c94c:	bl	114a4 <putc@plt>
   4c950:	b	4c874 <__printf_chk@plt+0x3b1b4>
   4c954:	ldr	r1, [pc, #60]	; 4c998 <__printf_chk@plt+0x3b2d8>
   4c958:	mov	r0, #98	; 0x62
   4c95c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4c960:	b	4c86c <__printf_chk@plt+0x3b1ac>
   4c964:	mov	r1, r9
   4c968:	mov	r0, #108	; 0x6c
   4c96c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4c970:	b	4c918 <__printf_chk@plt+0x3b258>
   4c974:	mov	r1, r9
   4c978:	mov	r0, #112	; 0x70
   4c97c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4c980:	b	4c900 <__printf_chk@plt+0x3b240>
   4c984:	mov	r1, r9
   4c988:	mov	r0, #116	; 0x74
   4c98c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4c990:	b	4c8e8 <__printf_chk@plt+0x3b228>
   4c994:	andeq	r2, r8, r8, lsr #23
   4c998:	andeq	ip, r5, r0, lsl #12
   4c99c:	andeq	r0, r0, r0
   4c9a0:	bx	lr
   4c9a4:	ldr	r1, [r0, #56]	; 0x38
   4c9a8:	ldr	r3, [pc, #268]	; 4cabc <__printf_chk@plt+0x3b3fc>
   4c9ac:	cmp	r1, #0
   4c9b0:	push	{r4, r5, r6, r7, r8, lr}
   4c9b4:	mov	r6, r0
   4c9b8:	str	r3, [r0]
   4c9bc:	ldr	r2, [r0, #52]	; 0x34
   4c9c0:	ble	4c9f4 <__printf_chk@plt+0x3b334>
   4c9c4:	mov	r4, #0
   4c9c8:	add	r3, r4, r4, lsl #3
   4c9cc:	add	r4, r4, #1
   4c9d0:	add	r3, r2, r3, lsl #2
   4c9d4:	ldr	r3, [r3, #32]
   4c9d8:	subs	r0, r3, #0
   4c9dc:	beq	4c9ec <__printf_chk@plt+0x3b32c>
   4c9e0:	bl	114f8 <_ZdaPv@plt>
   4c9e4:	ldr	r2, [r6, #52]	; 0x34
   4c9e8:	ldr	r1, [r6, #56]	; 0x38
   4c9ec:	cmp	r1, r4
   4c9f0:	bgt	4c9c8 <__printf_chk@plt+0x3b308>
   4c9f4:	cmp	r2, #0
   4c9f8:	beq	4ca04 <__printf_chk@plt+0x3b344>
   4c9fc:	mov	r0, r2
   4ca00:	bl	114f8 <_ZdaPv@plt>
   4ca04:	ldr	r0, [r6, #44]	; 0x2c
   4ca08:	cmp	r0, #0
   4ca0c:	beq	4ca14 <__printf_chk@plt+0x3b354>
   4ca10:	bl	114f8 <_ZdaPv@plt>
   4ca14:	ldr	r3, [r6, #8]
   4ca18:	cmp	r3, #0
   4ca1c:	beq	4ca64 <__printf_chk@plt+0x3b3a4>
   4ca20:	ldr	r7, [pc, #152]	; 4cac0 <__printf_chk@plt+0x3b400>
   4ca24:	mov	r5, #0
   4ca28:	ldr	r0, [r3, r5]
   4ca2c:	cmp	r0, #0
   4ca30:	beq	4ca48 <__printf_chk@plt+0x3b388>
   4ca34:	ldr	r4, [r0, #12]
   4ca38:	bl	5135c <_ZdlPv@@Base>
   4ca3c:	subs	r0, r4, #0
   4ca40:	bne	4ca34 <__printf_chk@plt+0x3b374>
   4ca44:	ldr	r3, [r6, #8]
   4ca48:	add	r5, r5, #4
   4ca4c:	cmp	r5, r7
   4ca50:	bne	4ca28 <__printf_chk@plt+0x3b368>
   4ca54:	cmp	r3, #0
   4ca58:	beq	4ca64 <__printf_chk@plt+0x3b3a4>
   4ca5c:	mov	r0, r3
   4ca60:	bl	114f8 <_ZdaPv@plt>
   4ca64:	ldr	r0, [r6, #20]
   4ca68:	cmp	r0, #0
   4ca6c:	beq	4ca74 <__printf_chk@plt+0x3b3b4>
   4ca70:	bl	114f8 <_ZdaPv@plt>
   4ca74:	ldr	r0, [r6, #24]
   4ca78:	cmp	r0, #0
   4ca7c:	beq	4caa8 <__printf_chk@plt+0x3b3e8>
   4ca80:	bl	114f8 <_ZdaPv@plt>
   4ca84:	b	4caa8 <__printf_chk@plt+0x3b3e8>
   4ca88:	ldr	r3, [r4, #8]
   4ca8c:	ldr	r2, [r4]
   4ca90:	subs	r0, r3, #0
   4ca94:	str	r2, [r6, #64]	; 0x40
   4ca98:	beq	4caa0 <__printf_chk@plt+0x3b3e0>
   4ca9c:	bl	114f8 <_ZdaPv@plt>
   4caa0:	mov	r0, r4
   4caa4:	bl	5135c <_ZdlPv@@Base>
   4caa8:	ldr	r4, [r6, #64]	; 0x40
   4caac:	cmp	r4, #0
   4cab0:	bne	4ca88 <__printf_chk@plt+0x3b3c8>
   4cab4:	mov	r0, r6
   4cab8:	pop	{r4, r5, r6, r7, r8, pc}
   4cabc:	andeq	ip, r5, ip, lsr #12
   4cac0:	ldrdeq	r0, [r0], -ip
   4cac4:	push	{r4, lr}
   4cac8:	mov	r4, r0
   4cacc:	bl	4c9a4 <__printf_chk@plt+0x3b2e4>
   4cad0:	mov	r0, r4
   4cad4:	bl	5135c <_ZdlPv@@Base>
   4cad8:	mov	r0, r4
   4cadc:	pop	{r4, pc}
   4cae0:	cmp	r1, #0
   4cae4:	cmpge	r2, #0
   4cae8:	push	{r4, r5, r6, r7, r8, lr}
   4caec:	mov	r4, r1
   4caf0:	mov	r5, r0
   4caf4:	mov	r7, r2
   4caf8:	ble	4cb70 <__printf_chk@plt+0x3b4b0>
   4cafc:	cmp	r4, #0
   4cb00:	beq	4cb68 <__printf_chk@plt+0x3b4a8>
   4cb04:	add	r6, r7, r7, lsr #31
   4cb08:	cmp	r5, #0
   4cb0c:	asr	r6, r6, #1
   4cb10:	blt	4cb3c <__printf_chk@plt+0x3b47c>
   4cb14:	mvn	r0, #-2147483648	; 0x80000000
   4cb18:	sub	r0, r0, r6
   4cb1c:	mov	r1, r4
   4cb20:	bl	11558 <__aeabi_idiv@plt>
   4cb24:	cmp	r0, r5
   4cb28:	blt	4cb80 <__printf_chk@plt+0x3b4c0>
   4cb2c:	mov	r1, r7
   4cb30:	mla	r0, r5, r4, r6
   4cb34:	bl	11558 <__aeabi_idiv@plt>
   4cb38:	pop	{r4, r5, r6, r7, r8, pc}
   4cb3c:	mov	r1, r4
   4cb40:	rsb	r0, r6, #-2147483648	; 0x80000000
   4cb44:	bl	11540 <__aeabi_uidiv@plt>
   4cb48:	rsb	r3, r5, #0
   4cb4c:	cmp	r3, r0
   4cb50:	bhi	4cbb4 <__printf_chk@plt+0x3b4f4>
   4cb54:	mul	r0, r5, r4
   4cb58:	mov	r1, r7
   4cb5c:	sub	r0, r0, r6
   4cb60:	bl	11558 <__aeabi_idiv@plt>
   4cb64:	pop	{r4, r5, r6, r7, r8, pc}
   4cb68:	mov	r0, r4
   4cb6c:	pop	{r4, r5, r6, r7, r8, pc}
   4cb70:	ldr	r1, [pc, #120]	; 4cbf0 <__printf_chk@plt+0x3b530>
   4cb74:	mov	r0, #234	; 0xea
   4cb78:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4cb7c:	b	4cafc <__printf_chk@plt+0x3b43c>
   4cb80:	vmov	s15, r5
   4cb84:	vldr	d3, [pc, #92]	; 4cbe8 <__printf_chk@plt+0x3b528>
   4cb88:	vcvt.f64.s32	d5, s15
   4cb8c:	vmov	s15, r4
   4cb90:	vcvt.f64.s32	d6, s15
   4cb94:	vmov	s15, r7
   4cb98:	vcvt.f64.s32	d4, s15
   4cb9c:	vmul.f64	d6, d5, d6
   4cba0:	vdiv.f64	d7, d6, d4
   4cba4:	vadd.f64	d7, d7, d3
   4cba8:	vcvt.s32.f64	s15, d7
   4cbac:	vmov	r0, s15
   4cbb0:	pop	{r4, r5, r6, r7, r8, pc}
   4cbb4:	vmov	s15, r5
   4cbb8:	vldr	d3, [pc, #40]	; 4cbe8 <__printf_chk@plt+0x3b528>
   4cbbc:	vcvt.f64.s32	d5, s15
   4cbc0:	vmov	s15, r4
   4cbc4:	vcvt.f64.s32	d6, s15
   4cbc8:	vmov	s15, r7
   4cbcc:	vcvt.f64.s32	d4, s15
   4cbd0:	vmul.f64	d6, d5, d6
   4cbd4:	vdiv.f64	d7, d6, d4
   4cbd8:	vsub.f64	d7, d7, d3
   4cbdc:	vcvt.s32.f64	s15, d7
   4cbe0:	vmov	r0, s15
   4cbe4:	pop	{r4, r5, r6, r7, r8, pc}
   4cbe8:	andeq	r0, r0, r0
   4cbec:	svccc	0x00e00000
   4cbf0:	muleq	r5, r8, r6
   4cbf4:	cmp	r2, #0
   4cbf8:	cmpgt	r3, #0
   4cbfc:	push	{r4, r5, lr}
   4cc00:	mov	r4, r1
   4cc04:	movgt	r1, #1
   4cc08:	movle	r1, #0
   4cc0c:	sub	sp, sp, #12
   4cc10:	cmp	r4, #0
   4cc14:	movlt	r1, #0
   4cc18:	andge	r1, r1, #1
   4cc1c:	cmp	r1, #0
   4cc20:	mov	r5, r0
   4cc24:	strd	r2, [sp]
   4cc28:	bne	4cc38 <__printf_chk@plt+0x3b578>
   4cc2c:	ldr	r1, [pc, #124]	; 4ccb0 <__printf_chk@plt+0x3b5f0>
   4cc30:	mov	r0, #252	; 0xfc
   4cc34:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4cc38:	cmp	r4, #0
   4cc3c:	streq	r4, [sp]
   4cc40:	beq	4cc90 <__printf_chk@plt+0x3b5d0>
   4cc44:	vmov	s15, r5
   4cc48:	vldr	s11, [sp]
   4cc4c:	vldr	s9, [sp, #4]
   4cc50:	vldr	d2, [pc, #72]	; 4cca0 <__printf_chk@plt+0x3b5e0>
   4cc54:	vcvt.f64.s32	d6, s15
   4cc58:	vmov	s15, r4
   4cc5c:	vcvt.f64.s32	d5, s11
   4cc60:	vcvt.f64.s32	d4, s9
   4cc64:	cmp	r5, #0
   4cc68:	vcvt.f64.s32	d7, s15
   4cc6c:	vdiv.f64	d3, d4, d2
   4cc70:	vmul.f64	d7, d6, d7
   4cc74:	vdiv.f64	d6, d7, d5
   4cc78:	vldr	d7, [pc, #40]	; 4cca8 <__printf_chk@plt+0x3b5e8>
   4cc7c:	vmul.f64	d6, d6, d3
   4cc80:	vaddge.f64	d6, d6, d7
   4cc84:	vsublt.f64	d6, d6, d7
   4cc88:	vcvt.s32.f64	s15, d6
   4cc8c:	vstr	s15, [sp]
   4cc90:	ldr	r0, [sp]
   4cc94:	add	sp, sp, #12
   4cc98:	pop	{r4, r5, pc}
   4cc9c:	nop			; (mov r0, r0)
   4cca0:	andeq	r0, r0, r0
   4cca4:	addmi	r4, pc, r0
   4cca8:	andeq	r0, r0, r0
   4ccac:	svccc	0x00e00000
   4ccb0:	muleq	r5, r8, r6
   4ccb4:	push	{r4, r5, r6, lr}
   4ccb8:	mov	r4, r0
   4ccbc:	ldrb	r3, [r0]
   4ccc0:	ldr	r5, [pc, #112]	; 4cd38 <__printf_chk@plt+0x3b678>
   4ccc4:	ldrb	r3, [r5, r3]
   4ccc8:	cmp	r3, #0
   4cccc:	beq	4cce0 <__printf_chk@plt+0x3b620>
   4ccd0:	ldrb	r3, [r4, #1]!
   4ccd4:	ldrb	r3, [r5, r3]
   4ccd8:	cmp	r3, #0
   4ccdc:	bne	4ccd0 <__printf_chk@plt+0x3b610>
   4cce0:	mov	r0, r4
   4cce4:	bl	115a0 <strlen@plt>
   4cce8:	add	r1, r4, r0
   4ccec:	cmp	r1, r4
   4ccf0:	bls	4cd28 <__printf_chk@plt+0x3b668>
   4ccf4:	ldrb	r3, [r1, #-1]
   4ccf8:	ldrb	r3, [r5, r3]
   4ccfc:	cmp	r3, #0
   4cd00:	beq	4cd28 <__printf_chk@plt+0x3b668>
   4cd04:	sub	r3, r1, #1
   4cd08:	b	4cd1c <__printf_chk@plt+0x3b65c>
   4cd0c:	ldrb	r2, [r3, #-1]!
   4cd10:	ldrb	r2, [r5, r2]
   4cd14:	cmp	r2, #0
   4cd18:	beq	4cd28 <__printf_chk@plt+0x3b668>
   4cd1c:	cmp	r4, r3
   4cd20:	mov	r1, r3
   4cd24:	bne	4cd0c <__printf_chk@plt+0x3b64c>
   4cd28:	mov	r3, #0
   4cd2c:	mov	r0, r4
   4cd30:	strb	r3, [r1]
   4cd34:	pop	{r4, r5, r6, pc}
   4cd38:	muleq	r8, r8, r1
   4cd3c:	push	{lr}		; (str lr, [sp, #-4]!)
   4cd40:	sub	sp, sp, #12
   4cd44:	mov	ip, r0
   4cd48:	ldr	lr, [sp, #16]
   4cd4c:	str	r3, [sp]
   4cd50:	mov	r3, r2
   4cd54:	ldr	r0, [r0, #4]
   4cd58:	mov	r2, r1
   4cd5c:	str	lr, [sp, #4]
   4cd60:	ldr	r1, [ip, #8]
   4cd64:	bl	2a09c <__printf_chk@plt+0x189dc>
   4cd68:	add	sp, sp, #12
   4cd6c:	pop	{pc}		; (ldr pc, [sp], #4)
   4cd70:	mov	ip, #0
   4cd74:	push	{lr}		; (str lr, [sp, #-4]!)
   4cd78:	mov	lr, #1
   4cd7c:	stm	r0, {r1, r2}
   4cd80:	str	lr, [r0, #16]
   4cd84:	str	ip, [r0, #8]
   4cd88:	str	ip, [r0, #12]
   4cd8c:	str	ip, [r0, #20]
   4cd90:	str	ip, [r0, #24]
   4cd94:	pop	{pc}		; (ldr pc, [sp], #4)
   4cd98:	push	{r4, lr}
   4cd9c:	mov	r4, r0
   4cda0:	ldr	r0, [r0, #24]
   4cda4:	cmp	r0, #0
   4cda8:	beq	4cdb0 <__printf_chk@plt+0x3b6f0>
   4cdac:	bl	114f8 <_ZdaPv@plt>
   4cdb0:	ldr	r0, [r4, #4]
   4cdb4:	bl	11360 <free@plt>
   4cdb8:	ldr	r0, [r4]
   4cdbc:	cmp	r0, #0
   4cdc0:	beq	4cdc8 <__printf_chk@plt+0x3b708>
   4cdc4:	bl	115b8 <fclose@plt>
   4cdc8:	mov	r0, r4
   4cdcc:	pop	{r4, pc}
   4cdd0:	ldr	r2, [pc, #436]	; 4cf8c <__printf_chk@plt+0x3b8cc>
   4cdd4:	ldr	r3, [r0]
   4cdd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cddc:	sub	sp, sp, #36	; 0x24
   4cde0:	ldr	r2, [r2]
   4cde4:	cmp	r3, #0
   4cde8:	str	r2, [sp, #28]
   4cdec:	beq	4cf44 <__printf_chk@plt+0x3b884>
   4cdf0:	ldr	r2, [r0, #24]
   4cdf4:	mov	r5, r0
   4cdf8:	cmp	r2, #0
   4cdfc:	beq	4cf6c <__printf_chk@plt+0x3b8ac>
   4ce00:	ldr	r9, [pc, #392]	; 4cf90 <__printf_chk@plt+0x3b8d0>
   4ce04:	ldr	fp, [pc, #392]	; 4cf94 <__printf_chk@plt+0x3b8d4>
   4ce08:	ldr	r8, [pc, #392]	; 4cf98 <__printf_chk@plt+0x3b8d8>
   4ce0c:	mov	r0, r3
   4ce10:	mov	r6, #0
   4ce14:	b	4ce48 <__printf_chk@plt+0x3b788>
   4ce18:	ldrb	r3, [r9, r0]
   4ce1c:	cmp	r3, #0
   4ce20:	beq	4ce60 <__printf_chk@plt+0x3b7a0>
   4ce24:	mov	r1, r0
   4ce28:	add	r0, sp, #8
   4ce2c:	bl	4c75c <__printf_chk@plt+0x3b09c>
   4ce30:	ldr	r3, [r5, #20]
   4ce34:	cmp	r3, #0
   4ce38:	beq	4cf20 <__printf_chk@plt+0x3b860>
   4ce3c:	mov	r7, r6
   4ce40:	ldr	r0, [r5]
   4ce44:	mov	r6, r7
   4ce48:	bl	114c8 <getc@plt>
   4ce4c:	cmn	r0, #1
   4ce50:	mov	r4, r0
   4ce54:	beq	4cf3c <__printf_chk@plt+0x3b87c>
   4ce58:	cmp	r0, #0
   4ce5c:	bge	4ce18 <__printf_chk@plt+0x3b758>
   4ce60:	ldr	r0, [r5, #12]
   4ce64:	add	r7, r6, #1
   4ce68:	cmp	r7, r0
   4ce6c:	ldr	sl, [r5, #24]
   4ce70:	bge	4ceec <__printf_chk@plt+0x3b82c>
   4ce74:	cmp	r4, #10
   4ce78:	strb	r4, [sl, r6]
   4ce7c:	bne	4ce40 <__printf_chk@plt+0x3b780>
   4ce80:	mov	r6, r7
   4ce84:	ldr	r3, [r5, #24]
   4ce88:	mov	r2, #0
   4ce8c:	strb	r2, [r3, r6]
   4ce90:	ldr	r3, [r5, #8]
   4ce94:	ldr	r2, [r5, #24]
   4ce98:	add	r3, r3, #1
   4ce9c:	str	r3, [r5, #8]
   4cea0:	ldrb	r3, [r2]
   4cea4:	ldrb	r1, [r8, r3]
   4cea8:	cmp	r1, #0
   4ceac:	beq	4cec0 <__printf_chk@plt+0x3b800>
   4ceb0:	ldrb	r3, [r2, #1]!
   4ceb4:	ldrb	r1, [r8, r3]
   4ceb8:	cmp	r1, #0
   4cebc:	bne	4ceb0 <__printf_chk@plt+0x3b7f0>
   4cec0:	cmp	r3, #0
   4cec4:	beq	4cee4 <__printf_chk@plt+0x3b824>
   4cec8:	ldr	r2, [r5, #16]
   4cecc:	subs	r3, r3, #35	; 0x23
   4ced0:	movne	r3, #1
   4ced4:	cmp	r2, #0
   4ced8:	moveq	r3, #1
   4cedc:	cmp	r3, #0
   4cee0:	bne	4cf64 <__printf_chk@plt+0x3b8a4>
   4cee4:	ldr	r0, [r5]
   4cee8:	b	4ce10 <__printf_chk@plt+0x3b750>
   4ceec:	lsl	r0, r0, #1
   4cef0:	bl	113d8 <_Znaj@plt>
   4cef4:	mov	r1, sl
   4cef8:	ldr	r2, [r5, #12]
   4cefc:	str	r0, [r5, #24]
   4cf00:	bl	1157c <memcpy@plt>
   4cf04:	mov	r0, sl
   4cf08:	bl	114f8 <_ZdaPv@plt>
   4cf0c:	ldr	r3, [r5, #12]
   4cf10:	ldr	sl, [r5, #24]
   4cf14:	lsl	r3, r3, #1
   4cf18:	str	r3, [r5, #12]
   4cf1c:	b	4ce74 <__printf_chk@plt+0x3b7b4>
   4cf20:	str	fp, [sp]
   4cf24:	add	r2, sp, #8
   4cf28:	ldr	r3, [pc, #100]	; 4cf94 <__printf_chk@plt+0x3b8d4>
   4cf2c:	ldr	r1, [pc, #104]	; 4cf9c <__printf_chk@plt+0x3b8dc>
   4cf30:	mov	r0, r5
   4cf34:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4cf38:	b	4ce3c <__printf_chk@plt+0x3b77c>
   4cf3c:	cmp	r6, #0
   4cf40:	bne	4ce84 <__printf_chk@plt+0x3b7c4>
   4cf44:	mov	r0, #0
   4cf48:	ldr	r3, [pc, #60]	; 4cf8c <__printf_chk@plt+0x3b8cc>
   4cf4c:	ldr	r2, [sp, #28]
   4cf50:	ldr	r3, [r3]
   4cf54:	cmp	r2, r3
   4cf58:	bne	4cf88 <__printf_chk@plt+0x3b8c8>
   4cf5c:	add	sp, sp, #36	; 0x24
   4cf60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cf64:	mov	r0, #1
   4cf68:	b	4cf48 <__printf_chk@plt+0x3b888>
   4cf6c:	mov	r0, #128	; 0x80
   4cf70:	bl	113d8 <_Znaj@plt>
   4cf74:	mov	r2, #128	; 0x80
   4cf78:	ldr	r3, [r5]
   4cf7c:	str	r2, [r5, #12]
   4cf80:	str	r0, [r5, #24]
   4cf84:	b	4ce00 <__printf_chk@plt+0x3b740>
   4cf88:	bl	1148c <__stack_chk_fail@plt>
   4cf8c:	andeq	ip, r7, r0, lsl sp
   4cf90:	andeq	sp, r7, r4, lsl lr
   4cf94:	andeq	r6, r8, r0, lsr #15
   4cf98:	muleq	r8, r8, r1
   4cf9c:			; <UNDEFINED> instruction: 0x0005c6bc
   4cfa0:	ldr	ip, [r0, #20]
   4cfa4:	cmp	ip, #0
   4cfa8:	bxne	lr
   4cfac:	b	4cd3c <__printf_chk@plt+0x3b67c>
   4cfb0:	push	{r4, r5, lr}
   4cfb4:	sub	sp, sp, #20
   4cfb8:	ldr	r5, [pc, #336]	; 4d110 <__printf_chk@plt+0x3ba50>
   4cfbc:	ldr	r3, [r5]
   4cfc0:	str	r3, [sp, #12]
   4cfc4:	bl	2a9a0 <__printf_chk@plt+0x192e0>
   4cfc8:	subs	r4, r0, #0
   4cfcc:	beq	4d104 <__printf_chk@plt+0x3ba44>
   4cfd0:	ldrb	r3, [r4]
   4cfd4:	cmp	r3, #99	; 0x63
   4cfd8:	bne	4cfe8 <__printf_chk@plt+0x3b928>
   4cfdc:	ldrb	r3, [r4, #1]
   4cfe0:	cmp	r3, #104	; 0x68
   4cfe4:	beq	4d074 <__printf_chk@plt+0x3b9b4>
   4cfe8:	mov	r0, r4
   4cfec:	bl	52c58 <_ZdlPv@@Base+0x18fc>
   4cff0:	cmp	r0, #0
   4cff4:	beq	4d020 <__printf_chk@plt+0x3b960>
   4cff8:	add	r0, r4, #1
   4cffc:	mov	r2, #16
   4d000:	add	r1, sp, #4
   4d004:	bl	11354 <strtol@plt>
   4d008:	ldr	r2, [sp, #12]
   4d00c:	ldr	r3, [r5]
   4d010:	cmp	r2, r3
   4d014:	bne	4d10c <__printf_chk@plt+0x3ba4c>
   4d018:	add	sp, sp, #20
   4d01c:	pop	{r4, r5, pc}
   4d020:	mov	r3, #92	; 0x5c
   4d024:	strb	r0, [sp, #10]
   4d028:	strh	r3, [sp, #8]
   4d02c:	ldrb	r3, [r4, #1]
   4d030:	cmp	r3, #0
   4d034:	ldrbeq	r3, [r4]
   4d038:	addeq	r4, sp, #8
   4d03c:	mov	r0, r4
   4d040:	strbeq	r3, [sp, #9]
   4d044:	bl	510c4 <__printf_chk@plt+0x3fa04>
   4d048:	subs	r4, r0, #0
   4d04c:	beq	4d104 <__printf_chk@plt+0x3ba44>
   4d050:	mov	r1, #95	; 0x5f
   4d054:	bl	116b4 <strchr@plt>
   4d058:	cmp	r0, #0
   4d05c:	bne	4d104 <__printf_chk@plt+0x3ba44>
   4d060:	mov	r0, r4
   4d064:	mov	r2, #16
   4d068:	add	r1, sp, #4
   4d06c:	bl	11354 <strtol@plt>
   4d070:	b	4d008 <__printf_chk@plt+0x3b948>
   4d074:	ldrb	r3, [r4, #2]
   4d078:	cmp	r3, #97	; 0x61
   4d07c:	bne	4cfe8 <__printf_chk@plt+0x3b928>
   4d080:	ldrb	r3, [r4, #3]
   4d084:	cmp	r3, #114	; 0x72
   4d088:	bne	4cfe8 <__printf_chk@plt+0x3b928>
   4d08c:	ldrb	r0, [r4, #4]
   4d090:	sub	r0, r0, #48	; 0x30
   4d094:	uxtb	r3, r0
   4d098:	cmp	r3, #9
   4d09c:	bhi	4cfe8 <__printf_chk@plt+0x3b928>
   4d0a0:	ldrb	r3, [r4, #5]
   4d0a4:	cmp	r3, #0
   4d0a8:	beq	4d008 <__printf_chk@plt+0x3b948>
   4d0ac:	cmp	r0, #0
   4d0b0:	beq	4cfe8 <__printf_chk@plt+0x3b928>
   4d0b4:	sub	r3, r3, #48	; 0x30
   4d0b8:	uxtb	r2, r3
   4d0bc:	cmp	r2, #9
   4d0c0:	bhi	4cfe8 <__printf_chk@plt+0x3b928>
   4d0c4:	ldrb	r2, [r4, #6]
   4d0c8:	add	r0, r0, r0, lsl #2
   4d0cc:	cmp	r2, #0
   4d0d0:	add	r0, r3, r0, lsl #1
   4d0d4:	beq	4d008 <__printf_chk@plt+0x3b948>
   4d0d8:	sub	r3, r2, #48	; 0x30
   4d0dc:	uxtb	r2, r3
   4d0e0:	cmp	r2, #9
   4d0e4:	bhi	4cfe8 <__printf_chk@plt+0x3b928>
   4d0e8:	mov	r1, #10
   4d0ec:	ldrb	r2, [r4, #7]
   4d0f0:	mla	r0, r1, r0, r3
   4d0f4:	cmp	r0, #127	; 0x7f
   4d0f8:	cmple	r2, #0
   4d0fc:	bne	4cfe8 <__printf_chk@plt+0x3b928>
   4d100:	b	4d008 <__printf_chk@plt+0x3b948>
   4d104:	mvn	r0, #0
   4d108:	b	4d008 <__printf_chk@plt+0x3b948>
   4d10c:	bl	1148c <__stack_chk_fail@plt>
   4d110:	andeq	ip, r7, r0, lsl sp
   4d114:	ldr	r3, [pc, #108]	; 4d188 <__printf_chk@plt+0x3bac8>
   4d118:	push	{r4, r5, r6, lr}
   4d11c:	mov	r5, #0
   4d120:	mov	r4, r0
   4d124:	stm	r0, {r3, r5}
   4d128:	str	r5, [r0, #8]
   4d12c:	str	r5, [r0, #12]
   4d130:	str	r5, [r0, #16]
   4d134:	str	r5, [r0, #44]	; 0x2c
   4d138:	str	r5, [r0, #48]	; 0x30
   4d13c:	str	r5, [r0, #52]	; 0x34
   4d140:	str	r5, [r0, #56]	; 0x38
   4d144:	str	r5, [r0, #60]	; 0x3c
   4d148:	str	r5, [r0, #64]	; 0x40
   4d14c:	mov	r0, r1
   4d150:	mov	r6, r1
   4d154:	bl	115a0 <strlen@plt>
   4d158:	add	r0, r0, #1
   4d15c:	bl	113d8 <_Znaj@plt>
   4d160:	mov	r1, r6
   4d164:	str	r0, [r4, #20]
   4d168:	bl	11444 <strcpy@plt>
   4d16c:	mov	r2, #0
   4d170:	mov	r3, #0
   4d174:	str	r5, [r4, #24]
   4d178:	str	r5, [r4, #40]	; 0x28
   4d17c:	mov	r0, r4
   4d180:	strd	r2, [r4, #32]
   4d184:	pop	{r4, r5, r6, pc}
   4d188:	andeq	ip, r5, ip, lsr #12
   4d18c:	sub	r1, r1, #80	; 0x50
   4d190:	mov	r3, r0
   4d194:	cmp	r1, #32
   4d198:	ldrls	pc, [pc, r1, lsl #2]
   4d19c:	b	4d254 <__printf_chk@plt+0x3bb94>
   4d1a0:	andeq	sp, r4, ip, lsr r2
   4d1a4:	andeq	sp, r4, r4, asr r2
   4d1a8:	andeq	sp, r4, r4, asr r2
   4d1ac:	andeq	sp, r4, r4, asr r2
   4d1b0:	andeq	sp, r4, r4, asr r2
   4d1b4:	andeq	sp, r4, r4, asr r2
   4d1b8:	andeq	sp, r4, r4, asr r2
   4d1bc:	andeq	sp, r4, r4, asr r2
   4d1c0:	andeq	sp, r4, r4, asr r2
   4d1c4:	andeq	sp, r4, r4, asr r2
   4d1c8:	andeq	sp, r4, r4, asr r2
   4d1cc:	andeq	sp, r4, r4, asr r2
   4d1d0:	andeq	sp, r4, r4, asr r2
   4d1d4:	andeq	sp, r4, r4, asr r2
   4d1d8:	andeq	sp, r4, r4, asr r2
   4d1dc:	andeq	sp, r4, r4, asr r2
   4d1e0:	andeq	sp, r4, r4, asr r2
   4d1e4:	andeq	sp, r4, r4, asr r2
   4d1e8:	andeq	sp, r4, r4, asr r2
   4d1ec:	andeq	sp, r4, r4, lsr #4
   4d1f0:	andeq	sp, r4, r4, asr r2
   4d1f4:	andeq	sp, r4, r4, asr r2
   4d1f8:	andeq	sp, r4, r4, asr r2
   4d1fc:	andeq	sp, r4, r4, asr r2
   4d200:	andeq	sp, r4, r4, asr r2
   4d204:	andeq	sp, r4, ip, asr #4
   4d208:	andeq	sp, r4, r4, asr r2
   4d20c:	andeq	sp, r4, r4, asr r2
   4d210:	andeq	sp, r4, r4, asr r2
   4d214:	andeq	sp, r4, r4, asr r2
   4d218:	andeq	sp, r4, r4, asr r2
   4d21c:	andeq	sp, r4, r4, asr r2
   4d220:	andeq	sp, r4, r4, asr #4
   4d224:	vldr	d7, [pc, #68]	; 4d270 <__printf_chk@plt+0x3bbb0>
   4d228:	vldr	d5, [r3]
   4d22c:	mov	r0, #1
   4d230:	vdiv.f64	d6, d5, d7
   4d234:	vstr	d6, [r3]
   4d238:	bx	lr
   4d23c:	vldr	d7, [pc, #52]	; 4d278 <__printf_chk@plt+0x3bbb8>
   4d240:	b	4d228 <__printf_chk@plt+0x3bb68>
   4d244:	vldr	d7, [pc, #52]	; 4d280 <__printf_chk@plt+0x3bbc0>
   4d248:	b	4d228 <__printf_chk@plt+0x3bb68>
   4d24c:	vldr	d7, [pc, #52]	; 4d288 <__printf_chk@plt+0x3bbc8>
   4d250:	b	4d228 <__printf_chk@plt+0x3bb68>
   4d254:	push	{r4, lr}
   4d258:	ldr	r1, [pc, #48]	; 4d290 <__printf_chk@plt+0x3bbd0>
   4d25c:	ldr	r0, [pc, #48]	; 4d294 <__printf_chk@plt+0x3bbd4>
   4d260:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d264:	mov	r0, #0
   4d268:	pop	{r4, pc}
   4d26c:	nop			; (mov r0, r0)
   4d270:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   4d274:	andmi	r5, r4, fp, ror #3
   4d278:	andeq	r0, r0, r0
   4d27c:	andsmi	r0, r8, r0
   4d280:	andeq	r0, r0, r0
   4d284:	subsmi	r0, r2, r0
   4d288:	andeq	r0, r0, r0
   4d28c:	svccc	0x00f00000	; IMB
   4d290:	muleq	r5, r8, r6
   4d294:	andeq	r0, r0, pc, lsl r1
   4d298:	push	{r4, r5, r6, lr}
   4d29c:	mov	r6, r1
   4d2a0:	ldr	r4, [r1]
   4d2a4:	mov	r5, r0
   4d2a8:	cmp	r4, #0
   4d2ac:	blt	4d304 <__printf_chk@plt+0x3bc44>
   4d2b0:	ldr	r3, [r5, #48]	; 0x30
   4d2b4:	cmp	r3, r4
   4d2b8:	ble	4d2cc <__printf_chk@plt+0x3bc0c>
   4d2bc:	ldr	r3, [r5, #44]	; 0x2c
   4d2c0:	ldr	r3, [r3, r4, lsl #2]
   4d2c4:	cmp	r3, #0
   4d2c8:	bge	4d2fc <__printf_chk@plt+0x3bc3c>
   4d2cc:	ldr	r3, [pc, #64]	; 4d314 <__printf_chk@plt+0x3bc54>
   4d2d0:	ldr	r0, [r3]
   4d2d4:	cmp	r0, #0
   4d2d8:	popeq	{r4, r5, r6, pc}
   4d2dc:	mov	r0, r6
   4d2e0:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   4d2e4:	cmp	r0, #0
   4d2e8:	bge	4d2fc <__printf_chk@plt+0x3bc3c>
   4d2ec:	ldr	r0, [r6, #4]
   4d2f0:	mvn	r0, r0
   4d2f4:	lsr	r0, r0, #31
   4d2f8:	pop	{r4, r5, r6, pc}
   4d2fc:	mov	r0, #1
   4d300:	pop	{r4, r5, r6, pc}
   4d304:	ldr	r1, [pc, #12]	; 4d318 <__printf_chk@plt+0x3bc58>
   4d308:	ldr	r0, [pc, #12]	; 4d31c <__printf_chk@plt+0x3bc5c>
   4d30c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d310:	b	4d2b0 <__printf_chk@plt+0x3bbf0>
   4d314:	ldrdeq	r6, [r8], -r8
   4d318:	muleq	r5, r8, r6
   4d31c:	andeq	r0, r0, r2, lsr r1
   4d320:	ldr	r0, [r0, #16]
   4d324:	bx	lr
   4d328:	cmn	r2, #-536870910	; 0xe0000002
   4d32c:	push	{r4, r5, r6, lr}
   4d330:	mov	r5, r0
   4d334:	str	r3, [r0]
   4d338:	str	r1, [r0, #4]
   4d33c:	lslls	r0, r2, #2
   4d340:	mvnhi	r0, #0
   4d344:	mov	r4, r2
   4d348:	bl	113d8 <_Znaj@plt>
   4d34c:	cmp	r4, #0
   4d350:	str	r0, [r5, #8]
   4d354:	ble	4d374 <__printf_chk@plt+0x3bcb4>
   4d358:	add	r2, r0, r4, lsl #2
   4d35c:	sub	r2, r2, #4
   4d360:	sub	r0, r0, #4
   4d364:	mvn	r3, #0
   4d368:	str	r3, [r0, #4]!
   4d36c:	cmp	r0, r2
   4d370:	bne	4d368 <__printf_chk@plt+0x3bca8>
   4d374:	mov	r0, r5
   4d378:	pop	{r4, r5, r6, pc}
   4d37c:	push	{r4, lr}
   4d380:	mov	r4, r0
   4d384:	ldr	r0, [r0, #8]
   4d388:	cmp	r0, #0
   4d38c:	beq	4d394 <__printf_chk@plt+0x3bcd4>
   4d390:	bl	114f8 <_ZdaPv@plt>
   4d394:	mov	r0, r4
   4d398:	pop	{r4, pc}
   4d39c:	push	{r4, r5, r6, lr}
   4d3a0:	mov	r5, r0
   4d3a4:	ldr	r4, [r1]
   4d3a8:	mov	r6, r2
   4d3ac:	cmp	r4, #0
   4d3b0:	blt	4d420 <__printf_chk@plt+0x3bd60>
   4d3b4:	ldr	r3, [r5, #48]	; 0x30
   4d3b8:	cmp	r3, r4
   4d3bc:	ble	4d3d0 <__printf_chk@plt+0x3bd10>
   4d3c0:	ldr	r3, [r5, #44]	; 0x2c
   4d3c4:	ldr	r3, [r3, r4, lsl #2]
   4d3c8:	cmp	r3, #0
   4d3cc:	bge	4d3e8 <__printf_chk@plt+0x3bd28>
   4d3d0:	ldr	r3, [pc, #104]	; 4d440 <__printf_chk@plt+0x3bd80>
   4d3d4:	ldr	r3, [r3]
   4d3d8:	cmp	r3, #0
   4d3dc:	beq	4d43c <__printf_chk@plt+0x3bd7c>
   4d3e0:	mov	r0, #0
   4d3e4:	pop	{r4, r5, r6, pc}
   4d3e8:	add	r2, r3, r3, lsl #3
   4d3ec:	ldr	r1, [r5, #52]	; 0x34
   4d3f0:	ldr	r3, [r5, #40]	; 0x28
   4d3f4:	ldr	ip, [pc, #72]	; 4d444 <__printf_chk@plt+0x3bd84>
   4d3f8:	add	r2, r1, r2, lsl #2
   4d3fc:	cmp	r3, #0
   4d400:	ldr	r0, [r2, #12]
   4d404:	ldr	r2, [ip]
   4d408:	bne	4d430 <__printf_chk@plt+0x3bd70>
   4d40c:	cmp	r6, r2
   4d410:	popeq	{r4, r5, r6, pc}
   4d414:	mov	r1, r6
   4d418:	pop	{r4, r5, r6, lr}
   4d41c:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d420:	ldr	r1, [pc, #32]	; 4d448 <__printf_chk@plt+0x3bd88>
   4d424:	mov	r0, #400	; 0x190
   4d428:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d42c:	b	4d3b4 <__printf_chk@plt+0x3bcf4>
   4d430:	mov	r1, r6
   4d434:	pop	{r4, r5, r6, lr}
   4d438:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d43c:	bl	113f0 <abort@plt>
   4d440:	ldrdeq	r6, [r8], -r8
   4d444:	andeq	r6, r8, r0, lsl #16
   4d448:	muleq	r5, r8, r6
   4d44c:	push	{r4, lr}
   4d450:	vpush	{d8}
   4d454:	mov	r4, r0
   4d458:	vmov	s16, r3
   4d45c:	bl	4d39c <__printf_chk@plt+0x3bcdc>
   4d460:	vldr	d5, [r4, #32]
   4d464:	vldr	d6, [pc, #52]	; 4d4a0 <__printf_chk@plt+0x3bde0>
   4d468:	vcvt.f64.s32	d7, s16
   4d46c:	vldr	d0, [pc, #52]	; 4d4a8 <__printf_chk@plt+0x3bde8>
   4d470:	vadd.f64	d7, d7, d5
   4d474:	vmul.f64	d7, d7, d6
   4d478:	vdiv.f64	d0, d7, d0
   4d47c:	vmov	s17, r0
   4d480:	bl	11588 <tan@plt>
   4d484:	vldr	d7, [pc, #36]	; 4d4b0 <__printf_chk@plt+0x3bdf0>
   4d488:	vcvt.f64.s32	d6, s17
   4d48c:	vpop	{d8}
   4d490:	vmla.f64	d7, d6, d0
   4d494:	vcvt.s32.f64	s15, d7
   4d498:	vmov	r0, s15
   4d49c:	pop	{r4, pc}
   4d4a0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   4d4a4:	strdmi	r2, [r9], -fp
   4d4a8:	andeq	r0, r0, r0
   4d4ac:	rsbmi	r8, r6, r0
   4d4b0:	andeq	r0, r0, r0
   4d4b4:	svccc	0x00e00000
   4d4b8:	push	{r4, r5, r6, lr}
   4d4bc:	mov	r5, r0
   4d4c0:	ldr	r4, [r1]
   4d4c4:	mov	r6, r2
   4d4c8:	cmp	r4, #0
   4d4cc:	blt	4d53c <__printf_chk@plt+0x3be7c>
   4d4d0:	ldr	r3, [r5, #48]	; 0x30
   4d4d4:	cmp	r3, r4
   4d4d8:	ble	4d4ec <__printf_chk@plt+0x3be2c>
   4d4dc:	ldr	r3, [r5, #44]	; 0x2c
   4d4e0:	ldr	r3, [r3, r4, lsl #2]
   4d4e4:	cmp	r3, #0
   4d4e8:	bge	4d504 <__printf_chk@plt+0x3be44>
   4d4ec:	ldr	r3, [pc, #104]	; 4d55c <__printf_chk@plt+0x3be9c>
   4d4f0:	ldr	r3, [r3]
   4d4f4:	cmp	r3, #0
   4d4f8:	beq	4d558 <__printf_chk@plt+0x3be98>
   4d4fc:	mov	r0, #0
   4d500:	pop	{r4, r5, r6, pc}
   4d504:	add	r2, r3, r3, lsl #3
   4d508:	ldr	r1, [r5, #52]	; 0x34
   4d50c:	ldr	r3, [r5, #40]	; 0x28
   4d510:	ldr	ip, [pc, #72]	; 4d560 <__printf_chk@plt+0x3bea0>
   4d514:	add	r2, r1, r2, lsl #2
   4d518:	cmp	r3, #0
   4d51c:	ldr	r0, [r2, #16]
   4d520:	ldr	r2, [ip]
   4d524:	bne	4d54c <__printf_chk@plt+0x3be8c>
   4d528:	cmp	r6, r2
   4d52c:	popeq	{r4, r5, r6, pc}
   4d530:	mov	r1, r6
   4d534:	pop	{r4, r5, r6, lr}
   4d538:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d53c:	ldr	r1, [pc, #32]	; 4d564 <__printf_chk@plt+0x3bea4>
   4d540:	ldr	r0, [pc, #32]	; 4d568 <__printf_chk@plt+0x3bea8>
   4d544:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d548:	b	4d4d0 <__printf_chk@plt+0x3be10>
   4d54c:	mov	r1, r6
   4d550:	pop	{r4, r5, r6, lr}
   4d554:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d558:	bl	113f0 <abort@plt>
   4d55c:	ldrdeq	r6, [r8], -r8
   4d560:	andeq	r6, r8, r0, lsl #16
   4d564:	muleq	r5, r8, r6
   4d568:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   4d56c:	push	{r4, r5, r6, lr}
   4d570:	mov	r5, r0
   4d574:	ldr	r4, [r1]
   4d578:	mov	r6, r2
   4d57c:	cmp	r4, #0
   4d580:	blt	4d5f0 <__printf_chk@plt+0x3bf30>
   4d584:	ldr	r3, [r5, #48]	; 0x30
   4d588:	cmp	r3, r4
   4d58c:	ble	4d5a0 <__printf_chk@plt+0x3bee0>
   4d590:	ldr	r3, [r5, #44]	; 0x2c
   4d594:	ldr	r3, [r3, r4, lsl #2]
   4d598:	cmp	r3, #0
   4d59c:	bge	4d5b8 <__printf_chk@plt+0x3bef8>
   4d5a0:	ldr	r3, [pc, #104]	; 4d610 <__printf_chk@plt+0x3bf50>
   4d5a4:	ldr	r3, [r3]
   4d5a8:	cmp	r3, #0
   4d5ac:	beq	4d60c <__printf_chk@plt+0x3bf4c>
   4d5b0:	mov	r0, #0
   4d5b4:	pop	{r4, r5, r6, pc}
   4d5b8:	add	r2, r3, r3, lsl #3
   4d5bc:	ldr	r1, [r5, #52]	; 0x34
   4d5c0:	ldr	r3, [r5, #40]	; 0x28
   4d5c4:	ldr	ip, [pc, #72]	; 4d614 <__printf_chk@plt+0x3bf54>
   4d5c8:	add	r2, r1, r2, lsl #2
   4d5cc:	cmp	r3, #0
   4d5d0:	ldr	r0, [r2, #24]
   4d5d4:	ldr	r2, [ip]
   4d5d8:	bne	4d600 <__printf_chk@plt+0x3bf40>
   4d5dc:	cmp	r6, r2
   4d5e0:	popeq	{r4, r5, r6, pc}
   4d5e4:	mov	r1, r6
   4d5e8:	pop	{r4, r5, r6, lr}
   4d5ec:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d5f0:	ldr	r1, [pc, #32]	; 4d618 <__printf_chk@plt+0x3bf58>
   4d5f4:	ldr	r0, [pc, #32]	; 4d61c <__printf_chk@plt+0x3bf5c>
   4d5f8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d5fc:	b	4d584 <__printf_chk@plt+0x3bec4>
   4d600:	mov	r1, r6
   4d604:	pop	{r4, r5, r6, lr}
   4d608:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d60c:	bl	113f0 <abort@plt>
   4d610:	ldrdeq	r6, [r8], -r8
   4d614:	andeq	r6, r8, r0, lsl #16
   4d618:	muleq	r5, r8, r6
   4d61c:	andeq	r0, r0, lr, lsr #3
   4d620:	push	{r4, r5, r6, lr}
   4d624:	mov	r5, r0
   4d628:	ldr	r4, [r1]
   4d62c:	mov	r6, r2
   4d630:	cmp	r4, #0
   4d634:	blt	4d6a4 <__printf_chk@plt+0x3bfe4>
   4d638:	ldr	r3, [r5, #48]	; 0x30
   4d63c:	cmp	r3, r4
   4d640:	ble	4d654 <__printf_chk@plt+0x3bf94>
   4d644:	ldr	r3, [r5, #44]	; 0x2c
   4d648:	ldr	r3, [r3, r4, lsl #2]
   4d64c:	cmp	r3, #0
   4d650:	bge	4d66c <__printf_chk@plt+0x3bfac>
   4d654:	ldr	r3, [pc, #104]	; 4d6c4 <__printf_chk@plt+0x3c004>
   4d658:	ldr	r3, [r3]
   4d65c:	cmp	r3, #0
   4d660:	beq	4d6c0 <__printf_chk@plt+0x3c000>
   4d664:	mov	r0, #0
   4d668:	pop	{r4, r5, r6, pc}
   4d66c:	add	r2, r3, r3, lsl #3
   4d670:	ldr	r1, [r5, #52]	; 0x34
   4d674:	ldr	r3, [r5, #40]	; 0x28
   4d678:	ldr	ip, [pc, #72]	; 4d6c8 <__printf_chk@plt+0x3c008>
   4d67c:	add	r2, r1, r2, lsl #2
   4d680:	cmp	r3, #0
   4d684:	ldr	r0, [r2, #20]
   4d688:	ldr	r2, [ip]
   4d68c:	bne	4d6b4 <__printf_chk@plt+0x3bff4>
   4d690:	cmp	r6, r2
   4d694:	popeq	{r4, r5, r6, pc}
   4d698:	mov	r1, r6
   4d69c:	pop	{r4, r5, r6, lr}
   4d6a0:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d6a4:	ldr	r1, [pc, #32]	; 4d6cc <__printf_chk@plt+0x3c00c>
   4d6a8:	ldr	r0, [pc, #32]	; 4d6d0 <__printf_chk@plt+0x3c010>
   4d6ac:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d6b0:	b	4d638 <__printf_chk@plt+0x3bf78>
   4d6b4:	mov	r1, r6
   4d6b8:	pop	{r4, r5, r6, lr}
   4d6bc:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d6c0:	bl	113f0 <abort@plt>
   4d6c4:	ldrdeq	r6, [r8], -r8
   4d6c8:	andeq	r6, r8, r0, lsl #16
   4d6cc:	muleq	r5, r8, r6
   4d6d0:			; <UNDEFINED> instruction: 0x000001bd
   4d6d4:	push	{r4, r5, r6, lr}
   4d6d8:	mov	r5, r0
   4d6dc:	ldr	r4, [r1]
   4d6e0:	mov	r6, r2
   4d6e4:	cmp	r4, #0
   4d6e8:	blt	4d758 <__printf_chk@plt+0x3c098>
   4d6ec:	ldr	r3, [r5, #48]	; 0x30
   4d6f0:	cmp	r3, r4
   4d6f4:	ble	4d708 <__printf_chk@plt+0x3c048>
   4d6f8:	ldr	r3, [r5, #44]	; 0x2c
   4d6fc:	ldr	r3, [r3, r4, lsl #2]
   4d700:	cmp	r3, #0
   4d704:	bge	4d720 <__printf_chk@plt+0x3c060>
   4d708:	ldr	r3, [pc, #104]	; 4d778 <__printf_chk@plt+0x3c0b8>
   4d70c:	ldr	r3, [r3]
   4d710:	cmp	r3, #0
   4d714:	beq	4d774 <__printf_chk@plt+0x3c0b4>
   4d718:	mov	r0, #0
   4d71c:	pop	{r4, r5, r6, pc}
   4d720:	add	r2, r3, r3, lsl #3
   4d724:	ldr	r1, [r5, #52]	; 0x34
   4d728:	ldr	r3, [r5, #40]	; 0x28
   4d72c:	ldr	ip, [pc, #72]	; 4d77c <__printf_chk@plt+0x3c0bc>
   4d730:	add	r2, r1, r2, lsl #2
   4d734:	cmp	r3, #0
   4d738:	ldr	r0, [r2, #28]
   4d73c:	ldr	r2, [ip]
   4d740:	bne	4d768 <__printf_chk@plt+0x3c0a8>
   4d744:	cmp	r6, r2
   4d748:	popeq	{r4, r5, r6, pc}
   4d74c:	mov	r1, r6
   4d750:	pop	{r4, r5, r6, lr}
   4d754:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d758:	ldr	r1, [pc, #32]	; 4d780 <__printf_chk@plt+0x3c0c0>
   4d75c:	mov	r0, #460	; 0x1cc
   4d760:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d764:	b	4d6ec <__printf_chk@plt+0x3c02c>
   4d768:	mov	r1, r6
   4d76c:	pop	{r4, r5, r6, lr}
   4d770:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d774:	bl	113f0 <abort@plt>
   4d778:	ldrdeq	r6, [r8], -r8
   4d77c:	andeq	r6, r8, r0, lsl #16
   4d780:	muleq	r5, r8, r6
   4d784:	push	{r4, r5, r6, lr}
   4d788:	subs	r4, r1, #0
   4d78c:	mov	r5, r0
   4d790:	blt	4d7a4 <__printf_chk@plt+0x3c0e4>
   4d794:	cmp	r4, #1000	; 0x3e8
   4d798:	moveq	r4, #0
   4d79c:	str	r4, [r5, #40]	; 0x28
   4d7a0:	pop	{r4, r5, r6, pc}
   4d7a4:	ldr	r1, [pc, #12]	; 4d7b8 <__printf_chk@plt+0x3c0f8>
   4d7a8:	ldr	r0, [pc, #12]	; 4d7bc <__printf_chk@plt+0x3c0fc>
   4d7ac:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d7b0:	str	r4, [r5, #40]	; 0x28
   4d7b4:	pop	{r4, r5, r6, pc}
   4d7b8:	muleq	r5, r8, r6
   4d7bc:	ldrdeq	r0, [r0], -sl
   4d7c0:	ldr	r0, [r0, #40]	; 0x28
   4d7c4:	bx	lr
   4d7c8:	ldr	r3, [r0, #40]	; 0x28
   4d7cc:	ldr	r2, [pc, #28]	; 4d7f0 <__printf_chk@plt+0x3c130>
   4d7d0:	cmp	r3, #0
   4d7d4:	ldr	r0, [r0, #12]
   4d7d8:	ldr	r2, [r2]
   4d7dc:	bne	4d7ec <__printf_chk@plt+0x3c12c>
   4d7e0:	cmp	r1, r2
   4d7e4:	bxeq	lr
   4d7e8:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d7ec:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d7f0:	andeq	r6, r8, r0, lsl #16
   4d7f4:	push	{lr}		; (str lr, [sp, #-4]!)
   4d7f8:	ldr	lr, [sp, #4]
   4d7fc:	stm	r0, {r1, r2, r3, lr}
   4d800:	pop	{pc}		; (ldr pc, [sp], #4)
   4d804:	push	{r4, r5, r6, r7, r8, lr}
   4d808:	mov	r6, r1
   4d80c:	ldr	r5, [r0, #8]
   4d810:	mov	r8, r2
   4d814:	cmp	r5, #0
   4d818:	mov	r7, r3
   4d81c:	beq	4d878 <__printf_chk@plt+0x3c1b8>
   4d820:	ldr	r3, [r6]
   4d824:	ldr	ip, [r8]
   4d828:	ldr	r4, [pc, #124]	; 4d8ac <__printf_chk@plt+0x3c1ec>
   4d82c:	add	ip, ip, r3, lsl #10
   4d830:	mov	r0, #16
   4d834:	smull	r3, r4, r4, ip
   4d838:	add	r3, r4, ip
   4d83c:	asr	r4, ip, #31
   4d840:	rsb	r4, r4, r3, asr #8
   4d844:	rsb	r3, r4, r4, lsl #6
   4d848:	rsb	r4, r4, r3, lsl #3
   4d84c:	sub	ip, ip, r4
   4d850:	eor	r4, ip, ip, asr #31
   4d854:	sub	r4, r4, ip, asr #31
   4d858:	bl	5130c <_Znwj@@Base>
   4d85c:	ldr	r3, [r5, r4, lsl #2]
   4d860:	str	r6, [r0]
   4d864:	str	r3, [r0, #12]
   4d868:	str	r8, [r0, #4]
   4d86c:	str	r7, [r0, #8]
   4d870:	str	r0, [r5, r4, lsl #2]
   4d874:	pop	{r4, r5, r6, r7, r8, pc}
   4d878:	mov	r4, r0
   4d87c:	ldr	r0, [pc, #44]	; 4d8b0 <__printf_chk@plt+0x3c1f0>
   4d880:	bl	113d8 <_Znaj@plt>
   4d884:	mov	lr, #0
   4d888:	add	ip, r0, #2000	; 0x7d0
   4d88c:	mov	r5, r0
   4d890:	add	ip, ip, #8
   4d894:	sub	r0, r0, #4
   4d898:	str	r5, [r4, #8]
   4d89c:	str	lr, [r0, #4]!
   4d8a0:	cmp	ip, r0
   4d8a4:	bne	4d89c <__printf_chk@plt+0x3c1dc>
   4d8a8:	b	4d820 <__printf_chk@plt+0x3c160>
   4d8ac:	subhi	r4, sl, #1552	; 0x610
   4d8b0:	ldrdeq	r0, [r0], -ip
   4d8b4:	ldr	ip, [r0, #8]
   4d8b8:	cmp	ip, #0
   4d8bc:	beq	4d964 <__printf_chk@plt+0x3c2a4>
   4d8c0:	push	{r4, r5, lr}
   4d8c4:	mov	lr, r3
   4d8c8:	ldr	r5, [r1]
   4d8cc:	ldr	r3, [r2]
   4d8d0:	ldr	r4, [pc, #160]	; 4d978 <__printf_chk@plt+0x3c2b8>
   4d8d4:	add	r3, r3, r5, lsl #10
   4d8d8:	smull	r5, r4, r4, r3
   4d8dc:	add	r5, r4, r3
   4d8e0:	asr	r4, r3, #31
   4d8e4:	rsb	r4, r4, r5, asr #8
   4d8e8:	rsb	r5, r4, r4, lsl #6
   4d8ec:	rsb	r4, r4, r5, lsl #3
   4d8f0:	sub	r3, r3, r4
   4d8f4:	cmp	r3, #0
   4d8f8:	rsblt	r3, r3, #0
   4d8fc:	ldr	ip, [ip, r3, lsl #2]
   4d900:	cmp	ip, #0
   4d904:	bne	4d918 <__printf_chk@plt+0x3c258>
   4d908:	b	4d95c <__printf_chk@plt+0x3c29c>
   4d90c:	ldr	ip, [ip, #12]
   4d910:	cmp	ip, #0
   4d914:	beq	4d95c <__printf_chk@plt+0x3c29c>
   4d918:	ldr	r3, [ip]
   4d91c:	cmp	r3, r1
   4d920:	bne	4d90c <__printf_chk@plt+0x3c24c>
   4d924:	ldr	r3, [ip, #4]
   4d928:	cmp	r3, r2
   4d92c:	bne	4d90c <__printf_chk@plt+0x3c24c>
   4d930:	ldr	r3, [r0, #40]	; 0x28
   4d934:	ldr	r2, [pc, #64]	; 4d97c <__printf_chk@plt+0x3c2bc>
   4d938:	cmp	r3, #0
   4d93c:	ldr	r0, [ip, #8]
   4d940:	ldr	r2, [r2]
   4d944:	bne	4d96c <__printf_chk@plt+0x3c2ac>
   4d948:	cmp	r2, lr
   4d94c:	popeq	{r4, r5, pc}
   4d950:	mov	r1, lr
   4d954:	pop	{r4, r5, lr}
   4d958:	b	4cae0 <__printf_chk@plt+0x3b420>
   4d95c:	mov	r0, ip
   4d960:	pop	{r4, r5, pc}
   4d964:	mov	r0, ip
   4d968:	bx	lr
   4d96c:	mov	r1, lr
   4d970:	pop	{r4, r5, lr}
   4d974:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4d978:	subhi	r4, sl, #1552	; 0x610
   4d97c:	andeq	r6, r8, r0, lsl #16
   4d980:	ldr	r0, [r0, #4]
   4d984:	and	r0, r0, r1
   4d988:	bx	lr
   4d98c:	push	{r4, r5, r6, lr}
   4d990:	mov	r5, r0
   4d994:	ldr	r4, [r1]
   4d998:	cmp	r4, #0
   4d99c:	blt	4d9e4 <__printf_chk@plt+0x3c324>
   4d9a0:	ldr	r3, [r5, #48]	; 0x30
   4d9a4:	cmp	r3, r4
   4d9a8:	ble	4d9bc <__printf_chk@plt+0x3c2fc>
   4d9ac:	ldr	r3, [r5, #44]	; 0x2c
   4d9b0:	ldr	r3, [r3, r4, lsl #2]
   4d9b4:	cmp	r3, #0
   4d9b8:	bge	4d9d4 <__printf_chk@plt+0x3c314>
   4d9bc:	ldr	r3, [pc, #52]	; 4d9f8 <__printf_chk@plt+0x3c338>
   4d9c0:	ldr	r3, [r3]
   4d9c4:	cmp	r3, #0
   4d9c8:	beq	4d9f4 <__printf_chk@plt+0x3c334>
   4d9cc:	mov	r0, #0
   4d9d0:	pop	{r4, r5, r6, pc}
   4d9d4:	ldr	r2, [r5, #52]	; 0x34
   4d9d8:	add	r3, r3, r3, lsl #3
   4d9dc:	ldrb	r0, [r2, r3, lsl #2]
   4d9e0:	pop	{r4, r5, r6, pc}
   4d9e4:	ldr	r1, [pc, #16]	; 4d9fc <__printf_chk@plt+0x3c33c>
   4d9e8:	ldr	r0, [pc, #16]	; 4da00 <__printf_chk@plt+0x3c340>
   4d9ec:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4d9f0:	b	4d9a0 <__printf_chk@plt+0x3c2e0>
   4d9f4:	bl	113f0 <abort@plt>
   4d9f8:	ldrdeq	r6, [r8], -r8
   4d9fc:	muleq	r5, r8, r6
   4da00:	andeq	r0, r0, r5, lsl r2
   4da04:	push	{r4, r5, r6, lr}
   4da08:	mov	r5, r1
   4da0c:	ldr	r4, [r1]
   4da10:	mov	r6, r0
   4da14:	cmp	r4, #0
   4da18:	blt	4da7c <__printf_chk@plt+0x3c3bc>
   4da1c:	ldr	r3, [r6, #48]	; 0x30
   4da20:	cmp	r3, r4
   4da24:	ble	4da38 <__printf_chk@plt+0x3c378>
   4da28:	ldr	r3, [r6, #44]	; 0x2c
   4da2c:	ldr	r3, [r3, r4, lsl #2]
   4da30:	cmp	r3, #0
   4da34:	bge	4da68 <__printf_chk@plt+0x3c3a8>
   4da38:	ldr	r3, [pc, #76]	; 4da8c <__printf_chk@plt+0x3c3cc>
   4da3c:	ldr	r3, [r3]
   4da40:	cmp	r3, #0
   4da44:	beq	4da64 <__printf_chk@plt+0x3c3a4>
   4da48:	mov	r0, r5
   4da4c:	bl	4cfb0 <__printf_chk@plt+0x3b8f0>
   4da50:	cmp	r0, #0
   4da54:	popge	{r4, r5, r6, pc}
   4da58:	ldr	r0, [r5, #4]
   4da5c:	cmp	r0, #0
   4da60:	popge	{r4, r5, r6, pc}
   4da64:	bl	113f0 <abort@plt>
   4da68:	ldr	r2, [r6, #52]	; 0x34
   4da6c:	add	r3, r3, r3, lsl #3
   4da70:	add	r3, r2, r3, lsl #2
   4da74:	ldr	r0, [r3, #4]
   4da78:	pop	{r4, r5, r6, pc}
   4da7c:	ldr	r1, [pc, #12]	; 4da90 <__printf_chk@plt+0x3c3d0>
   4da80:	mov	r0, #548	; 0x224
   4da84:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4da88:	b	4da1c <__printf_chk@plt+0x3c35c>
   4da8c:	ldrdeq	r6, [r8], -r8
   4da90:	muleq	r5, r8, r6
   4da94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4da98:	mov	r8, r1
   4da9c:	ldr	r7, [r1]
   4daa0:	mov	r5, r0
   4daa4:	cmp	r7, #0
   4daa8:	mov	r6, r2
   4daac:	blt	4dc38 <__printf_chk@plt+0x3c578>
   4dab0:	ldr	r4, [r5, #40]	; 0x28
   4dab4:	cmp	r4, #0
   4dab8:	moveq	r4, r6
   4dabc:	beq	4daec <__printf_chk@plt+0x3c42c>
   4dac0:	mov	r1, r4
   4dac4:	ldr	r0, [pc, #580]	; 4dd10 <__printf_chk@plt+0x3c650>
   4dac8:	bl	11558 <__aeabi_idiv@plt>
   4dacc:	cmp	r0, r6
   4dad0:	blt	4dc48 <__printf_chk@plt+0x3c588>
   4dad4:	mul	r4, r6, r4
   4dad8:	ldr	r2, [pc, #564]	; 4dd14 <__printf_chk@plt+0x3c654>
   4dadc:	add	r3, r4, #500	; 0x1f4
   4dae0:	smull	r1, r2, r2, r3
   4dae4:	asr	r4, r3, #31
   4dae8:	rsb	r4, r4, r2, asr #6
   4daec:	ldr	r3, [r5, #48]	; 0x30
   4daf0:	cmp	r3, r7
   4daf4:	ble	4dbc8 <__printf_chk@plt+0x3c508>
   4daf8:	ldr	r3, [r5, #44]	; 0x2c
   4dafc:	ldr	r9, [r3, r7, lsl #2]
   4db00:	cmp	r9, #0
   4db04:	blt	4dbc8 <__printf_chk@plt+0x3c508>
   4db08:	ldr	sl, [pc, #520]	; 4dd18 <__printf_chk@plt+0x3c658>
   4db0c:	ldr	r3, [sl]
   4db10:	cmp	r3, r4
   4db14:	beq	4dc90 <__printf_chk@plt+0x3c5d0>
   4db18:	ldr	r3, [pc, #508]	; 4dd1c <__printf_chk@plt+0x3c65c>
   4db1c:	ldr	r3, [r3]
   4db20:	cmp	r3, #0
   4db24:	bne	4dc90 <__printf_chk@plt+0x3c5d0>
   4db28:	ldr	r8, [r5, #64]	; 0x40
   4db2c:	cmp	r8, #0
   4db30:	beq	4dcbc <__printf_chk@plt+0x3c5fc>
   4db34:	ldr	r3, [r8, #4]
   4db38:	cmp	r3, r4
   4db3c:	moveq	r7, r8
   4db40:	bne	4db58 <__printf_chk@plt+0x3c498>
   4db44:	b	4db80 <__printf_chk@plt+0x3c4c0>
   4db48:	ldr	r3, [r7, #4]
   4db4c:	cmp	r3, r4
   4db50:	beq	4dca4 <__printf_chk@plt+0x3c5e4>
   4db54:	mov	r8, r7
   4db58:	ldr	r7, [r8]
   4db5c:	cmp	r7, #0
   4db60:	bne	4db48 <__printf_chk@plt+0x3c488>
   4db64:	mov	r0, #12
   4db68:	bl	5130c <_Znwj@@Base>
   4db6c:	mov	r1, r4
   4db70:	ldrd	r2, [r5, #60]	; 0x3c
   4db74:	mov	r7, r0
   4db78:	bl	4d328 <__printf_chk@plt+0x3bc68>
   4db7c:	str	r7, [r5, #64]	; 0x40
   4db80:	ldr	r4, [r7, #8]
   4db84:	ldr	r0, [r4, r9, lsl #2]
   4db88:	cmp	r0, #0
   4db8c:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   4db90:	ldr	r2, [r5, #52]	; 0x34
   4db94:	add	r1, r9, r9, lsl #3
   4db98:	ldr	r3, [r5, #40]	; 0x28
   4db9c:	add	r1, r2, r1, lsl #2
   4dba0:	cmp	r3, #0
   4dba4:	ldr	r2, [sl]
   4dba8:	ldr	r0, [r1, #8]
   4dbac:	bne	4dcdc <__printf_chk@plt+0x3c61c>
   4dbb0:	cmp	r6, r2
   4dbb4:	beq	4dbc0 <__printf_chk@plt+0x3c500>
   4dbb8:	mov	r1, r6
   4dbbc:	bl	4cae0 <__printf_chk@plt+0x3b420>
   4dbc0:	str	r0, [r4, r9, lsl #2]
   4dbc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4dbc8:	ldr	r3, [pc, #336]	; 4dd20 <__printf_chk@plt+0x3c660>
   4dbcc:	ldr	r3, [r3]
   4dbd0:	cmp	r3, #0
   4dbd4:	beq	4dcf4 <__printf_chk@plt+0x3c634>
   4dbd8:	mov	r1, r8
   4dbdc:	mov	r0, r5
   4dbe0:	bl	4da04 <__printf_chk@plt+0x3c344>
   4dbe4:	bl	11420 <wcwidth@plt>
   4dbe8:	ldr	r3, [pc, #296]	; 4dd18 <__printf_chk@plt+0x3c658>
   4dbec:	ldr	r2, [r3]
   4dbf0:	cmp	r0, #1
   4dbf4:	addgt	r0, r0, r0, lsl #1
   4dbf8:	movle	r0, #24
   4dbfc:	lslgt	r0, r0, #3
   4dc00:	cmp	r2, r4
   4dc04:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4dc08:	ldr	r3, [pc, #268]	; 4dd1c <__printf_chk@plt+0x3c65c>
   4dc0c:	ldr	r3, [r3]
   4dc10:	cmp	r3, #0
   4dc14:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   4dc18:	ldr	r3, [r5, #40]	; 0x28
   4dc1c:	cmp	r3, #0
   4dc20:	bne	4dc84 <__printf_chk@plt+0x3c5c4>
   4dc24:	cmp	r2, r6
   4dc28:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4dc2c:	mov	r1, r6
   4dc30:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4dc34:	b	4cae0 <__printf_chk@plt+0x3b420>
   4dc38:	ldr	r1, [pc, #228]	; 4dd24 <__printf_chk@plt+0x3c664>
   4dc3c:	mov	r0, #344	; 0x158
   4dc40:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4dc44:	b	4dab0 <__printf_chk@plt+0x3c3f0>
   4dc48:	vmov	s15, r4
   4dc4c:	vmov	s13, r6
   4dc50:	vldr	d4, [pc, #168]	; 4dd00 <__printf_chk@plt+0x3c640>
   4dc54:	vldr	d5, [pc, #172]	; 4dd08 <__printf_chk@plt+0x3c648>
   4dc58:	vcvt.f64.s32	d7, s15
   4dc5c:	vcvt.f64.s32	d6, s13
   4dc60:	ldr	r3, [r5, #48]	; 0x30
   4dc64:	cmp	r3, r7
   4dc68:	vmul.f64	d7, d6, d7
   4dc6c:	vdiv.f64	d6, d7, d4
   4dc70:	vadd.f64	d6, d6, d5
   4dc74:	vcvt.s32.f64	s15, d6
   4dc78:	vmov	r4, s15
   4dc7c:	ble	4dbc8 <__printf_chk@plt+0x3c508>
   4dc80:	b	4daf8 <__printf_chk@plt+0x3c438>
   4dc84:	mov	r1, r6
   4dc88:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4dc8c:	b	4cbf4 <__printf_chk@plt+0x3b534>
   4dc90:	ldr	r3, [r5, #52]	; 0x34
   4dc94:	add	r9, r9, r9, lsl #3
   4dc98:	add	r9, r3, r9, lsl #2
   4dc9c:	ldr	r0, [r9, #8]
   4dca0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4dca4:	ldr	r3, [r7]
   4dca8:	str	r3, [r8]
   4dcac:	ldr	r3, [r5, #64]	; 0x40
   4dcb0:	str	r3, [r7]
   4dcb4:	str	r7, [r5, #64]	; 0x40
   4dcb8:	b	4db80 <__printf_chk@plt+0x3c4c0>
   4dcbc:	mov	r0, #12
   4dcc0:	bl	5130c <_Znwj@@Base>
   4dcc4:	mov	r3, r8
   4dcc8:	mov	r1, r4
   4dccc:	ldr	r2, [r5, #60]	; 0x3c
   4dcd0:	mov	r7, r0
   4dcd4:	bl	4d328 <__printf_chk@plt+0x3bc68>
   4dcd8:	b	4db7c <__printf_chk@plt+0x3c4bc>
   4dcdc:	mov	r1, r6
   4dce0:	bl	4cbf4 <__printf_chk@plt+0x3b534>
   4dce4:	b	4dbc0 <__printf_chk@plt+0x3c500>
   4dce8:	mov	r0, r7
   4dcec:	bl	5135c <_ZdlPv@@Base>
   4dcf0:	bl	11498 <__cxa_end_cleanup@plt>
   4dcf4:	bl	113f0 <abort@plt>
   4dcf8:	b	4dce8 <__printf_chk@plt+0x3c628>
   4dcfc:	nop			; (mov r0, r0)
   4dd00:	andeq	r0, r0, r0
   4dd04:	addmi	r4, pc, r0
   4dd08:	andeq	r0, r0, r0
   4dd0c:	svccc	0x00e00000
   4dd10:	svcvc	0x00fffe0b
   4dd14:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   4dd18:	andeq	r6, r8, r0, lsl #16
   4dd1c:	andeq	r6, r8, r0, ror #15
   4dd20:	ldrdeq	r6, [r8], -r8
   4dd24:	muleq	r5, r8, r6
   4dd28:	ldr	r0, [r0, #20]
   4dd2c:	bx	lr
   4dd30:	ldr	r0, [r0, #24]
   4dd34:	bx	lr
   4dd38:	push	{r4, r5, r6, lr}
   4dd3c:	mov	r5, r0
   4dd40:	ldr	r4, [r1]
   4dd44:	cmp	r4, #0
   4dd48:	blt	4dd94 <__printf_chk@plt+0x3c6d4>
   4dd4c:	ldr	r3, [r5, #48]	; 0x30
   4dd50:	cmp	r3, r4
   4dd54:	ble	4dd68 <__printf_chk@plt+0x3c6a8>
   4dd58:	ldr	r3, [r5, #44]	; 0x2c
   4dd5c:	ldr	r3, [r3, r4, lsl #2]
   4dd60:	cmp	r3, #0
   4dd64:	bge	4dd80 <__printf_chk@plt+0x3c6c0>
   4dd68:	ldr	r3, [pc, #56]	; 4dda8 <__printf_chk@plt+0x3c6e8>
   4dd6c:	ldr	r3, [r3]
   4dd70:	cmp	r3, #0
   4dd74:	beq	4dda4 <__printf_chk@plt+0x3c6e4>
   4dd78:	mov	r0, #0
   4dd7c:	pop	{r4, r5, r6, pc}
   4dd80:	ldr	r2, [r5, #52]	; 0x34
   4dd84:	add	r3, r3, r3, lsl #3
   4dd88:	add	r3, r2, r3, lsl #2
   4dd8c:	ldr	r0, [r3, #32]
   4dd90:	pop	{r4, r5, r6, pc}
   4dd94:	ldr	r1, [pc, #16]	; 4ddac <__printf_chk@plt+0x3c6ec>
   4dd98:	ldr	r0, [pc, #16]	; 4ddb0 <__printf_chk@plt+0x3c6f0>
   4dd9c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4dda0:	b	4dd4c <__printf_chk@plt+0x3c68c>
   4dda4:	bl	113f0 <abort@plt>
   4dda8:	ldrdeq	r6, [r8], -r8
   4ddac:	muleq	r5, r8, r6
   4ddb0:	andeq	r0, r0, r5, asr #4
   4ddb4:	ldr	r3, [pc, #4]	; 4ddc0 <__printf_chk@plt+0x3c700>
   4ddb8:	ldr	r0, [r3]
   4ddbc:	bx	lr
   4ddc0:	ldrdeq	r6, [r8], -r4
   4ddc4:	push	{r4, r5, r6, r7, r8, lr}
   4ddc8:	mov	r4, r0
   4ddcc:	ldr	r6, [r0, #48]	; 0x30
   4ddd0:	cmp	r6, #0
   4ddd4:	bne	4de20 <__printf_chk@plt+0x3c760>
   4ddd8:	cmp	r1, #127	; 0x7f
   4dddc:	bgt	4de94 <__printf_chk@plt+0x3c7d4>
   4dde0:	mov	r3, #128	; 0x80
   4dde4:	str	r3, [r0, #48]	; 0x30
   4dde8:	mov	r0, #512	; 0x200
   4ddec:	bl	113d8 <_Znaj@plt>
   4ddf0:	ldr	r3, [r4, #48]	; 0x30
   4ddf4:	cmp	r3, #0
   4ddf8:	str	r0, [r4, #44]	; 0x2c
   4ddfc:	pople	{r4, r5, r6, r7, r8, pc}
   4de00:	add	r3, r0, r3, lsl #2
   4de04:	sub	r3, r3, #4
   4de08:	sub	r0, r0, #4
   4de0c:	mvn	r2, #0
   4de10:	str	r2, [r0, #4]!
   4de14:	cmp	r0, r3
   4de18:	bne	4de10 <__printf_chk@plt+0x3c750>
   4de1c:	pop	{r4, r5, r6, r7, r8, pc}
   4de20:	lsl	r0, r6, #1
   4de24:	cmp	r0, r1
   4de28:	addle	r0, r1, #10
   4de2c:	cmn	r0, #-536870910	; 0xe0000002
   4de30:	str	r0, [r4, #48]	; 0x30
   4de34:	lslls	r0, r0, #2
   4de38:	mvnhi	r0, #0
   4de3c:	ldr	r5, [r4, #44]	; 0x2c
   4de40:	bl	113d8 <_Znaj@plt>
   4de44:	lsl	r7, r6, #2
   4de48:	mov	r1, r5
   4de4c:	mov	r2, r7
   4de50:	str	r0, [r4, #44]	; 0x2c
   4de54:	bl	1157c <memcpy@plt>
   4de58:	ldr	r1, [r4, #48]	; 0x30
   4de5c:	cmp	r6, r1
   4de60:	mov	r3, r0
   4de64:	bge	4de88 <__printf_chk@plt+0x3c7c8>
   4de68:	sub	r0, r7, #4
   4de6c:	add	r1, r3, r1, lsl #2
   4de70:	add	r0, r3, r0
   4de74:	mvn	r2, #0
   4de78:	sub	r3, r1, #4
   4de7c:	str	r2, [r0, #4]!
   4de80:	cmp	r0, r3
   4de84:	bne	4de7c <__printf_chk@plt+0x3c7bc>
   4de88:	mov	r0, r5
   4de8c:	pop	{r4, r5, r6, r7, r8, lr}
   4de90:	b	114f8 <_ZdaPv@plt>
   4de94:	add	r1, r1, #10
   4de98:	cmn	r1, #-536870910	; 0xe0000002
   4de9c:	str	r1, [r0, #48]	; 0x30
   4dea0:	lslle	r0, r1, #2
   4dea4:	mvngt	r0, #0
   4dea8:	b	4ddec <__printf_chk@plt+0x3c72c>
   4deac:	push	{r4, r5, r6, lr}
   4deb0:	mov	r5, r0
   4deb4:	ldr	r6, [r0, #52]	; 0x34
   4deb8:	cmp	r6, #0
   4debc:	beq	4df04 <__printf_chk@plt+0x3c844>
   4dec0:	ldr	r4, [r0, #60]	; 0x3c
   4dec4:	ldr	r3, [pc, #80]	; 4df1c <__printf_chk@plt+0x3c85c>
   4dec8:	lsl	r0, r4, #1
   4decc:	cmp	r0, r3
   4ded0:	str	r0, [r5, #60]	; 0x3c
   4ded4:	addls	r0, r0, r4, lsl #4
   4ded8:	mvnhi	r0, #0
   4dedc:	lslls	r0, r0, #2
   4dee0:	bl	113d8 <_Znaj@plt>
   4dee4:	add	r4, r4, r4, lsl #3
   4dee8:	mov	r1, r6
   4deec:	lsl	r2, r4, #2
   4def0:	str	r0, [r5, #52]	; 0x34
   4def4:	bl	1157c <memcpy@plt>
   4def8:	mov	r0, r6
   4defc:	pop	{r4, r5, r6, lr}
   4df00:	b	114f8 <_ZdaPv@plt>
   4df04:	mov	r3, #16
   4df08:	str	r3, [r0, #60]	; 0x3c
   4df0c:	mov	r0, #576	; 0x240
   4df10:	bl	113d8 <_Znaj@plt>
   4df14:	str	r0, [r5, #52]	; 0x34
   4df18:	pop	{r4, r5, r6, pc}
   4df1c:	orreq	r3, lr, #14876672	; 0xe30000
   4df20:	push	{r4, r5, r6, r7, r8, lr}
   4df24:	mov	r5, r0
   4df28:	ldr	r0, [r0, #48]	; 0x30
   4df2c:	subs	r4, r0, #1
   4df30:	bmi	4df9c <__printf_chk@plt+0x3c8dc>
   4df34:	ldr	r6, [r5, #44]	; 0x2c
   4df38:	ldr	r3, [r6, r4, lsl #2]
   4df3c:	cmp	r3, #0
   4df40:	bge	4df9c <__printf_chk@plt+0x3c8dc>
   4df44:	sub	r2, r0, #-1073741823	; 0xc0000001
   4df48:	add	r2, r6, r2, lsl #2
   4df4c:	b	4df60 <__printf_chk@plt+0x3c8a0>
   4df50:	ldr	r1, [r2, #-4]!
   4df54:	cmp	r1, #0
   4df58:	bge	4dff4 <__printf_chk@plt+0x3c934>
   4df5c:	mov	r4, r3
   4df60:	subs	r3, r4, #1
   4df64:	bcs	4df50 <__printf_chk@plt+0x3c890>
   4df68:	cmp	r0, #0
   4df6c:	ble	4df9c <__printf_chk@plt+0x3c8dc>
   4df70:	mov	r4, #0
   4df74:	mov	r7, r4
   4df78:	mov	r0, r4
   4df7c:	bl	113d8 <_Znaj@plt>
   4df80:	mov	r2, r7
   4df84:	mov	r1, r6
   4df88:	str	r0, [r5, #44]	; 0x2c
   4df8c:	bl	1157c <memcpy@plt>
   4df90:	mov	r0, r6
   4df94:	bl	114f8 <_ZdaPv@plt>
   4df98:	str	r4, [r5, #48]	; 0x30
   4df9c:	ldr	r3, [r5, #56]	; 0x38
   4dfa0:	ldr	r2, [r5, #60]	; 0x3c
   4dfa4:	cmp	r3, r2
   4dfa8:	popge	{r4, r5, r6, r7, r8, pc}
   4dfac:	ldr	r2, [pc, #92]	; 4e010 <__printf_chk@plt+0x3c950>
   4dfb0:	ldr	r4, [r5, #52]	; 0x34
   4dfb4:	cmp	r3, r2
   4dfb8:	addls	r3, r3, r3, lsl #3
   4dfbc:	mvnhi	r0, #0
   4dfc0:	lslls	r0, r3, #2
   4dfc4:	bl	113d8 <_Znaj@plt>
   4dfc8:	ldr	r2, [r5, #56]	; 0x38
   4dfcc:	mov	r1, r4
   4dfd0:	add	r2, r2, r2, lsl #3
   4dfd4:	lsl	r2, r2, #2
   4dfd8:	str	r0, [r5, #52]	; 0x34
   4dfdc:	bl	1157c <memcpy@plt>
   4dfe0:	mov	r0, r4
   4dfe4:	bl	114f8 <_ZdaPv@plt>
   4dfe8:	ldr	r3, [r5, #56]	; 0x38
   4dfec:	str	r3, [r5, #60]	; 0x3c
   4dff0:	pop	{r4, r5, r6, r7, r8, pc}
   4dff4:	cmp	r0, r4
   4dff8:	ble	4df9c <__printf_chk@plt+0x3c8dc>
   4dffc:	cmn	r4, #-536870911	; 0xe0000001
   4e000:	lsl	r7, r4, #2
   4e004:	movcc	r0, r7
   4e008:	mvncs	r0, #0
   4e00c:	b	4df7c <__printf_chk@plt+0x3c8bc>
   4e010:	orreq	r3, lr, #14876672	; 0xe30000
   4e014:	push	{r4, r5, r6, r7, r8, lr}
   4e018:	mov	r5, r0
   4e01c:	ldr	r6, [r1]
   4e020:	mov	r4, r2
   4e024:	cmp	r6, #0
   4e028:	blt	4e084 <__printf_chk@plt+0x3c9c4>
   4e02c:	ldr	r3, [r5, #48]	; 0x30
   4e030:	cmp	r3, r6
   4e034:	ble	4e09c <__printf_chk@plt+0x3c9dc>
   4e038:	ldr	r3, [r5, #56]	; 0x38
   4e03c:	ldr	r2, [r5, #60]	; 0x3c
   4e040:	add	r7, r3, #1
   4e044:	cmp	r7, r2
   4e048:	bge	4e0c4 <__printf_chk@plt+0x3ca04>
   4e04c:	ldr	r2, [r5, #44]	; 0x2c
   4e050:	mov	lr, r4
   4e054:	ldr	ip, [r5, #52]	; 0x34
   4e058:	str	r3, [r2, r6, lsl #2]
   4e05c:	add	r4, r3, r3, lsl #3
   4e060:	ldm	lr!, {r0, r1, r2, r3}
   4e064:	add	ip, ip, r4, lsl #2
   4e068:	str	r7, [r5, #56]	; 0x38
   4e06c:	stmia	ip!, {r0, r1, r2, r3}
   4e070:	ldm	lr!, {r0, r1, r2, r3}
   4e074:	stmia	ip!, {r0, r1, r2, r3}
   4e078:	ldr	r3, [lr]
   4e07c:	str	r3, [ip]
   4e080:	pop	{r4, r5, r6, r7, r8, pc}
   4e084:	ldr	r1, [pc, #108]	; 4e0f8 <__printf_chk@plt+0x3ca38>
   4e088:	ldr	r0, [pc, #108]	; 4e0fc <__printf_chk@plt+0x3ca3c>
   4e08c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4e090:	ldr	r3, [r5, #48]	; 0x30
   4e094:	cmp	r3, r6
   4e098:	bgt	4e038 <__printf_chk@plt+0x3c978>
   4e09c:	mov	r1, r6
   4e0a0:	mov	r0, r5
   4e0a4:	bl	4ddc4 <__printf_chk@plt+0x3c704>
   4e0a8:	ldr	r3, [r5, #48]	; 0x30
   4e0ac:	cmp	r3, r6
   4e0b0:	bgt	4e038 <__printf_chk@plt+0x3c978>
   4e0b4:	ldr	r1, [pc, #60]	; 4e0f8 <__printf_chk@plt+0x3ca38>
   4e0b8:	ldr	r0, [pc, #64]	; 4e100 <__printf_chk@plt+0x3ca40>
   4e0bc:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4e0c0:	b	4e038 <__printf_chk@plt+0x3c978>
   4e0c4:	mov	r0, r5
   4e0c8:	bl	4deac <__printf_chk@plt+0x3c7ec>
   4e0cc:	ldr	r3, [r5, #56]	; 0x38
   4e0d0:	ldr	r2, [r5, #60]	; 0x3c
   4e0d4:	add	r7, r3, #1
   4e0d8:	cmp	r7, r2
   4e0dc:	blt	4e04c <__printf_chk@plt+0x3c98c>
   4e0e0:	ldr	r1, [pc, #16]	; 4e0f8 <__printf_chk@plt+0x3ca38>
   4e0e4:	mov	r0, #668	; 0x29c
   4e0e8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4e0ec:	ldr	r3, [r5, #56]	; 0x38
   4e0f0:	add	r7, r3, #1
   4e0f4:	b	4e04c <__printf_chk@plt+0x3c98c>
   4e0f8:	muleq	r5, r8, r6
   4e0fc:	muleq	r0, r6, r2
   4e100:	muleq	r0, r9, r2
   4e104:	push	{r4, r5, r6, lr}
   4e108:	mov	r6, r0
   4e10c:	ldr	r4, [r1]
   4e110:	ldr	r5, [r2]
   4e114:	cmp	r4, #0
   4e118:	cmpge	r5, #0
   4e11c:	blt	4e144 <__printf_chk@plt+0x3ca84>
   4e120:	ldr	r3, [r0, #48]	; 0x30
   4e124:	cmp	r3, r5
   4e128:	ble	4e144 <__printf_chk@plt+0x3ca84>
   4e12c:	cmp	r4, r3
   4e130:	bge	4e15c <__printf_chk@plt+0x3ca9c>
   4e134:	ldr	r3, [r6, #44]	; 0x2c
   4e138:	ldr	r2, [r3, r5, lsl #2]
   4e13c:	str	r2, [r3, r4, lsl #2]
   4e140:	pop	{r4, r5, r6, pc}
   4e144:	ldr	r1, [pc, #32]	; 4e16c <__printf_chk@plt+0x3caac>
   4e148:	ldr	r0, [pc, #32]	; 4e170 <__printf_chk@plt+0x3cab0>
   4e14c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   4e150:	ldr	r3, [r6, #48]	; 0x30
   4e154:	cmp	r4, r3
   4e158:	blt	4e134 <__printf_chk@plt+0x3ca74>
   4e15c:	mov	r1, r4
   4e160:	mov	r0, r6
   4e164:	bl	4ddc4 <__printf_chk@plt+0x3c704>
   4e168:	b	4e134 <__printf_chk@plt+0x3ca74>
   4e16c:	muleq	r5, r8, r6
   4e170:	andeq	r0, r0, r5, lsr #5
   4e174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e178:	mov	r8, r3
   4e17c:	ldr	r6, [pc, #460]	; 4e350 <__printf_chk@plt+0x3cc90>
   4e180:	sub	sp, sp, #308	; 0x134
   4e184:	mov	r7, r1
   4e188:	ldr	r3, [r6]
   4e18c:	mov	r5, r0
   4e190:	mov	r9, r2
   4e194:	mov	r2, #1
   4e198:	str	r0, [sp, #12]
   4e19c:	str	r2, [sp, #8]
   4e1a0:	str	r3, [sp, #300]	; 0x12c
   4e1a4:	ldrb	r3, [r5]
   4e1a8:	ldr	r2, [pc, #420]	; 4e354 <__printf_chk@plt+0x3cc94>
   4e1ac:	ldrb	r4, [r2, r3]
   4e1b0:	cmp	r4, #0
   4e1b4:	bne	4e2a8 <__printf_chk@plt+0x3cbe8>
   4e1b8:	ldr	fp, [pc, #408]	; 4e358 <__printf_chk@plt+0x3cc98>
   4e1bc:	b	4e1d0 <__printf_chk@plt+0x3cb10>
   4e1c0:	add	r4, r4, #1
   4e1c4:	cmp	r4, #41	; 0x29
   4e1c8:	add	fp, fp, #24
   4e1cc:	beq	4e23c <__printf_chk@plt+0x3cb7c>
   4e1d0:	ldr	sl, [fp]
   4e1d4:	mov	r1, r5
   4e1d8:	mov	r0, sl
   4e1dc:	bl	11348 <strcasecmp@plt>
   4e1e0:	cmp	r0, #0
   4e1e4:	bne	4e1c0 <__printf_chk@plt+0x3cb00>
   4e1e8:	cmp	r9, #0
   4e1ec:	addne	r3, r4, r4, lsl #1
   4e1f0:	ldrne	r2, [pc, #352]	; 4e358 <__printf_chk@plt+0x3cc98>
   4e1f4:	addne	r3, r2, r3, lsl #3
   4e1f8:	ldrdne	r0, [r3, #8]
   4e1fc:	strdne	r0, [r9]
   4e200:	cmp	r8, #0
   4e204:	addne	r4, r4, r4, lsl #1
   4e208:	ldrne	r3, [pc, #328]	; 4e358 <__printf_chk@plt+0x3cc98>
   4e20c:	addne	r4, r3, r4, lsl #3
   4e210:	ldrdne	r0, [r4, #16]
   4e214:	strdne	r0, [r8]
   4e218:	cmp	r7, #0
   4e21c:	strne	sl, [r7]
   4e220:	mov	r0, #1
   4e224:	ldr	r2, [sp, #300]	; 0x12c
   4e228:	ldr	r3, [r6]
   4e22c:	cmp	r2, r3
   4e230:	bne	4e34c <__printf_chk@plt+0x3cc8c>
   4e234:	add	sp, sp, #308	; 0x134
   4e238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e23c:	ldr	r3, [sp, #8]
   4e240:	cmp	r3, #0
   4e244:	beq	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e248:	ldr	r1, [pc, #268]	; 4e35c <__printf_chk@plt+0x3cc9c>
   4e24c:	ldr	r0, [sp, #12]
   4e250:	bl	11648 <fopen64@plt>
   4e254:	subs	r4, r0, #0
   4e258:	beq	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e25c:	mov	r2, r4
   4e260:	mov	r1, #254	; 0xfe
   4e264:	add	r0, sp, #44	; 0x2c
   4e268:	bl	1154c <fgets@plt>
   4e26c:	mov	r0, r4
   4e270:	bl	115b8 <fclose@plt>
   4e274:	add	r0, sp, #44	; 0x2c
   4e278:	bl	115a0 <strlen@plt>
   4e27c:	add	r5, sp, #44	; 0x2c
   4e280:	mov	r3, #0
   4e284:	str	r3, [sp, #8]
   4e288:	add	r0, r5, r0
   4e28c:	ldrb	r3, [r0, #-1]
   4e290:	cmp	r3, #10
   4e294:	moveq	r3, #0
   4e298:	strbeq	r3, [r0, #-1]
   4e29c:	b	4e1a4 <__printf_chk@plt+0x3cae4>
   4e2a0:	mov	r0, #0
   4e2a4:	b	4e224 <__printf_chk@plt+0x3cb64>
   4e2a8:	add	r3, sp, #40	; 0x28
   4e2ac:	add	r4, sp, #24
   4e2b0:	str	r3, [sp, #4]
   4e2b4:	mov	r0, r5
   4e2b8:	add	r2, sp, #16
   4e2bc:	str	r4, [sp]
   4e2c0:	add	r3, sp, #36	; 0x24
   4e2c4:	ldr	r1, [pc, #148]	; 4e360 <__printf_chk@plt+0x3cca0>
   4e2c8:	bl	11630 <sscanf@plt>
   4e2cc:	cmp	r0, #4
   4e2d0:	bne	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e2d4:	vldr	d7, [sp, #16]
   4e2d8:	vcmpe.f64	d7, #0.0
   4e2dc:	vmrs	APSR_nzcv, fpscr
   4e2e0:	ble	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e2e4:	vldr	d7, [sp, #24]
   4e2e8:	vcmpe.f64	d7, #0.0
   4e2ec:	vmrs	APSR_nzcv, fpscr
   4e2f0:	ble	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e2f4:	add	r0, sp, #16
   4e2f8:	ldrb	r1, [sp, #36]	; 0x24
   4e2fc:	bl	4d18c <__printf_chk@plt+0x3bacc>
   4e300:	cmp	r0, #0
   4e304:	beq	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e308:	mov	r0, r4
   4e30c:	ldrb	r1, [sp, #40]	; 0x28
   4e310:	bl	4d18c <__printf_chk@plt+0x3bacc>
   4e314:	cmp	r0, #0
   4e318:	beq	4e2a0 <__printf_chk@plt+0x3cbe0>
   4e31c:	cmp	r9, #0
   4e320:	ldrdne	r2, [sp, #16]
   4e324:	strdne	r2, [r9]
   4e328:	cmp	r8, #0
   4e32c:	ldrdne	r2, [sp, #24]
   4e330:	strdne	r2, [r8]
   4e334:	cmp	r7, #0
   4e338:	beq	4e220 <__printf_chk@plt+0x3cb60>
   4e33c:	ldr	r3, [pc, #32]	; 4e364 <__printf_chk@plt+0x3cca4>
   4e340:	mov	r0, #1
   4e344:	str	r3, [r7]
   4e348:	b	4e224 <__printf_chk@plt+0x3cb64>
   4e34c:	bl	1148c <__stack_chk_fail@plt>
   4e350:	andeq	ip, r7, r0, lsl sp
   4e354:	muleq	r8, r8, r0
   4e358:	andeq	r6, r8, r0, lsr #17
   4e35c:	andeq	r8, r5, ip, asr r4
   4e360:	andeq	ip, r5, r0, ror #13
   4e364:	strdeq	ip, [r5], -r8
   4e368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e36c:	vpush	{d8-d9}
   4e370:	ldr	r9, [pc, #1040]	; 4e788 <__printf_chk@plt+0x3d0c8>
   4e374:	ldr	r4, [r0, #20]
   4e378:	mov	r7, r0
   4e37c:	sub	sp, sp, #148	; 0x94
   4e380:	ldr	r3, [r9]
   4e384:	mov	r5, r1
   4e388:	mov	r0, r4
   4e38c:	ldr	r1, [pc, #1016]	; 4e78c <__printf_chk@plt+0x3d0cc>
   4e390:	str	r2, [sp, #16]
   4e394:	str	r3, [sp, #140]	; 0x8c
   4e398:	bl	115f4 <strcmp@plt>
   4e39c:	subs	r8, r0, #0
   4e3a0:	bne	4e3d8 <__printf_chk@plt+0x3cd18>
   4e3a4:	cmp	r5, #0
   4e3a8:	beq	4e5d8 <__printf_chk@plt+0x3cf18>
   4e3ac:	mov	r8, #0
   4e3b0:	mov	r3, #1
   4e3b4:	str	r3, [r5]
   4e3b8:	ldr	r2, [sp, #140]	; 0x8c
   4e3bc:	ldr	r3, [r9]
   4e3c0:	mov	r0, r8
   4e3c4:	cmp	r2, r3
   4e3c8:	bne	4ef14 <__printf_chk@plt+0x3d854>
   4e3cc:	add	sp, sp, #148	; 0x94
   4e3d0:	vpop	{d8-d9}
   4e3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e3d8:	mov	r0, r4
   4e3dc:	add	r1, sp, #28
   4e3e0:	bl	4fb58 <__printf_chk@plt+0x3e498>
   4e3e4:	cmp	r0, #0
   4e3e8:	beq	4e694 <__printf_chk@plt+0x3cfd4>
   4e3ec:	ldr	r3, [sp, #28]
   4e3f0:	ldr	r2, [sp, #16]
   4e3f4:	str	r3, [sp, #80]	; 0x50
   4e3f8:	mov	r3, #0
   4e3fc:	str	r3, [sp, #84]	; 0x54
   4e400:	str	r3, [sp, #88]	; 0x58
   4e404:	str	r3, [sp, #100]	; 0x64
   4e408:	mov	r3, #1
   4e40c:	vldr	d8, [pc, #868]	; 4e778 <__printf_chk@plt+0x3d0b8>
   4e410:	vldr	d9, [pc, #872]	; 4e780 <__printf_chk@plt+0x3d0c0>
   4e414:	ldr	r5, [pc, #968]	; 4e7e4 <__printf_chk@plt+0x3d124>
   4e418:	ldr	r6, [pc, #880]	; 4e790 <__printf_chk@plt+0x3d0d0>
   4e41c:	ldr	sl, [pc, #880]	; 4e794 <__printf_chk@plt+0x3d0d4>
   4e420:	ldr	fp, [pc, #880]	; 4e798 <__printf_chk@plt+0x3d0d8>
   4e424:	str	r0, [sp, #76]	; 0x4c
   4e428:	str	r2, [sp, #96]	; 0x60
   4e42c:	str	r3, [sp, #92]	; 0x5c
   4e430:	b	4e454 <__printf_chk@plt+0x3cd94>
   4e434:	mov	r1, r5
   4e438:	ldr	r0, [sp, #100]	; 0x64
   4e43c:	bl	113c0 <strtok@plt>
   4e440:	mov	r1, r6
   4e444:	mov	r4, r0
   4e448:	bl	115f4 <strcmp@plt>
   4e44c:	cmp	r0, #0
   4e450:	bne	4e490 <__printf_chk@plt+0x3cdd0>
   4e454:	add	r0, sp, #76	; 0x4c
   4e458:	bl	4cdd0 <__printf_chk@plt+0x3b710>
   4e45c:	cmp	r0, #0
   4e460:	bne	4e434 <__printf_chk@plt+0x3cd74>
   4e464:	ldr	r3, [pc, #924]	; 4e808 <__printf_chk@plt+0x3d148>
   4e468:	ldr	r3, [r3]
   4e46c:	cmp	r3, #0
   4e470:	bne	4e6fc <__printf_chk@plt+0x3d03c>
   4e474:	ldr	r3, [sp, #96]	; 0x60
   4e478:	cmp	r3, #0
   4e47c:	beq	4e758 <__printf_chk@plt+0x3d098>
   4e480:	mov	r8, #0
   4e484:	add	r0, sp, #76	; 0x4c
   4e488:	bl	4cd98 <__printf_chk@plt+0x3b6d8>
   4e48c:	b	4e3b8 <__printf_chk@plt+0x3ccf8>
   4e490:	mov	r1, sl
   4e494:	mov	r0, r4
   4e498:	bl	115f4 <strcmp@plt>
   4e49c:	subs	r8, r0, #0
   4e4a0:	beq	4e65c <__printf_chk@plt+0x3cf9c>
   4e4a4:	mov	r1, fp
   4e4a8:	mov	r0, r4
   4e4ac:	bl	115f4 <strcmp@plt>
   4e4b0:	subs	r8, r0, #0
   4e4b4:	beq	4e5f0 <__printf_chk@plt+0x3cf30>
   4e4b8:	ldr	r1, [pc, #732]	; 4e79c <__printf_chk@plt+0x3d0dc>
   4e4bc:	mov	r0, r4
   4e4c0:	bl	115f4 <strcmp@plt>
   4e4c4:	subs	r8, r0, #0
   4e4c8:	beq	4e590 <__printf_chk@plt+0x3ced0>
   4e4cc:	ldr	r1, [pc, #716]	; 4e7a0 <__printf_chk@plt+0x3d0e0>
   4e4d0:	mov	r0, r4
   4e4d4:	bl	115f4 <strcmp@plt>
   4e4d8:	cmp	r0, #0
   4e4dc:	beq	4eba0 <__printf_chk@plt+0x3d4e0>
   4e4e0:	ldr	r1, [pc, #700]	; 4e7a4 <__printf_chk@plt+0x3d0e4>
   4e4e4:	mov	r0, r4
   4e4e8:	bl	115f4 <strcmp@plt>
   4e4ec:	cmp	r0, #0
   4e4f0:	moveq	r3, #1
   4e4f4:	streq	r3, [r7, #16]
   4e4f8:	beq	4e454 <__printf_chk@plt+0x3cd94>
   4e4fc:	ldr	r1, [pc, #740]	; 4e7e8 <__printf_chk@plt+0x3d128>
   4e500:	mov	r0, r4
   4e504:	bl	115f4 <strcmp@plt>
   4e508:	cmp	r0, #0
   4e50c:	beq	4e84c <__printf_chk@plt+0x3d18c>
   4e510:	ldr	r1, [pc, #724]	; 4e7ec <__printf_chk@plt+0x3d12c>
   4e514:	mov	r0, r4
   4e518:	bl	115f4 <strcmp@plt>
   4e51c:	cmp	r0, #0
   4e520:	beq	4e84c <__printf_chk@plt+0x3d18c>
   4e524:	ldr	r1, [pc, #636]	; 4e7a8 <__printf_chk@plt+0x3d0e8>
   4e528:	mov	r0, #0
   4e52c:	bl	113c0 <strtok@plt>
   4e530:	ldr	r3, [r7]
   4e534:	ldr	r8, [r3, #8]
   4e538:	cmp	r0, #0
   4e53c:	beq	4e544 <__printf_chk@plt+0x3ce84>
   4e540:	bl	4ccb4 <__printf_chk@plt+0x3b5f4>
   4e544:	ldr	r3, [pc, #608]	; 4e7ac <__printf_chk@plt+0x3d0ec>
   4e548:	cmp	r8, r3
   4e54c:	beq	4e454 <__printf_chk@plt+0x3cd94>
   4e550:	ldr	r3, [sp, #84]	; 0x54
   4e554:	mov	r2, r0
   4e558:	str	r3, [sp]
   4e55c:	mov	r1, r4
   4e560:	ldr	r3, [sp, #80]	; 0x50
   4e564:	mov	r0, r7
   4e568:	blx	r8
   4e56c:	b	4e454 <__printf_chk@plt+0x3cd94>
   4e570:	ldr	r1, [pc, #568]	; 4e7b0 <__printf_chk@plt+0x3d0f0>
   4e574:	mov	r0, r4
   4e578:	bl	115f4 <strcmp@plt>
   4e57c:	cmp	r0, #0
   4e580:	bne	4e6c4 <__printf_chk@plt+0x3d004>
   4e584:	ldr	r3, [r7, #4]
   4e588:	orr	r3, r3, #4
   4e58c:	str	r3, [r7, #4]
   4e590:	mov	r1, r5
   4e594:	mov	r0, #0
   4e598:	bl	113c0 <strtok@plt>
   4e59c:	subs	r4, r0, #0
   4e5a0:	beq	4e454 <__printf_chk@plt+0x3cd94>
   4e5a4:	ldr	r1, [pc, #520]	; 4e7b4 <__printf_chk@plt+0x3d0f4>
   4e5a8:	bl	115f4 <strcmp@plt>
   4e5ac:	cmp	r0, #0
   4e5b0:	beq	4e454 <__printf_chk@plt+0x3cd94>
   4e5b4:	ldr	r1, [pc, #508]	; 4e7b8 <__printf_chk@plt+0x3d0f8>
   4e5b8:	mov	r0, r4
   4e5bc:	bl	115f4 <strcmp@plt>
   4e5c0:	cmp	r0, #0
   4e5c4:	bne	4e638 <__printf_chk@plt+0x3cf78>
   4e5c8:	ldr	r3, [r7, #4]
   4e5cc:	orr	r3, r3, #1
   4e5d0:	str	r3, [r7, #4]
   4e5d4:	b	4e590 <__printf_chk@plt+0x3ced0>
   4e5d8:	ldr	r3, [pc, #612]	; 4e844 <__printf_chk@plt+0x3d184>
   4e5dc:	ldr	r0, [pc, #472]	; 4e7bc <__printf_chk@plt+0x3d0fc>
   4e5e0:	mov	r2, r3
   4e5e4:	mov	r1, r3
   4e5e8:	bl	29fe4 <__printf_chk@plt+0x18924>
   4e5ec:	b	4e3b8 <__printf_chk@plt+0x3ccf8>
   4e5f0:	mov	r1, r5
   4e5f4:	bl	113c0 <strtok@plt>
   4e5f8:	subs	r4, r0, #0
   4e5fc:	beq	4ec94 <__printf_chk@plt+0x3d5d4>
   4e600:	add	r2, sp, #56	; 0x38
   4e604:	ldr	r1, [pc, #436]	; 4e7c0 <__printf_chk@plt+0x3d100>
   4e608:	bl	11630 <sscanf@plt>
   4e60c:	cmp	r0, #1
   4e610:	bne	4ec94 <__printf_chk@plt+0x3d5d4>
   4e614:	vldr	d7, [sp, #56]	; 0x38
   4e618:	vcmpe.f64	d7, d8
   4e61c:	vmrs	APSR_nzcv, fpscr
   4e620:	bge	4ec94 <__printf_chk@plt+0x3d5d4>
   4e624:	vcmpe.f64	d7, d9
   4e628:	vmrs	APSR_nzcv, fpscr
   4e62c:	bls	4ec94 <__printf_chk@plt+0x3d5d4>
   4e630:	vstr	d7, [r7, #32]
   4e634:	b	4e454 <__printf_chk@plt+0x3cd94>
   4e638:	ldr	r1, [pc, #388]	; 4e7c4 <__printf_chk@plt+0x3d104>
   4e63c:	mov	r0, r4
   4e640:	bl	115f4 <strcmp@plt>
   4e644:	cmp	r0, #0
   4e648:	bne	4e570 <__printf_chk@plt+0x3ceb0>
   4e64c:	ldr	r3, [r7, #4]
   4e650:	orr	r3, r3, #2
   4e654:	str	r3, [r7, #4]
   4e658:	b	4e590 <__printf_chk@plt+0x3ced0>
   4e65c:	mov	r1, r5
   4e660:	bl	113c0 <strtok@plt>
   4e664:	cmp	r0, #0
   4e668:	beq	4ec6c <__printf_chk@plt+0x3d5ac>
   4e66c:	add	r2, sp, #104	; 0x68
   4e670:	ldr	r1, [pc, #384]	; 4e7f8 <__printf_chk@plt+0x3d138>
   4e674:	bl	11630 <sscanf@plt>
   4e678:	cmp	r0, #1
   4e67c:	bne	4ec6c <__printf_chk@plt+0x3d5ac>
   4e680:	ldr	r3, [sp, #104]	; 0x68
   4e684:	cmp	r3, #0
   4e688:	ble	4ec6c <__printf_chk@plt+0x3d5ac>
   4e68c:	str	r3, [r7, #12]
   4e690:	b	4e454 <__printf_chk@plt+0x3cd94>
   4e694:	cmp	r5, #0
   4e698:	bne	4e3ac <__printf_chk@plt+0x3ccec>
   4e69c:	ldr	r1, [r7, #20]
   4e6a0:	add	r0, sp, #104	; 0x68
   4e6a4:	bl	4c730 <__printf_chk@plt+0x3b070>
   4e6a8:	ldr	r3, [pc, #404]	; 4e844 <__printf_chk@plt+0x3d184>
   4e6ac:	add	r1, sp, #104	; 0x68
   4e6b0:	mov	r2, r3
   4e6b4:	ldr	r0, [pc, #268]	; 4e7c8 <__printf_chk@plt+0x3d108>
   4e6b8:	mov	r8, r5
   4e6bc:	bl	29fe4 <__printf_chk@plt+0x18924>
   4e6c0:	b	4e3b8 <__printf_chk@plt+0x3ccf8>
   4e6c4:	ldr	r1, [pc, #256]	; 4e7cc <__printf_chk@plt+0x3d10c>
   4e6c8:	mov	r0, r4
   4e6cc:	bl	115f4 <strcmp@plt>
   4e6d0:	cmp	r0, #0
   4e6d4:	beq	4e748 <__printf_chk@plt+0x3d088>
   4e6d8:	ldr	r1, [pc, #240]	; 4e7d0 <__printf_chk@plt+0x3d110>
   4e6dc:	mov	r0, r4
   4e6e0:	bl	115f4 <strcmp@plt>
   4e6e4:	cmp	r0, #0
   4e6e8:	bne	4eeb4 <__printf_chk@plt+0x3d7f4>
   4e6ec:	ldr	r3, [r7, #4]
   4e6f0:	orr	r3, r3, #16
   4e6f4:	str	r3, [r7, #4]
   4e6f8:	b	4e590 <__printf_chk@plt+0x3ced0>
   4e6fc:	ldr	r3, [r7, #12]
   4e700:	cmp	r3, #0
   4e704:	bne	4e740 <__printf_chk@plt+0x3d080>
   4e708:	ldr	r2, [pc, #196]	; 4e7d4 <__printf_chk@plt+0x3d114>
   4e70c:	ldr	r3, [r7, #40]	; 0x28
   4e710:	ldr	r0, [pc, #192]	; 4e7d8 <__printf_chk@plt+0x3d118>
   4e714:	ldr	r2, [r2]
   4e718:	ldr	r1, [pc, #188]	; 4e7dc <__printf_chk@plt+0x3d11c>
   4e71c:	cmp	r3, #0
   4e720:	add	r2, r2, r2, lsl #1
   4e724:	ldr	r0, [r0]
   4e728:	add	r2, r2, r2, lsl #3
   4e72c:	ldr	r1, [r1]
   4e730:	lsl	r2, r2, #3
   4e734:	beq	4ec34 <__printf_chk@plt+0x3d574>
   4e738:	bl	4cbf4 <__printf_chk@plt+0x3b534>
   4e73c:	str	r0, [r7, #12]
   4e740:	mov	r8, #1
   4e744:	b	4e484 <__printf_chk@plt+0x3cdc4>
   4e748:	ldr	r3, [r7, #4]
   4e74c:	orr	r3, r3, #8
   4e750:	str	r3, [r7, #4]
   4e754:	b	4e590 <__printf_chk@plt+0x3ced0>
   4e758:	ldr	r3, [pc, #228]	; 4e844 <__printf_chk@plt+0x3d184>
   4e75c:	ldr	r1, [pc, #124]	; 4e7e0 <__printf_chk@plt+0x3d120>
   4e760:	str	r3, [sp]
   4e764:	mov	r2, r3
   4e768:	add	r0, sp, #76	; 0x4c
   4e76c:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4e770:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4e774:	nop			; (mov r0, r0)
   4e778:	andeq	r0, r0, r0
   4e77c:	subsmi	r8, r6, r0
   4e780:	andeq	r0, r0, r0
   4e784:	subsgt	r8, r6, r0
   4e788:	andeq	ip, r7, r0, lsl sp
   4e78c:	andeq	ip, r5, r0, lsl #14
   4e790:	andeq	r8, r5, ip, lsl r8
   4e794:	andeq	ip, r5, r4, asr r7
   4e798:	andeq	ip, r5, r8, lsl #15
   4e79c:			; <UNDEFINED> instruction: 0x0005c7b4
   4e7a0:	andeq	ip, r5, r4, ror #15
   4e7a4:	andeq	fp, r5, r4, lsr #31
   4e7a8:	andeq	r6, r5, r0, lsl #21
   4e7ac:	andeq	ip, r4, r0, lsr #19
   4e7b0:	andeq	r5, r5, r0, lsr #26
   4e7b4:			; <UNDEFINED> instruction: 0x000585bc
   4e7b8:	andeq	ip, r5, r4, asr r5
   4e7bc:	andeq	ip, r5, r8, lsl #14
   4e7c0:	andeq	r7, r5, r0, lsr #31
   4e7c4:	ldrdeq	r9, [r5], -ip
   4e7c8:	andeq	ip, r5, r0, lsr r7
   4e7cc:	andeq	ip, r5, r0, asr #15
   4e7d0:	andeq	ip, r5, r4, asr #15
   4e7d4:	andeq	sp, r7, ip, ror r0
   4e7d8:	andeq	r6, r8, r0, lsl #16
   4e7dc:	andeq	r6, r8, r4, lsl #16
   4e7e0:	andeq	ip, r5, r4, lsr r8
   4e7e4:	andeq	ip, r5, ip, asr #14
   4e7e8:	andeq	ip, r5, r0, lsr #16
   4e7ec:	andeq	ip, r5, ip, lsr #16
   4e7f0:	andeq	r8, r5, r8, asr #14
   4e7f4:	andeq	ip, r5, r4, asr #17
   4e7f8:	andeq	fp, r5, r0, ror #22
   4e7fc:	andeq	ip, r5, r8, lsl #19
   4e800:	andeq	ip, r5, ip, asr #16
   4e804:	andeq	ip, r5, r0, ror #16
   4e808:	ldrdeq	r6, [r8], -r8
   4e80c:	strdeq	ip, [r5], -r8
   4e810:	andeq	ip, r5, ip, lsl #19
   4e814:	andeq	ip, r5, r0, ror #14
   4e818:	muleq	r5, r0, r7
   4e81c:	muleq	r5, ip, r8
   4e820:	andeq	ip, r5, r8, ror r8
   4e824:	andeq	ip, r5, ip, asr #18
   4e828:	andeq	ip, r5, r8, lsr #18
   4e82c:	andeq	ip, r5, ip, lsl #18
   4e830:	andeq	ip, r5, ip, ror #17
   4e834:	ldrdeq	ip, [r5], -r8
   4e838:			; <UNDEFINED> instruction: 0x0005c9b4
   4e83c:	andeq	ip, r5, r4, ror #18
   4e840:	andeq	ip, r5, r8, asr #15
   4e844:	andeq	r6, r8, r0, lsr #15
   4e848:	strdeq	ip, [r5], -r4
   4e84c:	mov	fp, #0
   4e850:	str	fp, [sp, #92]	; 0x5c
   4e854:	str	fp, [sp, #20]
   4e858:	ldr	r5, [pc, #-124]	; 4e7e4 <__printf_chk@plt+0x3d124>
   4e85c:	ldr	fp, [pc, #-92]	; 4e808 <__printf_chk@plt+0x3d148>
   4e860:	ldr	r1, [pc, #-128]	; 4e7e8 <__printf_chk@plt+0x3d128>
   4e864:	mov	r0, r4
   4e868:	bl	115f4 <strcmp@plt>
   4e86c:	cmp	r0, #0
   4e870:	bne	4e910 <__printf_chk@plt+0x3d250>
   4e874:	ldr	r3, [sp, #16]
   4e878:	cmp	r3, #0
   4e87c:	bne	4e740 <__printf_chk@plt+0x3d080>
   4e880:	ldr	r8, [pc, #-144]	; 4e7f8 <__printf_chk@plt+0x3d138>
   4e884:	add	r0, sp, #76	; 0x4c
   4e888:	bl	4cdd0 <__printf_chk@plt+0x3b710>
   4e88c:	cmp	r0, #0
   4e890:	beq	4ebdc <__printf_chk@plt+0x3d51c>
   4e894:	mov	r1, r5
   4e898:	ldr	r0, [sp, #100]	; 0x64
   4e89c:	bl	113c0 <strtok@plt>
   4e8a0:	subs	r4, r0, #0
   4e8a4:	beq	4e884 <__printf_chk@plt+0x3d1c4>
   4e8a8:	mov	r1, r5
   4e8ac:	mov	r0, #0
   4e8b0:	bl	113c0 <strtok@plt>
   4e8b4:	subs	r6, r0, #0
   4e8b8:	beq	4e860 <__printf_chk@plt+0x3d1a0>
   4e8bc:	mov	r1, r5
   4e8c0:	mov	r0, #0
   4e8c4:	bl	113c0 <strtok@plt>
   4e8c8:	subs	sl, r0, #0
   4e8cc:	beq	4eb40 <__printf_chk@plt+0x3d480>
   4e8d0:	add	r2, sp, #56	; 0x38
   4e8d4:	mov	r1, r8
   4e8d8:	bl	11630 <sscanf@plt>
   4e8dc:	cmp	r0, #1
   4e8e0:	bne	4eb68 <__printf_chk@plt+0x3d4a8>
   4e8e4:	mov	r0, r4
   4e8e8:	bl	2a8f8 <__printf_chk@plt+0x19238>
   4e8ec:	mov	r4, r0
   4e8f0:	mov	r0, r6
   4e8f4:	bl	2a8f8 <__printf_chk@plt+0x19238>
   4e8f8:	mov	r2, r0
   4e8fc:	mov	r1, r4
   4e900:	ldr	r3, [sp, #56]	; 0x38
   4e904:	mov	r0, r7
   4e908:	bl	4d804 <__printf_chk@plt+0x3c144>
   4e90c:	b	4e884 <__printf_chk@plt+0x3d1c4>
   4e910:	ldr	r1, [pc, #-300]	; 4e7ec <__printf_chk@plt+0x3d12c>
   4e914:	mov	r0, r4
   4e918:	bl	115f4 <strcmp@plt>
   4e91c:	cmp	r0, #0
   4e920:	bne	4ee34 <__printf_chk@plt+0x3d774>
   4e924:	ldr	r3, [sp, #16]
   4e928:	cmp	r3, #0
   4e92c:	bne	4e740 <__printf_chk@plt+0x3d080>
   4e930:	ldr	sl, [pc, #-328]	; 4e7f0 <__printf_chk@plt+0x3d130>
   4e934:	mov	r6, r3
   4e938:	add	r0, sp, #76	; 0x4c
   4e93c:	bl	4cdd0 <__printf_chk@plt+0x3b710>
   4e940:	cmp	r0, #0
   4e944:	beq	4ebcc <__printf_chk@plt+0x3d50c>
   4e948:	mov	r1, r5
   4e94c:	ldr	r0, [sp, #100]	; 0x64
   4e950:	bl	113c0 <strtok@plt>
   4e954:	subs	r4, r0, #0
   4e958:	beq	4e938 <__printf_chk@plt+0x3d278>
   4e95c:	mov	r1, r5
   4e960:	mov	r0, #0
   4e964:	bl	113c0 <strtok@plt>
   4e968:	subs	r3, r0, #0
   4e96c:	beq	4ec20 <__printf_chk@plt+0x3d560>
   4e970:	ldrb	r3, [r3]
   4e974:	cmp	r3, #34	; 0x22
   4e978:	bne	4e9b4 <__printf_chk@plt+0x3d2f4>
   4e97c:	cmp	r6, #0
   4e980:	beq	4ecf4 <__printf_chk@plt+0x3d634>
   4e984:	mov	r1, sl
   4e988:	mov	r0, r4
   4e98c:	bl	115f4 <strcmp@plt>
   4e990:	cmp	r0, #0
   4e994:	beq	4eccc <__printf_chk@plt+0x3d60c>
   4e998:	mov	r0, r4
   4e99c:	bl	2a8f8 <__printf_chk@plt+0x19238>
   4e9a0:	mov	r1, r0
   4e9a4:	mov	r2, r6
   4e9a8:	mov	r0, r7
   4e9ac:	bl	4e104 <__printf_chk@plt+0x3ca44>
   4e9b0:	b	4e938 <__printf_chk@plt+0x3d278>
   4e9b4:	add	ip, sp, #132	; 0x84
   4e9b8:	add	r1, sp, #124	; 0x7c
   4e9bc:	add	r2, sp, #128	; 0x80
   4e9c0:	add	r3, sp, #120	; 0x78
   4e9c4:	mov	r6, #0
   4e9c8:	str	r1, [sp, #8]
   4e9cc:	str	r2, [sp, #4]
   4e9d0:	str	r3, [sp]
   4e9d4:	str	ip, [sp, #12]
   4e9d8:	add	r3, sp, #116	; 0x74
   4e9dc:	add	r2, sp, #112	; 0x70
   4e9e0:	ldr	r1, [pc, #-500]	; 4e7f4 <__printf_chk@plt+0x3d134>
   4e9e4:	str	r6, [sp, #116]	; 0x74
   4e9e8:	str	r6, [sp, #120]	; 0x78
   4e9ec:	str	r6, [sp, #124]	; 0x7c
   4e9f0:	str	r6, [sp, #128]	; 0x80
   4e9f4:	str	r6, [sp, #132]	; 0x84
   4e9f8:	bl	11630 <sscanf@plt>
   4e9fc:	cmp	r0, r6
   4ea00:	ble	4edfc <__printf_chk@plt+0x3d73c>
   4ea04:	mov	r1, r5
   4ea08:	mov	r0, r6
   4ea0c:	bl	113c0 <strtok@plt>
   4ea10:	cmp	r0, #0
   4ea14:	beq	4edc4 <__printf_chk@plt+0x3d704>
   4ea18:	add	r2, sp, #32
   4ea1c:	ldr	r1, [pc, #-556]	; 4e7f8 <__printf_chk@plt+0x3d138>
   4ea20:	bl	11630 <sscanf@plt>
   4ea24:	cmp	r0, #1
   4ea28:	bne	4ed8c <__printf_chk@plt+0x3d6cc>
   4ea2c:	ldr	r3, [sp, #32]
   4ea30:	cmp	r3, #255	; 0xff
   4ea34:	bhi	4ed54 <__printf_chk@plt+0x3d694>
   4ea38:	mov	r1, r5
   4ea3c:	mov	r0, r6
   4ea40:	strb	r3, [sp, #104]	; 0x68
   4ea44:	bl	113c0 <strtok@plt>
   4ea48:	subs	r8, r0, #0
   4ea4c:	beq	4ed1c <__printf_chk@plt+0x3d65c>
   4ea50:	mov	r2, r6
   4ea54:	add	r1, sp, #36	; 0x24
   4ea58:	bl	11354 <strtol@plt>
   4ea5c:	cmp	r0, #0
   4ea60:	str	r0, [sp, #108]	; 0x6c
   4ea64:	bne	4ea74 <__printf_chk@plt+0x3d3b4>
   4ea68:	ldr	r3, [sp, #36]	; 0x24
   4ea6c:	cmp	r3, r8
   4ea70:	beq	4ee6c <__printf_chk@plt+0x3d7ac>
   4ea74:	ldr	r3, [fp]
   4ea78:	cmp	r3, #0
   4ea7c:	bne	4eb08 <__printf_chk@plt+0x3d448>
   4ea80:	mov	r1, r5
   4ea84:	mov	r0, #0
   4ea88:	bl	113c0 <strtok@plt>
   4ea8c:	subs	r6, r0, #0
   4ea90:	beq	4eaa4 <__printf_chk@plt+0x3d3e4>
   4ea94:	ldr	r1, [pc, #-672]	; 4e7fc <__printf_chk@plt+0x3d13c>
   4ea98:	bl	115f4 <strcmp@plt>
   4ea9c:	cmp	r0, #0
   4eaa0:	bne	4eb20 <__printf_chk@plt+0x3d460>
   4eaa4:	mov	r3, #0
   4eaa8:	str	r3, [sp, #136]	; 0x88
   4eaac:	mov	r1, sl
   4eab0:	mov	r0, r4
   4eab4:	bl	115f4 <strcmp@plt>
   4eab8:	cmp	r0, #0
   4eabc:	bne	4eae0 <__printf_chk@plt+0x3d420>
   4eac0:	ldr	r0, [sp, #108]	; 0x6c
   4eac4:	bl	2a994 <__printf_chk@plt+0x192d4>
   4eac8:	mov	r6, r0
   4eacc:	mov	r1, r0
   4ead0:	add	r2, sp, #104	; 0x68
   4ead4:	mov	r0, r7
   4ead8:	bl	4e014 <__printf_chk@plt+0x3c954>
   4eadc:	b	4e938 <__printf_chk@plt+0x3d278>
   4eae0:	mov	r0, r4
   4eae4:	bl	2a8f8 <__printf_chk@plt+0x19238>
   4eae8:	mov	r6, r0
   4eaec:	mov	r1, r0
   4eaf0:	add	r2, sp, #104	; 0x68
   4eaf4:	mov	r0, r7
   4eaf8:	bl	4e014 <__printf_chk@plt+0x3c954>
   4eafc:	ldr	r0, [sp, #108]	; 0x6c
   4eb00:	bl	2a994 <__printf_chk@plt+0x192d4>
   4eb04:	b	4e9a0 <__printf_chk@plt+0x3d2e0>
   4eb08:	bl	11420 <wcwidth@plt>
   4eb0c:	cmp	r0, #1
   4eb10:	ldrgt	r3, [sp, #112]	; 0x70
   4eb14:	mulgt	r0, r0, r3
   4eb18:	strgt	r0, [sp, #112]	; 0x70
   4eb1c:	b	4ea80 <__printf_chk@plt+0x3d3c0>
   4eb20:	mov	r0, r6
   4eb24:	bl	115a0 <strlen@plt>
   4eb28:	add	r0, r0, #1
   4eb2c:	bl	113d8 <_Znaj@plt>
   4eb30:	mov	r1, r6
   4eb34:	bl	11444 <strcpy@plt>
   4eb38:	str	r0, [sp, #136]	; 0x88
   4eb3c:	b	4eaac <__printf_chk@plt+0x3d3ec>
   4eb40:	ldr	r3, [sp, #96]	; 0x60
   4eb44:	cmp	r3, #0
   4eb48:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4eb4c:	ldr	r3, [pc, #-784]	; 4e844 <__printf_chk@plt+0x3d184>
   4eb50:	ldr	r1, [pc, #-856]	; 4e800 <__printf_chk@plt+0x3d140>
   4eb54:	str	r3, [sp]
   4eb58:	mov	r2, r3
   4eb5c:	add	r0, sp, #76	; 0x4c
   4eb60:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4eb64:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4eb68:	add	r5, sp, #104	; 0x68
   4eb6c:	mov	r1, sl
   4eb70:	mov	r0, r5
   4eb74:	bl	4c730 <__printf_chk@plt+0x3b070>
   4eb78:	ldr	r3, [sp, #96]	; 0x60
   4eb7c:	cmp	r3, #0
   4eb80:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4eb84:	ldr	r3, [pc, #-840]	; 4e844 <__printf_chk@plt+0x3d184>
   4eb88:	mov	r2, r5
   4eb8c:	str	r3, [sp]
   4eb90:	ldr	r1, [pc, #-916]	; 4e804 <__printf_chk@plt+0x3d144>
   4eb94:	add	r0, sp, #76	; 0x4c
   4eb98:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4eb9c:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4eba0:	mov	r1, r5
   4eba4:	bl	113c0 <strtok@plt>
   4eba8:	subs	r4, r0, #0
   4ebac:	beq	4eeec <__printf_chk@plt+0x3d82c>
   4ebb0:	bl	115a0 <strlen@plt>
   4ebb4:	add	r0, r0, #1
   4ebb8:	bl	113d8 <_Znaj@plt>
   4ebbc:	str	r0, [r7, #24]
   4ebc0:	mov	r1, r4
   4ebc4:	bl	11444 <strcpy@plt>
   4ebc8:	b	4e454 <__printf_chk@plt+0x3cd94>
   4ebcc:	cmp	r6, #0
   4ebd0:	movne	r3, #1
   4ebd4:	strne	r3, [sp, #20]
   4ebd8:	beq	4ec44 <__printf_chk@plt+0x3d584>
   4ebdc:	mov	r0, r7
   4ebe0:	bl	4df20 <__printf_chk@plt+0x3c860>
   4ebe4:	ldr	r3, [pc, #-996]	; 4e808 <__printf_chk@plt+0x3d148>
   4ebe8:	ldr	r2, [sp, #20]
   4ebec:	ldr	r3, [r3]
   4ebf0:	orrs	r3, r2, r3
   4ebf4:	bne	4e6fc <__printf_chk@plt+0x3d03c>
   4ebf8:	ldr	r3, [sp, #96]	; 0x60
   4ebfc:	cmp	r3, #0
   4ec00:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ec04:	ldr	r3, [pc, #-968]	; 4e844 <__printf_chk@plt+0x3d184>
   4ec08:	ldr	r1, [pc, #-1028]	; 4e80c <__printf_chk@plt+0x3d14c>
   4ec0c:	str	r3, [sp]
   4ec10:	mov	r2, r3
   4ec14:	add	r0, sp, #76	; 0x4c
   4ec18:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ec1c:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ec20:	cmp	r6, #0
   4ec24:	beq	4ec44 <__printf_chk@plt+0x3d584>
   4ec28:	mov	r3, #1
   4ec2c:	str	r3, [sp, #20]
   4ec30:	b	4e860 <__printf_chk@plt+0x3d1a0>
   4ec34:	bl	4cae0 <__printf_chk@plt+0x3b420>
   4ec38:	mov	r8, #1
   4ec3c:	str	r0, [r7, #12]
   4ec40:	b	4e484 <__printf_chk@plt+0x3cdc4>
   4ec44:	ldr	r3, [sp, #96]	; 0x60
   4ec48:	cmp	r3, #0
   4ec4c:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ec50:	ldr	r3, [pc, #-1044]	; 4e844 <__printf_chk@plt+0x3d184>
   4ec54:	ldr	r1, [pc, #-1100]	; 4e810 <__printf_chk@plt+0x3d150>
   4ec58:	str	r3, [sp]
   4ec5c:	mov	r2, r3
   4ec60:	add	r0, sp, #76	; 0x4c
   4ec64:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ec68:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ec6c:	ldr	r3, [sp, #96]	; 0x60
   4ec70:	cmp	r3, #0
   4ec74:	bne	4e484 <__printf_chk@plt+0x3cdc4>
   4ec78:	ldr	r3, [pc, #-1084]	; 4e844 <__printf_chk@plt+0x3d184>
   4ec7c:	ldr	r1, [pc, #-1136]	; 4e814 <__printf_chk@plt+0x3d154>
   4ec80:	str	r3, [sp]
   4ec84:	mov	r2, r3
   4ec88:	add	r0, sp, #76	; 0x4c
   4ec8c:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ec90:	b	4e484 <__printf_chk@plt+0x3cdc4>
   4ec94:	add	r5, sp, #104	; 0x68
   4ec98:	mov	r1, r4
   4ec9c:	mov	r0, r5
   4eca0:	bl	4c730 <__printf_chk@plt+0x3b070>
   4eca4:	ldr	r3, [sp, #96]	; 0x60
   4eca8:	cmp	r3, #0
   4ecac:	bne	4e484 <__printf_chk@plt+0x3cdc4>
   4ecb0:	ldr	r3, [pc, #-1140]	; 4e844 <__printf_chk@plt+0x3d184>
   4ecb4:	mov	r2, r5
   4ecb8:	str	r3, [sp]
   4ecbc:	ldr	r1, [pc, #-1196]	; 4e818 <__printf_chk@plt+0x3d158>
   4ecc0:	add	r0, sp, #76	; 0x4c
   4ecc4:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ecc8:	b	4e484 <__printf_chk@plt+0x3cdc4>
   4eccc:	ldr	r3, [sp, #96]	; 0x60
   4ecd0:	cmp	r3, #0
   4ecd4:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ecd8:	ldr	r3, [pc, #-1180]	; 4e844 <__printf_chk@plt+0x3d184>
   4ecdc:	ldr	r1, [pc, #-1224]	; 4e81c <__printf_chk@plt+0x3d15c>
   4ece0:	str	r3, [sp]
   4ece4:	mov	r2, r3
   4ece8:	add	r0, sp, #76	; 0x4c
   4ecec:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ecf0:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ecf4:	ldr	r3, [sp, #96]	; 0x60
   4ecf8:	cmp	r3, #0
   4ecfc:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ed00:	ldr	r3, [pc, #-1220]	; 4e844 <__printf_chk@plt+0x3d184>
   4ed04:	ldr	r1, [pc, #-1260]	; 4e820 <__printf_chk@plt+0x3d160>
   4ed08:	str	r3, [sp]
   4ed0c:	mov	r2, r3
   4ed10:	add	r0, sp, #76	; 0x4c
   4ed14:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ed18:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ed1c:	add	r5, sp, #56	; 0x38
   4ed20:	mov	r1, r4
   4ed24:	mov	r0, r5
   4ed28:	bl	4c730 <__printf_chk@plt+0x3b070>
   4ed2c:	ldr	r3, [sp, #96]	; 0x60
   4ed30:	cmp	r3, #0
   4ed34:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ed38:	ldr	r3, [pc, #-1276]	; 4e844 <__printf_chk@plt+0x3d184>
   4ed3c:	mov	r2, r5
   4ed40:	str	r3, [sp]
   4ed44:	ldr	r1, [pc, #-1320]	; 4e824 <__printf_chk@plt+0x3d164>
   4ed48:	add	r0, sp, #76	; 0x4c
   4ed4c:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ed50:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ed54:	add	r5, sp, #56	; 0x38
   4ed58:	mov	r1, r3
   4ed5c:	mov	r0, r5
   4ed60:	bl	4c75c <__printf_chk@plt+0x3b09c>
   4ed64:	ldr	r3, [sp, #96]	; 0x60
   4ed68:	cmp	r3, #0
   4ed6c:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ed70:	ldr	r3, [pc, #-1332]	; 4e844 <__printf_chk@plt+0x3d184>
   4ed74:	mov	r2, r5
   4ed78:	str	r3, [sp]
   4ed7c:	ldr	r1, [pc, #-1372]	; 4e828 <__printf_chk@plt+0x3d168>
   4ed80:	add	r0, sp, #76	; 0x4c
   4ed84:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ed88:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ed8c:	add	r5, sp, #56	; 0x38
   4ed90:	mov	r1, r4
   4ed94:	mov	r0, r5
   4ed98:	bl	4c730 <__printf_chk@plt+0x3b070>
   4ed9c:	ldr	r3, [sp, #96]	; 0x60
   4eda0:	cmp	r3, #0
   4eda4:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4eda8:	ldr	r3, [pc, #-1388]	; 4e844 <__printf_chk@plt+0x3d184>
   4edac:	mov	r2, r5
   4edb0:	str	r3, [sp]
   4edb4:	ldr	r1, [pc, #-1424]	; 4e82c <__printf_chk@plt+0x3d16c>
   4edb8:	add	r0, sp, #76	; 0x4c
   4edbc:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4edc0:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4edc4:	add	r5, sp, #56	; 0x38
   4edc8:	mov	r1, r4
   4edcc:	mov	r0, r5
   4edd0:	bl	4c730 <__printf_chk@plt+0x3b070>
   4edd4:	ldr	r3, [sp, #96]	; 0x60
   4edd8:	cmp	r3, #0
   4eddc:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ede0:	ldr	r3, [pc, #-1444]	; 4e844 <__printf_chk@plt+0x3d184>
   4ede4:	mov	r2, r5
   4ede8:	str	r3, [sp]
   4edec:	ldr	r1, [pc, #-1476]	; 4e830 <__printf_chk@plt+0x3d170>
   4edf0:	add	r0, sp, #76	; 0x4c
   4edf4:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4edf8:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4edfc:	add	r5, sp, #56	; 0x38
   4ee00:	mov	r1, r4
   4ee04:	mov	r0, r5
   4ee08:	bl	4c730 <__printf_chk@plt+0x3b070>
   4ee0c:	ldr	r3, [sp, #96]	; 0x60
   4ee10:	cmp	r3, r6
   4ee14:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ee18:	ldr	r3, [pc, #-1500]	; 4e844 <__printf_chk@plt+0x3d184>
   4ee1c:	mov	r2, r5
   4ee20:	str	r3, [sp]
   4ee24:	ldr	r1, [pc, #-1528]	; 4e834 <__printf_chk@plt+0x3d174>
   4ee28:	add	r0, sp, #76	; 0x4c
   4ee2c:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ee30:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ee34:	add	r5, sp, #104	; 0x68
   4ee38:	mov	r1, r4
   4ee3c:	mov	r0, r5
   4ee40:	bl	4c730 <__printf_chk@plt+0x3b070>
   4ee44:	ldr	r3, [sp, #96]	; 0x60
   4ee48:	cmp	r3, #0
   4ee4c:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ee50:	ldr	r3, [pc, #-1556]	; 4e844 <__printf_chk@plt+0x3d184>
   4ee54:	mov	r2, r5
   4ee58:	str	r3, [sp]
   4ee5c:	ldr	r1, [pc, #-1580]	; 4e838 <__printf_chk@plt+0x3d178>
   4ee60:	add	r0, sp, #76	; 0x4c
   4ee64:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ee68:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ee6c:	mov	r1, r8
   4ee70:	add	r0, sp, #40	; 0x28
   4ee74:	bl	4c730 <__printf_chk@plt+0x3b070>
   4ee78:	add	r5, sp, #56	; 0x38
   4ee7c:	mov	r1, r4
   4ee80:	mov	r0, r5
   4ee84:	bl	4c730 <__printf_chk@plt+0x3b070>
   4ee88:	ldr	r3, [sp, #96]	; 0x60
   4ee8c:	cmp	r3, #0
   4ee90:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4ee94:	ldr	r1, [pc, #-1624]	; 4e844 <__printf_chk@plt+0x3d184>
   4ee98:	mov	r3, r5
   4ee9c:	str	r1, [sp]
   4eea0:	add	r2, sp, #40	; 0x28
   4eea4:	ldr	r1, [pc, #-1648]	; 4e83c <__printf_chk@plt+0x3d17c>
   4eea8:	add	r0, sp, #76	; 0x4c
   4eeac:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4eeb0:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4eeb4:	add	r5, sp, #104	; 0x68
   4eeb8:	mov	r1, r4
   4eebc:	mov	r0, r5
   4eec0:	bl	4c730 <__printf_chk@plt+0x3b070>
   4eec4:	ldr	r3, [sp, #96]	; 0x60
   4eec8:	cmp	r3, #0
   4eecc:	bne	4e484 <__printf_chk@plt+0x3cdc4>
   4eed0:	ldr	r3, [pc, #-1684]	; 4e844 <__printf_chk@plt+0x3d184>
   4eed4:	mov	r2, r5
   4eed8:	str	r3, [sp]
   4eedc:	ldr	r1, [pc, #-1700]	; 4e840 <__printf_chk@plt+0x3d180>
   4eee0:	add	r0, sp, #76	; 0x4c
   4eee4:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4eee8:	b	4e484 <__printf_chk@plt+0x3cdc4>
   4eeec:	ldr	r3, [sp, #96]	; 0x60
   4eef0:	cmp	r3, #0
   4eef4:	bne	4e480 <__printf_chk@plt+0x3cdc0>
   4eef8:	ldr	r3, [pc, #-1724]	; 4e844 <__printf_chk@plt+0x3d184>
   4eefc:	ldr	r1, [pc, #-1724]	; 4e848 <__printf_chk@plt+0x3d188>
   4ef00:	str	r3, [sp]
   4ef04:	mov	r2, r3
   4ef08:	add	r0, sp, #76	; 0x4c
   4ef0c:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4ef10:	b	4e480 <__printf_chk@plt+0x3cdc0>
   4ef14:	bl	1148c <__stack_chk_fail@plt>
   4ef18:	add	r0, sp, #76	; 0x4c
   4ef1c:	bl	4cd98 <__printf_chk@plt+0x3b6d8>
   4ef20:	bl	11498 <__cxa_end_cleanup@plt>
   4ef24:	push	{r4, r5, r6, r7, r8, lr}
   4ef28:	mov	r7, r0
   4ef2c:	mov	r0, #72	; 0x48
   4ef30:	mov	r5, r1
   4ef34:	mov	r6, r2
   4ef38:	bl	5130c <_Znwj@@Base>
   4ef3c:	mov	r1, r7
   4ef40:	mov	r4, r0
   4ef44:	bl	4d114 <__printf_chk@plt+0x3ba54>
   4ef48:	mov	r2, r6
   4ef4c:	mov	r1, r5
   4ef50:	mov	r0, r4
   4ef54:	bl	4e368 <__printf_chk@plt+0x3cca8>
   4ef58:	subs	r3, r0, #0
   4ef5c:	beq	4ef68 <__printf_chk@plt+0x3d8a8>
   4ef60:	mov	r0, r4
   4ef64:	pop	{r4, r5, r6, r7, r8, pc}
   4ef68:	ldr	r2, [r4]
   4ef6c:	mov	r0, r4
   4ef70:	mov	r4, r3
   4ef74:	ldr	r3, [r2, #4]
   4ef78:	blx	r3
   4ef7c:	mov	r0, r4
   4ef80:	pop	{r4, r5, r6, r7, r8, pc}
   4ef84:	mov	r0, r4
   4ef88:	bl	5135c <_ZdlPv@@Base>
   4ef8c:	bl	11498 <__cxa_end_cleanup@plt>
   4ef90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ef94:	vpush	{d8}
   4ef98:	ldr	r3, [pc, #1048]	; 4f3b8 <__printf_chk@plt+0x3dcf8>
   4ef9c:	mov	r7, #0
   4efa0:	ldr	r0, [pc, #1044]	; 4f3bc <__printf_chk@plt+0x3dcfc>
   4efa4:	sub	sp, sp, #100	; 0x64
   4efa8:	ldr	r3, [r3]
   4efac:	add	r1, sp, #32
   4efb0:	str	r3, [sp, #92]	; 0x5c
   4efb4:	str	r7, [sp, #28]
   4efb8:	bl	4fb58 <__printf_chk@plt+0x3e498>
   4efbc:	subs	fp, r0, #0
   4efc0:	beq	4f598 <__printf_chk@plt+0x3ded8>
   4efc4:	vldr	d8, [pc, #996]	; 4f3b0 <__printf_chk@plt+0x3dcf0>
   4efc8:	ldr	r3, [sp, #32]
   4efcc:	ldr	r2, [pc, #1104]	; 4f424 <__printf_chk@plt+0x3dd64>
   4efd0:	ldr	r5, [pc, #1000]	; 4f3c0 <__printf_chk@plt+0x3dd00>
   4efd4:	ldr	r6, [pc, #1000]	; 4f3c4 <__printf_chk@plt+0x3dd04>
   4efd8:	ldr	r4, [pc, #1000]	; 4f3c8 <__printf_chk@plt+0x3dd08>
   4efdc:	ldr	r8, [pc, #1000]	; 4f3cc <__printf_chk@plt+0x3dd0c>
   4efe0:	str	r3, [sp, #68]	; 0x44
   4efe4:	mov	r3, #1
   4efe8:	str	fp, [sp, #64]	; 0x40
   4efec:	str	r7, [sp, #72]	; 0x48
   4eff0:	str	r7, [sp, #76]	; 0x4c
   4eff4:	str	r7, [sp, #84]	; 0x54
   4eff8:	str	r7, [sp, #88]	; 0x58
   4effc:	str	r7, [r2]
   4f000:	str	r3, [sp, #80]	; 0x50
   4f004:	add	r0, sp, #64	; 0x40
   4f008:	bl	4cdd0 <__printf_chk@plt+0x3b710>
   4f00c:	cmp	r0, #0
   4f010:	beq	4f544 <__printf_chk@plt+0x3de84>
   4f014:	mov	r1, r5
   4f018:	ldr	r0, [sp, #88]	; 0x58
   4f01c:	bl	113c0 <strtok@plt>
   4f020:	mov	r9, #0
   4f024:	mov	sl, r0
   4f028:	mov	r0, r6
   4f02c:	b	4f038 <__printf_chk@plt+0x3d978>
   4f030:	ldr	r0, [r4, r3, lsl #3]
   4f034:	mov	r9, r3
   4f038:	mov	r1, sl
   4f03c:	bl	115f4 <strcmp@plt>
   4f040:	add	r3, r9, #1
   4f044:	clz	r7, r0
   4f048:	lsr	r7, r7, #5
   4f04c:	cmp	r3, #9
   4f050:	orrhi	r7, r7, #1
   4f054:	cmp	r7, #0
   4f058:	mov	fp, r0
   4f05c:	beq	4f030 <__printf_chk@plt+0x3d970>
   4f060:	cmp	r0, #0
   4f064:	beq	4f0c8 <__printf_chk@plt+0x3da08>
   4f068:	mov	r1, sl
   4f06c:	mov	r0, r8
   4f070:	bl	115f4 <strcmp@plt>
   4f074:	cmp	r0, #0
   4f078:	beq	4f12c <__printf_chk@plt+0x3da6c>
   4f07c:	mov	r1, sl
   4f080:	ldr	r0, [pc, #840]	; 4f3d0 <__printf_chk@plt+0x3dd10>
   4f084:	bl	115f4 <strcmp@plt>
   4f088:	subs	fp, r0, #0
   4f08c:	beq	4f1dc <__printf_chk@plt+0x3db1c>
   4f090:	mov	r1, sl
   4f094:	ldr	r0, [pc, #824]	; 4f3d4 <__printf_chk@plt+0x3dd14>
   4f098:	bl	115f4 <strcmp@plt>
   4f09c:	cmp	r0, #0
   4f0a0:	beq	4f300 <__printf_chk@plt+0x3dc40>
   4f0a4:	mov	r1, sl
   4f0a8:	ldr	r0, [pc, #808]	; 4f3d8 <__printf_chk@plt+0x3dd18>
   4f0ac:	bl	115f4 <strcmp@plt>
   4f0b0:	cmp	r0, #0
   4f0b4:	bne	4f15c <__printf_chk@plt+0x3da9c>
   4f0b8:	ldr	r3, [pc, #796]	; 4f3dc <__printf_chk@plt+0x3dd1c>
   4f0bc:	mov	r2, #1
   4f0c0:	str	r2, [r3]
   4f0c4:	b	4f004 <__printf_chk@plt+0x3d944>
   4f0c8:	mov	r1, r5
   4f0cc:	bl	113c0 <strtok@plt>
   4f0d0:	subs	r7, r0, #0
   4f0d4:	beq	4f920 <__printf_chk@plt+0x3e260>
   4f0d8:	ldr	r3, [pc, #768]	; 4f3e0 <__printf_chk@plt+0x3dd20>
   4f0dc:	ldr	r1, [pc, #768]	; 4f3e4 <__printf_chk@plt+0x3dd24>
   4f0e0:	add	r9, r3, r9, lsl #3
   4f0e4:	ldr	r2, [r9, #24]
   4f0e8:	bl	11630 <sscanf@plt>
   4f0ec:	cmp	r0, #1
   4f0f0:	beq	4f004 <__printf_chk@plt+0x3d944>
   4f0f4:	add	r9, sp, #48	; 0x30
   4f0f8:	mov	r1, r7
   4f0fc:	mov	r0, r9
   4f100:	bl	4c730 <__printf_chk@plt+0x3b070>
   4f104:	ldr	r3, [sp, #84]	; 0x54
   4f108:	cmp	r3, #0
   4f10c:	bne	4f280 <__printf_chk@plt+0x3dbc0>
   4f110:	ldr	r3, [pc, #908]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f114:	mov	r2, r9
   4f118:	str	r3, [sp]
   4f11c:	ldr	r1, [pc, #708]	; 4f3e8 <__printf_chk@plt+0x3dd28>
   4f120:	add	r0, sp, #64	; 0x40
   4f124:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f128:	b	4f280 <__printf_chk@plt+0x3dbc0>
   4f12c:	mov	r1, r5
   4f130:	bl	113c0 <strtok@plt>
   4f134:	subs	r7, r0, #0
   4f138:	beq	4f958 <__printf_chk@plt+0x3e298>
   4f13c:	bl	115a0 <strlen@plt>
   4f140:	add	r0, r0, #1
   4f144:	bl	113d8 <_Znaj@plt>
   4f148:	mov	r1, r7
   4f14c:	bl	11444 <strcpy@plt>
   4f150:	ldr	r3, [pc, #660]	; 4f3ec <__printf_chk@plt+0x3dd2c>
   4f154:	str	r0, [r3]
   4f158:	b	4f004 <__printf_chk@plt+0x3d944>
   4f15c:	mov	r1, sl
   4f160:	ldr	r0, [pc, #648]	; 4f3f0 <__printf_chk@plt+0x3dd30>
   4f164:	bl	115f4 <strcmp@plt>
   4f168:	cmp	r0, #0
   4f16c:	ldreq	r3, [pc, #640]	; 4f3f4 <__printf_chk@plt+0x3dd34>
   4f170:	moveq	r2, #1
   4f174:	streq	r2, [r3]
   4f178:	beq	4f004 <__printf_chk@plt+0x3d944>
   4f17c:	mov	r1, sl
   4f180:	ldr	r0, [pc, #624]	; 4f3f8 <__printf_chk@plt+0x3dd38>
   4f184:	bl	115f4 <strcmp@plt>
   4f188:	subs	fp, r0, #0
   4f18c:	beq	4f378 <__printf_chk@plt+0x3dcb8>
   4f190:	mov	r1, sl
   4f194:	ldr	r0, [pc, #608]	; 4f3fc <__printf_chk@plt+0x3dd3c>
   4f198:	bl	115f4 <strcmp@plt>
   4f19c:	cmp	r0, #0
   4f1a0:	beq	4f62c <__printf_chk@plt+0x3df6c>
   4f1a4:	mov	r1, sl
   4f1a8:	ldr	r0, [pc, #592]	; 4f400 <__printf_chk@plt+0x3dd40>
   4f1ac:	bl	115f4 <strcmp@plt>
   4f1b0:	cmp	r0, #0
   4f1b4:	beq	4f368 <__printf_chk@plt+0x3dca8>
   4f1b8:	mov	r1, sl
   4f1bc:	ldr	r0, [pc, #576]	; 4f404 <__printf_chk@plt+0x3dd44>
   4f1c0:	bl	115f4 <strcmp@plt>
   4f1c4:	cmp	r0, #0
   4f1c8:	bne	4f5b0 <__printf_chk@plt+0x3def0>
   4f1cc:	ldr	r3, [pc, #564]	; 4f408 <__printf_chk@plt+0x3dd48>
   4f1d0:	mov	r2, #1
   4f1d4:	str	r2, [r3]
   4f1d8:	b	4f004 <__printf_chk@plt+0x3d944>
   4f1dc:	mov	r1, r5
   4f1e0:	bl	113c0 <strtok@plt>
   4f1e4:	subs	r7, r0, #0
   4f1e8:	beq	4f980 <__printf_chk@plt+0x3e2c0>
   4f1ec:	add	r2, sp, #28
   4f1f0:	ldr	r1, [pc, #492]	; 4f3e4 <__printf_chk@plt+0x3dd24>
   4f1f4:	bl	11630 <sscanf@plt>
   4f1f8:	cmp	r0, #1
   4f1fc:	bne	4f980 <__printf_chk@plt+0x3e2c0>
   4f200:	ldr	r3, [sp, #28]
   4f204:	cmp	r3, #0
   4f208:	ble	4f980 <__printf_chk@plt+0x3e2c0>
   4f20c:	add	r3, r3, #1
   4f210:	cmn	r3, #-536870910	; 0xe0000002
   4f214:	mvngt	r0, #0
   4f218:	lslle	r0, r3, #2
   4f21c:	bl	113d8 <_Znaj@plt>
   4f220:	ldr	r9, [pc, #552]	; 4f450 <__printf_chk@plt+0x3dd90>
   4f224:	ldr	r3, [sp, #28]
   4f228:	cmp	r3, #0
   4f22c:	str	r0, [r9]
   4f230:	ble	4f2dc <__printf_chk@plt+0x3dc1c>
   4f234:	mov	r1, r5
   4f238:	mov	r0, #0
   4f23c:	bl	113c0 <strtok@plt>
   4f240:	subs	r7, r0, #0
   4f244:	beq	4f260 <__printf_chk@plt+0x3dba0>
   4f248:	b	4f2ac <__printf_chk@plt+0x3dbec>
   4f24c:	mov	r1, r5
   4f250:	ldr	r0, [sp, #88]	; 0x58
   4f254:	bl	113c0 <strtok@plt>
   4f258:	subs	r7, r0, #0
   4f25c:	bne	4f2ac <__printf_chk@plt+0x3dbec>
   4f260:	add	r0, sp, #64	; 0x40
   4f264:	bl	4cdd0 <__printf_chk@plt+0x3b710>
   4f268:	cmp	r0, #0
   4f26c:	bne	4f24c <__printf_chk@plt+0x3db8c>
   4f270:	ldr	r3, [sp, #84]	; 0x54
   4f274:	cmp	r3, #0
   4f278:	beq	4f57c <__printf_chk@plt+0x3debc>
   4f27c:	mov	fp, #0
   4f280:	add	r0, sp, #64	; 0x40
   4f284:	bl	4cd98 <__printf_chk@plt+0x3b6d8>
   4f288:	ldr	r3, [pc, #296]	; 4f3b8 <__printf_chk@plt+0x3dcf8>
   4f28c:	ldr	r2, [sp, #92]	; 0x5c
   4f290:	mov	r0, fp
   4f294:	ldr	r3, [r3]
   4f298:	cmp	r2, r3
   4f29c:	bne	4faf0 <__printf_chk@plt+0x3e430>
   4f2a0:	add	sp, sp, #100	; 0x64
   4f2a4:	vpop	{d8}
   4f2a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f2ac:	mov	r0, r7
   4f2b0:	bl	115a0 <strlen@plt>
   4f2b4:	add	r0, r0, #1
   4f2b8:	bl	113d8 <_Znaj@plt>
   4f2bc:	mov	r1, r7
   4f2c0:	bl	11444 <strcpy@plt>
   4f2c4:	ldr	r1, [r9]
   4f2c8:	ldr	r3, [sp, #28]
   4f2cc:	str	r0, [r1, fp, lsl #2]
   4f2d0:	add	fp, fp, #1
   4f2d4:	cmp	r3, fp
   4f2d8:	bgt	4f234 <__printf_chk@plt+0x3db74>
   4f2dc:	mov	r1, r5
   4f2e0:	mov	r0, #0
   4f2e4:	bl	113c0 <strtok@plt>
   4f2e8:	cmp	r0, #0
   4f2ec:	bne	4fac8 <__printf_chk@plt+0x3e408>
   4f2f0:	ldr	r3, [r9]
   4f2f4:	ldr	r2, [sp, #28]
   4f2f8:	str	r0, [r3, r2, lsl #2]
   4f2fc:	b	4f004 <__printf_chk@plt+0x3d944>
   4f300:	mov	r1, r5
   4f304:	bl	113c0 <strtok@plt>
   4f308:	cmp	r0, #0
   4f30c:	beq	4fa00 <__printf_chk@plt+0x3e340>
   4f310:	ldr	r7, [pc, #244]	; 4f40c <__printf_chk@plt+0x3dd4c>
   4f314:	add	r9, sp, #48	; 0x30
   4f318:	add	r3, sp, #40	; 0x28
   4f31c:	mov	r2, r9
   4f320:	mov	r1, r7
   4f324:	bl	4e174 <__printf_chk@plt+0x3cab4>
   4f328:	cmp	r0, #0
   4f32c:	bne	4f4f8 <__printf_chk@plt+0x3de38>
   4f330:	mov	r1, r5
   4f334:	bl	113c0 <strtok@plt>
   4f338:	cmp	r0, #0
   4f33c:	bne	4f318 <__printf_chk@plt+0x3dc58>
   4f340:	ldr	r3, [sp, #84]	; 0x54
   4f344:	cmp	r3, #0
   4f348:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4f34c:	ldr	r3, [pc, #336]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f350:	ldr	r1, [pc, #184]	; 4f410 <__printf_chk@plt+0x3dd50>
   4f354:	str	r3, [sp]
   4f358:	mov	r2, r3
   4f35c:	add	r0, sp, #64	; 0x40
   4f360:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f364:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4f368:	ldr	r3, [pc, #164]	; 4f414 <__printf_chk@plt+0x3dd54>
   4f36c:	mov	r2, #1
   4f370:	str	r2, [r3]
   4f374:	b	4f004 <__printf_chk@plt+0x3d944>
   4f378:	mov	r0, #64	; 0x40
   4f37c:	bl	113d8 <_Znaj@plt>
   4f380:	mov	r3, #16
   4f384:	str	r3, [sp, #12]
   4f388:	ldr	r3, [pc, #216]	; 4f468 <__printf_chk@plt+0x3dda8>
   4f38c:	mov	r9, #1
   4f390:	str	r0, [r3]
   4f394:	mov	r1, r5
   4f398:	mov	r0, #0
   4f39c:	bl	113c0 <strtok@plt>
   4f3a0:	subs	sl, r0, #0
   4f3a4:	beq	4f4c0 <__printf_chk@plt+0x3de00>
   4f3a8:	b	4f7d0 <__printf_chk@plt+0x3e110>
   4f3ac:	nop			; (mov r0, r0)
   4f3b0:	andeq	r0, r0, r0
   4f3b4:	svccc	0x00e00000
   4f3b8:	andeq	ip, r7, r0, lsl sp
   4f3bc:	andeq	ip, r5, r0, lsl #14
   4f3c0:	andeq	ip, r5, ip, asr #14
   4f3c4:	andeq	ip, r5, r4, lsl sl
   4f3c8:	andeq	ip, r5, r8, lsr r6
   4f3cc:	andeq	ip, r5, r0, ror #20
   4f3d0:	strdeq	ip, [r5], -r4
   4f3d4:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   4f3d8:	andeq	ip, r5, r0, asr #22
   4f3dc:	andeq	r6, r8, r0, ror #15
   4f3e0:	andeq	ip, r5, r4, lsr #12
   4f3e4:	andeq	fp, r5, r0, ror #22
   4f3e8:	andeq	ip, r5, r0, asr sl
   4f3ec:	andeq	r6, r8, r8, asr #15
   4f3f0:	andeq	ip, r5, r4, asr fp
   4f3f4:	andeq	r6, r8, r4, ror #15
   4f3f8:	andeq	r6, r5, ip, asr lr
   4f3fc:	andeq	ip, r5, r4, lsr #23
   4f400:	andeq	ip, r5, ip, lsr #23
   4f404:			; <UNDEFINED> instruction: 0x0005cbb8
   4f408:	ldrdeq	r6, [r8], -ip
   4f40c:	strdeq	r6, [r8], -r4
   4f410:	andeq	ip, r5, r0, lsr fp
   4f414:	andeq	r6, r8, r8, ror #15
   4f418:	andeq	ip, r5, r4, ror #22
   4f41c:	strdeq	r6, [r8], -ip
   4f420:	strdeq	r6, [r8], -r8
   4f424:	andeq	r6, r8, r4, lsl #16
   4f428:	andeq	ip, r5, ip, lsl ip
   4f42c:	andeq	ip, r5, r8, lsr #21
   4f430:	andeq	ip, r5, r8, lsl sl
   4f434:	ldrdeq	ip, [r5], -r4
   4f438:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   4f43c:	andeq	ip, r5, ip, lsr #16
   4f440:	andeq	r6, r8, r0, asr #15
   4f444:	andeq	r6, r5, r0, lsl #21
   4f448:	andeq	r6, r8, r4, asr #15
   4f44c:	andeq	r6, r8, r0, lsl #16
   4f450:	ldrdeq	r6, [r8], -r0
   4f454:	andeq	sp, r7, ip, ror r0
   4f458:	andeq	sp, r7, r4, lsl #1
   4f45c:	andeq	sp, r7, r0, lsl #1
   4f460:	andeq	ip, r5, r8, lsr #25
   4f464:			; <UNDEFINED> instruction: 0x000562b0
   4f468:	andeq	r6, r8, ip, asr #15
   4f46c:	ldrdeq	r6, [r8], -r8
   4f470:	andeq	ip, r5, r4, lsr ip
   4f474:			; <UNDEFINED> instruction: 0x000562b8
   4f478:	andeq	ip, r5, r0, lsr sl
   4f47c:	andeq	ip, r5, r8, ror #20
   4f480:	andeq	ip, r5, ip, lsl #21
   4f484:	ldrdeq	r6, [r8], -r4
   4f488:	andeq	ip, r5, r0, asr ip
   4f48c:	andeq	ip, r5, r8, lsl #22
   4f490:	muleq	r5, r8, ip
   4f494:	andeq	ip, r5, r0, lsl #25
   4f498:	andeq	ip, r5, r8, ror #24
   4f49c:	andeq	ip, r5, ip, ror #23
   4f4a0:	ldrdeq	ip, [r5], -r0
   4f4a4:	andeq	r6, r8, r0, lsr #15
   4f4a8:	andeq	ip, r5, ip, lsl #23
   4f4ac:	mov	r1, r5
   4f4b0:	ldr	r0, [sp, #88]	; 0x58
   4f4b4:	bl	113c0 <strtok@plt>
   4f4b8:	subs	sl, r0, #0
   4f4bc:	bne	4f7d0 <__printf_chk@plt+0x3e110>
   4f4c0:	add	r0, sp, #64	; 0x40
   4f4c4:	bl	4cdd0 <__printf_chk@plt+0x3b710>
   4f4c8:	cmp	r0, #0
   4f4cc:	bne	4f4ac <__printf_chk@plt+0x3ddec>
   4f4d0:	ldr	r3, [sp, #84]	; 0x54
   4f4d4:	cmp	r3, #0
   4f4d8:	bne	4f280 <__printf_chk@plt+0x3dbc0>
   4f4dc:	ldr	r3, [pc, #-64]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f4e0:	ldr	r1, [pc, #-208]	; 4f418 <__printf_chk@plt+0x3dd58>
   4f4e4:	str	r3, [sp]
   4f4e8:	mov	r2, r3
   4f4ec:	add	r0, sp, #64	; 0x40
   4f4f0:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f4f4:	b	4f280 <__printf_chk@plt+0x3dbc0>
   4f4f8:	ldr	r3, [pc, #-220]	; 4f424 <__printf_chk@plt+0x3dd64>
   4f4fc:	vldr	d6, [sp, #40]	; 0x28
   4f500:	vmov.f64	d4, d8
   4f504:	ldr	r3, [r3]
   4f508:	vldr	d5, [sp, #48]	; 0x30
   4f50c:	str	r3, [sp, #12]
   4f510:	vmov	s15, r3
   4f514:	ldr	r2, [pc, #-256]	; 4f41c <__printf_chk@plt+0x3dd5c>
   4f518:	ldr	r3, [pc, #-256]	; 4f420 <__printf_chk@plt+0x3dd60>
   4f51c:	vcvt.f64.s32	d7, s15
   4f520:	vmla.f64	d4, d7, d6
   4f524:	vmov.f64	d6, d4
   4f528:	vmov.f64	d4, d8
   4f52c:	vcvt.s32.f64	s12, d6
   4f530:	vmla.f64	d4, d7, d5
   4f534:	vstr	s12, [r2]
   4f538:	vcvt.s32.f64	s14, d4
   4f53c:	vstr	s14, [r3]
   4f540:	b	4f004 <__printf_chk@plt+0x3d944>
   4f544:	ldr	r3, [pc, #-296]	; 4f424 <__printf_chk@plt+0x3dd64>
   4f548:	ldr	r3, [r3]
   4f54c:	cmp	r3, #0
   4f550:	bne	4f744 <__printf_chk@plt+0x3e084>
   4f554:	ldr	r3, [sp, #84]	; 0x54
   4f558:	cmp	r3, #0
   4f55c:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4f560:	ldr	r3, [pc, #-196]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f564:	ldr	r1, [pc, #-324]	; 4f428 <__printf_chk@plt+0x3dd68>
   4f568:	str	r3, [sp]
   4f56c:	mov	r2, r3
   4f570:	add	r0, sp, #64	; 0x40
   4f574:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f578:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4f57c:	ldr	r3, [pc, #-224]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f580:	ldr	r1, [pc, #-348]	; 4f42c <__printf_chk@plt+0x3dd6c>
   4f584:	str	r3, [sp]
   4f588:	mov	r2, r3
   4f58c:	add	r0, sp, #64	; 0x40
   4f590:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f594:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4f598:	ldr	r3, [pc, #-252]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f59c:	ldr	r0, [pc, #-372]	; 4f430 <__printf_chk@plt+0x3dd70>
   4f5a0:	mov	r2, r3
   4f5a4:	mov	r1, r3
   4f5a8:	bl	29fe4 <__printf_chk@plt+0x18924>
   4f5ac:	b	4f288 <__printf_chk@plt+0x3dbc8>
   4f5b0:	mov	r1, sl
   4f5b4:	ldr	r0, [pc, #-392]	; 4f434 <__printf_chk@plt+0x3dd74>
   4f5b8:	bl	115f4 <strcmp@plt>
   4f5bc:	cmp	r0, #0
   4f5c0:	beq	4f8a0 <__printf_chk@plt+0x3e1e0>
   4f5c4:	mov	r1, sl
   4f5c8:	ldr	r0, [pc, #-408]	; 4f438 <__printf_chk@plt+0x3dd78>
   4f5cc:	bl	115f4 <strcmp@plt>
   4f5d0:	cmp	r0, #0
   4f5d4:	beq	4f9b8 <__printf_chk@plt+0x3e2f8>
   4f5d8:	mov	r1, sl
   4f5dc:	ldr	r0, [pc, #-424]	; 4f43c <__printf_chk@plt+0x3dd7c>
   4f5e0:	bl	115f4 <strcmp@plt>
   4f5e4:	cmp	r0, #0
   4f5e8:	beq	4f544 <__printf_chk@plt+0x3de84>
   4f5ec:	ldr	r7, [pc, #-436]	; 4f440 <__printf_chk@plt+0x3dd80>
   4f5f0:	ldr	r3, [r7]
   4f5f4:	cmp	r3, #0
   4f5f8:	beq	4f004 <__printf_chk@plt+0x3d944>
   4f5fc:	ldr	r1, [pc, #-448]	; 4f444 <__printf_chk@plt+0x3dd84>
   4f600:	mov	r0, #0
   4f604:	bl	113c0 <strtok@plt>
   4f608:	ldr	r7, [r7]
   4f60c:	subs	r1, r0, #0
   4f610:	beq	4f61c <__printf_chk@plt+0x3df5c>
   4f614:	bl	4ccb4 <__printf_chk@plt+0x3b5f4>
   4f618:	mov	r1, r0
   4f61c:	mov	r0, sl
   4f620:	ldrd	r2, [sp, #68]	; 0x44
   4f624:	blx	r7
   4f628:	b	4f004 <__printf_chk@plt+0x3d944>
   4f62c:	mov	r0, #20
   4f630:	bl	113d8 <_Znaj@plt>
   4f634:	mov	r3, #0
   4f638:	mov	sl, r3
   4f63c:	mov	fp, r3
   4f640:	str	r3, [r0]
   4f644:	str	r3, [r0, #4]
   4f648:	str	r3, [r0, #8]
   4f64c:	str	r3, [r0, #12]
   4f650:	str	r3, [r0, #16]
   4f654:	ldr	r3, [pc, #-532]	; 4f448 <__printf_chk@plt+0x3dd88>
   4f658:	mov	r9, #5
   4f65c:	str	r0, [r3]
   4f660:	b	4f690 <__printf_chk@plt+0x3dfd0>
   4f664:	ldr	r7, [sp, #12]
   4f668:	mov	r0, r7
   4f66c:	bl	115a0 <strlen@plt>
   4f670:	add	r0, r0, #1
   4f674:	bl	113d8 <_Znaj@plt>
   4f678:	mov	r1, r7
   4f67c:	bl	11444 <strcpy@plt>
   4f680:	ldr	r3, [pc, #-576]	; 4f448 <__printf_chk@plt+0x3dd88>
   4f684:	ldr	r3, [r3]
   4f688:	str	r0, [r3, sl, lsl #2]
   4f68c:	ldr	sl, [sp, #16]
   4f690:	mov	r1, r5
   4f694:	mov	r0, #0
   4f698:	bl	113c0 <strtok@plt>
   4f69c:	mov	r7, sl
   4f6a0:	subs	r3, r0, #0
   4f6a4:	str	r3, [sp, #12]
   4f6a8:	beq	4f004 <__printf_chk@plt+0x3d944>
   4f6ac:	add	r3, sl, #1
   4f6b0:	cmp	r9, r3
   4f6b4:	str	r3, [sp, #16]
   4f6b8:	bgt	4f664 <__printf_chk@plt+0x3dfa4>
   4f6bc:	ldr	r3, [pc, #-636]	; 4f448 <__printf_chk@plt+0x3dd88>
   4f6c0:	lsl	r9, r9, #1
   4f6c4:	cmn	r9, #-536870910	; 0xe0000002
   4f6c8:	ldr	r3, [r3]
   4f6cc:	lslle	r0, r9, #2
   4f6d0:	mvngt	r0, #0
   4f6d4:	str	r3, [sp, #20]
   4f6d8:	bl	113d8 <_Znaj@plt>
   4f6dc:	ldr	r3, [pc, #-668]	; 4f448 <__printf_chk@plt+0x3dd88>
   4f6e0:	cmp	sl, #0
   4f6e4:	str	r0, [r3]
   4f6e8:	beq	4f714 <__printf_chk@plt+0x3e054>
   4f6ec:	ldr	r3, [sp, #20]
   4f6f0:	sub	r2, r0, #4
   4f6f4:	sub	r3, r3, #4
   4f6f8:	add	ip, r3, sl, lsl #2
   4f6fc:	ldr	r1, [r3, #4]!
   4f700:	cmp	r3, ip
   4f704:	str	r1, [r2, #4]!
   4f708:	bne	4f6fc <__printf_chk@plt+0x3e03c>
   4f70c:	cmp	sl, r9
   4f710:	bge	4f72c <__printf_chk@plt+0x3e06c>
   4f714:	sub	r3, r7, #-1073741823	; 0xc0000001
   4f718:	add	r3, r0, r3, lsl #2
   4f71c:	add	r7, r7, #1
   4f720:	cmp	r9, r7
   4f724:	str	fp, [r3, #4]!
   4f728:	bgt	4f71c <__printf_chk@plt+0x3e05c>
   4f72c:	ldr	r3, [sp, #20]
   4f730:	cmp	r3, #0
   4f734:	beq	4f664 <__printf_chk@plt+0x3dfa4>
   4f738:	ldr	r0, [sp, #20]
   4f73c:	bl	114f8 <_ZdaPv@plt>
   4f740:	b	4f664 <__printf_chk@plt+0x3dfa4>
   4f744:	ldr	r3, [pc, #-768]	; 4f44c <__printf_chk@plt+0x3dd8c>
   4f748:	ldr	r3, [r3]
   4f74c:	cmp	r3, #0
   4f750:	beq	4f8b0 <__printf_chk@plt+0x3e1f0>
   4f754:	ldr	r3, [pc, #-780]	; 4f450 <__printf_chk@plt+0x3dd90>
   4f758:	ldr	r3, [r3]
   4f75c:	cmp	r3, #0
   4f760:	beq	4f9d8 <__printf_chk@plt+0x3e318>
   4f764:	ldr	r3, [pc, #-772]	; 4f468 <__printf_chk@plt+0x3dda8>
   4f768:	ldr	r3, [r3]
   4f76c:	cmp	r3, #0
   4f770:	beq	4fa78 <__printf_chk@plt+0x3e3b8>
   4f774:	ldr	r3, [pc, #-808]	; 4f454 <__printf_chk@plt+0x3dd94>
   4f778:	ldr	r3, [r3]
   4f77c:	cmp	r3, #0
   4f780:	ble	4fa50 <__printf_chk@plt+0x3e390>
   4f784:	ldr	r3, [pc, #-820]	; 4f458 <__printf_chk@plt+0x3dd98>
   4f788:	ldr	r3, [r3]
   4f78c:	cmp	r3, #0
   4f790:	ble	4fa28 <__printf_chk@plt+0x3e368>
   4f794:	ldr	r3, [pc, #-832]	; 4f45c <__printf_chk@plt+0x3dd9c>
   4f798:	ldr	r3, [r3]
   4f79c:	cmp	r3, #0
   4f7a0:	movgt	fp, #1
   4f7a4:	bgt	4f280 <__printf_chk@plt+0x3dbc0>
   4f7a8:	ldr	r3, [sp, #84]	; 0x54
   4f7ac:	cmp	r3, #0
   4f7b0:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4f7b4:	ldr	r3, [pc, #-792]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f7b8:	ldr	r1, [pc, #-864]	; 4f460 <__printf_chk@plt+0x3dda0>
   4f7bc:	str	r3, [sp]
   4f7c0:	mov	r2, r3
   4f7c4:	add	r0, sp, #64	; 0x40
   4f7c8:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f7cc:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4f7d0:	add	r3, sp, #40	; 0x28
   4f7d4:	add	r2, sp, #36	; 0x24
   4f7d8:	ldr	r1, [pc, #-892]	; 4f464 <__printf_chk@plt+0x3dda4>
   4f7dc:	mov	r0, sl
   4f7e0:	bl	11630 <sscanf@plt>
   4f7e4:	cmp	r0, #1
   4f7e8:	beq	4f910 <__printf_chk@plt+0x3e250>
   4f7ec:	cmp	r0, #2
   4f7f0:	bne	4f8d8 <__printf_chk@plt+0x3e218>
   4f7f4:	ldr	r2, [sp, #40]	; 0x28
   4f7f8:	ldr	r3, [sp, #36]	; 0x24
   4f7fc:	cmp	r2, r3
   4f800:	movlt	r2, #0
   4f804:	movge	r2, #1
   4f808:	cmp	r3, #0
   4f80c:	movlt	r2, #0
   4f810:	andge	r2, r2, #1
   4f814:	cmp	r2, #0
   4f818:	beq	4f8d8 <__printf_chk@plt+0x3e218>
   4f81c:	ldr	r2, [sp, #12]
   4f820:	ldr	r1, [pc, #-960]	; 4f468 <__printf_chk@plt+0x3dda8>
   4f824:	cmp	r9, r2
   4f828:	ldr	sl, [r1]
   4f82c:	blt	4f880 <__printf_chk@plt+0x3e1c0>
   4f830:	mov	r3, r2
   4f834:	lsl	r2, r2, #1
   4f838:	cmn	r2, #-536870910	; 0xe0000002
   4f83c:	lslle	r0, r3, #3
   4f840:	mvngt	r0, #0
   4f844:	str	r2, [sp, #16]
   4f848:	bl	113d8 <_Znaj@plt>
   4f84c:	ldr	r3, [sp, #12]
   4f850:	mov	r1, sl
   4f854:	lsl	r2, r3, #2
   4f858:	ldr	r3, [pc, #-1016]	; 4f468 <__printf_chk@plt+0x3dda8>
   4f85c:	str	r0, [r3]
   4f860:	bl	1157c <memcpy@plt>
   4f864:	mov	r0, sl
   4f868:	bl	114f8 <_ZdaPv@plt>
   4f86c:	ldr	r3, [pc, #-1036]	; 4f468 <__printf_chk@plt+0x3dda8>
   4f870:	ldr	r2, [sp, #16]
   4f874:	ldr	sl, [r3]
   4f878:	ldr	r3, [sp, #36]	; 0x24
   4f87c:	str	r2, [sp, #12]
   4f880:	add	r2, sl, r9, lsl #2
   4f884:	cmp	r3, #0
   4f888:	str	r3, [r2, #-4]
   4f88c:	beq	4faf4 <__printf_chk@plt+0x3e434>
   4f890:	ldr	r3, [sp, #40]	; 0x28
   4f894:	str	r3, [sl, r9, lsl #2]
   4f898:	add	r9, r9, #2
   4f89c:	b	4f394 <__printf_chk@plt+0x3dcd4>
   4f8a0:	ldr	r3, [pc, #-1084]	; 4f46c <__printf_chk@plt+0x3ddac>
   4f8a4:	mov	r2, #1
   4f8a8:	str	r2, [r3]
   4f8ac:	b	4f004 <__printf_chk@plt+0x3d944>
   4f8b0:	ldr	r3, [sp, #84]	; 0x54
   4f8b4:	cmp	r3, #0
   4f8b8:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4f8bc:	ldr	r3, [pc, #-1056]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f8c0:	ldr	r1, [pc, #-1112]	; 4f470 <__printf_chk@plt+0x3ddb0>
   4f8c4:	str	r3, [sp]
   4f8c8:	mov	r2, r3
   4f8cc:	add	r0, sp, #64	; 0x40
   4f8d0:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f8d4:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4f8d8:	add	r9, sp, #48	; 0x30
   4f8dc:	mov	r1, sl
   4f8e0:	mov	r0, r9
   4f8e4:	bl	4c730 <__printf_chk@plt+0x3b070>
   4f8e8:	ldr	r3, [sp, #84]	; 0x54
   4f8ec:	cmp	r3, #0
   4f8f0:	bne	4f280 <__printf_chk@plt+0x3dbc0>
   4f8f4:	ldr	r3, [pc, #-1112]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f8f8:	mov	r2, r9
   4f8fc:	str	r3, [sp]
   4f900:	ldr	r1, [pc, #-1172]	; 4f474 <__printf_chk@plt+0x3ddb4>
   4f904:	add	r0, sp, #64	; 0x40
   4f908:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f90c:	b	4f280 <__printf_chk@plt+0x3dbc0>
   4f910:	ldr	r3, [sp, #36]	; 0x24
   4f914:	mov	r2, r7
   4f918:	str	r3, [sp, #40]	; 0x28
   4f91c:	b	4f808 <__printf_chk@plt+0x3e148>
   4f920:	add	r9, sp, #48	; 0x30
   4f924:	mov	r1, sl
   4f928:	mov	r0, r9
   4f92c:	bl	4c730 <__printf_chk@plt+0x3b070>
   4f930:	ldr	r3, [sp, #84]	; 0x54
   4f934:	cmp	r3, #0
   4f938:	bne	4f280 <__printf_chk@plt+0x3dbc0>
   4f93c:	ldr	r3, [pc, #-1184]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f940:	mov	r2, r9
   4f944:	str	r3, [sp]
   4f948:	ldr	r1, [pc, #-1240]	; 4f478 <__printf_chk@plt+0x3ddb8>
   4f94c:	add	r0, sp, #64	; 0x40
   4f950:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f954:	b	4f280 <__printf_chk@plt+0x3dbc0>
   4f958:	ldr	r3, [sp, #84]	; 0x54
   4f95c:	cmp	r3, #0
   4f960:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4f964:	ldr	r3, [pc, #-1224]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f968:	ldr	r1, [pc, #-1268]	; 4f47c <__printf_chk@plt+0x3ddbc>
   4f96c:	str	r3, [sp]
   4f970:	mov	r2, r3
   4f974:	add	r0, sp, #64	; 0x40
   4f978:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f97c:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4f980:	add	r9, sp, #48	; 0x30
   4f984:	mov	r1, r7
   4f988:	mov	r0, r9
   4f98c:	bl	4c730 <__printf_chk@plt+0x3b070>
   4f990:	ldr	r3, [sp, #84]	; 0x54
   4f994:	cmp	r3, #0
   4f998:	bne	4f280 <__printf_chk@plt+0x3dbc0>
   4f99c:	ldr	r3, [pc, #-1280]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f9a0:	mov	r2, r9
   4f9a4:	str	r3, [sp]
   4f9a8:	ldr	r1, [pc, #-1328]	; 4f480 <__printf_chk@plt+0x3ddc0>
   4f9ac:	add	r0, sp, #64	; 0x40
   4f9b0:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f9b4:	b	4f280 <__printf_chk@plt+0x3dbc0>
   4f9b8:	mov	r1, r5
   4f9bc:	bl	113c0 <strtok@plt>
   4f9c0:	cmp	r0, #0
   4f9c4:	beq	4faa0 <__printf_chk@plt+0x3e3e0>
   4f9c8:	bl	527f8 <_ZdlPv@@Base+0x149c>
   4f9cc:	ldr	r3, [pc, #-1360]	; 4f484 <__printf_chk@plt+0x3ddc4>
   4f9d0:	str	r0, [r3]
   4f9d4:	b	4f004 <__printf_chk@plt+0x3d944>
   4f9d8:	ldr	r3, [sp, #84]	; 0x54
   4f9dc:	cmp	r3, #0
   4f9e0:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4f9e4:	ldr	r3, [pc, #-1352]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4f9e8:	ldr	r1, [pc, #-1384]	; 4f488 <__printf_chk@plt+0x3ddc8>
   4f9ec:	str	r3, [sp]
   4f9f0:	mov	r2, r3
   4f9f4:	add	r0, sp, #64	; 0x40
   4f9f8:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4f9fc:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4fa00:	ldr	r3, [sp, #84]	; 0x54
   4fa04:	cmp	r3, #0
   4fa08:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4fa0c:	ldr	r3, [pc, #-1392]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fa10:	ldr	r1, [pc, #-1420]	; 4f48c <__printf_chk@plt+0x3ddcc>
   4fa14:	str	r3, [sp]
   4fa18:	mov	r2, r3
   4fa1c:	add	r0, sp, #64	; 0x40
   4fa20:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4fa24:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4fa28:	ldr	r3, [sp, #84]	; 0x54
   4fa2c:	cmp	r3, #0
   4fa30:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4fa34:	ldr	r3, [pc, #-1432]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fa38:	ldr	r1, [pc, #-1456]	; 4f490 <__printf_chk@plt+0x3ddd0>
   4fa3c:	str	r3, [sp]
   4fa40:	mov	r2, r3
   4fa44:	add	r0, sp, #64	; 0x40
   4fa48:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4fa4c:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4fa50:	ldr	r3, [sp, #84]	; 0x54
   4fa54:	cmp	r3, #0
   4fa58:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4fa5c:	ldr	r3, [pc, #-1472]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fa60:	ldr	r1, [pc, #-1492]	; 4f494 <__printf_chk@plt+0x3ddd4>
   4fa64:	str	r3, [sp]
   4fa68:	mov	r2, r3
   4fa6c:	add	r0, sp, #64	; 0x40
   4fa70:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4fa74:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4fa78:	ldr	r3, [sp, #84]	; 0x54
   4fa7c:	cmp	r3, #0
   4fa80:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4fa84:	ldr	r3, [pc, #-1512]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fa88:	ldr	r1, [pc, #-1528]	; 4f498 <__printf_chk@plt+0x3ddd8>
   4fa8c:	str	r3, [sp]
   4fa90:	mov	r2, r3
   4fa94:	add	r0, sp, #64	; 0x40
   4fa98:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4fa9c:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4faa0:	ldr	r3, [sp, #84]	; 0x54
   4faa4:	cmp	r3, #0
   4faa8:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4faac:	ldr	r3, [pc, #-1552]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fab0:	ldr	r1, [pc, #-1564]	; 4f49c <__printf_chk@plt+0x3dddc>
   4fab4:	str	r3, [sp]
   4fab8:	mov	r2, r3
   4fabc:	add	r0, sp, #64	; 0x40
   4fac0:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4fac4:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4fac8:	ldr	r3, [sp, #84]	; 0x54
   4facc:	cmp	r3, #0
   4fad0:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4fad4:	ldr	r3, [pc, #-1592]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fad8:	ldr	r1, [pc, #-1600]	; 4f4a0 <__printf_chk@plt+0x3dde0>
   4fadc:	str	r3, [sp]
   4fae0:	mov	r2, r3
   4fae4:	add	r0, sp, #64	; 0x40
   4fae8:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4faec:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4faf0:	bl	1148c <__stack_chk_fail@plt>
   4faf4:	cmp	r9, #1
   4faf8:	bne	4f004 <__printf_chk@plt+0x3d944>
   4fafc:	ldr	r3, [sp, #84]	; 0x54
   4fb00:	cmp	r3, #0
   4fb04:	bne	4f27c <__printf_chk@plt+0x3dbbc>
   4fb08:	ldr	r3, [pc, #-1644]	; 4f4a4 <__printf_chk@plt+0x3dde4>
   4fb0c:	ldr	r1, [pc, #-1644]	; 4f4a8 <__printf_chk@plt+0x3dde8>
   4fb10:	str	r3, [sp]
   4fb14:	mov	r2, r3
   4fb18:	add	r0, sp, #64	; 0x40
   4fb1c:	bl	4cd3c <__printf_chk@plt+0x3b67c>
   4fb20:	b	4f27c <__printf_chk@plt+0x3dbbc>
   4fb24:	add	r0, sp, #64	; 0x40
   4fb28:	bl	4cd98 <__printf_chk@plt+0x3b6d8>
   4fb2c:	bl	11498 <__cxa_end_cleanup@plt>
   4fb30:	ldr	r3, [pc, #12]	; 4fb44 <__printf_chk@plt+0x3e484>
   4fb34:	ldr	r2, [r3]
   4fb38:	str	r0, [r3]
   4fb3c:	mov	r0, r2
   4fb40:	bx	lr
   4fb44:	andeq	r6, r8, r0, asr #15
   4fb48:	mov	r1, r0
   4fb4c:	ldr	r0, [pc]	; 4fb54 <__printf_chk@plt+0x3e494>
   4fb50:	b	518f4 <_ZdlPv@@Base+0x598>
   4fb54:			; <UNDEFINED> instruction: 0x000867b8
   4fb58:	push	{r4, r5, r6, r7, lr}
   4fb5c:	sub	sp, sp, #12
   4fb60:	mov	r6, r1
   4fb64:	mov	r7, r0
   4fb68:	bl	115a0 <strlen@plt>
   4fb6c:	ldr	r5, [pc, #88]	; 4fbcc <__printf_chk@plt+0x3e50c>
   4fb70:	mov	r4, r0
   4fb74:	ldr	r0, [r5]
   4fb78:	bl	115a0 <strlen@plt>
   4fb7c:	add	r0, r4, r0
   4fb80:	add	r0, r0, #5
   4fb84:	bl	113d8 <_Znaj@plt>
   4fb88:	ldr	r3, [r5]
   4fb8c:	mvn	r2, #0
   4fb90:	mov	r1, #1
   4fb94:	stm	sp, {r3, r7}
   4fb98:	ldr	r3, [pc, #48]	; 4fbd0 <__printf_chk@plt+0x3e510>
   4fb9c:	mov	r4, r0
   4fba0:	bl	11660 <__sprintf_chk@plt>
   4fba4:	mov	r2, r6
   4fba8:	mov	r1, r4
   4fbac:	ldr	r0, [pc, #32]	; 4fbd4 <__printf_chk@plt+0x3e514>
   4fbb0:	bl	519c0 <_ZdlPv@@Base+0x664>
   4fbb4:	mov	r5, r0
   4fbb8:	mov	r0, r4
   4fbbc:	bl	114f8 <_ZdaPv@plt>
   4fbc0:	mov	r0, r5
   4fbc4:	add	sp, sp, #12
   4fbc8:	pop	{r4, r5, r6, r7, pc}
   4fbcc:	andeq	sp, r7, r8, ror r0
   4fbd0:	andeq	ip, r5, r4, lsl sp
   4fbd4:			; <UNDEFINED> instruction: 0x000867b8
   4fbd8:	ldr	r2, [r0, #4]
   4fbdc:	ldr	ip, [r0, #12]
   4fbe0:	ldr	r3, [r0]
   4fbe4:	add	ip, r2, ip
   4fbe8:	ldr	r0, [r0, #8]
   4fbec:	vmov	s15, ip
   4fbf0:	add	r0, r3, r0
   4fbf4:	vcvt.f64.s32	d6, s15
   4fbf8:	vmov	s15, r0
   4fbfc:	vcvt.f64.s32	d7, s15
   4fc00:	vmul.f64	d3, d6, d6
   4fc04:	vmla.f64	d3, d7, d7
   4fc08:	vcmp.f64	d3, #0.0
   4fc0c:	vmrs	APSR_nzcv, fpscr
   4fc10:	beq	4fc50 <__printf_chk@plt+0x3e590>
   4fc14:	vmov	s11, r2
   4fc18:	vldr	d2, [pc, #56]	; 4fc58 <__printf_chk@plt+0x3e598>
   4fc1c:	mov	r0, #1
   4fc20:	vcvt.f64.s32	d4, s11
   4fc24:	vmov	s11, r3
   4fc28:	vcvt.f64.s32	d5, s11
   4fc2c:	vmul.f64	d1, d4, d6
   4fc30:	vmla.f64	d1, d5, d7
   4fc34:	vdiv.f64	d0, d1, d3
   4fc38:	vsub.f64	d2, d2, d0
   4fc3c:	vmla.f64	d4, d6, d2
   4fc40:	vmla.f64	d5, d7, d2
   4fc44:	vstr	d4, [r1, #8]
   4fc48:	vstr	d5, [r1]
   4fc4c:	bx	lr
   4fc50:	mov	r0, #0
   4fc54:	bx	lr
   4fc58:	andeq	r0, r0, r0
   4fc5c:	svccc	0x00e00000
   4fc60:	vmul.f64	d1, d1, d1
   4fc64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fc68:	vpush	{d8}
   4fc6c:	sub	sp, sp, #20
   4fc70:	ldrd	r8, [sp, #64]	; 0x40
   4fc74:	vmla.f64	d1, d0, d0
   4fc78:	ldr	r7, [sp, #72]	; 0x48
   4fc7c:	ldr	r5, [sp, #76]	; 0x4c
   4fc80:	ldr	r6, [sp, #80]	; 0x50
   4fc84:	ldr	r4, [sp, #84]	; 0x54
   4fc88:	vcmp.f64	d1, #0.0
   4fc8c:	vsqrt.f64	d8, d1
   4fc90:	vmrs	APSR_nzcv, fpscr
   4fc94:	bmi	4fe0c <__printf_chk@plt+0x3e74c>
   4fc98:	vcvt.s32.f64	s15, d8
   4fc9c:	str	r8, [r5]
   4fca0:	str	r8, [r7]
   4fca4:	str	r9, [r4]
   4fca8:	str	r9, [r6]
   4fcac:	ldr	ip, [r5]
   4fcb0:	rsb	sl, r2, #0
   4fcb4:	cmp	ip, sl
   4fcb8:	add	r0, r0, r2
   4fcbc:	add	r1, r1, r3
   4fcc0:	vmov	lr, s15
   4fcc4:	rsb	fp, r3, #0
   4fcc8:	strlt	sl, [r5]
   4fccc:	blt	4fcdc <__printf_chk@plt+0x3e61c>
   4fcd0:	ldr	ip, [r7]
   4fcd4:	cmp	ip, sl
   4fcd8:	strgt	sl, [r7]
   4fcdc:	ldr	ip, [r4]
   4fce0:	cmp	ip, fp
   4fce4:	strlt	fp, [r4]
   4fce8:	blt	4fcf8 <__printf_chk@plt+0x3e638>
   4fcec:	ldr	ip, [r6]
   4fcf0:	cmp	ip, fp
   4fcf4:	strgt	fp, [r6]
   4fcf8:	cmp	r8, #0
   4fcfc:	blt	4fdbc <__printf_chk@plt+0x3e6fc>
   4fd00:	cmp	r9, #0
   4fd04:	movge	ip, #0
   4fd08:	movlt	ip, #3
   4fd0c:	cmp	r2, #0
   4fd10:	ble	4fda0 <__printf_chk@plt+0x3e6e0>
   4fd14:	cmp	r3, #0
   4fd18:	movle	r2, #1
   4fd1c:	movgt	r2, #2
   4fd20:	cmp	ip, r2
   4fd24:	ble	4fdac <__printf_chk@plt+0x3e6ec>
   4fd28:	add	r2, r2, #4
   4fd2c:	rsb	r8, lr, #0
   4fd30:	and	r3, ip, #3
   4fd34:	cmp	r3, #2
   4fd38:	streq	r8, [r6]
   4fd3c:	beq	4fd58 <__printf_chk@plt+0x3e698>
   4fd40:	cmp	r3, #3
   4fd44:	streq	lr, [r5]
   4fd48:	beq	4fd58 <__printf_chk@plt+0x3e698>
   4fd4c:	cmp	r3, #1
   4fd50:	strne	lr, [r4]
   4fd54:	streq	r8, [r7]
   4fd58:	add	ip, ip, #1
   4fd5c:	cmp	ip, r2
   4fd60:	blt	4fd30 <__printf_chk@plt+0x3e670>
   4fd64:	ldr	r3, [r7]
   4fd68:	add	r3, r3, r0
   4fd6c:	str	r3, [r7]
   4fd70:	ldr	r3, [r5]
   4fd74:	add	r0, r3, r0
   4fd78:	str	r0, [r5]
   4fd7c:	ldr	r3, [r6]
   4fd80:	add	r3, r3, r1
   4fd84:	str	r3, [r6]
   4fd88:	ldr	r3, [r4]
   4fd8c:	add	r1, r3, r1
   4fd90:	str	r1, [r4]
   4fd94:	add	sp, sp, #20
   4fd98:	vpop	{d8}
   4fd9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fda0:	cmp	r3, #0
   4fda4:	movgt	r2, #3
   4fda8:	ble	4fe04 <__printf_chk@plt+0x3e744>
   4fdac:	cmp	ip, r2
   4fdb0:	beq	4fdcc <__printf_chk@plt+0x3e70c>
   4fdb4:	blt	4fd2c <__printf_chk@plt+0x3e66c>
   4fdb8:	b	4fd64 <__printf_chk@plt+0x3e6a4>
   4fdbc:	cmp	r9, #0
   4fdc0:	movge	ip, #1
   4fdc4:	movlt	ip, #2
   4fdc8:	b	4fd0c <__printf_chk@plt+0x3e64c>
   4fdcc:	vmov	s13, fp
   4fdd0:	vmov	s15, r8
   4fdd4:	vcvt.f64.s32	d4, s13
   4fdd8:	vmov	s13, sl
   4fddc:	vcvt.f64.s32	d7, s15
   4fde0:	vcvt.f64.s32	d5, s13
   4fde4:	vmov	s13, r9
   4fde8:	vcvt.f64.s32	d6, s13
   4fdec:	vmul.f64	d7, d7, d4
   4fdf0:	vmul.f64	d6, d5, d6
   4fdf4:	vcmpe.f64	d7, d6
   4fdf8:	vmrs	APSR_nzcv, fpscr
   4fdfc:	bpl	4fd64 <__printf_chk@plt+0x3e6a4>
   4fe00:	b	4fd28 <__printf_chk@plt+0x3e668>
   4fe04:	mov	r2, #0
   4fe08:	b	4fd20 <__printf_chk@plt+0x3e660>
   4fe0c:	vmov.f64	d0, d1
   4fe10:	strd	r2, [sp, #8]
   4fe14:	strd	r0, [sp]
   4fe18:	bl	1130c <sqrt@plt>
   4fe1c:	ldrd	r2, [sp, #8]
   4fe20:	ldrd	r0, [sp]
   4fe24:	b	4fc98 <__printf_chk@plt+0x3e5d8>
   4fe28:	ldr	ip, [r1, #36]	; 0x24
   4fe2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fe30:	ldr	r7, [r1, #32]
   4fe34:	ldr	r6, [r1]
   4fe38:	add	r5, r0, ip, lsl #2
   4fe3c:	mov	r4, r7
   4fe40:	mov	lr, r6
   4fe44:	cmp	lr, ip
   4fe48:	movle	r3, #0
   4fe4c:	movgt	r3, #1
   4fe50:	cmp	r4, ip
   4fe54:	movge	r3, #0
   4fe58:	cmp	r3, #0
   4fe5c:	beq	4fed8 <__printf_chk@plt+0x3e818>
   4fe60:	sub	fp, lr, ip
   4fe64:	sub	r8, ip, r4
   4fe68:	cmp	fp, r8
   4fe6c:	ble	4fea4 <__printf_chk@plt+0x3e7e4>
   4fe70:	sub	lr, lr, r8
   4fe74:	add	r8, r8, lr
   4fe78:	sub	r2, r4, #-1073741823	; 0xc0000001
   4fe7c:	add	r8, r0, r8, lsl #2
   4fe80:	add	r3, r0, lr, lsl #2
   4fe84:	add	r2, r0, r2, lsl #2
   4fe88:	ldr	r9, [r2, #4]!
   4fe8c:	ldr	sl, [r3]
   4fe90:	str	sl, [r2]
   4fe94:	str	r9, [r3], #4
   4fe98:	cmp	r8, r3
   4fe9c:	bne	4fe88 <__printf_chk@plt+0x3e7c8>
   4fea0:	b	4fe44 <__printf_chk@plt+0x3e784>
   4fea4:	sub	r2, r4, #-1073741823	; 0xc0000001
   4fea8:	add	sl, fp, ip
   4feac:	add	r2, r0, r2, lsl #2
   4feb0:	add	sl, r0, sl, lsl #2
   4feb4:	mov	r3, r5
   4feb8:	ldr	r8, [r2, #4]!
   4febc:	ldr	r9, [r3]
   4fec0:	str	r9, [r2]
   4fec4:	str	r8, [r3], #4
   4fec8:	cmp	r3, sl
   4fecc:	bne	4feb8 <__printf_chk@plt+0x3e7f8>
   4fed0:	add	r4, r4, fp
   4fed4:	b	4fe44 <__printf_chk@plt+0x3e784>
   4fed8:	sub	ip, r6, ip
   4fedc:	add	r7, ip, r7
   4fee0:	str	r7, [r1, #32]
   4fee4:	str	r6, [r1, #36]	; 0x24
   4fee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4feec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fef0:	sub	sp, sp, #60	; 0x3c
   4fef4:	mov	r9, r2
   4fef8:	ldr	r4, [sp, #108]	; 0x6c
   4fefc:	ldrb	r2, [r2]
   4ff00:	str	r1, [sp, #8]
   4ff04:	ldr	r1, [r4, #4]
   4ff08:	cmp	r2, #58	; 0x3a
   4ff0c:	movne	r2, r1
   4ff10:	moveq	r2, #0
   4ff14:	subs	r7, r0, #0
   4ff18:	str	r2, [sp, #16]
   4ff1c:	str	r3, [sp, #12]
   4ff20:	ble	50184 <__printf_chk@plt+0x3eac4>
   4ff24:	ldr	r3, [r4]
   4ff28:	mov	r2, #0
   4ff2c:	cmp	r3, r2
   4ff30:	str	r2, [r4, #12]
   4ff34:	beq	50020 <__printf_chk@plt+0x3e960>
   4ff38:	ldr	r2, [r4, #16]
   4ff3c:	cmp	r2, #0
   4ff40:	beq	5002c <__printf_chk@plt+0x3e96c>
   4ff44:	ldr	r5, [r4, #20]
   4ff48:	cmp	r5, #0
   4ff4c:	beq	50074 <__printf_chk@plt+0x3e9b4>
   4ff50:	ldrb	r3, [r5]
   4ff54:	cmp	r3, #0
   4ff58:	beq	50074 <__printf_chk@plt+0x3e9b4>
   4ff5c:	ldr	r3, [sp, #12]
   4ff60:	cmp	r3, #0
   4ff64:	beq	4ffc0 <__printf_chk@plt+0x3e900>
   4ff68:	ldr	r3, [r4]
   4ff6c:	ldr	r2, [sp, #8]
   4ff70:	str	r3, [sp, #20]
   4ff74:	ldr	r2, [r2, r3, lsl #2]
   4ff78:	lsl	r3, r3, #2
   4ff7c:	str	r3, [sp, #48]	; 0x30
   4ff80:	ldrb	r1, [r2, #1]
   4ff84:	str	r2, [sp, #32]
   4ff88:	mov	r3, r2
   4ff8c:	cmp	r1, #45	; 0x2d
   4ff90:	str	r1, [sp, #28]
   4ff94:	beq	50404 <__printf_chk@plt+0x3ed44>
   4ff98:	ldr	r2, [sp, #100]	; 0x64
   4ff9c:	cmp	r2, #0
   4ffa0:	beq	4ffc0 <__printf_chk@plt+0x3e900>
   4ffa4:	ldrb	r3, [r3, #2]
   4ffa8:	cmp	r3, #0
   4ffac:	bne	50404 <__printf_chk@plt+0x3ed44>
   4ffb0:	mov	r0, r9
   4ffb4:	bl	116b4 <strchr@plt>
   4ffb8:	cmp	r0, #0
   4ffbc:	beq	50404 <__printf_chk@plt+0x3ed44>
   4ffc0:	add	r6, r5, #1
   4ffc4:	str	r6, [r4, #20]
   4ffc8:	ldrb	r8, [r5]
   4ffcc:	mov	r0, r9
   4ffd0:	mov	r1, r8
   4ffd4:	bl	116b4 <strchr@plt>
   4ffd8:	ldrb	r2, [r5, #1]
   4ffdc:	mov	r3, r8
   4ffe0:	cmp	r2, #0
   4ffe4:	ldreq	r2, [r4]
   4ffe8:	addeq	r2, r2, #1
   4ffec:	streq	r2, [r4]
   4fff0:	cmp	r8, #58	; 0x3a
   4fff4:	cmpne	r0, #0
   4fff8:	beq	5055c <__printf_chk@plt+0x3ee9c>
   4fffc:	ldrb	r1, [r0]
   50000:	ldrb	r2, [r0, #1]
   50004:	cmp	r1, #87	; 0x57
   50008:	beq	50234 <__printf_chk@plt+0x3eb74>
   5000c:	cmp	r2, #58	; 0x3a
   50010:	beq	503c0 <__printf_chk@plt+0x3ed00>
   50014:	mov	r0, r3
   50018:	add	sp, sp, #60	; 0x3c
   5001c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50020:	mov	r2, #1
   50024:	mov	r3, r2
   50028:	str	r2, [r4]
   5002c:	ldr	r2, [sp, #104]	; 0x68
   50030:	str	r3, [r4, #36]	; 0x24
   50034:	cmp	r2, #0
   50038:	mov	r2, #0
   5003c:	str	r3, [r4, #32]
   50040:	str	r2, [r4, #20]
   50044:	beq	50130 <__printf_chk@plt+0x3ea70>
   50048:	mov	r3, #1
   5004c:	str	r3, [r4, #28]
   50050:	ldrb	r1, [r9]
   50054:	cmp	r1, #45	; 0x2d
   50058:	beq	5051c <__printf_chk@plt+0x3ee5c>
   5005c:	cmp	r1, #43	; 0x2b
   50060:	strne	r2, [r4, #24]
   50064:	strne	r3, [r4, #16]
   50068:	addeq	r9, r9, #1
   5006c:	streq	r2, [r4, #24]
   50070:	streq	r3, [r4, #16]
   50074:	ldr	r6, [r4]
   50078:	ldr	r3, [r4, #36]	; 0x24
   5007c:	cmp	r3, r6
   50080:	ldr	r3, [r4, #32]
   50084:	strgt	r6, [r4, #36]	; 0x24
   50088:	cmp	r6, r3
   5008c:	ldr	r3, [r4, #24]
   50090:	strlt	r6, [r4, #32]
   50094:	cmp	r3, #1
   50098:	beq	5018c <__printf_chk@plt+0x3eacc>
   5009c:	cmp	r7, r6
   500a0:	beq	50174 <__printf_chk@plt+0x3eab4>
   500a4:	ldr	r8, [sp, #8]
   500a8:	ldr	r1, [pc, #2528]	; 50a90 <__printf_chk@plt+0x3f3d0>
   500ac:	ldr	r5, [r8, r6, lsl #2]
   500b0:	mov	r0, r5
   500b4:	bl	115f4 <strcmp@plt>
   500b8:	cmp	r0, #0
   500bc:	bne	500fc <__printf_chk@plt+0x3ea3c>
   500c0:	ldr	r3, [r4, #32]
   500c4:	ldr	r2, [r4, #36]	; 0x24
   500c8:	add	r6, r6, #1
   500cc:	cmp	r3, r2
   500d0:	str	r6, [r4]
   500d4:	beq	505e0 <__printf_chk@plt+0x3ef20>
   500d8:	cmp	r6, r2
   500dc:	beq	500f0 <__printf_chk@plt+0x3ea30>
   500e0:	mov	r0, r8
   500e4:	mov	r1, r4
   500e8:	bl	4fe28 <__printf_chk@plt+0x3e768>
   500ec:	ldr	r3, [r4, #32]
   500f0:	str	r7, [r4, #36]	; 0x24
   500f4:	str	r7, [r4]
   500f8:	b	5017c <__printf_chk@plt+0x3eabc>
   500fc:	ldrb	r3, [r5]
   50100:	cmp	r3, #45	; 0x2d
   50104:	beq	50200 <__printf_chk@plt+0x3eb40>
   50108:	ldr	r3, [r4, #24]
   5010c:	cmp	r3, #0
   50110:	beq	50184 <__printf_chk@plt+0x3eac4>
   50114:	add	r6, r6, #1
   50118:	mov	r3, #1
   5011c:	mov	r0, r3
   50120:	str	r6, [r4]
   50124:	str	r5, [r4, #12]
   50128:	add	sp, sp, #60	; 0x3c
   5012c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50130:	ldr	r0, [pc, #2396]	; 50a94 <__printf_chk@plt+0x3f3d4>
   50134:	bl	11684 <getenv@plt>
   50138:	cmp	r0, #0
   5013c:	beq	50388 <__printf_chk@plt+0x3ecc8>
   50140:	mov	r3, #1
   50144:	str	r3, [r4, #28]
   50148:	ldrb	r3, [r9]
   5014c:	ldr	r5, [r4, #20]
   50150:	cmp	r3, #45	; 0x2d
   50154:	beq	503f4 <__printf_chk@plt+0x3ed34>
   50158:	cmp	r3, #43	; 0x2b
   5015c:	ldrne	r3, [sp, #104]	; 0x68
   50160:	strne	r3, [r4, #24]
   50164:	beq	503b0 <__printf_chk@plt+0x3ecf0>
   50168:	mov	r3, #1
   5016c:	str	r3, [r4, #16]
   50170:	b	4ff48 <__printf_chk@plt+0x3e888>
   50174:	ldr	r7, [r4, #36]	; 0x24
   50178:	ldr	r3, [r4, #32]
   5017c:	cmp	r7, r3
   50180:	strne	r3, [r4]
   50184:	mvn	r3, #0
   50188:	b	50014 <__printf_chk@plt+0x3e954>
   5018c:	ldrd	r2, [r4, #32]
   50190:	cmp	r2, r3
   50194:	beq	50378 <__printf_chk@plt+0x3ecb8>
   50198:	cmp	r6, r3
   5019c:	beq	501b0 <__printf_chk@plt+0x3eaf0>
   501a0:	mov	r1, r4
   501a4:	ldr	r0, [sp, #8]
   501a8:	bl	4fe28 <__printf_chk@plt+0x3e768>
   501ac:	ldr	r3, [r4]
   501b0:	cmp	r7, r3
   501b4:	ble	50530 <__printf_chk@plt+0x3ee70>
   501b8:	sub	r1, r3, #-1073741823	; 0xc0000001
   501bc:	ldr	r2, [sp, #8]
   501c0:	add	r1, r2, r1, lsl #2
   501c4:	b	501d8 <__printf_chk@plt+0x3eb18>
   501c8:	add	r3, r3, #1
   501cc:	cmp	r3, r7
   501d0:	str	r3, [r4]
   501d4:	beq	50530 <__printf_chk@plt+0x3ee70>
   501d8:	ldr	r2, [r1, #4]!
   501dc:	ldrb	r0, [r2]
   501e0:	cmp	r0, #45	; 0x2d
   501e4:	bne	501c8 <__printf_chk@plt+0x3eb08>
   501e8:	ldrb	r2, [r2, #1]
   501ec:	cmp	r2, #0
   501f0:	beq	501c8 <__printf_chk@plt+0x3eb08>
   501f4:	ldr	r6, [r4]
   501f8:	str	r3, [r4, #36]	; 0x24
   501fc:	b	5009c <__printf_chk@plt+0x3e9dc>
   50200:	ldrb	r3, [r5, #1]
   50204:	cmp	r3, #0
   50208:	beq	50108 <__printf_chk@plt+0x3ea48>
   5020c:	sub	r0, r3, #45	; 0x2d
   50210:	ldr	r3, [sp, #12]
   50214:	clz	r0, r0
   50218:	cmp	r3, #0
   5021c:	lsr	r0, r0, #5
   50220:	moveq	r0, #0
   50224:	add	r0, r0, #1
   50228:	add	r5, r5, r0
   5022c:	str	r5, [r4, #20]
   50230:	b	4ff5c <__printf_chk@plt+0x3e89c>
   50234:	cmp	r2, #59	; 0x3b
   50238:	bne	5000c <__printf_chk@plt+0x3e94c>
   5023c:	ldrb	r2, [r5, #1]
   50240:	ldr	r3, [r4]
   50244:	cmp	r2, #0
   50248:	beq	50754 <__printf_chk@plt+0x3f094>
   5024c:	add	r3, r3, #1
   50250:	str	r3, [r4]
   50254:	str	r6, [r4, #12]
   50258:	str	r6, [r4, #20]
   5025c:	ldrb	r5, [r6]
   50260:	cmp	r5, #0
   50264:	cmpne	r5, #61	; 0x3d
   50268:	beq	50950 <__printf_chk@plt+0x3f290>
   5026c:	mov	r3, r6
   50270:	ldrb	r5, [r3, #1]!
   50274:	cmp	r5, #0
   50278:	cmpne	r5, #61	; 0x3d
   5027c:	bne	50270 <__printf_chk@plt+0x3ebb0>
   50280:	str	r3, [sp, #20]
   50284:	ldr	sl, [sp, #12]
   50288:	ldr	r3, [sl]
   5028c:	cmp	r3, #0
   50290:	beq	50978 <__printf_chk@plt+0x3f2b8>
   50294:	ldr	r2, [sp, #20]
   50298:	mov	r8, #0
   5029c:	str	r5, [sp, #24]
   502a0:	str	r7, [sp, #28]
   502a4:	str	r4, [sp, #108]	; 0x6c
   502a8:	sub	fp, r2, r6
   502ac:	mov	r5, r8
   502b0:	mov	r7, r8
   502b4:	mov	r4, r3
   502b8:	str	r8, [sp, #12]
   502bc:	mov	r2, fp
   502c0:	mov	r1, r6
   502c4:	mov	r0, r4
   502c8:	bl	11384 <strncmp@plt>
   502cc:	cmp	r0, #0
   502d0:	mov	r0, r4
   502d4:	bne	502f4 <__printf_chk@plt+0x3ec34>
   502d8:	bl	115a0 <strlen@plt>
   502dc:	cmp	r0, fp
   502e0:	beq	5089c <__printf_chk@plt+0x3f1dc>
   502e4:	cmp	r5, #0
   502e8:	moveq	r5, sl
   502ec:	movne	r7, #1
   502f0:	streq	r8, [sp, #12]
   502f4:	ldr	r4, [sl, #16]!
   502f8:	add	r8, r8, #1
   502fc:	cmp	r4, #0
   50300:	bne	502bc <__printf_chk@plt+0x3ebfc>
   50304:	mov	r3, r7
   50308:	cmp	r3, #0
   5030c:	mov	r8, r5
   50310:	ldr	r7, [sp, #28]
   50314:	ldr	r5, [sp, #24]
   50318:	ldr	r4, [sp, #108]	; 0x6c
   5031c:	bne	508ec <__printf_chk@plt+0x3f22c>
   50320:	cmp	r8, #0
   50324:	beq	50978 <__printf_chk@plt+0x3f2b8>
   50328:	cmp	r5, #0
   5032c:	ldr	r3, [r8, #4]
   50330:	beq	5084c <__printf_chk@plt+0x3f18c>
   50334:	cmp	r3, #0
   50338:	beq	50998 <__printf_chk@plt+0x3f2d8>
   5033c:	ldr	r3, [sp, #20]
   50340:	add	r3, r3, #1
   50344:	str	r3, [r4, #12]
   50348:	mov	r0, r6
   5034c:	bl	115a0 <strlen@plt>
   50350:	ldr	r3, [sp, #96]	; 0x60
   50354:	cmp	r3, #0
   50358:	ldrne	r2, [sp, #12]
   5035c:	add	r0, r6, r0
   50360:	str	r0, [r4, #20]
   50364:	strne	r2, [r3]
   50368:	ldrd	r2, [r8, #8]
   5036c:	cmp	r2, #0
   50370:	bne	505d4 <__printf_chk@plt+0x3ef14>
   50374:	b	50014 <__printf_chk@plt+0x3e954>
   50378:	cmp	r6, r3
   5037c:	strne	r6, [r4, #32]
   50380:	movne	r3, r6
   50384:	b	501b0 <__printf_chk@plt+0x3eaf0>
   50388:	ldr	r3, [sp, #104]	; 0x68
   5038c:	ldr	r5, [r4, #20]
   50390:	str	r3, [r4, #28]
   50394:	ldrb	r3, [r9]
   50398:	cmp	r3, #45	; 0x2d
   5039c:	beq	503f4 <__printf_chk@plt+0x3ed34>
   503a0:	cmp	r3, #43	; 0x2b
   503a4:	movne	r3, #1
   503a8:	strne	r3, [r4, #24]
   503ac:	bne	50168 <__printf_chk@plt+0x3eaa8>
   503b0:	mov	r3, #0
   503b4:	add	r9, r9, #1
   503b8:	str	r3, [r4, #24]
   503bc:	b	50168 <__printf_chk@plt+0x3eaa8>
   503c0:	ldrb	r1, [r0, #2]
   503c4:	ldrb	r2, [r5, #1]
   503c8:	cmp	r1, #58	; 0x3a
   503cc:	beq	506b4 <__printf_chk@plt+0x3eff4>
   503d0:	cmp	r2, #0
   503d4:	ldr	r2, [r4]
   503d8:	beq	50708 <__printf_chk@plt+0x3f048>
   503dc:	add	r2, r2, #1
   503e0:	str	r2, [r4]
   503e4:	str	r6, [r4, #12]
   503e8:	mov	r2, #0
   503ec:	str	r2, [r4, #20]
   503f0:	b	50014 <__printf_chk@plt+0x3e954>
   503f4:	mov	r3, #2
   503f8:	add	r9, r9, #1
   503fc:	str	r3, [r4, #24]
   50400:	b	50168 <__printf_chk@plt+0x3eaa8>
   50404:	ldrb	r3, [r5]
   50408:	mov	fp, r5
   5040c:	cmp	r3, #0
   50410:	cmpne	r3, #61	; 0x3d
   50414:	str	r3, [sp, #52]	; 0x34
   50418:	beq	5042c <__printf_chk@plt+0x3ed6c>
   5041c:	ldrb	r3, [fp, #1]!
   50420:	cmp	r3, #0
   50424:	cmpne	r3, #61	; 0x3d
   50428:	bne	5041c <__printf_chk@plt+0x3ed5c>
   5042c:	ldr	r3, [sp, #12]
   50430:	ldr	r6, [r3]
   50434:	cmp	r6, #0
   50438:	beq	50600 <__printf_chk@plt+0x3ef40>
   5043c:	mov	sl, r3
   50440:	mov	r8, #0
   50444:	sub	r2, fp, r5
   50448:	mvn	r3, #0
   5044c:	str	r7, [sp, #40]	; 0x28
   50450:	str	r9, [sp, #44]	; 0x2c
   50454:	str	r4, [sp, #108]	; 0x6c
   50458:	mov	r9, sl
   5045c:	str	r3, [sp, #24]
   50460:	str	fp, [sp, #36]	; 0x24
   50464:	mov	r7, r2
   50468:	mov	sl, r8
   5046c:	mov	r4, r8
   50470:	b	504a4 <__printf_chk@plt+0x3ede4>
   50474:	ldr	r3, [sp, #100]	; 0x64
   50478:	cmp	r3, #0
   5047c:	bne	50490 <__printf_chk@plt+0x3edd0>
   50480:	ldr	r1, [sl, #4]
   50484:	ldr	r2, [r9, #4]
   50488:	cmp	r1, r2
   5048c:	beq	50538 <__printf_chk@plt+0x3ee78>
   50490:	mov	r4, #1
   50494:	ldr	r6, [r9, #16]!
   50498:	add	r8, r8, #1
   5049c:	cmp	r6, #0
   504a0:	beq	504ec <__printf_chk@plt+0x3ee2c>
   504a4:	mov	r2, r7
   504a8:	mov	r1, r5
   504ac:	mov	r0, r6
   504b0:	bl	11384 <strncmp@plt>
   504b4:	cmp	r0, #0
   504b8:	bne	50494 <__printf_chk@plt+0x3edd4>
   504bc:	mov	r0, r6
   504c0:	bl	115a0 <strlen@plt>
   504c4:	cmp	r0, r7
   504c8:	beq	50574 <__printf_chk@plt+0x3eeb4>
   504cc:	cmp	sl, #0
   504d0:	bne	50474 <__printf_chk@plt+0x3edb4>
   504d4:	mov	sl, r9
   504d8:	ldr	r6, [r9, #16]!
   504dc:	str	r8, [sp, #24]
   504e0:	cmp	r6, #0
   504e4:	add	r8, r8, #1
   504e8:	bne	504a4 <__printf_chk@plt+0x3ede4>
   504ec:	mov	r3, r4
   504f0:	cmp	r3, #0
   504f4:	ldr	fp, [sp, #36]	; 0x24
   504f8:	ldr	r7, [sp, #40]	; 0x28
   504fc:	ldr	r9, [sp, #44]	; 0x2c
   50500:	ldr	r4, [sp, #108]	; 0x6c
   50504:	bne	506d0 <__printf_chk@plt+0x3f010>
   50508:	cmp	sl, #0
   5050c:	beq	50600 <__printf_chk@plt+0x3ef40>
   50510:	ldr	r8, [sp, #24]
   50514:	mov	r6, sl
   50518:	b	50588 <__printf_chk@plt+0x3eec8>
   5051c:	mov	r2, #2
   50520:	add	r9, r9, #1
   50524:	str	r3, [r4, #16]
   50528:	str	r2, [r4, #24]
   5052c:	b	50074 <__printf_chk@plt+0x3e9b4>
   50530:	mov	r6, r3
   50534:	b	501f8 <__printf_chk@plt+0x3eb38>
   50538:	ldr	r1, [sl, #8]
   5053c:	ldr	r2, [r9, #8]
   50540:	cmp	r1, r2
   50544:	bne	50490 <__printf_chk@plt+0x3edd0>
   50548:	ldr	r1, [sl, #12]
   5054c:	ldr	r2, [r9, #12]
   50550:	cmp	r1, r2
   50554:	movne	r4, #1
   50558:	b	50494 <__printf_chk@plt+0x3edd4>
   5055c:	ldr	r3, [sp, #16]
   50560:	cmp	r3, #0
   50564:	bne	50688 <__printf_chk@plt+0x3efc8>
   50568:	str	r8, [r4, #8]
   5056c:	mov	r3, #63	; 0x3f
   50570:	b	50014 <__printf_chk@plt+0x3e954>
   50574:	mov	r6, r9
   50578:	ldr	fp, [sp, #36]	; 0x24
   5057c:	ldr	r7, [sp, #40]	; 0x28
   50580:	ldr	r9, [sp, #44]	; 0x2c
   50584:	ldr	r4, [sp, #108]	; 0x6c
   50588:	ldr	r3, [sp, #20]
   5058c:	ldr	r2, [r6, #4]
   50590:	add	r3, r3, #1
   50594:	str	r3, [r4]
   50598:	ldrb	r1, [fp]
   5059c:	cmp	r1, #0
   505a0:	bne	505ec <__printf_chk@plt+0x3ef2c>
   505a4:	cmp	r2, #1
   505a8:	beq	50728 <__printf_chk@plt+0x3f068>
   505ac:	mov	r0, r5
   505b0:	bl	115a0 <strlen@plt>
   505b4:	ldr	r3, [sp, #96]	; 0x60
   505b8:	cmp	r3, #0
   505bc:	add	r0, r5, r0
   505c0:	str	r0, [r4, #20]
   505c4:	strne	r8, [r3]
   505c8:	ldrd	r2, [r6, #8]
   505cc:	cmp	r2, #0
   505d0:	beq	50014 <__printf_chk@plt+0x3e954>
   505d4:	str	r3, [r2]
   505d8:	mov	r3, #0
   505dc:	b	50014 <__printf_chk@plt+0x3e954>
   505e0:	mov	r3, r6
   505e4:	str	r6, [r4, #32]
   505e8:	b	500f0 <__printf_chk@plt+0x3ea30>
   505ec:	cmp	r2, #0
   505f0:	beq	507a0 <__printf_chk@plt+0x3f0e0>
   505f4:	add	r3, fp, #1
   505f8:	str	r3, [r4, #12]
   505fc:	b	505ac <__printf_chk@plt+0x3eeec>
   50600:	ldr	r3, [sp, #100]	; 0x64
   50604:	cmp	r3, #0
   50608:	beq	5080c <__printf_chk@plt+0x3f14c>
   5060c:	ldr	r3, [sp, #28]
   50610:	cmp	r3, #45	; 0x2d
   50614:	beq	5091c <__printf_chk@plt+0x3f25c>
   50618:	ldr	r1, [sp, #52]	; 0x34
   5061c:	mov	r0, r9
   50620:	bl	116b4 <strchr@plt>
   50624:	cmp	r0, #0
   50628:	bne	4ffc0 <__printf_chk@plt+0x3e900>
   5062c:	ldr	r3, [sp, #16]
   50630:	cmp	r3, #0
   50634:	beq	50664 <__printf_chk@plt+0x3efa4>
   50638:	ldr	r3, [sp, #32]
   5063c:	ldr	r1, [pc, #1108]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50640:	ldr	r2, [sp, #8]
   50644:	ldrb	r3, [r3]
   50648:	str	r5, [sp]
   5064c:	ldr	r0, [r1]
   50650:	ldr	r2, [r2]
   50654:	ldr	r1, [pc, #1088]	; 50a9c <__printf_chk@plt+0x3f3dc>
   50658:	bl	53714 <_ZdlPv@@Base+0x23b8>
   5065c:	ldr	r3, [r4]
   50660:	str	r3, [sp, #20]
   50664:	ldr	r3, [sp, #20]
   50668:	ldr	r2, [pc, #1072]	; 50aa0 <__printf_chk@plt+0x3f3e0>
   5066c:	add	r1, r3, #1
   50670:	mov	r3, #0
   50674:	str	r3, [r4, #8]
   50678:	str	r1, [r4]
   5067c:	str	r2, [r4, #20]
   50680:	mov	r3, #63	; 0x3f
   50684:	b	50014 <__printf_chk@plt+0x3e954>
   50688:	ldr	r1, [r4, #28]
   5068c:	ldr	r3, [pc, #1028]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50690:	ldr	r2, [sp, #8]
   50694:	cmp	r1, #0
   50698:	ldr	r0, [r3]
   5069c:	ldr	r2, [r2]
   506a0:	mov	r3, r8
   506a4:	ldrne	r1, [pc, #1016]	; 50aa4 <__printf_chk@plt+0x3f3e4>
   506a8:	ldreq	r1, [pc, #1016]	; 50aa8 <__printf_chk@plt+0x3f3e8>
   506ac:	bl	53714 <_ZdlPv@@Base+0x23b8>
   506b0:	b	50568 <__printf_chk@plt+0x3eea8>
   506b4:	cmp	r2, #0
   506b8:	strne	r6, [r4, #12]
   506bc:	ldrne	r2, [r4]
   506c0:	streq	r2, [r4, #12]
   506c4:	addne	r2, r2, #1
   506c8:	strne	r2, [r4]
   506cc:	b	503e8 <__printf_chk@plt+0x3ed28>
   506d0:	ldr	r3, [sp, #16]
   506d4:	cmp	r3, #0
   506d8:	bne	50774 <__printf_chk@plt+0x3f0b4>
   506dc:	mov	r0, r5
   506e0:	bl	115a0 <strlen@plt>
   506e4:	ldr	r3, [sp, #20]
   506e8:	add	r2, r3, #1
   506ec:	mov	r3, #0
   506f0:	str	r3, [r4, #8]
   506f4:	str	r2, [r4]
   506f8:	mov	r3, #63	; 0x3f
   506fc:	add	r0, r5, r0
   50700:	str	r0, [r4, #20]
   50704:	b	50014 <__printf_chk@plt+0x3e954>
   50708:	cmp	r7, r2
   5070c:	beq	50878 <__printf_chk@plt+0x3f1b8>
   50710:	ldr	r1, [sp, #8]
   50714:	ldr	r1, [r1, r2, lsl #2]
   50718:	add	r2, r2, #1
   5071c:	str	r1, [r4, #12]
   50720:	str	r2, [r4]
   50724:	b	503e8 <__printf_chk@plt+0x3ed28>
   50728:	cmp	r3, r7
   5072c:	bge	508b4 <__printf_chk@plt+0x3f1f4>
   50730:	ldr	r2, [sp, #48]	; 0x30
   50734:	ldr	r3, [sp, #8]
   50738:	add	r3, r3, r2
   5073c:	ldr	r2, [sp, #20]
   50740:	ldr	r3, [r3, #4]
   50744:	add	r2, r2, #2
   50748:	str	r2, [r4]
   5074c:	str	r3, [r4, #12]
   50750:	b	505ac <__printf_chk@plt+0x3eeec>
   50754:	cmp	r7, r3
   50758:	beq	5092c <__printf_chk@plt+0x3f26c>
   5075c:	ldr	r2, [sp, #8]
   50760:	ldr	r6, [r2, r3, lsl #2]
   50764:	add	r3, r3, #1
   50768:	str	r6, [r4, #12]
   5076c:	str	r3, [r4]
   50770:	b	50258 <__printf_chk@plt+0x3eb98>
   50774:	ldr	r1, [pc, #796]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50778:	ldr	r2, [sp, #8]
   5077c:	ldr	r3, [sp, #32]
   50780:	ldr	r0, [r1]
   50784:	ldr	r2, [r2]
   50788:	ldr	r1, [pc, #796]	; 50aac <__printf_chk@plt+0x3f3ec>
   5078c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50790:	ldr	r3, [r4]
   50794:	ldr	r5, [r4, #20]
   50798:	str	r3, [sp, #20]
   5079c:	b	506dc <__printf_chk@plt+0x3f01c>
   507a0:	ldr	r3, [sp, #16]
   507a4:	cmp	r3, #0
   507a8:	beq	507ec <__printf_chk@plt+0x3f12c>
   507ac:	ldr	r2, [sp, #8]
   507b0:	ldr	r3, [sp, #20]
   507b4:	ldr	r1, [r2, r3, lsl #2]
   507b8:	ldr	r3, [pc, #728]	; 50a98 <__printf_chk@plt+0x3f3d8>
   507bc:	ldr	r2, [r2]
   507c0:	ldrb	ip, [r1, #1]
   507c4:	ldr	r0, [r3]
   507c8:	ldr	r3, [r6]
   507cc:	cmp	ip, #45	; 0x2d
   507d0:	beq	50988 <__printf_chk@plt+0x3f2c8>
   507d4:	ldrb	r1, [r1]
   507d8:	str	r3, [sp]
   507dc:	mov	r3, r1
   507e0:	ldr	r1, [pc, #712]	; 50ab0 <__printf_chk@plt+0x3f3f0>
   507e4:	bl	53714 <_ZdlPv@@Base+0x23b8>
   507e8:	ldr	r5, [r4, #20]
   507ec:	mov	r0, r5
   507f0:	bl	115a0 <strlen@plt>
   507f4:	ldr	r2, [r6, #12]
   507f8:	mov	r3, #63	; 0x3f
   507fc:	str	r2, [r4, #8]
   50800:	add	r0, r5, r0
   50804:	str	r0, [r4, #20]
   50808:	b	50014 <__printf_chk@plt+0x3e954>
   5080c:	ldr	r3, [sp, #16]
   50810:	cmp	r3, #0
   50814:	beq	50664 <__printf_chk@plt+0x3efa4>
   50818:	ldr	r3, [sp, #28]
   5081c:	cmp	r3, #45	; 0x2d
   50820:	bne	50638 <__printf_chk@plt+0x3ef78>
   50824:	ldr	r1, [pc, #620]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50828:	ldr	r2, [sp, #8]
   5082c:	mov	r3, r5
   50830:	ldr	r0, [r1]
   50834:	ldr	r2, [r2]
   50838:	ldr	r1, [pc, #628]	; 50ab4 <__printf_chk@plt+0x3f3f4>
   5083c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50840:	ldr	r3, [r4]
   50844:	str	r3, [sp, #20]
   50848:	b	50664 <__printf_chk@plt+0x3efa4>
   5084c:	cmp	r3, #1
   50850:	bne	50348 <__printf_chk@plt+0x3ec88>
   50854:	ldr	r3, [r4]
   50858:	cmp	r3, r7
   5085c:	bge	50a0c <__printf_chk@plt+0x3f34c>
   50860:	ldr	r2, [sp, #8]
   50864:	ldr	r2, [r2, r3, lsl #2]
   50868:	add	r3, r3, #1
   5086c:	str	r2, [r4, #12]
   50870:	str	r3, [r4]
   50874:	b	50348 <__printf_chk@plt+0x3ec88>
   50878:	ldr	r3, [sp, #16]
   5087c:	cmp	r3, #0
   50880:	bne	50958 <__printf_chk@plt+0x3f298>
   50884:	str	r8, [r4, #8]
   50888:	ldrb	r3, [r9]
   5088c:	cmp	r3, #58	; 0x3a
   50890:	moveq	r3, #58	; 0x3a
   50894:	movne	r3, #63	; 0x3f
   50898:	b	503e8 <__printf_chk@plt+0x3ed28>
   5089c:	str	r8, [sp, #12]
   508a0:	ldr	r5, [sp, #24]
   508a4:	ldr	r7, [sp, #28]
   508a8:	ldr	r4, [sp, #108]	; 0x6c
   508ac:	mov	r8, sl
   508b0:	b	50328 <__printf_chk@plt+0x3ec68>
   508b4:	ldr	r3, [sp, #16]
   508b8:	cmp	r3, #0
   508bc:	bne	509bc <__printf_chk@plt+0x3f2fc>
   508c0:	mov	r0, r5
   508c4:	bl	115a0 <strlen@plt>
   508c8:	ldr	r3, [r6, #12]
   508cc:	str	r3, [r4, #8]
   508d0:	add	r0, r5, r0
   508d4:	str	r0, [r4, #20]
   508d8:	ldrb	r3, [r9]
   508dc:	cmp	r3, #58	; 0x3a
   508e0:	moveq	r3, #58	; 0x3a
   508e4:	bne	5056c <__printf_chk@plt+0x3eeac>
   508e8:	b	50014 <__printf_chk@plt+0x3e954>
   508ec:	ldr	r3, [sp, #16]
   508f0:	ldr	r5, [r4]
   508f4:	cmp	r3, #0
   508f8:	bne	509e4 <__printf_chk@plt+0x3f324>
   508fc:	mov	r0, r6
   50900:	bl	115a0 <strlen@plt>
   50904:	add	r5, r5, #1
   50908:	str	r5, [r4]
   5090c:	mov	r3, #63	; 0x3f
   50910:	add	r0, r6, r0
   50914:	str	r0, [r4, #20]
   50918:	b	50014 <__printf_chk@plt+0x3e954>
   5091c:	ldr	r3, [sp, #16]
   50920:	cmp	r3, #0
   50924:	bne	50824 <__printf_chk@plt+0x3f164>
   50928:	b	50664 <__printf_chk@plt+0x3efa4>
   5092c:	ldr	r3, [sp, #16]
   50930:	cmp	r3, #0
   50934:	bne	50a28 <__printf_chk@plt+0x3f368>
   50938:	str	r8, [r4, #8]
   5093c:	ldrb	r3, [r9]
   50940:	cmp	r3, #58	; 0x3a
   50944:	moveq	r3, #58	; 0x3a
   50948:	movne	r3, #63	; 0x3f
   5094c:	b	50014 <__printf_chk@plt+0x3e954>
   50950:	str	r6, [sp, #20]
   50954:	b	50284 <__printf_chk@plt+0x3ebc4>
   50958:	ldr	r3, [sp, #8]
   5095c:	ldr	r1, [pc, #308]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50960:	ldr	r2, [r3]
   50964:	ldr	r0, [r1]
   50968:	mov	r3, r8
   5096c:	ldr	r1, [pc, #324]	; 50ab8 <__printf_chk@plt+0x3f3f8>
   50970:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50974:	b	50884 <__printf_chk@plt+0x3f1c4>
   50978:	mov	r3, #0
   5097c:	str	r3, [r4, #20]
   50980:	mov	r3, #87	; 0x57
   50984:	b	50014 <__printf_chk@plt+0x3e954>
   50988:	ldr	r1, [pc, #300]	; 50abc <__printf_chk@plt+0x3f3fc>
   5098c:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50990:	ldr	r5, [r4, #20]
   50994:	b	507ec <__printf_chk@plt+0x3f12c>
   50998:	ldr	r3, [sp, #16]
   5099c:	cmp	r3, #0
   509a0:	bne	50a48 <__printf_chk@plt+0x3f388>
   509a4:	mov	r0, r6
   509a8:	bl	115a0 <strlen@plt>
   509ac:	mov	r3, #63	; 0x3f
   509b0:	add	r0, r6, r0
   509b4:	str	r0, [r4, #20]
   509b8:	b	50014 <__printf_chk@plt+0x3e954>
   509bc:	ldr	r2, [sp, #8]
   509c0:	ldr	r0, [sp, #20]
   509c4:	ldr	r1, [pc, #204]	; 50a98 <__printf_chk@plt+0x3f3d8>
   509c8:	ldr	r3, [r2, r0, lsl #2]
   509cc:	ldr	r0, [r1]
   509d0:	ldr	r2, [r2]
   509d4:	ldr	r1, [pc, #228]	; 50ac0 <__printf_chk@plt+0x3f400>
   509d8:	bl	53714 <_ZdlPv@@Base+0x23b8>
   509dc:	ldr	r5, [r4, #20]
   509e0:	b	508c0 <__printf_chk@plt+0x3f200>
   509e4:	ldr	r2, [sp, #8]
   509e8:	ldr	r1, [pc, #168]	; 50a98 <__printf_chk@plt+0x3f3d8>
   509ec:	ldr	r3, [r2, r5, lsl #2]
   509f0:	ldr	r0, [r1]
   509f4:	ldr	r2, [r2]
   509f8:	ldr	r1, [pc, #196]	; 50ac4 <__printf_chk@plt+0x3f404>
   509fc:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50a00:	ldr	r6, [r4, #20]
   50a04:	ldr	r5, [r4]
   50a08:	b	508fc <__printf_chk@plt+0x3f23c>
   50a0c:	ldr	r2, [sp, #16]
   50a10:	cmp	r2, #0
   50a14:	bne	50a6c <__printf_chk@plt+0x3f3ac>
   50a18:	ldr	r5, [r4, #20]
   50a1c:	mov	r0, r5
   50a20:	bl	115a0 <strlen@plt>
   50a24:	b	508d0 <__printf_chk@plt+0x3f210>
   50a28:	ldr	r3, [sp, #8]
   50a2c:	ldr	r1, [pc, #100]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50a30:	ldr	r2, [r3]
   50a34:	ldr	r0, [r1]
   50a38:	mov	r3, r8
   50a3c:	ldr	r1, [pc, #116]	; 50ab8 <__printf_chk@plt+0x3f3f8>
   50a40:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50a44:	b	50938 <__printf_chk@plt+0x3f278>
   50a48:	ldr	r1, [pc, #72]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50a4c:	ldr	r2, [sp, #8]
   50a50:	ldr	r3, [r8]
   50a54:	ldr	r0, [r1]
   50a58:	ldr	r2, [r2]
   50a5c:	ldr	r1, [pc, #100]	; 50ac8 <__printf_chk@plt+0x3f408>
   50a60:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50a64:	ldr	r6, [r4, #20]
   50a68:	b	509a4 <__printf_chk@plt+0x3f2e4>
   50a6c:	ldr	r0, [sp, #8]
   50a70:	ldr	r1, [pc, #32]	; 50a98 <__printf_chk@plt+0x3f3d8>
   50a74:	sub	r3, r3, #-1073741823	; 0xc0000001
   50a78:	ldr	r2, [r0]
   50a7c:	ldr	r3, [r0, r3, lsl #2]
   50a80:	ldr	r0, [r1]
   50a84:	ldr	r1, [pc, #52]	; 50ac0 <__printf_chk@plt+0x3f400>
   50a88:	bl	53714 <_ZdlPv@@Base+0x23b8>
   50a8c:	b	50a18 <__printf_chk@plt+0x3f358>
   50a90:	andeq	ip, r5, r8, lsl #19
   50a94:	andeq	ip, r5, r8, ror sp
   50a98:	andeq	r2, r8, r8, lsr #23
   50a9c:	andeq	ip, r5, r0, asr lr
   50aa0:	andeq	r8, r5, r4, asr #14
   50aa4:	andeq	ip, r5, r0, ror lr
   50aa8:	andeq	ip, r5, ip, lsl #29
   50aac:	andeq	ip, r5, r8, lsl #27
   50ab0:	ldrdeq	ip, [r5], -r8
   50ab4:	andeq	ip, r5, r0, lsr lr
   50ab8:	andeq	ip, r5, r8, lsr #29
   50abc:	andeq	ip, r5, r8, lsr #27
   50ac0:	andeq	ip, r5, r8, lsl #28
   50ac4:	ldrdeq	ip, [r5], -r0
   50ac8:	strdeq	ip, [r5], -r4
   50acc:	push	{r4, r5, r6, lr}
   50ad0:	sub	sp, sp, #16
   50ad4:	ldr	r5, [pc, #80]	; 50b2c <__printf_chk@plt+0x3f46c>
   50ad8:	ldr	ip, [sp, #32]
   50adc:	ldr	r6, [sp, #36]	; 0x24
   50ae0:	str	ip, [sp]
   50ae4:	ldr	ip, [sp, #40]	; 0x28
   50ae8:	ldr	r4, [pc, #64]	; 50b30 <__printf_chk@plt+0x3f470>
   50aec:	ldr	lr, [r5]
   50af0:	stmib	sp, {r6, ip}
   50af4:	ldr	ip, [r5, #4]
   50af8:	str	r4, [sp, #12]
   50afc:	str	ip, [r4, #4]
   50b00:	str	lr, [r4]
   50b04:	bl	4feec <__printf_chk@plt+0x3e82c>
   50b08:	ldr	r3, [pc, #36]	; 50b34 <__printf_chk@plt+0x3f474>
   50b0c:	ldr	ip, [r4]
   50b10:	ldr	r1, [r4, #8]
   50b14:	ldr	r2, [r4, #12]
   50b18:	str	ip, [r5]
   50b1c:	str	r1, [r5, #8]
   50b20:	str	r2, [r3]
   50b24:	add	sp, sp, #16
   50b28:	pop	{r4, r5, r6, pc}
   50b2c:	andeq	sp, r7, r8, lsl #1
   50b30:	andeq	r6, r8, r8, lsl #16
   50b34:	ldrdeq	r6, [r8], -r0
   50b38:	push	{lr}		; (str lr, [sp, #-4]!)
   50b3c:	mov	r3, #0
   50b40:	sub	sp, sp, #20
   50b44:	mov	ip, #1
   50b48:	str	r3, [sp]
   50b4c:	stmib	sp, {r3, ip}
   50b50:	bl	50acc <__printf_chk@plt+0x3f40c>
   50b54:	add	sp, sp, #20
   50b58:	pop	{pc}		; (ldr pc, [sp], #4)
   50b5c:	push	{lr}		; (str lr, [sp, #-4]!)
   50b60:	sub	sp, sp, #20
   50b64:	mov	ip, #0
   50b68:	ldr	lr, [sp, #24]
   50b6c:	str	ip, [sp, #8]
   50b70:	str	lr, [sp]
   50b74:	str	ip, [sp, #4]
   50b78:	bl	50acc <__printf_chk@plt+0x3f40c>
   50b7c:	add	sp, sp, #20
   50b80:	pop	{pc}		; (ldr pc, [sp], #4)
   50b84:	push	{lr}		; (str lr, [sp, #-4]!)
   50b88:	sub	sp, sp, #20
   50b8c:	ldr	ip, [sp, #24]
   50b90:	ldr	lr, [sp, #28]
   50b94:	str	ip, [sp]
   50b98:	mov	ip, #0
   50b9c:	str	lr, [sp, #12]
   50ba0:	str	ip, [sp, #8]
   50ba4:	str	ip, [sp, #4]
   50ba8:	bl	4feec <__printf_chk@plt+0x3e82c>
   50bac:	add	sp, sp, #20
   50bb0:	pop	{pc}		; (ldr pc, [sp], #4)
   50bb4:	push	{lr}		; (str lr, [sp, #-4]!)
   50bb8:	sub	sp, sp, #20
   50bbc:	mov	lr, #0
   50bc0:	ldr	ip, [sp, #24]
   50bc4:	str	ip, [sp]
   50bc8:	mov	ip, #1
   50bcc:	stmib	sp, {ip, lr}
   50bd0:	bl	50acc <__printf_chk@plt+0x3f40c>
   50bd4:	add	sp, sp, #20
   50bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   50bdc:	push	{lr}		; (str lr, [sp, #-4]!)
   50be0:	sub	sp, sp, #20
   50be4:	ldr	lr, [sp, #24]
   50be8:	ldr	ip, [sp, #28]
   50bec:	str	lr, [sp]
   50bf0:	str	ip, [sp, #12]
   50bf4:	mov	lr, #0
   50bf8:	mov	ip, #1
   50bfc:	stmib	sp, {ip, lr}
   50c00:	bl	4feec <__printf_chk@plt+0x3e82c>
   50c04:	add	sp, sp, #20
   50c08:	pop	{pc}		; (ldr pc, [sp], #4)
   50c0c:	ldr	r3, [r0, #4]
   50c10:	push	{r4, r5, r6, lr}
   50c14:	cmp	r3, #0
   50c18:	mov	r5, r0
   50c1c:	beq	50c40 <__printf_chk@plt+0x3f580>
   50c20:	mov	r4, #0
   50c24:	ldr	r3, [r5]
   50c28:	ldr	r0, [r3, r4, lsl #3]
   50c2c:	bl	11360 <free@plt>
   50c30:	ldr	r3, [r5, #4]
   50c34:	add	r4, r4, #1
   50c38:	cmp	r3, r4
   50c3c:	bhi	50c24 <__printf_chk@plt+0x3f564>
   50c40:	ldr	r0, [r5]
   50c44:	cmp	r0, #0
   50c48:	beq	50c50 <__printf_chk@plt+0x3f590>
   50c4c:	bl	114f8 <_ZdaPv@plt>
   50c50:	mov	r0, r5
   50c54:	pop	{r4, r5, r6, pc}
   50c58:	mov	r2, #0
   50c5c:	str	r2, [r0]
   50c60:	str	r2, [r0, #4]
   50c64:	bx	lr
   50c68:	mov	r3, #17
   50c6c:	push	{r4, lr}
   50c70:	mov	r4, r0
   50c74:	str	r3, [r0, #4]
   50c78:	mov	r0, #136	; 0x88
   50c7c:	bl	113d8 <_Znaj@plt>
   50c80:	mov	r2, #0
   50c84:	mov	r3, r0
   50c88:	add	r1, r0, #136	; 0x88
   50c8c:	str	r2, [r3]
   50c90:	str	r2, [r3, #4]
   50c94:	add	r3, r3, #8
   50c98:	cmp	r1, r3
   50c9c:	bne	50c8c <__printf_chk@plt+0x3f5cc>
   50ca0:	str	r0, [r4]
   50ca4:	str	r2, [r4, #8]
   50ca8:	mov	r0, r4
   50cac:	pop	{r4, pc}
   50cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50cb4:	subs	r7, r1, #0
   50cb8:	sub	sp, sp, #12
   50cbc:	mov	r9, r0
   50cc0:	mov	sl, r2
   50cc4:	beq	50d7c <__printf_chk@plt+0x3f6bc>
   50cc8:	mov	r0, r7
   50ccc:	bl	5166c <_ZdlPv@@Base+0x310>
   50cd0:	ldr	r8, [r9, #4]
   50cd4:	mov	r1, r8
   50cd8:	str	r0, [sp, #4]
   50cdc:	bl	11390 <__aeabi_uidivmod@plt>
   50ce0:	ldr	r5, [r9]
   50ce4:	mov	r4, r1
   50ce8:	b	50d04 <__printf_chk@plt+0x3f644>
   50cec:	bl	115f4 <strcmp@plt>
   50cf0:	cmp	r0, #0
   50cf4:	beq	50d6c <__printf_chk@plt+0x3f6ac>
   50cf8:	cmp	r4, #0
   50cfc:	subeq	r4, r8, #1
   50d00:	subne	r4, r4, #1
   50d04:	ldr	fp, [r5, r4, lsl #3]
   50d08:	mov	r1, r7
   50d0c:	subs	r0, fp, #0
   50d10:	add	r6, r5, r4, lsl #3
   50d14:	bne	50cec <__printf_chk@plt+0x3f62c>
   50d18:	cmp	sl, #0
   50d1c:	beq	50d60 <__printf_chk@plt+0x3f6a0>
   50d20:	ldr	r4, [r9, #8]
   50d24:	cmp	r8, r4, lsl #2
   50d28:	bls	50d8c <__printf_chk@plt+0x3f6cc>
   50d2c:	mov	r0, r7
   50d30:	bl	115a0 <strlen@plt>
   50d34:	add	r4, r4, #1
   50d38:	add	r5, r0, #1
   50d3c:	mov	r0, r5
   50d40:	bl	11594 <malloc@plt>
   50d44:	mov	r2, r5
   50d48:	mov	r1, r7
   50d4c:	mov	fp, r0
   50d50:	bl	1157c <memcpy@plt>
   50d54:	str	fp, [r6]
   50d58:	str	sl, [r6, #4]
   50d5c:	str	r4, [r9, #8]
   50d60:	mov	r0, fp
   50d64:	add	sp, sp, #12
   50d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50d6c:	mov	r0, fp
   50d70:	str	sl, [r6, #4]
   50d74:	add	sp, sp, #12
   50d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50d7c:	ldr	r1, [pc, #320]	; 50ec4 <__printf_chk@plt+0x3f804>
   50d80:	mov	r0, #31
   50d84:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   50d88:	b	50cc8 <__printf_chk@plt+0x3f608>
   50d8c:	mov	r0, r8
   50d90:	bl	516b4 <_ZdlPv@@Base+0x358>
   50d94:	cmn	r0, #-268435455	; 0xf0000001
   50d98:	mov	r6, r0
   50d9c:	str	r0, [r9, #4]
   50da0:	lslls	r0, r0, #3
   50da4:	mvnhi	r0, #0
   50da8:	bl	113d8 <_Znaj@plt>
   50dac:	subs	r2, r6, #1
   50db0:	movpl	r1, #0
   50db4:	mov	r4, r0
   50db8:	movpl	r3, r0
   50dbc:	bmi	50dd8 <__printf_chk@plt+0x3f718>
   50dc0:	sub	r2, r2, #1
   50dc4:	cmn	r2, #1
   50dc8:	str	r1, [r3]
   50dcc:	str	r1, [r3, #4]
   50dd0:	add	r3, r3, #8
   50dd4:	bne	50dc0 <__printf_chk@plt+0x3f700>
   50dd8:	cmp	r8, #0
   50ddc:	str	r4, [r9]
   50de0:	addne	r4, r5, r8, lsl #3
   50de4:	addne	r4, r4, #4
   50de8:	addne	r6, r5, #4
   50dec:	bne	50e04 <__printf_chk@plt+0x3f744>
   50df0:	b	50e68 <__printf_chk@plt+0x3f7a8>
   50df4:	bl	11360 <free@plt>
   50df8:	add	r6, r6, #8
   50dfc:	cmp	r4, r6
   50e00:	beq	50e64 <__printf_chk@plt+0x3f7a4>
   50e04:	ldr	r0, [r6, #-4]
   50e08:	cmp	r0, #0
   50e0c:	beq	50df8 <__printf_chk@plt+0x3f738>
   50e10:	ldr	r3, [r6]
   50e14:	cmp	r3, #0
   50e18:	beq	50df4 <__printf_chk@plt+0x3f734>
   50e1c:	bl	5166c <_ZdlPv@@Base+0x310>
   50e20:	ldr	r8, [r9, #4]
   50e24:	mov	r1, r8
   50e28:	bl	11390 <__aeabi_uidivmod@plt>
   50e2c:	ldr	r3, [r9]
   50e30:	b	50e40 <__printf_chk@plt+0x3f780>
   50e34:	cmp	r1, #0
   50e38:	subeq	r1, r8, #1
   50e3c:	subne	r1, r1, #1
   50e40:	ldr	r2, [r3, r1, lsl #3]
   50e44:	add	r0, r3, r1, lsl #3
   50e48:	cmp	r2, #0
   50e4c:	bne	50e34 <__printf_chk@plt+0x3f774>
   50e50:	ldrd	r2, [r6, #-4]
   50e54:	add	r6, r6, #8
   50e58:	cmp	r4, r6
   50e5c:	strd	r2, [r0]
   50e60:	bne	50e04 <__printf_chk@plt+0x3f744>
   50e64:	ldr	r4, [r9]
   50e68:	ldr	fp, [r9, #4]
   50e6c:	ldr	r0, [sp, #4]
   50e70:	mov	r1, fp
   50e74:	bl	11390 <__aeabi_uidivmod@plt>
   50e78:	b	50e88 <__printf_chk@plt+0x3f7c8>
   50e7c:	cmp	r1, #0
   50e80:	subeq	r1, fp, #1
   50e84:	subne	r1, r1, #1
   50e88:	ldr	r2, [r4, r1, lsl #3]
   50e8c:	lsl	r8, r1, #3
   50e90:	cmp	r2, #0
   50e94:	add	r6, r4, r8
   50e98:	bne	50e7c <__printf_chk@plt+0x3f7bc>
   50e9c:	cmp	r5, #0
   50ea0:	beq	50ebc <__printf_chk@plt+0x3f7fc>
   50ea4:	mov	r0, r5
   50ea8:	bl	114f8 <_ZdaPv@plt>
   50eac:	ldr	r6, [r9]
   50eb0:	ldr	r4, [r9, #8]
   50eb4:	add	r6, r6, r8
   50eb8:	b	50d2c <__printf_chk@plt+0x3f66c>
   50ebc:	ldr	r4, [r9, #8]
   50ec0:	b	50d2c <__printf_chk@plt+0x3f66c>
   50ec4:	andeq	ip, r5, r4, lsr #30
   50ec8:	push	{r4, r5, r6, r7, r8, lr}
   50ecc:	subs	r6, r1, #0
   50ed0:	mov	r5, r0
   50ed4:	beq	50f38 <__printf_chk@plt+0x3f878>
   50ed8:	mov	r0, r6
   50edc:	bl	5166c <_ZdlPv@@Base+0x310>
   50ee0:	ldr	r8, [r5, #4]
   50ee4:	mov	r1, r8
   50ee8:	bl	11390 <__aeabi_uidivmod@plt>
   50eec:	ldr	r5, [r5]
   50ef0:	mov	r4, r1
   50ef4:	b	50f10 <__printf_chk@plt+0x3f850>
   50ef8:	bl	115f4 <strcmp@plt>
   50efc:	cmp	r0, #0
   50f00:	beq	50f2c <__printf_chk@plt+0x3f86c>
   50f04:	cmp	r4, #0
   50f08:	subeq	r4, r8, #1
   50f0c:	subne	r4, r4, #1
   50f10:	ldr	r3, [r5, r4, lsl #3]
   50f14:	mov	r1, r6
   50f18:	subs	r0, r3, #0
   50f1c:	add	r7, r5, r4, lsl #3
   50f20:	bne	50ef8 <__printf_chk@plt+0x3f838>
   50f24:	mov	r0, r3
   50f28:	pop	{r4, r5, r6, r7, r8, pc}
   50f2c:	ldr	r3, [r7, #4]
   50f30:	mov	r0, r3
   50f34:	pop	{r4, r5, r6, r7, r8, pc}
   50f38:	ldr	r1, [pc, #8]	; 50f48 <__printf_chk@plt+0x3f888>
   50f3c:	mov	r0, #31
   50f40:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   50f44:	b	50ed8 <__printf_chk@plt+0x3f818>
   50f48:	andeq	ip, r5, r4, lsr #30
   50f4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   50f50:	mov	sl, r1
   50f54:	ldr	r7, [r1]
   50f58:	mov	r5, r0
   50f5c:	cmp	r7, #0
   50f60:	beq	50fc8 <__printf_chk@plt+0x3f908>
   50f64:	mov	r0, r7
   50f68:	bl	5166c <_ZdlPv@@Base+0x310>
   50f6c:	ldr	r9, [r5, #4]
   50f70:	mov	r1, r9
   50f74:	bl	11390 <__aeabi_uidivmod@plt>
   50f78:	ldr	r6, [r5]
   50f7c:	mov	r4, r1
   50f80:	b	50f9c <__printf_chk@plt+0x3f8dc>
   50f84:	bl	115f4 <strcmp@plt>
   50f88:	cmp	r0, #0
   50f8c:	beq	50fb8 <__printf_chk@plt+0x3f8f8>
   50f90:	cmp	r4, #0
   50f94:	subeq	r4, r9, #1
   50f98:	subne	r4, r4, #1
   50f9c:	ldr	r5, [r6, r4, lsl #3]
   50fa0:	mov	r1, r7
   50fa4:	subs	r0, r5, #0
   50fa8:	add	r8, r6, r4, lsl #3
   50fac:	bne	50f84 <__printf_chk@plt+0x3f8c4>
   50fb0:	mov	r0, r5
   50fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50fb8:	str	r5, [sl]
   50fbc:	ldr	r5, [r8, #4]
   50fc0:	mov	r0, r5
   50fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50fc8:	ldr	r1, [pc, #8]	; 50fd8 <__printf_chk@plt+0x3f918>
   50fcc:	mov	r0, #31
   50fd0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   50fd4:	b	50f64 <__printf_chk@plt+0x3f8a4>
   50fd8:	andeq	ip, r5, r4, lsr #30
   50fdc:	mov	r2, #0
   50fe0:	stm	r0, {r1, r2}
   50fe4:	bx	lr
   50fe8:	ldr	ip, [r0]
   50fec:	push	{r4, r5, r6, r7, lr}
   50ff0:	ldrd	r4, [ip]
   50ff4:	ldr	r3, [r0, #4]
   50ff8:	cmp	r3, r5
   50ffc:	bcs	5106c <__printf_chk@plt+0x3f9ac>
   51000:	ldr	lr, [r4, r3, lsl #3]
   51004:	add	r6, r4, r3, lsl #3
   51008:	cmp	lr, #0
   5100c:	addne	ip, r3, #1
   51010:	bne	51050 <__printf_chk@plt+0x3f990>
   51014:	add	r3, r3, #1
   51018:	sub	r7, r4, #8
   5101c:	b	51034 <__printf_chk@plt+0x3f974>
   51020:	ldr	lr, [r7, ip, lsl #3]
   51024:	add	r6, r4, r3, lsl #3
   51028:	cmp	lr, #0
   5102c:	mov	r3, ip
   51030:	bne	51050 <__printf_chk@plt+0x3f990>
   51034:	cmp	r5, r3
   51038:	add	ip, r3, #1
   5103c:	bne	51020 <__printf_chk@plt+0x3f960>
   51040:	mov	r3, #0
   51044:	str	r5, [r0, #4]
   51048:	mov	r0, r3
   5104c:	pop	{r4, r5, r6, r7, pc}
   51050:	ldr	r4, [r6, #4]
   51054:	mov	r3, #1
   51058:	str	lr, [r1]
   5105c:	str	r4, [r2]
   51060:	str	ip, [r0, #4]
   51064:	mov	r0, r3
   51068:	pop	{r4, r5, r6, r7, pc}
   5106c:	mov	r3, #0
   51070:	b	51048 <__printf_chk@plt+0x3f988>
   51074:	push	{r4, r5, r6, r7, r8, lr}
   51078:	mov	r7, r0
   5107c:	ldr	r4, [pc, #56]	; 510bc <__printf_chk@plt+0x3f9fc>
   51080:	ldr	r6, [pc, #56]	; 510c0 <__printf_chk@plt+0x3fa00>
   51084:	add	r5, r4, #3456	; 0xd80
   51088:	mov	r0, #4
   5108c:	bl	113d8 <_Znaj@plt>
   51090:	ldr	ip, [r4, #4]
   51094:	ldr	r1, [r4], #8
   51098:	mov	r3, r0
   5109c:	mov	r2, r0
   510a0:	str	ip, [r3]
   510a4:	mov	r0, r6
   510a8:	bl	50cb0 <__printf_chk@plt+0x3f5f0>
   510ac:	cmp	r4, r5
   510b0:	bne	51088 <__printf_chk@plt+0x3f9c8>
   510b4:	mov	r0, r7
   510b8:	pop	{r4, r5, r6, r7, r8, pc}
   510bc:	muleq	r7, r4, r0
   510c0:	andeq	r6, r8, r0, lsr r8
   510c4:	mov	r1, r0
   510c8:	push	{r4, lr}
   510cc:	ldr	r0, [pc, #12]	; 510e0 <__printf_chk@plt+0x3fa20>
   510d0:	bl	50ec8 <__printf_chk@plt+0x3f808>
   510d4:	cmp	r0, #0
   510d8:	ldrne	r0, [r0]
   510dc:	pop	{r4, pc}
   510e0:	andeq	r6, r8, r0, lsr r8
   510e4:	push	{r4, r5, r6, r7, r8, lr}
   510e8:	mov	ip, #0
   510ec:	ldr	r4, [pc, #288]	; 51214 <__printf_chk@plt+0x3fb54>
   510f0:	subs	lr, r0, #0
   510f4:	add	r5, r4, #21
   510f8:	strb	ip, [r4, #21]
   510fc:	blt	511ac <__printf_chk@plt+0x3faec>
   51100:	ldr	r7, [pc, #272]	; 51218 <__printf_chk@plt+0x3fb58>
   51104:	mov	r0, r5
   51108:	mov	r8, #46	; 0x2e
   5110c:	umull	r2, r3, r7, lr
   51110:	add	ip, ip, #1
   51114:	lsr	r3, r3, #3
   51118:	cmp	ip, r1
   5111c:	add	r2, r3, r3, lsl #2
   51120:	sub	r6, r0, #1
   51124:	sub	r2, lr, r2, lsl #1
   51128:	add	r2, r2, #48	; 0x30
   5112c:	strb	r2, [r0, #-1]
   51130:	strbeq	r8, [r0, #-2]
   51134:	movne	r0, r6
   51138:	subeq	r0, r0, #2
   5113c:	cmp	ip, r1
   51140:	cmpge	r3, #0
   51144:	mov	lr, r3
   51148:	bne	5110c <__printf_chk@plt+0x3fa4c>
   5114c:	cmp	r1, #0
   51150:	pople	{r4, r5, r6, r7, r8, pc}
   51154:	ldrb	r2, [r4, #20]
   51158:	cmp	r2, #48	; 0x30
   5115c:	bne	51174 <__printf_chk@plt+0x3fab4>
   51160:	ldr	r3, [pc, #180]	; 5121c <__printf_chk@plt+0x3fb5c>
   51164:	mov	r5, r3
   51168:	ldrb	r2, [r3, #-1]!
   5116c:	cmp	r2, #48	; 0x30
   51170:	beq	51164 <__printf_chk@plt+0x3faa4>
   51174:	cmp	r2, #46	; 0x2e
   51178:	beq	51188 <__printf_chk@plt+0x3fac8>
   5117c:	mov	r3, #0
   51180:	strb	r3, [r5]
   51184:	pop	{r4, r5, r6, r7, r8, pc}
   51188:	sub	r3, r5, #1
   5118c:	cmp	r0, r3
   51190:	moveq	r2, #48	; 0x30
   51194:	moveq	r3, #0
   51198:	movne	r3, #0
   5119c:	strbeq	r2, [r5, #-1]
   511a0:	strbeq	r3, [r5]
   511a4:	strbne	r3, [r5, #-1]
   511a8:	pop	{r4, r5, r6, r7, r8, pc}
   511ac:	ldr	r0, [pc, #108]	; 51220 <__printf_chk@plt+0x3fb60>
   511b0:	mov	r6, r5
   511b4:	mov	r7, #46	; 0x2e
   511b8:	smull	r3, r2, r0, lr
   511bc:	asr	r3, lr, #31
   511c0:	rsb	r3, r3, r2, asr #2
   511c4:	add	ip, ip, #1
   511c8:	add	r2, r3, r3, lsl #2
   511cc:	cmp	r1, ip
   511d0:	sub	r2, lr, r2, lsl #1
   511d4:	rsb	r2, r2, #48	; 0x30
   511d8:	strb	r2, [r6, #-1]
   511dc:	sub	r2, r6, #1
   511e0:	strbeq	r7, [r6, #-2]
   511e4:	movne	r6, r2
   511e8:	subeq	r6, r6, #2
   511ec:	cmp	r1, ip
   511f0:	cmple	r3, #0
   511f4:	mov	lr, r3
   511f8:	bne	511b8 <__printf_chk@plt+0x3faf8>
   511fc:	mov	r3, #45	; 0x2d
   51200:	cmp	r1, #0
   51204:	strb	r3, [r6, #-1]
   51208:	sub	r0, r6, #1
   5120c:	bgt	51154 <__printf_chk@plt+0x3fa94>
   51210:	pop	{r4, r5, r6, r7, r8, pc}
   51214:	andeq	r6, r8, r0, asr #16
   51218:	stclgt	12, cr12, [ip], {205}	; 0xcd
   5121c:	andeq	r6, r8, r4, asr r8
   51220:	strbtvs	r6, [r6], -r7, ror #12
   51224:	subs	r2, r0, #0
   51228:	bge	51278 <__printf_chk@plt+0x3fbb8>
   5122c:	push	{lr}		; (str lr, [sp, #-4]!)
   51230:	ldr	r1, [pc, #108]	; 512a4 <__printf_chk@plt+0x3fbe4>
   51234:	ldr	lr, [pc, #108]	; 512a8 <__printf_chk@plt+0x3fbe8>
   51238:	b	51240 <__printf_chk@plt+0x3fb80>
   5123c:	mov	r1, ip
   51240:	smull	r3, r0, lr, r2
   51244:	asr	r3, r2, #31
   51248:	rsb	r3, r3, r0, asr #2
   5124c:	sub	ip, r1, #1
   51250:	add	r0, r3, r3, lsl #2
   51254:	sub	r0, r2, r0, lsl #1
   51258:	rsb	r0, r0, #48	; 0x30
   5125c:	subs	r2, r3, #0
   51260:	strb	r0, [r1, #-1]
   51264:	bne	5123c <__printf_chk@plt+0x3fb7c>
   51268:	mov	r3, #45	; 0x2d
   5126c:	sub	r0, r1, #2
   51270:	strb	r3, [ip, #-1]
   51274:	pop	{pc}		; (ldr pc, [sp], #4)
   51278:	ldr	r0, [pc, #36]	; 512a4 <__printf_chk@plt+0x3fbe4>
   5127c:	ldr	ip, [pc, #40]	; 512ac <__printf_chk@plt+0x3fbec>
   51280:	umull	r1, r3, ip, r2
   51284:	lsr	r3, r3, #3
   51288:	add	r1, r3, r3, lsl #2
   5128c:	sub	r1, r2, r1, lsl #1
   51290:	add	r1, r1, #48	; 0x30
   51294:	subs	r2, r3, #0
   51298:	strb	r1, [r0, #-1]!
   5129c:	bne	51280 <__printf_chk@plt+0x3fbc0>
   512a0:	bx	lr
   512a4:	andeq	r6, r8, ip, ror #16
   512a8:	strbtvs	r6, [r6], -r7, ror #12
   512ac:	stclgt	12, cr12, [ip], {205}	; 0xcd
   512b0:	mov	r1, r0
   512b4:	ldr	ip, [pc, #40]	; 512e4 <__printf_chk@plt+0x3fc24>
   512b8:	ldr	r0, [pc, #40]	; 512e8 <__printf_chk@plt+0x3fc28>
   512bc:	umull	r3, r2, ip, r1
   512c0:	cmp	r1, #9
   512c4:	lsr	r2, r2, #3
   512c8:	add	r3, r2, r2, lsl #2
   512cc:	sub	r3, r1, r3, lsl #1
   512d0:	add	r3, r3, #48	; 0x30
   512d4:	mov	r1, r2
   512d8:	strb	r3, [r0, #-1]!
   512dc:	bhi	512bc <__printf_chk@plt+0x3fbfc>
   512e0:	bx	lr
   512e4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   512e8:	andeq	r6, r8, r4, lsl #17
   512ec:	push	{r4, lr}
   512f0:	mov	r4, r0
   512f4:	bl	115a0 <strlen@plt>
   512f8:	mov	r1, r4
   512fc:	pop	{r4, lr}
   51300:	mov	r2, r0
   51304:	mov	r0, #2
   51308:	b	115c4 <write@plt>

0005130c <_Znwj@@Base>:
   5130c:	cmp	r0, #0
   51310:	moveq	r0, #1
   51314:	push	{r4, lr}
   51318:	bl	11594 <malloc@plt>
   5131c:	cmp	r0, #0
   51320:	popne	{r4, pc}
   51324:	ldr	r3, [pc, #36]	; 51350 <_Znwj@@Base+0x44>
   51328:	ldr	r0, [r3]
   5132c:	cmp	r0, #0
   51330:	beq	51340 <_Znwj@@Base+0x34>
   51334:	bl	512ec <__printf_chk@plt+0x3fc2c>
   51338:	ldr	r0, [pc, #20]	; 51354 <_Znwj@@Base+0x48>
   5133c:	bl	512ec <__printf_chk@plt+0x3fc2c>
   51340:	ldr	r0, [pc, #16]	; 51358 <_Znwj@@Base+0x4c>
   51344:	bl	512ec <__printf_chk@plt+0x3fc2c>
   51348:	mvn	r0, #0
   5134c:	bl	115e8 <_exit@plt>
   51350:	andeq	r6, r8, ip, ror ip
   51354:	andeq	r8, r5, ip, asr #12
   51358:	andeq	lr, r5, r0, lsr #4

0005135c <_ZdlPv@@Base>:
   5135c:	cmp	r0, #0
   51360:	bxeq	lr
   51364:	b	11360 <free@plt>
   51368:	cmp	r0, #0
   5136c:	bxeq	lr
   51370:	b	11360 <free@plt>
   51374:	andeq	r0, r0, r0
   51378:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5137c:	add	r1, r1, r1, lsl #1
   51380:	vpush	{d8}
   51384:	ldr	r4, [pc, #132]	; 51410 <_ZdlPv@@Base+0xb4>
   51388:	vldr	d8, [pc, #120]	; 51408 <_ZdlPv@@Base+0xac>
   5138c:	mov	r8, r0
   51390:	mov	r6, r2
   51394:	mov	r7, r3
   51398:	add	r4, r4, r1, lsl #3
   5139c:	mov	r5, #48	; 0x30
   513a0:	mov	r9, #0
   513a4:	mov	r0, #3
   513a8:	bl	113d8 <_Znaj@plt>
   513ac:	vmov	s13, r7
   513b0:	vmov	s15, r6
   513b4:	add	r2, r5, #1
   513b8:	add	r3, r6, r6, lsr #31
   513bc:	vcvt.f64.s32	d5, s13
   513c0:	vcvt.f64.s32	d7, s15
   513c4:	mov	r6, r7
   513c8:	add	r4, r4, #24
   513cc:	asr	r7, r3, #1
   513d0:	vdiv.f64	d6, d7, d8
   513d4:	strb	r5, [r0, #1]
   513d8:	uxtb	r5, r2
   513dc:	cmp	r5, #56	; 0x38
   513e0:	str	r0, [r4, #-24]	; 0xffffffe8
   513e4:	strb	r8, [r0]
   513e8:	strb	r9, [r0, #2]
   513ec:	vdiv.f64	d7, d5, d8
   513f0:	vstr	d6, [r4, #-16]
   513f4:	vstr	d7, [r4, #-8]
   513f8:	bne	513a4 <_ZdlPv@@Base+0x48>
   513fc:	vpop	{d8}
   51400:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   51404:	nop			; (mov r0, r0)
   51408:	strbtvs	r6, [r6], -r6, ror #12
   5140c:	eorsmi	r6, r9, r6, ror #12
   51410:	andeq	r6, r8, r0, lsr #17
   51414:	push	{r4, r5, r6, lr}
   51418:	vpush	{d8-d9}
   5141c:	mov	r4, r1
   51420:	vmov.f64	d9, d0
   51424:	vmov.f64	d8, d1
   51428:	mov	r6, r0
   5142c:	bl	115a0 <strlen@plt>
   51430:	add	r4, r4, r4, lsl #1
   51434:	lsl	r4, r4, #3
   51438:	add	r0, r0, #1
   5143c:	bl	113d8 <_Znaj@plt>
   51440:	mov	r1, r6
   51444:	mov	r5, r0
   51448:	bl	11444 <strcpy@plt>
   5144c:	ldr	r2, [pc, #20]	; 51468 <_ZdlPv@@Base+0x10c>
   51450:	add	r3, r2, r4
   51454:	str	r5, [r2, r4]
   51458:	vstr	d9, [r3, #8]
   5145c:	vstr	d8, [r3, #16]
   51460:	vpop	{d8-d9}
   51464:	pop	{r4, r5, r6, pc}
   51468:	andeq	r6, r8, r0, lsr #17
   5146c:	ldr	ip, [pc, #396]	; 51600 <_ZdlPv@@Base+0x2a4>
   51470:	push	{r4, lr}
   51474:	mov	r1, #0
   51478:	vpush	{d8-d11}
   5147c:	mov	lr, #1
   51480:	vldr	d8, [pc, #280]	; 515a0 <_ZdlPv@@Base+0x244>
   51484:	vldr	d9, [pc, #284]	; 515a8 <_ZdlPv@@Base+0x24c>
   51488:	ldr	r3, [pc, #372]	; 51604 <_ZdlPv@@Base+0x2a8>
   5148c:	ldr	r2, [pc, #372]	; 51608 <_ZdlPv@@Base+0x2ac>
   51490:	mov	r0, #97	; 0x61
   51494:	str	lr, [ip, #984]	; 0x3d8
   51498:	bl	51378 <_ZdlPv@@Base+0x1c>
   5149c:	mov	r3, #1000	; 0x3e8
   514a0:	ldr	r2, [pc, #356]	; 5160c <_ZdlPv@@Base+0x2b0>
   514a4:	mov	r1, #8
   514a8:	mov	r0, #98	; 0x62
   514ac:	bl	51378 <_ZdlPv@@Base+0x1c>
   514b0:	vldr	d11, [pc, #248]	; 515b0 <_ZdlPv@@Base+0x254>
   514b4:	ldr	r3, [pc, #340]	; 51610 <_ZdlPv@@Base+0x2b4>
   514b8:	ldr	r2, [pc, #340]	; 51614 <_ZdlPv@@Base+0x2b8>
   514bc:	mov	r1, #16
   514c0:	mov	r0, #99	; 0x63
   514c4:	bl	51378 <_ZdlPv@@Base+0x1c>
   514c8:	ldr	r3, [pc, #328]	; 51618 <_ZdlPv@@Base+0x2bc>
   514cc:	ldr	r2, [pc, #328]	; 5161c <_ZdlPv@@Base+0x2c0>
   514d0:	mov	r1, #24
   514d4:	mov	r0, #100	; 0x64
   514d8:	bl	51378 <_ZdlPv@@Base+0x1c>
   514dc:	vmov.f64	d1, d8
   514e0:	vmov.f64	d0, d9
   514e4:	mov	r1, #32
   514e8:	ldr	r0, [pc, #304]	; 51620 <_ZdlPv@@Base+0x2c4>
   514ec:	bl	51414 <_ZdlPv@@Base+0xb8>
   514f0:	vldr	d10, [pc, #192]	; 515b8 <_ZdlPv@@Base+0x25c>
   514f4:	vmov.f64	d1, d8
   514f8:	vldr	d0, [pc, #192]	; 515c0 <_ZdlPv@@Base+0x264>
   514fc:	mov	r1, #33	; 0x21
   51500:	ldr	r0, [pc, #284]	; 51624 <_ZdlPv@@Base+0x2c8>
   51504:	bl	51414 <_ZdlPv@@Base+0xb8>
   51508:	vmov.f64	d1, d9
   5150c:	vmov.f64	d0, d11
   51510:	mov	r1, #34	; 0x22
   51514:	ldr	r0, [pc, #268]	; 51628 <_ZdlPv@@Base+0x2cc>
   51518:	bl	51414 <_ZdlPv@@Base+0xb8>
   5151c:	vmov.f64	d1, d11
   51520:	vmov.f64	d0, d9
   51524:	mov	r1, #35	; 0x23
   51528:	ldr	r0, [pc, #252]	; 5162c <_ZdlPv@@Base+0x2d0>
   5152c:	bl	51414 <_ZdlPv@@Base+0xb8>
   51530:	vmov.f64	d0, d8
   51534:	vldr	d1, [pc, #140]	; 515c8 <_ZdlPv@@Base+0x26c>
   51538:	mov	r1, #36	; 0x24
   5153c:	ldr	r0, [pc, #236]	; 51630 <_ZdlPv@@Base+0x2d4>
   51540:	bl	51414 <_ZdlPv@@Base+0xb8>
   51544:	vmov.f64	d1, d10
   51548:	vldr	d0, [pc, #128]	; 515d0 <_ZdlPv@@Base+0x274>
   5154c:	mov	r1, #37	; 0x25
   51550:	ldr	r0, [pc, #220]	; 51634 <_ZdlPv@@Base+0x2d8>
   51554:	bl	51414 <_ZdlPv@@Base+0xb8>
   51558:	vldr	d1, [pc, #120]	; 515d8 <_ZdlPv@@Base+0x27c>
   5155c:	vldr	d0, [pc, #124]	; 515e0 <_ZdlPv@@Base+0x284>
   51560:	mov	r1, #38	; 0x26
   51564:	ldr	r0, [pc, #204]	; 51638 <_ZdlPv@@Base+0x2dc>
   51568:	bl	51414 <_ZdlPv@@Base+0xb8>
   5156c:	vmov.f64	d0, d10
   51570:	vldr	d1, [pc, #112]	; 515e8 <_ZdlPv@@Base+0x28c>
   51574:	mov	r1, #39	; 0x27
   51578:	ldr	r0, [pc, #188]	; 5163c <_ZdlPv@@Base+0x2e0>
   5157c:	bl	51414 <_ZdlPv@@Base+0xb8>
   51580:	vpop	{d8-d11}
   51584:	vldr	d1, [pc, #100]	; 515f0 <_ZdlPv@@Base+0x294>
   51588:	vldr	d0, [pc, #104]	; 515f8 <_ZdlPv@@Base+0x29c>
   5158c:	mov	r1, #40	; 0x28
   51590:	ldr	r0, [pc, #168]	; 51640 <_ZdlPv@@Base+0x2e4>
   51594:	pop	{r4, lr}
   51598:	b	51414 <_ZdlPv@@Base+0xb8>
   5159c:	nop			; (mov r0, r0)
   515a0:	andeq	r0, r0, r0
   515a4:	eormi	r0, r1, r0
   515a8:	andeq	r0, r0, r0
   515ac:	eormi	r0, r6, r0
   515b0:	andeq	r0, r0, r0
   515b4:	eorsmi	r0, r1, r0
   515b8:	andeq	r0, r0, r0
   515bc:	andsmi	r0, lr, r0
   515c0:	andeq	r0, r0, r0
   515c4:	eormi	r0, ip, r0
   515c8:	andeq	r0, r0, r0
   515cc:	andsmi	r0, r6, r0
   515d0:	andeq	r0, r0, r0
   515d4:	eormi	r0, r4, r0
   515d8:	andeq	r0, r0, r0
   515dc:	andsmi	r8, r0, r0
   515e0:	andeq	r0, r0, r0
   515e4:	eormi	r0, r3, r0
   515e8:	andeq	r0, r0, r0
   515ec:	andmi	r0, pc, r0
   515f0:	bmi	fe59bf4c <stdout@@GLIBC_2.4+0xfe5193a0>
   515f4:	andsmi	r5, r1, r5, lsr #5
   515f8:	bmi	fe59bf54 <stdout@@GLIBC_2.4+0xfe5193a8>
   515fc:	eormi	r5, r1, r5, lsr #5
   51600:	andeq	r6, r8, r0, lsr #17
   51604:	andeq	r0, r0, r9, asr #6
   51608:	andeq	r0, r0, r5, lsr #9
   5160c:	andeq	r0, r0, r6, lsl #11
   51610:	muleq	r0, r5, r3
   51614:	andeq	r0, r0, r1, lsl r5
   51618:	andeq	r0, r0, r3, lsl #6
   5161c:	andeq	r0, r0, r2, asr #8
   51620:	andeq	lr, r5, r0, lsr r2
   51624:	andeq	lr, r5, r8, lsr r2
   51628:	andeq	lr, r5, r0, asr #4
   5162c:	andeq	lr, r5, r8, asr #4
   51630:	andeq	lr, r5, r0, asr r2
   51634:	andeq	lr, r5, ip, asr r2
   51638:	andeq	lr, r5, r8, ror #4
   5163c:	andeq	lr, r5, r0, ror r2
   51640:	andeq	r5, r5, ip, lsl #27
   51644:	ldr	r3, [pc, #28]	; 51668 <_ZdlPv@@Base+0x30c>
   51648:	push	{r4, lr}
   5164c:	mov	r4, r0
   51650:	ldr	r3, [r3, #984]	; 0x3d8
   51654:	cmp	r3, #0
   51658:	bne	51660 <_ZdlPv@@Base+0x304>
   5165c:	bl	5146c <_ZdlPv@@Base+0x110>
   51660:	mov	r0, r4
   51664:	pop	{r4, pc}
   51668:	andeq	r6, r8, r0, lsr #17
   5166c:	push	{r4, lr}
   51670:	subs	r4, r0, #0
   51674:	beq	516a0 <_ZdlPv@@Base+0x344>
   51678:	sub	r2, r4, #1
   5167c:	mov	r0, #0
   51680:	ldrb	r3, [r2, #1]!
   51684:	cmp	r3, #0
   51688:	popeq	{r4, pc}
   5168c:	add	r0, r3, r0, lsl #4
   51690:	ands	r1, r0, #-268435456	; 0xf0000000
   51694:	bic	r3, r0, #-268435456	; 0xf0000000
   51698:	eorne	r0, r3, r1, lsr #24
   5169c:	b	51680 <_ZdlPv@@Base+0x324>
   516a0:	ldr	r1, [pc, #8]	; 516b0 <_ZdlPv@@Base+0x354>
   516a4:	mov	r0, #27
   516a8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   516ac:	b	51678 <_ZdlPv@@Base+0x31c>
   516b0:	ldrdeq	lr, [r5], -r0
   516b4:	cmp	r0, #100	; 0x64
   516b8:	bls	51708 <_ZdlPv@@Base+0x3ac>
   516bc:	push	{r4, r5, r6, r7, r8, lr}
   516c0:	mov	r5, r0
   516c4:	ldr	r0, [pc, #68]	; 51710 <_ZdlPv@@Base+0x3b4>
   516c8:	ldr	r4, [pc, #68]	; 51714 <_ZdlPv@@Base+0x3b8>
   516cc:	cmp	r5, r0
   516d0:	ldr	r7, [pc, #64]	; 51718 <_ZdlPv@@Base+0x3bc>
   516d4:	ldr	r6, [pc, #64]	; 5171c <_ZdlPv@@Base+0x3c0>
   516d8:	popcc	{r4, r5, r6, r7, r8, pc}
   516dc:	cmp	r0, #0
   516e0:	bne	516f8 <_ZdlPv@@Base+0x39c>
   516e4:	ldr	r2, [pc, #44]	; 51718 <_ZdlPv@@Base+0x3bc>
   516e8:	mov	r3, r7
   516ec:	mov	r1, r2
   516f0:	mov	r0, r6
   516f4:	bl	2a00c <__printf_chk@plt+0x1894c>
   516f8:	ldr	r0, [r4], #4
   516fc:	cmp	r5, r0
   51700:	bcs	516dc <_ZdlPv@@Base+0x380>
   51704:	pop	{r4, r5, r6, r7, r8, pc}
   51708:	mov	r0, #101	; 0x65
   5170c:	bx	lr
   51710:	strdeq	r0, [r0], -r7
   51714:	andeq	lr, r5, r0, lsl #5
   51718:	andeq	r6, r8, r0, lsr #15
   5171c:	strdeq	lr, [r5], -r4
   51720:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51724:	subs	r4, r3, #0
   51728:	mov	r7, r0
   5172c:	mov	r5, r1
   51730:	mov	r6, r2
   51734:	ldr	r9, [sp, #40]	; 0x28
   51738:	bne	518bc <_ZdlPv@@Base+0x560>
   5173c:	cmp	r5, #0
   51740:	beq	51770 <_ZdlPv@@Base+0x414>
   51744:	mov	r0, r5
   51748:	bl	11684 <getenv@plt>
   5174c:	subs	r8, r0, #0
   51750:	beq	51770 <_ZdlPv@@Base+0x414>
   51754:	ldrb	r3, [r8]
   51758:	cmp	r3, #0
   5175c:	moveq	sl, #1
   51760:	beq	51778 <_ZdlPv@@Base+0x41c>
   51764:	bl	115a0 <strlen@plt>
   51768:	add	sl, r0, #2
   5176c:	b	51778 <_ZdlPv@@Base+0x41c>
   51770:	mov	sl, #1
   51774:	mov	r8, #0
   51778:	cmp	r9, #0
   5177c:	movne	fp, #2
   51780:	moveq	fp, #0
   51784:	cmp	r4, #0
   51788:	moveq	r5, r4
   5178c:	beq	5179c <_ZdlPv@@Base+0x440>
   51790:	ldrb	r5, [r4]
   51794:	cmp	r5, #0
   51798:	bne	51838 <_ZdlPv@@Base+0x4dc>
   5179c:	cmp	r6, #0
   517a0:	add	sl, sl, fp
   517a4:	moveq	r0, r6
   517a8:	beq	517b8 <_ZdlPv@@Base+0x45c>
   517ac:	ldrb	r0, [r6]
   517b0:	cmp	r0, #0
   517b4:	bne	5182c <_ZdlPv@@Base+0x4d0>
   517b8:	add	r5, r5, sl
   517bc:	add	r0, r5, r0
   517c0:	bl	113d8 <_Znaj@plt>
   517c4:	mov	r3, #0
   517c8:	cmp	r8, #0
   517cc:	mov	r5, r0
   517d0:	str	r0, [r7]
   517d4:	strb	r3, [r0]
   517d8:	beq	517e8 <_ZdlPv@@Base+0x48c>
   517dc:	ldrb	r3, [r8]
   517e0:	cmp	r3, #0
   517e4:	bne	5187c <_ZdlPv@@Base+0x520>
   517e8:	cmp	r9, #0
   517ec:	bne	51898 <_ZdlPv@@Base+0x53c>
   517f0:	cmp	r4, #0
   517f4:	beq	51804 <_ZdlPv@@Base+0x4a8>
   517f8:	ldrb	r3, [r4]
   517fc:	cmp	r3, #0
   51800:	bne	51858 <_ZdlPv@@Base+0x4fc>
   51804:	cmp	r6, #0
   51808:	beq	51818 <_ZdlPv@@Base+0x4bc>
   5180c:	ldrb	r3, [r6]
   51810:	cmp	r3, #0
   51814:	bne	51848 <_ZdlPv@@Base+0x4ec>
   51818:	mov	r0, r5
   5181c:	bl	115a0 <strlen@plt>
   51820:	str	r0, [r7, #4]
   51824:	mov	r0, r7
   51828:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5182c:	mov	r0, r6
   51830:	bl	115a0 <strlen@plt>
   51834:	b	517b8 <_ZdlPv@@Base+0x45c>
   51838:	mov	r0, r4
   5183c:	bl	115a0 <strlen@plt>
   51840:	add	r5, r0, #1
   51844:	b	5179c <_ZdlPv@@Base+0x440>
   51848:	mov	r1, r6
   5184c:	mov	r0, r5
   51850:	bl	1145c <strcat@plt>
   51854:	b	51818 <_ZdlPv@@Base+0x4bc>
   51858:	mov	r0, r5
   5185c:	bl	115a0 <strlen@plt>
   51860:	mov	r1, r4
   51864:	add	r0, r5, r0
   51868:	bl	113b4 <stpcpy@plt>
   5186c:	ldr	r3, [pc, #88]	; 518cc <_ZdlPv@@Base+0x570>
   51870:	ldrh	r3, [r3]
   51874:	strh	r3, [r0]
   51878:	b	51804 <_ZdlPv@@Base+0x4a8>
   5187c:	mov	r1, r8
   51880:	bl	113b4 <stpcpy@plt>
   51884:	ldr	r3, [pc, #64]	; 518cc <_ZdlPv@@Base+0x570>
   51888:	cmp	r9, #0
   5188c:	ldrh	r3, [r3]
   51890:	strh	r3, [r0]
   51894:	beq	517f0 <_ZdlPv@@Base+0x494>
   51898:	mov	r0, r5
   5189c:	bl	115a0 <strlen@plt>
   518a0:	ldr	r3, [pc, #36]	; 518cc <_ZdlPv@@Base+0x570>
   518a4:	mov	r2, #46	; 0x2e
   518a8:	ldrh	r3, [r3]
   518ac:	strb	r2, [r5, r0]
   518b0:	add	r0, r0, #1
   518b4:	strh	r3, [r5, r0]
   518b8:	b	517f0 <_ZdlPv@@Base+0x494>
   518bc:	ldr	r0, [pc, #12]	; 518d0 <_ZdlPv@@Base+0x574>
   518c0:	bl	11684 <getenv@plt>
   518c4:	mov	r4, r0
   518c8:	b	5173c <_ZdlPv@@Base+0x3e0>
   518cc:	andeq	sp, r5, r4, asr #32
   518d0:	andeq	lr, r5, r8, lsl #6
   518d4:	push	{r4, lr}
   518d8:	mov	r4, r0
   518dc:	ldr	r0, [r0]
   518e0:	cmp	r0, #0
   518e4:	beq	518ec <_ZdlPv@@Base+0x590>
   518e8:	bl	114f8 <_ZdaPv@plt>
   518ec:	mov	r0, r4
   518f0:	pop	{r4, pc}
   518f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   518f8:	mov	r5, r0
   518fc:	ldr	r6, [r0]
   51900:	mov	r9, r1
   51904:	mov	r0, r6
   51908:	bl	115a0 <strlen@plt>
   5190c:	mov	r4, r0
   51910:	mov	r0, r9
   51914:	bl	115a0 <strlen@plt>
   51918:	mov	r7, r0
   5191c:	add	r0, r4, r0
   51920:	add	r0, r0, #2
   51924:	bl	113d8 <_Znaj@plt>
   51928:	ldr	r8, [r5, #4]
   5192c:	mov	r1, r6
   51930:	sub	r4, r4, r8
   51934:	mov	r2, r4
   51938:	str	r0, [r5]
   5193c:	mov	sl, r0
   51940:	bl	1157c <memcpy@plt>
   51944:	cmp	r8, #0
   51948:	add	r3, sl, r4
   5194c:	beq	5199c <_ZdlPv@@Base+0x640>
   51950:	mov	r1, r9
   51954:	mov	r2, r7
   51958:	mov	r0, r3
   5195c:	bl	1157c <memcpy@plt>
   51960:	mov	ip, #58	; 0x3a
   51964:	add	r1, r6, r4
   51968:	mov	r3, r0
   5196c:	add	r2, r0, r7
   51970:	add	r5, r2, #1
   51974:	mov	r0, r5
   51978:	mov	r2, r8
   5197c:	strb	ip, [r3, r7]
   51980:	bl	1157c <memcpy@plt>
   51984:	add	r2, r5, r8
   51988:	mov	r3, #0
   5198c:	mov	r0, r6
   51990:	strb	r3, [r2]
   51994:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   51998:	b	114f8 <_ZdaPv@plt>
   5199c:	add	r3, r3, #1
   519a0:	mov	ip, #58	; 0x3a
   519a4:	mov	r2, r7
   519a8:	mov	r1, r9
   519ac:	mov	r0, r3
   519b0:	strb	ip, [sl, r4]
   519b4:	bl	1157c <memcpy@plt>
   519b8:	add	r2, r0, r7
   519bc:	b	51988 <_ZdlPv@@Base+0x62c>
   519c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   519c4:	sub	sp, sp, #12
   519c8:	subs	r8, r1, #0
   519cc:	mov	r4, r0
   519d0:	str	r2, [sp, #4]
   519d4:	beq	51b20 <_ZdlPv@@Base+0x7c4>
   519d8:	ldrb	r3, [r8]
   519dc:	cmp	r3, #47	; 0x2f
   519e0:	beq	51ab4 <_ZdlPv@@Base+0x758>
   519e4:	ldr	r4, [r4]
   519e8:	ldrb	r3, [r4]
   519ec:	cmp	r3, #0
   519f0:	beq	51ab4 <_ZdlPv@@Base+0x758>
   519f4:	mov	r0, r8
   519f8:	bl	115a0 <strlen@plt>
   519fc:	ldr	fp, [pc, #340]	; 51b58 <_ZdlPv@@Base+0x7fc>
   51a00:	ldr	sl, [pc, #340]	; 51b5c <_ZdlPv@@Base+0x800>
   51a04:	add	r9, r0, #1
   51a08:	b	51a90 <_ZdlPv@@Base+0x734>
   51a0c:	cmp	r4, r5
   51a10:	mov	r0, fp
   51a14:	sub	r6, r5, r4
   51a18:	bcs	51a2c <_ZdlPv@@Base+0x6d0>
   51a1c:	ldrb	r1, [r5, #-1]
   51a20:	bl	116b4 <strchr@plt>
   51a24:	cmp	r0, #0
   51a28:	beq	51aec <_ZdlPv@@Base+0x790>
   51a2c:	add	r0, r9, r6
   51a30:	bl	113d8 <_Znaj@plt>
   51a34:	mov	r2, r6
   51a38:	mov	r1, r4
   51a3c:	mov	r7, r0
   51a40:	bl	1157c <memcpy@plt>
   51a44:	mov	r1, r8
   51a48:	add	r0, r7, r6
   51a4c:	bl	11444 <strcpy@plt>
   51a50:	mov	r0, r7
   51a54:	bl	527f8 <_ZdlPv@@Base+0x149c>
   51a58:	add	r4, r5, #1
   51a5c:	mov	r6, r0
   51a60:	mov	r0, r7
   51a64:	bl	114f8 <_ZdaPv@plt>
   51a68:	mov	r1, sl
   51a6c:	mov	r0, r6
   51a70:	bl	11648 <fopen64@plt>
   51a74:	subs	r7, r0, #0
   51a78:	mov	r0, r6
   51a7c:	bne	51b40 <_ZdlPv@@Base+0x7e4>
   51a80:	bl	11360 <free@plt>
   51a84:	ldrb	r3, [r5]
   51a88:	cmp	r3, #0
   51a8c:	beq	51b30 <_ZdlPv@@Base+0x7d4>
   51a90:	mov	r1, #58	; 0x3a
   51a94:	mov	r0, r4
   51a98:	bl	116b4 <strchr@plt>
   51a9c:	subs	r5, r0, #0
   51aa0:	bne	51a0c <_ZdlPv@@Base+0x6b0>
   51aa4:	mov	r0, r4
   51aa8:	bl	115a0 <strlen@plt>
   51aac:	add	r5, r4, r0
   51ab0:	b	51a0c <_ZdlPv@@Base+0x6b0>
   51ab4:	ldr	r1, [pc, #160]	; 51b5c <_ZdlPv@@Base+0x800>
   51ab8:	mov	r0, r8
   51abc:	bl	11648 <fopen64@plt>
   51ac0:	subs	r7, r0, #0
   51ac4:	beq	51b30 <_ZdlPv@@Base+0x7d4>
   51ac8:	ldr	r4, [sp, #4]
   51acc:	cmp	r4, #0
   51ad0:	beq	51ae0 <_ZdlPv@@Base+0x784>
   51ad4:	mov	r0, r8
   51ad8:	bl	527f8 <_ZdlPv@@Base+0x149c>
   51adc:	str	r0, [r4]
   51ae0:	mov	r0, r7
   51ae4:	add	sp, sp, #12
   51ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51aec:	add	r3, r6, #1
   51af0:	add	r0, r3, r9
   51af4:	str	r3, [sp]
   51af8:	bl	113d8 <_Znaj@plt>
   51afc:	mov	r2, r6
   51b00:	mov	r1, r4
   51b04:	mov	r7, r0
   51b08:	bl	1157c <memcpy@plt>
   51b0c:	ldr	r3, [sp]
   51b10:	mov	r2, #47	; 0x2f
   51b14:	strb	r2, [r7, r6]
   51b18:	mov	r6, r3
   51b1c:	b	51a44 <_ZdlPv@@Base+0x6e8>
   51b20:	ldr	r1, [pc, #56]	; 51b60 <_ZdlPv@@Base+0x804>
   51b24:	mov	r0, #97	; 0x61
   51b28:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   51b2c:	b	519d8 <_ZdlPv@@Base+0x67c>
   51b30:	mov	r7, #0
   51b34:	mov	r0, r7
   51b38:	add	sp, sp, #12
   51b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51b40:	ldr	r3, [sp, #4]
   51b44:	cmp	r3, #0
   51b48:	strne	r6, [r3]
   51b4c:	bne	51ae0 <_ZdlPv@@Base+0x784>
   51b50:	bl	11360 <free@plt>
   51b54:	b	51ae0 <_ZdlPv@@Base+0x784>
   51b58:	andeq	ip, r5, r4, ror #31
   51b5c:	andeq	r8, r5, ip, asr r4
   51b60:	andeq	lr, r5, r0, lsl r3
   51b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51b68:	cmp	r3, #0
   51b6c:	ldr	r8, [pc, #496]	; 51d64 <_ZdlPv@@Base+0xa08>
   51b70:	movne	r8, r3
   51b74:	mov	r9, r1
   51b78:	sub	sp, sp, #12
   51b7c:	mov	r5, r0
   51b80:	mov	r1, #114	; 0x72
   51b84:	mov	r0, r8
   51b88:	mov	sl, r2
   51b8c:	bl	116b4 <strchr@plt>
   51b90:	cmp	r9, #0
   51b94:	mov	r4, r0
   51b98:	beq	51cd8 <_ZdlPv@@Base+0x97c>
   51b9c:	ldr	r1, [pc, #452]	; 51d68 <_ZdlPv@@Base+0xa0c>
   51ba0:	mov	r0, r9
   51ba4:	bl	115f4 <strcmp@plt>
   51ba8:	cmp	r0, #0
   51bac:	beq	51cd8 <_ZdlPv@@Base+0x97c>
   51bb0:	cmp	r4, #0
   51bb4:	beq	51ca4 <_ZdlPv@@Base+0x948>
   51bb8:	ldrb	r3, [r9]
   51bbc:	cmp	r3, #47	; 0x2f
   51bc0:	beq	51ca4 <_ZdlPv@@Base+0x948>
   51bc4:	ldr	r4, [r5]
   51bc8:	ldrb	r3, [r4]
   51bcc:	cmp	r3, #0
   51bd0:	beq	51ca4 <_ZdlPv@@Base+0x948>
   51bd4:	mov	r0, r9
   51bd8:	bl	115a0 <strlen@plt>
   51bdc:	str	sl, [sp, #4]
   51be0:	add	fp, r0, #1
   51be4:	b	51c80 <_ZdlPv@@Base+0x924>
   51be8:	cmp	r4, r5
   51bec:	sub	r6, r5, r4
   51bf0:	bcs	51c08 <_ZdlPv@@Base+0x8ac>
   51bf4:	ldrb	r1, [r5, #-1]
   51bf8:	ldr	r0, [pc, #364]	; 51d6c <_ZdlPv@@Base+0xa10>
   51bfc:	bl	116b4 <strchr@plt>
   51c00:	cmp	r0, #0
   51c04:	beq	51d14 <_ZdlPv@@Base+0x9b8>
   51c08:	add	r0, fp, r6
   51c0c:	bl	113d8 <_Znaj@plt>
   51c10:	mov	r2, r6
   51c14:	mov	r1, r4
   51c18:	mov	r7, r0
   51c1c:	bl	1157c <memcpy@plt>
   51c20:	mov	r1, r9
   51c24:	add	r0, r7, r6
   51c28:	bl	11444 <strcpy@plt>
   51c2c:	mov	r0, r7
   51c30:	bl	527f8 <_ZdlPv@@Base+0x149c>
   51c34:	mov	r4, r0
   51c38:	mov	r0, r7
   51c3c:	bl	114f8 <_ZdaPv@plt>
   51c40:	mov	r1, r8
   51c44:	mov	r0, r4
   51c48:	bl	11648 <fopen64@plt>
   51c4c:	subs	r6, r0, #0
   51c50:	bne	51d48 <_ZdlPv@@Base+0x9ec>
   51c54:	bl	1160c <__errno_location@plt>
   51c58:	mov	r7, r0
   51c5c:	mov	r0, r4
   51c60:	ldr	r4, [r7]
   51c64:	bl	11360 <free@plt>
   51c68:	cmp	r4, #2
   51c6c:	bne	51d40 <_ZdlPv@@Base+0x9e4>
   51c70:	ldrb	r3, [r5]
   51c74:	cmp	r3, #0
   51c78:	beq	51d40 <_ZdlPv@@Base+0x9e4>
   51c7c:	add	r4, r5, #1
   51c80:	mov	r1, #58	; 0x3a
   51c84:	mov	r0, r4
   51c88:	bl	116b4 <strchr@plt>
   51c8c:	subs	r5, r0, #0
   51c90:	bne	51be8 <_ZdlPv@@Base+0x88c>
   51c94:	mov	r0, r4
   51c98:	bl	115a0 <strlen@plt>
   51c9c:	add	r5, r4, r0
   51ca0:	b	51be8 <_ZdlPv@@Base+0x88c>
   51ca4:	mov	r1, r8
   51ca8:	mov	r0, r9
   51cac:	bl	11648 <fopen64@plt>
   51cb0:	subs	r6, r0, #0
   51cb4:	beq	51ccc <_ZdlPv@@Base+0x970>
   51cb8:	cmp	sl, #0
   51cbc:	beq	51ccc <_ZdlPv@@Base+0x970>
   51cc0:	mov	r0, r9
   51cc4:	bl	527f8 <_ZdlPv@@Base+0x149c>
   51cc8:	str	r0, [sl]
   51ccc:	mov	r0, r6
   51cd0:	add	sp, sp, #12
   51cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51cd8:	cmp	sl, #0
   51cdc:	beq	51cf8 <_ZdlPv@@Base+0x99c>
   51ce0:	ldr	r3, [pc, #136]	; 51d70 <_ZdlPv@@Base+0xa14>
   51ce4:	cmp	r4, #0
   51ce8:	ldr	r0, [pc, #132]	; 51d74 <_ZdlPv@@Base+0xa18>
   51cec:	moveq	r0, r3
   51cf0:	bl	527f8 <_ZdlPv@@Base+0x149c>
   51cf4:	str	r0, [sl]
   51cf8:	cmp	r4, #0
   51cfc:	ldrne	r3, [pc, #116]	; 51d78 <_ZdlPv@@Base+0xa1c>
   51d00:	ldreq	r3, [pc, #116]	; 51d7c <_ZdlPv@@Base+0xa20>
   51d04:	ldr	r6, [r3]
   51d08:	mov	r0, r6
   51d0c:	add	sp, sp, #12
   51d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51d14:	add	sl, r6, #1
   51d18:	add	r0, sl, fp
   51d1c:	bl	113d8 <_Znaj@plt>
   51d20:	mov	r2, r6
   51d24:	mov	r1, r4
   51d28:	mov	r7, r0
   51d2c:	bl	1157c <memcpy@plt>
   51d30:	mov	r3, #47	; 0x2f
   51d34:	strb	r3, [r7, r6]
   51d38:	mov	r6, sl
   51d3c:	b	51c20 <_ZdlPv@@Base+0x8c4>
   51d40:	str	r4, [r7]
   51d44:	b	51ccc <_ZdlPv@@Base+0x970>
   51d48:	ldr	sl, [sp, #4]
   51d4c:	cmp	sl, #0
   51d50:	strne	r4, [sl]
   51d54:	bne	51ccc <_ZdlPv@@Base+0x970>
   51d58:	mov	r0, r4
   51d5c:	bl	11360 <free@plt>
   51d60:	b	51ccc <_ZdlPv@@Base+0x970>
   51d64:	andeq	r8, r5, ip, asr r4
   51d68:	andeq	r7, r5, r8, asr #22
   51d6c:	andeq	ip, r5, r4, ror #31
   51d70:	andeq	lr, r5, r0, asr #6
   51d74:	andeq	lr, r5, r8, lsr r3
   51d78:	andeq	r2, r8, r0, lsr #23
   51d7c:	andeq	r2, r8, ip, lsr #23
   51d80:	cmp	r1, r2
   51d84:	push	{r4, r5, r6, lr}
   51d88:	mov	r4, r0
   51d8c:	bge	51dbc <_ZdlPv@@Base+0xa60>
   51d90:	cmp	r0, #0
   51d94:	mov	r5, r3
   51d98:	mov	r4, r2
   51d9c:	beq	51da4 <_ZdlPv@@Base+0xa48>
   51da0:	bl	114f8 <_ZdaPv@plt>
   51da4:	cmp	r4, #0
   51da8:	beq	51dc4 <_ZdlPv@@Base+0xa68>
   51dac:	lsl	r0, r4, #1
   51db0:	str	r0, [r5]
   51db4:	pop	{r4, r5, r6, lr}
   51db8:	b	113d8 <_Znaj@plt>
   51dbc:	str	r1, [r3]
   51dc0:	pop	{r4, r5, r6, pc}
   51dc4:	str	r4, [r5]
   51dc8:	mov	r0, r4
   51dcc:	pop	{r4, r5, r6, pc}
   51dd0:	cmp	r1, r3
   51dd4:	push	{r4, r5, r6, r7, r8, lr}
   51dd8:	mov	r5, r0
   51ddc:	bge	51e44 <_ZdlPv@@Base+0xae8>
   51de0:	cmp	r3, #0
   51de4:	mov	r6, r2
   51de8:	mov	r4, r3
   51dec:	beq	51e20 <_ZdlPv@@Base+0xac4>
   51df0:	lsl	r0, r3, #1
   51df4:	ldr	r3, [sp, #24]
   51df8:	str	r0, [r3]
   51dfc:	bl	113d8 <_Znaj@plt>
   51e00:	cmp	r6, #0
   51e04:	cmpne	r4, r6
   51e08:	mov	r7, r0
   51e0c:	bgt	51e58 <_ZdlPv@@Base+0xafc>
   51e10:	cmp	r5, #0
   51e14:	bne	51e64 <_ZdlPv@@Base+0xb08>
   51e18:	mov	r0, r7
   51e1c:	pop	{r4, r5, r6, r7, r8, pc}
   51e20:	cmp	r0, #0
   51e24:	beq	51e2c <_ZdlPv@@Base+0xad0>
   51e28:	bl	114f8 <_ZdaPv@plt>
   51e2c:	ldr	r3, [sp, #24]
   51e30:	mov	ip, #0
   51e34:	mov	r7, ip
   51e38:	str	ip, [r3]
   51e3c:	mov	r0, r7
   51e40:	pop	{r4, r5, r6, r7, r8, pc}
   51e44:	ldr	r3, [sp, #24]
   51e48:	mov	r7, r0
   51e4c:	mov	r0, r7
   51e50:	str	r1, [r3]
   51e54:	pop	{r4, r5, r6, r7, r8, pc}
   51e58:	mov	r2, r6
   51e5c:	mov	r1, r5
   51e60:	bl	1157c <memcpy@plt>
   51e64:	mov	r0, r5
   51e68:	bl	114f8 <_ZdaPv@plt>
   51e6c:	mov	r0, r7
   51e70:	pop	{r4, r5, r6, r7, r8, pc}
   51e74:	mov	r2, #0
   51e78:	str	r2, [r0]
   51e7c:	str	r2, [r0, #4]
   51e80:	str	r2, [r0, #8]
   51e84:	bx	lr
   51e88:	push	{r4, r5, r6, lr}
   51e8c:	subs	r5, r2, #0
   51e90:	mov	r4, r0
   51e94:	str	r2, [r0, #4]
   51e98:	mov	r6, r1
   51e9c:	blt	51ed0 <_ZdlPv@@Base+0xb74>
   51ea0:	streq	r5, [r0, #8]
   51ea4:	streq	r5, [r0]
   51ea8:	beq	51ec8 <_ZdlPv@@Base+0xb6c>
   51eac:	lsl	r0, r5, #1
   51eb0:	str	r0, [r4, #8]
   51eb4:	bl	113d8 <_Znaj@plt>
   51eb8:	mov	r2, r5
   51ebc:	mov	r1, r6
   51ec0:	str	r0, [r4]
   51ec4:	bl	1157c <memcpy@plt>
   51ec8:	mov	r0, r4
   51ecc:	pop	{r4, r5, r6, pc}
   51ed0:	ldr	r1, [pc, #8]	; 51ee0 <_ZdlPv@@Base+0xb84>
   51ed4:	mov	r0, #87	; 0x57
   51ed8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   51edc:	b	51eac <_ZdlPv@@Base+0xb50>
   51ee0:	andeq	lr, r5, r8, asr #6
   51ee4:	push	{r4, r5, r6, lr}
   51ee8:	subs	r5, r1, #0
   51eec:	mov	r4, r0
   51ef0:	streq	r5, [r0, #4]
   51ef4:	streq	r5, [r0]
   51ef8:	streq	r5, [r0, #8]
   51efc:	beq	51f40 <_ZdlPv@@Base+0xbe4>
   51f00:	mov	r0, r5
   51f04:	bl	115a0 <strlen@plt>
   51f08:	cmp	r0, #0
   51f0c:	str	r0, [r4, #4]
   51f10:	streq	r0, [r4, #8]
   51f14:	streq	r0, [r4]
   51f18:	beq	51f40 <_ZdlPv@@Base+0xbe4>
   51f1c:	lsl	r0, r0, #1
   51f20:	str	r0, [r4, #8]
   51f24:	bl	113d8 <_Znaj@plt>
   51f28:	ldr	r2, [r4, #4]
   51f2c:	cmp	r2, #0
   51f30:	str	r0, [r4]
   51f34:	beq	51f40 <_ZdlPv@@Base+0xbe4>
   51f38:	mov	r1, r5
   51f3c:	bl	1157c <memcpy@plt>
   51f40:	mov	r0, r4
   51f44:	pop	{r4, r5, r6, pc}
   51f48:	push	{r4, r5, r6, lr}
   51f4c:	mov	r4, r0
   51f50:	mov	r3, #1
   51f54:	mov	r0, #2
   51f58:	str	r3, [r4, #4]
   51f5c:	str	r0, [r4, #8]
   51f60:	mov	r5, r1
   51f64:	bl	113d8 <_Znaj@plt>
   51f68:	str	r0, [r4]
   51f6c:	strb	r5, [r0]
   51f70:	mov	r0, r4
   51f74:	pop	{r4, r5, r6, pc}
   51f78:	push	{r4, r5, r6, lr}
   51f7c:	mov	r4, r0
   51f80:	ldr	r0, [r1, #4]
   51f84:	cmp	r0, #0
   51f88:	str	r0, [r4, #4]
   51f8c:	streq	r0, [r4, #8]
   51f90:	streq	r0, [r4]
   51f94:	beq	51fb8 <_ZdlPv@@Base+0xc5c>
   51f98:	lsl	r0, r0, #1
   51f9c:	str	r0, [r4, #8]
   51fa0:	mov	r5, r1
   51fa4:	bl	113d8 <_Znaj@plt>
   51fa8:	ldr	r2, [r4, #4]
   51fac:	cmp	r2, #0
   51fb0:	str	r0, [r4]
   51fb4:	bne	51fc0 <_ZdlPv@@Base+0xc64>
   51fb8:	mov	r0, r4
   51fbc:	pop	{r4, r5, r6, pc}
   51fc0:	ldr	r1, [r5]
   51fc4:	bl	1157c <memcpy@plt>
   51fc8:	mov	r0, r4
   51fcc:	pop	{r4, r5, r6, pc}
   51fd0:	push	{r4, lr}
   51fd4:	mov	r4, r0
   51fd8:	ldr	r0, [r0]
   51fdc:	cmp	r0, #0
   51fe0:	beq	51fe8 <_ZdlPv@@Base+0xc8c>
   51fe4:	bl	114f8 <_ZdaPv@plt>
   51fe8:	mov	r0, r4
   51fec:	pop	{r4, pc}
   51ff0:	push	{r4, r5, r6, lr}
   51ff4:	add	r3, r0, #8
   51ff8:	ldr	r2, [r1, #4]
   51ffc:	mov	r4, r0
   52000:	mov	r5, r1
   52004:	ldr	r1, [r0, #8]
   52008:	ldr	r0, [r0]
   5200c:	bl	51d80 <_ZdlPv@@Base+0xa24>
   52010:	ldr	r2, [r5, #4]
   52014:	cmp	r2, #0
   52018:	stm	r4, {r0, r2}
   5201c:	bne	52028 <_ZdlPv@@Base+0xccc>
   52020:	mov	r0, r4
   52024:	pop	{r4, r5, r6, pc}
   52028:	ldr	r1, [r5]
   5202c:	bl	1157c <memcpy@plt>
   52030:	mov	r0, r4
   52034:	pop	{r4, r5, r6, pc}
   52038:	push	{r4, r5, r6, r7, r8, lr}
   5203c:	subs	r7, r1, #0
   52040:	mov	r4, r0
   52044:	ldr	r6, [r0]
   52048:	beq	52080 <_ZdlPv@@Base+0xd24>
   5204c:	mov	r0, r7
   52050:	bl	115a0 <strlen@plt>
   52054:	add	r3, r4, #8
   52058:	ldr	r1, [r4, #8]
   5205c:	mov	r5, r0
   52060:	mov	r2, r0
   52064:	mov	r0, r6
   52068:	bl	51d80 <_ZdlPv@@Base+0xa24>
   5206c:	cmp	r5, #0
   52070:	stm	r4, {r0, r5}
   52074:	bne	520a8 <_ZdlPv@@Base+0xd4c>
   52078:	mov	r0, r4
   5207c:	pop	{r4, r5, r6, r7, r8, pc}
   52080:	cmp	r6, #0
   52084:	beq	52090 <_ZdlPv@@Base+0xd34>
   52088:	mov	r0, r6
   5208c:	bl	114f8 <_ZdaPv@plt>
   52090:	mov	r3, #0
   52094:	str	r3, [r4, #4]
   52098:	str	r3, [r4]
   5209c:	str	r3, [r4, #8]
   520a0:	mov	r0, r4
   520a4:	pop	{r4, r5, r6, r7, r8, pc}
   520a8:	mov	r2, r5
   520ac:	mov	r1, r7
   520b0:	bl	1157c <memcpy@plt>
   520b4:	mov	r0, r4
   520b8:	pop	{r4, r5, r6, r7, r8, pc}
   520bc:	push	{r4, r5, r6, lr}
   520c0:	add	r3, r0, #8
   520c4:	mov	r4, r0
   520c8:	mov	r5, r1
   520cc:	mov	r2, #1
   520d0:	ldr	r1, [r0, #8]
   520d4:	ldr	r0, [r0]
   520d8:	bl	51d80 <_ZdlPv@@Base+0xa24>
   520dc:	mov	r2, #1
   520e0:	str	r2, [r4, #4]
   520e4:	mov	r3, r0
   520e8:	str	r0, [r4]
   520ec:	mov	r0, r4
   520f0:	strb	r5, [r3]
   520f4:	pop	{r4, r5, r6, pc}
   520f8:	push	{r4, r5, r6, lr}
   520fc:	mov	r5, r0
   52100:	ldr	r0, [r0]
   52104:	mov	r4, r1
   52108:	cmp	r0, #0
   5210c:	beq	52114 <_ZdlPv@@Base+0xdb8>
   52110:	bl	114f8 <_ZdaPv@plt>
   52114:	ldrd	r0, [r4]
   52118:	ldr	r2, [r4, #8]
   5211c:	mov	r3, #0
   52120:	strd	r0, [r5]
   52124:	str	r2, [r5, #8]
   52128:	str	r3, [r4]
   5212c:	str	r3, [r4, #4]
   52130:	str	r3, [r4, #8]
   52134:	pop	{r4, r5, r6, pc}
   52138:	mov	r1, r0
   5213c:	push	{r4, lr}
   52140:	mov	r4, r0
   52144:	sub	sp, sp, #8
   52148:	ldr	r2, [r0, #4]
   5214c:	ldr	r0, [r1], #8
   52150:	add	r3, r2, #1
   52154:	str	r1, [sp]
   52158:	ldr	r1, [r4, #8]
   5215c:	bl	51dd0 <_ZdlPv@@Base+0xa74>
   52160:	str	r0, [r4]
   52164:	add	sp, sp, #8
   52168:	pop	{r4, pc}
   5216c:	push	{r4, r5, r6, r7, lr}
   52170:	subs	r5, r1, #0
   52174:	sub	sp, sp, #12
   52178:	mov	r4, r0
   5217c:	beq	521b8 <_ZdlPv@@Base+0xe5c>
   52180:	mov	r0, r5
   52184:	bl	115a0 <strlen@plt>
   52188:	ldr	r3, [r4, #4]
   5218c:	ldr	r1, [r4, #8]
   52190:	add	r6, r0, r3
   52194:	cmp	r1, r6
   52198:	mov	r7, r0
   5219c:	ldr	r0, [r4]
   521a0:	blt	521c4 <_ZdlPv@@Base+0xe68>
   521a4:	mov	r2, r7
   521a8:	mov	r1, r5
   521ac:	add	r0, r0, r3
   521b0:	bl	1157c <memcpy@plt>
   521b4:	str	r6, [r4, #4]
   521b8:	mov	r0, r4
   521bc:	add	sp, sp, #12
   521c0:	pop	{r4, r5, r6, r7, pc}
   521c4:	add	ip, r4, #8
   521c8:	mov	r2, r3
   521cc:	str	ip, [sp]
   521d0:	mov	r3, r6
   521d4:	bl	51dd0 <_ZdlPv@@Base+0xa74>
   521d8:	ldr	r3, [r4, #4]
   521dc:	str	r0, [r4]
   521e0:	b	521a4 <_ZdlPv@@Base+0xe48>
   521e4:	ldr	r2, [r1, #4]
   521e8:	push	{r4, r5, r6, lr}
   521ec:	cmp	r2, #0
   521f0:	sub	sp, sp, #8
   521f4:	mov	r4, r0
   521f8:	beq	52228 <_ZdlPv@@Base+0xecc>
   521fc:	ldr	r3, [r0, #4]
   52200:	mov	r5, r1
   52204:	ldr	r1, [r0, #8]
   52208:	add	r6, r2, r3
   5220c:	cmp	r1, r6
   52210:	ldr	r0, [r0]
   52214:	blt	52234 <_ZdlPv@@Base+0xed8>
   52218:	ldr	r1, [r5]
   5221c:	add	r0, r0, r3
   52220:	bl	1157c <memcpy@plt>
   52224:	str	r6, [r4, #4]
   52228:	mov	r0, r4
   5222c:	add	sp, sp, #8
   52230:	pop	{r4, r5, r6, pc}
   52234:	add	ip, r4, #8
   52238:	mov	r2, r3
   5223c:	str	ip, [sp]
   52240:	mov	r3, r6
   52244:	bl	51dd0 <_ZdlPv@@Base+0xa74>
   52248:	ldr	r3, [r4, #4]
   5224c:	ldr	r2, [r5, #4]
   52250:	str	r0, [r4]
   52254:	add	r0, r0, r3
   52258:	ldr	r1, [r5]
   5225c:	bl	1157c <memcpy@plt>
   52260:	str	r6, [r4, #4]
   52264:	b	52228 <_ZdlPv@@Base+0xecc>
   52268:	push	{r4, r5, r6, r7, lr}
   5226c:	subs	r5, r2, #0
   52270:	sub	sp, sp, #12
   52274:	ble	522ac <_ZdlPv@@Base+0xf50>
   52278:	ldr	r3, [r0, #4]
   5227c:	mov	r7, r1
   52280:	ldr	r1, [r0, #8]
   52284:	add	r6, r3, r5
   52288:	cmp	r1, r6
   5228c:	mov	r4, r0
   52290:	ldr	r0, [r0]
   52294:	blt	522b4 <_ZdlPv@@Base+0xf58>
   52298:	mov	r2, r5
   5229c:	mov	r1, r7
   522a0:	add	r0, r0, r3
   522a4:	bl	1157c <memcpy@plt>
   522a8:	str	r6, [r4, #4]
   522ac:	add	sp, sp, #12
   522b0:	pop	{r4, r5, r6, r7, pc}
   522b4:	add	ip, r4, #8
   522b8:	mov	r2, r3
   522bc:	str	ip, [sp]
   522c0:	mov	r3, r6
   522c4:	bl	51dd0 <_ZdlPv@@Base+0xa74>
   522c8:	ldr	r3, [r4, #4]
   522cc:	str	r0, [r4]
   522d0:	b	52298 <_ZdlPv@@Base+0xf3c>
   522d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   522d8:	mov	r5, r2
   522dc:	ldr	r6, [sp, #32]
   522e0:	mov	r4, r0
   522e4:	cmp	r2, #0
   522e8:	cmpge	r6, #0
   522ec:	mov	r8, r1
   522f0:	mov	r7, r3
   522f4:	blt	52318 <_ZdlPv@@Base+0xfbc>
   522f8:	add	r0, r5, r6
   522fc:	cmp	r0, #0
   52300:	str	r0, [r4, #4]
   52304:	bne	52334 <_ZdlPv@@Base+0xfd8>
   52308:	str	r0, [r4, #8]
   5230c:	str	r0, [r4]
   52310:	mov	r0, r4
   52314:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52318:	mov	r0, #215	; 0xd7
   5231c:	ldr	r1, [pc, #104]	; 5238c <_ZdlPv@@Base+0x1030>
   52320:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   52324:	add	r0, r5, r6
   52328:	cmp	r0, #0
   5232c:	str	r0, [r4, #4]
   52330:	beq	52308 <_ZdlPv@@Base+0xfac>
   52334:	lsl	r0, r0, #1
   52338:	str	r0, [r4, #8]
   5233c:	bl	113d8 <_Znaj@plt>
   52340:	cmp	r5, #0
   52344:	mov	r9, r0
   52348:	str	r0, [r4]
   5234c:	beq	52378 <_ZdlPv@@Base+0x101c>
   52350:	mov	r1, r8
   52354:	mov	r2, r5
   52358:	bl	1157c <memcpy@plt>
   5235c:	cmp	r6, #0
   52360:	beq	52310 <_ZdlPv@@Base+0xfb4>
   52364:	mov	r2, r6
   52368:	mov	r1, r7
   5236c:	add	r0, r9, r5
   52370:	bl	1157c <memcpy@plt>
   52374:	b	52310 <_ZdlPv@@Base+0xfb4>
   52378:	mov	r2, r6
   5237c:	mov	r1, r7
   52380:	bl	1157c <memcpy@plt>
   52384:	mov	r0, r4
   52388:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5238c:	andeq	lr, r5, r8, asr #6
   52390:	ldr	r2, [r0, #4]
   52394:	mov	r3, r0
   52398:	ldr	r0, [r1, #4]
   5239c:	push	{r4, lr}
   523a0:	cmp	r2, r0
   523a4:	bgt	523d4 <_ZdlPv@@Base+0x1078>
   523a8:	cmp	r2, #0
   523ac:	bne	523b8 <_ZdlPv@@Base+0x105c>
   523b0:	mov	r0, #1
   523b4:	pop	{r4, pc}
   523b8:	ldr	r1, [r1]
   523bc:	ldr	r0, [r3]
   523c0:	bl	11654 <memcmp@plt>
   523c4:	cmp	r0, #0
   523c8:	movgt	r0, #0
   523cc:	movle	r0, #1
   523d0:	pop	{r4, pc}
   523d4:	cmp	r0, #0
   523d8:	popeq	{r4, pc}
   523dc:	mov	r2, r0
   523e0:	ldr	r1, [r1]
   523e4:	ldr	r0, [r3]
   523e8:	bl	11654 <memcmp@plt>
   523ec:	lsr	r0, r0, #31
   523f0:	pop	{r4, pc}
   523f4:	ldr	r2, [r0, #4]
   523f8:	mov	r3, r0
   523fc:	ldr	r0, [r1, #4]
   52400:	push	{r4, lr}
   52404:	cmp	r2, r0
   52408:	bge	52438 <_ZdlPv@@Base+0x10dc>
   5240c:	cmp	r2, #0
   52410:	bne	5241c <_ZdlPv@@Base+0x10c0>
   52414:	mov	r0, #1
   52418:	pop	{r4, pc}
   5241c:	ldr	r1, [r1]
   52420:	ldr	r0, [r3]
   52424:	bl	11654 <memcmp@plt>
   52428:	cmp	r0, #0
   5242c:	movgt	r0, #0
   52430:	movle	r0, #1
   52434:	pop	{r4, pc}
   52438:	cmp	r0, #0
   5243c:	popeq	{r4, pc}
   52440:	mov	r2, r0
   52444:	ldr	r1, [r1]
   52448:	ldr	r0, [r3]
   5244c:	bl	11654 <memcmp@plt>
   52450:	lsr	r0, r0, #31
   52454:	pop	{r4, pc}
   52458:	mov	r3, r0
   5245c:	ldr	r2, [r1, #4]
   52460:	ldr	r0, [r0, #4]
   52464:	push	{r4, lr}
   52468:	cmp	r0, r2
   5246c:	blt	52498 <_ZdlPv@@Base+0x113c>
   52470:	cmp	r2, #0
   52474:	bne	52480 <_ZdlPv@@Base+0x1124>
   52478:	mov	r0, #1
   5247c:	pop	{r4, pc}
   52480:	ldr	r1, [r1]
   52484:	ldr	r0, [r3]
   52488:	bl	11654 <memcmp@plt>
   5248c:	mvn	r0, r0
   52490:	lsr	r0, r0, #31
   52494:	pop	{r4, pc}
   52498:	cmp	r0, #0
   5249c:	popeq	{r4, pc}
   524a0:	mov	r2, r0
   524a4:	ldr	r1, [r1]
   524a8:	ldr	r0, [r3]
   524ac:	bl	11654 <memcmp@plt>
   524b0:	cmp	r0, #0
   524b4:	movle	r0, #0
   524b8:	movgt	r0, #1
   524bc:	pop	{r4, pc}
   524c0:	mov	r3, r0
   524c4:	ldr	r2, [r1, #4]
   524c8:	ldr	r0, [r0, #4]
   524cc:	push	{r4, lr}
   524d0:	cmp	r0, r2
   524d4:	ble	52500 <_ZdlPv@@Base+0x11a4>
   524d8:	cmp	r2, #0
   524dc:	bne	524e8 <_ZdlPv@@Base+0x118c>
   524e0:	mov	r0, #1
   524e4:	pop	{r4, pc}
   524e8:	ldr	r1, [r1]
   524ec:	ldr	r0, [r3]
   524f0:	bl	11654 <memcmp@plt>
   524f4:	mvn	r0, r0
   524f8:	lsr	r0, r0, #31
   524fc:	pop	{r4, pc}
   52500:	cmp	r0, #0
   52504:	popeq	{r4, pc}
   52508:	mov	r2, r0
   5250c:	ldr	r1, [r1]
   52510:	ldr	r0, [r3]
   52514:	bl	11654 <memcmp@plt>
   52518:	cmp	r0, #0
   5251c:	movle	r0, #0
   52520:	movgt	r0, #1
   52524:	pop	{r4, pc}
   52528:	push	{r4, r5, lr}
   5252c:	subs	r5, r1, #0
   52530:	sub	sp, sp, #12
   52534:	mov	r4, r0
   52538:	blt	52554 <_ZdlPv@@Base+0x11f8>
   5253c:	ldr	r1, [r4, #8]
   52540:	cmp	r1, r5
   52544:	blt	5256c <_ZdlPv@@Base+0x1210>
   52548:	str	r5, [r4, #4]
   5254c:	add	sp, sp, #12
   52550:	pop	{r4, r5, pc}
   52554:	ldr	r1, [pc, #56]	; 52594 <_ZdlPv@@Base+0x1238>
   52558:	ldr	r0, [pc, #56]	; 52598 <_ZdlPv@@Base+0x123c>
   5255c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   52560:	ldr	r1, [r4, #8]
   52564:	cmp	r1, r5
   52568:	bge	52548 <_ZdlPv@@Base+0x11ec>
   5256c:	mov	r2, r4
   52570:	mov	r3, r5
   52574:	ldr	r0, [r2], #8
   52578:	str	r2, [sp]
   5257c:	ldr	r2, [r4, #4]
   52580:	bl	51dd0 <_ZdlPv@@Base+0xa74>
   52584:	str	r5, [r4, #4]
   52588:	str	r0, [r4]
   5258c:	add	sp, sp, #12
   52590:	pop	{r4, r5, pc}
   52594:	andeq	lr, r5, r8, asr #6
   52598:	andeq	r0, r0, r7, lsl #2
   5259c:	mov	r3, #0
   525a0:	str	r3, [r0, #4]
   525a4:	bx	lr
   525a8:	push	{r4, lr}
   525ac:	ldr	r4, [r0]
   525b0:	cmp	r4, #0
   525b4:	beq	525d4 <_ZdlPv@@Base+0x1278>
   525b8:	ldr	r2, [r0, #4]
   525bc:	mov	r0, r4
   525c0:	bl	11624 <memchr@plt>
   525c4:	cmp	r0, #0
   525c8:	beq	525d4 <_ZdlPv@@Base+0x1278>
   525cc:	sub	r0, r0, r4
   525d0:	pop	{r4, pc}
   525d4:	mvn	r0, #0
   525d8:	pop	{r4, pc}
   525dc:	push	{r4, r5, r6, lr}
   525e0:	ldrd	r4, [r0]
   525e4:	cmp	r5, #0
   525e8:	add	r0, r5, #1
   525ec:	ble	5264c <_ZdlPv@@Base+0x12f0>
   525f0:	add	r5, r4, r5
   525f4:	sub	r4, r4, #1
   525f8:	sub	r5, r5, #1
   525fc:	mov	r3, r4
   52600:	mov	r1, #0
   52604:	ldrb	r2, [r3, #1]!
   52608:	cmp	r2, #0
   5260c:	addeq	r1, r1, #1
   52610:	cmp	r3, r5
   52614:	bne	52604 <_ZdlPv@@Base+0x12a8>
   52618:	sub	r0, r0, r1
   5261c:	bl	11594 <malloc@plt>
   52620:	mov	r1, r0
   52624:	ldrb	r2, [r4, #1]!
   52628:	mov	r3, r1
   5262c:	cmp	r2, #0
   52630:	strbne	r2, [r3], #1
   52634:	movne	r1, r3
   52638:	cmp	r4, r5
   5263c:	bne	52624 <_ZdlPv@@Base+0x12c8>
   52640:	mov	r3, #0
   52644:	strb	r3, [r1]
   52648:	pop	{r4, r5, r6, pc}
   5264c:	bl	11594 <malloc@plt>
   52650:	mov	r1, r0
   52654:	b	52640 <_ZdlPv@@Base+0x12e4>
   52658:	push	{r4, r5, r6, lr}
   5265c:	ldr	r4, [r0, #4]
   52660:	ldr	lr, [r0]
   52664:	subs	r6, r4, #1
   52668:	popmi	{r4, r5, r6, pc}
   5266c:	ldrb	r3, [lr, r6]
   52670:	mov	r5, r0
   52674:	cmp	r3, #32
   52678:	bne	52750 <_ZdlPv@@Base+0x13f4>
   5267c:	add	r1, lr, r6
   52680:	mov	r2, r6
   52684:	b	52698 <_ZdlPv@@Base+0x133c>
   52688:	ldrb	ip, [r1, #-1]!
   5268c:	cmp	ip, #32
   52690:	bne	526c4 <_ZdlPv@@Base+0x1368>
   52694:	mov	r2, r3
   52698:	subs	r3, r2, #1
   5269c:	bcs	52688 <_ZdlPv@@Base+0x132c>
   526a0:	cmp	lr, #0
   526a4:	mov	r4, #0
   526a8:	str	r4, [r5, #4]
   526ac:	popeq	{r4, r5, r6, pc}
   526b0:	mov	r0, lr
   526b4:	bl	114f8 <_ZdaPv@plt>
   526b8:	str	r4, [r5]
   526bc:	str	r4, [r5, #8]
   526c0:	pop	{r4, r5, r6, pc}
   526c4:	cmp	r3, #0
   526c8:	beq	5276c <_ZdlPv@@Base+0x1410>
   526cc:	ldrb	r1, [lr]
   526d0:	cmp	r1, #32
   526d4:	bne	5273c <_ZdlPv@@Base+0x13e0>
   526d8:	add	r3, lr, r3
   526dc:	add	r2, lr, #1
   526e0:	mov	r4, r2
   526e4:	sub	ip, r3, r2
   526e8:	ldrb	r1, [r2], #1
   526ec:	cmp	r1, #32
   526f0:	beq	526e0 <_ZdlPv@@Base+0x1384>
   526f4:	cmp	r6, ip
   526f8:	popeq	{r4, r5, r6, pc}
   526fc:	cmp	ip, #0
   52700:	blt	526a0 <_ZdlPv@@Base+0x1344>
   52704:	add	r3, ip, #1
   52708:	str	r3, [r5, #4]
   5270c:	ldr	r0, [r5, #8]
   52710:	bl	113d8 <_Znaj@plt>
   52714:	mov	r1, r4
   52718:	ldr	r2, [r5, #4]
   5271c:	mov	r6, r0
   52720:	bl	1157c <memcpy@plt>
   52724:	ldr	r0, [r5]
   52728:	cmp	r0, #0
   5272c:	beq	52734 <_ZdlPv@@Base+0x13d8>
   52730:	bl	114f8 <_ZdaPv@plt>
   52734:	str	r6, [r5]
   52738:	pop	{r4, r5, r6, pc}
   5273c:	cmp	r4, r2
   52740:	popeq	{r4, r5, r6, pc}
   52744:	mov	r4, lr
   52748:	mov	ip, r3
   5274c:	b	52704 <_ZdlPv@@Base+0x13a8>
   52750:	cmp	r6, #0
   52754:	popeq	{r4, r5, r6, pc}
   52758:	ldrb	r3, [lr]
   5275c:	cmp	r3, #32
   52760:	popne	{r4, r5, r6, pc}
   52764:	mov	r3, r6
   52768:	b	526d8 <_ZdlPv@@Base+0x137c>
   5276c:	cmp	r6, #0
   52770:	bne	52744 <_ZdlPv@@Base+0x13e8>
   52774:	pop	{r4, r5, r6, pc}
   52778:	push	{r4, r5, r6, lr}
   5277c:	ldrd	r4, [r0]
   52780:	cmp	r5, #0
   52784:	pople	{r4, r5, r6, pc}
   52788:	add	r5, r4, r5
   5278c:	mov	r6, r1
   52790:	sub	r5, r5, #1
   52794:	sub	r4, r4, #1
   52798:	ldrb	r0, [r4, #1]!
   5279c:	mov	r1, r6
   527a0:	bl	114a4 <putc@plt>
   527a4:	cmp	r4, r5
   527a8:	bne	52798 <_ZdlPv@@Base+0x143c>
   527ac:	pop	{r4, r5, r6, pc}
   527b0:	push	{r4, r5, lr}
   527b4:	sub	sp, sp, #12
   527b8:	ldr	r5, [pc, #48]	; 527f0 <_ZdlPv@@Base+0x1494>
   527bc:	mov	r4, r0
   527c0:	str	r1, [sp]
   527c4:	ldr	r3, [pc, #40]	; 527f4 <_ZdlPv@@Base+0x1498>
   527c8:	mov	r2, #12
   527cc:	mov	r0, r5
   527d0:	mov	r1, #1
   527d4:	bl	11660 <__sprintf_chk@plt>
   527d8:	mov	r1, r5
   527dc:	mov	r0, r4
   527e0:	bl	51ee4 <_ZdlPv@@Base+0xb88>
   527e4:	mov	r0, r4
   527e8:	add	sp, sp, #12
   527ec:	pop	{r4, r5, pc}
   527f0:	andeq	r6, r8, r0, lsl #25
   527f4:	andeq	fp, r5, r0, ror #22
   527f8:	subs	r1, r0, #0
   527fc:	beq	52828 <_ZdlPv@@Base+0x14cc>
   52800:	push	{r4, r5, r6, lr}
   52804:	mov	r4, r1
   52808:	bl	115a0 <strlen@plt>
   5280c:	add	r5, r0, #1
   52810:	mov	r0, r5
   52814:	bl	11594 <malloc@plt>
   52818:	mov	r2, r5
   5281c:	mov	r1, r4
   52820:	bl	1157c <memcpy@plt>
   52824:	pop	{r4, r5, r6, pc}
   52828:	mov	r0, r1
   5282c:	bx	lr
   52830:	subs	r3, r1, #0
   52834:	push	{r4, lr}
   52838:	mov	r4, r0
   5283c:	beq	5285c <_ZdlPv@@Base+0x1500>
   52840:	ldrb	r3, [r3]
   52844:	cmp	r3, #0
   52848:	beq	52858 <_ZdlPv@@Base+0x14fc>
   5284c:	bl	5286c <_ZdlPv@@Base+0x1510>
   52850:	mov	r0, r4
   52854:	pop	{r4, pc}
   52858:	ldr	r3, [pc, #8]	; 52868 <_ZdlPv@@Base+0x150c>
   5285c:	str	r3, [r4]
   52860:	mov	r0, r4
   52864:	pop	{r4, pc}
   52868:	andeq	r8, r5, r4, asr #14
   5286c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52870:	sub	sp, sp, #20
   52874:	ldr	r8, [pc, #788]	; 52b90 <_ZdlPv@@Base+0x1834>
   52878:	ldr	r3, [pc, #788]	; 52b94 <_ZdlPv@@Base+0x1838>
   5287c:	str	r0, [sp]
   52880:	ldr	r4, [r8]
   52884:	ldr	r3, [r3]
   52888:	cmp	r4, #0
   5288c:	mov	r5, r1
   52890:	str	r2, [sp, #4]
   52894:	str	r3, [sp, #12]
   52898:	beq	52b10 <_ZdlPv@@Base+0x17b4>
   5289c:	ldr	r9, [r8, #4]
   528a0:	ldrb	r7, [r5]
   528a4:	cmp	r7, #0
   528a8:	moveq	sl, r4
   528ac:	beq	528cc <_ZdlPv@@Base+0x1570>
   528b0:	ldrb	r2, [r5, #1]
   528b4:	cmp	r2, #0
   528b8:	bne	52ae8 <_ZdlPv@@Base+0x178c>
   528bc:	mov	r1, r9
   528c0:	mov	r0, r7
   528c4:	bl	11390 <__aeabi_uidivmod@plt>
   528c8:	add	sl, r4, r1, lsl #2
   528cc:	sub	r6, r9, #-1073741823	; 0xc0000001
   528d0:	lsl	r6, r6, #2
   528d4:	b	528f8 <_ZdlPv@@Base+0x159c>
   528d8:	mov	r1, fp
   528dc:	mov	r0, r5
   528e0:	bl	115f4 <strcmp@plt>
   528e4:	cmp	r0, #0
   528e8:	beq	52ac4 <_ZdlPv@@Base+0x1768>
   528ec:	cmp	sl, r4
   528f0:	addeq	sl, sl, r6
   528f4:	subne	sl, sl, #4
   528f8:	ldr	fp, [sl]
   528fc:	cmp	fp, #0
   52900:	bne	528d8 <_ZdlPv@@Base+0x157c>
   52904:	ldr	r3, [sp, #4]
   52908:	cmp	r3, #2
   5290c:	beq	52ac4 <_ZdlPv@@Base+0x1768>
   52910:	ldr	r3, [r8, #8]
   52914:	sub	r2, r9, #1
   52918:	cmp	r2, r3
   5291c:	ble	52944 <_ZdlPv@@Base+0x15e8>
   52920:	vmov	s15, r9
   52924:	vldr	d6, [pc, #604]	; 52b88 <_ZdlPv@@Base+0x182c>
   52928:	vcvt.f64.s32	d7, s15
   5292c:	vmul.f64	d7, d7, d6
   52930:	vmov	s13, r3
   52934:	vcvt.f64.s32	d6, s13
   52938:	vcmpe.f64	d6, d7
   5293c:	vmrs	APSR_nzcv, fpscr
   52940:	blt	52a34 <_ZdlPv@@Base+0x16d8>
   52944:	ldr	r3, [pc, #588]	; 52b98 <_ZdlPv@@Base+0x183c>
   52948:	cmp	r9, r3
   5294c:	bls	52b6c <_ZdlPv@@Base+0x1810>
   52950:	ldr	sl, [pc, #580]	; 52b9c <_ZdlPv@@Base+0x1840>
   52954:	ldr	r3, [pc, #580]	; 52ba0 <_ZdlPv@@Base+0x1844>
   52958:	b	5297c <_ZdlPv@@Base+0x1620>
   5295c:	cmp	r3, #0
   52960:	bne	52978 <_ZdlPv@@Base+0x161c>
   52964:	ldr	r2, [pc, #568]	; 52ba4 <_ZdlPv@@Base+0x1848>
   52968:	ldr	r0, [pc, #568]	; 52ba8 <_ZdlPv@@Base+0x184c>
   5296c:	mov	r3, r2
   52970:	mov	r1, r2
   52974:	bl	2a00c <__printf_chk@plt+0x1894c>
   52978:	ldr	r3, [sl], #4
   5297c:	cmp	r3, r9
   52980:	bls	5295c <_ZdlPv@@Base+0x1600>
   52984:	cmn	r3, #-536870910	; 0xe0000002
   52988:	lslls	r0, r3, #2
   5298c:	mvnhi	r0, #0
   52990:	mov	r2, #0
   52994:	str	r3, [r8, #4]
   52998:	str	r2, [r8, #8]
   5299c:	bl	113d8 <_Znaj@plt>
   529a0:	ldr	r3, [r8, #4]
   529a4:	cmp	r3, #0
   529a8:	movgt	r2, #0
   529ac:	addgt	r3, r0, r3, lsl #2
   529b0:	str	r0, [r8]
   529b4:	subgt	r3, r3, #4
   529b8:	subgt	r0, r0, #4
   529bc:	ble	529cc <_ZdlPv@@Base+0x1670>
   529c0:	str	r2, [r0, #4]!
   529c4:	cmp	r3, r0
   529c8:	bne	529c0 <_ZdlPv@@Base+0x1664>
   529cc:	adds	r6, r4, r6
   529d0:	bcs	529ec <_ZdlPv@@Base+0x1690>
   529d4:	ldr	r1, [r6], #-4
   529d8:	mov	r2, #1
   529dc:	add	r0, sp, #8
   529e0:	bl	52830 <_ZdlPv@@Base+0x14d4>
   529e4:	cmp	r6, r4
   529e8:	bcs	529d4 <_ZdlPv@@Base+0x1678>
   529ec:	mov	r0, r4
   529f0:	bl	114f8 <_ZdaPv@plt>
   529f4:	ldr	r4, [r8, #4]
   529f8:	mov	r0, r7
   529fc:	mov	r1, r4
   52a00:	bl	11390 <__aeabi_uidivmod@plt>
   52a04:	ldr	r2, [r8]
   52a08:	sub	r0, r4, #-1073741823	; 0xc0000001
   52a0c:	lsl	r0, r0, #2
   52a10:	add	sl, r2, r1, lsl #2
   52a14:	b	52a24 <_ZdlPv@@Base+0x16c8>
   52a18:	cmp	r2, sl
   52a1c:	addeq	sl, r2, r0
   52a20:	subne	sl, sl, #4
   52a24:	ldr	r3, [sl]
   52a28:	cmp	r3, #0
   52a2c:	bne	52a18 <_ZdlPv@@Base+0x16bc>
   52a30:	ldr	r3, [r8, #8]
   52a34:	ldr	r2, [sp, #4]
   52a38:	add	r3, r3, #1
   52a3c:	cmp	r2, #1
   52a40:	str	r3, [r8, #8]
   52a44:	beq	52b5c <_ZdlPv@@Base+0x1800>
   52a48:	mov	r0, r5
   52a4c:	bl	115a0 <strlen@plt>
   52a50:	ldr	r3, [r8, #12]
   52a54:	cmp	r3, #0
   52a58:	add	r4, r0, #1
   52a5c:	beq	52a6c <_ZdlPv@@Base+0x1710>
   52a60:	ldr	r2, [r8, #16]
   52a64:	cmp	r4, r2
   52a68:	ble	52a90 <_ZdlPv@@Base+0x1734>
   52a6c:	cmp	r4, #1024	; 0x400
   52a70:	movls	r0, #1024	; 0x400
   52a74:	movhi	r3, r4
   52a78:	movls	r3, r0
   52a7c:	movhi	r0, r4
   52a80:	str	r3, [r8, #16]
   52a84:	bl	113d8 <_Znaj@plt>
   52a88:	mov	r3, r0
   52a8c:	str	r0, [r8, #12]
   52a90:	mov	r1, r5
   52a94:	mov	r0, r3
   52a98:	bl	11444 <strcpy@plt>
   52a9c:	ldrd	r2, [r8, #12]
   52aa0:	ldr	r1, [sp]
   52aa4:	str	r2, [sl]
   52aa8:	str	r2, [r1]
   52aac:	ldr	r2, [r8, #12]
   52ab0:	sub	r3, r3, r4
   52ab4:	add	r4, r2, r4
   52ab8:	str	r4, [r8, #12]
   52abc:	str	r3, [r8, #16]
   52ac0:	b	52acc <_ZdlPv@@Base+0x1770>
   52ac4:	ldr	r3, [sp]
   52ac8:	str	fp, [r3]
   52acc:	ldr	r3, [pc, #192]	; 52b94 <_ZdlPv@@Base+0x1838>
   52ad0:	ldr	r2, [sp, #12]
   52ad4:	ldr	r3, [r3]
   52ad8:	cmp	r2, r3
   52adc:	bne	52b80 <_ZdlPv@@Base+0x1824>
   52ae0:	add	sp, sp, #20
   52ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52ae8:	ldrb	r3, [r5, #2]
   52aec:	add	r7, r2, r7, lsl #7
   52af0:	add	r2, r5, #2
   52af4:	cmp	r3, #0
   52af8:	beq	528bc <_ZdlPv@@Base+0x1560>
   52afc:	add	r7, r3, r7, lsl #4
   52b00:	ldrb	r3, [r2, #1]!
   52b04:	cmp	r3, #0
   52b08:	bne	52afc <_ZdlPv@@Base+0x17a0>
   52b0c:	b	528bc <_ZdlPv@@Base+0x1560>
   52b10:	mov	r3, #101	; 0x65
   52b14:	mov	r0, #404	; 0x194
   52b18:	str	r3, [r8, #4]
   52b1c:	bl	113d8 <_Znaj@plt>
   52b20:	ldr	r9, [r8, #4]
   52b24:	cmp	r9, #0
   52b28:	movgt	r1, #0
   52b2c:	addgt	r2, r0, r9, lsl #2
   52b30:	mov	r4, r0
   52b34:	str	r0, [r8]
   52b38:	subgt	r2, r2, #4
   52b3c:	subgt	r3, r0, #4
   52b40:	ble	52b50 <_ZdlPv@@Base+0x17f4>
   52b44:	str	r1, [r3, #4]!
   52b48:	cmp	r2, r3
   52b4c:	bne	52b44 <_ZdlPv@@Base+0x17e8>
   52b50:	mov	r3, #0
   52b54:	str	r3, [r8, #8]
   52b58:	b	528a0 <_ZdlPv@@Base+0x1544>
   52b5c:	ldr	r3, [sp]
   52b60:	str	r5, [sl]
   52b64:	str	r5, [r3]
   52b68:	b	52acc <_ZdlPv@@Base+0x1770>
   52b6c:	ldr	r2, [pc, #56]	; 52bac <_ZdlPv@@Base+0x1850>
   52b70:	mov	r3, #0
   52b74:	ldr	r0, [pc, #52]	; 52bb0 <_ZdlPv@@Base+0x1854>
   52b78:	strd	r2, [r8, #4]
   52b7c:	b	5299c <_ZdlPv@@Base+0x1640>
   52b80:	bl	1148c <__stack_chk_fail@plt>
   52b84:	nop			; (mov r0, r0)
   52b88:	teqcc	r3, #-872415232	; 0xcc000000
   52b8c:	svccc	0x00d33333
   52b90:	andeq	r6, r8, ip, lsl #25
   52b94:	andeq	ip, r7, r0, lsl sp
   52b98:	strdeq	r0, [r0], -r6
   52b9c:	andeq	lr, r5, r8, ror r3
   52ba0:	strdeq	r0, [r0], -r1
   52ba4:	andeq	r6, r8, r0, lsr #15
   52ba8:			; <UNDEFINED> instruction: 0x0005e3b0
   52bac:	strdeq	r0, [r0], -r7
   52bb0:	ldrdeq	r0, [r0], -ip
   52bb4:	push	{r4, r5, r6, r7, lr}
   52bb8:	sub	sp, sp, #12
   52bbc:	ldr	r5, [pc, #140]	; 52c50 <_ZdlPv@@Base+0x18f4>
   52bc0:	mov	r6, r1
   52bc4:	mov	r7, r0
   52bc8:	ldr	r3, [r5]
   52bcc:	str	r3, [sp, #4]
   52bd0:	bl	115a0 <strlen@plt>
   52bd4:	mov	r4, r0
   52bd8:	mov	r0, r6
   52bdc:	bl	115a0 <strlen@plt>
   52be0:	add	r0, r4, r0
   52be4:	add	r0, r0, #1
   52be8:	bl	113d8 <_Znaj@plt>
   52bec:	mov	r1, r7
   52bf0:	mov	r4, r0
   52bf4:	bl	113b4 <stpcpy@plt>
   52bf8:	mov	r1, r6
   52bfc:	bl	11444 <strcpy@plt>
   52c00:	ldrb	r3, [r4]
   52c04:	cmp	r3, #0
   52c08:	beq	52c40 <_ZdlPv@@Base+0x18e4>
   52c0c:	mov	r2, #0
   52c10:	mov	r1, r4
   52c14:	mov	r0, sp
   52c18:	bl	5286c <_ZdlPv@@Base+0x1510>
   52c1c:	mov	r0, r4
   52c20:	bl	114f8 <_ZdaPv@plt>
   52c24:	ldr	r2, [sp, #4]
   52c28:	ldr	r3, [r5]
   52c2c:	ldr	r0, [sp]
   52c30:	cmp	r2, r3
   52c34:	bne	52c4c <_ZdlPv@@Base+0x18f0>
   52c38:	add	sp, sp, #12
   52c3c:	pop	{r4, r5, r6, r7, pc}
   52c40:	ldr	r3, [pc, #12]	; 52c54 <_ZdlPv@@Base+0x18f8>
   52c44:	str	r3, [sp]
   52c48:	b	52c1c <_ZdlPv@@Base+0x18c0>
   52c4c:	bl	1148c <__stack_chk_fail@plt>
   52c50:	andeq	ip, r7, r0, lsl sp
   52c54:	andeq	r8, r5, r4, asr #14
   52c58:	ldrb	r3, [r0]
   52c5c:	cmp	r3, #117	; 0x75
   52c60:	bne	52d40 <_ZdlPv@@Base+0x19e4>
   52c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52c68:	add	r0, r0, #1
   52c6c:	ldr	r6, [pc, #212]	; 52d48 <_ZdlPv@@Base+0x19ec>
   52c70:	ldr	r7, [pc, #212]	; 52d4c <_ZdlPv@@Base+0x19f0>
   52c74:	ldr	r9, [pc, #212]	; 52d50 <_ZdlPv@@Base+0x19f4>
   52c78:	ldr	r8, [pc, #212]	; 52d54 <_ZdlPv@@Base+0x19f8>
   52c7c:	ldr	fp, [pc, #212]	; 52d58 <_ZdlPv@@Base+0x19fc>
   52c80:	mov	ip, r0
   52c84:	ldrb	sl, [ip]
   52c88:	mov	r1, ip
   52c8c:	mov	r2, #0
   52c90:	mov	r3, sl
   52c94:	b	52cdc <_ZdlPv@@Base+0x1980>
   52c98:	ldrb	lr, [r7, r3]
   52c9c:	cmp	lr, #0
   52ca0:	addne	r2, r5, r2, lsl #4
   52ca4:	bne	52cb8 <_ZdlPv@@Base+0x195c>
   52ca8:	ldrb	r3, [r9, r3]
   52cac:	add	r2, r4, r2, lsl #4
   52cb0:	cmp	r3, #0
   52cb4:	beq	52cf0 <_ZdlPv@@Base+0x1994>
   52cb8:	cmp	r2, r8
   52cbc:	bgt	52cf0 <_ZdlPv@@Base+0x1994>
   52cc0:	ldrb	r3, [r1, #1]
   52cc4:	add	lr, r1, #1
   52cc8:	cmp	r3, #0
   52ccc:	beq	52cf8 <_ZdlPv@@Base+0x199c>
   52cd0:	cmp	r3, #95	; 0x5f
   52cd4:	beq	52cf8 <_ZdlPv@@Base+0x199c>
   52cd8:	mov	r1, lr
   52cdc:	ldrb	lr, [r6, r3]
   52ce0:	sub	r4, r3, #55	; 0x37
   52ce4:	sub	r5, r3, #48	; 0x30
   52ce8:	cmp	lr, #0
   52cec:	bne	52c98 <_ZdlPv@@Base+0x193c>
   52cf0:	mov	r0, #0
   52cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52cf8:	sub	r4, r2, #55296	; 0xd800
   52cfc:	cmp	r4, fp
   52d00:	bls	52cf0 <_ZdlPv@@Base+0x1994>
   52d04:	ldr	r4, [pc, #80]	; 52d5c <_ZdlPv@@Base+0x1a00>
   52d08:	cmp	r2, r4
   52d0c:	bgt	52d2c <_ZdlPv@@Base+0x19d0>
   52d10:	sub	ip, lr, ip
   52d14:	cmp	ip, #4
   52d18:	bne	52cf0 <_ZdlPv@@Base+0x1994>
   52d1c:	cmp	r3, #0
   52d20:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52d24:	add	ip, r1, #2
   52d28:	b	52c84 <_ZdlPv@@Base+0x1928>
   52d2c:	cmp	sl, #48	; 0x30
   52d30:	beq	52cf0 <_ZdlPv@@Base+0x1994>
   52d34:	cmp	r3, #0
   52d38:	bne	52d24 <_ZdlPv@@Base+0x19c8>
   52d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52d40:	mov	r0, #0
   52d44:	bx	lr
   52d48:	muleq	r8, r8, r3
   52d4c:	muleq	r8, r8, r0
   52d50:	muleq	r8, r8, lr
   52d54:			; <UNDEFINED> instruction: 0x0010ffff
   52d58:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   52d5c:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   52d60:	ldr	r3, [r0, #4]
   52d64:	push	{r4, r5, r6, lr}
   52d68:	cmp	r3, #0
   52d6c:	mov	r5, r0
   52d70:	beq	52d94 <_ZdlPv@@Base+0x1a38>
   52d74:	mov	r4, #0
   52d78:	ldr	r3, [r5]
   52d7c:	ldr	r0, [r3, r4, lsl #3]
   52d80:	bl	11360 <free@plt>
   52d84:	ldr	r3, [r5, #4]
   52d88:	add	r4, r4, #1
   52d8c:	cmp	r3, r4
   52d90:	bhi	52d78 <_ZdlPv@@Base+0x1a1c>
   52d94:	ldr	r0, [r5]
   52d98:	cmp	r0, #0
   52d9c:	beq	52da4 <_ZdlPv@@Base+0x1a48>
   52da0:	bl	114f8 <_ZdaPv@plt>
   52da4:	mov	r0, r5
   52da8:	pop	{r4, r5, r6, pc}
   52dac:	mov	r2, #0
   52db0:	str	r2, [r0]
   52db4:	str	r2, [r0, #4]
   52db8:	bx	lr
   52dbc:	mov	r3, #17
   52dc0:	push	{r4, lr}
   52dc4:	mov	r4, r0
   52dc8:	str	r3, [r0, #4]
   52dcc:	mov	r0, #136	; 0x88
   52dd0:	bl	113d8 <_Znaj@plt>
   52dd4:	mov	r2, #0
   52dd8:	mov	r3, r0
   52ddc:	add	r1, r0, #136	; 0x88
   52de0:	str	r2, [r3]
   52de4:	str	r2, [r3, #4]
   52de8:	add	r3, r3, #8
   52dec:	cmp	r1, r3
   52df0:	bne	52de0 <_ZdlPv@@Base+0x1a84>
   52df4:	str	r0, [r4]
   52df8:	str	r2, [r4, #8]
   52dfc:	mov	r0, r4
   52e00:	pop	{r4, pc}
   52e04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52e08:	subs	r7, r1, #0
   52e0c:	sub	sp, sp, #12
   52e10:	mov	r9, r0
   52e14:	mov	sl, r2
   52e18:	beq	52ed0 <_ZdlPv@@Base+0x1b74>
   52e1c:	mov	r0, r7
   52e20:	bl	5166c <_ZdlPv@@Base+0x310>
   52e24:	ldr	r8, [r9, #4]
   52e28:	mov	r1, r8
   52e2c:	str	r0, [sp, #4]
   52e30:	bl	11390 <__aeabi_uidivmod@plt>
   52e34:	ldr	r5, [r9]
   52e38:	mov	r4, r1
   52e3c:	b	52e58 <_ZdlPv@@Base+0x1afc>
   52e40:	bl	115f4 <strcmp@plt>
   52e44:	cmp	r0, #0
   52e48:	beq	52ec0 <_ZdlPv@@Base+0x1b64>
   52e4c:	cmp	r4, #0
   52e50:	subeq	r4, r8, #1
   52e54:	subne	r4, r4, #1
   52e58:	ldr	fp, [r5, r4, lsl #3]
   52e5c:	mov	r1, r7
   52e60:	subs	r0, fp, #0
   52e64:	add	r6, r5, r4, lsl #3
   52e68:	bne	52e40 <_ZdlPv@@Base+0x1ae4>
   52e6c:	cmp	sl, #0
   52e70:	beq	52eb4 <_ZdlPv@@Base+0x1b58>
   52e74:	ldr	r4, [r9, #8]
   52e78:	cmp	r8, r4, lsl #2
   52e7c:	bls	52ee0 <_ZdlPv@@Base+0x1b84>
   52e80:	mov	r0, r7
   52e84:	bl	115a0 <strlen@plt>
   52e88:	add	r4, r4, #1
   52e8c:	add	r5, r0, #1
   52e90:	mov	r0, r5
   52e94:	bl	11594 <malloc@plt>
   52e98:	mov	r2, r5
   52e9c:	mov	r1, r7
   52ea0:	mov	fp, r0
   52ea4:	bl	1157c <memcpy@plt>
   52ea8:	str	fp, [r6]
   52eac:	str	sl, [r6, #4]
   52eb0:	str	r4, [r9, #8]
   52eb4:	mov	r0, fp
   52eb8:	add	sp, sp, #12
   52ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52ec0:	mov	r0, fp
   52ec4:	str	sl, [r6, #4]
   52ec8:	add	sp, sp, #12
   52ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52ed0:	ldr	r1, [pc, #320]	; 53018 <_ZdlPv@@Base+0x1cbc>
   52ed4:	mov	r0, #31
   52ed8:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   52edc:	b	52e1c <_ZdlPv@@Base+0x1ac0>
   52ee0:	mov	r0, r8
   52ee4:	bl	516b4 <_ZdlPv@@Base+0x358>
   52ee8:	cmn	r0, #-268435455	; 0xf0000001
   52eec:	mov	r6, r0
   52ef0:	str	r0, [r9, #4]
   52ef4:	lslls	r0, r0, #3
   52ef8:	mvnhi	r0, #0
   52efc:	bl	113d8 <_Znaj@plt>
   52f00:	subs	r2, r6, #1
   52f04:	movpl	r1, #0
   52f08:	mov	r4, r0
   52f0c:	movpl	r3, r0
   52f10:	bmi	52f2c <_ZdlPv@@Base+0x1bd0>
   52f14:	sub	r2, r2, #1
   52f18:	cmn	r2, #1
   52f1c:	str	r1, [r3]
   52f20:	str	r1, [r3, #4]
   52f24:	add	r3, r3, #8
   52f28:	bne	52f14 <_ZdlPv@@Base+0x1bb8>
   52f2c:	cmp	r8, #0
   52f30:	str	r4, [r9]
   52f34:	addne	r4, r5, r8, lsl #3
   52f38:	addne	r4, r4, #4
   52f3c:	addne	r6, r5, #4
   52f40:	bne	52f58 <_ZdlPv@@Base+0x1bfc>
   52f44:	b	52fbc <_ZdlPv@@Base+0x1c60>
   52f48:	bl	11360 <free@plt>
   52f4c:	add	r6, r6, #8
   52f50:	cmp	r4, r6
   52f54:	beq	52fb8 <_ZdlPv@@Base+0x1c5c>
   52f58:	ldr	r0, [r6, #-4]
   52f5c:	cmp	r0, #0
   52f60:	beq	52f4c <_ZdlPv@@Base+0x1bf0>
   52f64:	ldr	r3, [r6]
   52f68:	cmp	r3, #0
   52f6c:	beq	52f48 <_ZdlPv@@Base+0x1bec>
   52f70:	bl	5166c <_ZdlPv@@Base+0x310>
   52f74:	ldr	r8, [r9, #4]
   52f78:	mov	r1, r8
   52f7c:	bl	11390 <__aeabi_uidivmod@plt>
   52f80:	ldr	r3, [r9]
   52f84:	b	52f94 <_ZdlPv@@Base+0x1c38>
   52f88:	cmp	r1, #0
   52f8c:	subeq	r1, r8, #1
   52f90:	subne	r1, r1, #1
   52f94:	ldr	r2, [r3, r1, lsl #3]
   52f98:	add	r0, r3, r1, lsl #3
   52f9c:	cmp	r2, #0
   52fa0:	bne	52f88 <_ZdlPv@@Base+0x1c2c>
   52fa4:	ldrd	r2, [r6, #-4]
   52fa8:	add	r6, r6, #8
   52fac:	cmp	r4, r6
   52fb0:	strd	r2, [r0]
   52fb4:	bne	52f58 <_ZdlPv@@Base+0x1bfc>
   52fb8:	ldr	r4, [r9]
   52fbc:	ldr	fp, [r9, #4]
   52fc0:	ldr	r0, [sp, #4]
   52fc4:	mov	r1, fp
   52fc8:	bl	11390 <__aeabi_uidivmod@plt>
   52fcc:	b	52fdc <_ZdlPv@@Base+0x1c80>
   52fd0:	cmp	r1, #0
   52fd4:	subeq	r1, fp, #1
   52fd8:	subne	r1, r1, #1
   52fdc:	ldr	r2, [r4, r1, lsl #3]
   52fe0:	lsl	r8, r1, #3
   52fe4:	cmp	r2, #0
   52fe8:	add	r6, r4, r8
   52fec:	bne	52fd0 <_ZdlPv@@Base+0x1c74>
   52ff0:	cmp	r5, #0
   52ff4:	beq	53010 <_ZdlPv@@Base+0x1cb4>
   52ff8:	mov	r0, r5
   52ffc:	bl	114f8 <_ZdaPv@plt>
   53000:	ldr	r6, [r9]
   53004:	ldr	r4, [r9, #8]
   53008:	add	r6, r6, r8
   5300c:	b	52e80 <_ZdlPv@@Base+0x1b24>
   53010:	ldr	r4, [r9, #8]
   53014:	b	52e80 <_ZdlPv@@Base+0x1b24>
   53018:	andeq	lr, r5, r4, asr #7
   5301c:	push	{r4, r5, r6, r7, r8, lr}
   53020:	subs	r6, r1, #0
   53024:	mov	r5, r0
   53028:	beq	5308c <_ZdlPv@@Base+0x1d30>
   5302c:	mov	r0, r6
   53030:	bl	5166c <_ZdlPv@@Base+0x310>
   53034:	ldr	r8, [r5, #4]
   53038:	mov	r1, r8
   5303c:	bl	11390 <__aeabi_uidivmod@plt>
   53040:	ldr	r5, [r5]
   53044:	mov	r4, r1
   53048:	b	53064 <_ZdlPv@@Base+0x1d08>
   5304c:	bl	115f4 <strcmp@plt>
   53050:	cmp	r0, #0
   53054:	beq	53080 <_ZdlPv@@Base+0x1d24>
   53058:	cmp	r4, #0
   5305c:	subeq	r4, r8, #1
   53060:	subne	r4, r4, #1
   53064:	ldr	r3, [r5, r4, lsl #3]
   53068:	mov	r1, r6
   5306c:	subs	r0, r3, #0
   53070:	add	r7, r5, r4, lsl #3
   53074:	bne	5304c <_ZdlPv@@Base+0x1cf0>
   53078:	mov	r0, r3
   5307c:	pop	{r4, r5, r6, r7, r8, pc}
   53080:	ldr	r3, [r7, #4]
   53084:	mov	r0, r3
   53088:	pop	{r4, r5, r6, r7, r8, pc}
   5308c:	ldr	r1, [pc, #8]	; 5309c <_ZdlPv@@Base+0x1d40>
   53090:	mov	r0, #31
   53094:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   53098:	b	5302c <_ZdlPv@@Base+0x1cd0>
   5309c:	andeq	lr, r5, r4, asr #7
   530a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   530a4:	mov	sl, r1
   530a8:	ldr	r7, [r1]
   530ac:	mov	r5, r0
   530b0:	cmp	r7, #0
   530b4:	beq	5311c <_ZdlPv@@Base+0x1dc0>
   530b8:	mov	r0, r7
   530bc:	bl	5166c <_ZdlPv@@Base+0x310>
   530c0:	ldr	r9, [r5, #4]
   530c4:	mov	r1, r9
   530c8:	bl	11390 <__aeabi_uidivmod@plt>
   530cc:	ldr	r6, [r5]
   530d0:	mov	r4, r1
   530d4:	b	530f0 <_ZdlPv@@Base+0x1d94>
   530d8:	bl	115f4 <strcmp@plt>
   530dc:	cmp	r0, #0
   530e0:	beq	5310c <_ZdlPv@@Base+0x1db0>
   530e4:	cmp	r4, #0
   530e8:	subeq	r4, r9, #1
   530ec:	subne	r4, r4, #1
   530f0:	ldr	r5, [r6, r4, lsl #3]
   530f4:	mov	r1, r7
   530f8:	subs	r0, r5, #0
   530fc:	add	r8, r6, r4, lsl #3
   53100:	bne	530d8 <_ZdlPv@@Base+0x1d7c>
   53104:	mov	r0, r5
   53108:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5310c:	str	r5, [sl]
   53110:	ldr	r5, [r8, #4]
   53114:	mov	r0, r5
   53118:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5311c:	ldr	r1, [pc, #8]	; 5312c <_ZdlPv@@Base+0x1dd0>
   53120:	mov	r0, #31
   53124:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   53128:	b	530b8 <_ZdlPv@@Base+0x1d5c>
   5312c:	andeq	lr, r5, r4, asr #7
   53130:	mov	r2, #0
   53134:	stm	r0, {r1, r2}
   53138:	bx	lr
   5313c:	ldr	ip, [r0]
   53140:	push	{r4, r5, r6, r7, lr}
   53144:	ldrd	r4, [ip]
   53148:	ldr	r3, [r0, #4]
   5314c:	cmp	r3, r5
   53150:	bcs	531c0 <_ZdlPv@@Base+0x1e64>
   53154:	ldr	lr, [r4, r3, lsl #3]
   53158:	add	r6, r4, r3, lsl #3
   5315c:	cmp	lr, #0
   53160:	addne	ip, r3, #1
   53164:	bne	531a4 <_ZdlPv@@Base+0x1e48>
   53168:	add	r3, r3, #1
   5316c:	sub	r7, r4, #8
   53170:	b	53188 <_ZdlPv@@Base+0x1e2c>
   53174:	ldr	lr, [r7, ip, lsl #3]
   53178:	add	r6, r4, r3, lsl #3
   5317c:	cmp	lr, #0
   53180:	mov	r3, ip
   53184:	bne	531a4 <_ZdlPv@@Base+0x1e48>
   53188:	cmp	r5, r3
   5318c:	add	ip, r3, #1
   53190:	bne	53174 <_ZdlPv@@Base+0x1e18>
   53194:	mov	r3, #0
   53198:	str	r5, [r0, #4]
   5319c:	mov	r0, r3
   531a0:	pop	{r4, r5, r6, r7, pc}
   531a4:	ldr	r4, [r6, #4]
   531a8:	mov	r3, #1
   531ac:	str	lr, [r1]
   531b0:	str	r4, [r2]
   531b4:	str	ip, [r0, #4]
   531b8:	mov	r0, r3
   531bc:	pop	{r4, r5, r6, r7, pc}
   531c0:	mov	r3, #0
   531c4:	b	5319c <_ZdlPv@@Base+0x1e40>
   531c8:	push	{r4, r5, r6, r7, r8, lr}
   531cc:	mov	r7, r0
   531d0:	ldr	r4, [pc, #56]	; 53210 <_ZdlPv@@Base+0x1eb4>
   531d4:	ldr	r6, [pc, #56]	; 53214 <_ZdlPv@@Base+0x1eb8>
   531d8:	add	r5, r4, #3104	; 0xc20
   531dc:	mov	r0, #4
   531e0:	bl	113d8 <_Znaj@plt>
   531e4:	ldr	ip, [r4, #4]
   531e8:	ldr	r1, [r4], #8
   531ec:	mov	r3, r0
   531f0:	mov	r2, r0
   531f4:	str	ip, [r3]
   531f8:	mov	r0, r6
   531fc:	bl	52e04 <_ZdlPv@@Base+0x1aa8>
   53200:	cmp	r4, r5
   53204:	bne	531dc <_ZdlPv@@Base+0x1e80>
   53208:	mov	r0, r7
   5320c:	pop	{r4, r5, r6, r7, r8, pc}
   53210:	andeq	sp, r7, r4, lsl pc
   53214:			; <UNDEFINED> instruction: 0x00086cb0
   53218:	mov	r1, r0
   5321c:	push	{r4, lr}
   53220:	ldr	r0, [pc, #12]	; 53234 <_ZdlPv@@Base+0x1ed8>
   53224:	bl	5301c <_ZdlPv@@Base+0x1cc0>
   53228:	cmp	r0, #0
   5322c:	ldrne	r0, [r0]
   53230:	pop	{r4, pc}
   53234:			; <UNDEFINED> instruction: 0x00086cb0
   53238:	ldr	r3, [r0, #4]
   5323c:	push	{r4, r5, r6, lr}
   53240:	cmp	r3, #0
   53244:	mov	r5, r0
   53248:	beq	5326c <_ZdlPv@@Base+0x1f10>
   5324c:	mov	r4, #0
   53250:	ldr	r3, [r5]
   53254:	ldr	r0, [r3, r4, lsl #3]
   53258:	bl	11360 <free@plt>
   5325c:	ldr	r3, [r5, #4]
   53260:	add	r4, r4, #1
   53264:	cmp	r3, r4
   53268:	bhi	53250 <_ZdlPv@@Base+0x1ef4>
   5326c:	ldr	r0, [r5]
   53270:	cmp	r0, #0
   53274:	beq	5327c <_ZdlPv@@Base+0x1f20>
   53278:	bl	114f8 <_ZdaPv@plt>
   5327c:	mov	r0, r5
   53280:	pop	{r4, r5, r6, pc}
   53284:	mov	r2, #0
   53288:	str	r2, [r0]
   5328c:	str	r2, [r0, #4]
   53290:	bx	lr
   53294:	mov	r3, #17
   53298:	push	{r4, lr}
   5329c:	mov	r4, r0
   532a0:	str	r3, [r0, #4]
   532a4:	mov	r0, #136	; 0x88
   532a8:	bl	113d8 <_Znaj@plt>
   532ac:	mov	r2, #0
   532b0:	mov	r3, r0
   532b4:	add	r1, r0, #136	; 0x88
   532b8:	str	r2, [r3]
   532bc:	str	r2, [r3, #4]
   532c0:	add	r3, r3, #8
   532c4:	cmp	r1, r3
   532c8:	bne	532b8 <_ZdlPv@@Base+0x1f5c>
   532cc:	str	r0, [r4]
   532d0:	str	r2, [r4, #8]
   532d4:	mov	r0, r4
   532d8:	pop	{r4, pc}
   532dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   532e0:	subs	r7, r1, #0
   532e4:	sub	sp, sp, #12
   532e8:	mov	r9, r0
   532ec:	mov	sl, r2
   532f0:	beq	533a8 <_ZdlPv@@Base+0x204c>
   532f4:	mov	r0, r7
   532f8:	bl	5166c <_ZdlPv@@Base+0x310>
   532fc:	ldr	r8, [r9, #4]
   53300:	mov	r1, r8
   53304:	str	r0, [sp, #4]
   53308:	bl	11390 <__aeabi_uidivmod@plt>
   5330c:	ldr	r5, [r9]
   53310:	mov	r4, r1
   53314:	b	53330 <_ZdlPv@@Base+0x1fd4>
   53318:	bl	115f4 <strcmp@plt>
   5331c:	cmp	r0, #0
   53320:	beq	53398 <_ZdlPv@@Base+0x203c>
   53324:	cmp	r4, #0
   53328:	subeq	r4, r8, #1
   5332c:	subne	r4, r4, #1
   53330:	ldr	fp, [r5, r4, lsl #3]
   53334:	mov	r1, r7
   53338:	subs	r0, fp, #0
   5333c:	add	r6, r5, r4, lsl #3
   53340:	bne	53318 <_ZdlPv@@Base+0x1fbc>
   53344:	cmp	sl, #0
   53348:	beq	5338c <_ZdlPv@@Base+0x2030>
   5334c:	ldr	r4, [r9, #8]
   53350:	cmp	r8, r4, lsl #2
   53354:	bls	533b8 <_ZdlPv@@Base+0x205c>
   53358:	mov	r0, r7
   5335c:	bl	115a0 <strlen@plt>
   53360:	add	r4, r4, #1
   53364:	add	r5, r0, #1
   53368:	mov	r0, r5
   5336c:	bl	11594 <malloc@plt>
   53370:	mov	r2, r5
   53374:	mov	r1, r7
   53378:	mov	fp, r0
   5337c:	bl	1157c <memcpy@plt>
   53380:	str	fp, [r6]
   53384:	str	sl, [r6, #4]
   53388:	str	r4, [r9, #8]
   5338c:	mov	r0, fp
   53390:	add	sp, sp, #12
   53394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53398:	mov	r0, fp
   5339c:	str	sl, [r6, #4]
   533a0:	add	sp, sp, #12
   533a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   533a8:	ldr	r1, [pc, #320]	; 534f0 <_ZdlPv@@Base+0x2194>
   533ac:	mov	r0, #35	; 0x23
   533b0:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   533b4:	b	532f4 <_ZdlPv@@Base+0x1f98>
   533b8:	mov	r0, r8
   533bc:	bl	516b4 <_ZdlPv@@Base+0x358>
   533c0:	cmn	r0, #-268435455	; 0xf0000001
   533c4:	mov	r6, r0
   533c8:	str	r0, [r9, #4]
   533cc:	lslls	r0, r0, #3
   533d0:	mvnhi	r0, #0
   533d4:	bl	113d8 <_Znaj@plt>
   533d8:	subs	r2, r6, #1
   533dc:	movpl	r1, #0
   533e0:	mov	r4, r0
   533e4:	movpl	r3, r0
   533e8:	bmi	53404 <_ZdlPv@@Base+0x20a8>
   533ec:	sub	r2, r2, #1
   533f0:	cmn	r2, #1
   533f4:	str	r1, [r3]
   533f8:	str	r1, [r3, #4]
   533fc:	add	r3, r3, #8
   53400:	bne	533ec <_ZdlPv@@Base+0x2090>
   53404:	cmp	r8, #0
   53408:	str	r4, [r9]
   5340c:	addne	r4, r5, r8, lsl #3
   53410:	addne	r4, r4, #4
   53414:	addne	r6, r5, #4
   53418:	bne	53430 <_ZdlPv@@Base+0x20d4>
   5341c:	b	53494 <_ZdlPv@@Base+0x2138>
   53420:	bl	11360 <free@plt>
   53424:	add	r6, r6, #8
   53428:	cmp	r4, r6
   5342c:	beq	53490 <_ZdlPv@@Base+0x2134>
   53430:	ldr	r0, [r6, #-4]
   53434:	cmp	r0, #0
   53438:	beq	53424 <_ZdlPv@@Base+0x20c8>
   5343c:	ldr	r3, [r6]
   53440:	cmp	r3, #0
   53444:	beq	53420 <_ZdlPv@@Base+0x20c4>
   53448:	bl	5166c <_ZdlPv@@Base+0x310>
   5344c:	ldr	r8, [r9, #4]
   53450:	mov	r1, r8
   53454:	bl	11390 <__aeabi_uidivmod@plt>
   53458:	ldr	r3, [r9]
   5345c:	b	5346c <_ZdlPv@@Base+0x2110>
   53460:	cmp	r1, #0
   53464:	subeq	r1, r8, #1
   53468:	subne	r1, r1, #1
   5346c:	ldr	r2, [r3, r1, lsl #3]
   53470:	add	r0, r3, r1, lsl #3
   53474:	cmp	r2, #0
   53478:	bne	53460 <_ZdlPv@@Base+0x2104>
   5347c:	ldrd	r2, [r6, #-4]
   53480:	add	r6, r6, #8
   53484:	cmp	r4, r6
   53488:	strd	r2, [r0]
   5348c:	bne	53430 <_ZdlPv@@Base+0x20d4>
   53490:	ldr	r4, [r9]
   53494:	ldr	fp, [r9, #4]
   53498:	ldr	r0, [sp, #4]
   5349c:	mov	r1, fp
   534a0:	bl	11390 <__aeabi_uidivmod@plt>
   534a4:	b	534b4 <_ZdlPv@@Base+0x2158>
   534a8:	cmp	r1, #0
   534ac:	subeq	r1, fp, #1
   534b0:	subne	r1, r1, #1
   534b4:	ldr	r2, [r4, r1, lsl #3]
   534b8:	lsl	r8, r1, #3
   534bc:	cmp	r2, #0
   534c0:	add	r6, r4, r8
   534c4:	bne	534a8 <_ZdlPv@@Base+0x214c>
   534c8:	cmp	r5, #0
   534cc:	beq	534e8 <_ZdlPv@@Base+0x218c>
   534d0:	mov	r0, r5
   534d4:	bl	114f8 <_ZdaPv@plt>
   534d8:	ldr	r6, [r9]
   534dc:	ldr	r4, [r9, #8]
   534e0:	add	r6, r6, r8
   534e4:	b	53358 <_ZdlPv@@Base+0x1ffc>
   534e8:	ldr	r4, [r9, #8]
   534ec:	b	53358 <_ZdlPv@@Base+0x1ffc>
   534f0:	strdeq	lr, [r5], -r8
   534f4:	push	{r4, r5, r6, r7, r8, lr}
   534f8:	subs	r6, r1, #0
   534fc:	mov	r5, r0
   53500:	beq	53564 <_ZdlPv@@Base+0x2208>
   53504:	mov	r0, r6
   53508:	bl	5166c <_ZdlPv@@Base+0x310>
   5350c:	ldr	r8, [r5, #4]
   53510:	mov	r1, r8
   53514:	bl	11390 <__aeabi_uidivmod@plt>
   53518:	ldr	r5, [r5]
   5351c:	mov	r4, r1
   53520:	b	5353c <_ZdlPv@@Base+0x21e0>
   53524:	bl	115f4 <strcmp@plt>
   53528:	cmp	r0, #0
   5352c:	beq	53558 <_ZdlPv@@Base+0x21fc>
   53530:	cmp	r4, #0
   53534:	subeq	r4, r8, #1
   53538:	subne	r4, r4, #1
   5353c:	ldr	r3, [r5, r4, lsl #3]
   53540:	mov	r1, r6
   53544:	subs	r0, r3, #0
   53548:	add	r7, r5, r4, lsl #3
   5354c:	bne	53524 <_ZdlPv@@Base+0x21c8>
   53550:	mov	r0, r3
   53554:	pop	{r4, r5, r6, r7, r8, pc}
   53558:	ldr	r3, [r7, #4]
   5355c:	mov	r0, r3
   53560:	pop	{r4, r5, r6, r7, r8, pc}
   53564:	ldr	r1, [pc, #8]	; 53574 <_ZdlPv@@Base+0x2218>
   53568:	mov	r0, #35	; 0x23
   5356c:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   53570:	b	53504 <_ZdlPv@@Base+0x21a8>
   53574:	strdeq	lr, [r5], -r8
   53578:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5357c:	mov	sl, r1
   53580:	ldr	r7, [r1]
   53584:	mov	r5, r0
   53588:	cmp	r7, #0
   5358c:	beq	535f4 <_ZdlPv@@Base+0x2298>
   53590:	mov	r0, r7
   53594:	bl	5166c <_ZdlPv@@Base+0x310>
   53598:	ldr	r9, [r5, #4]
   5359c:	mov	r1, r9
   535a0:	bl	11390 <__aeabi_uidivmod@plt>
   535a4:	ldr	r6, [r5]
   535a8:	mov	r4, r1
   535ac:	b	535c8 <_ZdlPv@@Base+0x226c>
   535b0:	bl	115f4 <strcmp@plt>
   535b4:	cmp	r0, #0
   535b8:	beq	535e4 <_ZdlPv@@Base+0x2288>
   535bc:	cmp	r4, #0
   535c0:	subeq	r4, r9, #1
   535c4:	subne	r4, r4, #1
   535c8:	ldr	r5, [r6, r4, lsl #3]
   535cc:	mov	r1, r7
   535d0:	subs	r0, r5, #0
   535d4:	add	r8, r6, r4, lsl #3
   535d8:	bne	535b0 <_ZdlPv@@Base+0x2254>
   535dc:	mov	r0, r5
   535e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   535e4:	str	r5, [sl]
   535e8:	ldr	r5, [r8, #4]
   535ec:	mov	r0, r5
   535f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   535f4:	ldr	r1, [pc, #8]	; 53604 <_ZdlPv@@Base+0x22a8>
   535f8:	mov	r0, #35	; 0x23
   535fc:	bl	4b6f4 <__printf_chk@plt+0x3a034>
   53600:	b	53590 <_ZdlPv@@Base+0x2234>
   53604:	strdeq	lr, [r5], -r8
   53608:	mov	r2, #0
   5360c:	stm	r0, {r1, r2}
   53610:	bx	lr
   53614:	ldr	ip, [r0]
   53618:	push	{r4, r5, r6, r7, lr}
   5361c:	ldrd	r4, [ip]
   53620:	ldr	r3, [r0, #4]
   53624:	cmp	r3, r5
   53628:	bcs	53698 <_ZdlPv@@Base+0x233c>
   5362c:	ldr	lr, [r4, r3, lsl #3]
   53630:	add	r6, r4, r3, lsl #3
   53634:	cmp	lr, #0
   53638:	addne	ip, r3, #1
   5363c:	bne	5367c <_ZdlPv@@Base+0x2320>
   53640:	add	r3, r3, #1
   53644:	sub	r7, r4, #8
   53648:	b	53660 <_ZdlPv@@Base+0x2304>
   5364c:	ldr	lr, [r7, ip, lsl #3]
   53650:	add	r6, r4, r3, lsl #3
   53654:	cmp	lr, #0
   53658:	mov	r3, ip
   5365c:	bne	5367c <_ZdlPv@@Base+0x2320>
   53660:	cmp	r5, r3
   53664:	add	ip, r3, #1
   53668:	bne	5364c <_ZdlPv@@Base+0x22f0>
   5366c:	mov	r3, #0
   53670:	str	r5, [r0, #4]
   53674:	mov	r0, r3
   53678:	pop	{r4, r5, r6, r7, pc}
   5367c:	ldr	r4, [r6, #4]
   53680:	mov	r3, #1
   53684:	str	lr, [r1]
   53688:	str	r4, [r2]
   5368c:	str	ip, [r0, #4]
   53690:	mov	r0, r3
   53694:	pop	{r4, r5, r6, r7, pc}
   53698:	mov	r3, #0
   5369c:	b	53674 <_ZdlPv@@Base+0x2318>
   536a0:	push	{r4, r5, r6, r7, r8, lr}
   536a4:	mov	r7, r0
   536a8:	ldr	r4, [pc, #60]	; 536ec <_ZdlPv@@Base+0x2390>
   536ac:	ldr	r6, [pc, #60]	; 536f0 <_ZdlPv@@Base+0x2394>
   536b0:	add	r5, r4, #16384	; 0x4000
   536b4:	add	r5, r5, #96	; 0x60
   536b8:	mov	r0, #4
   536bc:	bl	113d8 <_Znaj@plt>
   536c0:	ldr	ip, [r4, #4]
   536c4:	ldr	r1, [r4], #8
   536c8:	mov	r3, r0
   536cc:	mov	r2, r0
   536d0:	str	ip, [r3]
   536d4:	mov	r0, r6
   536d8:	bl	532dc <_ZdlPv@@Base+0x1f80>
   536dc:	cmp	r4, r5
   536e0:	bne	536b8 <_ZdlPv@@Base+0x235c>
   536e4:	mov	r0, r7
   536e8:	pop	{r4, r5, r6, r7, r8, pc}
   536ec:	andeq	lr, r7, r4, lsr fp
   536f0:	andeq	r6, r8, r0, asr #25
   536f4:	mov	r1, r0
   536f8:	push	{r4, lr}
   536fc:	ldr	r0, [pc, #12]	; 53710 <_ZdlPv@@Base+0x23b4>
   53700:	bl	534f4 <_ZdlPv@@Base+0x2198>
   53704:	cmp	r0, #0
   53708:	ldrne	r0, [r0]
   5370c:	pop	{r4, pc}
   53710:	andeq	r6, r8, r0, asr #25
   53714:	push	{r1, r2, r3}
   53718:	push	{r4, r5, r6, r7, r8, lr}
   5371c:	sub	sp, sp, #2016	; 0x7e0
   53720:	ldr	r5, [pc, #228]	; 5380c <_ZdlPv@@Base+0x24b0>
   53724:	sub	sp, sp, #4
   53728:	add	r2, sp, #2048	; 0x800
   5372c:	ldr	ip, [r5]
   53730:	add	r3, sp, #16
   53734:	add	r6, sp, #12
   53738:	sub	r1, r3, #12
   5373c:	str	ip, [sp, #2012]	; 0x7dc
   53740:	mov	r3, r2
   53744:	mov	ip, #2000	; 0x7d0
   53748:	str	r2, [sp, #8]
   5374c:	mov	r8, r0
   53750:	ldr	r2, [sp, #2044]	; 0x7fc
   53754:	mov	r0, r6
   53758:	str	ip, [sp, #4]
   5375c:	bl	53820 <_ZdlPv@@Base+0x24c4>
   53760:	ldr	r4, [sp, #4]
   53764:	subs	r7, r0, #0
   53768:	beq	537f8 <_ZdlPv@@Base+0x249c>
   5376c:	mov	r3, r8
   53770:	mov	r2, r4
   53774:	mov	r1, #1
   53778:	bl	11570 <fwrite@plt>
   5377c:	cmp	r0, r4
   53780:	bcc	537c0 <_ZdlPv@@Base+0x2464>
   53784:	cmp	r7, r6
   53788:	beq	53794 <_ZdlPv@@Base+0x2438>
   5378c:	mov	r0, r7
   53790:	bl	11360 <free@plt>
   53794:	subs	r0, r4, #0
   53798:	blt	537ec <_ZdlPv@@Base+0x2490>
   5379c:	ldr	r2, [sp, #2012]	; 0x7dc
   537a0:	ldr	r3, [r5]
   537a4:	cmp	r2, r3
   537a8:	bne	53808 <_ZdlPv@@Base+0x24ac>
   537ac:	add	sp, sp, #2016	; 0x7e0
   537b0:	add	sp, sp, #4
   537b4:	pop	{r4, r5, r6, r7, r8, lr}
   537b8:	add	sp, sp, #12
   537bc:	bx	lr
   537c0:	cmp	r7, r6
   537c4:	mvneq	r0, #0
   537c8:	beq	5379c <_ZdlPv@@Base+0x2440>
   537cc:	bl	1160c <__errno_location@plt>
   537d0:	mov	r4, r0
   537d4:	mov	r0, r7
   537d8:	ldr	r6, [r4]
   537dc:	bl	11360 <free@plt>
   537e0:	str	r6, [r4]
   537e4:	mvn	r0, #0
   537e8:	b	5379c <_ZdlPv@@Base+0x2440>
   537ec:	bl	1160c <__errno_location@plt>
   537f0:	mov	r3, #75	; 0x4b
   537f4:	str	r3, [r0]
   537f8:	mov	r0, r8
   537fc:	bl	53810 <_ZdlPv@@Base+0x24b4>
   53800:	mvn	r0, #0
   53804:	b	5379c <_ZdlPv@@Base+0x2440>
   53808:	bl	1148c <__stack_chk_fail@plt>
   5380c:	andeq	ip, r7, r0, lsl sp
   53810:	ldr	r3, [r0]
   53814:	orr	r3, r3, #32
   53818:	str	r3, [r0]
   5381c:	bx	lr
   53820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53824:	mov	r9, r2
   53828:	ldr	r2, [pc, #3592]	; 54638 <_ZdlPv@@Base+0x32dc>
   5382c:	add	fp, sp, #32
   53830:	sub	sp, sp, #540	; 0x21c
   53834:	ldr	ip, [r2]
   53838:	str	r0, [fp, #-504]	; 0xfffffe08
   5383c:	str	r1, [fp, #-532]	; 0xfffffdec
   53840:	mov	r0, r9
   53844:	sub	r2, fp, #484	; 0x1e4
   53848:	sub	r1, fp, #364	; 0x16c
   5384c:	mov	r4, r3
   53850:	str	ip, [fp, #-40]	; 0xffffffd8
   53854:	bl	54770 <_ZdlPv@@Base+0x3414>
   53858:	cmp	r0, #0
   5385c:	blt	53e34 <_ZdlPv@@Base+0x2ad8>
   53860:	sub	r1, fp, #484	; 0x1e4
   53864:	mov	r0, r4
   53868:	bl	5463c <_ZdlPv@@Base+0x32e0>
   5386c:	cmp	r0, #0
   53870:	blt	543f0 <_ZdlPv@@Base+0x3094>
   53874:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   53878:	ldr	r3, [fp, #-352]	; 0xfffffea0
   5387c:	adds	r2, r2, #7
   53880:	mvncs	r2, #0
   53884:	adds	r3, r3, r2
   53888:	bcs	53e28 <_ZdlPv@@Base+0x2acc>
   5388c:	mov	r0, #6
   53890:	adds	r0, r3, r0
   53894:	bcs	53e28 <_ZdlPv@@Base+0x2acc>
   53898:	cmp	r0, #4000	; 0xfa0
   5389c:	bcc	53acc <_ZdlPv@@Base+0x2770>
   538a0:	cmn	r0, #1
   538a4:	beq	53e28 <_ZdlPv@@Base+0x2acc>
   538a8:	bl	11594 <malloc@plt>
   538ac:	subs	r3, r0, #0
   538b0:	str	r3, [fp, #-516]	; 0xfffffdfc
   538b4:	beq	53e28 <_ZdlPv@@Base+0x2acc>
   538b8:	str	r3, [fp, #-536]	; 0xfffffde8
   538bc:	ldr	r3, [fp, #-504]	; 0xfffffe08
   538c0:	ldr	sl, [fp, #-360]	; 0xfffffe98
   538c4:	cmp	r3, #0
   538c8:	ldr	r5, [fp, #-504]	; 0xfffffe08
   538cc:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   538d0:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   538d4:	mov	r4, #0
   538d8:	ldrne	r6, [r3]
   538dc:	mov	r3, r5
   538e0:	ldr	r5, [sl]
   538e4:	str	r4, [fp, #-528]	; 0xfffffdf0
   538e8:	cmp	r5, r9
   538ec:	beq	53d44 <_ZdlPv@@Base+0x29e8>
   538f0:	sub	r5, r5, r9
   538f4:	adds	r2, r4, r5
   538f8:	mov	r7, r2
   538fc:	bcs	53d4c <_ZdlPv@@Base+0x29f0>
   53900:	cmp	r6, r2
   53904:	bcs	53978 <_ZdlPv@@Base+0x261c>
   53908:	cmp	r6, #0
   5390c:	bne	53e3c <_ZdlPv@@Base+0x2ae0>
   53910:	cmp	r2, #12
   53914:	movls	r6, #12
   53918:	bhi	53e4c <_ZdlPv@@Base+0x2af0>
   5391c:	ldr	r2, [fp, #-504]	; 0xfffffe08
   53920:	cmp	r3, r2
   53924:	cmpne	r3, #0
   53928:	sub	r8, r3, r2
   5392c:	clz	r8, r8
   53930:	lsr	r8, r8, #5
   53934:	bne	53de0 <_ZdlPv@@Base+0x2a84>
   53938:	mov	r0, r6
   5393c:	str	r3, [fp, #-508]	; 0xfffffe04
   53940:	bl	11594 <malloc@plt>
   53944:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53948:	subs	ip, r0, #0
   5394c:	beq	54204 <_ZdlPv@@Base+0x2ea8>
   53950:	cmp	r4, #0
   53954:	moveq	r8, #0
   53958:	cmp	r8, #0
   5395c:	moveq	r3, ip
   53960:	beq	53978 <_ZdlPv@@Base+0x261c>
   53964:	mov	r1, r3
   53968:	mov	r2, r4
   5396c:	str	ip, [fp, #-508]	; 0xfffffe04
   53970:	bl	1157c <memcpy@plt>
   53974:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53978:	add	r0, r3, r4
   5397c:	mov	r2, r5
   53980:	mov	r1, r9
   53984:	str	r3, [fp, #-508]	; 0xfffffe04
   53988:	bl	1157c <memcpy@plt>
   5398c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53990:	ldr	r2, [fp, #-364]	; 0xfffffe94
   53994:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   53998:	cmp	r2, r1
   5399c:	beq	544d8 <_ZdlPv@@Base+0x317c>
   539a0:	ldrb	r1, [sl, #36]	; 0x24
   539a4:	ldr	r2, [sl, #40]	; 0x28
   539a8:	cmp	r1, #37	; 0x25
   539ac:	beq	53c8c <_ZdlPv@@Base+0x2930>
   539b0:	cmn	r2, #1
   539b4:	beq	54634 <_ZdlPv@@Base+0x32d8>
   539b8:	ldr	r9, [fp, #-480]	; 0xfffffe20
   539bc:	cmp	r1, #110	; 0x6e
   539c0:	add	r1, r9, r2, lsl #4
   539c4:	ldr	r5, [r9, r2, lsl #4]
   539c8:	beq	53e04 <_ZdlPv@@Base+0x2aa8>
   539cc:	ldr	r2, [sl, #8]
   539d0:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   539d4:	tst	r2, #1
   539d8:	mov	r1, #37	; 0x25
   539dc:	strb	r1, [r0]
   539e0:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   539e4:	movne	r1, #39	; 0x27
   539e8:	addne	r4, r0, #2
   539ec:	strbne	r1, [r0, #1]
   539f0:	addeq	r4, r0, #1
   539f4:	tst	r2, #2
   539f8:	movne	r1, #45	; 0x2d
   539fc:	strbne	r1, [r4], #1
   53a00:	tst	r2, #4
   53a04:	movne	r1, #43	; 0x2b
   53a08:	strbne	r1, [r4], #1
   53a0c:	tst	r2, #8
   53a10:	movne	r1, #32
   53a14:	strbne	r1, [r4], #1
   53a18:	tst	r2, #16
   53a1c:	movne	r1, #35	; 0x23
   53a20:	strbne	r1, [r4], #1
   53a24:	tst	r2, #64	; 0x40
   53a28:	movne	r1, #73	; 0x49
   53a2c:	strbne	r1, [r4], #1
   53a30:	tst	r2, #32
   53a34:	movne	r2, #48	; 0x30
   53a38:	strbne	r2, [r4], #1
   53a3c:	ldr	r1, [sl, #12]
   53a40:	ldr	r8, [sl, #16]
   53a44:	cmp	r1, r8
   53a48:	beq	53a68 <_ZdlPv@@Base+0x270c>
   53a4c:	sub	r8, r8, r1
   53a50:	mov	r0, r4
   53a54:	mov	r2, r8
   53a58:	str	r3, [fp, #-508]	; 0xfffffe04
   53a5c:	bl	1157c <memcpy@plt>
   53a60:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53a64:	add	r4, r4, r8
   53a68:	ldr	r1, [sl, #24]
   53a6c:	ldr	r8, [sl, #28]
   53a70:	cmp	r1, r8
   53a74:	beq	53a94 <_ZdlPv@@Base+0x2738>
   53a78:	sub	r8, r8, r1
   53a7c:	mov	r0, r4
   53a80:	mov	r2, r8
   53a84:	str	r3, [fp, #-508]	; 0xfffffe04
   53a88:	bl	1157c <memcpy@plt>
   53a8c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53a90:	add	r4, r4, r8
   53a94:	sub	r2, r5, #7
   53a98:	cmp	r2, #9
   53a9c:	ldrls	pc, [pc, r2, lsl #2]
   53aa0:	b	53afc <_ZdlPv@@Base+0x27a0>
   53aa4:	strdeq	r3, [r5], -r4
   53aa8:	strdeq	r3, [r5], -r4
   53aac:	andeq	r3, r5, ip, ror #21
   53ab0:	andeq	r3, r5, ip, ror #21
   53ab4:	strdeq	r3, [r5], -ip
   53ab8:	andeq	r3, r5, ip, asr lr
   53abc:	strdeq	r3, [r5], -ip
   53ac0:	strdeq	r3, [r5], -r4
   53ac4:	strdeq	r3, [r5], -ip
   53ac8:	strdeq	r3, [r5], -r4
   53acc:	add	r3, r3, #13
   53ad0:	bic	r3, r3, #7
   53ad4:	sub	sp, sp, r3
   53ad8:	add	r3, sp, #32
   53adc:	str	r3, [fp, #-516]	; 0xfffffdfc
   53ae0:	mov	r3, #0
   53ae4:	str	r3, [fp, #-536]	; 0xfffffde8
   53ae8:	b	538bc <_ZdlPv@@Base+0x2560>
   53aec:	mov	r2, #108	; 0x6c
   53af0:	strb	r2, [r4], #1
   53af4:	mov	r2, #108	; 0x6c
   53af8:	strb	r2, [r4], #1
   53afc:	ldrb	r2, [sl, #36]	; 0x24
   53b00:	mov	r1, #0
   53b04:	strb	r1, [r4, #1]
   53b08:	strb	r2, [r4]
   53b0c:	ldr	r2, [sl, #20]
   53b10:	cmn	r2, #1
   53b14:	beq	542b4 <_ZdlPv@@Base+0x2f58>
   53b18:	ldr	r1, [r9, r2, lsl #4]
   53b1c:	add	r2, r9, r2, lsl #4
   53b20:	cmp	r1, #5
   53b24:	bne	54634 <_ZdlPv@@Base+0x32d8>
   53b28:	ldr	r2, [r2, #8]
   53b2c:	mov	r8, #1
   53b30:	str	r2, [fp, #-492]	; 0xfffffe14
   53b34:	ldr	r2, [sl, #32]
   53b38:	cmn	r2, #1
   53b3c:	beq	53b64 <_ZdlPv@@Base+0x2808>
   53b40:	ldr	r1, [r9, r2, lsl #4]
   53b44:	add	r9, r9, r2, lsl #4
   53b48:	cmp	r1, #5
   53b4c:	bne	54634 <_ZdlPv@@Base+0x32d8>
   53b50:	sub	r2, fp, #36	; 0x24
   53b54:	add	r2, r2, r8, lsl #2
   53b58:	ldr	r1, [r9, #8]
   53b5c:	add	r8, r8, #1
   53b60:	str	r1, [r2, #-456]	; 0xfffffe38
   53b64:	mov	r2, #2
   53b68:	adds	r2, r7, r2
   53b6c:	str	r2, [fp, #-524]	; 0xfffffdf4
   53b70:	bcs	542ec <_ZdlPv@@Base+0x2f90>
   53b74:	cmp	r6, r2
   53b78:	bcs	542f4 <_ZdlPv@@Base+0x2f98>
   53b7c:	cmp	r6, #0
   53b80:	bne	541b0 <_ZdlPv@@Base+0x2e54>
   53b84:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   53b88:	cmp	r2, #12
   53b8c:	movls	r6, #12
   53b90:	bhi	541c4 <_ZdlPv@@Base+0x2e68>
   53b94:	ldr	r1, [fp, #-504]	; 0xfffffe08
   53b98:	sub	r2, r3, r1
   53b9c:	cmp	r3, r1
   53ba0:	cmpne	r3, #0
   53ba4:	clz	r2, r2
   53ba8:	lsr	r2, r2, #5
   53bac:	str	r2, [fp, #-508]	; 0xfffffe04
   53bb0:	bne	542bc <_ZdlPv@@Base+0x2f60>
   53bb4:	mov	r0, r6
   53bb8:	str	r3, [fp, #-512]	; 0xfffffe00
   53bbc:	bl	11594 <malloc@plt>
   53bc0:	ldr	r3, [fp, #-512]	; 0xfffffe00
   53bc4:	ldr	r2, [fp, #-508]	; 0xfffffe04
   53bc8:	subs	r9, r0, #0
   53bcc:	beq	54204 <_ZdlPv@@Base+0x2ea8>
   53bd0:	cmp	r7, #0
   53bd4:	moveq	r2, #0
   53bd8:	cmp	r2, #0
   53bdc:	beq	53bec <_ZdlPv@@Base+0x2890>
   53be0:	mov	r1, r3
   53be4:	mov	r2, r7
   53be8:	bl	1157c <memcpy@plt>
   53bec:	mov	r3, #0
   53bf0:	strb	r3, [r9, r7]
   53bf4:	bl	1160c <__errno_location@plt>
   53bf8:	sub	r3, r5, #1
   53bfc:	str	r3, [fp, #-520]	; 0xfffffdf8
   53c00:	ldr	r3, [r0]
   53c04:	str	r0, [fp, #-508]	; 0xfffffe04
   53c08:	str	r3, [fp, #-540]	; 0xfffffde4
   53c0c:	sub	r3, r6, r7
   53c10:	str	r3, [fp, #-512]	; 0xfffffe00
   53c14:	ldr	r3, [fp, #-512]	; 0xfffffe00
   53c18:	mvn	r2, #0
   53c1c:	cmp	r3, #0
   53c20:	str	r2, [fp, #-496]	; 0xfffffe10
   53c24:	ldr	r2, [fp, #-508]	; 0xfffffe04
   53c28:	movge	r5, r3
   53c2c:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   53c30:	mov	r1, #0
   53c34:	str	r1, [r2]
   53c38:	mvnlt	r5, #-2147483648	; 0x80000000
   53c3c:	cmp	r3, #16
   53c40:	ldrls	pc, [pc, r3, lsl #2]
   53c44:	b	54634 <_ZdlPv@@Base+0x32d8>
   53c48:	muleq	r5, r0, r1
   53c4c:	andeq	r4, r5, r0, ror r1
   53c50:	andeq	r4, r5, r4, lsl r1
   53c54:	andeq	r4, r5, r8, asr #1
   53c58:	andeq	r3, r5, r8, ror #28
   53c5c:	andeq	r3, r5, r8, ror #28
   53c60:	andeq	r3, r5, r8, ror #28
   53c64:	andeq	r3, r5, r8, ror #28
   53c68:	andeq	r3, r5, ip, lsl #31
   53c6c:	andeq	r3, r5, ip, lsl #31
   53c70:	andeq	r4, r5, ip, ror r0
   53c74:	andeq	r4, r5, ip, ror r0
   53c78:	andeq	r3, r5, r8, ror #28
   53c7c:	andeq	r3, r5, r8, ror #28
   53c80:	andeq	r3, r5, r8, ror #28
   53c84:	andeq	r3, r5, r8, ror #28
   53c88:	andeq	r3, r5, r8, ror #28
   53c8c:	cmn	r2, #1
   53c90:	bne	54634 <_ZdlPv@@Base+0x32d8>
   53c94:	mov	r2, #1
   53c98:	adds	r2, r7, r2
   53c9c:	mov	r4, r2
   53ca0:	bcs	542dc <_ZdlPv@@Base+0x2f80>
   53ca4:	cmp	r6, r2
   53ca8:	bcs	53d1c <_ZdlPv@@Base+0x29c0>
   53cac:	cmp	r6, #0
   53cb0:	bne	54200 <_ZdlPv@@Base+0x2ea4>
   53cb4:	cmp	r2, #12
   53cb8:	movls	r6, #12
   53cbc:	bhi	54438 <_ZdlPv@@Base+0x30dc>
   53cc0:	ldr	r2, [fp, #-504]	; 0xfffffe08
   53cc4:	cmp	r3, r2
   53cc8:	cmpne	r3, #0
   53ccc:	sub	r5, r3, r2
   53cd0:	clz	r5, r5
   53cd4:	lsr	r5, r5, #5
   53cd8:	bne	543cc <_ZdlPv@@Base+0x3070>
   53cdc:	mov	r0, r6
   53ce0:	str	r3, [fp, #-508]	; 0xfffffe04
   53ce4:	bl	11594 <malloc@plt>
   53ce8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53cec:	subs	ip, r0, #0
   53cf0:	beq	54204 <_ZdlPv@@Base+0x2ea8>
   53cf4:	cmp	r7, #0
   53cf8:	moveq	r5, #0
   53cfc:	cmp	r5, #0
   53d00:	moveq	r3, ip
   53d04:	beq	53d1c <_ZdlPv@@Base+0x29c0>
   53d08:	mov	r1, r3
   53d0c:	mov	r2, r7
   53d10:	str	ip, [fp, #-508]	; 0xfffffe04
   53d14:	bl	1157c <memcpy@plt>
   53d18:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53d1c:	mov	r2, #37	; 0x25
   53d20:	strb	r2, [r3, r7]
   53d24:	ldr	r9, [sl, #4]
   53d28:	add	sl, sl, #44	; 0x2c
   53d2c:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   53d30:	ldr	r5, [sl]
   53d34:	add	r2, r2, #1
   53d38:	cmp	r5, r9
   53d3c:	str	r2, [fp, #-528]	; 0xfffffdf0
   53d40:	bne	538f0 <_ZdlPv@@Base+0x2594>
   53d44:	mov	r7, r4
   53d48:	b	53990 <_ZdlPv@@Base+0x2634>
   53d4c:	cmn	r6, #1
   53d50:	beq	543c4 <_ZdlPv@@Base+0x3068>
   53d54:	mov	r5, r3
   53d58:	bl	1160c <__errno_location@plt>
   53d5c:	mov	r9, r5
   53d60:	str	r0, [fp, #-508]	; 0xfffffe04
   53d64:	ldr	r3, [fp, #-504]	; 0xfffffe08
   53d68:	cmp	r9, r3
   53d6c:	cmpne	r9, #0
   53d70:	bne	54220 <_ZdlPv@@Base+0x2ec4>
   53d74:	ldr	r3, [fp, #-536]	; 0xfffffde8
   53d78:	cmp	r3, #0
   53d7c:	beq	53d88 <_ZdlPv@@Base+0x2a2c>
   53d80:	mov	r0, r3
   53d84:	bl	11360 <free@plt>
   53d88:	ldr	r0, [fp, #-360]	; 0xfffffe98
   53d8c:	sub	r3, fp, #348	; 0x15c
   53d90:	cmp	r0, r3
   53d94:	beq	53d9c <_ZdlPv@@Base+0x2a40>
   53d98:	bl	11360 <free@plt>
   53d9c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   53da0:	sub	r3, fp, #476	; 0x1dc
   53da4:	cmp	r0, r3
   53da8:	beq	53db0 <_ZdlPv@@Base+0x2a54>
   53dac:	bl	11360 <free@plt>
   53db0:	ldr	r2, [fp, #-508]	; 0xfffffe04
   53db4:	mov	r5, #0
   53db8:	mov	r3, #12
   53dbc:	str	r3, [r2]
   53dc0:	ldr	r3, [pc, #2160]	; 54638 <_ZdlPv@@Base+0x32dc>
   53dc4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   53dc8:	mov	r0, r5
   53dcc:	ldr	r3, [r3]
   53dd0:	cmp	r2, r3
   53dd4:	bne	54624 <_ZdlPv@@Base+0x32c8>
   53dd8:	sub	sp, fp, #32
   53ddc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53de0:	mov	r0, r3
   53de4:	mov	r1, r6
   53de8:	str	r3, [fp, #-508]	; 0xfffffe04
   53dec:	bl	11438 <realloc@plt>
   53df0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   53df4:	cmp	r0, #0
   53df8:	beq	545bc <_ZdlPv@@Base+0x3260>
   53dfc:	mov	r3, r0
   53e00:	b	53978 <_ZdlPv@@Base+0x261c>
   53e04:	sub	r5, r5, #18
   53e08:	cmp	r5, #4
   53e0c:	ldrls	pc, [pc, r5, lsl #2]
   53e10:	b	54634 <_ZdlPv@@Base+0x32d8>
   53e14:	andeq	r4, r5, r4, asr r2
   53e18:	andeq	r4, r5, r4, asr #4
   53e1c:	strdeq	r4, [r5], -r0
   53e20:	strdeq	r4, [r5], -r0
   53e24:	andeq	r4, r5, ip, lsr #4
   53e28:	bl	1160c <__errno_location@plt>
   53e2c:	str	r0, [fp, #-508]	; 0xfffffe04
   53e30:	b	53d88 <_ZdlPv@@Base+0x2a2c>
   53e34:	mov	r5, #0
   53e38:	b	53dc0 <_ZdlPv@@Base+0x2a64>
   53e3c:	blt	54204 <_ZdlPv@@Base+0x2ea8>
   53e40:	lsl	r6, r6, #1
   53e44:	cmp	r6, r2
   53e48:	bcs	5391c <_ZdlPv@@Base+0x25c0>
   53e4c:	cmn	r2, #1
   53e50:	beq	53d54 <_ZdlPv@@Base+0x29f8>
   53e54:	mov	r6, r2
   53e58:	b	5391c <_ZdlPv@@Base+0x25c0>
   53e5c:	mov	r2, #76	; 0x4c
   53e60:	strb	r2, [r4], #1
   53e64:	b	53afc <_ZdlPv@@Base+0x27a0>
   53e68:	ldr	r2, [sl, #40]	; 0x28
   53e6c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   53e70:	cmp	r8, #1
   53e74:	add	r3, r3, r2, lsl #4
   53e78:	add	r0, r9, r7
   53e7c:	ldr	r3, [r3, #8]
   53e80:	beq	540e4 <_ZdlPv@@Base+0x2d88>
   53e84:	cmp	r8, #2
   53e88:	beq	54138 <_ZdlPv@@Base+0x2ddc>
   53e8c:	str	r3, [sp, #4]
   53e90:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   53e94:	sub	r2, fp, #496	; 0x1f0
   53e98:	str	r2, [sp, #8]
   53e9c:	str	r3, [sp]
   53ea0:	mov	r2, #1
   53ea4:	mvn	r3, #0
   53ea8:	mov	r1, r5
   53eac:	bl	115ac <__snprintf_chk@plt>
   53eb0:	ldr	r2, [fp, #-496]	; 0xfffffe10
   53eb4:	cmp	r2, #0
   53eb8:	blt	53fe0 <_ZdlPv@@Base+0x2c84>
   53ebc:	cmp	r2, r5
   53ec0:	mov	r3, r2
   53ec4:	bcs	53ed8 <_ZdlPv@@Base+0x2b7c>
   53ec8:	add	r1, r9, r2
   53ecc:	ldrb	r1, [r1, r7]
   53ed0:	cmp	r1, #0
   53ed4:	bne	54634 <_ZdlPv@@Base+0x32d8>
   53ed8:	cmp	r2, r0
   53edc:	bge	53ee8 <_ZdlPv@@Base+0x2b8c>
   53ee0:	mov	r3, r0
   53ee4:	str	r0, [fp, #-496]	; 0xfffffe10
   53ee8:	add	r2, r3, #1
   53eec:	cmp	r2, r5
   53ef0:	bcc	54448 <_ZdlPv@@Base+0x30ec>
   53ef4:	cmn	r5, #-2147483647	; 0x80000001
   53ef8:	beq	54460 <_ZdlPv@@Base+0x3104>
   53efc:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   53f00:	add	r3, r3, r2
   53f04:	cmp	r7, r3
   53f08:	mvnhi	r3, #0
   53f0c:	cmp	r6, #0
   53f10:	blt	54264 <_ZdlPv@@Base+0x2f08>
   53f14:	lsl	r2, r6, #1
   53f18:	cmp	r2, r3
   53f1c:	movcs	r3, r2
   53f20:	cmp	r6, r3
   53f24:	bcs	53c14 <_ZdlPv@@Base+0x28b8>
   53f28:	cmp	r2, r3
   53f2c:	bcc	54270 <_ZdlPv@@Base+0x2f14>
   53f30:	mov	r6, r2
   53f34:	ldr	r3, [fp, #-504]	; 0xfffffe08
   53f38:	cmp	r9, r3
   53f3c:	cmpne	r9, #0
   53f40:	sub	r5, r9, r3
   53f44:	clz	r5, r5
   53f48:	lsr	r5, r5, #5
   53f4c:	bne	54280 <_ZdlPv@@Base+0x2f24>
   53f50:	mov	r0, r6
   53f54:	bl	11594 <malloc@plt>
   53f58:	subs	r3, r0, #0
   53f5c:	beq	53d64 <_ZdlPv@@Base+0x2a08>
   53f60:	cmp	r7, #0
   53f64:	moveq	r5, #0
   53f68:	cmp	r5, #0
   53f6c:	beq	542a4 <_ZdlPv@@Base+0x2f48>
   53f70:	mov	r1, r9
   53f74:	mov	r2, r7
   53f78:	mov	r9, r3
   53f7c:	bl	1157c <memcpy@plt>
   53f80:	sub	r3, r6, r7
   53f84:	str	r3, [fp, #-512]	; 0xfffffe00
   53f88:	b	53c14 <_ZdlPv@@Base+0x28b8>
   53f8c:	ldr	r2, [sl, #40]	; 0x28
   53f90:	ldr	r3, [fp, #-480]	; 0xfffffe20
   53f94:	cmp	r8, #1
   53f98:	add	r3, r3, r2, lsl #4
   53f9c:	add	r0, r9, r7
   53fa0:	ldrd	r2, [r3, #8]
   53fa4:	beq	54330 <_ZdlPv@@Base+0x2fd4>
   53fa8:	cmp	r8, #2
   53fac:	beq	542fc <_ZdlPv@@Base+0x2fa0>
   53fb0:	strd	r2, [sp, #8]
   53fb4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   53fb8:	sub	r1, fp, #496	; 0x1f0
   53fbc:	str	r1, [sp, #16]
   53fc0:	str	r3, [sp]
   53fc4:	mov	r2, #1
   53fc8:	mvn	r3, #0
   53fcc:	mov	r1, r5
   53fd0:	bl	115ac <__snprintf_chk@plt>
   53fd4:	ldr	r2, [fp, #-496]	; 0xfffffe10
   53fd8:	cmp	r2, #0
   53fdc:	bge	53ebc <_ZdlPv@@Base+0x2b60>
   53fe0:	ldrb	r3, [r4, #1]
   53fe4:	cmp	r3, #0
   53fe8:	movne	r3, #0
   53fec:	strbne	r3, [r4, #1]
   53ff0:	bne	53c14 <_ZdlPv@@Base+0x28b8>
   53ff4:	cmp	r0, #0
   53ff8:	bge	53ee0 <_ZdlPv@@Base+0x2b84>
   53ffc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   54000:	ldr	r4, [r3]
   54004:	cmp	r4, #0
   54008:	bne	54020 <_ZdlPv@@Base+0x2cc4>
   5400c:	ldrb	r3, [sl, #36]	; 0x24
   54010:	and	r3, r3, #239	; 0xef
   54014:	cmp	r3, #99	; 0x63
   54018:	moveq	r4, #84	; 0x54
   5401c:	movne	r4, #22
   54020:	ldr	r3, [fp, #-504]	; 0xfffffe08
   54024:	cmp	r9, r3
   54028:	cmpne	r9, #0
   5402c:	bne	544c0 <_ZdlPv@@Base+0x3164>
   54030:	ldr	r3, [fp, #-536]	; 0xfffffde8
   54034:	cmp	r3, #0
   54038:	beq	54044 <_ZdlPv@@Base+0x2ce8>
   5403c:	mov	r0, r3
   54040:	bl	11360 <free@plt>
   54044:	ldr	r0, [fp, #-360]	; 0xfffffe98
   54048:	sub	r3, fp, #348	; 0x15c
   5404c:	cmp	r0, r3
   54050:	beq	54058 <_ZdlPv@@Base+0x2cfc>
   54054:	bl	11360 <free@plt>
   54058:	ldr	r0, [fp, #-480]	; 0xfffffe20
   5405c:	sub	r3, fp, #476	; 0x1dc
   54060:	cmp	r0, r3
   54064:	beq	5406c <_ZdlPv@@Base+0x2d10>
   54068:	bl	11360 <free@plt>
   5406c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   54070:	mov	r5, #0
   54074:	str	r4, [r3]
   54078:	b	53dc0 <_ZdlPv@@Base+0x2a64>
   5407c:	ldr	r2, [sl, #40]	; 0x28
   54080:	ldr	r3, [fp, #-480]	; 0xfffffe20
   54084:	cmp	r8, #1
   54088:	add	r3, r3, r2, lsl #4
   5408c:	add	r0, r9, r7
   54090:	ldrd	r2, [r3, #8]
   54094:	beq	54394 <_ZdlPv@@Base+0x3038>
   54098:	cmp	r8, #2
   5409c:	beq	54360 <_ZdlPv@@Base+0x3004>
   540a0:	strd	r2, [sp, #8]
   540a4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   540a8:	sub	r1, fp, #496	; 0x1f0
   540ac:	str	r1, [sp, #16]
   540b0:	str	r3, [sp]
   540b4:	mov	r2, #1
   540b8:	mvn	r3, #0
   540bc:	mov	r1, r5
   540c0:	bl	115ac <__snprintf_chk@plt>
   540c4:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   540c8:	ldr	r2, [sl, #40]	; 0x28
   540cc:	ldr	r3, [fp, #-480]	; 0xfffffe20
   540d0:	cmp	r8, #1
   540d4:	add	r3, r3, r2, lsl #4
   540d8:	add	r0, r9, r7
   540dc:	ldrh	r3, [r3, #8]
   540e0:	bne	53e84 <_ZdlPv@@Base+0x2b28>
   540e4:	ldr	r2, [fp, #-492]	; 0xfffffe14
   540e8:	str	r3, [sp, #8]
   540ec:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   540f0:	sub	r1, fp, #496	; 0x1f0
   540f4:	str	r1, [sp, #12]
   540f8:	str	r3, [sp]
   540fc:	str	r2, [sp, #4]
   54100:	mvn	r3, #0
   54104:	mov	r2, r8
   54108:	mov	r1, r5
   5410c:	bl	115ac <__snprintf_chk@plt>
   54110:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   54114:	ldr	r2, [sl, #40]	; 0x28
   54118:	ldr	r3, [fp, #-480]	; 0xfffffe20
   5411c:	cmp	r8, #1
   54120:	add	r3, r3, r2, lsl #4
   54124:	add	r0, r9, r7
   54128:	ldrsh	r3, [r3, #8]
   5412c:	beq	540e4 <_ZdlPv@@Base+0x2d88>
   54130:	cmp	r8, #2
   54134:	bne	53e8c <_ZdlPv@@Base+0x2b30>
   54138:	ldr	r1, [fp, #-488]	; 0xfffffe18
   5413c:	ldr	r2, [fp, #-492]	; 0xfffffe14
   54140:	str	r3, [sp, #12]
   54144:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   54148:	sub	ip, fp, #496	; 0x1f0
   5414c:	str	r3, [sp]
   54150:	str	r1, [sp, #8]
   54154:	str	r2, [sp, #4]
   54158:	str	ip, [sp, #16]
   5415c:	mvn	r3, #0
   54160:	mov	r2, #1
   54164:	mov	r1, r5
   54168:	bl	115ac <__snprintf_chk@plt>
   5416c:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   54170:	ldr	r2, [sl, #40]	; 0x28
   54174:	ldr	r3, [fp, #-480]	; 0xfffffe20
   54178:	cmp	r8, #1
   5417c:	add	r3, r3, r2, lsl #4
   54180:	add	r0, r9, r7
   54184:	ldrb	r3, [r3, #8]
   54188:	bne	53e84 <_ZdlPv@@Base+0x2b28>
   5418c:	b	540e4 <_ZdlPv@@Base+0x2d88>
   54190:	ldr	r2, [sl, #40]	; 0x28
   54194:	ldr	r3, [fp, #-480]	; 0xfffffe20
   54198:	cmp	r8, #1
   5419c:	add	r3, r3, r2, lsl #4
   541a0:	add	r0, r9, r7
   541a4:	ldrsb	r3, [r3, #8]
   541a8:	bne	53e84 <_ZdlPv@@Base+0x2b28>
   541ac:	b	540e4 <_ZdlPv@@Base+0x2d88>
   541b0:	blt	54204 <_ZdlPv@@Base+0x2ea8>
   541b4:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   541b8:	lsl	r6, r6, #1
   541bc:	cmp	r6, r2
   541c0:	bcs	53b94 <_ZdlPv@@Base+0x2838>
   541c4:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   541c8:	mov	r1, #0
   541cc:	cmn	r2, #1
   541d0:	movne	r2, #0
   541d4:	moveq	r2, #1
   541d8:	cmp	r1, r1
   541dc:	movne	r2, #255	; 0xff
   541e0:	cmp	r2, r1
   541e4:	bne	53d54 <_ZdlPv@@Base+0x29f8>
   541e8:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   541ec:	b	53b94 <_ZdlPv@@Base+0x2838>
   541f0:	ldr	r2, [r1, #8]
   541f4:	mov	r4, r7
   541f8:	str	r7, [r2]
   541fc:	b	53d24 <_ZdlPv@@Base+0x29c8>
   54200:	bge	5442c <_ZdlPv@@Base+0x30d0>
   54204:	mov	r9, r3
   54208:	bl	1160c <__errno_location@plt>
   5420c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   54210:	cmp	r9, r3
   54214:	cmpne	r9, #0
   54218:	str	r0, [fp, #-508]	; 0xfffffe04
   5421c:	beq	53d74 <_ZdlPv@@Base+0x2a18>
   54220:	mov	r0, r9
   54224:	bl	11360 <free@plt>
   54228:	b	53d74 <_ZdlPv@@Base+0x2a18>
   5422c:	ldr	r2, [r1, #8]
   54230:	mov	r1, #0
   54234:	mov	r4, r7
   54238:	str	r7, [r2]
   5423c:	str	r1, [r2, #4]
   54240:	b	53d24 <_ZdlPv@@Base+0x29c8>
   54244:	ldr	r2, [r1, #8]
   54248:	mov	r4, r7
   5424c:	strh	r7, [r2]
   54250:	b	53d24 <_ZdlPv@@Base+0x29c8>
   54254:	ldr	r2, [r1, #8]
   54258:	mov	r4, r7
   5425c:	strb	r7, [r2]
   54260:	b	53d24 <_ZdlPv@@Base+0x29c8>
   54264:	cmn	r6, #1
   54268:	beq	53c14 <_ZdlPv@@Base+0x28b8>
   5426c:	b	53d64 <_ZdlPv@@Base+0x2a08>
   54270:	cmn	r3, #1
   54274:	beq	53d64 <_ZdlPv@@Base+0x2a08>
   54278:	mov	r6, r3
   5427c:	b	53f34 <_ZdlPv@@Base+0x2bd8>
   54280:	mov	r1, r6
   54284:	mov	r0, r9
   54288:	bl	11438 <realloc@plt>
   5428c:	cmp	r0, #0
   54290:	beq	53d64 <_ZdlPv@@Base+0x2a08>
   54294:	sub	r3, r6, r7
   54298:	mov	r9, r0
   5429c:	str	r3, [fp, #-512]	; 0xfffffe00
   542a0:	b	53c14 <_ZdlPv@@Base+0x28b8>
   542a4:	mov	r9, r3
   542a8:	sub	r3, r6, r7
   542ac:	str	r3, [fp, #-512]	; 0xfffffe00
   542b0:	b	53c14 <_ZdlPv@@Base+0x28b8>
   542b4:	mov	r8, #0
   542b8:	b	53b34 <_ZdlPv@@Base+0x27d8>
   542bc:	mov	r0, r3
   542c0:	mov	r1, r6
   542c4:	str	r3, [fp, #-508]	; 0xfffffe04
   542c8:	bl	11438 <realloc@plt>
   542cc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   542d0:	subs	r9, r0, #0
   542d4:	bne	53bec <_ZdlPv@@Base+0x2890>
   542d8:	b	54204 <_ZdlPv@@Base+0x2ea8>
   542dc:	cmn	r6, #1
   542e0:	bne	53d54 <_ZdlPv@@Base+0x29f8>
   542e4:	mov	r4, r6
   542e8:	b	53d1c <_ZdlPv@@Base+0x29c0>
   542ec:	cmn	r6, #1
   542f0:	bne	53d54 <_ZdlPv@@Base+0x29f8>
   542f4:	mov	r9, r3
   542f8:	b	53bec <_ZdlPv@@Base+0x2890>
   542fc:	ldr	r1, [fp, #-492]	; 0xfffffe14
   54300:	ldr	ip, [fp, #-488]	; 0xfffffe18
   54304:	strd	r2, [sp, #16]
   54308:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   5430c:	sub	lr, fp, #496	; 0x1f0
   54310:	str	r3, [sp]
   54314:	stmib	sp, {r1, ip}
   54318:	str	lr, [sp, #24]
   5431c:	mvn	r3, #0
   54320:	mov	r2, #1
   54324:	mov	r1, r5
   54328:	bl	115ac <__snprintf_chk@plt>
   5432c:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   54330:	ldr	r1, [fp, #-492]	; 0xfffffe14
   54334:	strd	r2, [sp, #8]
   54338:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   5433c:	sub	ip, fp, #496	; 0x1f0
   54340:	str	r3, [sp]
   54344:	str	r1, [sp, #4]
   54348:	str	ip, [sp, #16]
   5434c:	mvn	r3, #0
   54350:	mov	r2, r8
   54354:	mov	r1, r5
   54358:	bl	115ac <__snprintf_chk@plt>
   5435c:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   54360:	ldr	r1, [fp, #-492]	; 0xfffffe14
   54364:	ldr	ip, [fp, #-488]	; 0xfffffe18
   54368:	strd	r2, [sp, #16]
   5436c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   54370:	sub	lr, fp, #496	; 0x1f0
   54374:	str	r3, [sp]
   54378:	stmib	sp, {r1, ip}
   5437c:	str	lr, [sp, #24]
   54380:	mvn	r3, #0
   54384:	mov	r2, #1
   54388:	mov	r1, r5
   5438c:	bl	115ac <__snprintf_chk@plt>
   54390:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   54394:	ldr	r1, [fp, #-492]	; 0xfffffe14
   54398:	strd	r2, [sp, #8]
   5439c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   543a0:	sub	ip, fp, #496	; 0x1f0
   543a4:	str	r3, [sp]
   543a8:	str	r1, [sp, #4]
   543ac:	str	ip, [sp, #16]
   543b0:	mvn	r3, #0
   543b4:	mov	r2, r8
   543b8:	mov	r1, r5
   543bc:	bl	115ac <__snprintf_chk@plt>
   543c0:	b	53eb0 <_ZdlPv@@Base+0x2b54>
   543c4:	mov	r7, r6
   543c8:	b	53978 <_ZdlPv@@Base+0x261c>
   543cc:	mov	r0, r3
   543d0:	mov	r1, r6
   543d4:	str	r3, [fp, #-508]	; 0xfffffe04
   543d8:	bl	11438 <realloc@plt>
   543dc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   543e0:	cmp	r0, #0
   543e4:	beq	545bc <_ZdlPv@@Base+0x3260>
   543e8:	mov	r3, r0
   543ec:	b	53d1c <_ZdlPv@@Base+0x29c0>
   543f0:	ldr	r0, [fp, #-360]	; 0xfffffe98
   543f4:	sub	r3, fp, #348	; 0x15c
   543f8:	cmp	r0, r3
   543fc:	beq	54404 <_ZdlPv@@Base+0x30a8>
   54400:	bl	11360 <free@plt>
   54404:	ldr	r0, [fp, #-480]	; 0xfffffe20
   54408:	sub	r3, fp, #476	; 0x1dc
   5440c:	cmp	r0, r3
   54410:	beq	54418 <_ZdlPv@@Base+0x30bc>
   54414:	bl	11360 <free@plt>
   54418:	bl	1160c <__errno_location@plt>
   5441c:	mov	r3, #22
   54420:	mov	r5, #0
   54424:	str	r3, [r0]
   54428:	b	53dc0 <_ZdlPv@@Base+0x2a64>
   5442c:	lsl	r6, r6, #1
   54430:	cmp	r6, r2
   54434:	bcs	53cc0 <_ZdlPv@@Base+0x2964>
   54438:	cmn	r2, #1
   5443c:	beq	53d54 <_ZdlPv@@Base+0x29f8>
   54440:	mov	r6, r2
   54444:	b	53cc0 <_ZdlPv@@Base+0x2964>
   54448:	add	r4, r7, r3
   5444c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   54450:	ldr	r2, [fp, #-540]	; 0xfffffde4
   54454:	str	r2, [r3]
   54458:	mov	r3, r9
   5445c:	b	53d24 <_ZdlPv@@Base+0x29c8>
   54460:	ldr	r3, [fp, #-504]	; 0xfffffe08
   54464:	cmp	r9, r3
   54468:	cmpne	r9, #0
   5446c:	bne	544cc <_ZdlPv@@Base+0x3170>
   54470:	ldr	r3, [fp, #-536]	; 0xfffffde8
   54474:	cmp	r3, #0
   54478:	beq	54484 <_ZdlPv@@Base+0x3128>
   5447c:	mov	r0, r3
   54480:	bl	11360 <free@plt>
   54484:	ldr	r0, [fp, #-360]	; 0xfffffe98
   54488:	sub	r3, fp, #348	; 0x15c
   5448c:	cmp	r0, r3
   54490:	beq	54498 <_ZdlPv@@Base+0x313c>
   54494:	bl	11360 <free@plt>
   54498:	ldr	r0, [fp, #-480]	; 0xfffffe20
   5449c:	sub	r3, fp, #476	; 0x1dc
   544a0:	cmp	r0, r3
   544a4:	beq	544ac <_ZdlPv@@Base+0x3150>
   544a8:	bl	11360 <free@plt>
   544ac:	ldr	r2, [fp, #-508]	; 0xfffffe04
   544b0:	mov	r3, #75	; 0x4b
   544b4:	mov	r5, #0
   544b8:	str	r3, [r2]
   544bc:	b	53dc0 <_ZdlPv@@Base+0x2a64>
   544c0:	mov	r0, r9
   544c4:	bl	11360 <free@plt>
   544c8:	b	54030 <_ZdlPv@@Base+0x2cd4>
   544cc:	mov	r0, r9
   544d0:	bl	11360 <free@plt>
   544d4:	b	54470 <_ZdlPv@@Base+0x3114>
   544d8:	mov	r5, r3
   544dc:	mov	r3, #1
   544e0:	adds	r4, r7, r3
   544e4:	mov	r8, r7
   544e8:	bcs	54628 <_ZdlPv@@Base+0x32cc>
   544ec:	cmp	r6, r4
   544f0:	bcs	5455c <_ZdlPv@@Base+0x3200>
   544f4:	cmp	r6, #0
   544f8:	bne	54604 <_ZdlPv@@Base+0x32a8>
   544fc:	cmp	r4, #12
   54500:	movls	r6, #12
   54504:	bhi	54614 <_ZdlPv@@Base+0x32b8>
   54508:	ldr	r3, [fp, #-504]	; 0xfffffe08
   5450c:	cmp	r5, r3
   54510:	cmpne	r5, #0
   54514:	sub	r7, r5, r3
   54518:	clz	r7, r7
   5451c:	lsr	r7, r7, #5
   54520:	bne	545e8 <_ZdlPv@@Base+0x328c>
   54524:	mov	r0, r6
   54528:	bl	11594 <malloc@plt>
   5452c:	subs	r3, r0, #0
   54530:	beq	53d58 <_ZdlPv@@Base+0x29fc>
   54534:	cmp	r8, #0
   54538:	movne	r2, r7
   5453c:	moveq	r2, #0
   54540:	cmp	r2, #0
   54544:	moveq	r5, r3
   54548:	beq	5455c <_ZdlPv@@Base+0x3200>
   5454c:	mov	r1, r5
   54550:	mov	r2, r8
   54554:	mov	r5, r3
   54558:	bl	1157c <memcpy@plt>
   5455c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   54560:	cmp	r5, r3
   54564:	cmpne	r6, r4
   54568:	mov	r3, #0
   5456c:	strb	r3, [r5, r8]
   54570:	bhi	545d0 <_ZdlPv@@Base+0x3274>
   54574:	ldr	r3, [fp, #-536]	; 0xfffffde8
   54578:	cmp	r3, #0
   5457c:	beq	54588 <_ZdlPv@@Base+0x322c>
   54580:	mov	r0, r3
   54584:	bl	11360 <free@plt>
   54588:	ldr	r0, [fp, #-360]	; 0xfffffe98
   5458c:	sub	r3, fp, #348	; 0x15c
   54590:	cmp	r0, r3
   54594:	beq	5459c <_ZdlPv@@Base+0x3240>
   54598:	bl	11360 <free@plt>
   5459c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   545a0:	sub	r3, fp, #476	; 0x1dc
   545a4:	cmp	r0, r3
   545a8:	beq	545b0 <_ZdlPv@@Base+0x3254>
   545ac:	bl	11360 <free@plt>
   545b0:	ldr	r3, [fp, #-532]	; 0xfffffdec
   545b4:	str	r8, [r3]
   545b8:	b	53dc0 <_ZdlPv@@Base+0x2a64>
   545bc:	mov	r5, r3
   545c0:	bl	1160c <__errno_location@plt>
   545c4:	mov	r9, r5
   545c8:	str	r0, [fp, #-508]	; 0xfffffe04
   545cc:	b	54220 <_ZdlPv@@Base+0x2ec4>
   545d0:	mov	r0, r5
   545d4:	mov	r1, r4
   545d8:	bl	11438 <realloc@plt>
   545dc:	cmp	r0, #0
   545e0:	movne	r5, r0
   545e4:	b	54574 <_ZdlPv@@Base+0x3218>
   545e8:	mov	r1, r6
   545ec:	mov	r0, r5
   545f0:	bl	11438 <realloc@plt>
   545f4:	cmp	r0, #0
   545f8:	beq	545c0 <_ZdlPv@@Base+0x3264>
   545fc:	mov	r5, r0
   54600:	b	5455c <_ZdlPv@@Base+0x3200>
   54604:	blt	53d58 <_ZdlPv@@Base+0x29fc>
   54608:	lsl	r6, r6, #1
   5460c:	cmp	r6, r4
   54610:	bcs	54508 <_ZdlPv@@Base+0x31ac>
   54614:	cmn	r4, #1
   54618:	movne	r6, r4
   5461c:	bne	54508 <_ZdlPv@@Base+0x31ac>
   54620:	b	53d58 <_ZdlPv@@Base+0x29fc>
   54624:	bl	1148c <__stack_chk_fail@plt>
   54628:	cmn	r6, #1
   5462c:	beq	5455c <_ZdlPv@@Base+0x3200>
   54630:	b	53d58 <_ZdlPv@@Base+0x29fc>
   54634:	bl	113f0 <abort@plt>
   54638:	andeq	ip, r7, r0, lsl sp
   5463c:	ldr	r3, [r1]
   54640:	ldr	r2, [r1, #4]
   54644:	cmp	r3, #0
   54648:	beq	54758 <_ZdlPv@@Base+0x33fc>
   5464c:	push	{r4, r5, r6, lr}
   54650:	add	r2, r2, #8
   54654:	ldr	r6, [pc, #268]	; 54768 <_ZdlPv@@Base+0x340c>
   54658:	ldr	lr, [pc, #268]	; 5476c <_ZdlPv@@Base+0x3410>
   5465c:	mov	ip, #0
   54660:	ldr	r3, [r2, #-8]
   54664:	sub	r3, r3, #1
   54668:	cmp	r3, #21
   5466c:	ldrls	pc, [pc, r3, lsl #2]
   54670:	b	54760 <_ZdlPv@@Base+0x3404>
   54674:	andeq	r4, r5, r0, lsl r7
   54678:	andeq	r4, r5, r0, lsl r7
   5467c:	andeq	r4, r5, r4, lsl #14
   54680:	andeq	r4, r5, r4, lsl #14
   54684:	andeq	r4, r5, ip, asr #13
   54688:	andeq	r4, r5, ip, asr #13
   5468c:	andeq	r4, r5, ip, asr #13
   54690:	andeq	r4, r5, ip, asr #13
   54694:	strdeq	r4, [r5], -r0
   54698:	strdeq	r4, [r5], -r0
   5469c:	andeq	r4, r5, ip, lsl r7
   546a0:	andeq	r4, r5, ip, lsl r7
   546a4:	andeq	r4, r5, ip, asr #13
   546a8:	andeq	r4, r5, ip, asr #13
   546ac:	andeq	r4, r5, r0, lsr r7
   546b0:	andeq	r4, r5, r4, asr #14
   546b4:	andeq	r4, r5, ip, asr #13
   546b8:	andeq	r4, r5, ip, asr #13
   546bc:	andeq	r4, r5, ip, asr #13
   546c0:	andeq	r4, r5, ip, asr #13
   546c4:	andeq	r4, r5, ip, asr #13
   546c8:	andeq	r4, r5, ip, asr #13
   546cc:	ldr	r3, [r0], #4
   546d0:	str	r3, [r2]
   546d4:	ldr	r3, [r1]
   546d8:	add	ip, ip, #1
   546dc:	cmp	r3, ip
   546e0:	add	r2, r2, #16
   546e4:	bhi	54660 <_ZdlPv@@Base+0x3304>
   546e8:	mov	r0, #0
   546ec:	pop	{r4, r5, r6, pc}
   546f0:	add	r0, r0, #7
   546f4:	bic	r0, r0, #7
   546f8:	ldrd	r4, [r0], #8
   546fc:	strd	r4, [r2]
   54700:	b	546d4 <_ZdlPv@@Base+0x3378>
   54704:	ldr	r3, [r0], #4
   54708:	strh	r3, [r2]
   5470c:	b	546d4 <_ZdlPv@@Base+0x3378>
   54710:	ldr	r3, [r0], #4
   54714:	strb	r3, [r2]
   54718:	b	546d4 <_ZdlPv@@Base+0x3378>
   5471c:	add	r0, r0, #7
   54720:	bic	r0, r0, #7
   54724:	ldrd	r4, [r0], #8
   54728:	strd	r4, [r2]
   5472c:	b	546d4 <_ZdlPv@@Base+0x3378>
   54730:	ldr	r3, [r0], #4
   54734:	cmp	r3, #0
   54738:	streq	lr, [r2]
   5473c:	bne	546d0 <_ZdlPv@@Base+0x3374>
   54740:	b	546d4 <_ZdlPv@@Base+0x3378>
   54744:	ldr	r3, [r0], #4
   54748:	cmp	r3, #0
   5474c:	streq	r6, [r2]
   54750:	bne	546d0 <_ZdlPv@@Base+0x3374>
   54754:	b	546d4 <_ZdlPv@@Base+0x3378>
   54758:	mov	r0, #0
   5475c:	bx	lr
   54760:	mvn	r0, #0
   54764:	pop	{r4, r5, r6, pc}
   54768:	ldrdeq	r7, [r6], -r8
   5476c:	strdeq	r7, [r6], -r4
   54770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54774:	mov	sl, r2
   54778:	sub	sp, sp, #44	; 0x2c
   5477c:	mov	fp, r1
   54780:	mov	r3, r1
   54784:	mov	r1, sl
   54788:	mov	r2, #0
   5478c:	mov	ip, #7
   54790:	str	r2, [r3], #16
   54794:	str	fp, [sp, #4]
   54798:	str	r3, [fp, #4]
   5479c:	mov	r4, r2
   547a0:	str	r2, [r1], #8
   547a4:	str	ip, [sp, #8]
   547a8:	mov	r7, r0
   547ac:	str	r3, [sp, #36]	; 0x24
   547b0:	str	r2, [sp, #28]
   547b4:	str	r1, [sp, #12]
   547b8:	str	r2, [sp, #16]
   547bc:	str	r1, [sl, #4]
   547c0:	str	r2, [sp, #32]
   547c4:	mov	r9, r2
   547c8:	str	ip, [sp, #24]
   547cc:	mov	fp, sl
   547d0:	b	547e0 <_ZdlPv@@Base+0x3484>
   547d4:	cmp	r0, #37	; 0x25
   547d8:	mov	r5, r7
   547dc:	beq	54820 <_ZdlPv@@Base+0x34c4>
   547e0:	mov	r2, r7
   547e4:	ldrb	r0, [r7], #1
   547e8:	cmp	r0, #0
   547ec:	bne	547d4 <_ZdlPv@@Base+0x3478>
   547f0:	add	ip, r4, r4, lsl #2
   547f4:	ldr	fp, [sp, #4]
   547f8:	add	r4, r4, ip, lsl #1
   547fc:	mov	r1, r0
   54800:	str	r2, [r3, r4, lsl #2]
   54804:	ldr	r3, [sp, #16]
   54808:	str	r3, [fp, #8]
   5480c:	ldr	r3, [sp, #28]
   54810:	str	r3, [fp, #12]
   54814:	mov	r0, r1
   54818:	add	sp, sp, #44	; 0x2c
   5481c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54820:	add	r1, r4, r4, lsl #2
   54824:	mvn	r8, #0
   54828:	add	r4, r4, r1, lsl #1
   5482c:	add	r6, r3, r4, lsl #2
   54830:	str	r2, [r3, r4, lsl #2]
   54834:	str	r9, [r6, #8]
   54838:	str	r9, [r6, #12]
   5483c:	str	r9, [r6, #16]
   54840:	str	r9, [r6, #24]
   54844:	str	r9, [r6, #28]
   54848:	str	r8, [r6, #20]
   5484c:	str	r8, [r6, #32]
   54850:	str	r8, [r6, #40]	; 0x28
   54854:	ldrb	r4, [r7]
   54858:	sub	r0, r4, #48	; 0x30
   5485c:	uxtb	r3, r0
   54860:	cmp	r3, #9
   54864:	bhi	548b0 <_ZdlPv@@Base+0x3554>
   54868:	b	54d28 <_ZdlPv@@Base+0x39cc>
   5486c:	cmp	r4, #45	; 0x2d
   54870:	beq	548cc <_ZdlPv@@Base+0x3570>
   54874:	cmp	r4, #43	; 0x2b
   54878:	beq	548dc <_ZdlPv@@Base+0x3580>
   5487c:	cmp	r4, #32
   54880:	beq	548ec <_ZdlPv@@Base+0x3590>
   54884:	cmp	r4, #35	; 0x23
   54888:	beq	548fc <_ZdlPv@@Base+0x35a0>
   5488c:	cmp	r4, #48	; 0x30
   54890:	beq	5490c <_ZdlPv@@Base+0x35b0>
   54894:	cmp	r4, #73	; 0x49
   54898:	bne	5491c <_ZdlPv@@Base+0x35c0>
   5489c:	ldr	r3, [r6, #8]
   548a0:	orr	r3, r3, #64	; 0x40
   548a4:	str	r3, [r6, #8]
   548a8:	ldrb	r4, [r7]
   548ac:	mov	r5, r7
   548b0:	cmp	r4, #39	; 0x27
   548b4:	add	r7, r5, #1
   548b8:	bne	5486c <_ZdlPv@@Base+0x3510>
   548bc:	ldr	r3, [r6, #8]
   548c0:	orr	r3, r3, #1
   548c4:	str	r3, [r6, #8]
   548c8:	b	548a8 <_ZdlPv@@Base+0x354c>
   548cc:	ldr	r3, [r6, #8]
   548d0:	orr	r3, r3, #2
   548d4:	str	r3, [r6, #8]
   548d8:	b	548a8 <_ZdlPv@@Base+0x354c>
   548dc:	ldr	r3, [r6, #8]
   548e0:	orr	r3, r3, #4
   548e4:	str	r3, [r6, #8]
   548e8:	b	548a8 <_ZdlPv@@Base+0x354c>
   548ec:	ldr	r3, [r6, #8]
   548f0:	orr	r3, r3, #8
   548f4:	str	r3, [r6, #8]
   548f8:	b	548a8 <_ZdlPv@@Base+0x354c>
   548fc:	ldr	r3, [r6, #8]
   54900:	orr	r3, r3, #16
   54904:	str	r3, [r6, #8]
   54908:	b	548a8 <_ZdlPv@@Base+0x354c>
   5490c:	ldr	r3, [r6, #8]
   54910:	orr	r3, r3, #32
   54914:	str	r3, [r6, #8]
   54918:	b	548a8 <_ZdlPv@@Base+0x354c>
   5491c:	cmp	r4, #42	; 0x2a
   54920:	beq	54af8 <_ZdlPv@@Base+0x379c>
   54924:	sub	r3, r4, #48	; 0x30
   54928:	cmp	r3, #9
   5492c:	bls	55118 <_ZdlPv@@Base+0x3dbc>
   54930:	cmp	r4, #46	; 0x2e
   54934:	beq	54b90 <_ZdlPv@@Base+0x3834>
   54938:	add	r5, r5, #1
   5493c:	mov	r3, #0
   54940:	mov	r1, #1
   54944:	b	5494c <_ZdlPv@@Base+0x35f0>
   54948:	ldrb	r4, [r5], #1
   5494c:	cmp	r4, #104	; 0x68
   54950:	andeq	r2, r3, #1
   54954:	mov	r7, r5
   54958:	orreq	r3, r3, r1, lsl r2
   5495c:	beq	54948 <_ZdlPv@@Base+0x35ec>
   54960:	cmp	r4, #76	; 0x4c
   54964:	orreq	r3, r3, #4
   54968:	beq	54948 <_ZdlPv@@Base+0x35ec>
   5496c:	cmp	r4, #108	; 0x6c
   54970:	addeq	r3, r3, #8
   54974:	beq	54948 <_ZdlPv@@Base+0x35ec>
   54978:	cmp	r4, #106	; 0x6a
   5497c:	addeq	r3, r3, #16
   54980:	beq	54948 <_ZdlPv@@Base+0x35ec>
   54984:	and	r2, r4, #223	; 0xdf
   54988:	cmp	r2, #90	; 0x5a
   5498c:	beq	54948 <_ZdlPv@@Base+0x35ec>
   54990:	cmp	r4, #116	; 0x74
   54994:	beq	54948 <_ZdlPv@@Base+0x35ec>
   54998:	sub	r2, r4, #37	; 0x25
   5499c:	cmp	r2, #83	; 0x53
   549a0:	ldrls	pc, [pc, r2, lsl #2]
   549a4:	b	54d98 <_ZdlPv@@Base+0x3a3c>
   549a8:	andeq	r4, r5, ip, lsl #25
   549ac:	muleq	r5, r8, sp
   549b0:	muleq	r5, r8, sp
   549b4:	muleq	r5, r8, sp
   549b8:	muleq	r5, r8, sp
   549bc:	muleq	r5, r8, sp
   549c0:	muleq	r5, r8, sp
   549c4:	muleq	r5, r8, sp
   549c8:	muleq	r5, r8, sp
   549cc:	muleq	r5, r8, sp
   549d0:	muleq	r5, r8, sp
   549d4:	muleq	r5, r8, sp
   549d8:	muleq	r5, r8, sp
   549dc:	muleq	r5, r8, sp
   549e0:	muleq	r5, r8, sp
   549e4:	muleq	r5, r8, sp
   549e8:	muleq	r5, r8, sp
   549ec:	muleq	r5, r8, sp
   549f0:	muleq	r5, r8, sp
   549f4:	muleq	r5, r8, sp
   549f8:	muleq	r5, r8, sp
   549fc:	muleq	r5, r8, sp
   54a00:	muleq	r5, r8, sp
   54a04:	muleq	r5, r8, sp
   54a08:	muleq	r5, r8, sp
   54a0c:	muleq	r5, r8, sp
   54a10:	muleq	r5, r8, sp
   54a14:	muleq	r5, r8, sp
   54a18:	andeq	r4, r5, r0, ror #29
   54a1c:	muleq	r5, r8, sp
   54a20:	andeq	r4, r5, ip, lsr #24
   54a24:	muleq	r5, r8, sp
   54a28:	andeq	r4, r5, r0, ror #29
   54a2c:	andeq	r4, r5, r0, ror #29
   54a30:	andeq	r4, r5, r0, ror #29
   54a34:	muleq	r5, r8, sp
   54a38:	muleq	r5, r8, sp
   54a3c:	muleq	r5, r8, sp
   54a40:	muleq	r5, r8, sp
   54a44:	muleq	r5, r8, sp
   54a48:	muleq	r5, r8, sp
   54a4c:	muleq	r5, r8, sp
   54a50:	muleq	r5, r8, sp
   54a54:	muleq	r5, r8, sp
   54a58:	muleq	r5, r8, sp
   54a5c:	muleq	r5, r8, sp
   54a60:	andeq	r5, r5, r4, lsr #32
   54a64:	muleq	r5, r8, sp
   54a68:	muleq	r5, r8, sp
   54a6c:	muleq	r5, r8, sp
   54a70:	muleq	r5, r8, sp
   54a74:	andeq	r4, r5, r0, ror #31
   54a78:	muleq	r5, r8, sp
   54a7c:	muleq	r5, r8, sp
   54a80:	muleq	r5, r8, sp
   54a84:	muleq	r5, r8, sp
   54a88:	muleq	r5, r8, sp
   54a8c:	muleq	r5, r8, sp
   54a90:	muleq	r5, r8, sp
   54a94:	muleq	r5, r8, sp
   54a98:	andeq	r4, r5, r0, ror #29
   54a9c:	muleq	r5, r8, sp
   54aa0:	andeq	r4, r5, ip, asr #31
   54aa4:	andeq	r4, r5, r8, lsl #31
   54aa8:	andeq	r4, r5, r0, ror #29
   54aac:	andeq	r4, r5, r0, ror #29
   54ab0:	andeq	r4, r5, r0, ror #29
   54ab4:	muleq	r5, r8, sp
   54ab8:	andeq	r4, r5, r8, lsl #31
   54abc:	muleq	r5, r8, sp
   54ac0:	muleq	r5, r8, sp
   54ac4:	muleq	r5, r8, sp
   54ac8:	muleq	r5, r8, sp
   54acc:	andeq	r5, r5, r0, asr #32
   54ad0:	andeq	r4, r5, r0, ror #31
   54ad4:	andeq	r5, r5, r4, lsr r0
   54ad8:	muleq	r5, r8, sp
   54adc:	muleq	r5, r8, sp
   54ae0:	andeq	r4, r5, r4, ror pc
   54ae4:	muleq	r5, r8, sp
   54ae8:	andeq	r4, r5, r0, ror #31
   54aec:	muleq	r5, r8, sp
   54af0:	muleq	r5, r8, sp
   54af4:	andeq	r4, r5, r0, ror #31
   54af8:	str	r5, [r6, #12]
   54afc:	str	r7, [r6, #16]
   54b00:	ldrb	r3, [r5, #1]
   54b04:	ldr	r2, [sp, #16]
   54b08:	sub	r3, r3, #48	; 0x30
   54b0c:	cmp	r2, #0
   54b10:	moveq	r2, #1
   54b14:	str	r2, [sp, #16]
   54b18:	uxtb	r2, r3
   54b1c:	cmp	r2, #9
   54b20:	bls	54f04 <_ZdlPv@@Base+0x3ba8>
   54b24:	ldr	r4, [r6, #20]
   54b28:	cmn	r4, #1
   54b2c:	beq	54ec0 <_ZdlPv@@Base+0x3b64>
   54b30:	ldr	r3, [sp, #8]
   54b34:	ldr	sl, [fp, #4]
   54b38:	cmp	r3, r4
   54b3c:	bls	54e28 <_ZdlPv@@Base+0x3acc>
   54b40:	ldr	r2, [fp]
   54b44:	cmp	r2, r4
   54b48:	bhi	54b64 <_ZdlPv@@Base+0x3808>
   54b4c:	sub	r1, sl, #16
   54b50:	add	r2, r2, #1
   54b54:	cmp	r2, r4
   54b58:	str	r9, [r1, r2, lsl #4]
   54b5c:	bls	54b50 <_ZdlPv@@Base+0x37f4>
   54b60:	str	r2, [fp]
   54b64:	ldr	r3, [sl, r4, lsl #4]
   54b68:	cmp	r3, #0
   54b6c:	bne	55174 <_ZdlPv@@Base+0x3e18>
   54b70:	mov	r3, r7
   54b74:	mov	r2, #5
   54b78:	str	r2, [sl, r4, lsl #4]
   54b7c:	ldrb	r4, [r3], #1
   54b80:	mov	r5, r7
   54b84:	cmp	r4, #46	; 0x2e
   54b88:	mov	r7, r3
   54b8c:	bne	54938 <_ZdlPv@@Base+0x35dc>
   54b90:	ldrb	r3, [r5, #1]
   54b94:	cmp	r3, #42	; 0x2a
   54b98:	bne	54de0 <_ZdlPv@@Base+0x3a84>
   54b9c:	add	r7, r5, #2
   54ba0:	str	r5, [r6, #24]
   54ba4:	str	r7, [r6, #28]
   54ba8:	ldrb	r1, [r5, #2]
   54bac:	ldr	r3, [sp, #28]
   54bb0:	sub	r1, r1, #48	; 0x30
   54bb4:	cmp	r3, #2
   54bb8:	movcc	r3, #2
   54bbc:	str	r3, [sp, #28]
   54bc0:	uxtb	r3, r1
   54bc4:	cmp	r3, #9
   54bc8:	bls	552f4 <_ZdlPv@@Base+0x3f98>
   54bcc:	ldr	r4, [r6, #32]
   54bd0:	cmn	r4, #1
   54bd4:	beq	552d4 <_ZdlPv@@Base+0x3f78>
   54bd8:	ldr	r3, [sp, #8]
   54bdc:	ldr	sl, [fp, #4]
   54be0:	cmp	r3, r4
   54be4:	bls	551f8 <_ZdlPv@@Base+0x3e9c>
   54be8:	ldr	r2, [fp]
   54bec:	cmp	r2, r4
   54bf0:	bhi	54c0c <_ZdlPv@@Base+0x38b0>
   54bf4:	sub	r1, sl, #16
   54bf8:	add	r2, r2, #1
   54bfc:	cmp	r2, r4
   54c00:	str	r9, [r1, r2, lsl #4]
   54c04:	bls	54bf8 <_ZdlPv@@Base+0x389c>
   54c08:	str	r2, [fp]
   54c0c:	ldr	r3, [sl, r4, lsl #4]
   54c10:	cmp	r3, #0
   54c14:	bne	55258 <_ZdlPv@@Base+0x3efc>
   54c18:	mov	r3, #5
   54c1c:	str	r3, [sl, r4, lsl #4]
   54c20:	mov	r5, r7
   54c24:	ldrb	r4, [r7]
   54c28:	b	54938 <_ZdlPv@@Base+0x35dc>
   54c2c:	mov	r4, #99	; 0x63
   54c30:	mov	r3, #14
   54c34:	str	r3, [sp, #20]
   54c38:	cmn	r8, #1
   54c3c:	strne	r8, [r6, #40]	; 0x28
   54c40:	beq	550f8 <_ZdlPv@@Base+0x3d9c>
   54c44:	ldr	r3, [sp, #8]
   54c48:	ldr	sl, [fp, #4]
   54c4c:	cmp	r3, r8
   54c50:	bls	5509c <_ZdlPv@@Base+0x3d40>
   54c54:	ldr	r3, [fp]
   54c58:	cmp	r3, r8
   54c5c:	bhi	54c78 <_ZdlPv@@Base+0x391c>
   54c60:	sub	r1, sl, #16
   54c64:	add	r3, r3, #1
   54c68:	cmp	r3, r8
   54c6c:	str	r9, [r1, r3, lsl #4]
   54c70:	bls	54c64 <_ZdlPv@@Base+0x3908>
   54c74:	str	r3, [fp]
   54c78:	ldr	r3, [sl, r8, lsl #4]
   54c7c:	cmp	r3, #0
   54c80:	bne	55084 <_ZdlPv@@Base+0x3d28>
   54c84:	ldr	r3, [sp, #20]
   54c88:	str	r3, [sl, r8, lsl #4]
   54c8c:	ldr	r3, [sp, #4]
   54c90:	strb	r4, [r6, #36]	; 0x24
   54c94:	ldr	r2, [sp, #24]
   54c98:	ldr	r4, [r3]
   54c9c:	str	r5, [r6, #4]
   54ca0:	add	r4, r4, #1
   54ca4:	cmp	r2, r4
   54ca8:	str	r4, [r3]
   54cac:	ldrhi	r3, [r3, #4]
   54cb0:	bhi	547e0 <_ZdlPv@@Base+0x3484>
   54cb4:	ldr	r3, [sp, #24]
   54cb8:	cmp	r3, #0
   54cbc:	blt	553dc <_ZdlPv@@Base+0x4080>
   54cc0:	ldr	r3, [sp, #24]
   54cc4:	ldr	r2, [pc, #1872]	; 5541c <_ZdlPv@@Base+0x40c0>
   54cc8:	lsl	r5, r3, #1
   54ccc:	cmp	r5, r2
   54cd0:	bhi	553dc <_ZdlPv@@Base+0x4080>
   54cd4:	ldr	r2, [sp, #4]
   54cd8:	add	r1, r3, r3, lsl #2
   54cdc:	ldr	r6, [r2, #4]
   54ce0:	add	r1, r3, r1, lsl #1
   54ce4:	ldr	r3, [sp, #36]	; 0x24
   54ce8:	lsl	r1, r1, #3
   54cec:	cmp	r3, r6
   54cf0:	beq	54e88 <_ZdlPv@@Base+0x3b2c>
   54cf4:	mov	r0, r6
   54cf8:	bl	11438 <realloc@plt>
   54cfc:	subs	r3, r0, #0
   54d00:	beq	553dc <_ZdlPv@@Base+0x4080>
   54d04:	ldr	r2, [sp, #4]
   54d08:	ldm	r2, {r4, r6}
   54d0c:	ldr	r2, [sp, #36]	; 0x24
   54d10:	cmp	r2, r6
   54d14:	beq	54e98 <_ZdlPv@@Base+0x3b3c>
   54d18:	ldr	r2, [sp, #4]
   54d1c:	str	r5, [sp, #24]
   54d20:	str	r3, [r2, #4]
   54d24:	b	547e0 <_ZdlPv@@Base+0x3484>
   54d28:	mov	r2, r7
   54d2c:	ldrb	r3, [r2, #1]!
   54d30:	sub	r1, r3, #48	; 0x30
   54d34:	cmp	r1, #9
   54d38:	bls	54d2c <_ZdlPv@@Base+0x39d0>
   54d3c:	cmp	r3, #36	; 0x24
   54d40:	mvnne	r8, #0
   54d44:	bne	548b0 <_ZdlPv@@Base+0x3554>
   54d48:	mov	r2, #0
   54d4c:	b	54d58 <_ZdlPv@@Base+0x39fc>
   54d50:	cmp	ip, #9
   54d54:	bhi	55364 <_ZdlPv@@Base+0x4008>
   54d58:	ldr	r3, [pc, #1728]	; 55420 <_ZdlPv@@Base+0x40c4>
   54d5c:	mov	r1, r5
   54d60:	cmp	r2, r3
   54d64:	addls	r2, r2, r2, lsl #2
   54d68:	mvnhi	r3, #0
   54d6c:	lslls	r3, r2, #1
   54d70:	ldrb	ip, [r5, #1]!
   54d74:	adds	r3, r0, r3
   54d78:	mov	r2, r3
   54d7c:	sub	r0, ip, #48	; 0x30
   54d80:	uxtb	ip, r0
   54d84:	bcc	54d50 <_ZdlPv@@Base+0x39f4>
   54d88:	cmp	ip, #9
   54d8c:	mvn	r3, #0
   54d90:	mov	r1, r5
   54d94:	bls	54d70 <_ZdlPv@@Base+0x3a14>
   54d98:	mov	sl, fp
   54d9c:	ldr	fp, [sp, #4]
   54da0:	ldr	r3, [sl, #4]
   54da4:	ldr	r2, [sp, #12]
   54da8:	cmp	r2, r3
   54dac:	beq	54db8 <_ZdlPv@@Base+0x3a5c>
   54db0:	mov	r0, r3
   54db4:	bl	11360 <free@plt>
   54db8:	ldr	r0, [fp, #4]
   54dbc:	ldr	r3, [sp, #36]	; 0x24
   54dc0:	cmp	r3, r0
   54dc4:	beq	54dcc <_ZdlPv@@Base+0x3a70>
   54dc8:	bl	11360 <free@plt>
   54dcc:	bl	1160c <__errno_location@plt>
   54dd0:	mov	r3, #22
   54dd4:	mvn	r1, #0
   54dd8:	str	r3, [r0]
   54ddc:	b	54814 <_ZdlPv@@Base+0x34b8>
   54de0:	str	r5, [r6, #24]
   54de4:	ldrb	r3, [r5, #1]
   54de8:	sub	r3, r3, #48	; 0x30
   54dec:	cmp	r3, #9
   54df0:	bhi	553f8 <_ZdlPv@@Base+0x409c>
   54df4:	ldrb	r3, [r7, #1]!
   54df8:	sub	r3, r3, #48	; 0x30
   54dfc:	cmp	r3, #9
   54e00:	bls	54df4 <_ZdlPv@@Base+0x3a98>
   54e04:	sub	r3, r7, r5
   54e08:	mov	r5, r7
   54e0c:	ldr	r2, [sp, #28]
   54e10:	str	r7, [r6, #28]
   54e14:	cmp	r2, r3
   54e18:	movcs	r3, r2
   54e1c:	ldrb	r4, [r7]
   54e20:	str	r3, [sp, #28]
   54e24:	b	54938 <_ZdlPv@@Base+0x35dc>
   54e28:	ldr	r3, [sp, #8]
   54e2c:	lsl	r3, r3, #1
   54e30:	cmp	r3, r4
   54e34:	str	r3, [sp, #8]
   54e38:	addls	r3, r4, #1
   54e3c:	strls	r3, [sp, #8]
   54e40:	ldr	r3, [sp, #8]
   54e44:	cmn	r3, #-268435455	; 0xf0000001
   54e48:	bhi	55404 <_ZdlPv@@Base+0x40a8>
   54e4c:	ldr	r2, [sp, #12]
   54e50:	lsl	r1, r3, #4
   54e54:	cmp	r2, sl
   54e58:	beq	551b4 <_ZdlPv@@Base+0x3e58>
   54e5c:	mov	r0, sl
   54e60:	bl	11438 <realloc@plt>
   54e64:	ldr	r1, [fp, #4]
   54e68:	subs	sl, r0, #0
   54e6c:	beq	55408 <_ZdlPv@@Base+0x40ac>
   54e70:	ldr	r3, [sp, #12]
   54e74:	ldr	r2, [fp]
   54e78:	cmp	r3, r1
   54e7c:	beq	5529c <_ZdlPv@@Base+0x3f40>
   54e80:	str	sl, [fp, #4]
   54e84:	b	54b44 <_ZdlPv@@Base+0x37e8>
   54e88:	mov	r0, r1
   54e8c:	bl	11594 <malloc@plt>
   54e90:	subs	r3, r0, #0
   54e94:	beq	552b0 <_ZdlPv@@Base+0x3f54>
   54e98:	add	r2, r4, r4, lsl #2
   54e9c:	mov	r0, r3
   54ea0:	add	r2, r4, r2, lsl #1
   54ea4:	mov	r1, r6
   54ea8:	lsl	r2, r2, #2
   54eac:	bl	1157c <memcpy@plt>
   54eb0:	ldr	r2, [sp, #4]
   54eb4:	ldr	r4, [r2]
   54eb8:	mov	r3, r0
   54ebc:	b	54d18 <_ZdlPv@@Base+0x39bc>
   54ec0:	ldr	r3, [sp, #32]
   54ec4:	cmn	r3, #1
   54ec8:	str	r3, [r6, #20]
   54ecc:	add	r3, r3, #1
   54ed0:	beq	54d98 <_ZdlPv@@Base+0x3a3c>
   54ed4:	ldr	r4, [sp, #32]
   54ed8:	str	r3, [sp, #32]
   54edc:	b	54b30 <_ZdlPv@@Base+0x37d4>
   54ee0:	cmp	r3, #15
   54ee4:	movgt	r3, #12
   54ee8:	strgt	r3, [sp, #20]
   54eec:	bgt	54c38 <_ZdlPv@@Base+0x38dc>
   54ef0:	tst	r3, #4
   54ef4:	movne	r3, #12
   54ef8:	moveq	r3, #11
   54efc:	str	r3, [sp, #20]
   54f00:	b	54c38 <_ZdlPv@@Base+0x38dc>
   54f04:	mov	r1, r7
   54f08:	ldrb	r2, [r1, #1]!
   54f0c:	sub	r0, r2, #48	; 0x30
   54f10:	cmp	r0, #9
   54f14:	bls	54f08 <_ZdlPv@@Base+0x3bac>
   54f18:	cmp	r2, #36	; 0x24
   54f1c:	bne	54b24 <_ZdlPv@@Base+0x37c8>
   54f20:	mov	r1, #0
   54f24:	b	54f30 <_ZdlPv@@Base+0x3bd4>
   54f28:	cmp	ip, #9
   54f2c:	bhi	553ac <_ZdlPv@@Base+0x4050>
   54f30:	ldr	r2, [pc, #1256]	; 55420 <_ZdlPv@@Base+0x40c4>
   54f34:	mov	r0, r7
   54f38:	cmp	r1, r2
   54f3c:	addls	r1, r1, r1, lsl #2
   54f40:	mvnhi	r2, #0
   54f44:	lslls	r2, r1, #1
   54f48:	ldrb	ip, [r7, #1]!
   54f4c:	adds	r2, r3, r2
   54f50:	mov	r1, r2
   54f54:	sub	r3, ip, #48	; 0x30
   54f58:	uxtb	ip, r3
   54f5c:	bcc	54f28 <_ZdlPv@@Base+0x3bcc>
   54f60:	cmp	ip, #9
   54f64:	mvn	r2, #0
   54f68:	mov	r0, r7
   54f6c:	bls	54f48 <_ZdlPv@@Base+0x3bec>
   54f70:	b	54d98 <_ZdlPv@@Base+0x3a3c>
   54f74:	cmp	r3, #7
   54f78:	movgt	r3, #16
   54f7c:	movle	r3, #15
   54f80:	str	r3, [sp, #20]
   54f84:	b	54c38 <_ZdlPv@@Base+0x38dc>
   54f88:	cmp	r3, #15
   54f8c:	bgt	55284 <_ZdlPv@@Base+0x3f28>
   54f90:	tst	r3, #4
   54f94:	bne	55284 <_ZdlPv@@Base+0x3f28>
   54f98:	cmp	r3, #7
   54f9c:	movgt	r3, #7
   54fa0:	strgt	r3, [sp, #20]
   54fa4:	bgt	54c38 <_ZdlPv@@Base+0x38dc>
   54fa8:	tst	r3, #2
   54fac:	movne	r3, #1
   54fb0:	strne	r3, [sp, #20]
   54fb4:	bne	54c38 <_ZdlPv@@Base+0x38dc>
   54fb8:	tst	r3, #1
   54fbc:	movne	r3, #3
   54fc0:	moveq	r3, #5
   54fc4:	str	r3, [sp, #20]
   54fc8:	b	54c38 <_ZdlPv@@Base+0x38dc>
   54fcc:	cmp	r3, #7
   54fd0:	movgt	r3, #14
   54fd4:	movle	r3, #13
   54fd8:	str	r3, [sp, #20]
   54fdc:	b	54c38 <_ZdlPv@@Base+0x38dc>
   54fe0:	cmp	r3, #15
   54fe4:	bgt	55278 <_ZdlPv@@Base+0x3f1c>
   54fe8:	tst	r3, #4
   54fec:	bne	55278 <_ZdlPv@@Base+0x3f1c>
   54ff0:	cmp	r3, #7
   54ff4:	movgt	r3, #8
   54ff8:	strgt	r3, [sp, #20]
   54ffc:	bgt	54c38 <_ZdlPv@@Base+0x38dc>
   55000:	tst	r3, #2
   55004:	movne	r3, #2
   55008:	strne	r3, [sp, #20]
   5500c:	bne	54c38 <_ZdlPv@@Base+0x38dc>
   55010:	tst	r3, #1
   55014:	movne	r3, #4
   55018:	moveq	r3, #6
   5501c:	str	r3, [sp, #20]
   55020:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55024:	mov	r3, #16
   55028:	str	r3, [sp, #20]
   5502c:	mov	r4, #115	; 0x73
   55030:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55034:	mov	r3, #17
   55038:	str	r3, [sp, #20]
   5503c:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55040:	cmp	r3, #15
   55044:	bgt	5526c <_ZdlPv@@Base+0x3f10>
   55048:	tst	r3, #4
   5504c:	bne	5526c <_ZdlPv@@Base+0x3f10>
   55050:	cmp	r3, #7
   55054:	movgt	r3, #21
   55058:	strgt	r3, [sp, #20]
   5505c:	bgt	54c38 <_ZdlPv@@Base+0x38dc>
   55060:	tst	r3, #2
   55064:	movne	r3, #18
   55068:	strne	r3, [sp, #20]
   5506c:	bne	54c38 <_ZdlPv@@Base+0x38dc>
   55070:	tst	r3, #1
   55074:	movne	r3, #19
   55078:	moveq	r3, #20
   5507c:	str	r3, [sp, #20]
   55080:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55084:	ldr	r2, [sp, #20]
   55088:	cmp	r3, r2
   5508c:	beq	54c8c <_ZdlPv@@Base+0x3930>
   55090:	mov	r3, sl
   55094:	ldr	fp, [sp, #4]
   55098:	b	54da4 <_ZdlPv@@Base+0x3a48>
   5509c:	ldr	r3, [sp, #8]
   550a0:	lsl	r3, r3, #1
   550a4:	cmp	r3, r8
   550a8:	str	r3, [sp, #8]
   550ac:	addls	r3, r8, #1
   550b0:	strls	r3, [sp, #8]
   550b4:	ldr	r3, [sp, #8]
   550b8:	cmn	r3, #-268435455	; 0xf0000001
   550bc:	bhi	55404 <_ZdlPv@@Base+0x40a8>
   550c0:	ldr	r2, [sp, #12]
   550c4:	lsl	r1, r3, #4
   550c8:	cmp	r2, sl
   550cc:	beq	55188 <_ZdlPv@@Base+0x3e2c>
   550d0:	mov	r0, sl
   550d4:	bl	11438 <realloc@plt>
   550d8:	subs	sl, r0, #0
   550dc:	beq	553dc <_ZdlPv@@Base+0x4080>
   550e0:	ldr	r3, [fp, #4]
   550e4:	ldr	r2, [sp, #12]
   550e8:	cmp	r2, r3
   550ec:	beq	55410 <_ZdlPv@@Base+0x40b4>
   550f0:	str	sl, [fp, #4]
   550f4:	b	54c54 <_ZdlPv@@Base+0x38f8>
   550f8:	ldr	r3, [sp, #32]
   550fc:	cmn	r3, #1
   55100:	str	r3, [r6, #40]	; 0x28
   55104:	add	r3, r3, #1
   55108:	beq	54d98 <_ZdlPv@@Base+0x3a3c>
   5510c:	ldr	r8, [sp, #32]
   55110:	str	r3, [sp, #32]
   55114:	b	54c44 <_ZdlPv@@Base+0x38e8>
   55118:	str	r5, [r6, #12]
   5511c:	ldrb	r3, [r5]
   55120:	sub	r3, r3, #48	; 0x30
   55124:	cmp	r3, #9
   55128:	bhi	55168 <_ZdlPv@@Base+0x3e0c>
   5512c:	mov	r7, r5
   55130:	b	55138 <_ZdlPv@@Base+0x3ddc>
   55134:	mov	r7, r2
   55138:	ldrb	r3, [r7, #1]
   5513c:	add	r2, r7, #1
   55140:	sub	r3, r3, #48	; 0x30
   55144:	cmp	r3, #9
   55148:	bls	55134 <_ZdlPv@@Base+0x3dd8>
   5514c:	ldr	r3, [sp, #16]
   55150:	sub	r5, r2, r5
   55154:	cmp	r3, r5
   55158:	movcc	r3, r5
   5515c:	add	r7, r7, #2
   55160:	mov	r5, r2
   55164:	str	r3, [sp, #16]
   55168:	str	r5, [r6, #16]
   5516c:	ldrb	r4, [r5]
   55170:	b	54930 <_ZdlPv@@Base+0x35d4>
   55174:	cmp	r3, #5
   55178:	bne	55090 <_ZdlPv@@Base+0x3d34>
   5517c:	mov	r5, r7
   55180:	ldrb	r4, [r7], #1
   55184:	b	54930 <_ZdlPv@@Base+0x35d4>
   55188:	mov	r0, r1
   5518c:	bl	11594 <malloc@plt>
   55190:	subs	r3, r0, #0
   55194:	beq	551c4 <_ZdlPv@@Base+0x3e68>
   55198:	ldr	r2, [fp]
   5519c:	mov	r1, sl
   551a0:	mov	r0, r3
   551a4:	lsl	r2, r2, #4
   551a8:	bl	1157c <memcpy@plt>
   551ac:	mov	sl, r0
   551b0:	b	550f0 <_ZdlPv@@Base+0x3d94>
   551b4:	mov	r0, r1
   551b8:	bl	11594 <malloc@plt>
   551bc:	cmp	r0, #0
   551c0:	bne	55290 <_ZdlPv@@Base+0x3f34>
   551c4:	ldr	fp, [sp, #4]
   551c8:	ldr	r0, [fp, #4]
   551cc:	ldr	r3, [sp, #36]	; 0x24
   551d0:	cmp	r3, r0
   551d4:	beq	551dc <_ZdlPv@@Base+0x3e80>
   551d8:	bl	11360 <free@plt>
   551dc:	bl	1160c <__errno_location@plt>
   551e0:	mov	r3, #12
   551e4:	mvn	r1, #0
   551e8:	str	r3, [r0]
   551ec:	mov	r0, r1
   551f0:	add	sp, sp, #44	; 0x2c
   551f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   551f8:	ldr	r3, [sp, #8]
   551fc:	lsl	r3, r3, #1
   55200:	cmp	r3, r4
   55204:	str	r3, [sp, #8]
   55208:	addls	r3, r4, #1
   5520c:	strls	r3, [sp, #8]
   55210:	ldr	r3, [sp, #8]
   55214:	cmn	r3, #-268435455	; 0xf0000001
   55218:	bhi	55404 <_ZdlPv@@Base+0x40a8>
   5521c:	ldr	r2, [sp, #12]
   55220:	lsl	r1, r3, #4
   55224:	cmp	r2, sl
   55228:	beq	5537c <_ZdlPv@@Base+0x4020>
   5522c:	mov	r0, sl
   55230:	bl	11438 <realloc@plt>
   55234:	ldr	r1, [fp, #4]
   55238:	subs	sl, r0, #0
   5523c:	beq	55408 <_ZdlPv@@Base+0x40ac>
   55240:	ldr	r3, [sp, #12]
   55244:	ldr	r2, [fp]
   55248:	cmp	r3, r1
   5524c:	beq	55398 <_ZdlPv@@Base+0x403c>
   55250:	str	sl, [fp, #4]
   55254:	b	54bec <_ZdlPv@@Base+0x3890>
   55258:	cmp	r3, #5
   5525c:	bne	55090 <_ZdlPv@@Base+0x3d34>
   55260:	ldrb	r4, [r7]
   55264:	mov	r5, r7
   55268:	b	54938 <_ZdlPv@@Base+0x35dc>
   5526c:	mov	r3, #22
   55270:	str	r3, [sp, #20]
   55274:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55278:	mov	r3, #10
   5527c:	str	r3, [sp, #20]
   55280:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55284:	mov	r3, #9
   55288:	str	r3, [sp, #20]
   5528c:	b	54c38 <_ZdlPv@@Base+0x38dc>
   55290:	ldr	r2, [fp]
   55294:	ldr	r1, [sp, #12]
   55298:	mov	sl, r0
   5529c:	lsl	r2, r2, #4
   552a0:	mov	r0, sl
   552a4:	bl	1157c <memcpy@plt>
   552a8:	ldr	r2, [fp]
   552ac:	b	54e80 <_ZdlPv@@Base+0x3b24>
   552b0:	mov	sl, fp
   552b4:	ldr	r3, [sp, #12]
   552b8:	ldr	r1, [sl, #4]
   552bc:	ldr	fp, [sp, #4]
   552c0:	cmp	r3, r1
   552c4:	beq	551dc <_ZdlPv@@Base+0x3e80>
   552c8:	mov	r0, r1
   552cc:	bl	11360 <free@plt>
   552d0:	b	551c8 <_ZdlPv@@Base+0x3e6c>
   552d4:	ldr	r3, [sp, #32]
   552d8:	cmn	r3, #1
   552dc:	str	r3, [r6, #32]
   552e0:	add	r3, r3, #1
   552e4:	beq	54d98 <_ZdlPv@@Base+0x3a3c>
   552e8:	ldr	r4, [sp, #32]
   552ec:	str	r3, [sp, #32]
   552f0:	b	54bd8 <_ZdlPv@@Base+0x387c>
   552f4:	mov	r2, r7
   552f8:	ldrb	r3, [r2, #1]!
   552fc:	sub	r0, r3, #48	; 0x30
   55300:	cmp	r0, #9
   55304:	bls	552f8 <_ZdlPv@@Base+0x3f9c>
   55308:	cmp	r3, #36	; 0x24
   5530c:	bne	54bcc <_ZdlPv@@Base+0x3870>
   55310:	mov	r2, #0
   55314:	b	55320 <_ZdlPv@@Base+0x3fc4>
   55318:	cmp	ip, #9
   5531c:	bhi	553c4 <_ZdlPv@@Base+0x4068>
   55320:	ldr	r3, [pc, #248]	; 55420 <_ZdlPv@@Base+0x40c4>
   55324:	mov	r0, r7
   55328:	cmp	r2, r3
   5532c:	addls	r2, r2, r2, lsl #2
   55330:	mvnhi	r3, #0
   55334:	lslls	r3, r2, #1
   55338:	ldrb	ip, [r7, #1]!
   5533c:	adds	r3, r1, r3
   55340:	mov	r2, r3
   55344:	sub	r1, ip, #48	; 0x30
   55348:	uxtb	ip, r1
   5534c:	bcc	55318 <_ZdlPv@@Base+0x3fbc>
   55350:	cmp	ip, #9
   55354:	mvn	r3, #0
   55358:	mov	r0, r7
   5535c:	bls	55338 <_ZdlPv@@Base+0x3fdc>
   55360:	b	54d98 <_ZdlPv@@Base+0x3a3c>
   55364:	sub	r8, r3, #1
   55368:	cmn	r8, #3
   5536c:	bhi	54d98 <_ZdlPv@@Base+0x3a3c>
   55370:	add	r5, r1, #2
   55374:	ldrb	r4, [r1, #2]
   55378:	b	548b0 <_ZdlPv@@Base+0x3554>
   5537c:	mov	r0, r1
   55380:	bl	11594 <malloc@plt>
   55384:	cmp	r0, #0
   55388:	beq	551c4 <_ZdlPv@@Base+0x3e68>
   5538c:	ldr	r2, [fp]
   55390:	ldr	r1, [sp, #12]
   55394:	mov	sl, r0
   55398:	lsl	r2, r2, #4
   5539c:	mov	r0, sl
   553a0:	bl	1157c <memcpy@plt>
   553a4:	ldr	r2, [fp]
   553a8:	b	55250 <_ZdlPv@@Base+0x3ef4>
   553ac:	sub	r4, r2, #1
   553b0:	cmn	r4, #3
   553b4:	bhi	54d98 <_ZdlPv@@Base+0x3a3c>
   553b8:	str	r4, [r6, #20]
   553bc:	add	r7, r0, #2
   553c0:	b	54b30 <_ZdlPv@@Base+0x37d4>
   553c4:	sub	r4, r3, #1
   553c8:	cmn	r4, #3
   553cc:	bhi	54d98 <_ZdlPv@@Base+0x3a3c>
   553d0:	str	r4, [r6, #32]
   553d4:	add	r7, r0, #2
   553d8:	b	54bd8 <_ZdlPv@@Base+0x387c>
   553dc:	mov	sl, fp
   553e0:	ldr	fp, [sp, #4]
   553e4:	ldr	r1, [sl, #4]
   553e8:	ldr	r3, [sp, #12]
   553ec:	cmp	r3, r1
   553f0:	bne	552c8 <_ZdlPv@@Base+0x3f6c>
   553f4:	b	551c8 <_ZdlPv@@Base+0x3e6c>
   553f8:	mov	r5, r7
   553fc:	mov	r3, #1
   55400:	b	54e0c <_ZdlPv@@Base+0x3ab0>
   55404:	mov	r1, sl
   55408:	ldr	fp, [sp, #4]
   5540c:	b	553e8 <_ZdlPv@@Base+0x408c>
   55410:	mov	r3, sl
   55414:	mov	sl, r2
   55418:	b	55198 <_ZdlPv@@Base+0x3e3c>
   5541c:	ldrbeq	r7, [r1, #1117]	; 0x45d
   55420:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   55424:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   55428:	mov	r7, r0
   5542c:	ldr	r6, [pc, #72]	; 5547c <_ZdlPv@@Base+0x4120>
   55430:	ldr	r5, [pc, #72]	; 55480 <_ZdlPv@@Base+0x4124>
   55434:	add	r6, pc, r6
   55438:	add	r5, pc, r5
   5543c:	sub	r6, r6, r5
   55440:	mov	r8, r1
   55444:	mov	r9, r2
   55448:	bl	112ec <sqrt@plt-0x20>
   5544c:	asrs	r6, r6, #2
   55450:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   55454:	mov	r4, #0
   55458:	add	r4, r4, #1
   5545c:	ldr	r3, [r5], #4
   55460:	mov	r2, r9
   55464:	mov	r1, r8
   55468:	mov	r0, r7
   5546c:	blx	r3
   55470:	cmp	r6, r4
   55474:	bne	55458 <_ZdlPv@@Base+0x40fc>
   55478:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5547c:	ldrdeq	r7, [r2], -r0
   55480:	andeq	r7, r2, r0, ror r8
   55484:	bx	lr

Disassembly of section .fini:

00055488 <.fini>:
   55488:	push	{r3, lr}
   5548c:	pop	{r3, pc}
