<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<<<<<<< HEAD
<TD ALIGN=CENTER COLSPAN='4'><B>test1 Project Status (09/15/2023 - 16:48:23)</B></TD></TR>
=======
<TD ALIGN=CENTER COLSPAN='4'><B>test1 Project Status (09/03/2023 - 19:17:22)</B></TD></TR>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>melexis_mlx90641.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>test1</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Placed and Routed</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc4vsx35-10ff668</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<<<<<<< HEAD
<TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/*.xmsgs?&DataKey=Warning'>1471 Warnings (10 new)</A></TD>
=======
<TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/*.xmsgs?&DataKey=Warning'>11927 Warnings (7360 new)</A></TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Minimum Runtime</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Runtime Strategy 1?&DataKey=Strategy'>Runtime Strategy 1</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>10,637</TD>
<TD ALIGN=RIGHT>20,480</TD>
<TD ALIGN=RIGHT>51%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>14,220</TD>
<TD ALIGN=RIGHT>20,480</TD>
<TD ALIGN=RIGHT>69%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>9,301</TD>
<TD ALIGN=RIGHT>10,240</TD>
<TD ALIGN=RIGHT>90%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>9,301</TD>
<TD ALIGN=RIGHT>9,301</TD>
=======
<TD ALIGN=RIGHT>9,965</TD>
<TD ALIGN=RIGHT>30,720</TD>
<TD ALIGN=RIGHT>32%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>15,057</TD>
<TD ALIGN=RIGHT>30,720</TD>
<TD ALIGN=RIGHT>49%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>10,455</TD>
<TD ALIGN=RIGHT>15,360</TD>
<TD ALIGN=RIGHT>68%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>10,455</TD>
<TD ALIGN=RIGHT>10,455</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>9,301</TD>
=======
<TD ALIGN=RIGHT>10,455</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>14,487</TD>
<TD ALIGN=RIGHT>20,480</TD>
<TD ALIGN=RIGHT>70%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>14,015</TD>
=======
<TD ALIGN=RIGHT>15,233</TD>
<TD ALIGN=RIGHT>30,720</TD>
<TD ALIGN=RIGHT>49%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>14,788</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>267</TD>
=======
<TD ALIGN=RIGHT>176</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Shift registers</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>205</TD>
=======
<TD ALIGN=RIGHT>269</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>448</TD>
<TD ALIGN=RIGHT>7%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Flip Flops</TD>
<TD ALIGN=RIGHT>2</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFG/BUFGCTRLs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>6%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFGs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of FIFO16/RAMB16s</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>39</TD>
<TD ALIGN=RIGHT>128</TD>
<TD ALIGN=RIGHT>30%</TD>
=======
<TD ALIGN=RIGHT>41</TD>
<TD ALIGN=RIGHT>192</TD>
<TD ALIGN=RIGHT>21%</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as RAMB16s</TD>
<TD ALIGN=RIGHT>39</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DSP48s</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>192</TD>
<TD ALIGN=RIGHT>2%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>3.43</TD>
=======
<TD ALIGN=RIGHT>3.46</TD>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<<<<<<< HEAD
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Fri Sep 15 16:41:57 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/xst.xmsgs?&DataKey=Warning'>1463 Warnings (9 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/xst.xmsgs?&DataKey=Info'>86 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.bld'>Translation Report</A></TD><TD>Current</TD><TD>Fri Sep 15 16:42:19 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>4 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Fri Sep 15 16:46:11 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/map.xmsgs?&DataKey=Warning'>4 Warnings (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/map.xmsgs?&DataKey=Info'>10 Infos (2 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Fri Sep 15 16:47:50 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Fri Sep 15 16:48:22 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/trce.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
=======
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Mon Sep 4 13:22:41 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/xst.xmsgs?&DataKey=Warning'>1744 Warnings (4 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/xst.xmsgs?&DataKey=Info'>161 Infos (44 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.bld'>Translation Report</A></TD><TD>Current</TD><TD>Mon Sep 4 13:23:03 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>2 Warnings (2 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Mon Sep 4 13:24:53 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/map.xmsgs?&DataKey=Warning'>10051 Warnings (7272 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/map.xmsgs?&DataKey=Info'>29 Infos (13 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Mon Sep 4 13:31:09 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/par.xmsgs?&DataKey=Warning'>130 Warnings (82 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/par.xmsgs?&DataKey=Info'>4 Infos (3 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Mon Sep 4 13:31:40 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/trce.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1.bgn'>Bitgen Report</A></TD><TD>Out of Date</TD><TD>Wed Aug 23 19:03:03 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/_xmsgs/bitgen.xmsgs?&DataKey=Info'>1 Info (1 new)</A></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<<<<<<< HEAD
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Fri Sep 15 16:34:36 2023</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_map.psr'>Physical Synthesis Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Mon Sep 4 15:59:23 2023</TD></TR>
=======
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Sun Sep 3 17:22:44 2023</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/test1_map.psr'>Physical Synthesis Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Mon Sep 4 13:24:53 2023</TD></TR>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Wed Aug 23 19:03:09 2023</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/user/workspace/mlx90640_fpga/webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Wed Aug 23 19:03:11 2023</TD></TR>
</TABLE>


<<<<<<< HEAD
<br><center><b>Date Generated:</b> 09/15/2023 - 16:48:27</center>
=======
<br><center><b>Date Generated:</b> 09/04/2023 - 13:55:04</center>
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
</BODY></HTML>