module FD_pipeline #(
    parameter int DataWidth = 8,//change
    parameter bit CaptureDataEvenIfInputInvalid = 0,
    parameter bit ClearDataOnReset = 0
) (
    input  logic clk_i,
    input  logic reset_i,

    input logic pipeline_flush,

    input  logic [DataWidth-1:0] data_i,
    input  logic                 valid_i,//the input we put is valid and we are ready to start
    output logic                 ready_o,//the machine is ready for you to start

    output logic                 valid_o,//congrats the data is transmitted
    output logic [DataWidth-1:0] data_o,
    input  logic                 ready_i//im ready to give the next input
);

typedef enum logic {EMPTY,FULL} state_t;

state_t state_d,state_q;
logic [DataWidth-1:0] data_d, data_q;

always_comb begin
    ready_o = 1;
    valid_o = 0;


    state_d = state_q;
    data_d = data_q;

    case (state_q)
        EMPTY: begin
            if(CaptureDataEvenIfInputInvalid) begin
                if(valid_i & ready_o)begin
                    data_d = data_i;
                    state_d = FULL;
                end
            end else begin
                if(ready_o) begin
                    data_d = data_i;
                    if(valid_i) begin
                        state_d = FULL;
                    end
                end
            end
        end

        FULL: begin
            valid_o = 1;
            ready_o = 0;
            if(ready_i) begin
                ready_o = 1;
                state_d = EMPTY;
                if(valid_i) begin
                    data_d = data_i;
                    state_d = FULL;
                end
            end
        end
    endcase
end


always_ff @(posedge clk_i) begin
    if(reset_i) begin
        if(ClearDataOnReset) begin
            data_q <= '0;
        end
        state_q <= EMPTY;

    end else begin
        state_q <= state_d;
        data_q <= data_d;
    end
end

assign data_o = data_q;


endmodule
