{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536090876996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090876999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 12:54:36 2018 " "Processing started: Tue Sep 04 12:54:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536090876999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090876999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_shp -c final_shp " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_shp -c final_shp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090876999 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090877370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536090877414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536090877414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/tb_super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090884486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090884486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE super_hash_processor.sv(4) " "Verilog HDL Declaration information at super_hash_processor.sv(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090884488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090884489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090884489 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RW super_hash_processor.sv(273) " "Verilog HDL error at super_hash_processor.sv(273): object \"RW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 273 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1536090884490 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RW super_hash_processor.sv(277) " "Verilog HDL error at super_hash_processor.sv(277): object \"RW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 277 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1536090884490 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RW super_hash_processor.sv(281) " "Verilog HDL error at super_hash_processor.sv(281): object \"RW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 281 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1536090884490 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RW super_hash_processor.sv(445) " "Verilog HDL error at super_hash_processor.sv(445): object \"RW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 445 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1536090884493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/UCSD/ECE111/Projects/6 Final/output_files/final_shp.map.smsg " "Generated suppressed messages file D:/School/UCSD/ECE111/Projects/6 Final/output_files/final_shp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090884508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536090884546 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 04 12:54:44 2018 " "Processing ended: Tue Sep 04 12:54:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536090884546 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536090884546 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536090884546 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090884546 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090885183 ""}
