// Seed: 4184179957
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    output wire id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    output wire id_19,
    input supply0 id_20,
    output supply1 id_21,
    output tri0 id_22,
    input wor id_23,
    input supply0 id_24,
    input tri id_25
);
  wire id_27;
  assign id_19 = 1;
  wire id_28;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  uwire id_3,
    output tri   id_4,
    output tri0  id_5,
    input  wand  id_6,
    input  wor   id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_1,
      id_4,
      id_5,
      id_2,
      id_1,
      id_1,
      id_1,
      id_5,
      id_0,
      id_3,
      id_2,
      id_8,
      id_2,
      id_7,
      id_3,
      id_3,
      id_2,
      id_6,
      id_5,
      id_2,
      id_0,
      id_0,
      id_3
  );
endmodule
