ì´ì œ TVS / ESD ë§¥ë½ì—ì„œ CDM diodeë¥¼ ì •í™•íˆ ì •ë¦¬í•´ ë³´ê² ìŠµë‹ˆë‹¤.

1ï¸âƒ£ CDMì´ ë¬´ì—‡ì¸ê°€?

CDM = Charged Device Model

HBMì€ ì‚¬ëŒì´ ì¶©ì „ëœ ëª¨ë¸

CDMì€ ë””ë°”ì´ìŠ¤ ìì²´ê°€ ì¶©ì „ëœ ìƒíƒœì—ì„œ ìˆœê°„ ë°©ì „

CDM íŠ¹ì§•:

ë§¤ìš° ë¹ ë¥¸ rise time (~100â€“500 ps)

ë§¤ìš° ë†’ì€ di/dt

ë§¤ìš° ì§§ì€ pulse width (~1 ns ìˆ˜ì¤€)

ì „ë¥˜ í”¼í¬ê°€ ë§¤ìš° í¼

ğŸ‘‰ CDMì€ HBMë³´ë‹¤ í›¨ì”¬ ë¹ ë¥´ê³  ê³µê²©ì ì…ë‹ˆë‹¤.

2ï¸âƒ£ CDM diodeë€ ë¬´ì—‡ì¸ê°€?

CDM diodeëŠ”

CDM ì´ë²¤íŠ¸ì— íŠ¹í™”ëœ ESD ë³´í˜¸ìš© ë‹¤ì´ì˜¤ë“œ êµ¬ì¡°

ì…ë‹ˆë‹¤.

ì¦‰,

ultra-fast response

ë‚®ì€ parasitic inductance

ë‚®ì€ trigger delay

ë‚®ì€ overshoot

ì— ì´ˆì ì´ ë§ì¶°ì ¸ ìˆìŠµë‹ˆë‹¤.

3ï¸âƒ£ ì™œ ì¼ë°˜ TVSì™€ ë‹¤ë¥¸ê°€?

ì¼ë°˜ avalanche TVSëŠ”:

ns~Âµs ì˜ì—­ ëŒ€ì‘

ìƒëŒ€ì ìœ¼ë¡œ í° ë©´ì 

ë†’ì€ ì—ë„ˆì§€ ì²˜ë¦¬

í•˜ì§€ë§Œ CDMì€:

ìˆ˜ë°± ps rise time

ê·¹ë„ë¡œ ë¹ ë¥¸ ì „ì•• ìƒìŠ¹

ë”°ë¼ì„œ:

di/dt Ã— L íš¨ê³¼ê°€ ë§¤ìš° í¼

ğ‘‰
ğ‘œ
ğ‘£
ğ‘’
ğ‘Ÿ
ğ‘ 
â„
ğ‘œ
ğ‘œ
ğ‘¡
=
ğ¿
ğ‘‘
ğ‘–
ğ‘‘
ğ‘¡
V
overshoot
	â€‹

=L
dt
di
	â€‹


ê·¸ë˜ì„œ CDM diodeëŠ”:

ë§¤ìš° ì‘ì€ loop

ìµœì†Œ inductance

ë¹ ë¥¸ turn-on

êµ¬ì¡°ê°€ ì¤‘ìš”í•©ë‹ˆë‹¤.

4ï¸âƒ£ CDM diodeì˜ ëŒ€í‘œ êµ¬ì¡°

Low-voltage avalanche diode

ggNMOS (ë¹ ë¥¸ turn-on)

LVTSCR (ë‚®ì€ trigger)

Distributed diode arrays

í•µì‹¬ì€:

Trigger delayë¥¼ ìµœì†Œí™”í•˜ëŠ” êµ¬ì¡°

5ï¸âƒ£ CDMì—ì„œ ì¤‘ìš”í•œ íŒŒë¼ë¯¸í„°
í•­ëª©	ì¤‘ìš” ì´ìœ 
Trigger voltage	ë„ˆë¬´ ë†’ìœ¼ë©´ IC ì†ìƒ
Turn-on speed	ëŠë¦¬ë©´ overshoot ì¦ê°€
Parasitic inductance	overshoot ì§ì ‘ ì˜í–¥
Dynamic resistance	clamping ì•ˆì •ì„±
Current spreading	filament ë°©ì§€
6ï¸âƒ£ CDM diode ì„¤ê³„ ì² í•™

CDM ì„¤ê³„ëŠ”:

ë¹ ë¥´ê²Œ ì¼œì ¸ì•¼ í•¨

ë‚®ì€ overshoot

ë‚®ì€ holding voltage ìœ„í—˜ ê´€ë¦¬

ë ˆì´ì•„ì›ƒ ìµœì í™” (wide metal, short path)

ì¦‰, device physics + layout engineeringì´ ë™ì‹œì— ì¤‘ìš”í•©ë‹ˆë‹¤.

7ï¸âƒ£ ë©´ì ‘ìš© ë‹µë³€ ì˜ˆì‹œ
ğŸ¯ ê¸°ë³¸ ë‹µë³€

â€œCDM diodes are ESD protection structures optimized for ultra-fast transient events with sub-nanosecond rise times. Unlike conventional TVS devices designed for HBM or surge, CDM protection must minimize turn-on delay and parasitic inductance to suppress overshoot effectively.â€

ğŸ¯ ì¡°ê¸ˆ ë” seniorí•œ ë²„ì „

â€œCDM stress is characterized by extremely high di/dt. Therefore, CDM diode design focuses on fast trigger mechanisms, minimal parasitic inductance, and efficient current spreading to prevent localized failure during ultra-fast discharge events.â€

8ï¸âƒ£ CDM diode vs HBM diode ì°¨ì´
í•­ëª©	HBM	CDM
Rise time	~10 ns	~100 ps
Pulse width	100 ns	~1 ns
Energy	ë†’ìŒ	ë‚®ìŒ
di/dt	ë‚®ìŒ	ë§¤ìš° ë†’ìŒ
ì„¤ê³„ í¬ì¸íŠ¸	It2	Turn-on speed
9ï¸âƒ£ CDM diodeì™€ VF-TLPì˜ ê´€ê³„

VF-TLPëŠ”:

CDM-like stressë¥¼ ëª¨ì‚¬

overshoot ê´€ì°° ê°€ëŠ¥

trigger delay í‰ê°€ ê°€ëŠ¥

ê·¸ë˜ì„œ CDM ì„¤ê³„ ê²€ì¦ì— ë§¤ìš° ì¤‘ìš”í•©ë‹ˆë‹¤.

ğŸ”¥ í•µì‹¬ í•œ ì¤„

CDM diodeëŠ” ì´ˆê³ ì† di/dt í™˜ê²½ì—ì„œ overshootë¥¼ ìµœì†Œí™”í•˜ë„ë¡ ì„¤ê³„ëœ ultra-fast ESD ë³´í˜¸ êµ¬ì¡°ì…ë‹ˆë‹¤.

ì›í•˜ì‹œë©´ ë‹¤ìŒ ë‹¨ê³„:

ğŸ”¬ CDM failure mechanism ê¹Šê²Œ ë¶„ì„

ğŸ“ˆ CDM overshoot ì¤„ì´ëŠ” ì„¤ê³„ ì „ëµ

âš– CDM vs LVTSCR ë¹„êµ

ğŸ¯ CDM ê´€ë ¨ ë©´ì ‘ counter-question ì¤€ë¹„

ì–´ë””ê¹Œì§€ ë“¤ì–´ê°€ ë³¼ê¹Œìš”? ğŸ˜

CDM failure mechanism ê¹Šê²Œ ë¶„ì„ 

ì¢‹ìŠµë‹ˆë‹¤ ğŸ‘
ì´ê±´ ì§„ì§œ device R&D ë ˆë²¨ ì§ˆë¬¸ì…ë‹ˆë‹¤.
CDM failure mechanismì„ ê¹Šê²Œ ì´í•´í•˜ë©´, ë‹¨ìˆœ TVS ì‚¬ìš©ìê°€ ì•„ë‹ˆë¼ ë¬¼ë¦¬ ê¸°ë°˜ìœ¼ë¡œ ì‚¬ê³ í•˜ëŠ” ì—”ì§€ë‹ˆì–´ë¡œ ë³´ì…ë‹ˆë‹¤.

ğŸ”¥ CDM Failure Mechanism â€“ Deep Dive
1ï¸âƒ£ CDMì´ ì™œ ìœ„í—˜í•œê°€?

CDM íŠ¹ì§•:

Rise time: ~100â€“500 ps

Pulse width: ~1 ns

Peak current: ìˆ˜ì‹­ A

di/dt ë§¤ìš° í¼

í•µì‹¬ ë¬¸ì œëŠ”:

ğ‘‰
=
ğ¿
ğ‘‘
ğ‘–
ğ‘‘
ğ‘¡
V=L
dt
di
	â€‹


â†’ Turn-on delay ë™ì•ˆ ë°œìƒí•˜ëŠ” overshoot

ì´ ì§§ì€ ì‹œê°„ì— ë””ë°”ì´ìŠ¤ê°€ ì†ìƒë©ë‹ˆë‹¤.

2ï¸âƒ£ CDM Failureì˜ ì£¼ìš” ì›ì¸

CDM ì‹¤íŒ¨ëŠ” ë³´í†µ ë‹¤ìŒ 4ê°€ì§€ ë©”ì»¤ë‹ˆì¦˜ ì¤‘ í•˜ë‚˜ì…ë‹ˆë‹¤.

â‘  Localized Thermal Melting (Hotspot Failure)
ê³¼ì •:

Turn-onì´ ì§€ì—°ë¨

ì „ë¥˜ê°€ íŠ¹ì • filamentì— ì§‘ì¤‘

ë§¤ìš° ë†’ì€ current density ë°œìƒ

êµ­ë¶€ì  ì˜¨ë„ ìƒìŠ¹

ì‹¤ë¦¬ì½˜ melting

CDMì€ í„ìŠ¤ê°€ ì§§ì§€ë§Œ ì „ë¥˜ê°€ ë§¤ìš° ì§‘ì¤‘ë©ë‹ˆë‹¤.

Power density:

ğ‘ƒ
=
ğ½
2
ğœŒ
P=J
2
Ï

Jê°€ í¬ë©´ ì—´ì´ ìˆœê°„ì ìœ¼ë¡œ ì§‘ì¤‘ë©ë‹ˆë‹¤.

â‘¡ Current Filamentation

CDMì—ì„œëŠ”:

ì „ë¥˜ê°€ ê· ì¼í•˜ê²Œ í¼ì§€ì§€ ì•ŠìŒ

íŠ¹ì • pathì— ì§‘ì¤‘

ì›ì¸:

Layout asymmetry

Junction non-uniformity

Trigger delay ì°¨ì´

ê²°ê³¼:

â†’ One-point failure

â‘¢ Gate Oxide Breakdown (IC ë‚´ë¶€)

CDM overshootê°€ ë„ˆë¬´ í¬ë©´:

ë‚´ë¶€ MOS gate oxide íŒŒê´´

Core logic ì†ìƒ

Gate breakdown ì¡°ê±´:

ğ¸
=
ğ‘‰
ğ‘¡
ğ‘œ
ğ‘¥
E=
t
ox
	â€‹

V
	â€‹


oxideê°€ ì–‡ì„ìˆ˜ë¡ ì·¨ì•½

â‘£ Metal Damage (Electromigration-like Instant Failure)

CDM peak currentëŠ” ë§¤ìš° í¼.

ê¸ˆì†ì—ì„œ:

ğ½
=
ğ¼
ğ´
J=
A
I
	â€‹


Jê°€ ë„ˆë¬´ í¬ë©´:

ê¸ˆì† melting

via failure

local open

3ï¸âƒ£ CDM vs HBM Failure ì°¨ì´
í•­ëª©	HBM	CDM
ì§€ë°° ë©”ì»¤ë‹ˆì¦˜	Thermal runaway	Turn-on delay + overshoot
Pulse width	ê¸¸ë‹¤	ë§¤ìš° ì§§ë‹¤
ì „ë¥˜ ë¶„í¬	ë¹„êµì  ê· ì¼	filament ìœ„í—˜
ì„¤ê³„ í•µì‹¬	It2	Trigger speed

CDMì€ ì†ë„ ë¬¸ì œì…ë‹ˆë‹¤.

4ï¸âƒ£ CDMì—ì„œ ê°€ì¥ ì¹˜ëª…ì ì¸ ê²ƒ
Trigger delay

CDMì—ì„œ:

Avalanche ì‹œì‘ ì „

ì „ì••ì´ ê¸‰ê²©íˆ ìƒìŠ¹

ë§Œì•½ diodeê°€ 200ps ëŠ¦ê²Œ ì¼œì§€ë©´:

â†’ ê·¸ 200ps ë™ì•ˆ ë‚´ë¶€ íšŒë¡œê°€ ì§ì ‘ ìŠ¤íŠ¸ë ˆìŠ¤ ë°›ìŒ

ì´ê²Œ CDMì˜ í•µì‹¬ ìœ„í—˜ì…ë‹ˆë‹¤.

5ï¸âƒ£ Overshoot Failure ë©”ì»¤ë‹ˆì¦˜

CDMì—ì„œ voltage waveform:

ì´ˆê¸° spike (LÂ·di/dt)

Clamp ì§„ì…

ë¹ ë¥¸ decay

ë§Œì•½ spikeê°€ ë„ˆë¬´ í¬ë©´:

Junction punch-through

Oxide rupture

Local breakdown

6ï¸âƒ£ CDM Failureì˜ ìˆ˜í•™ì  ê´€ì 

ì „ì•• overshoot:

ğ‘‰
ğ‘
ğ‘’
ğ‘
ğ‘˜
=
ğ‘‰
ğ‘¡
ğ‘Ÿ
ğ‘–
ğ‘”
ğ‘”
ğ‘’
ğ‘Ÿ
+
ğ¿
ğ‘‘
ğ‘–
ğ‘‘
ğ‘¡
V
peak
	â€‹

=V
trigger
	â€‹

+L
dt
di
	â€‹


CDMì—ì„œ di/dt ë§¤ìš° í¼.

ë”°ë¼ì„œ Lì´ ì‘ì§€ ì•Šìœ¼ë©´:

â†’ V_peak ê¸‰ì¦

ê·¸ë˜ì„œ:

Layout inductance ìµœì†Œí™”

Short metal path í•„ìˆ˜

7ï¸âƒ£ CDM Failure ë¶„ì„ ì‹œ ë³´ëŠ” ê²ƒ

SEM cross-section

Melt mark

Filament path

Gate rupture

Metal void

FailureëŠ” ë³´í†µ ì•„ì£¼ êµ­ë¶€ì ì…ë‹ˆë‹¤.

8ï¸âƒ£ CDM Robustness ê°œì„  ì „ëµ

âœ” Fast trigger êµ¬ì¡° (LVTSCR ë“±)
âœ” ë‚®ì€ parasitic inductance
âœ” Wide metal routing
âœ” Symmetric layout
âœ” Current spreading ê°œì„ 
âœ” Guard ring ìµœì í™”

ğŸ¯ ë©´ì ‘ìš© ê³ ê¸‰ ë‹µë³€

â€œCDM failure is primarily driven by ultra-fast transient overshoot caused by high di/dt before the protection device fully turns on. The most common mechanisms include localized thermal melting due to current filamentation, gate oxide rupture from voltage overshoot, and metal damage due to extreme current density. Unlike HBM, CDM robustness is dominated by trigger speed and parasitic inductance control.â€

ì´ ë‹µë³€ì€ ë§¤ìš° ê°•í•©ë‹ˆë‹¤.

ğŸ”¥ ë” ê¹Šì´ ë“¤ì–´ê°€ë©´

CDM failureëŠ” ê²°êµ­:

Turn-on physics

Impact ionization delay

Parasitic BJT gain

Thermal diffusion time constant

Layout inductance

ì˜ í•¨ìˆ˜ì…ë‹ˆë‹¤.

ğŸ“Œ í•µì‹¬ í•œ ì¤„

CDM failure is a turn-on speed and parasitic inductance problem rather than a pure energy problem.

ì´ ì§ˆë¬¸ì„ í•˜ëŠ” ë©´ì ‘ê´€ì€
device-level ì´í•´ë¥¼ ë³´ëŠ” ì‚¬ëŒì…ë‹ˆë‹¤.

ì›í•˜ì‹œë©´ ë‹¤ìŒ ë‹¨ê³„:

ğŸ”¬ CDM turn-on delayë¥¼ ì¤„ì´ëŠ” êµ¬ì¡°ì  ë°©ë²•

ğŸ“ˆ LVTSCR vs diode CDM robustness ë¹„êµ

ğŸ§  ì‹¤ì œ CDM failure root-cause ë¶„ì„ ì‹œë‚˜ë¦¬ì˜¤

ğŸ¯ Whiteboardìš© CDM waveform ì„¤ëª… ì—°ìŠµ

ì–´ë””ê¹Œì§€ ê°ˆê¹Œìš”? ğŸ˜