

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Sat Jan 24 01:15:46 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        gemm_syn
* Solution:       solution_gemm (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4202625|  4202625|  42.026 ms|  42.026 ms|  4202626|  4202626|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer     |  4202624|  4202624|     65666|          -|          -|    64|        no|
        | + middle   |    65664|    65664|      1026|          -|          -|    64|        no|
        |  ++ inner  |     1024|     1024|        16|          -|          -|    64|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../CASE/test/gemm.cc:4]   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../CASE/test/gemm.cc:3]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln4 = store i7 0, i7 %i" [../CASE/test/gemm.cc:4]   --->   Operation 28 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln8 = br void %middle" [../CASE/test/gemm.cc:8]   --->   Operation 29 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../CASE/test/gemm.cc:8]   --->   Operation 30 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%icmp_ln8 = icmp_eq  i7 %i_1, i7 64" [../CASE/test/gemm.cc:8]   --->   Operation 31 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %i_1, i7 1" [../CASE/test/gemm.cc:8]   --->   Operation 32 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %middle.split, void %for.end21" [../CASE/test/gemm.cc:8]   --->   Operation 33 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:10]   --->   Operation 34 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../CASE/test/gemm.cc:4]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CASE/test/gemm.cc:8]   --->   Operation 36 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1" [../CASE/test/gemm.cc:8]   --->   Operation 37 'trunc' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [../CASE/test/gemm.cc:8]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln9 = br void %inner" [../CASE/test/gemm.cc:9]   --->   Operation 39 'br' 'br_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [../CASE/test/gemm.cc:20]   --->   Operation 40 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %middle.split, i7 %add_ln9, void %for.inc16" [../CASE/test/gemm.cc:9]   --->   Operation 41 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln9 = icmp_eq  i7 %j, i7 64" [../CASE/test/gemm.cc:9]   --->   Operation 42 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln9 = add i7 %j, i7 1" [../CASE/test/gemm.cc:9]   --->   Operation 43 'add' 'add_ln9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %inner.split, void %for.inc19" [../CASE/test/gemm.cc:9]   --->   Operation 44 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %j" [../CASE/test/gemm.cc:9]   --->   Operation 45 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:11]   --->   Operation 46 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../CASE/test/gemm.cc:4]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../CASE/test/gemm.cc:9]   --->   Operation 48 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln12 = br void %for.inc" [../CASE/test/gemm.cc:12]   --->   Operation 49 'br' 'br_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln4 = store i7 %add_ln8, i7 %i" [../CASE/test/gemm.cc:4]   --->   Operation 50 'store' 'store_ln4' <Predicate = (icmp_ln9)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln8 = br void %middle" [../CASE/test/gemm.cc:8]   --->   Operation 51 'br' 'br_ln8' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%k = phi i7 0, void %inner.split, i7 %add_ln12, void %for.inc.split" [../CASE/test/gemm.cc:12]   --->   Operation 52 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sum = phi i64 0, void %inner.split, i64 %sum_1, void %for.inc.split"   --->   Operation 53 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.87ns)   --->   "%icmp_ln12 = icmp_eq  i7 %k, i7 64" [../CASE/test/gemm.cc:12]   --->   Operation 54 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln12 = add i7 %k, i7 1" [../CASE/test/gemm.cc:12]   --->   Operation 55 'add' 'add_ln12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc16" [../CASE/test/gemm.cc:12]   --->   Operation 56 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %k" [../CASE/test/gemm.cc:12]   --->   Operation 57 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %k" [../CASE/test/gemm.cc:13]   --->   Operation 58 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [../CASE/test/gemm.cc:13]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln14 = add i12 %zext_ln12, i12 %tmp_1" [../CASE/test/gemm.cc:14]   --->   Operation 60 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i12 %add_ln14" [../CASE/test/gemm.cc:14]   --->   Operation 61 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln14" [../CASE/test/gemm.cc:14]   --->   Operation 62 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%m1_load = load i12 %m1_addr" [../CASE/test/gemm.cc:14]   --->   Operation 63 'load' 'm1_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln14_1 = add i12 %shl_ln, i12 %zext_ln9" [../CASE/test/gemm.cc:14]   --->   Operation 64 'add' 'add_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i12 %add_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 65 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 66 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%m2_load = load i12 %m2_addr" [../CASE/test/gemm.cc:14]   --->   Operation 67 'load' 'm2_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (1.54ns)   --->   "%add_ln17 = add i12 %zext_ln9, i12 %tmp_1" [../CASE/test/gemm.cc:17]   --->   Operation 68 'add' 'add_ln17' <Predicate = (icmp_ln12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %add_ln17" [../CASE/test/gemm.cc:17]   --->   Operation 69 'zext' 'zext_ln17' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %sum" [../CASE/test/gemm.cc:17]   --->   Operation 70 'bitcast' 'bitcast_ln17' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln17" [../CASE/test/gemm.cc:17]   --->   Operation 71 'getelementptr' 'prod_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln17 = store i64 %bitcast_ln17, i12 %prod_addr" [../CASE/test/gemm.cc:17]   --->   Operation 72 'store' 'store_ln17' <Predicate = (icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln9 = br void %inner" [../CASE/test/gemm.cc:9]   --->   Operation 73 'br' 'br_ln9' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 74 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m1_load = load i12 %m1_addr" [../CASE/test/gemm.cc:14]   --->   Operation 74 'load' 'm1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 75 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m2_load = load i12 %m2_addr" [../CASE/test/gemm.cc:14]   --->   Operation 75 'load' 'm2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %m1_load" [../CASE/test/gemm.cc:14]   --->   Operation 76 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %m2_load" [../CASE/test/gemm.cc:14]   --->   Operation 77 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [7/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 78 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 79 [6/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 79 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 80 [5/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 80 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 81 [4/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 81 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 82 [3/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 82 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 83 [2/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 83 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 84 [1/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 84 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 85 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 85 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 86 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 86 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 87 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 87 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 88 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 88 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 89 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 89 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 90 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 90 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:12]   --->   Operation 91 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../CASE/test/gemm.cc:4]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../CASE/test/gemm.cc:12]   --->   Operation 93 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 94 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [../CASE/test/gemm.cc:12]   --->   Operation 95 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01111111111111111111]
spectopmodule_ln3     (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000]
store_ln4             (store            ) [ 00000000000000000000]
br_ln8                (br               ) [ 00000000000000000000]
i_1                   (load             ) [ 00000000000000000000]
icmp_ln8              (icmp             ) [ 00111111111111111111]
add_ln8               (add              ) [ 00011111111111111111]
br_ln8                (br               ) [ 00000000000000000000]
specpipeline_ln10     (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 00000000000000000000]
specloopname_ln8      (specloopname     ) [ 00000000000000000000]
empty                 (trunc            ) [ 00000000000000000000]
tmp_1                 (bitconcatenate   ) [ 00011111111111111111]
br_ln9                (br               ) [ 00111111111111111111]
ret_ln20              (ret              ) [ 00000000000000000000]
j                     (phi              ) [ 00010000000000000000]
icmp_ln9              (icmp             ) [ 00111111111111111111]
add_ln9               (add              ) [ 00111111111111111111]
br_ln9                (br               ) [ 00000000000000000000]
zext_ln9              (zext             ) [ 00001111111111111111]
specpipeline_ln11     (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 00000000000000000000]
specloopname_ln9      (specloopname     ) [ 00000000000000000000]
br_ln12               (br               ) [ 00111111111111111111]
store_ln4             (store            ) [ 00000000000000000000]
br_ln8                (br               ) [ 00000000000000000000]
k                     (phi              ) [ 00001000000000000000]
sum                   (phi              ) [ 00001111111111111111]
icmp_ln12             (icmp             ) [ 00111111111111111111]
add_ln12              (add              ) [ 00111111111111111111]
br_ln12               (br               ) [ 00000000000000000000]
zext_ln12             (zext             ) [ 00000000000000000000]
trunc_ln13            (trunc            ) [ 00000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000]
add_ln14              (add              ) [ 00000000000000000000]
zext_ln14             (zext             ) [ 00000000000000000000]
m1_addr               (getelementptr    ) [ 00000100000000000000]
add_ln14_1            (add              ) [ 00000000000000000000]
zext_ln14_1           (zext             ) [ 00000000000000000000]
m2_addr               (getelementptr    ) [ 00000100000000000000]
add_ln17              (add              ) [ 00000000000000000000]
zext_ln17             (zext             ) [ 00000000000000000000]
bitcast_ln17          (bitcast          ) [ 00000000000000000000]
prod_addr             (getelementptr    ) [ 00000000000000000000]
store_ln17            (store            ) [ 00000000000000000000]
br_ln9                (br               ) [ 00111111111111111111]
m1_load               (load             ) [ 00000010000000000000]
m2_load               (load             ) [ 00000010000000000000]
bitcast_ln14          (bitcast          ) [ 00000001111110000000]
bitcast_ln14_1        (bitcast          ) [ 00000001111110000000]
mult                  (dmul             ) [ 00000000000001111111]
specpipeline_ln12     (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 00000000000000000000]
specloopname_ln12     (specloopname     ) [ 00000000000000000000]
sum_1                 (dadd             ) [ 00111111111111111111]
br_ln12               (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="m1_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="12" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="m2_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="prod_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln17_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/4 "/>
</bind>
</comp>

<comp id="95" class="1005" name="j_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="1"/>
<pin id="97" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="j_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="k_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="1"/>
<pin id="108" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="sum_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="sum_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="64" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="9"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mult/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln4_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_1_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln9_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln9_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln4_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="0" index="1" bw="7" slack="2"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln12_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln12_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln13_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shl_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln14_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="2"/>
<pin id="221" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln14_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln14_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="1"/>
<pin id="231" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln14_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln17_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="1"/>
<pin id="240" dir="0" index="1" bw="12" slack="2"/>
<pin id="241" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln17_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bitcast_ln17_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="bitcast_ln14_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln14_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln8_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="1"/>
<pin id="272" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="2"/>
<pin id="277" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="add_ln9_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln9_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="298" class="1005" name="add_ln12_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="303" class="1005" name="m1_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="1"/>
<pin id="305" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m1_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="m2_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="1"/>
<pin id="310" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="m1_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_load "/>
</bind>
</comp>

<comp id="318" class="1005" name="m2_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="bitcast_ln14_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14 "/>
</bind>
</comp>

<comp id="328" class="1005" name="bitcast_ln14_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="mult_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="338" class="1005" name="sum_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="48" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="133"><net_src comp="117" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="99" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="99" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="99" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="110" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="110" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="110" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="110" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="202" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="232"><net_src comp="210" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="245"><net_src comp="238" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="250"><net_src comp="121" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="263"><net_src comp="52" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="273"><net_src comp="152" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="278"><net_src comp="162" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="287"><net_src comp="176" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="292"><net_src comp="182" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="301"><net_src comp="196" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="306"><net_src comp="56" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="311"><net_src comp="69" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="316"><net_src comp="63" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="321"><net_src comp="76" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="326"><net_src comp="252" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="331"><net_src comp="256" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="336"><net_src comp="134" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="341"><net_src comp="129" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {4 }
 - Input state : 
	Port: gemm : m1 | {4 5 }
	Port: gemm : m2 | {4 5 }
  - Chain level:
	State 1
		store_ln4 : 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		empty : 1
		tmp_1 : 2
	State 3
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		zext_ln9 : 1
	State 4
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln12 : 1
		trunc_ln13 : 1
		shl_ln : 2
		add_ln14 : 2
		zext_ln14 : 3
		m1_addr : 4
		m1_load : 5
		add_ln14_1 : 3
		zext_ln14_1 : 4
		m2_addr : 5
		m2_load : 6
		zext_ln17 : 1
		bitcast_ln17 : 1
		prod_addr : 2
		store_ln17 : 3
	State 5
	State 6
		mult : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_129     |    3    |   630   |   1141  |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_134     |    11   |   342   |   586   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln8_fu_152   |    0    |    0    |    14   |
|          |   add_ln9_fu_176   |    0    |    0    |    14   |
|    add   |   add_ln12_fu_196  |    0    |    0    |    14   |
|          |   add_ln14_fu_218  |    0    |    0    |    12   |
|          |  add_ln14_1_fu_228 |    0    |    0    |    12   |
|          |   add_ln17_fu_238  |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_146  |    0    |    0    |    14   |
|   icmp   |   icmp_ln9_fu_170  |    0    |    0    |    14   |
|          |  icmp_ln12_fu_190  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|   trunc  |    empty_fu_158    |    0    |    0    |    0    |
|          |  trunc_ln13_fu_206 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_162    |    0    |    0    |    0    |
|          |    shl_ln_fu_210   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln9_fu_182  |    0    |    0    |    0    |
|          |  zext_ln12_fu_202  |    0    |    0    |    0    |
|   zext   |  zext_ln14_fu_223  |    0    |    0    |    0    |
|          | zext_ln14_1_fu_233 |    0    |    0    |    0    |
|          |  zext_ln17_fu_242  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    14   |   972   |   1847  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln12_reg_298   |    7   |
|    add_ln8_reg_270   |    7   |
|    add_ln9_reg_284   |    7   |
|bitcast_ln14_1_reg_328|   64   |
| bitcast_ln14_reg_323 |   64   |
|       i_reg_260      |    7   |
|       j_reg_95       |    7   |
|       k_reg_106      |    7   |
|    m1_addr_reg_303   |   12   |
|    m1_load_reg_313   |   64   |
|    m2_addr_reg_308   |   12   |
|    m2_load_reg_318   |   64   |
|     mult_reg_333     |   64   |
|     sum_1_reg_338    |   64   |
|      sum_reg_117     |   64   |
|     tmp_1_reg_275    |   12   |
|   zext_ln9_reg_289   |   12   |
+----------------------+--------+
|         Total        |   538  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_76 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|    sum_reg_117   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_134    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_134    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   432  ||   7.94  ||    0    ||    45   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   972  |  1847  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   45   |
|  Register |    -   |    -   |   538  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    7   |  1510  |  1892  |
+-----------+--------+--------+--------+--------+
