static unsigned int F_1 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_5 + V_2 ) ;\r\nunsigned int V_6 , V_7 ;\r\nT_2 V_8 = 0 ;\r\nV_6 = ( V_4 -> V_9 + 29 ) / 30 ;\r\nV_7 = ( F_3 ( V_1 , V_2 ) - 30 * V_6 + 29 ) / 30 ;\r\nif ( V_6 == 0 )\r\nV_6 = 1 ;\r\nif ( V_7 == 0 )\r\nV_7 = 1 ;\r\nif ( F_4 ( V_1 , V_2 ) )\r\nV_8 = 0x40 ;\r\nreturn ( V_6 - 1 ) << 8 | ( V_7 - 1 ) | V_8 ;\r\n}\r\nstatic void F_5 ( T_3 * V_10 , T_1 * V_1 )\r\n{\r\nstruct V_11 * V_12 = F_6 ( V_10 -> V_12 ) ;\r\nunsigned long V_13 = ( unsigned long ) F_7 ( V_1 ) ;\r\nint V_14 = 0x44 + V_1 -> V_15 * 4 ;\r\nT_4 V_16 ;\r\nconst T_2 V_2 = V_1 -> V_17 - V_5 ;\r\nV_16 = F_1 ( V_1 , V_2 ) ;\r\nV_13 &= 0xffff0000 ;\r\nV_13 |= V_16 ;\r\nF_8 ( V_1 , ( void * ) V_13 ) ;\r\nF_9 ( V_12 , V_14 , V_16 ) ;\r\nF_10 ( V_12 , V_14 , & V_16 ) ;\r\nF_11 ( V_18 L_1 , V_1 -> V_19 ,\r\nF_12 ( V_2 + V_5 ) ,\r\nF_3 ( V_1 , V_2 ) , V_16 ) ;\r\n}\r\nstatic void F_13 ( T_3 * V_10 , T_1 * V_1 )\r\n{\r\nstatic T_4 V_20 [] = { 0x0707 , 0x0201 , 0x0200 } ;\r\nunsigned long V_13 = ( unsigned long ) F_7 ( V_1 ) ;\r\nT_4 V_16 ;\r\nconst T_2 V_21 = V_1 -> V_22 ;\r\nV_16 = V_20 [ V_21 - V_23 ] ;\r\nV_13 &= 0x0000ffff ;\r\nV_13 |= ( unsigned long ) V_16 << 16 ;\r\nF_8 ( V_1 , ( void * ) V_13 ) ;\r\n}\r\nstatic int F_14 ( T_3 * V_10 )\r\n{\r\nstruct V_11 * V_12 = F_6 ( V_10 -> V_12 ) ;\r\nT_5 V_24 , V_25 = V_10 -> V_26 ? V_27 : V_28 ;\r\nF_15 ( V_12 , 0x40 , & V_24 ) ;\r\nreturn ( V_24 & V_25 ) ? 1 : 0 ;\r\n}\r\nstatic inline void F_16 ( struct V_11 * V_12 )\r\n{\r\nT_4 V_24 ;\r\nF_10 ( V_12 , 0x7e , & V_24 ) ;\r\nF_9 ( V_12 , 0x7e , V_24 | ( 1 << 2 ) ) ;\r\nF_9 ( V_12 , 0x7e , V_24 & ~ ( 1 << 2 ) ) ;\r\n}\r\nstatic void F_17 ( T_1 * V_1 )\r\n{\r\nT_3 * V_10 = V_1 -> V_10 ;\r\nstruct V_11 * V_12 = F_6 ( V_10 -> V_12 ) ;\r\nT_5 V_24 , V_25 = V_10 -> V_26 ? V_27 : V_28 ;\r\nT_2 V_29 ;\r\nF_11 ( V_30 L_2 ) ;\r\nF_15 ( V_12 , 0x40 , & V_24 ) ;\r\nif ( V_24 & V_25 )\r\nF_11 ( V_31 L_3\r\nL_4 ) ;\r\nV_29 = F_18 ( V_10 -> V_32 + V_33 ) ;\r\nif ( V_29 & 1 ) {\r\nF_19 ( V_29 & ~ 1 , V_10 -> V_32 + V_33 ) ;\r\nF_11 ( V_31 L_5 ) ;\r\n}\r\nF_16 ( V_12 ) ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 )\r\n{\r\nT_3 * V_10 = V_1 -> V_10 ;\r\nstruct V_11 * V_12 = F_6 ( V_10 -> V_12 ) ;\r\nint V_14 = 0x44 + V_1 -> V_15 * 4 ;\r\nF_9 ( V_12 , V_14 ,\r\n( unsigned long ) F_7 ( V_1 ) >> 16 ) ;\r\nF_16 ( V_12 ) ;\r\nF_21 ( V_1 ) ;\r\n}\r\nstatic void F_22 ( T_1 * V_1 )\r\n{\r\nstruct V_11 * V_12 = F_6 ( V_1 -> V_10 -> V_12 ) ;\r\nF_16 ( V_12 ) ;\r\n}\r\nstatic int F_23 ( T_1 * V_1 )\r\n{\r\nstruct V_11 * V_12 = F_6 ( V_1 -> V_10 -> V_12 ) ;\r\nint V_14 = 0x44 + V_1 -> V_15 * 4 ;\r\nint V_34 = F_24 ( V_1 ) ;\r\nF_9 ( V_12 , V_14 ,\r\n( unsigned long ) F_7 ( V_1 ) ) ;\r\nreturn V_34 ;\r\n}\r\nstatic void F_25 ( T_1 * V_1 )\r\n{\r\nstruct V_11 * V_12 = F_6 ( V_1 -> V_10 -> V_12 ) ;\r\nT_5 V_24 ;\r\nF_15 ( V_12 , 0x40 , & V_24 ) ;\r\nV_24 |= ( V_35 | V_36 ) ;\r\nF_26 ( V_12 , 0x40 , V_24 ) ;\r\n}\r\nstatic T_2 F_27 ( struct V_11 * V_12 )\r\n{\r\nstruct V_11 * V_37 ;\r\nV_37 = F_28 ( V_12 -> V_38 -> V_39 ,\r\nF_29 ( F_30 ( V_12 -> V_40 ) , 0 ) ) ;\r\nif ( ! V_37 )\r\nreturn - 1 ;\r\nif ( V_37 -> V_41 != V_42 ||\r\nV_37 -> V_43 != V_44 ||\r\nV_37 -> V_45 >> 8 != V_46 ) {\r\nF_31 ( V_37 ) ;\r\nreturn - 1 ;\r\n}\r\nF_31 ( V_37 ) ;\r\nreturn V_37 -> V_47 ;\r\n}\r\nstatic int F_32 ( struct V_11 * V_12 )\r\n{\r\nT_5 V_24 ;\r\nF_15 ( V_12 , 0x40 , & V_24 ) ;\r\nV_24 |= V_48 | V_36 | V_35 ;\r\nF_26 ( V_12 , 0x40 , V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_6 F_33 ( struct V_11 * V_12 , const struct V_49 * V_50 )\r\n{\r\nstruct V_51 V_52 = V_53 ;\r\nT_2 V_54 = F_27 ( V_12 ) ;\r\nif ( V_54 <= 5 ) {\r\nF_11 (KERN_INFO DRV_NAME L_6\r\nL_7 , rev) ;\r\nV_52 . V_55 = NULL ;\r\nV_52 . V_56 = 0 ;\r\nV_52 . V_57 &= ~ V_58 ;\r\n}\r\nreturn F_34 ( V_12 , & V_52 , NULL ) ;\r\n}\r\nstatic int T_7 F_35 ( void )\r\n{\r\nreturn F_36 ( & V_59 ) ;\r\n}\r\nstatic void T_8 F_37 ( void )\r\n{\r\nF_38 ( & V_59 ) ;\r\n}
