// Seed: 2733817534
module module_0 ();
  wor id_1;
  assign module_1.id_4 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output logic id_4
    , id_10,
    output wand  id_5,
    output logic id_6,
    input  wire  id_7,
    input  wor   id_8
);
  always #(1'b0) begin : LABEL_0
    id_6 <= 1;
    begin : LABEL_0
      id_4 <= id_3 !=? 1'd0;
      while (1) #(1'b0 == id_2);
    end
  end
  module_0 modCall_1 ();
endmodule
