# SystemVerilog testbench for a 'Rock Scissor Paper' Arbiter.

All codes written in SystemVerilog
