Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Sat Nov 15 13:39:36 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_controller_top_timing_summary_routed.rpt -pb traffic_light_controller_top_timing_summary_routed.pb -rpx traffic_light_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    15          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: U1/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.185        0.000                      0                   27        0.268        0.000                      0                   27        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.185        0.000                      0                   27        0.268        0.000                      0                   27        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 2.264ns (47.036%)  route 2.549ns (52.964%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  U1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    U1/count_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  U1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    U1/count_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.966 r  U1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.966    U1/count_reg[24]_i_1_n_6
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    U1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.153ns (45.786%)  route 2.549ns (54.214%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  U1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    U1/count_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  U1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    U1/count_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.855 r  U1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.855    U1/count_reg[24]_i_1_n_7
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    U1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 2.150ns (45.751%)  route 2.549ns (54.249%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  U1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    U1/count_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.852 r  U1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.852    U1/count_reg[20]_i_1_n_6
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    U1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 2.129ns (45.508%)  route 2.549ns (54.492%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  U1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    U1/count_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.831 r  U1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.831    U1/count_reg[20]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    U1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 2.055ns (44.632%)  route 2.549ns (55.368%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  U1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    U1/count_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.757 r  U1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.757    U1/count_reg[20]_i_1_n_5
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    U1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 2.039ns (44.439%)  route 2.549ns (55.561%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  U1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    U1/count_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.741 r  U1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.741    U1/count_reg[20]_i_1_n_7
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    U1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 2.036ns (44.403%)  route 2.549ns (55.597%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.738 r  U1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.738    U1/count_reg[16]_i_1_n_6
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    U1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.015ns (44.147%)  route 2.549ns (55.853%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.717 r  U1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.717    U1/count_reg[16]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    U1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.941ns (43.226%)  route 2.549ns (56.774%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.643 r  U1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.643    U1/count_reg[16]_i_1_n_5
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    U1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.925ns (43.023%)  route 2.549ns (56.977%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  U1/count_reg[12]/Q
                         net (fo=3, routed)           0.851     6.460    U1/count_reg[12]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.584 f  U1/clk_1Hz_i_4/O
                         net (fo=1, routed)           0.661     7.245    U1/clk_1Hz_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.369 r  U1/clk_1Hz_i_2/O
                         net (fo=24, routed)          1.037     8.406    U1/clk_1Hz_i_2_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124     8.530 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.530    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.062 r  U1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    U1/count_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  U1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    U1/count_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  U1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    U1/count_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  U1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    U1/count_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.627 r  U1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.627    U1/count_reg[16]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[16]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    U1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  5.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.251ns (65.254%)  route 0.134ns (34.746%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U1/count_reg[18]/Q
                         net (fo=4, routed)           0.134     1.748    U1/count_reg[18]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  U1/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.793    U1/count[24]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.858 r  U1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.858    U1/count_reg[24]_i_1_n_6
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105     1.590    U1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U1/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.873%)  route 0.229ns (55.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/count_reg[25]/Q
                         net (fo=28, routed)          0.229     1.841    U1/count_reg[25]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.045     1.886 r  U1/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.886    U1/clk_1Hz_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  U1/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    U1/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  U1/clk_1Hz_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.120     1.607    U1/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 U1/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.251ns (59.696%)  route 0.169ns (40.304%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U1/count_reg[25]/Q
                         net (fo=28, routed)          0.169     1.782    U1/count_reg[25]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  U1/count[20]_i_4/O
                         net (fo=1, routed)           0.000     1.827    U1/count[20]_i_4_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.892 r  U1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.892    U1/count_reg[20]_i_1_n_6
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.985    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[21]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.591    U1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U1/count_reg[3]/Q
                         net (fo=1, routed)           0.158     1.774    U1/count_reg_n_0_[3]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.819 r  U1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.819    U1/count[0]_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.882 r  U1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    U1/count_reg[0]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U1/count_reg[0]/Q
                         net (fo=2, routed)           0.156     1.772    U1/count_reg_n_0_[0]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  U1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.817    U1/count[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  U1/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    U1/count_reg[0]_i_1_n_7
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U1/count_reg[4]/Q
                         net (fo=1, routed)           0.156     1.771    U1/count_reg_n_0_[4]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  U1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.816    U1/count[4]_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  U1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    U1/count_reg[4]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  U1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U1/count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.784    U1/count_reg[11]
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  U1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U1/count[8]_i_2_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  U1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    U1/count_reg[8]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  U1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  U1/count_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    U1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U1/count_reg[19]/Q
                         net (fo=2, routed)           0.170     1.784    U1/count_reg[19]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  U1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U1/count[16]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  U1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    U1/count_reg[16]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    U1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U1/count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.785    U1/count_reg[7]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  U1/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U1/count[4]_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  U1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U1/count_reg[4]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    U1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U1/count_reg[15]/Q
                         net (fo=3, routed)           0.170     1.785    U1/count_reg[15]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  U1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U1/count[12]_i_2_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  U1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U1/count_reg[12]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    U1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  U1/count_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    U1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    start_tm10_dly_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    start_tm15_dly_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    start_tm3_dly_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    U1/clk_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    U1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    U1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    U1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    U1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    U1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm10_dly_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm10_dly_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm15_dly_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm15_dly_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm3_dly_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm3_dly_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U1/clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U1/clk_1Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    U1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm10_dly_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm10_dly_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm15_dly_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm15_dly_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm3_dly_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    start_tm3_dly_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U1/clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U1/clk_1Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    U1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    U1/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 4.346ns (56.219%)  route 3.384ns (43.781%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.689     1.145    start_tm3
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.152     1.297 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.696     3.992    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738     7.730 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.730    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.322ns (62.262%)  route 2.620ns (37.738%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.697     1.153    start_tm3
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.150     1.303 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.923     3.226    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716     6.942 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.942    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.086ns (59.644%)  route 2.765ns (40.356%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.689     1.145    start_tm3
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.076     3.345    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.851 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.851    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.288ns (64.178%)  route 2.393ns (35.822%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.679     1.135    led_OBUF[0]
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.120     1.255 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     2.969    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.712     6.681 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.681    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 4.081ns (61.126%)  route 2.595ns (38.874%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.697     1.153    start_tm3
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.899     3.175    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.676 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.676    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.961ns (65.202%)  route 2.114ns (34.798%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          2.114     2.570    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.075 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.075    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tm10_instance/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 1.565ns (42.032%)  route 2.159ns (57.968%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.421     2.863    tm10_instance/btnC_IBUF
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     2.987 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.737     3.724    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  tm10_instance/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tm10_instance/tm_done_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 1.565ns (42.032%)  route 2.159ns (57.968%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.421     2.863    tm10_instance/btnC_IBUF
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     2.987 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.737     3.724    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  tm10_instance/tm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tm15_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.665ns  (logic 1.590ns (43.387%)  route 2.075ns (56.613%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.423     2.864    tm15_instance/btnC_IBUF
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.149     3.013 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.652     3.665    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tm15_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.665ns  (logic 1.590ns (43.387%)  route 2.075ns (56.613%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.423     2.864    tm15_instance/btnC_IBUF
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.149     3.013 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.652     3.665    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tm3_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm3_instance/tm_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  tm3_instance/count_reg[1]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tm3_instance/count_reg[1]/Q
                         net (fo=3, routed)           0.131     0.259    tm3_instance/count[1]
    SLICE_X1Y15          FDCE                                         r  tm3_instance/tm_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm3_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm3_instance/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  tm3_instance/count_reg[0]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm3_instance/count_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    tm3_instance/count[0]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.042     0.339 r  tm3_instance/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    tm3_instance/count[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  tm3_instance/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm3_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm3_instance/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  tm3_instance/count_reg[0]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm3_instance/count_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    tm3_instance/count[0]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  tm3_instance/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    tm3_instance/count[0]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  tm3_instance/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm15_instance/tm_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  tm15_instance/tm_done_reg/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm15_instance/tm_done_reg/Q
                         net (fo=1, routed)           0.157     0.298    tm10_instance/tm15_done
    SLICE_X0Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.343 r  tm10_instance/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    tm10_instance_n_0
    SLICE_X0Y16          FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm3_instance/tm_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.632%)  route 0.161ns (46.368%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  tm3_instance/tm_done_reg/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm3_instance/tm_done_reg/Q
                         net (fo=2, routed)           0.161     0.302    tm3_instance/tm3_done
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.347 r  tm3_instance/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    tm3_instance_n_1
    SLICE_X0Y16          FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm10_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm10_instance/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.439%)  route 0.161ns (43.561%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  tm10_instance/count_reg[1]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tm10_instance/count_reg[1]/Q
                         net (fo=5, routed)           0.161     0.325    tm10_instance/count_reg_n_0_[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.370 r  tm10_instance/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    tm10_instance/count[3]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  tm10_instance/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm10_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm10_instance/tm_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.212ns (56.789%)  route 0.161ns (43.211%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  tm10_instance/count_reg[1]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tm10_instance/count_reg[1]/Q
                         net (fo=5, routed)           0.161     0.325    tm10_instance/count_reg_n_0_[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.048     0.373 r  tm10_instance/tm_done_i_1/O
                         net (fo=1, routed)           0.000     0.373    tm10_instance/tm_done_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  tm10_instance/tm_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm15_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm15_instance/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  tm15_instance/count_reg[0]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tm15_instance/count_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    tm15_instance/count_reg_n_0_[0]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.043     0.381 r  tm15_instance/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    tm15_instance/count[1]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  tm15_instance/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm15_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm15_instance/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  tm15_instance/count_reg[0]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tm15_instance/count_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    tm15_instance/count_reg_n_0_[0]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  tm15_instance/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    tm15_instance/count[3]_i_2_n_0
    SLICE_X2Y15          FDCE                                         r  tm15_instance/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm10_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm10_instance/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  tm10_instance/count_reg[1]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tm10_instance/count_reg[1]/Q
                         net (fo=5, routed)           0.175     0.339    tm10_instance/count_reg_n_0_[1]
    SLICE_X2Y14          LUT3 (Prop_lut3_I1_O)        0.043     0.382 r  tm10_instance/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    tm10_instance/count[2]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  tm10_instance/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.126ns  (logic 0.580ns (27.286%)  route 1.546ns (72.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.808     6.418    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.542 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.737     7.280    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  tm10_instance/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/tm_done_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.126ns  (logic 0.580ns (27.286%)  route 1.546ns (72.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.808     6.418    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.542 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.737     7.280    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  tm10_instance/tm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.922ns  (logic 0.580ns (30.174%)  route 1.342ns (69.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.808     6.418    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.542 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.534     7.076    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y14          FDCE                                         f  tm10_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.922ns  (logic 0.580ns (30.174%)  route 1.342ns (69.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.808     6.418    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.542 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.534     7.076    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y14          FDCE                                         f  tm10_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.922ns  (logic 0.580ns (30.174%)  route 1.342ns (69.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.808     6.418    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.542 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.534     7.076    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y14          FDCE                                         f  tm10_instance/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.769ns  (logic 0.580ns (32.783%)  route 1.189ns (67.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.661     6.271    tm3_instance/start_tm3_dly
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.395 f  tm3_instance/count[1]_i_2/O
                         net (fo=3, routed)           0.528     6.923    tm3_instance/count[1]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  tm3_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.769ns  (logic 0.580ns (32.783%)  route 1.189ns (67.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.661     6.271    tm3_instance/start_tm3_dly
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.395 f  tm3_instance/count[1]_i_2/O
                         net (fo=3, routed)           0.528     6.923    tm3_instance/count[1]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  tm3_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_instance/tm_done_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.769ns  (logic 0.580ns (32.783%)  route 1.189ns (67.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.661     6.271    tm3_instance/start_tm3_dly
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.395 f  tm3_instance/count[1]_i_2/O
                         net (fo=3, routed)           0.528     6.923    tm3_instance/count[1]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  tm3_instance/tm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.642ns  (logic 0.573ns (34.888%)  route 1.069ns (65.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.417     6.027    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.117     6.144 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.652     6.797    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.642ns  (logic 0.573ns (34.888%)  route 1.069ns (65.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.417     6.027    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.117     6.144 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.652     6.797    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/tm_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.190ns (34.700%)  route 0.358ns (65.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.151     1.766    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.049     1.815 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.207     2.022    tm15_instance/count[3]_i_3_n_0
    SLICE_X0Y15          FDCE                                         f  tm15_instance/tm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.838%)  route 0.398ns (68.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.223     1.838    tm3_instance/start_tm3_dly
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.883 f  tm3_instance/count[1]_i_2/O
                         net (fo=3, routed)           0.175     2.058    tm3_instance/count[1]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  tm3_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.838%)  route 0.398ns (68.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.223     1.838    tm3_instance/start_tm3_dly
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.883 f  tm3_instance/count[1]_i_2/O
                         net (fo=3, routed)           0.175     2.058    tm3_instance/count[1]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  tm3_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_instance/tm_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.838%)  route 0.398ns (68.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.223     1.838    tm3_instance/start_tm3_dly
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.883 f  tm3_instance/count[1]_i_2/O
                         net (fo=3, routed)           0.175     2.058    tm3_instance/count[1]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  tm3_instance/tm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.190ns (32.127%)  route 0.401ns (67.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.151     1.766    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.049     1.815 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.250     2.066    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.190ns (32.127%)  route 0.401ns (67.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.151     1.766    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.049     1.815 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.250     2.066    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.190ns (32.127%)  route 0.401ns (67.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.151     1.766    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.049     1.815 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.250     2.066    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_instance/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.190ns (32.127%)  route 0.401ns (67.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.151     1.766    tm15_instance/start_tm15_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.049     1.815 f  tm15_instance/count[3]_i_3/O
                         net (fo=5, routed)           0.250     2.066    tm15_instance/count[3]_i_3_n_0
    SLICE_X2Y15          FDCE                                         f  tm15_instance/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.186ns (28.696%)  route 0.462ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.285     1.900    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.945 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.177     2.122    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y14          FDCE                                         f  tm10_instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.186ns (28.696%)  route 0.462ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.285     1.900    tm10_instance/start_tm10_dly
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.945 f  tm10_instance/count[2]_i_2/O
                         net (fo=5, routed)           0.177     2.122    tm10_instance/count[2]_i_2_n_0
    SLICE_X2Y14          FDCE                                         f  tm10_instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.441ns (41.843%)  route 2.003ns (58.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          2.003     3.445    U1/btnC_IBUF
    SLICE_X3Y18          FDCE                                         f  U1/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.850    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.441ns (41.843%)  route 2.003ns (58.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          2.003     3.445    U1/btnC_IBUF
    SLICE_X3Y18          FDCE                                         f  U1/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.850    U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U1/count_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.441ns (43.641%)  route 1.861ns (56.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.861     3.303    U1/btnC_IBUF
    SLICE_X3Y17          FDCE                                         f  U1/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.441ns (43.641%)  route 1.861ns (56.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.861     3.303    U1/btnC_IBUF
    SLICE_X3Y17          FDCE                                         f  U1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.441ns (43.641%)  route 1.861ns (56.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.861     3.303    U1/btnC_IBUF
    SLICE_X3Y17          FDCE                                         f  U1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[22]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.441ns (43.641%)  route 1.861ns (56.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.861     3.303    U1/btnC_IBUF
    SLICE_X3Y17          FDCE                                         f  U1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    U1/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  U1/count_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/clk_1Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.441ns (45.273%)  route 1.742ns (54.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.742     3.184    U1/btnC_IBUF
    SLICE_X2Y16          FDCE                                         f  U1/clk_1Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    U1/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  U1/clk_1Hz_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.441ns (45.273%)  route 1.742ns (54.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.742     3.184    U1/btnC_IBUF
    SLICE_X3Y16          FDCE                                         f  U1/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.441ns (45.273%)  route 1.742ns (54.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.742     3.184    U1/btnC_IBUF
    SLICE_X3Y16          FDCE                                         f  U1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.441ns (45.273%)  route 1.742ns (54.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          1.742     3.184    U1/btnC_IBUF
    SLICE_X3Y16          FDCE                                         f  U1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    U1/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U1/count_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            start_tm10_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.556%)  route 0.385ns (67.444%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.251     0.392    led_OBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.437 r  led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.134     0.571    led_OBUF[6]
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm10_dly_reg/C

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            start_tm3_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.487%)  route 0.459ns (76.513%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.459     0.600    start_tm3
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  start_tm3_dly_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.210ns (31.808%)  route 0.449ns (68.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.449     0.659    U1/btnC_IBUF
    SLICE_X3Y13          FDCE                                         f  U1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.210ns (31.808%)  route 0.449ns (68.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.449     0.659    U1/btnC_IBUF
    SLICE_X3Y13          FDCE                                         f  U1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.210ns (31.808%)  route 0.449ns (68.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.449     0.659    U1/btnC_IBUF
    SLICE_X3Y13          FDCE                                         f  U1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.210ns (31.808%)  route 0.449ns (68.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.449     0.659    U1/btnC_IBUF
    SLICE_X3Y13          FDCE                                         f  U1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    U1/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  U1/count_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.816%)  route 0.493ns (70.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.493     0.703    U1/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  U1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.816%)  route 0.493ns (70.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.493     0.703    U1/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  U1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.816%)  route 0.493ns (70.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.493     0.703    U1/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  U1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.816%)  route 0.493ns (70.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=32, routed)          0.493     0.703    U1/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  U1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    U1/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U1/count_reg[3]/C





