# 🖥️ RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

<div align="center">

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."*

</div>

<div align="center">


</div>

---

## 📅 **Week 0 — Setup & Tools**

<details>
<summary><b>Foundation Week:</b> Environment Setup and Tool Installation</summary>

This week focuses on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.

</details>

### 🛠️ **Tasks Overview**

| Task | Description | Tools Installed | Status |
|------|-------------|----------------|---------|
| **Task 0** | 🛠️ [Tools Installation](Week0/Task0/README.md) | **Complete EDA Toolchain Setup** | ✅ Done |

### 📦 **Tools Installed in Week 0 - Task 0**

<div align="center">

#### **Core RTL Design & Synthesis Tools**
| Tool | Purpose | Verification |
|------|---------|--------------|
| 🧠 **Yosys** | RTL Synthesis & Logic Optimization | ✅ Verified |
| 📟 **Iverilog** | Verilog Simulation & Compilation | ✅ Verified |
| 📊 **GTKWave** | Waveform Viewer & Analysis | ✅ Verified |
| ⚡ **Ngspice** | Analog & Mixed-Signal Simulation | ✅ Verified |
| 🎨 **Magic VLSI** | Layout Design & DRC Verification | ✅ Verified |

</div>

---

<div align="center">

## 🎯 **Program Objectives & Scope**

| Aspect | Details |
|--------|---------|
| 🎓 **Learning Path** | Complete SoC Design: RTL → Synthesis → Physical Design → Tapeout |
| 🛠️ **Tools Focus** | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| 🏭 **Industry Relevance** | Real-world semiconductor design methodologies |
| 🤝 **Collaboration** | Part of India's largest RISC-V tapeout initiative |
| 📈 **Scale** | 3500+ participants contributing to silicon advancement |
| 🇮🇳 **National Impact** | Advancing India's semiconductor ecosystem |

</div>

---

## 🙏 **Acknowledgment**

<div align="center">

### 🏆 **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.

### 🤝 **Institutional Partners**

I also acknowledge the invaluable support of:

| Organization | Role | Impact |
|--------------|------|--------|
| 🌐 **RISC-V International** | Open ISA Leadership | Global RISC-V Ecosystem |
| 🇮🇳 **India Semiconductor Mission (ISM)** | Government Initiative | National Semiconductor Strategy |
| 🏭 **VLSI Society of India (VSI)** | Industry Body | Professional Development |
| 🔧 **[Efabless](https://github.com/efabless)** | Open-Source Silicon | Tapeout Platform |

</div>

<div align="center">

### 🌟 **Mission Statement**

> *"Empowering the next generation of semiconductor engineers through hands-on experience with open-source tools and collaborative silicon design."*

</div>

---

<div align="center">

## 📈 **Weekly Progress Tracker**

![Week 0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)

### 🚀 **Journey Continues...**

Stay tuned for upcoming weeks covering RTL design, synthesis, physical design, and final tapeout preparation!

---

**🔗 Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

---

**👨‍💻 Participant:** Sankararayanan V  
📧 sanka.naren2005@gmail.com
