11:04:59 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 69 KBytes program size (code + initialized data).
Info:                 65460 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
11:05:03 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
[sw_design build complete]
11:05:56 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
[sw_design build complete]
11:19:52 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
[sw_design build complete]
11:20:30 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 69 KBytes program size (code + initialized data).
Info:                 65460 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
11:22:30 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 69 KBytes program size (code + initialized data).
Info:                 65460 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
11:23:51 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 69 KBytes program size (code + initialized data).
Info:                 65460 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
11:24:15 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
hello_world.c: In function 'main':
hello_world.c:53:17: warning: unused variable 'ret' [-Wunused-variable]
    unsigned int ret = IORD(0x04041000, 0x9);
                 ^
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 29 KBytes program size (code + initialized data).
Info:                 65499 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
11:24:59 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 69 KBytes program size (code + initialized data).
Info:                 65460 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
11:25:19 **** Incremental Build of configuration Nios II for project sw_design ****
make all 
Info: Building ../sw_design_bsp/
make --no-print-directory -C ../sw_design_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../sw_design_bsp//HAL/inc -I../sw_design_bsp/ -I../sw_design_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
hello_world.c: In function 'main':
hello_world.c:53:17: warning: unused variable 'ret' [-Wunused-variable]
    unsigned int ret = IORD(0x04041000, 0x9);
                 ^
Info: Linking sw_design.elf
nios2-elf-g++  -T'../sw_design_bsp//linker.x' -msys-crt0='../sw_design_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../sw_design_bsp/   -Wl,-Map=sw_design.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o sw_design.elf obj/default/hello_world.o -lm -msys-lib=m
nios2-elf-insert sw_design.elf --thread_model hal --cpu_name niosII_core --qsys true --simulation_enabled false --id 255 --sidp 0x4041820 --timestamp 1500971289 --stderr_dev JTAG --stdin_dev JTAG --stdout_dev JTAG --sopc_system_name soc_design --quartus_project_dir "/home/chris/FPGA/chris/Qsys" --sopcinfo /home/chris/FPGA/chris/Qsys/software/sw_design_bsp/../../soc_design.sopcinfo
Info: (sw_design.elf) 29 KBytes program size (code + initialized data).
Info:                 65499 KBytes free for stack + heap.
Info: Creating sw_design.objdump
nios2-elf-objdump --disassemble --syms --all-header --source sw_design.elf >sw_design.objdump
[sw_design build complete]
