INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
WARNING: [VRFC 10-1315] redeclaration of ansi port Seg is not allowed [C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Seven_Segment.v:9]
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Seven_Segment.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
