
timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000240  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d4  080003d4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d4  080003d4  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003d4  080003d4  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003d4  080003d4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d4  080003d4  000013d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003d8  080003d8  000013d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080003dc  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080003e0  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080003e0  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000169e  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000057b  00000000  00000000  000036d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00003c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000014b  00000000  00000000  00003e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e170  00000000  00000000  00003f7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002033  00000000  00000000  000120eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fffb  00000000  00000000  0001411e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00094119  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000558  00000000  00000000  0009415c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000946b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003bc 	.word	0x080003bc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080003bc 	.word	0x080003bc

080001d4 <main>:
#include "tim.h"

int main(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  RCC->AHB1ENR = RCC_AHB1ENR_GPIOAEN;
 80001d8:	4b13      	ldr	r3, [pc, #76]	@ (8000228 <main+0x54>)
 80001da:	2201      	movs	r2, #1
 80001dc:	631a      	str	r2, [r3, #48]	@ 0x30

  GPIOA->MODER |= (1U<<10);
 80001de:	4b13      	ldr	r3, [pc, #76]	@ (800022c <main+0x58>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a12      	ldr	r2, [pc, #72]	@ (800022c <main+0x58>)
 80001e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001e8:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &=~(1U<<11);
 80001ea:	4b10      	ldr	r3, [pc, #64]	@ (800022c <main+0x58>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a0f      	ldr	r2, [pc, #60]	@ (800022c <main+0x58>)
 80001f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80001f4:	6013      	str	r3, [r2, #0]

  tim2_1hz_init();
 80001f6:	f000 f85d 	bl	80002b4 <tim2_1hz_init>

  while(1){
    while(!(TIM2->SR & TIM_SR_UIF)){}
 80001fa:	bf00      	nop
 80001fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000200:	691b      	ldr	r3, [r3, #16]
 8000202:	f003 0301 	and.w	r3, r3, #1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d0f8      	beq.n	80001fc <main+0x28>

    //clear UIF
    TIM2->SR &=~TIM_SR_UIF;
 800020a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800020e:	691b      	ldr	r3, [r3, #16]
 8000210:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000214:	f023 0301 	bic.w	r3, r3, #1
 8000218:	6113      	str	r3, [r2, #16]

    GPIOA->ODR ^= (1U<<5);
 800021a:	4b04      	ldr	r3, [pc, #16]	@ (800022c <main+0x58>)
 800021c:	695b      	ldr	r3, [r3, #20]
 800021e:	4a03      	ldr	r2, [pc, #12]	@ (800022c <main+0x58>)
 8000220:	f083 0320 	eor.w	r3, r3, #32
 8000224:	6153      	str	r3, [r2, #20]
    while(!(TIM2->SR & TIM_SR_UIF)){}
 8000226:	e7e8      	b.n	80001fa <main+0x26>
 8000228:	40023800 	.word	0x40023800
 800022c:	40020000 	.word	0x40020000

08000230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000234:	bf00      	nop
 8000236:	e7fd      	b.n	8000234 <NMI_Handler+0x4>

08000238 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800023c:	bf00      	nop
 800023e:	e7fd      	b.n	800023c <HardFault_Handler+0x4>

08000240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000244:	bf00      	nop
 8000246:	e7fd      	b.n	8000244 <MemManage_Handler+0x4>

08000248 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800024c:	bf00      	nop
 800024e:	e7fd      	b.n	800024c <BusFault_Handler+0x4>

08000250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000250:	b480      	push	{r7}
 8000252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000254:	bf00      	nop
 8000256:	e7fd      	b.n	8000254 <UsageFault_Handler+0x4>

08000258 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800025c:	bf00      	nop
 800025e:	46bd      	mov	sp, r7
 8000260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000264:	4770      	bx	lr

08000266 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000266:	b480      	push	{r7}
 8000268:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800026a:	bf00      	nop
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr

08000274 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000278:	bf00      	nop
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr

08000282 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000282:	b580      	push	{r7, lr}
 8000284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000286:	f000 f861 	bl	800034c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800028a:	bf00      	nop
 800028c:	bd80      	pop	{r7, pc}
	...

08000290 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000294:	4b06      	ldr	r3, [pc, #24]	@ (80002b0 <SystemInit+0x20>)
 8000296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800029a:	4a05      	ldr	r2, [pc, #20]	@ (80002b0 <SystemInit+0x20>)
 800029c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002a4:	bf00      	nop
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	e000ed00 	.word	0xe000ed00

080002b4 <tim2_1hz_init>:
 */


#include "tim.h"

void tim2_1hz_init(void){
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
    //enable clock access to tim2
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80002b8:	4b0e      	ldr	r3, [pc, #56]	@ (80002f4 <tim2_1hz_init+0x40>)
 80002ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002bc:	4a0d      	ldr	r2, [pc, #52]	@ (80002f4 <tim2_1hz_init+0x40>)
 80002be:	f043 0301 	orr.w	r3, r3, #1
 80002c2:	6413      	str	r3, [r2, #64]	@ 0x40

    //set prescaler value
    TIM2->PSC = 1600-1;
 80002c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002c8:	f240 623f 	movw	r2, #1599	@ 0x63f
 80002cc:	629a      	str	r2, [r3, #40]	@ 0x28
    //set auto reload value
    TIM2->ARR = 10000-1;
 80002ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80002d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    //clear counter
    TIM2->CNT = 0;
 80002d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002dc:	2200      	movs	r2, #0
 80002de:	625a      	str	r2, [r3, #36]	@ 0x24

    //enable timer
    TIM2->CR1 = TIM_CR1_CEN;
 80002e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002e4:	2201      	movs	r2, #1
 80002e6:	601a      	str	r2, [r3, #0]
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	40023800 	.word	0x40023800

080002f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80002f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000330 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80002fc:	f7ff ffc8 	bl	8000290 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000300:	480c      	ldr	r0, [pc, #48]	@ (8000334 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000302:	490d      	ldr	r1, [pc, #52]	@ (8000338 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000304:	4a0d      	ldr	r2, [pc, #52]	@ (800033c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000308:	e002      	b.n	8000310 <LoopCopyDataInit>

0800030a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800030a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800030c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800030e:	3304      	adds	r3, #4

08000310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000314:	d3f9      	bcc.n	800030a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000316:	4a0a      	ldr	r2, [pc, #40]	@ (8000340 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000318:	4c0a      	ldr	r4, [pc, #40]	@ (8000344 <LoopFillZerobss+0x22>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800031c:	e001      	b.n	8000322 <LoopFillZerobss>

0800031e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800031e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000320:	3204      	adds	r2, #4

08000322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000324:	d3fb      	bcc.n	800031e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000326:	f000 f825 	bl	8000374 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800032a:	f7ff ff53 	bl	80001d4 <main>
  bx  lr    
 800032e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000330:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000338:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800033c:	080003dc 	.word	0x080003dc
  ldr r2, =_sbss
 8000340:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000344:	20000024 	.word	0x20000024

08000348 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000348:	e7fe      	b.n	8000348 <ADC_IRQHandler>
	...

0800034c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000350:	4b06      	ldr	r3, [pc, #24]	@ (800036c <HAL_IncTick+0x20>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	461a      	mov	r2, r3
 8000356:	4b06      	ldr	r3, [pc, #24]	@ (8000370 <HAL_IncTick+0x24>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4413      	add	r3, r2
 800035c:	4a04      	ldr	r2, [pc, #16]	@ (8000370 <HAL_IncTick+0x24>)
 800035e:	6013      	str	r3, [r2, #0]
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	20000000 	.word	0x20000000
 8000370:	20000020 	.word	0x20000020

08000374 <__libc_init_array>:
 8000374:	b570      	push	{r4, r5, r6, lr}
 8000376:	4d0d      	ldr	r5, [pc, #52]	@ (80003ac <__libc_init_array+0x38>)
 8000378:	4c0d      	ldr	r4, [pc, #52]	@ (80003b0 <__libc_init_array+0x3c>)
 800037a:	1b64      	subs	r4, r4, r5
 800037c:	10a4      	asrs	r4, r4, #2
 800037e:	2600      	movs	r6, #0
 8000380:	42a6      	cmp	r6, r4
 8000382:	d109      	bne.n	8000398 <__libc_init_array+0x24>
 8000384:	4d0b      	ldr	r5, [pc, #44]	@ (80003b4 <__libc_init_array+0x40>)
 8000386:	4c0c      	ldr	r4, [pc, #48]	@ (80003b8 <__libc_init_array+0x44>)
 8000388:	f000 f818 	bl	80003bc <_init>
 800038c:	1b64      	subs	r4, r4, r5
 800038e:	10a4      	asrs	r4, r4, #2
 8000390:	2600      	movs	r6, #0
 8000392:	42a6      	cmp	r6, r4
 8000394:	d105      	bne.n	80003a2 <__libc_init_array+0x2e>
 8000396:	bd70      	pop	{r4, r5, r6, pc}
 8000398:	f855 3b04 	ldr.w	r3, [r5], #4
 800039c:	4798      	blx	r3
 800039e:	3601      	adds	r6, #1
 80003a0:	e7ee      	b.n	8000380 <__libc_init_array+0xc>
 80003a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a6:	4798      	blx	r3
 80003a8:	3601      	adds	r6, #1
 80003aa:	e7f2      	b.n	8000392 <__libc_init_array+0x1e>
 80003ac:	080003d4 	.word	0x080003d4
 80003b0:	080003d4 	.word	0x080003d4
 80003b4:	080003d4 	.word	0x080003d4
 80003b8:	080003d8 	.word	0x080003d8

080003bc <_init>:
 80003bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003be:	bf00      	nop
 80003c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c2:	bc08      	pop	{r3}
 80003c4:	469e      	mov	lr, r3
 80003c6:	4770      	bx	lr

080003c8 <_fini>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr
