/** ==================================================================
 *  @file   cred.c                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/src/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/
/* $Header: cred.c <lastVersionNumber> <lastEditionDate>
 * ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ATTILA_TB
 *
 *  @Filename:    cred.c
 *
 *  @Description: Definition of component-instance address & name arrays
 *
 *  Generated by: Socrates CRED generator 
 *
    *//* ====================================================================== */

/* ============================================================================
 * PROJECT SPECIFIC INCLUDE FILES
 * ============================================================================ */
#include "cram.h"
#include "baseaddress.h"

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instVirtAddr
 *
 * @BRIEF        Component-instance virtual address array.
 *
 * @DESCRIPTION  Array of virual addresses of all component instances.
 *               The array is initialized with physical addresses, it is
 *               supposed to be changed according to MMU programming.
 *
    *//*------------------------------------------------------------------------ */
REG_UWORD32 CRED_instVirtAddr[CRED_NUM_INSTANCES] = {
    (CRED_BASE_OFFSET + 0x80000000),                       /* TEST_BENCH */
    (CRED_BASE_OFFSET + 0xE000E000),                       /* CM3_NVIC_CPU1 */
    (CRED_BASE_OFFSET + 0xE0042000),                       /* ICECRUSCHER_CPU1 
                                                            */
    (CRED_BASE_OFFSET + 0xE00FE000),                       /* RW_TABLE_CPU1 */
    (CRED_BASE_OFFSET + 0xE00FF000),                       /* DEBUG_ROM_CPU1 */
    (CRED_BASE_OFFSET + 0x40000000),                       /* UNICACHE_CFG */
    (CRED_BASE_OFFSET + 0x40000400),                       /* UNICACHE_CTM */
    (CRED_BASE_OFFSET + 0x40000800),                       /* UNICACHE_MMU */
    (CRED_BASE_OFFSET + 0x40001000),                       /* WUGEN_LOCAL_PRCM 
                                                            */
    (CRED_BASE_OFFSET + 0x40002000),                       /* L2_MMU */
    (CRED_BASE_OFFSET + 0x44000000),                       /* L3_NOC_ATTILA_CONFIG_REGISTERS 
                                                            */
    (CRED_BASE_OFFSET + 0xA8000000),                       /* ATTILA_L4PER_AP 
                                                            */
    (CRED_BASE_OFFSET + 0xA8000800),                       /* ATTILA_L4PER_LA 
                                                            */
    (CRED_BASE_OFFSET + 0xA8001000),                       /* ATTILA_L4PER_IA_IP0 
                                                            */
    (CRED_BASE_OFFSET + 0xA8001400),                       /* ATTILA_L4PER_IA_IP1 
                                                            */
    (CRED_BASE_OFFSET + 0xA8001800),                       /* ATTILA_L4PER_IA_IP2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8001C00),                       /* ATTILA_L4PER_IA_IP3 
                                                            */
    (CRED_BASE_OFFSET + 0xA8020000),                       /* UART3 */
    (CRED_BASE_OFFSET + 0xA8021000),                       /* ATTILA_L4PER_TA_UART3 
                                                            */
    (CRED_BASE_OFFSET + 0xA8032000),                       /* DMTIMER_DMC1MS2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8033000),                       /* ATTILA_L4PER_TA_GPT2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8034000),                       /* DMTIMER3 */
    (CRED_BASE_OFFSET + 0xA8035000),                       /* ATTILA_L4PER_TA_GPT3 
                                                            */
    (CRED_BASE_OFFSET + 0xA8036000),                       /* DMTIMER4 */
    (CRED_BASE_OFFSET + 0xA8037000),                       /* ATTILA_L4PER_TA_GPT4 
                                                            */
    (CRED_BASE_OFFSET + 0xA803E000),                       /* DMTIMER9 */
    (CRED_BASE_OFFSET + 0xA803F000),                       /* ATTILA_L4PER_TA_GPT9 
                                                            */
    (CRED_BASE_OFFSET + 0xA8040000),                       /* DSS_SS_FROM_L4_PER__DSS_FAMILY 
                                                            */
    (CRED_BASE_OFFSET + 0xA8041000),                       /* DSS_SS_FROM_L4_PER__DISPC 
                                                            */
    (CRED_BASE_OFFSET + 0xA8042000),                       /* DSS_SS_FROM_L4_PER__RFBI 
                                                            */
    (CRED_BASE_OFFSET + 0xA8043000),                       /* DSS_SS_FROM_L4_PER__VENC 
                                                            */
    (CRED_BASE_OFFSET + 0xA8044000),                       /* DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1 
                                                            */
    (CRED_BASE_OFFSET + 0xA8044200),                       /* DSS_SS_FROM_L4_PER__DSI_PHY1 
                                                            */
    (CRED_BASE_OFFSET + 0xA8044300),                       /* DSS_SS_FROM_L4_PER__PLLCTRL1 
                                                            */
    (CRED_BASE_OFFSET + 0xA8045000),                       /* DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8045200),                       /* DSS_SS_FROM_L4_PER__DSI_PHY2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8045300),                       /* DSS_SS_FROM_L4_PER__PLLCTRL2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046000),                       /* DSS_SS_FROM_L4_PER__HDMI__HDMI_WP 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046200),                       /* DSS_SS_FROM_L4_PER__HDMI__PLLCTRL 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046300),                       /* DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046400),                       /* DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046800),                       /* DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046900),                       /* DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO 
                                                            */
    (CRED_BASE_OFFSET + 0xA8046D00),                       /* DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC 
                                                            */
    (CRED_BASE_OFFSET + 0xA8047000),                       /* DSS_SS_FROM_L4_PER__DESHDCP 
                                                            */
    (CRED_BASE_OFFSET + 0xA8050000),                       /* ATTILA_L4PER_TA_DSS 
                                                            */
    (CRED_BASE_OFFSET + 0xA8055000),                       /* GPIO2 */
    (CRED_BASE_OFFSET + 0xA8056000),                       /* ATTILA_L4PER_TA_GPIO2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8057000),                       /* GPIO3 */
    (CRED_BASE_OFFSET + 0xA8058000),                       /* ATTILA_L4PER_TA_GPIO3 
                                                            */
    (CRED_BASE_OFFSET + 0xA8059000),                       /* GPIO4 */
    (CRED_BASE_OFFSET + 0xA805A000),                       /* ATTILA_L4PER_TA_GPIO4 
                                                            */
    (CRED_BASE_OFFSET + 0xA805B000),                       /* GPIO5 */
    (CRED_BASE_OFFSET + 0xA805C000),                       /* ATTILA_L4PER_TA_GPIO5 
                                                            */
    (CRED_BASE_OFFSET + 0xA805D000),                       /* GPIO6 */
    (CRED_BASE_OFFSET + 0xA805E000),                       /* ATTILA_L4PER_TA_GPIO6 
                                                            */
    (CRED_BASE_OFFSET + 0xA8060000),                       /* MSHSI2COCP3 */
    (CRED_BASE_OFFSET + 0xA8061000),                       /* ATTILA_L4PER_TA_I2C3 
                                                            */
    (CRED_BASE_OFFSET + 0xA806A000),                       /* UART1 */
    (CRED_BASE_OFFSET + 0xA806B000),                       /* ATTILA_L4PER_TA_UART1 
                                                            */
    (CRED_BASE_OFFSET + 0xA806C000),                       /* UART2 */
    (CRED_BASE_OFFSET + 0xA806D000),                       /* ATTILA_L4PER_TA_UART2 
                                                            */
    (CRED_BASE_OFFSET + 0xA806E000),                       /* UART4 */
    (CRED_BASE_OFFSET + 0xA806F000),                       /* ATTILA_L4PER_TA_UART4 
                                                            */
    (CRED_BASE_OFFSET + 0xA8070000),                       /* MSHSI2COCP1 */
    (CRED_BASE_OFFSET + 0xA8071000),                       /* ATTILA_L4PER_TA_I2C1 
                                                            */
    (CRED_BASE_OFFSET + 0xA8072000),                       /* MSHSI2COCP2 */
    (CRED_BASE_OFFSET + 0xA8073000),                       /* ATTILA_L4PER_TA_I2C2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8076000),                       /* SLIMBUS2 */
    (CRED_BASE_OFFSET + 0xA8077000),                       /* ATTILA_L4PER_TA_SLIMBUS2 
                                                            */
    (CRED_BASE_OFFSET + 0xA8078000),                       /* ELM */
    (CRED_BASE_OFFSET + 0xA8079000),                       /* ATTILA_L4PER_TA_ELM 
                                                            */
    (CRED_BASE_OFFSET + 0xA8086000),                       /* DMTIMER_DMC1MS10 
                                                            */
    (CRED_BASE_OFFSET + 0xA8087000),                       /* ATTILA_L4PER_TA_GPT10 
                                                            */
    (CRED_BASE_OFFSET + 0xA8088000),                       /* DMTIMER11 */
    (CRED_BASE_OFFSET + 0xA8089000),                       /* ATTILA_L4PER_TA_GPT11 
                                                            */
    (CRED_BASE_OFFSET + 0xA8090000),                       /* RNGEIP75T */
    (CRED_BASE_OFFSET + 0xA8092000),                       /* ATTILA_L4PER_TA_RNG 
                                                            */
    (CRED_BASE_OFFSET + 0xA8096000),                       /* MCBSPLP4 */
    (CRED_BASE_OFFSET + 0xA8097000),                       /* ATTILA_L4PER_TA_MCBSP4 
                                                            */
    (CRED_BASE_OFFSET + 0xA8098000),                       /* MCSPI1 */
    (CRED_BASE_OFFSET + 0xA8099000),                       /* ATTILA_L4PER_TA_MCSPI1 
                                                            */
    (CRED_BASE_OFFSET + 0xA809A000),                       /* MCSPI2 */
    (CRED_BASE_OFFSET + 0xA809B000),                       /* ATTILA_L4PER_TA_MCSPI2 
                                                            */
    (CRED_BASE_OFFSET + 0xA809C000),                       /* MMCHS1 */
    (CRED_BASE_OFFSET + 0xA809D000),                       /* ATTILA_L4PER_TA_HSMMC1 
                                                            */
    (CRED_BASE_OFFSET + 0xA809E000),                       /* MS_PRO_HG */
    (CRED_BASE_OFFSET + 0xA809F000),                       /* ATTILA_L4PER_TA_MSPROHG 
                                                            */
    (CRED_BASE_OFFSET + 0xA80A2000),                       /* CRYPTO_DMA */
    (CRED_BASE_OFFSET + 0xA80A3000),                       /* ATTILA_L4PER_TA_CRYPTODMA 
                                                            */
    (CRED_BASE_OFFSET + 0xA80A4000),                       /* DESEIP16T */
    (CRED_BASE_OFFSET + 0xA80A6000),                       /* ATTILA_L4PER_TA_DES3DES1 
                                                            */
    (CRED_BASE_OFFSET + 0xA80A8000),                       /* PKAEIP29T */
    (CRED_BASE_OFFSET + 0xA80AC000),                       /* ATTILA_L4PER_TA_FPKA 
                                                            */
    (CRED_BASE_OFFSET + 0xA80AD000),                       /* MMC_SD3 */
    (CRED_BASE_OFFSET + 0xA80AE000),                       /* ATTILA_L4PER_TA_HSMMC3 
                                                            */
    (CRED_BASE_OFFSET + 0xA80B1000),                       /* ATTILA_L4PER_TA_MGATE 
                                                            */
    (CRED_BASE_OFFSET + 0xA80B2000),                       /* HDQW */
    (CRED_BASE_OFFSET + 0xA80B3000),                       /* ATTILA_L4PER_TA_HDQ1W 
                                                            */
    (CRED_BASE_OFFSET + 0xA80B4000),                       /* MMCHS2 */
    (CRED_BASE_OFFSET + 0xA80B5000),                       /* ATTILA_L4PER_TA_HSMMC2 
                                                            */
    (CRED_BASE_OFFSET + 0xA80B6000),                       /* MMCHS6 */
    (CRED_BASE_OFFSET + 0xA80B7000),                       /* ATTILA_L4PER_TA_HSMMC6 
                                                            */
    (CRED_BASE_OFFSET + 0xA80B8000),                       /* MCSPI3 */
    (CRED_BASE_OFFSET + 0xA80B9000),                       /* ATTILA_L4PER_TA_MCSPI3 
                                                            */
    (CRED_BASE_OFFSET + 0xA80BA000),                       /* MCSPI4 */
    (CRED_BASE_OFFSET + 0xA80BB000),                       /* ATTILA_L4PER_TA_MCSPI4 
                                                            */
    (CRED_BASE_OFFSET + 0xA80D1000),                       /* MMC_SD4 */
    (CRED_BASE_OFFSET + 0xA80D2000),                       /* ATTILA_L4PER_TA_HSMMC4 
                                                            */
    (CRED_BASE_OFFSET + 0xA80D5000),                       /* MMC_SD5 */
    (CRED_BASE_OFFSET + 0xA80D6000),                       /* ATTILA_L4PER_TA_HSMMC5 
                                                            */
    (CRED_BASE_OFFSET + 0xA8350000),                       /* MSHSI2COCP4 */
    (CRED_BASE_OFFSET + 0xA8351000),                       /* ATTILA_L4PER_TA_I2C4 
                                                            */
    (CRED_BASE_OFFSET + 0xA8354000),                       /* MCASP2 */
    (CRED_BASE_OFFSET + 0xA8356000),                       /* ATTILA_L4PER_TA_MCASP2_CFG 
                                                            */
    (CRED_BASE_OFFSET + 0xA8358000),                       /* ATTILA_L4PER_TA_MCASP2_DMA 
                                                            */
    (CRED_BASE_OFFSET + 0xA835A000),                       /* MCASP3 */
    (CRED_BASE_OFFSET + 0xA835C000),                       /* ATTILA_L4PER_TA_MCASP3_CFG 
                                                            */
    (CRED_BASE_OFFSET + 0xA835E000),                       /* ATTILA_L4PER_TA_MCASP3_DMA 
                                                            */
    (CRED_BASE_OFFSET + 0xA8361000),                       /* ATTILA_L4PER_TA_ADC 
                                                            */
    (CRED_BASE_OFFSET + 0xA8363000),                       /* ATTILA_L4PER_TA_HECC1 
                                                            */
    (CRED_BASE_OFFSET + 0xA8365000),                       /* ATTILA_L4PER_TA_HECC2 
                                                            */
    (CRED_BASE_OFFSET + 0x49000000),                       /* ABESS_L4_LA */
    (CRED_BASE_OFFSET + 0x49000400),                       /* ABESS_L4_IA_IP0 
                                                            */
    (CRED_BASE_OFFSET + 0x49000800),                       /* ABESS_L4_IA_IP1 
                                                            */
    (CRED_BASE_OFFSET + 0x49000C00),                       /* ABESS_L4_IA_IP2 
                                                            */
    (CRED_BASE_OFFSET + 0x49001000),                       /* ABESS_L4_IA_IP3 
                                                            */
    (CRED_BASE_OFFSET + 0x49001800),                       /* ABESS_L4_AP */
    (CRED_BASE_OFFSET + 0x49002000),                       /* ABESS_L4_TA_GPTIMER5 
                                                            */
    (CRED_BASE_OFFSET + 0x49002400),                       /* ABESS_L4_TA_GPTIMER6 
                                                            */
    (CRED_BASE_OFFSET + 0x49002800),                       /* ABESS_L4_TA_GPTIMER7 
                                                            */
    (CRED_BASE_OFFSET + 0x49002C00),                       /* ABESS_L4_TA_GPTIMER8 
                                                            */
    (CRED_BASE_OFFSET + 0x49003000),                       /* ABESS_L4_TA_MCASP1_CFG 
                                                            */
    (CRED_BASE_OFFSET + 0x49003400),                       /* ABESS_L4_TA_MCASP1_DMA 
                                                            */
    (CRED_BASE_OFFSET + 0x49003800),                       /* ABESS_L4_TA_MCBSPLP1 
                                                            */
    (CRED_BASE_OFFSET + 0x49003C00),                       /* ABESS_L4_TA_MCBSPLP2 
                                                            */
    (CRED_BASE_OFFSET + 0x49004000),                       /* ABESS_L4_TA_MCBSPLP3 
                                                            */
    (CRED_BASE_OFFSET + 0x49004400),                       /* ABESS_L4_TA_MCPDM 
                                                            */
    (CRED_BASE_OFFSET + 0x49004800),                       /* ABESS_L4_TA_SLIMBUS1 
                                                            */
    (CRED_BASE_OFFSET + 0x49004C00),                       /* ABESS_L4_TA_WDT3 
                                                            */
    (CRED_BASE_OFFSET + 0x49005000),                       /* ABESS_L4_TA_DMIC 
                                                            */
    (CRED_BASE_OFFSET + 0x49005400),                       /* ABESS_L4_TA_AESS_TARG 
                                                            */
    (CRED_BASE_OFFSET + 0x49022000),                       /* MCBSPLP1 */
    (CRED_BASE_OFFSET + 0x49024000),                       /* MCBSPLP2 */
    (CRED_BASE_OFFSET + 0x49026000),                       /* MCBSPLP3 */
    (CRED_BASE_OFFSET + 0x49028000),                       /* MCASP_CFG */
    (CRED_BASE_OFFSET + 0x4902A000),                       /* MCASP_DMA */
    (CRED_BASE_OFFSET + 0x4902C000),                       /* SLIMBUS1 */
    (CRED_BASE_OFFSET + 0x4902E000),                       /* DMIC */
    (CRED_BASE_OFFSET + 0x49030000),                       /* WATCHDOGOCP2 */
    (CRED_BASE_OFFSET + 0x49032000),                       /* MCPDM */
    (CRED_BASE_OFFSET + 0x49038000),                       /* DMTIMER5 */
    (CRED_BASE_OFFSET + 0x4903A000),                       /* DMTIMER6 */
    (CRED_BASE_OFFSET + 0x4903C000),                       /* DMTIMER7 */
    (CRED_BASE_OFFSET + 0x4903E000),                       /* DMTIMER8 */
    (CRED_BASE_OFFSET + 0x490F1000),                       /* AESS */
    (CRED_BASE_OFFSET + 0xAA000000),                       /* ATTILA_L4CFG_AP 
                                                            */
    (CRED_BASE_OFFSET + 0xAA000800),                       /* ATTILA_L4CFG_LA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA001000),                       /* ATTILA_L4CFG_IA_IP0 
                                                            */
    (CRED_BASE_OFFSET + 0xAA002000),                       /* ATTILA_CONTROL_CORE 
                                                            */
    (CRED_BASE_OFFSET + 0xAA003000),                       /* ATTILA_L4CFG_TA_ATTILA_CORE_CTRL 
                                                            */
    (CRED_BASE_OFFSET + 0xAA004000),                       /* OCP_SOCKET_CM1 */
    (CRED_BASE_OFFSET + 0xAA004100),                       /* CKGEN_CM1 */
    (CRED_BASE_OFFSET + 0xAA004300),                       /* MPU_CM1 */
    (CRED_BASE_OFFSET + 0xAA004400),                       /* TESLA_CM1 */
    (CRED_BASE_OFFSET + 0xAA004500),                       /* ABE_CM1 */
    (CRED_BASE_OFFSET + 0xAA004E00),                       /* RESTORE_CM1 */
    (CRED_BASE_OFFSET + 0xAA004F00),                       /* INSTR_CM1 */
    (CRED_BASE_OFFSET + 0xAA005000),                       /* ATTILA_L4CFG_TA_CM1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA008000),                       /* OCP_SOCKET_CM2 */
    (CRED_BASE_OFFSET + 0xAA008100),                       /* CKGEN_CM2 */
    (CRED_BASE_OFFSET + 0xAA008600),                       /* ALWAYS_ON_CM2 */
    (CRED_BASE_OFFSET + 0xAA008700),                       /* CORE_CM2 */
    (CRED_BASE_OFFSET + 0xAA008F00),                       /* IVAHD_CM2 */
    (CRED_BASE_OFFSET + 0xAA009000),                       /* CAM_CM2 */
    (CRED_BASE_OFFSET + 0xAA009100),                       /* DSS_CM2 */
    (CRED_BASE_OFFSET + 0xAA009200),                       /* GFX_CM2 */
    (CRED_BASE_OFFSET + 0xAA009300),                       /* L3INIT_CM2 */
    (CRED_BASE_OFFSET + 0xAA009400),                       /* L4PER_CM2 */
    (CRED_BASE_OFFSET + 0xAA009600),                       /* CEFUSE_CM2 */
    (CRED_BASE_OFFSET + 0xAA009E00),                       /* RESTORE_CM2 */
    (CRED_BASE_OFFSET + 0xAA009F00),                       /* INSTR_CM2 */
    (CRED_BASE_OFFSET + 0xAA00A000),                       /* ATTILA_L4CFG_TA_CM2 
                                                            */
    (CRED_BASE_OFFSET + 0xAA056000),                       /* SYSTEM_DMA */
    (CRED_BASE_OFFSET + 0xAA057000),                       /* ATTILA_L4CFG_TA_SDMA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA058000),                       /* SYSTEM_32 */
    (CRED_BASE_OFFSET + 0xAA059800),                       /* DTE_CHANNELS */
    (CRED_BASE_OFFSET + 0xAA05A000),                       /* HSI_32 */
    (CRED_BASE_OFFSET + 0xAA05C000),                       /* ATTILA_L4CFG_TA_HSI 
                                                            */
    (CRED_BASE_OFFSET + 0xAA060000),                       /* ATTILA_L4CFG_TA_SAR_ROM 
                                                            */
    (CRED_BASE_OFFSET + 0xAA062000),                       /* USBTLLHS_CONFIG 
                                                            */
    (CRED_BASE_OFFSET + 0xAA062800),                       /* USBTLLHS_ULPI */
    (CRED_BASE_OFFSET + 0xAA063000),                       /* ATTILA_L4CFG_TA_USBTLL 
                                                            */
    (CRED_BASE_OFFSET + 0xAA064000),                       /* UHH_CONFIG */
    (CRED_BASE_OFFSET + 0xAA064800),                       /* OHCI */
    (CRED_BASE_OFFSET + 0xAA064C00),                       /* EHCI */
    (CRED_BASE_OFFSET + 0xAA065000),                       /* ATTILA_L4CFG_TA_USBHOSTHS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA066000),                       /* TESLASS_MMU */
    (CRED_BASE_OFFSET + 0xAA067000),                       /* ATTILA_L4CFG_TA_TESLA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA068000),                       /* UNIPRO_REG */
    (CRED_BASE_OFFSET + 0xAA068130),                       /* TX_PHY */
    (CRED_BASE_OFFSET + 0xAA068170),                       /* RX_PHY */
    (CRED_BASE_OFFSET + 0xAA069000),                       /* UNIPRO_RMM */
    (CRED_BASE_OFFSET + 0xAA06C000),                       /* ATTILA_L4CFG_TA_UNIPRO1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0A0000),                       /* ATTILA_L4CFG_TA_TPPSS_CFG 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0A9000),                       /* USBFSHOST */
    (CRED_BASE_OFFSET + 0xAA0AA000),                       /* ATTILA_L4CFG_TA_USBFS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0AB000),                       /* USB_OTGHS */
    (CRED_BASE_OFFSET + 0xAA0AC000),                       /* ATTILA_L4CFG_TA_USBOTGHS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0AD000),                       /* USBPHY */
    (CRED_BASE_OFFSET + 0xAA0AE000),                       /* ATTILA_L4CFG_TA_USBPHY 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0B6000),                       /* ICR_MPU_PORTA */
    (CRED_BASE_OFFSET + 0xAA0B7000),                       /* ATTILA_L4CFG_TA_MODEMICRA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0C7000),                       /* D2D_INTERRUPT_INTH 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0C8000),                       /* ATTILA_L4CFG_TA_MODEMINTC 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0CD000),                       /* ICR_MPU_PORTB */
    (CRED_BASE_OFFSET + 0xAA0CE000),                       /* ATTILA_L4CFG_TA_MODEMICRB 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0D9000),                       /* SMARTREFLEX_MPU 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0DA000),                       /* ATTILA_L4CFG_TA_SR1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0DB000),                       /* SMARTREFLEX_IVA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0DC000),                       /* ATTILA_L4CFG_TA_SR2 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0DD000),                       /* SMARTREFLEX_CORE 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0DE000),                       /* ATTILA_L4CFG_TA_SR3 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0E0000),                       /* CPFROM */
    (CRED_BASE_OFFSET + 0xAA0E1000),                       /* ATTILA_L4CFG_TA_CUSTEFUSECTRL 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0E4000),                       /* EMAC_RMII */
    (CRED_BASE_OFFSET + 0xAA0E8000),                       /* ATTILA_L4CFG_TA_EMAC 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0EC000),                       /* DEI_SS */
    (CRED_BASE_OFFSET + 0xAA0ED000),                       /* ATTILA_L4CFG_TA_DEISS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0EE000),                       /* SATA */
    (CRED_BASE_OFFSET + 0xAA0EF000),                       /* ATTILA_L4CFG_TA_SATA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0F4000),                       /* MLB */
    (CRED_BASE_OFFSET + 0xAA0F5000),                       /* ATTILA_L4CFG_TA_MAILBOX 
                                                            */
    (CRED_BASE_OFFSET + 0xAA0F6000),                       /* SPINLOCK */
    (CRED_BASE_OFFSET + 0xAA0F7000),                       /* ATTILA_L4CFG_TA_SPINLOCK 
                                                            */
    (CRED_BASE_OFFSET + 0xAA100000),                       /* DEVICE_CORE_CONTROL_MODULE 
                                                            */
    (CRED_BASE_OFFSET + 0xAA101000),                       /* ATTILA_L4CFG_TA_DEVICE_CORE_CTRL 
                                                            */
    (CRED_BASE_OFFSET + 0xAA102000),                       /* OCP_WP_CORE */
    (CRED_BASE_OFFSET + 0xAA103000),                       /* ATTILA_L4CFG_TA_OCPWPSHARED 
                                                            */
    (CRED_BASE_OFFSET + 0xAA109000),                       /* ATTILA_L4CFG_TA_IEEE1500OCP 
                                                            */
    (CRED_BASE_OFFSET + 0x481D6000),                       // 0xAA10A000), /* 
                                                           // FDIF */
    (CRED_BASE_OFFSET + 0xAA10B000),                       /* ATTILA_L4CFG_TA_FACEDETECT 
                                                            */
    (CRED_BASE_OFFSET + 0xAA204000),                       /* SECURITYCORE_OCP_FW_SAD2D_ATTILA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA205000),                       /* ATTILA_L4CFG_TA_SAD2DFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA206000),                       /* SECURITYCORE_C2C_TARG 
                                                            */
    (CRED_BASE_OFFSET + 0xAA207000),                       /* ATTILA_L4CFG_TA_MODEMFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA20B000),                       /* ATTILA_L4CFG_TA_EXPTFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA20C000),                       /* SECURITYCORE_OCP_FW_EMIF_ATTILA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA20D000),                       /* ATTILA_L4CFG_TA_EMIFFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA210000),                       /* SECURITYCORE_GPMC 
                                                            */
    (CRED_BASE_OFFSET + 0xAA211000),                       /* ATTILA_L4CFG_TA_GPMCFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA212000),                       /* SECURITYCORE_OCMRAM 
                                                            */
    (CRED_BASE_OFFSET + 0xAA213000),                       /* ATTILA_L4CFG_TA_OCMCRAMFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA214000),                       /* SECURITYCORE_SGX 
                                                            */
    (CRED_BASE_OFFSET + 0xAA215000),                       /* ATTILA_L4CFG_TA_SGXFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA216000),                       /* SECURITYCORE_ISS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA217000),                       /* ATTILA_L4CFG_TA_ISSFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA218000),                       /* SECURITYCORE_DUCATI 
                                                            */
    (CRED_BASE_OFFSET + 0xAA219000),                       /* ATTILA_L4CFG_TA_DUCATIFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA21C000),                       /* SECURITYCORE_DSS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA21D000),                       /* ATTILA_L4CFG_TA_DSSFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA21E000),                       /* SECURITYCORE_SL2 
                                                            */
    (CRED_BASE_OFFSET + 0xAA21F000),                       /* ATTILA_L4CFG_TA_SL2FW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA220000),                       /* SECURITYCORE_IVAHD 
                                                            */
    (CRED_BASE_OFFSET + 0xAA221000),                       /* ATTILA_L4CFG_TA_IVAHDFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA226000),                       /* SECURITYCORE_EMUSS 
                                                            */
    (CRED_BASE_OFFSET + 0xAA227000),                       /* ATTILA_L4CFG_TA_EMUSSFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA228000),                       /* SECURITYCORE_ABE 
                                                            */
    (CRED_BASE_OFFSET + 0xAA229000),                       /* ATTILA_L4CFG_TA_ABEFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA22A000),                       /* SECURITYCORE_CRYPTO 
                                                            */
    (CRED_BASE_OFFSET + 0xAA22B000),                       /* ATTILA_L4CFG_TA_CRYPTOFW 
                                                            */
    (CRED_BASE_OFFSET + 0xAA300000),                       /* ATTILA_L4WKUP_AP 
                                                            */
    (CRED_BASE_OFFSET + 0xAA300800),                       /* ATTILA_L4WKUP_LA 
                                                            */
    (CRED_BASE_OFFSET + 0xAA301000),                       /* ATTILA_L4WKUP_IA_IP0 
                                                            */
    (CRED_BASE_OFFSET + 0xAA304000),                       /* SYNCTIMER32K */
    (CRED_BASE_OFFSET + 0xAA305000),                       /* ATTILA_L4WKUP_TA_SYNCTIMER32K 
                                                            */
    (CRED_BASE_OFFSET + 0xAA306000),                       /* OCP_SOCKET_PRM */
    (CRED_BASE_OFFSET + 0xAA306100),                       /* CKGEN_PRM */
    (CRED_BASE_OFFSET + 0xAA306300),                       /* MPU_PRM */
    (CRED_BASE_OFFSET + 0xAA306400),                       /* TESLA_PRM */
    (CRED_BASE_OFFSET + 0xAA306500),                       /* ABE_PRM */
    (CRED_BASE_OFFSET + 0xAA306600),                       /* ALWAYS_ON_PRM */
    (CRED_BASE_OFFSET + 0xAA306700),                       /* CORE_PRM */
    (CRED_BASE_OFFSET + 0xAA306F00),                       /* IVAHD_PRM */
    (CRED_BASE_OFFSET + 0xAA307000),                       /* CAM_PRM */
    (CRED_BASE_OFFSET + 0xAA307100),                       /* DSS_PRM */
    (CRED_BASE_OFFSET + 0xAA307200),                       /* GFX_PRM */
    (CRED_BASE_OFFSET + 0xAA307300),                       /* L3INIT_PRM */
    (CRED_BASE_OFFSET + 0xAA307400),                       /* L4PER_PRM */
    (CRED_BASE_OFFSET + 0xAA307600),                       /* CEFUSE_PRM */
    (CRED_BASE_OFFSET + 0xAA307700),                       /* WKUP_PRM */
    (CRED_BASE_OFFSET + 0xAA307800),                       /* WKUP_CM */
    (CRED_BASE_OFFSET + 0xAA307900),                       /* EMU_PRM */
    (CRED_BASE_OFFSET + 0xAA307A00),                       /* EMU_CM */
    (CRED_BASE_OFFSET + 0xAA307B00),                       /* DEVICE_PRM */
    (CRED_BASE_OFFSET + 0xAA307F00),                       /* INSTR_PRM */
    (CRED_BASE_OFFSET + 0xAA308000),                       /* ATTILA_L4WKUP_TA_PRM 
                                                            */
    (CRED_BASE_OFFSET + 0xAA30A000),                       /* SCRM */
    (CRED_BASE_OFFSET + 0xAA30B000),                       /* ATTILA_L4WKUP_TA_SCRM 
                                                            */
    (CRED_BASE_OFFSET + 0xAA30C000),                       /* ATTILA_CONTROL_WKUP 
                                                            */
    (CRED_BASE_OFFSET + 0xAA30D000),                       /* ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL 
                                                            */
    (CRED_BASE_OFFSET + 0xAA310000),                       /* GPIO1 */
    (CRED_BASE_OFFSET + 0xAA311000),                       /* ATTILA_L4WKUP_TA_GPIO1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA314000),                       /* WATCHDOGOCP2_2 */
    (CRED_BASE_OFFSET + 0xAA315000),                       /* ATTILA_L4WKUP_TA_WDT2 
                                                            */
    (CRED_BASE_OFFSET + 0xAA318000),                       /* DMTIMER_DMC1MS1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA319000),                       /* ATTILA_L4WKUP_TA_DM_TIMER1MS_1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA31B000),                       /* ATTILA_L4WKUP_TA_RTC 
                                                            */
    (CRED_BASE_OFFSET + 0xAA31C000),                       /* KBDOCP */
    (CRED_BASE_OFFSET + 0xAA31D000),                       /* ATTILA_L4WKUP_TA_KBDOCP 
                                                            */
    (CRED_BASE_OFFSET + 0xAA31E000),                       /* DEVICE_WKUP_CONTROL_MODULE 
                                                            */
    (CRED_BASE_OFFSET + 0xAA31F000),                       /* ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL 
                                                            */
    (CRED_BASE_OFFSET + 0xAA320000),                       /* DMTIMER12 */
    (CRED_BASE_OFFSET + 0xAA321000),                       /* ATTILA_L4WKUP_TA_DM_TIMER_12 
                                                            */
    (CRED_BASE_OFFSET + 0xAA322000),                       /* WATCHDOGOCP2_1 */
    (CRED_BASE_OFFSET + 0xAA323000),                       /* ATTILA_L4WKUP_TA_WDT1 
                                                            */
    (CRED_BASE_OFFSET + 0xAA324000),                       /* USIMOCP */
    (CRED_BASE_OFFSET + 0xAA325000),                       /* ATTILA_L4WKUP_TA_USIMOCP 
                                                            */
    (CRED_BASE_OFFSET + 0xAA32A000),                       /* ATTILA_L4WKUP_TA_SAR_RAM 
                                                            */
    (CRED_BASE_OFFSET + 0xAA340000),                       /* ATTILA_L4CFG_TA_L4WKUP 
                                                            */
    (CRED_BASE_OFFSET + 0x4B000000),                       /* SHAEIP75T1 */
    (CRED_BASE_OFFSET + 0x4B400000),                       /* AESOCP2_1 */
    (CRED_BASE_OFFSET + 0x4B600000),                       /* AESOCP2_2 */
    (CRED_BASE_OFFSET + 0x4C000000),                       /* EMIF4D1 */
    (CRED_BASE_OFFSET + 0x4D000000),                       /* EMIF4D2 */
    (CRED_BASE_OFFSET + 0xAE000000),                       /* DMM__DMM */
    (CRED_BASE_OFFSET + 0x50000000),                       /* GPMC */
    (CRED_BASE_OFFSET + 0x54140000),                       /* CSETM */
    (CRED_BASE_OFFSET + 0x54143000),                       /* ICECR_CS */
    (CRED_BASE_OFFSET + 0x54160000),                       /* I_DRM */
    (CRED_BASE_OFFSET + 0x54161000),                       /* I_MIPI_STM */
    (CRED_BASE_OFFSET + 0x54162000),                       /* I_CSETB */
    (CRED_BASE_OFFSET + 0x54163000),                       /* I_CSTPIU */
    (CRED_BASE_OFFSET + 0x54164000),                       /* I_CSTF1 */
    (CRED_BASE_OFFSET + 0x54165000),                       /* I_CSTF2 */
    (CRED_BASE_OFFSET + 0x54200000),                       /* RT0 */
    (CRED_BASE_OFFSET + 0x55040000),                       /* ISS_REGS */
    (CRED_BASE_OFFSET + 0x55040400),                       /* TCTRL */
    (CRED_BASE_OFFSET + 0x55041000),                       /* CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1 
                                                            */
    (CRED_BASE_OFFSET + 0x55041170),                       /* CAMERARX_CORE1 */
    (CRED_BASE_OFFSET + 0x550411C0),                       /* CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2 
                                                            */
    (CRED_BASE_OFFSET + 0x55041400),                       /* CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1 
                                                            */
    (CRED_BASE_OFFSET + 0x55041570),                       /* CAMERARX_CORE2 */
    (CRED_BASE_OFFSET + 0x550415C0),                       /* CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2 
                                                            */
    (CRED_BASE_OFFSET + 0x55041800),                       /* CBUFF */
    (CRED_BASE_OFFSET + 0x55041C00),                       /* CCP2_RECEIVER */
    (CRED_BASE_OFFSET + 0x55042000),                       /* BTE */
    (CRED_BASE_OFFSET + 0x55050000),                       /* I_ISP5_SYS1 */
    (CRED_BASE_OFFSET + 0x550500A0),                       /* I_ISP5_SYS2 */
    (CRED_BASE_OFFSET + 0x55050400),                       /* I_RESIZER */
    (CRED_BASE_OFFSET + 0x55050800),                       /* I_IPIPE */
    (CRED_BASE_OFFSET + 0x55051000),                       /* I_ISIF */
    (CRED_BASE_OFFSET + 0x55051200),                       /* I_IPIPEIF */
    (CRED_BASE_OFFSET + 0x55051400),                       /* I_H3A */
    (CRED_BASE_OFFSET + 0x55060000),                       /* SIMCOP_REGS */
    (CRED_BASE_OFFSET + 0x55060100),                       /* LDC */
    (CRED_BASE_OFFSET + 0x55060180),                       /* IMX_A */
    (CRED_BASE_OFFSET + 0x550601C0),                       /* IMX_B */
    (CRED_BASE_OFFSET + 0x55060200),                       /* SIMCOP_DMA */
    (CRED_BASE_OFFSET + 0x55060600),                       /* VLCD */
    (CRED_BASE_OFFSET + 0x55060700),                       /* ROT */
    (CRED_BASE_OFFSET + 0x55060780),                       /* NSF2 */
    (CRED_BASE_OFFSET + 0x55060800),                       /* DCT */
    (CRED_BASE_OFFSET + 0x56000000),                       /* SGX540 */
    (CRED_BASE_OFFSET + 0x58000000),                       /* DSS_SS_FROM_L3__DSS_FAMILY 
                                                            */
    (CRED_BASE_OFFSET + 0x58001000),                       /* DSS_SS_FROM_L3__DISPC 
                                                            */
    (CRED_BASE_OFFSET + 0x58002000),                       /* DSS_SS_FROM_L3__RFBI 
                                                            */
    (CRED_BASE_OFFSET + 0x58003000),                       /* DSS_SS_FROM_L3__VENC 
                                                            */
    (CRED_BASE_OFFSET + 0x58004000),                       /* DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1 
                                                            */
    (CRED_BASE_OFFSET + 0x58004200),                       /* DSS_SS_FROM_L3__DSI_PHY1 
                                                            */
    (CRED_BASE_OFFSET + 0x58004300),                       /* DSS_SS_FROM_L3__PLLCTRL1 
                                                            */
    (CRED_BASE_OFFSET + 0x58005000),                       /* DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2 
                                                            */
    (CRED_BASE_OFFSET + 0x58005200),                       /* DSS_SS_FROM_L3__DSI_PHY2 
                                                            */
    (CRED_BASE_OFFSET + 0x58005300),                       /* DSS_SS_FROM_L3__PLLCTRL2 
                                                            */
    (CRED_BASE_OFFSET + 0x58006000),                       /* DSS_SS_FROM_L3__HDMI__HDMI_WP 
                                                            */
    (CRED_BASE_OFFSET + 0x58006200),                       /* DSS_SS_FROM_L3__HDMI__PLLCTRL 
                                                            */
    (CRED_BASE_OFFSET + 0x58006300),                       /* DSS_SS_FROM_L3__HDMI__HDMI_PHY 
                                                            */
    (CRED_BASE_OFFSET + 0x58006400),                       /* DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM 
                                                            */
    (CRED_BASE_OFFSET + 0x58006800),                       /* DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT 
                                                            */
    (CRED_BASE_OFFSET + 0x58006900),                       /* DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO 
                                                            */
    (CRED_BASE_OFFSET + 0x58006D00),                       /* DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC 
                                                            */
    (CRED_BASE_OFFSET + 0x58007000),                       /* DSS_SS_FROM_L3__DESHDCP 
                                                            */
    (CRED_BASE_OFFSET + 0x5A000000),                       /* ICONT1_DMEM */
    (CRED_BASE_OFFSET + 0x5A008000),                       /* ICONT1_IMEM */
    (CRED_BASE_OFFSET + 0x5A010000),                       /* ICONT2_DMEM */
    (CRED_BASE_OFFSET + 0x5A018000),                       /* ICONT2_IMEM */
    (CRED_BASE_OFFSET + 0x5A020000),                       /* ECD3_MEM */
    (CRED_BASE_OFFSET + 0x5A028000),                       /* CALC3_MEM */
    (CRED_BASE_OFFSET + 0x5A030000),                       /* MC3_MEM */
    (CRED_BASE_OFFSET + 0x5A038000),                       /* IPE3_MEM */
    (CRED_BASE_OFFSET + 0x5A040000),                       /* ICECRUSHER1_CFG__IC968 
                                                            */
    (CRED_BASE_OFFSET + 0x5A040800),                       /* ICECRUSHER2_CFG__IC968 
                                                            */
    (CRED_BASE_OFFSET + 0x5A041000),                       /* CONF */
    (CRED_BASE_OFFSET + 0x5A050000),                       /* VDMA_CFG */
    (CRED_BASE_OFFSET + 0x5A052000),                       /* ILF3_CFG */
    (CRED_BASE_OFFSET + 0x5A054000),                       /* IME3_CFG */
    (CRED_BASE_OFFSET + 0x5A058000),                       /* CALC3_CFG__MMR */
    (CRED_BASE_OFFSET + 0x5A058200),                       /* CALC3_CFG__BFSW 
                                                            */
    (CRED_BASE_OFFSET + 0x5A058300),                       /* CALC3_CFG__LSE */
    (CRED_BASE_OFFSET + 0x5A058400),                       /* CALC3_CFG__IPGW 
                                                            */
    (CRED_BASE_OFFSET + 0x5A058800),                       /* IPE3_CFG__MMR */
    (CRED_BASE_OFFSET + 0x5A058A00),                       /* IPE3_CFG__BFSW */
    (CRED_BASE_OFFSET + 0x5A058B00),                       /* IPE3_CFG__LSE */
    (CRED_BASE_OFFSET + 0x5A058C00),                       /* IPE3_CFG__IPGW */
    (CRED_BASE_OFFSET + 0x5A059000),                       /* MC3_CFG__MMR */
    (CRED_BASE_OFFSET + 0x5A059200),                       /* MC3_CFG__BFSW */
    (CRED_BASE_OFFSET + 0x5A059300),                       /* MC3_CFG__LSE */
    (CRED_BASE_OFFSET + 0x5A059400),                       /* MC3_CFG__IPGW */
    (CRED_BASE_OFFSET + 0x5A059800),                       /* ECD3_CFG__MMR */
    (CRED_BASE_OFFSET + 0x5A059A00),                       /* ECD3_CFG__BFSW */
    (CRED_BASE_OFFSET + 0x5A059B00),                       /* ECD3_CFG__LSE */
    (CRED_BASE_OFFSET + 0x5A059C00),                       /* ECD3_CFG__IPGW */
    (CRED_BASE_OFFSET + 0x5A05A400),                       /* SYSCTRL */
    (CRED_BASE_OFFSET + 0x5A05A800),                       /* MAILBOX */
    (CRED_BASE_OFFSET + 0x5A060000),                       /* ICONT1_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A060800),                       /* ICONT2_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A061000),                       /* ILF3_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A061800),                       /* IME3_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A062000),                       /* CALC3_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A062800),                       /* IPE3_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A063000),                       /* MC3_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A063800),                       /* ECD3_SB__SYNCBOX 
                                                            */
    (CRED_BASE_OFFSET + 0x5A070000),                       /* ICONT1_MMR__CFG 
                                                            */
    (CRED_BASE_OFFSET + 0x5A070400),                       /* ICONT1_MMR__IRQ 
                                                            */
    (CRED_BASE_OFFSET + 0x5A070800),                       /* ICONT1_MMR__DM */
    (CRED_BASE_OFFSET + 0x5A070C00),                       /* ICONT1_MMR__SBH 
                                                            */
    (CRED_BASE_OFFSET + 0x5A071000),                       /* ICONT2_MMR__CFG 
                                                            */
    (CRED_BASE_OFFSET + 0x5A071400),                       /* ICONT2_MMR__IRQ 
                                                            */
    (CRED_BASE_OFFSET + 0x5A071800),                       /* ICONT2_MMR__DM */
    (CRED_BASE_OFFSET + 0x5A071C00),                       /* ICONT2_MMR__SBH 
                                                            */
    (CRED_BASE_OFFSET + 0x5D600000),                       /* FEATHER_ADAPT_DIGRF 
                                                            */
    (CRED_BASE_OFFSET + 0x5D680000),                       /* FEATHER_ADAPT_L1TIMER 
                                                            */
    (CRED_BASE_OFFSET + 0x5FD80000),                       /* FEATHER_OCP_SOCKET_PRCM 
                                                            */
    (CRED_BASE_OFFSET + 0x5FD80200),                       /* FEATHER_DEVICE_PRM 
                                                            */
    (CRED_BASE_OFFSET + 0x5FD80400),                       /* FEATHER_PD_CORE 
                                                            */
    (CRED_BASE_OFFSET + 0x5FD80600),                       /* FEATHER_PD_ALWAYS_ACTIVE 
                                                            */
    (CRED_BASE_OFFSET + 0x5FD80700),                       /* FEATHER_PD_L2 */
    (CRED_BASE_OFFSET + 0x5FD80800),                       /* FEATHER_PD_HAMSA 
                                                            */
    (CRED_BASE_OFFSET + 0x5FD82000),                       /* FEATHER_SMARTREFLEX_C1 
                                                            */
    (CRED_BASE_OFFSET + 0x5FE02000),                       /* FEATHER_USB_OTGFS 
                                                            */
    (CRED_BASE_OFFSET + 0x5FE04000),                       /* FEATHER_USIMOCP 
                                                            */
    (CRED_BASE_OFFSET + 0x5FE06000),                       /* FEATHER_MSHSI2COCP 
                                                            */
    (CRED_BASE_OFFSET + 0x5FE08000),                       /* FEATHER_SYSTEM_32 
                                                            */
    (CRED_BASE_OFFSET + 0x5FE09800),                       /* FEATHER_DTE_CHANNELS 
                                                            */
    (CRED_BASE_OFFSET + 0x5FE0A000)                        /* FEATHER_HSI_32 */
        /* tag_HC_ADD_begin - Hard coded addition section begin */
        , (CRED_BASE_OFFSET + 0x4A0F0000),                 /* XHPI2 */
    (CRED_BASE_OFFSET + 0x4A0F1000),                       /* MONICA_L4CFG_TA_XHPI 
                                                            */
    (CRED_BASE_OFFSET + 0x4A0F2000),                       /* CCP2TX_CORE */
    (CRED_BASE_OFFSET + 0x4A0F3000)                        /* MONICA_L4CFG_TA_CCP2TX 
                                                            */
        /* tag_HC_ADD_end - Hard coded addition section end */
};

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instPhysAddr
 *
 * @BRIEF        Component-instance physical address array.
 *
 * @DESCRIPTION  Array of physical addresses of all component instances.
 *               The array is having const members therefore it cannot be
 *               changed by the SW.
 *
    *//*------------------------------------------------------------------------ */
const REG_UWORD32 CRED_instPhysAddr[CRED_NUM_INSTANCES] = {
    0x80000000,
    0xE000E000,
    0xE0042000,
    0xE00FE000,
    0xE00FF000,
    0x40000000,
    0x40000400,
    0x40000800,
    0x40001000,
    0x40002000,
    0x44000000,
    0x48000000,
    0x48000800,
    0x48001000,
    0x48001400,
    0x48001800,
    0x48001C00,
    0x48020000,
    0x48021000,
    0x48032000,
    0x48033000,
    0x48034000,
    0x48035000,
    0x48036000,
    0x48037000,
    0x4803E000,
    0x4803F000,
    0x48040000,
    0x48041000,
    0x48042000,
    0x48043000,
    0x48044000,
    0x48044200,
    0x48044300,
    0x48045000,
    0x48045200,
    0x48045300,
    0x48046000,
    0x48046200,
    0x48046300,
    0x48046400,
    0x48046800,
    0x48046900,
    0x48046D00,
    0x48047000,
    0x48050000,
    0x48055000,
    0x48056000,
    0x48057000,
    0x48058000,
    0x48059000,
    0x4805A000,
    0x4805B000,
    0x4805C000,
    0x4805D000,
    0x4805E000,
    0x48060000,
    0x48061000,
    0x4806A000,
    0x4806B000,
    0x4806C000,
    0x4806D000,
    0x4806E000,
    0x4806F000,
    0x48070000,
    0x48071000,
    0x48072000,
    0x48073000,
    0x48076000,
    0x48077000,
    0x48078000,
    0x48079000,
    0x48086000,
    0x48087000,
    0x48088000,
    0x48089000,
    0x48090000,
    0x48092000,
    0x48096000,
    0x48097000,
    0x48098000,
    0x48099000,
    0x4809A000,
    0x4809B000,
    0x4809C000,
    0x4809D000,
    0x4809E000,
    0x4809F000,
    0x480A2000,
    0x480A3000,
    0x480A4000,
    0x480A6000,
    0x480A8000,
    0x480AC000,
    0x480AD000,
    0x480AE000,
    0x480B1000,
    0x480B2000,
    0x480B3000,
    0x480B4000,
    0x480B5000,
    0x480B6000,
    0x480B7000,
    0x480B8000,
    0x480B9000,
    0x480BA000,
    0x480BB000,
    0x480D1000,
    0x480D2000,
    0x480D5000,
    0x480D6000,
    0x48350000,
    0x48351000,
    0x48354000,
    0x48356000,
    0x48358000,
    0x4835A000,
    0x4835C000,
    0x4835E000,
    0x48361000,
    0x48363000,
    0x48365000,
    0x49000000,
    0x49000400,
    0x49000800,
    0x49000C00,
    0x49001000,
    0x49001800,
    0x49002000,
    0x49002400,
    0x49002800,
    0x49002C00,
    0x49003000,
    0x49003400,
    0x49003800,
    0x49003C00,
    0x49004000,
    0x49004400,
    0x49004800,
    0x49004C00,
    0x49005000,
    0x49005400,
    0x49022000,
    0x49024000,
    0x49026000,
    0x49028000,
    0x4902A000,
    0x4902C000,
    0x4902E000,
    0x49030000,
    0x49032000,
    0x49038000,
    0x4903A000,
    0x4903C000,
    0x4903E000,
    0x490F1000,
    0x4A000000,
    0x4A000800,
    0x4A001000,
    0x4A002000,
    0x4A003000,
    0x4A004000,
    0x4A004100,
    0x4A004300,
    0x4A004400,
    0x4A004500,
    0x4A004E00,
    0x4A004F00,
    0x4A005000,
    0x4A008000,
    0x4A008100,
    0x4A008600,
    0x4A008700,
    0x4A008F00,
    0x4A009000,
    0x4A009100,
    0x4A009200,
    0x4A009300,
    0x4A009400,
    0x4A009600,
    0x4A009E00,
    0x4A009F00,
    0x4A00A000,
    0x4A056000,
    0x4A057000,
    0x4A058000,
    0x4A059800,
    0x4A05A000,
    0x4A05C000,
    0x4A060000,
    0x4A062000,
    0x4A062800,
    0x4A063000,
    0x4A064000,
    0x4A064800,
    0x4A064C00,
    0x4A065000,
    0x4A066000,
    0x4A067000,
    0x4A068000,
    0x4A068130,
    0x4A068170,
    0x4A069000,
    0x4A06C000,
    0x4A0A0000,
    0x4A0A9000,
    0x4A0AA000,
    0x4A0AB000,
    0x4A0AC000,
    0x4A0AD000,
    0x4A0AE000,
    0x4A0B6000,
    0x4A0B7000,
    0x4A0C7000,
    0x4A0C8000,
    0x4A0CD000,
    0x4A0CE000,
    0x4A0D9000,
    0x4A0DA000,
    0x4A0DB000,
    0x4A0DC000,
    0x4A0DD000,
    0x4A0DE000,
    0x4A0E0000,
    0x4A0E1000,
    0x4A0E4000,
    0x4A0E8000,
    0x4A0EC000,
    0x4A0ED000,
    0x4A0EE000,
    0x4A0EF000,
    0x4A0F4000,
    0x4A0F5000,
    0x4A0F6000,
    0x4A0F7000,
    0x4A100000,
    0x4A101000,
    0x4A102000,
    0x4A103000,
    0x4A109000,
    0x4A10A000,
    0x4A10B000,
    0x4A204000,
    0x4A205000,
    0x4A206000,
    0x4A207000,
    0x4A20B000,
    0x4A20C000,
    0x4A20D000,
    0x4A210000,
    0x4A211000,
    0x4A212000,
    0x4A213000,
    0x4A214000,
    0x4A215000,
    0x4A216000,
    0x4A217000,
    0x4A218000,
    0x4A219000,
    0x4A21C000,
    0x4A21D000,
    0x4A21E000,
    0x4A21F000,
    0x4A220000,
    0x4A221000,
    0x4A226000,
    0x4A227000,
    0x4A228000,
    0x4A229000,
    0x4A22A000,
    0x4A22B000,
    0x4A300000,
    0x4A300800,
    0x4A301000,
    0x4A304000,
    0x4A305000,
    0x4A306000,
    0x4A306100,
    0x4A306300,
    0x4A306400,
    0x4A306500,
    0x4A306600,
    0x4A306700,
    0x4A306F00,
    0x4A307000,
    0x4A307100,
    0x4A307200,
    0x4A307300,
    0x4A307400,
    0x4A307600,
    0x4A307700,
    0x4A307800,
    0x4A307900,
    0x4A307A00,
    0x4A307B00,
    0x4A307F00,
    0x4A308000,
    0x4A30A000,
    0x4A30B000,
    0x4A30C000,
    0x4A30D000,
    0x4A310000,
    0x4A311000,
    0x4A314000,
    0x4A315000,
    0x4A318000,
    0x4A319000,
    0x4A31B000,
    0x4A31C000,
    0x4A31D000,
    0x4A31E000,
    0x4A31F000,
    0x4A320000,
    0x4A321000,
    0x4A322000,
    0x4A323000,
    0x4A324000,
    0x4A325000,
    0x4A32A000,
    0x4A340000,
    0x4B000000,
    0x4B400000,
    0x4B600000,
    0x4C000000,
    0x4D000000,
    0x4E000000,
    0x50000000,
    0x54140000,
    0x54143000,
    0x54160000,
    0x54161000,
    0x54162000,
    0x54163000,
    0x54164000,
    0x54165000,
    0x54200000,
    0x55040000,
    0x55040400,
    0x55041000,
    0x55041170,
    0x550411C0,
    0x55041400,
    0x55041570,
    0x550415C0,
    0x55041800,
    0x55041C00,
    0x55042000,
    0x55050000,
    0x550500A0,
    0x55050400,
    0x55050800,
    0x55051000,
    0x55051200,
    0x55051400,
    0x55060000,
    0x55060100,
    0x55060180,
    0x550601C0,
    0x55060200,
    0x55060600,
    0x55060700,
    0x55060780,
    0x55060800,
    0x56000000,
    0x58000000,
    0x58001000,
    0x58002000,
    0x58003000,
    0x58004000,
    0x58004200,
    0x58004300,
    0x58005000,
    0x58005200,
    0x58005300,
    0x58006000,
    0x58006200,
    0x58006300,
    0x58006400,
    0x58006800,
    0x58006900,
    0x58006D00,
    0x58007000,
    0x5A000000,
    0x5A008000,
    0x5A010000,
    0x5A018000,
    0x5A020000,
    0x5A028000,
    0x5A030000,
    0x5A038000,
    0x5A040000,
    0x5A040800,
    0x5A041000,
    0x5A050000,
    0x5A052000,
    0x5A054000,
    0x5A058000,
    0x5A058200,
    0x5A058300,
    0x5A058400,
    0x5A058800,
    0x5A058A00,
    0x5A058B00,
    0x5A058C00,
    0x5A059000,
    0x5A059200,
    0x5A059300,
    0x5A059400,
    0x5A059800,
    0x5A059A00,
    0x5A059B00,
    0x5A059C00,
    0x5A05A400,
    0x5A05A800,
    0x5A060000,
    0x5A060800,
    0x5A061000,
    0x5A061800,
    0x5A062000,
    0x5A062800,
    0x5A063000,
    0x5A063800,
    0x5A070000,
    0x5A070400,
    0x5A070800,
    0x5A070C00,
    0x5A071000,
    0x5A071400,
    0x5A071800,
    0x5A071C00,
    0x5D600000,
    0x5D680000,
    0x5FD80000,
    0x5FD80200,
    0x5FD80400,
    0x5FD80600,
    0x5FD80700,
    0x5FD80800,
    0x5FD82000,
    0x5FE02000,
    0x5FE04000,
    0x5FE06000,
    0x5FE08000,
    0x5FE09800,
    0x5FE0A000
        /* tag_HC_ADD_begin - Hard coded addition section begin */
        , 0x4A0F0000,                                      /* XHPI2 */
    0x4A0F1000,                                            /* MONICA_L4CFG_TA_XHPI 
                                                            */
    0x4A0F2000,                                            /* CCP2TX_CORE */
    0x4A0F3000                                             /* MONICA_L4CFG_TA_CCP2TX 
                                                            */
        /* tag_HC_ADD_end - Hard coded addition section end */
};

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instName
 *
 * @BRIEF        Component-instance name array.
 *
 * @DESCRIPTION  Array of all component instance names.
 *               The array can be used for debug purpose.
 *
    *//*------------------------------------------------------------------------ */
const char *CRED_instName[CRED_NUM_INSTANCES] = {
    "TEST_BENCH",
    "CM3_NVIC_CPU1",
    "ICECRUSCHER_CPU1",
    "RW_TABLE_CPU1",
    "DEBUG_ROM_CPU1",
    "UNICACHE_CFG",
    "UNICACHE_CTM",
    "UNICACHE_MMU",
    "WUGEN_LOCAL_PRCM",
    "L2_MMU",
    "L3_NOC_ATTILA_CONFIG_REGISTERS",
    "ATTILA_L4PER_AP",
    "ATTILA_L4PER_LA",
    "ATTILA_L4PER_IA_IP0",
    "ATTILA_L4PER_IA_IP1",
    "ATTILA_L4PER_IA_IP2",
    "ATTILA_L4PER_IA_IP3",
    "UART3",
    "ATTILA_L4PER_TA_UART3",
    "DMTIMER_DMC1MS2",
    "ATTILA_L4PER_TA_GPT2",
    "DMTIMER3",
    "ATTILA_L4PER_TA_GPT3",
    "DMTIMER4",
    "ATTILA_L4PER_TA_GPT4",
    "DMTIMER9",
    "ATTILA_L4PER_TA_GPT9",
    "DSS_SS_FROM_L4_PER__DSS_FAMILY",
    "DSS_SS_FROM_L4_PER__DISPC",
    "DSS_SS_FROM_L4_PER__RFBI",
    "DSS_SS_FROM_L4_PER__VENC",
    "DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1",
    "DSS_SS_FROM_L4_PER__DSI_PHY1",
    "DSS_SS_FROM_L4_PER__PLLCTRL1",
    "DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2",
    "DSS_SS_FROM_L4_PER__DSI_PHY2",
    "DSS_SS_FROM_L4_PER__PLLCTRL2",
    "DSS_SS_FROM_L4_PER__HDMI__HDMI_WP",
    "DSS_SS_FROM_L4_PER__HDMI__PLLCTRL",
    "DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY",
    "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM",
    "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT",
    "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO",
    "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC",
    "DSS_SS_FROM_L4_PER__DESHDCP",
    "ATTILA_L4PER_TA_DSS",
    "GPIO2",
    "ATTILA_L4PER_TA_GPIO2",
    "GPIO3",
    "ATTILA_L4PER_TA_GPIO3",
    "GPIO4",
    "ATTILA_L4PER_TA_GPIO4",
    "GPIO5",
    "ATTILA_L4PER_TA_GPIO5",
    "GPIO6",
    "ATTILA_L4PER_TA_GPIO6",
    "MSHSI2COCP3",
    "ATTILA_L4PER_TA_I2C3",
    "UART1",
    "ATTILA_L4PER_TA_UART1",
    "UART2",
    "ATTILA_L4PER_TA_UART2",
    "UART4",
    "ATTILA_L4PER_TA_UART4",
    "MSHSI2COCP1",
    "ATTILA_L4PER_TA_I2C1",
    "MSHSI2COCP2",
    "ATTILA_L4PER_TA_I2C2",
    "SLIMBUS2",
    "ATTILA_L4PER_TA_SLIMBUS2",
    "ELM",
    "ATTILA_L4PER_TA_ELM",
    "DMTIMER_DMC1MS10",
    "ATTILA_L4PER_TA_GPT10",
    "DMTIMER11",
    "ATTILA_L4PER_TA_GPT11",
    "RNGEIP75T",
    "ATTILA_L4PER_TA_RNG",
    "MCBSPLP4",
    "ATTILA_L4PER_TA_MCBSP4",
    "MCSPI1",
    "ATTILA_L4PER_TA_MCSPI1",
    "MCSPI2",
    "ATTILA_L4PER_TA_MCSPI2",
    "MMCHS1",
    "ATTILA_L4PER_TA_HSMMC1",
    "MS_PRO_HG",
    "ATTILA_L4PER_TA_MSPROHG",
    "CRYPTO_DMA",
    "ATTILA_L4PER_TA_CRYPTODMA",
    "DESEIP16T",
    "ATTILA_L4PER_TA_DES3DES1",
    "PKAEIP29T",
    "ATTILA_L4PER_TA_FPKA",
    "MMC_SD3",
    "ATTILA_L4PER_TA_HSMMC3",
    "ATTILA_L4PER_TA_MGATE",
    "HDQW",
    "ATTILA_L4PER_TA_HDQ1W",
    "MMCHS2",
    "ATTILA_L4PER_TA_HSMMC2",
    "MMCHS6",
    "ATTILA_L4PER_TA_HSMMC6",
    "MCSPI3",
    "ATTILA_L4PER_TA_MCSPI3",
    "MCSPI4",
    "ATTILA_L4PER_TA_MCSPI4",
    "MMC_SD4",
    "ATTILA_L4PER_TA_HSMMC4",
    "MMC_SD5",
    "ATTILA_L4PER_TA_HSMMC5",
    "MSHSI2COCP4",
    "ATTILA_L4PER_TA_I2C4",
    "MCASP2",
    "ATTILA_L4PER_TA_MCASP2_CFG",
    "ATTILA_L4PER_TA_MCASP2_DMA",
    "MCASP3",
    "ATTILA_L4PER_TA_MCASP3_CFG",
    "ATTILA_L4PER_TA_MCASP3_DMA",
    "ATTILA_L4PER_TA_ADC",
    "ATTILA_L4PER_TA_HECC1",
    "ATTILA_L4PER_TA_HECC2",
    "ABESS_L4_LA",
    "ABESS_L4_IA_IP0",
    "ABESS_L4_IA_IP1",
    "ABESS_L4_IA_IP2",
    "ABESS_L4_IA_IP3",
    "ABESS_L4_AP",
    "ABESS_L4_TA_GPTIMER5",
    "ABESS_L4_TA_GPTIMER6",
    "ABESS_L4_TA_GPTIMER7",
    "ABESS_L4_TA_GPTIMER8",
    "ABESS_L4_TA_MCASP1_CFG",
    "ABESS_L4_TA_MCASP1_DMA",
    "ABESS_L4_TA_MCBSPLP1",
    "ABESS_L4_TA_MCBSPLP2",
    "ABESS_L4_TA_MCBSPLP3",
    "ABESS_L4_TA_MCPDM",
    "ABESS_L4_TA_SLIMBUS1",
    "ABESS_L4_TA_WDT3",
    "ABESS_L4_TA_DMIC",
    "ABESS_L4_TA_AESS_TARG",
    "MCBSPLP1",
    "MCBSPLP2",
    "MCBSPLP3",
    "MCASP_CFG",
    "MCASP_DMA",
    "SLIMBUS1",
    "DMIC",
    "WATCHDOGOCP2",
    "MCPDM",
    "DMTIMER5",
    "DMTIMER6",
    "DMTIMER7",
    "DMTIMER8",
    "AESS",
    "ATTILA_L4CFG_AP",
    "ATTILA_L4CFG_LA",
    "ATTILA_L4CFG_IA_IP0",
    "ATTILA_CONTROL_CORE",
    "ATTILA_L4CFG_TA_ATTILA_CORE_CTRL",
    "OCP_SOCKET_CM1",
    "CKGEN_CM1",
    "MPU_CM1",
    "TESLA_CM1",
    "ABE_CM1",
    "RESTORE_CM1",
    "INSTR_CM1",
    "ATTILA_L4CFG_TA_CM1",
    "OCP_SOCKET_CM2",
    "CKGEN_CM2",
    "ALWAYS_ON_CM2",
    "CORE_CM2",
    "IVAHD_CM2",
    "CAM_CM2",
    "DSS_CM2",
    "GFX_CM2",
    "L3INIT_CM2",
    "L4PER_CM2",
    "CEFUSE_CM2",
    "RESTORE_CM2",
    "INSTR_CM2",
    "ATTILA_L4CFG_TA_CM2",
    "SYSTEM_DMA",
    "ATTILA_L4CFG_TA_SDMA",
    "SYSTEM_32",
    "DTE_CHANNELS",
    "HSI_32",
    "ATTILA_L4CFG_TA_HSI",
    "ATTILA_L4CFG_TA_SAR_ROM",
    "USBTLLHS_CONFIG",
    "USBTLLHS_ULPI",
    "ATTILA_L4CFG_TA_USBTLL",
    "UHH_CONFIG",
    "OHCI",
    "EHCI",
    "ATTILA_L4CFG_TA_USBHOSTHS",
    "TESLASS_MMU",
    "ATTILA_L4CFG_TA_TESLA",
    "UNIPRO_REG",
    "TX_PHY",
    "RX_PHY",
    "UNIPRO_RMM",
    "ATTILA_L4CFG_TA_UNIPRO1",
    "ATTILA_L4CFG_TA_TPPSS_CFG",
    "USBFSHOST",
    "ATTILA_L4CFG_TA_USBFS",
    "USB_OTGHS",
    "ATTILA_L4CFG_TA_USBOTGHS",
    "USBPHY",
    "ATTILA_L4CFG_TA_USBPHY",
    "ICR_MPU_PORTA",
    "ATTILA_L4CFG_TA_MODEMICRA",
    "D2D_INTERRUPT_INTH",
    "ATTILA_L4CFG_TA_MODEMINTC",
    "ICR_MPU_PORTB",
    "ATTILA_L4CFG_TA_MODEMICRB",
    "SMARTREFLEX_MPU",
    "ATTILA_L4CFG_TA_SR1",
    "SMARTREFLEX_IVA",
    "ATTILA_L4CFG_TA_SR2",
    "SMARTREFLEX_CORE",
    "ATTILA_L4CFG_TA_SR3",
    "CPFROM",
    "ATTILA_L4CFG_TA_CUSTEFUSECTRL",
    "EMAC_RMII",
    "ATTILA_L4CFG_TA_EMAC",
    "DEI_SS",
    "ATTILA_L4CFG_TA_DEISS",
    "SATA",
    "ATTILA_L4CFG_TA_SATA",
    "MLB",
    "ATTILA_L4CFG_TA_MAILBOX",
    "SPINLOCK",
    "ATTILA_L4CFG_TA_SPINLOCK",
    "DEVICE_CORE_CONTROL_MODULE",
    "ATTILA_L4CFG_TA_DEVICE_CORE_CTRL",
    "OCP_WP_CORE",
    "ATTILA_L4CFG_TA_OCPWPSHARED",
    "ATTILA_L4CFG_TA_IEEE1500OCP",
    "FDIF",
    "ATTILA_L4CFG_TA_FACEDETECT",
    "SECURITYCORE_OCP_FW_SAD2D_ATTILA",
    "ATTILA_L4CFG_TA_SAD2DFW",
    "SECURITYCORE_C2C_TARG",
    "ATTILA_L4CFG_TA_MODEMFW",
    "ATTILA_L4CFG_TA_EXPTFW",
    "SECURITYCORE_OCP_FW_EMIF_ATTILA",
    "ATTILA_L4CFG_TA_EMIFFW",
    "SECURITYCORE_GPMC",
    "ATTILA_L4CFG_TA_GPMCFW",
    "SECURITYCORE_OCMRAM",
    "ATTILA_L4CFG_TA_OCMCRAMFW",
    "SECURITYCORE_SGX",
    "ATTILA_L4CFG_TA_SGXFW",
    "SECURITYCORE_ISS",
    "ATTILA_L4CFG_TA_ISSFW",
    "SECURITYCORE_DUCATI",
    "ATTILA_L4CFG_TA_DUCATIFW",
    "SECURITYCORE_DSS",
    "ATTILA_L4CFG_TA_DSSFW",
    "SECURITYCORE_SL2",
    "ATTILA_L4CFG_TA_SL2FW",
    "SECURITYCORE_IVAHD",
    "ATTILA_L4CFG_TA_IVAHDFW",
    "SECURITYCORE_EMUSS",
    "ATTILA_L4CFG_TA_EMUSSFW",
    "SECURITYCORE_ABE",
    "ATTILA_L4CFG_TA_ABEFW",
    "SECURITYCORE_CRYPTO",
    "ATTILA_L4CFG_TA_CRYPTOFW",
    "ATTILA_L4WKUP_AP",
    "ATTILA_L4WKUP_LA",
    "ATTILA_L4WKUP_IA_IP0",
    "SYNCTIMER32K",
    "ATTILA_L4WKUP_TA_SYNCTIMER32K",
    "OCP_SOCKET_PRM",
    "CKGEN_PRM",
    "MPU_PRM",
    "TESLA_PRM",
    "ABE_PRM",
    "ALWAYS_ON_PRM",
    "CORE_PRM",
    "IVAHD_PRM",
    "CAM_PRM",
    "DSS_PRM",
    "GFX_PRM",
    "L3INIT_PRM",
    "L4PER_PRM",
    "CEFUSE_PRM",
    "WKUP_PRM",
    "WKUP_CM",
    "EMU_PRM",
    "EMU_CM",
    "DEVICE_PRM",
    "INSTR_PRM",
    "ATTILA_L4WKUP_TA_PRM",
    "SCRM",
    "ATTILA_L4WKUP_TA_SCRM",
    "ATTILA_CONTROL_WKUP",
    "ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL",
    "GPIO1",
    "ATTILA_L4WKUP_TA_GPIO1",
    "WATCHDOGOCP2_2",
    "ATTILA_L4WKUP_TA_WDT2",
    "DMTIMER_DMC1MS1",
    "ATTILA_L4WKUP_TA_DM_TIMER1MS_1",
    "ATTILA_L4WKUP_TA_RTC",
    "KBDOCP",
    "ATTILA_L4WKUP_TA_KBDOCP",
    "DEVICE_WKUP_CONTROL_MODULE",
    "ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL",
    "DMTIMER12",
    "ATTILA_L4WKUP_TA_DM_TIMER_12",
    "WATCHDOGOCP2_1",
    "ATTILA_L4WKUP_TA_WDT1",
    "USIMOCP",
    "ATTILA_L4WKUP_TA_USIMOCP",
    "ATTILA_L4WKUP_TA_SAR_RAM",
    "ATTILA_L4CFG_TA_L4WKUP",
    "SHAEIP75T1",
    "AESOCP2_1",
    "AESOCP2_2",
    "EMIF4D1",
    "EMIF4D2",
    "DMM__DMM",
    "GPMC",
    "CSETM",
    "ICECR_CS",
    "I_DRM",
    "I_MIPI_STM",
    "I_CSETB",
    "I_CSTPIU",
    "I_CSTF1",
    "I_CSTF2",
    "RT0",
    "ISS_REGS",
    "TCTRL",
    "CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1",
    "CAMERARX_CORE1",
    "CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2",
    "CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1",
    "CAMERARX_CORE2",
    "CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2",
    "CBUFF",
    "CCP2_RECEIVER",
    "BTE",
    "I_ISP5_SYS1",
    "I_ISP5_SYS2",
    "I_RESIZER",
    "I_IPIPE",
    "I_ISIF",
    "I_IPIPEIF",
    "I_H3A",
    "SIMCOP_REGS",
    "LDC",
    "IMX_A",
    "IMX_B",
    "SIMCOP_DMA",
    "VLCD",
    "ROT",
    "NSF2",
    "DCT",
    "SGX540",
    "DSS_SS_FROM_L3__DSS_FAMILY",
    "DSS_SS_FROM_L3__DISPC",
    "DSS_SS_FROM_L3__RFBI",
    "DSS_SS_FROM_L3__VENC",
    "DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1",
    "DSS_SS_FROM_L3__DSI_PHY1",
    "DSS_SS_FROM_L3__PLLCTRL1",
    "DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2",
    "DSS_SS_FROM_L3__DSI_PHY2",
    "DSS_SS_FROM_L3__PLLCTRL2",
    "DSS_SS_FROM_L3__HDMI__HDMI_WP",
    "DSS_SS_FROM_L3__HDMI__PLLCTRL",
    "DSS_SS_FROM_L3__HDMI__HDMI_PHY",
    "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM",
    "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT",
    "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO",
    "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC",
    "DSS_SS_FROM_L3__DESHDCP",
    "ICONT1_DMEM",
    "ICONT1_IMEM",
    "ICONT2_DMEM",
    "ICONT2_IMEM",
    "ECD3_MEM",
    "CALC3_MEM",
    "MC3_MEM",
    "IPE3_MEM",
    "ICECRUSHER1_CFG__IC968",
    "ICECRUSHER2_CFG__IC968",
    "CONF",
    "VDMA_CFG",
    "ILF3_CFG",
    "IME3_CFG",
    "CALC3_CFG__MMR",
    "CALC3_CFG__BFSW",
    "CALC3_CFG__LSE",
    "CALC3_CFG__IPGW",
    "IPE3_CFG__MMR",
    "IPE3_CFG__BFSW",
    "IPE3_CFG__LSE",
    "IPE3_CFG__IPGW",
    "MC3_CFG__MMR",
    "MC3_CFG__BFSW",
    "MC3_CFG__LSE",
    "MC3_CFG__IPGW",
    "ECD3_CFG__MMR",
    "ECD3_CFG__BFSW",
    "ECD3_CFG__LSE",
    "ECD3_CFG__IPGW",
    "SYSCTRL",
    "MAILBOX",
    "ICONT1_SB__SYNCBOX",
    "ICONT2_SB__SYNCBOX",
    "ILF3_SB__SYNCBOX",
    "IME3_SB__SYNCBOX",
    "CALC3_SB__SYNCBOX",
    "IPE3_SB__SYNCBOX",
    "MC3_SB__SYNCBOX",
    "ECD3_SB__SYNCBOX",
    "ICONT1_MMR__CFG",
    "ICONT1_MMR__IRQ",
    "ICONT1_MMR__DM",
    "ICONT1_MMR__SBH",
    "ICONT2_MMR__CFG",
    "ICONT2_MMR__IRQ",
    "ICONT2_MMR__DM",
    "ICONT2_MMR__SBH",
    "FEATHER_ADAPT_DIGRF",
    "FEATHER_ADAPT_L1TIMER",
    "FEATHER_OCP_SOCKET_PRCM",
    "FEATHER_DEVICE_PRM",
    "FEATHER_PD_CORE",
    "FEATHER_PD_ALWAYS_ACTIVE",
    "FEATHER_PD_L2",
    "FEATHER_PD_HAMSA",
    "FEATHER_SMARTREFLEX_C1",
    "FEATHER_USB_OTGFS",
    "FEATHER_USIMOCP",
    "FEATHER_MSHSI2COCP",
    "FEATHER_SYSTEM_32",
    "FEATHER_DTE_CHANNELS",
    "FEATHER_HSI_32"
        /* tag_HC_ADD_begin - Hard coded addition section begin */
        , "XHPI2",
    "MONICA_L4CFG_TA_XHPI",
    "CCP2TX_CORE",
    "MONICA_L4CFG_TA_CCP2TX"
        /* tag_HC_ADD_end - Hard coded addition section end */
};

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instances
 *
 * @BRIEF        Component-instances array.
 *
 * @DESCRIPTION  Array of structures of all component instance information - 
 *               virtual & physical addresses, size and name.
 *               The virtual address is a pointer initialized as corresponding
 *               member in CRED_instVirtAddr array. This mechanism makes sure
 *               the addresses are synchronized between the two arrays and stored
 *               in one place only.
 *
    *//*------------------------------------------------------------------------ */
const CRED_instances_t CRED_instances[CRED_NUM_INSTANCES] = {
    {&CRED_instVirtAddr[0], 0x80000000, 4, "TEST_BENCH"},
    {&CRED_instVirtAddr[1], 0xE000E000, 4096, "CM3_NVIC_CPU1"},
    {&CRED_instVirtAddr[2], 0xE0042000, 4096, "ICECRUSCHER_CPU1"},
    {&CRED_instVirtAddr[3], 0xE00FE000, 12, "RW_TABLE_CPU1"},
    {&CRED_instVirtAddr[4], 0xE00FF000, 4096, "DEBUG_ROM_CPU1"},
    {&CRED_instVirtAddr[5], 0x40000000, 36, "UNICACHE_CFG"},
    {&CRED_instVirtAddr[6], 0x40000400, 416, "UNICACHE_CTM"},
    {&CRED_instVirtAddr[7], 0x40000800, 1212, "UNICACHE_MMU"},
    {&CRED_instVirtAddr[8], 0x40001000, 24, "WUGEN_LOCAL_PRCM"},
    {&CRED_instVirtAddr[9], 0x40002000, 140, "L2_MMU"},
    {&CRED_instVirtAddr[10], 0x44000000, 16779668,
     "L3_NOC_ATTILA_CONFIG_REGISTERS"},
    {&CRED_instVirtAddr[11], 0x48000000, 1576, "ATTILA_L4PER_AP"},
    {&CRED_instVirtAddr[12], 0x48000800, 312, "ATTILA_L4PER_LA"},
    {&CRED_instVirtAddr[13], 0x48001000, 104, "ATTILA_L4PER_IA_IP0"},
    {&CRED_instVirtAddr[14], 0x48001400, 104, "ATTILA_L4PER_IA_IP1"},
    {&CRED_instVirtAddr[15], 0x48001800, 104, "ATTILA_L4PER_IA_IP2"},
    {&CRED_instVirtAddr[16], 0x48001C00, 104, "ATTILA_L4PER_IA_IP3"},
    {&CRED_instVirtAddr[17], 0x48020000, 132, "UART3"},
    {&CRED_instVirtAddr[18], 0x48021000, 48, "ATTILA_L4PER_TA_UART3"},
    {&CRED_instVirtAddr[19], 0x48032000, 92, "DMTIMER_DMC1MS2"},
    {&CRED_instVirtAddr[20], 0x48033000, 48, "ATTILA_L4PER_TA_GPT2"},
    {&CRED_instVirtAddr[21], 0x48034000, 92, "DMTIMER3"},
    {&CRED_instVirtAddr[22], 0x48035000, 48, "ATTILA_L4PER_TA_GPT3"},
    {&CRED_instVirtAddr[23], 0x48036000, 92, "DMTIMER4"},
    {&CRED_instVirtAddr[24], 0x48037000, 48, "ATTILA_L4PER_TA_GPT4"},
    {&CRED_instVirtAddr[25], 0x4803E000, 92, "DMTIMER9"},
    {&CRED_instVirtAddr[26], 0x4803F000, 48, "ATTILA_L4PER_TA_GPT9"},
    {&CRED_instVirtAddr[27], 0x48040000, 96, "DSS_SS_FROM_L4_PER__DSS_FAMILY"},
    {&CRED_instVirtAddr[28], 0x48041000, 2068, "DSS_SS_FROM_L4_PER__DISPC"},
    {&CRED_instVirtAddr[29], 0x48042000, 152, "DSS_SS_FROM_L4_PER__RFBI"},
    {&CRED_instVirtAddr[30], 0x48043000, 204, "DSS_SS_FROM_L4_PER__VENC"},
    {&CRED_instVirtAddr[31], 0x48044000, 384,
     "DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1"},
    {&CRED_instVirtAddr[32], 0x48044200, 64, "DSS_SS_FROM_L4_PER__DSI_PHY1"},
    {&CRED_instVirtAddr[33], 0x48044300, 36, "DSS_SS_FROM_L4_PER__PLLCTRL1"},
    {&CRED_instVirtAddr[34], 0x48045000, 384,
     "DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2"},
    {&CRED_instVirtAddr[35], 0x48045200, 64, "DSS_SS_FROM_L4_PER__DSI_PHY2"},
    {&CRED_instVirtAddr[36], 0x48045300, 36, "DSS_SS_FROM_L4_PER__PLLCTRL2"},
    {&CRED_instVirtAddr[37], 0x48046000, 152,
     "DSS_SS_FROM_L4_PER__HDMI__HDMI_WP"},
    {&CRED_instVirtAddr[38], 0x48046200, 36,
     "DSS_SS_FROM_L4_PER__HDMI__PLLCTRL"},
    {&CRED_instVirtAddr[39], 0x48046300, 64,
     "DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY"},
    {&CRED_instVirtAddr[40], 0x48046400, 1024,
     "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM"},
    {&CRED_instVirtAddr[41], 0x48046800, 124,
     "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT"},
    {&CRED_instVirtAddr[42], 0x48046900, 1024,
     "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO"},
    {&CRED_instVirtAddr[43], 0x48046D00, 256,
     "DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC"},
    {&CRED_instVirtAddr[44], 0x48047000, 384, "DSS_SS_FROM_L4_PER__DESHDCP"},
    {&CRED_instVirtAddr[45], 0x48050000, 48, "ATTILA_L4PER_TA_DSS"},
    {&CRED_instVirtAddr[46], 0x48055000, 408, "GPIO2"},
    {&CRED_instVirtAddr[47], 0x48056000, 48, "ATTILA_L4PER_TA_GPIO2"},
    {&CRED_instVirtAddr[48], 0x48057000, 408, "GPIO3"},
    {&CRED_instVirtAddr[49], 0x48058000, 48, "ATTILA_L4PER_TA_GPIO3"},
    {&CRED_instVirtAddr[50], 0x48059000, 408, "GPIO4"},
    {&CRED_instVirtAddr[51], 0x4805A000, 48, "ATTILA_L4PER_TA_GPIO4"},
    {&CRED_instVirtAddr[52], 0x4805B000, 408, "GPIO5"},
    {&CRED_instVirtAddr[53], 0x4805C000, 48, "ATTILA_L4PER_TA_GPIO5"},
    {&CRED_instVirtAddr[54], 0x4805D000, 408, "GPIO6"},
    {&CRED_instVirtAddr[55], 0x4805E000, 48, "ATTILA_L4PER_TA_GPIO6"},
    {&CRED_instVirtAddr[56], 0x48060000, 214, "MSHSI2COCP3"},
    {&CRED_instVirtAddr[57], 0x48061000, 48, "ATTILA_L4PER_TA_I2C3"},
    {&CRED_instVirtAddr[58], 0x4806A000, 132, "UART1"},
    {&CRED_instVirtAddr[59], 0x4806B000, 48, "ATTILA_L4PER_TA_UART1"},
    {&CRED_instVirtAddr[60], 0x4806C000, 132, "UART2"},
    {&CRED_instVirtAddr[61], 0x4806D000, 48, "ATTILA_L4PER_TA_UART2"},
    {&CRED_instVirtAddr[62], 0x4806E000, 132, "UART4"},
    {&CRED_instVirtAddr[63], 0x4806F000, 48, "ATTILA_L4PER_TA_UART4"},
    {&CRED_instVirtAddr[64], 0x48070000, 214, "MSHSI2COCP1"},
    {&CRED_instVirtAddr[65], 0x48071000, 48, "ATTILA_L4PER_TA_I2C1"},
    {&CRED_instVirtAddr[66], 0x48072000, 214, "MSHSI2COCP2"},
    {&CRED_instVirtAddr[67], 0x48073000, 48, "ATTILA_L4PER_TA_I2C2"},
    {&CRED_instVirtAddr[68], 0x48076000, 768, "SLIMBUS2"},
    {&CRED_instVirtAddr[69], 0x48077000, 48, "ATTILA_L4PER_TA_SLIMBUS2"},
    {&CRED_instVirtAddr[70], 0x48078000, 4096, "ELM"},
    {&CRED_instVirtAddr[71], 0x48079000, 48, "ATTILA_L4PER_TA_ELM"},
    {&CRED_instVirtAddr[72], 0x48086000, 92, "DMTIMER_DMC1MS10"},
    {&CRED_instVirtAddr[73], 0x48087000, 48, "ATTILA_L4PER_TA_GPT10"},
    {&CRED_instVirtAddr[74], 0x48088000, 92, "DMTIMER11"},
    {&CRED_instVirtAddr[75], 0x48089000, 48, "ATTILA_L4PER_TA_GPT11"},
    {&CRED_instVirtAddr[76], 0x48090000, 8188, "RNGEIP75T"},
    {&CRED_instVirtAddr[77], 0x48092000, 48, "ATTILA_L4PER_TA_RNG"},
    {&CRED_instVirtAddr[78], 0x48096000, 4, "MCBSPLP4"},
    {&CRED_instVirtAddr[79], 0x48097000, 48, "ATTILA_L4PER_TA_MCBSP4"},
    {&CRED_instVirtAddr[80], 0x48098000, 420, "MCSPI1"},
    {&CRED_instVirtAddr[81], 0x48099000, 48, "ATTILA_L4PER_TA_MCSPI1"},
    {&CRED_instVirtAddr[82], 0x4809A000, 420, "MCSPI2"},
    {&CRED_instVirtAddr[83], 0x4809B000, 48, "ATTILA_L4PER_TA_MCSPI2"},
    {&CRED_instVirtAddr[84], 0x4809C000, 768, "MMCHS1"},
    {&CRED_instVirtAddr[85], 0x4809D000, 48, "ATTILA_L4PER_TA_HSMMC1"},
    {&CRED_instVirtAddr[86], 0x4809E000, 4, "MS_PRO_HG"},
    {&CRED_instVirtAddr[87], 0x4809F000, 48, "ATTILA_L4PER_TA_MSPROHG"},
    {&CRED_instVirtAddr[88], 0x480A2000, 896, "CRYPTO_DMA"},
    {&CRED_instVirtAddr[89], 0x480A3000, 48, "ATTILA_L4PER_TA_CRYPTODMA"},
    {&CRED_instVirtAddr[90], 0x480A4000, 4164, "DESEIP16T"},
    {&CRED_instVirtAddr[91], 0x480A6000, 48, "ATTILA_L4PER_TA_DES3DES1"},
    {&CRED_instVirtAddr[92], 0x480A8000, 12288, "PKAEIP29T"},
    {&CRED_instVirtAddr[93], 0x480AC000, 48, "ATTILA_L4PER_TA_FPKA"},
    {&CRED_instVirtAddr[94], 0x480AD000, 768, "MMC_SD3"},
    {&CRED_instVirtAddr[95], 0x480AE000, 48, "ATTILA_L4PER_TA_HSMMC3"},
    {&CRED_instVirtAddr[96], 0x480B1000, 48, "ATTILA_L4PER_TA_MGATE"},
    {&CRED_instVirtAddr[97], 0x480B2000, 28, "HDQW"},
    {&CRED_instVirtAddr[98], 0x480B3000, 48, "ATTILA_L4PER_TA_HDQ1W"},
    {&CRED_instVirtAddr[99], 0x480B4000, 768, "MMCHS2"},
    {&CRED_instVirtAddr[100], 0x480B5000, 48, "ATTILA_L4PER_TA_HSMMC2"},
    {&CRED_instVirtAddr[101], 0x480B6000, 768, "MMCHS6"},
    {&CRED_instVirtAddr[102], 0x480B7000, 48, "ATTILA_L4PER_TA_HSMMC6"},
    {&CRED_instVirtAddr[103], 0x480B8000, 420, "MCSPI3"},
    {&CRED_instVirtAddr[104], 0x480B9000, 48, "ATTILA_L4PER_TA_MCSPI3"},
    {&CRED_instVirtAddr[105], 0x480BA000, 420, "MCSPI4"},
    {&CRED_instVirtAddr[106], 0x480BB000, 48, "ATTILA_L4PER_TA_MCSPI4"},
    {&CRED_instVirtAddr[107], 0x480D1000, 768, "MMC_SD4"},
    {&CRED_instVirtAddr[108], 0x480D2000, 48, "ATTILA_L4PER_TA_HSMMC4"},
    {&CRED_instVirtAddr[109], 0x480D5000, 768, "MMC_SD5"},
    {&CRED_instVirtAddr[110], 0x480D6000, 48, "ATTILA_L4PER_TA_HSMMC5"},
    {&CRED_instVirtAddr[111], 0x48350000, 214, "MSHSI2COCP4"},
    {&CRED_instVirtAddr[112], 0x48351000, 48, "ATTILA_L4PER_TA_I2C4"},
    {&CRED_instVirtAddr[113], 0x48354000, 704, "MCASP2"},
    {&CRED_instVirtAddr[114], 0x48356000, 48, "ATTILA_L4PER_TA_MCASP2_CFG"},
    {&CRED_instVirtAddr[115], 0x48358000, 48, "ATTILA_L4PER_TA_MCASP2_DMA"},
    {&CRED_instVirtAddr[116], 0x4835A000, 704, "MCASP3"},
    {&CRED_instVirtAddr[117], 0x4835C000, 48, "ATTILA_L4PER_TA_MCASP3_CFG"},
    {&CRED_instVirtAddr[118], 0x4835E000, 48, "ATTILA_L4PER_TA_MCASP3_DMA"},
    {&CRED_instVirtAddr[119], 0x48361000, 48, "ATTILA_L4PER_TA_ADC"},
    {&CRED_instVirtAddr[120], 0x48363000, 48, "ATTILA_L4PER_TA_HECC1"},
    {&CRED_instVirtAddr[121], 0x48365000, 48, "ATTILA_L4PER_TA_HECC2"},
    {&CRED_instVirtAddr[122], 0x49000000, 40, "ABESS_L4_LA"},
    {&CRED_instVirtAddr[123], 0x49000400, 48, "ABESS_L4_IA_IP0"},
    {&CRED_instVirtAddr[124], 0x49000800, 48, "ABESS_L4_IA_IP1"},
    {&CRED_instVirtAddr[125], 0x49000C00, 48, "ABESS_L4_IA_IP2"},
    {&CRED_instVirtAddr[126], 0x49001000, 48, "ABESS_L4_IA_IP3"},
    {&CRED_instVirtAddr[127], 0x49001800, 1040, "ABESS_L4_AP"},
    {&CRED_instVirtAddr[128], 0x49002000, 48, "ABESS_L4_TA_GPTIMER5"},
    {&CRED_instVirtAddr[129], 0x49002400, 48, "ABESS_L4_TA_GPTIMER6"},
    {&CRED_instVirtAddr[130], 0x49002800, 48, "ABESS_L4_TA_GPTIMER7"},
    {&CRED_instVirtAddr[131], 0x49002C00, 48, "ABESS_L4_TA_GPTIMER8"},
    {&CRED_instVirtAddr[132], 0x49003000, 48, "ABESS_L4_TA_MCASP1_CFG"},
    {&CRED_instVirtAddr[133], 0x49003400, 48, "ABESS_L4_TA_MCASP1_DMA"},
    {&CRED_instVirtAddr[134], 0x49003800, 48, "ABESS_L4_TA_MCBSPLP1"},
    {&CRED_instVirtAddr[135], 0x49003C00, 48, "ABESS_L4_TA_MCBSPLP2"},
    {&CRED_instVirtAddr[136], 0x49004000, 48, "ABESS_L4_TA_MCBSPLP3"},
    {&CRED_instVirtAddr[137], 0x49004400, 48, "ABESS_L4_TA_MCPDM"},
    {&CRED_instVirtAddr[138], 0x49004800, 48, "ABESS_L4_TA_SLIMBUS1"},
    {&CRED_instVirtAddr[139], 0x49004C00, 48, "ABESS_L4_TA_WDT3"},
    {&CRED_instVirtAddr[140], 0x49005000, 48, "ABESS_L4_TA_DMIC"},
    {&CRED_instVirtAddr[141], 0x49005400, 48, "ABESS_L4_TA_AESS_TARG"},
    {&CRED_instVirtAddr[142], 0x49022000, 196, "MCBSPLP1"},
    {&CRED_instVirtAddr[143], 0x49024000, 196, "MCBSPLP2"},
    {&CRED_instVirtAddr[144], 0x49026000, 196, "MCBSPLP3"},
    {&CRED_instVirtAddr[145], 0x49028000, 704, "MCASP_CFG"},
    {&CRED_instVirtAddr[146], 0x4902A000, 704, "MCASP_DMA"},
    {&CRED_instVirtAddr[147], 0x4902C000, 1024, "SLIMBUS1"},
    {&CRED_instVirtAddr[148], 0x4902E000, 104, "DMIC"},
    {&CRED_instVirtAddr[149], 0x49030000, 104, "WATCHDOGOCP2"},
    {&CRED_instVirtAddr[150], 0x49032000, 120, "MCPDM"},
    {&CRED_instVirtAddr[151], 0x49038000, 92, "DMTIMER5"},
    {&CRED_instVirtAddr[152], 0x4903A000, 92, "DMTIMER6"},
    {&CRED_instVirtAddr[153], 0x4903C000, 92, "DMTIMER7"},
    {&CRED_instVirtAddr[154], 0x4903E000, 92, "DMTIMER8"},
    {&CRED_instVirtAddr[155], 0x490F1000, 608, "AESS"},
    {&CRED_instVirtAddr[156], 0x4A000000, 1600, "ATTILA_L4CFG_AP"},
    {&CRED_instVirtAddr[157], 0x4A000800, 40, "ATTILA_L4CFG_LA"},
    {&CRED_instVirtAddr[158], 0x4A001000, 104, "ATTILA_L4CFG_IA_IP0"},
    {&CRED_instVirtAddr[159], 0x4A002000, 1280, "ATTILA_CONTROL_CORE"},
    {&CRED_instVirtAddr[160], 0x4A003000, 48,
     "ATTILA_L4CFG_TA_ATTILA_CORE_CTRL"},
    {&CRED_instVirtAddr[161], 0x4A004000, 244, "OCP_SOCKET_CM1"},
    {&CRED_instVirtAddr[162], 0x4A004100, 388, "CKGEN_CM1"},
    {&CRED_instVirtAddr[163], 0x4A004300, 36, "MPU_CM1"},
    {&CRED_instVirtAddr[164], 0x4A004400, 36, "TESLA_CM1"},
    {&CRED_instVirtAddr[165], 0x4A004500, 140, "ABE_CM1"},
    {&CRED_instVirtAddr[166], 0x4A004E00, 64, "RESTORE_CM1"},
    {&CRED_instVirtAddr[167], 0x4A004F00, 52, "INSTR_CM1"},
    {&CRED_instVirtAddr[168], 0x4A005000, 48, "ATTILA_L4CFG_TA_CM1"},
    {&CRED_instVirtAddr[169], 0x4A008000, 244, "OCP_SOCKET_CM2"},
    {&CRED_instVirtAddr[170], 0x4A008100, 240, "CKGEN_CM2"},
    {&CRED_instVirtAddr[171], 0x4A008600, 60, "ALWAYS_ON_CM2"},
    {&CRED_instVirtAddr[172], 0x4A008700, 1860, "CORE_CM2"},
    {&CRED_instVirtAddr[173], 0x4A008F00, 44, "IVAHD_CM2"},
    {&CRED_instVirtAddr[174], 0x4A009000, 44, "CAM_CM2"},
    {&CRED_instVirtAddr[175], 0x4A009100, 44, "DSS_CM2"},
    {&CRED_instVirtAddr[176], 0x4A009200, 36, "GFX_CM2"},
    {&CRED_instVirtAddr[177], 0x4A009300, 228, "L3INIT_CM2"},
    {&CRED_instVirtAddr[178], 0x4A009400, 476, "L4PER_CM2"},
    {&CRED_instVirtAddr[179], 0x4A009600, 36, "CEFUSE_CM2"},
    {&CRED_instVirtAddr[180], 0x4A009E00, 72, "RESTORE_CM2"},
    {&CRED_instVirtAddr[181], 0x4A009F00, 52, "INSTR_CM2"},
    {&CRED_instVirtAddr[182], 0x4A00A000, 48, "ATTILA_L4CFG_TA_CM2"},
    {&CRED_instVirtAddr[183], 0x4A056000, 3200, "SYSTEM_DMA"},
    {&CRED_instVirtAddr[184], 0x4A057000, 48, "ATTILA_L4CFG_TA_SDMA"},
    {&CRED_instVirtAddr[185], 0x4A058000, 4612, "SYSTEM_32"},
    {&CRED_instVirtAddr[186], 0x4A059800, 1024, "DTE_CHANNELS"},
    {&CRED_instVirtAddr[187], 0x4A05A000, 6480, "HSI_32"},
    {&CRED_instVirtAddr[188], 0x4A05C000, 48, "ATTILA_L4CFG_TA_HSI"},
    {&CRED_instVirtAddr[189], 0x4A060000, 48, "ATTILA_L4CFG_TA_SAR_ROM"},
    {&CRED_instVirtAddr[190], 0x4A062000, 1052, "USBTLLHS_CONFIG"},
    {&CRED_instVirtAddr[191], 0x4A062800, 768, "USBTLLHS_ULPI"},
    {&CRED_instVirtAddr[192], 0x4A063000, 48, "ATTILA_L4CFG_TA_USBTLL"},
    {&CRED_instVirtAddr[193], 0x4A064000, 1792, "UHH_CONFIG"},
    {&CRED_instVirtAddr[194], 0x4A064800, 96, "OHCI"},
    {&CRED_instVirtAddr[195], 0x4A064C00, 180, "EHCI"},
    {&CRED_instVirtAddr[196], 0x4A065000, 48, "ATTILA_L4CFG_TA_USBHOSTHS"},
    {&CRED_instVirtAddr[197], 0x4A066000, 140, "TESLASS_MMU"},
    {&CRED_instVirtAddr[198], 0x4A067000, 48, "ATTILA_L4CFG_TA_TESLA"},
    {&CRED_instVirtAddr[199], 0x4A068000, 176, "UNIPRO_REG"},
    {&CRED_instVirtAddr[200], 0x4A068130, 64, "TX_PHY"},
    {&CRED_instVirtAddr[201], 0x4A068170, 28, "RX_PHY"},
    {&CRED_instVirtAddr[202], 0x4A069000, 8192, "UNIPRO_RMM"},
    {&CRED_instVirtAddr[203], 0x4A06C000, 48, "ATTILA_L4CFG_TA_UNIPRO1"},
    {&CRED_instVirtAddr[204], 0x4A0A0000, 48, "ATTILA_L4CFG_TA_TPPSS_CFG"},
    {&CRED_instVirtAddr[205], 0x4A0A9000, 532, "USBFSHOST"},
    {&CRED_instVirtAddr[206], 0x4A0AA000, 48, "ATTILA_L4CFG_TA_USBFS"},
    {&CRED_instVirtAddr[207], 0x4A0AB000, 4, "USB_OTGHS"},
    {&CRED_instVirtAddr[208], 0x4A0AC000, 48, "ATTILA_L4CFG_TA_USBOTGHS"},
    {&CRED_instVirtAddr[209], 0x4A0AD000, 4, "USBPHY"},
    {&CRED_instVirtAddr[210], 0x4A0AE000, 48, "ATTILA_L4CFG_TA_USBPHY"},
    {&CRED_instVirtAddr[211], 0x4A0B6000, 4, "ICR_MPU_PORTA"},
    {&CRED_instVirtAddr[212], 0x4A0B7000, 48, "ATTILA_L4CFG_TA_MODEMICRA"},
    {&CRED_instVirtAddr[213], 0x4A0C7000, 4, "D2D_INTERRUPT_INTH"},
    {&CRED_instVirtAddr[214], 0x4A0C8000, 48, "ATTILA_L4CFG_TA_MODEMINTC"},
    {&CRED_instVirtAddr[215], 0x4A0CD000, 4, "ICR_MPU_PORTB"},
    {&CRED_instVirtAddr[216], 0x4A0CE000, 48, "ATTILA_L4CFG_TA_MODEMICRB"},
    {&CRED_instVirtAddr[217], 0x4A0D9000, 60, "SMARTREFLEX_MPU"},
    {&CRED_instVirtAddr[218], 0x4A0DA000, 48, "ATTILA_L4CFG_TA_SR1"},
    {&CRED_instVirtAddr[219], 0x4A0DB000, 60, "SMARTREFLEX_IVA"},
    {&CRED_instVirtAddr[220], 0x4A0DC000, 48, "ATTILA_L4CFG_TA_SR2"},
    {&CRED_instVirtAddr[221], 0x4A0DD000, 60, "SMARTREFLEX_CORE"},
    {&CRED_instVirtAddr[222], 0x4A0DE000, 48, "ATTILA_L4CFG_TA_SR3"},
    {&CRED_instVirtAddr[223], 0x4A0E0000, 4, "CPFROM"},
    {&CRED_instVirtAddr[224], 0x4A0E1000, 48, "ATTILA_L4CFG_TA_CUSTEFUSECTRL"},
    {&CRED_instVirtAddr[225], 0x4A0E4000, 4, "EMAC_RMII"},
    {&CRED_instVirtAddr[226], 0x4A0E8000, 48, "ATTILA_L4CFG_TA_EMAC"},
    {&CRED_instVirtAddr[227], 0x4A0EC000, 4, "DEI_SS"},
    {&CRED_instVirtAddr[228], 0x4A0ED000, 48, "ATTILA_L4CFG_TA_DEISS"},
    {&CRED_instVirtAddr[229], 0x4A0EE000, 4, "SATA"},
    {&CRED_instVirtAddr[230], 0x4A0EF000, 48, "ATTILA_L4CFG_TA_SATA"},
    {&CRED_instVirtAddr[231], 0x4A0F4000, 324, "MLB"},
    {&CRED_instVirtAddr[232], 0x4A0F5000, 48, "ATTILA_L4CFG_TA_MAILBOX"},
    {&CRED_instVirtAddr[233], 0x4A0F6000, 2176, "SPINLOCK"},
    {&CRED_instVirtAddr[234], 0x4A0F7000, 48, "ATTILA_L4CFG_TA_SPINLOCK"},
    {&CRED_instVirtAddr[235], 0x4A100000, 4, "DEVICE_CORE_CONTROL_MODULE"},
    {&CRED_instVirtAddr[236], 0x4A101000, 48,
     "ATTILA_L4CFG_TA_DEVICE_CORE_CTRL"},
    {&CRED_instVirtAddr[237], 0x4A102000, 108, "OCP_WP_CORE"},
    {&CRED_instVirtAddr[238], 0x4A103000, 48, "ATTILA_L4CFG_TA_OCPWPSHARED"},
    {&CRED_instVirtAddr[239], 0x4A109000, 48, "ATTILA_L4CFG_TA_IEEE1500OCP"},
    {&CRED_instVirtAddr[240], 0x4A10A000, 912, "FDIF"},
    {&CRED_instVirtAddr[241], 0x4A10B000, 48, "ATTILA_L4CFG_TA_FACEDETECT"},
    {&CRED_instVirtAddr[242], 0x4A204000, 192,
     "SECURITYCORE_OCP_FW_SAD2D_ATTILA"},
    {&CRED_instVirtAddr[243], 0x4A205000, 48, "ATTILA_L4CFG_TA_SAD2DFW"},
    {&CRED_instVirtAddr[244], 0x4A206000, 144, "SECURITYCORE_C2C_TARG"},
    {&CRED_instVirtAddr[245], 0x4A207000, 48, "ATTILA_L4CFG_TA_MODEMFW"},
    {&CRED_instVirtAddr[246], 0x4A20B000, 48, "ATTILA_L4CFG_TA_EXPTFW"},
    {&CRED_instVirtAddr[247], 0x4A20C000, 256,
     "SECURITYCORE_OCP_FW_EMIF_ATTILA"},
    {&CRED_instVirtAddr[248], 0x4A20D000, 48, "ATTILA_L4CFG_TA_EMIFFW"},
    {&CRED_instVirtAddr[249], 0x4A210000, 256, "SECURITYCORE_GPMC"},
    {&CRED_instVirtAddr[250], 0x4A211000, 48, "ATTILA_L4CFG_TA_GPMCFW"},
    {&CRED_instVirtAddr[251], 0x4A212000, 288, "SECURITYCORE_OCMRAM"},
    {&CRED_instVirtAddr[252], 0x4A213000, 48, "ATTILA_L4CFG_TA_OCMCRAMFW"},
    {&CRED_instVirtAddr[253], 0x4A214000, 144, "SECURITYCORE_SGX"},
    {&CRED_instVirtAddr[254], 0x4A215000, 48, "ATTILA_L4CFG_TA_SGXFW"},
    {&CRED_instVirtAddr[255], 0x4A216000, 144, "SECURITYCORE_ISS"},
    {&CRED_instVirtAddr[256], 0x4A217000, 48, "ATTILA_L4CFG_TA_ISSFW"},
    {&CRED_instVirtAddr[257], 0x4A218000, 144, "SECURITYCORE_DUCATI"},
    {&CRED_instVirtAddr[258], 0x4A219000, 48, "ATTILA_L4CFG_TA_DUCATIFW"},
    {&CRED_instVirtAddr[259], 0x4A21C000, 144, "SECURITYCORE_DSS"},
    {&CRED_instVirtAddr[260], 0x4A21D000, 48, "ATTILA_L4CFG_TA_DSSFW"},
    {&CRED_instVirtAddr[261], 0x4A21E000, 144, "SECURITYCORE_SL2"},
    {&CRED_instVirtAddr[262], 0x4A21F000, 48, "ATTILA_L4CFG_TA_SL2FW"},
    {&CRED_instVirtAddr[263], 0x4A220000, 144, "SECURITYCORE_IVAHD"},
    {&CRED_instVirtAddr[264], 0x4A221000, 48, "ATTILA_L4CFG_TA_IVAHDFW"},
    {&CRED_instVirtAddr[265], 0x4A226000, 160, "SECURITYCORE_EMUSS"},
    {&CRED_instVirtAddr[266], 0x4A227000, 48, "ATTILA_L4CFG_TA_EMUSSFW"},
    {&CRED_instVirtAddr[267], 0x4A228000, 144, "SECURITYCORE_ABE"},
    {&CRED_instVirtAddr[268], 0x4A229000, 48, "ATTILA_L4CFG_TA_ABEFW"},
    {&CRED_instVirtAddr[269], 0x4A22A000, 192, "SECURITYCORE_CRYPTO"},
    {&CRED_instVirtAddr[270], 0x4A22B000, 48, "ATTILA_L4CFG_TA_CRYPTOFW"},
    {&CRED_instVirtAddr[271], 0x4A300000, 1040, "ATTILA_L4WKUP_AP"},
    {&CRED_instVirtAddr[272], 0x4A300800, 40, "ATTILA_L4WKUP_LA"},
    {&CRED_instVirtAddr[273], 0x4A301000, 48, "ATTILA_L4WKUP_IA_IP0"},
    {&CRED_instVirtAddr[274], 0x4A304000, 20, "SYNCTIMER32K"},
    {&CRED_instVirtAddr[275], 0x4A305000, 48, "ATTILA_L4WKUP_TA_SYNCTIMER32K"},
    {&CRED_instVirtAddr[276], 0x4A306000, 244, "OCP_SOCKET_PRM"},
    {&CRED_instVirtAddr[277], 0x4A306100, 20, "CKGEN_PRM"},
    {&CRED_instVirtAddr[278], 0x4A306300, 40, "MPU_PRM"},
    {&CRED_instVirtAddr[279], 0x4A306400, 40, "TESLA_PRM"},
    {&CRED_instVirtAddr[280], 0x4A306500, 144, "ABE_PRM"},
    {&CRED_instVirtAddr[281], 0x4A306600, 64, "ALWAYS_ON_PRM"},
    {&CRED_instVirtAddr[282], 0x4A306700, 1864, "CORE_PRM"},
    {&CRED_instVirtAddr[283], 0x4A306F00, 48, "IVAHD_PRM"},
    {&CRED_instVirtAddr[284], 0x4A307000, 48, "CAM_PRM"},
    {&CRED_instVirtAddr[285], 0x4A307100, 48, "DSS_PRM"},
    {&CRED_instVirtAddr[286], 0x4A307200, 40, "GFX_PRM"},
    {&CRED_instVirtAddr[287], 0x4A307300, 232, "L3INIT_PRM"},
    {&CRED_instVirtAddr[288], 0x4A307400, 480, "L4PER_PRM"},
    {&CRED_instVirtAddr[289], 0x4A307600, 40, "CEFUSE_PRM"},
    {&CRED_instVirtAddr[290], 0x4A307700, 136, "WKUP_PRM"},
    {&CRED_instVirtAddr[291], 0x4A307800, 140, "WKUP_CM"},
    {&CRED_instVirtAddr[292], 0x4A307900, 40, "EMU_PRM"},
    {&CRED_instVirtAddr[293], 0x4A307A00, 36, "EMU_CM"},
    {&CRED_instVirtAddr[294], 0x4A307B00, 248, "DEVICE_PRM"},
    {&CRED_instVirtAddr[295], 0x4A307F00, 52, "INSTR_PRM"},
    {&CRED_instVirtAddr[296], 0x4A308000, 48, "ATTILA_L4WKUP_TA_PRM"},
    {&CRED_instVirtAddr[297], 0x4A30A000, 1312, "SCRM"},
    {&CRED_instVirtAddr[298], 0x4A30B000, 48, "ATTILA_L4WKUP_TA_SCRM"},
    {&CRED_instVirtAddr[299], 0x4A30C000, 1248, "ATTILA_CONTROL_WKUP"},
    {&CRED_instVirtAddr[300], 0x4A30D000, 48,
     "ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL"},
    {&CRED_instVirtAddr[301], 0x4A310000, 408, "GPIO1"},
    {&CRED_instVirtAddr[302], 0x4A311000, 48, "ATTILA_L4WKUP_TA_GPIO1"},
    {&CRED_instVirtAddr[303], 0x4A314000, 104, "WATCHDOGOCP2_2"},
    {&CRED_instVirtAddr[304], 0x4A315000, 48, "ATTILA_L4WKUP_TA_WDT2"},
    {&CRED_instVirtAddr[305], 0x4A318000, 92, "DMTIMER_DMC1MS1"},
    {&CRED_instVirtAddr[306], 0x4A319000, 48, "ATTILA_L4WKUP_TA_DM_TIMER1MS_1"},
    {&CRED_instVirtAddr[307], 0x4A31B000, 48, "ATTILA_L4WKUP_TA_RTC"},
    {&CRED_instVirtAddr[308], 0x4A31C000, 76, "KBDOCP"},
    {&CRED_instVirtAddr[309], 0x4A31D000, 48, "ATTILA_L4WKUP_TA_KBDOCP"},
    {&CRED_instVirtAddr[310], 0x4A31E000, 4, "DEVICE_WKUP_CONTROL_MODULE"},
    {&CRED_instVirtAddr[311], 0x4A31F000, 48,
     "ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL"},
    {&CRED_instVirtAddr[312], 0x4A320000, 92, "DMTIMER12"},
    {&CRED_instVirtAddr[313], 0x4A321000, 48, "ATTILA_L4WKUP_TA_DM_TIMER_12"},
    {&CRED_instVirtAddr[314], 0x4A322000, 104, "WATCHDOGOCP2_1"},
    {&CRED_instVirtAddr[315], 0x4A323000, 48, "ATTILA_L4WKUP_TA_WDT1"},
    {&CRED_instVirtAddr[316], 0x4A324000, 116, "USIMOCP"},
    {&CRED_instVirtAddr[317], 0x4A325000, 48, "ATTILA_L4WKUP_TA_USIMOCP"},
    {&CRED_instVirtAddr[318], 0x4A32A000, 48, "ATTILA_L4WKUP_TA_SAR_RAM"},
    {&CRED_instVirtAddr[319], 0x4A340000, 48, "ATTILA_L4CFG_TA_L4WKUP"},
    {&CRED_instVirtAddr[320], 0x4B000000, 1048864, "SHAEIP75T1"},
    {&CRED_instVirtAddr[321], 0x4B400000, 1048724, "AESOCP2_1"},
    {&CRED_instVirtAddr[322], 0x4B600000, 1048724, "AESOCP2_2"},
    {&CRED_instVirtAddr[323], 0x4C000000, 240, "EMIF4D1"},
    {&CRED_instVirtAddr[324], 0x4D000000, 240, "EMIF4D2"},
    {&CRED_instVirtAddr[325], 0x4E000000, 1604, "DMM__DMM"},
    {&CRED_instVirtAddr[326], 0x50000000, 896, "GPMC"},
    {&CRED_instVirtAddr[327], 0x54140000, 4096, "CSETM"},
    {&CRED_instVirtAddr[328], 0x54143000, 4096, "ICECR_CS"},
    {&CRED_instVirtAddr[329], 0x54160000, 1028, "I_DRM"},
    {&CRED_instVirtAddr[330], 0x54161000, 4096, "I_MIPI_STM"},
    {&CRED_instVirtAddr[331], 0x54162000, 4096, "I_CSETB"},
    {&CRED_instVirtAddr[332], 0x54163000, 4096, "I_CSTPIU"},
    {&CRED_instVirtAddr[333], 0x54164000, 4096, "I_CSTF1"},
    {&CRED_instVirtAddr[334], 0x54165000, 4096, "I_CSTF2"},
    {&CRED_instVirtAddr[335], 0x54200000, 120, "RT0"},
    {&CRED_instVirtAddr[336], 0x55040000, 144, "ISS_REGS"},
    {&CRED_instVirtAddr[337], 0x55040400, 60, "TCTRL"},
    {&CRED_instVirtAddr[338], 0x55041000, 368,
     "CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1"},
    {&CRED_instVirtAddr[339], 0x55041170, 28, "CAMERARX_CORE1"},
    {&CRED_instVirtAddr[340], 0x550411C0, 64,
     "CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2"},
    {&CRED_instVirtAddr[341], 0x55041400, 368,
     "CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1"},
    {&CRED_instVirtAddr[342], 0x55041570, 28, "CAMERARX_CORE2"},
    {&CRED_instVirtAddr[343], 0x550415C0, 64,
     "CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2"},
    {&CRED_instVirtAddr[344], 0x55041800, 512, "CBUFF"},
    {&CRED_instVirtAddr[345], 0x55041C00, 496, "CCP2_RECEIVER"},
    {&CRED_instVirtAddr[346], 0x55042000, 320, "BTE"},
    {&CRED_instVirtAddr[347], 0x55050000, 136, "I_ISP5_SYS1"},
    {&CRED_instVirtAddr[348], 0x550500A0, 24, "I_ISP5_SYS2"},
    {&CRED_instVirtAddr[349], 0x55050400, 408, "I_RESIZER"},
    {&CRED_instVirtAddr[350], 0x55050800, 1100, "I_IPIPE"},
    {&CRED_instVirtAddr[351], 0x55051000, 508, "I_ISIF"},
    {&CRED_instVirtAddr[352], 0x55051200, 92, "I_IPIPEIF"},
    {&CRED_instVirtAddr[353], 0x55051400, 128, "I_H3A"},
    {&CRED_instVirtAddr[354], 0x55060000, 192, "SIMCOP_REGS"},
    {&CRED_instVirtAddr[355], 0x55060100, 80, "LDC"},
    {&CRED_instVirtAddr[356], 0x55060180, 14, "IMX_A"},
    {&CRED_instVirtAddr[357], 0x550601C0, 14, "IMX_B"},
    {&CRED_instVirtAddr[358], 0x55060200, 512, "SIMCOP_DMA"},
    {&CRED_instVirtAddr[359], 0x55060600, 104, "VLCD"},
    {&CRED_instVirtAddr[360], 0x55060700, 40, "ROT"},
    {&CRED_instVirtAddr[361], 0x55060780, 106, "NSF2"},
    {&CRED_instVirtAddr[362], 0x55060800, 20, "DCT"},
    {&CRED_instVirtAddr[363], 0x56000000, 65536, "SGX540"},
    {&CRED_instVirtAddr[364], 0x58000000, 96, "DSS_SS_FROM_L3__DSS_FAMILY"},
    {&CRED_instVirtAddr[365], 0x58001000, 2068, "DSS_SS_FROM_L3__DISPC"},
    {&CRED_instVirtAddr[366], 0x58002000, 152, "DSS_SS_FROM_L3__RFBI"},
    {&CRED_instVirtAddr[367], 0x58003000, 204, "DSS_SS_FROM_L3__VENC"},
    {&CRED_instVirtAddr[368], 0x58004000, 384,
     "DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1"},
    {&CRED_instVirtAddr[369], 0x58004200, 64, "DSS_SS_FROM_L3__DSI_PHY1"},
    {&CRED_instVirtAddr[370], 0x58004300, 36, "DSS_SS_FROM_L3__PLLCTRL1"},
    {&CRED_instVirtAddr[371], 0x58005000, 384,
     "DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2"},
    {&CRED_instVirtAddr[372], 0x58005200, 64, "DSS_SS_FROM_L3__DSI_PHY2"},
    {&CRED_instVirtAddr[373], 0x58005300, 36, "DSS_SS_FROM_L3__PLLCTRL2"},
    {&CRED_instVirtAddr[374], 0x58006000, 152, "DSS_SS_FROM_L3__HDMI__HDMI_WP"},
    {&CRED_instVirtAddr[375], 0x58006200, 36, "DSS_SS_FROM_L3__HDMI__PLLCTRL"},
    {&CRED_instVirtAddr[376], 0x58006300, 64, "DSS_SS_FROM_L3__HDMI__HDMI_PHY"},
    {&CRED_instVirtAddr[377], 0x58006400, 1024,
     "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM"},
    {&CRED_instVirtAddr[378], 0x58006800, 124,
     "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT"},
    {&CRED_instVirtAddr[379], 0x58006900, 1024,
     "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO"},
    {&CRED_instVirtAddr[380], 0x58006D00, 256,
     "DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC"},
    {&CRED_instVirtAddr[381], 0x58007000, 384, "DSS_SS_FROM_L3__DESHDCP"},
    {&CRED_instVirtAddr[382], 0x5A000000, 16384, "ICONT1_DMEM"},
    {&CRED_instVirtAddr[383], 0x5A008000, 32768, "ICONT1_IMEM"},
    {&CRED_instVirtAddr[384], 0x5A010000, 16384, "ICONT2_DMEM"},
    {&CRED_instVirtAddr[385], 0x5A018000, 32768, "ICONT2_IMEM"},
    {&CRED_instVirtAddr[386], 0x5A020000, 28672, "ECD3_MEM"},
    {&CRED_instVirtAddr[387], 0x5A028000, 16384, "CALC3_MEM"},
    {&CRED_instVirtAddr[388], 0x5A030000, 22528, "MC3_MEM"},
    {&CRED_instVirtAddr[389], 0x5A038000, 4096, "IPE3_MEM"},
    {&CRED_instVirtAddr[390], 0x5A040000, 256, "ICECRUSHER1_CFG__IC968"},
    {&CRED_instVirtAddr[391], 0x5A040800, 256, "ICECRUSHER2_CFG__IC968"},
    {&CRED_instVirtAddr[392], 0x5A041000, 80, "CONF"},
    {&CRED_instVirtAddr[393], 0x5A050000, 8192, "VDMA_CFG"},
    {&CRED_instVirtAddr[394], 0x5A052000, 4096, "ILF3_CFG"},
    {&CRED_instVirtAddr[395], 0x5A054000, 16384, "IME3_CFG"},
    {&CRED_instVirtAddr[396], 0x5A058000, 40, "CALC3_CFG__MMR"},
    {&CRED_instVirtAddr[397], 0x5A058200, 12, "CALC3_CFG__BFSW"},
    {&CRED_instVirtAddr[398], 0x5A058300, 8, "CALC3_CFG__LSE"},
    {&CRED_instVirtAddr[399], 0x5A058400, 196, "CALC3_CFG__IPGW"},
    {&CRED_instVirtAddr[400], 0x5A058800, 84, "IPE3_CFG__MMR"},
    {&CRED_instVirtAddr[401], 0x5A058A00, 8, "IPE3_CFG__BFSW"},
    {&CRED_instVirtAddr[402], 0x5A058B00, 8, "IPE3_CFG__LSE"},
    {&CRED_instVirtAddr[403], 0x5A058C00, 196, "IPE3_CFG__IPGW"},
    {&CRED_instVirtAddr[404], 0x5A059000, 40, "MC3_CFG__MMR"},
    {&CRED_instVirtAddr[405], 0x5A059200, 12, "MC3_CFG__BFSW"},
    {&CRED_instVirtAddr[406], 0x5A059300, 8, "MC3_CFG__LSE"},
    {&CRED_instVirtAddr[407], 0x5A059400, 196, "MC3_CFG__IPGW"},
    {&CRED_instVirtAddr[408], 0x5A059800, 252, "ECD3_CFG__MMR"},
    {&CRED_instVirtAddr[409], 0x5A059A00, 12, "ECD3_CFG__BFSW"},
    {&CRED_instVirtAddr[410], 0x5A059B00, 8, "ECD3_CFG__LSE"},
    {&CRED_instVirtAddr[411], 0x5A059C00, 196, "ECD3_CFG__IPGW"},
    {&CRED_instVirtAddr[412], 0x5A05A400, 92, "SYSCTRL"},
    {&CRED_instVirtAddr[413], 0x5A05A800, 324, "MAILBOX"},
    {&CRED_instVirtAddr[414], 0x5A060000, 1024, "ICONT1_SB__SYNCBOX"},
    {&CRED_instVirtAddr[415], 0x5A060800, 1024, "ICONT2_SB__SYNCBOX"},
    {&CRED_instVirtAddr[416], 0x5A061000, 384, "ILF3_SB__SYNCBOX"},
    {&CRED_instVirtAddr[417], 0x5A061800, 384, "IME3_SB__SYNCBOX"},
    {&CRED_instVirtAddr[418], 0x5A062000, 512, "CALC3_SB__SYNCBOX"},
    {&CRED_instVirtAddr[419], 0x5A062800, 512, "IPE3_SB__SYNCBOX"},
    {&CRED_instVirtAddr[420], 0x5A063000, 512, "MC3_SB__SYNCBOX"},
    {&CRED_instVirtAddr[421], 0x5A063800, 512, "ECD3_SB__SYNCBOX"},
    {&CRED_instVirtAddr[422], 0x5A070000, 20, "ICONT1_MMR__CFG"},
    {&CRED_instVirtAddr[423], 0x5A070400, 148, "ICONT1_MMR__IRQ"},
    {&CRED_instVirtAddr[424], 0x5A070800, 192, "ICONT1_MMR__DM"},
    {&CRED_instVirtAddr[425], 0x5A070C00, 216, "ICONT1_MMR__SBH"},
    {&CRED_instVirtAddr[426], 0x5A071000, 20, "ICONT2_MMR__CFG"},
    {&CRED_instVirtAddr[427], 0x5A071400, 148, "ICONT2_MMR__IRQ"},
    {&CRED_instVirtAddr[428], 0x5A071800, 192, "ICONT2_MMR__DM"},
    {&CRED_instVirtAddr[429], 0x5A071C00, 216, "ICONT2_MMR__SBH"},
    {&CRED_instVirtAddr[430], 0x5D600000, 4, "FEATHER_ADAPT_DIGRF"},
    {&CRED_instVirtAddr[431], 0x5D680000, 4, "FEATHER_ADAPT_L1TIMER"},
    {&CRED_instVirtAddr[432], 0x5FD80000, 4, "FEATHER_OCP_SOCKET_PRCM"},
    {&CRED_instVirtAddr[433], 0x5FD80200, 4, "FEATHER_DEVICE_PRM"},
    {&CRED_instVirtAddr[434], 0x5FD80400, 4, "FEATHER_PD_CORE"},
    {&CRED_instVirtAddr[435], 0x5FD80600, 4, "FEATHER_PD_ALWAYS_ACTIVE"},
    {&CRED_instVirtAddr[436], 0x5FD80700, 4, "FEATHER_PD_L2"},
    {&CRED_instVirtAddr[437], 0x5FD80800, 4, "FEATHER_PD_HAMSA"},
    {&CRED_instVirtAddr[438], 0x5FD82000, 4, "FEATHER_SMARTREFLEX_C1"},
    {&CRED_instVirtAddr[439], 0x5FE02000, 4, "FEATHER_USB_OTGFS"},
    {&CRED_instVirtAddr[440], 0x5FE04000, 4, "FEATHER_USIMOCP"},
    {&CRED_instVirtAddr[441], 0x5FE06000, 4, "FEATHER_MSHSI2COCP"},
    {&CRED_instVirtAddr[442], 0x5FE08000, 4, "FEATHER_SYSTEM_32"},
    {&CRED_instVirtAddr[443], 0x5FE09800, 4, "FEATHER_DTE_CHANNELS"},
    {&CRED_instVirtAddr[444], 0x5FE0A000, 4, "FEATHER_HSI_32"}

    /* tag_HC_ADD_begin - Hard coded addition section begin */
    , {&CRED_instVirtAddr[445], 0x4A0F0000, 48, "XHPI2"},
    {&CRED_instVirtAddr[446], 0x4A0F1000, 48, "MONICA_L4CFG_TA_XHPI"},
    {&CRED_instVirtAddr[447], 0x4A0F2000, 84, "CCP2TX_CORE"},
    {&CRED_instVirtAddr[448], 0x4A0F3000, 48, "MONICA_L4CFG_TA_CCP2TX"}
    /* tag_HC_ADD_end - Hard coded addition section end */
};
