<h3 id=x82><a href=PreExecution_IR.html#x82>x82</a> = DRAMHostNew(dims=[80],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:20:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x90>x90</a>, <a href=PreExecution_IR.html#x95>x95</a>, <a href=PreExecution_IR.html#x97>x97</a>, <a href=PreExecution_IR.html#x100>x100</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x82>x82</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x83><a href=PreExecution_IR.html#x83>x83</a> = DRAMHostNew(dims=[80],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:21:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x128>x128</a>, <a href=PreExecution_IR.html#x130>x130</a>, <a href=PreExecution_IR.html#x139>x139</a>, <a href=PreExecution_IR.html#x145>x145</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x83>x83</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x91><a href=PreExecution_IR.html#x91>x91</a> = SRAMNew(dims=[80],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: inSram<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:27:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x104>x104</a>, <a href=PreExecution_IR.html#x110>x110</a>, <a href=PreExecution_IR.html#x117>x117</a>, <a href=PreExecution_IR.html#x143>x143</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x91>x91</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x110>x110</a>, <a href=PreExecution_IR.html#x117>x117</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x104>x104</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x104><a href=PreExecution_IR.html#x104>x104</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x91>x91</a>,data=<a href=PreExecution_IR.html#x103>x103</a>,addr=[<a href=PreExecution_IR.html#b56>b56</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x105>x105</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x91}, writes={x91})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x104>x104</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b56>b56</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b56>b56</a>:[<a href=PreExecution_IR.html#b56>b56</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b56>b56</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x104>x104</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b56>b56</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x103>x103</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x105>x105</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x105>x105</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x105>x105</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x110><a href=PreExecution_IR.html#x110>x110</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x91>x91</a>,addr=[<a href=PreExecution_IR.html#b19>b19</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:33:63<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x114>x114</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x91})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x110>x110</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b19>b19</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b19>b19</a>:[<a href=PreExecution_IR.html#b19>b19</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b19>b19</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x110>x110</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b19>b19</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x110>x110</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x117><a href=PreExecution_IR.html#x117>x117</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x91>x91</a>,addr=[<a href=PreExecution_IR.html#b27>b27</a>],ens=[])</h3>
<text><strong>Name</strong>: l_val<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:37:27<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x119>x119</a>, <a href=PreExecution_IR.html#x124>x124</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x91})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x117>x117</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b27>b27</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b27>b27</a>:[<a href=PreExecution_IR.html#b27>b27</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b27>b27</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x117>x117</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b27>b27</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x117>x117</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x92><a href=PreExecution_IR.html#x92>x92</a> = SRAMNew(dims=[80],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:28:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x12<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x123>x123</a>, <a href=PreExecution_IR.html#x135>x135</a>, <a href=PreExecution_IR.html#x143>x143</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x92>x92</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x123>x123</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x123><a href=PreExecution_IR.html#x123>x123</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x92>x92</a>,data=<a href=PreExecution_IR.html#x122>x122</a>,addr=[<a href=PreExecution_IR.html#b27>b27</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:47:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x34<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x124>x124</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x92}, writes={x92})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x123>x123</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b27>b27</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b27>b27</a>:[<a href=PreExecution_IR.html#b27>b27</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b27>b27</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x123>x123</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b27>b27</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x117>x117</a>, <a href=PreExecution_IR.html#x118>x118</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x135><a href=PreExecution_IR.html#x135>x135</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x92>x92</a>,addr=[<a href=PreExecution_IR.html#b71>b71</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x73<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x136>x136</a>, <a href=PreExecution_IR.html#x138>x138</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x92})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b71>b71</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b71>b71</a>:[<a href=PreExecution_IR.html#b71>b71</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b71>b71</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x135>x135</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b71>b71</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x93><a href=PreExecution_IR.html#x93>x93</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x47<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x98>x98</a>, <a href=PreExecution_IR.html#x100>x100</a>, <a href=PreExecution_IR.html#x106>x106</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x93>x93</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x106>x106</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x106>x106</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x106>x106</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x98>x98</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x98><a href=PreExecution_IR.html#x98>x98</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x93>x93</a>,data=<a href=PreExecution_IR.html#x96>x96</a>,ens=[<a href=PreExecution_IR.html#x97>x97</a>])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x99>x99</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x93}, writes={x93})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x98>x98</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x98>x98</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x99>x99</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x99>x99</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x99>x99</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x94><a href=PreExecution_IR.html#x94>x94</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x48<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x100>x100</a>, <a href=PreExecution_IR.html#x103>x103</a>, <a href=PreExecution_IR.html#x106>x106</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x94>x94</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x106>x106</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x106>x106</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x106>x106</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x103>x103</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x103><a href=PreExecution_IR.html#x103>x103</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x94>x94</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x104>x104</a>, <a href=PreExecution_IR.html#x105>x105</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x94}, writes={x94})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x103>x103</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b56>b56</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b56>b56</a>:[<a href=PreExecution_IR.html#b56>b56</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b56>b56</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x103>x103</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b56>b56</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x103>x103</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x105>x105</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x105>x105</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x105>x105</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x107><a href=PreExecution_IR.html#x107>x107</a> = RegNew(init=-1000.000000)</h3>
<text><strong>Name</strong>: currentMaxReg<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:32:37<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x14<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x113>x113</a>, <a href=PreExecution_IR.html#x118>x118</a>, <a href=PreExecution_IR.html#x143>x143</a>, <a href=PreExecution_IR.html#x111>x111</a>, <a href=PreExecution_IR.html#x114>x114</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x107>x107</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x143>x143</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x111>x111</a>, <a href=PreExecution_IR.html#x118>x118</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x113>x113</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x113><a href=PreExecution_IR.html#x113>x113</a> = RegWrite(mem=<a href=PreExecution_IR.html#x107>x107</a>,data=<a href=PreExecution_IR.html#x112>x112</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:33:68<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x114>x114</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x107}, writes={x107})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x113>x113</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x113>x113</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x111><a href=PreExecution_IR.html#x111>x111</a> = RegRead(mem=<a href=PreExecution_IR.html#x107>x107</a>)</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:33:68<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x114>x114</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x107})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x111>x111</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x111>x111</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x111>x111</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x114>x114</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x118><a href=PreExecution_IR.html#x118>x118</a> = RegRead(mem=<a href=PreExecution_IR.html#x107>x107</a>)</h3>
<text><strong>Name</strong>: l_max<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:34:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x81, 0014: x25<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x119>x119</a>, <a href=PreExecution_IR.html#x124>x124</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x107})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x118>x118</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x118>x118</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x118>x118</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x124>x124</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x125><a href=PreExecution_IR.html#x125>x125</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x131>x131</a>, <a href=PreExecution_IR.html#x139>x139</a>, <a href=PreExecution_IR.html#x142>x142</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x125>x125</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x131>x131</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x131><a href=PreExecution_IR.html#x131>x131</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x125>x125</a>,data=<a href=PreExecution_IR.html#x129>x129</a>,ens=[<a href=PreExecution_IR.html#x130>x130</a>])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x132>x132</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x125}, writes={x125})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x131>x131</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x131>x131</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x132>x132</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x132>x132</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 46<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x132>x132</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x126><a href=PreExecution_IR.html#x126>x126</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x137>x137</a>, <a href=PreExecution_IR.html#x139>x139</a>, <a href=PreExecution_IR.html#x142>x142</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x126>x126</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x137>x137</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x137><a href=PreExecution_IR.html#x137>x137</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x126>x126</a>,data=<a href=PreExecution_IR.html#x136>x136</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x138>x138</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x126}, writes={x126})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x137>x137</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b71>b71</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b71>b71</a>:[<a href=PreExecution_IR.html#b71>b71</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b71>b71</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x137>x137</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b71>b71</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x127><a href=PreExecution_IR.html#x127>x127</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x139>x139</a>, <a href=PreExecution_IR.html#x140>x140</a>, <a href=PreExecution_IR.html#x142>x142</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x127>x127</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x142>x142</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x140>x140</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x140><a href=PreExecution_IR.html#x140>x140</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x127>x127</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x141>x141</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x127}, writes={x127})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x140>x140</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x140>x140</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x140>x140</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x141>x141</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x141>x141</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x141>x141</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x158><a href=IR.html#x158>x158</a> = DRAMHostNew(dims=[80],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:20:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x82, 0016: x1<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x166>x166</a>, <a href=IR.html#x171>x171</a>, <a href=IR.html#x173>x173</a>, <a href=IR.html#x176>x176</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x158>x158</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x159><a href=IR.html#x159>x159</a> = DRAMHostNew(dims=[80],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:21:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x83, 0016: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x215>x215</a>, <a href=IR.html#x217>x217</a>, <a href=IR.html#x229>x229</a>, <a href=IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x159>x159</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x167><a href=IR.html#x167>x167</a> = SRAMNew(dims=[80],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: inSram_0<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:27:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x91, 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x183>x183</a>, <a href=IR.html#x191>x191</a>, <a href=IR.html#x203>x203</a>, <a href=IR.html#x143>x143</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x167>x167</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x143>x143</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x143>x143</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x143>x143</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x91>x91</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x191>x191</a>, <a href=IR.html#x203>x203</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x183>x183</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x183><a href=IR.html#x183>x183</a> = SRAMBankedWrite(mem=<a href=IR.html#x167>x167</a>,data=[<a href=IR.html#x182>x182</a>],bank=[[0]],ofs=[<a href=IR.html#b179>b179</a>],enss=[[<a href=IR.html#b180>b180</a>]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x184>x184</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x167}, writes={x167})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x183>x183</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x181>x181</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x184>x184</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x184>x184</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x184>x184</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x104>x104</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x191><a href=IR.html#x191>x191</a> = SRAMBankedRead(mem=<a href=IR.html#x167>x167</a>,bank=[[0]],ofs=[<a href=IR.html#b189>b189</a>],enss=[[<a href=IR.html#b190>b190</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:33:63<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x192>x192</a>, <a href=IR.html#x198>x198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x167})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x191>x191</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x191>x191</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x198>x198</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x198>x198</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x198>x198</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x110>x110</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x203><a href=IR.html#x203>x203</a> = SRAMBankedRead(mem=<a href=IR.html#x167>x167</a>,bank=[[0]],ofs=[<a href=IR.html#b201>b201</a>],enss=[[<a href=IR.html#b202>b202</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:37:27<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x204>x204</a>, <a href=IR.html#x211>x211</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x167})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x203>x203</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x203>x203</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x211>x211</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x211>x211</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x211>x211</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x117>x117</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x168><a href=IR.html#x168>x168</a> = SRAMNew(dims=[80],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:28:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x92, 0016: x12<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x210>x210</a>, <a href=IR.html#x224>x224</a>, <a href=IR.html#x143>x143</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x168>x168</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x143>x143</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x143>x143</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x143>x143</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x92>x92</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x224>x224</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x210>x210</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x210><a href=IR.html#x210>x210</a> = SRAMBankedWrite(mem=<a href=IR.html#x168>x168</a>,data=[<a href=IR.html#x209>x209</a>],bank=[[0]],ofs=[<a href=IR.html#b201>b201</a>],enss=[[<a href=IR.html#b202>b202</a>]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:47:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x211>x211</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x168}, writes={x168})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x210>x210</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x203>x203</a>, <a href=IR.html#x205>x205</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x211>x211</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x211>x211</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x211>x211</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x123>x123</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x224><a href=IR.html#x224>x224</a> = SRAMBankedRead(mem=<a href=IR.html#x168>x168</a>,bank=[[0]],ofs=[<a href=IR.html#b222>b222</a>],enss=[[<a href=IR.html#b223>b223</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x225>x225</a>, <a href=IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x168})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x224>x224</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x224>x224</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x135>x135</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x169><a href=IR.html#x169>x169</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x93, 0016: x47<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x174>x174</a>, <a href=IR.html#x176>x176</a>, <a href=IR.html#x185>x185</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x169>x169</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x185>x185</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x185>x185</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x185>x185</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x174>x174</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x174><a href=IR.html#x174>x174</a> = StreamOutBankedWrite(mem=<a href=IR.html#x169>x169</a>,data=[<a href=IR.html#x172>x172</a>],enss=[[<a href=IR.html#x173>x173</a>]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x175>x175</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x169}, writes={x169})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x169>x169</a>, <a href=IR.html#x172>x172</a>, <a href=IR.html#x173>x173</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x174>x174</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x175>x175</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x175>x175</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x175>x175</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x98>x98</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x170><a href=IR.html#x170>x170</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x94, 0016: x48<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x176>x176</a>, <a href=IR.html#x181>x181</a>, <a href=IR.html#x185>x185</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x170>x170</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x185>x185</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x185>x185</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x185>x185</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x181>x181</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x181><a href=IR.html#x181>x181</a> = StreamInBankedRead(mem=<a href=IR.html#x170>x170</a>,enss=[[<a href=IR.html#b180>b180</a>]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:29:14<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x182>x182</a>, <a href=IR.html#x184>x184</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x170}, writes={x170})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x170>x170</a>, <a href=IR.html#b180>b180</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x181>x181</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x181>x181</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x184>x184</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x184>x184</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x184>x184</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x103>x103</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x186><a href=IR.html#x186>x186</a> = RegNew(init=-1000.000000)</h3>
<text><strong>Name</strong>: currentMaxReg_0<br></text>
<text><strong>SrcCtx</strong>: WhisperScale.scala:32:37<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x107, 0016: x14<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x242>x242</a>, <a href=IR.html#x205>x205</a>, <a href=IR.html#x143>x143</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x186>x186</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x143>x143</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x143>x143</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x143>x143</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Reduce()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>InnerAccum</strong>: true<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x107>x107</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x242>x242</a>, <a href=IR.html#x205>x205</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x242>x242</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x242><a href=IR.html#x242>x242</a> = RegAccumOp(mem=<a href=IR.html#x186>x186</a>,in=<a href=IR.html#x192>x192</a>,en=[],op=AccumMax(),first=<a href=IR.html#x194>x194</a>)</h3>
<text><strong>SrcCtx</strong>: AccumTransformer.scala:42:10<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x198>x198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x186}, writes={x186})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x186>x186</a>, <a href=IR.html#x192>x192</a>, <a href=IR.html#x194>x194</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x242>x242</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x242>x242</a>, <a href=IR.html#x191>x191</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x198>x198</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x198>x198</a>), stage=-1)<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x198>x198</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x242><a href=IR.html#x242>x242</a> = RegAccumOp(mem=<a href=IR.html#x186>x186</a>,in=<a href=IR.html#x192>x192</a>,en=[],op=AccumMax(),first=<a href=IR.html#x194>x194</a>)</h3>
<text><strong>SrcCtx</strong>: AccumTransformer.scala:42:10<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x198>x198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x186}, writes={x186})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x186>x186</a>, <a href=IR.html#x192>x192</a>, <a href=IR.html#x194>x194</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x242>x242</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x242>x242</a>, <a href=IR.html#x191>x191</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x198>x198</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x198>x198</a>), stage=-1)<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x198>x198</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
</td>
<td>
<h3 id=x205><a href=IR.html#x205>x205</a> = RegRead(mem=<a href=IR.html#x186>x186</a>)</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:34:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x206>x206</a>, <a href=IR.html#x211>x211</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x186})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x186>x186</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x205>x205</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x205>x205</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x211>x211</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x211>x211</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x211>x211</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x118>x118</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x212><a href=IR.html#x212>x212</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x125, 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x218>x218</a>, <a href=IR.html#x229>x229</a>, <a href=IR.html#x233>x233</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x212>x212</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x233>x233</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x233>x233</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x233>x233</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x218>x218</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x218><a href=IR.html#x218>x218</a> = StreamOutBankedWrite(mem=<a href=IR.html#x212>x212</a>,data=[<a href=IR.html#x216>x216</a>],enss=[[<a href=IR.html#x217>x217</a>]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x219>x219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x212}, writes={x212})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x212>x212</a>, <a href=IR.html#x216>x216</a>, <a href=IR.html#x217>x217</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x218>x218</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x219>x219</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x219>x219</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 46<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x219>x219</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x131>x131</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x213><a href=IR.html#x213>x213</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x126, 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x227>x227</a>, <a href=IR.html#x229>x229</a>, <a href=IR.html#x233>x233</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x213>x213</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x233>x233</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x233>x233</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x233>x233</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x227>x227</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x227><a href=IR.html#x227>x227</a> = StreamOutBankedWrite(mem=<a href=IR.html#x213>x213</a>,data=[<a href=IR.html#x226>x226</a>],enss=[[<a href=IR.html#b223>b223</a>]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x213}, writes={x213})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x213>x213</a>, <a href=IR.html#x226>x226</a>, <a href=IR.html#b223>b223</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x227>x227</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x224>x224</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x137>x137</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x214><a href=IR.html#x214>x214</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x127, 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x229>x229</a>, <a href=IR.html#x230>x230</a>, <a href=IR.html#x233>x233</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x214>x214</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x233>x233</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x233>x233</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x233>x233</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x230>x230</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x230><a href=IR.html#x230>x230</a> = StreamInBankedRead(mem=<a href=IR.html#x214>x214</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: WhisperScale.scala:49:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x232>x232</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x214}, writes={x214})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x214>x214</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x230>x230</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x230>x230</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x232>x232</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x232>x232</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x232>x232</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x140>x140</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
