ANDARA: ###############################
ANDARA: # Starting step: syn_gen_db 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv, 5140: Value of defparam optional_function is empty string
      defparam io_cell_buttonIn2_inst.optional_function = "";
                                                            ^
outputs/demo_sd_to_lcd.amv, 5161: Value of defparam optional_function is empty string
      defparam io_cell_buttonIn3_inst.optional_function = "";
                                                            ^
outputs/demo_sd_to_lcd.amv, 5181: Value of defparam optional_function is empty string
      defparam io_cell_buttonIn4_inst.optional_function = "";
                                                            ^
outputs/demo_sd_to_lcd.amv, 5202: Value of defparam optional_function is empty string
      defparam io_cell_clk_i_inst.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 5223: Value of defparam optional_function is empty string
      defparam io_cell_display_sel_inst.optional_function = "";
                                                              ^
outputs/demo_sd_to_lcd.amv, 5244: Value of defparam optional_function is empty string
      defparam io_cell_rstn_i_inst.optional_function = "";
                                                         ^
outputs/demo_sd_to_lcd.amv, 5265: Value of defparam optional_function is empty string
      defparam io_cell_spi_miso_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv, 5285: Value of defparam optional_function is empty string
      defparam io_cell_spi_mosi_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv, 5305: Value of defparam optional_function is empty string
      defparam io_cell_spi_sck_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv, 5325: Value of defparam optional_function is empty string
      defparam io_cell_spi_ssn_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv, 5522: Value of defparam on_chip_ddr_ctrl_mode is empty string
      defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                                     ^
outputs/demo_sd_to_lcd.amv, 5523: Value of defparam on_chip_eth_mode is empty string
      defparam u_arm_u_soc.on_chip_eth_mode = "";
                                                ^
outputs/demo_sd_to_lcd.amv, 6122: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6221: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6320: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6421: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6515: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv, 10117: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10178: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10239: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10300: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10361: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10422: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10483: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10544: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_3.init_file = "";
                                                                ^
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv, 5499: extending bus {u_arm_u_soc|gpio_0_out_o[1]_net,u_arm_u_soc|gpio_0_out_o[0]_net} to fit port gpio_0_out_o [31:0] (resize from 2 to 32)
        \u_arm_u_soc|gpio_0_out_o[0]_net  } ), .i2c0_scl_i(), .i2c0_scl_oe_o(), 
                                             ^
outputs/demo_sd_to_lcd.amv, 10103: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10164: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10225: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10286: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10347: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10408: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10469: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10530: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
ea
er
TLC = demo_sd_to_lcd
done
Total of 0 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
ANDARA: ###############################
ANDARA: # Ending step: syn_gen_db 
ANDARA: ###############################
Total cputime=cputime = 0.70(sec)  used memory=16.3562(MB) peak memory=18.4651(MB)
ANDARA: ###############################
ANDARA: # Starting step: fplan 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv.ext, 5140: Value of defparam optional_function is empty string
      defparam io_cell_buttonIn2_inst.optional_function = "";
                                                            ^
outputs/demo_sd_to_lcd.amv.ext, 5161: Value of defparam optional_function is empty string
      defparam io_cell_buttonIn3_inst.optional_function = "";
                                                            ^
outputs/demo_sd_to_lcd.amv.ext, 5181: Value of defparam optional_function is empty string
      defparam io_cell_buttonIn4_inst.optional_function = "";
                                                            ^
outputs/demo_sd_to_lcd.amv.ext, 5202: Value of defparam optional_function is empty string
      defparam io_cell_clk_i_inst.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 5223: Value of defparam optional_function is empty string
      defparam io_cell_display_sel_inst.optional_function = "";
                                                              ^
outputs/demo_sd_to_lcd.amv.ext, 5244: Value of defparam optional_function is empty string
      defparam io_cell_rstn_i_inst.optional_function = "";
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 5265: Value of defparam optional_function is empty string
      defparam io_cell_spi_miso_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv.ext, 5285: Value of defparam optional_function is empty string
      defparam io_cell_spi_mosi_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv.ext, 5305: Value of defparam optional_function is empty string
      defparam io_cell_spi_sck_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv.ext, 5325: Value of defparam optional_function is empty string
      defparam io_cell_spi_ssn_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv.ext, 5522: Value of defparam on_chip_ddr_ctrl_mode is empty string
      defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                                     ^
outputs/demo_sd_to_lcd.amv.ext, 5523: Value of defparam on_chip_eth_mode is empty string
      defparam u_arm_u_soc.on_chip_eth_mode = "";
                                                ^
outputs/demo_sd_to_lcd.amv.ext, 6122: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6221: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6320: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6421: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6515: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv.ext, 10117: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10178: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10239: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10300: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10361: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10422: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10483: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10544: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_3.init_file = "";
                                                                ^
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv.ext, 5499: extending bus {u_arm_u_soc|gpio_0_out_o[1]_net,u_arm_u_soc|gpio_0_out_o[0]_net} to fit port gpio_0_out_o [31:0] (resize from 2 to 32)
        \u_arm_u_soc|gpio_0_out_o[0]_net  } ), .i2c0_scl_i(), .i2c0_scl_oe_o(), 
                                             ^
outputs/demo_sd_to_lcd.amv.ext, 10103: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10164: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10225: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10286: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10347: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10408: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10469: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10530: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
ea
er
TLC = demo_sd_to_lcd
done
Total of 0 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
I/01000: Andara Placement Tool Version 7.3 Build, Copyright (C) 2005-2014 Capital Microelectronics Co., Ltd. All rights reserved.
I/01001: Start to place IOs, fixed cells, and some cells except LUT/REG/EMB/MAC!!
I/01007: Placement Initial internal structure!!!

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc
I/08046: Loaded Device : M7A12N0F484C7.

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt

OSC size:1
L3 JTAG size:1
L3_POR size:1
M7A spram size:1
FAB_M7A_SPRAM_CELL loc:C53R20.M7A_SPRAM
M7A dm size:1
FAB_M7A_DM_CELL loc:C53R14.M7A_DM
M7A soc size:1
FAB_M7A_SOC_CELL loc:C53R4.M7S_SOC
M7A jtag size:1
FAB_M7A_JTAG_CELL loc:C53R23.M7A_JTAG
M7S por size:1
FAB_M7S_POR_CELL loc:C53R24.gbl_clear_b_delay
clockIO size:8
FAB_CLOCK_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD
FAB_CLOCK_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD1
FAB_CLOCK_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD0
FAB_CLOCK_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u320.u0_M7A_IO_PCISG.PAD
FAB_CLOCK_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1
FAB_CLOCK_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
FAB_CLOCK_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u321.u0_M7A_IO_PCISG.PAD
FAB_CLOCK_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u112.u0_M7A_IO_PCISG.PAD
powerIO size:1
FAB_POWER_IO_CELL loc:C0R10.io_top.u0_bank2_mux.u0_bank2.u109.u0_M7A_IO_PCISG.PAD
pll size:4
FAB_PLL_CELL loc:C53R1.gclk_ctrl_c1r1.pll
FAB_PLL_CELL loc:C53R1.gclk_ctrl_c2r1.pll
FAB_PLL_CELL loc:C53R48.gclk_ctrl_c1r2.pll
FAB_PLL_CELL loc:C53R48.gclk_ctrl_c2r2.pll
dll size:4
FAB_DLL_CELL loc:C53R1.gclk_ctrl_c1r1.dll
FAB_DLL_CELL loc:C53R1.gclk_ctrl_c2r1.dll
FAB_DLL_CELL loc:C53R48.gclk_ctrl_c1r2.dll
FAB_DLL_CELL loc:C53R48.gclk_ctrl_c2r2.dll
cfg_dyn_switch size:16
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco3_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco3_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco3_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco3_mux
lvds IO size:150
ddr IO size:40
dqs IO size:6
cal IO size:2
pcisg IO size:108
vref IO size:4
normalIO size:310
FAB_NORMAL_IO_CELL loc:C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R22.io_top.u0_bank2_mux.u0_bank2.u78.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u78.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R42.io_top.u0_bank1_mux.u0_bank1.u22.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u22.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R46.io_top.u0_bank9_mux.u0_bank9.u315.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u315.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R11.io_top.u0_bank2_mux.u0_bank2.u107.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u107.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R21.io_top.u0_bank2_mux.u0_bank2.u83.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u83.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u112.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u112.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R19.io_top.u0_bank2_mux.u0_bank2.u87.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u87.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R39.io_top.u0_bank1_mux.u0_bank1.u31.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u31.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R36.io_top.u0_bank7_mux.u0_bank7.u282.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u282.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R17.io_top.u0_bank2_mux.u0_bank2.u92.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u92.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R15.io_top.u0_bank2_mux.u0_bank2.u96.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u96.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R36.io_top.u0_bank1_mux.u0_bank1.u39.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u39.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R35.io_top.u0_bank1_mux.u0_bank1.u40.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u40.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R39.io_top.u0_bank7_mux.u0_bank7.u291.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u291.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R3.io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R3.io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R33.io_top.u0_bank1_mux.u0_bank1.u44.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u44.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD0
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R32.io_top.u0_bank1_mux.u0_bank1.u48.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u48.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R30.io_top.u0_bank1_mux.u0_bank1.u53.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u53.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R2.io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R2.io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R28.io_top.u0_bank2_mux.u0_bank2.u64.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u64.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R26.io_top.u0_bank2_mux.u0_bank2.u68.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u68.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R42.io_top.u0_bank9_mux.u0_bank9.u305.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u305.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u321.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u321.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R25.io_top.u0_bank2_mux.u0_bank2.u73.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u73.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R44.io_top.u0_bank9_mux.u0_bank9.u310.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u310.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R1.io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R1.io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R13.io_top.u0_bank2_mux.u0_bank2.u102.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u102.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R23.io_top.u0_bank2_mux.u0_bank2.u77.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u77.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R43.io_top.u0_bank1_mux.u0_bank1.u21.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u21.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R46.io_top.u0_bank9_mux.u0_bank9.u314.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u314.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R11.io_top.u0_bank2_mux.u0_bank2.u106.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u106.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R21.io_top.u0_bank2_mux.u0_bank2.u82.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u82.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R19.io_top.u0_bank2_mux.u0_bank2.u86.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u86.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R40.io_top.u0_bank1_mux.u0_bank1.u29.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u29.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R39.io_top.u0_bank1_mux.u0_bank1.u30.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u30.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R35.io_top.u0_bank7_mux.u0_bank7.u281.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u281.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R37.io_top.u0_bank1_mux.u0_bank1.u34.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u34.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R37.io_top.u0_bank7_mux.u0_bank7.u285.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u285.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R16.io_top.u0_bank2_mux.u0_bank2.u95.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u95.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R36.io_top.u0_bank1_mux.u0_bank1.u38.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u38.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD0
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1
FAB_NORMAL_IO_CELL loc:C54R39.io_top.u0_bank7_mux.u0_bank7.u290.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u290.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R38.io_top.u0_bank7_mux.u0_bank7.u289.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u289.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R7.io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R7.io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R14.io_top.u0_bank2_mux.u0_bank2.u99.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u99.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R34.io_top.u0_bank1_mux.u0_bank1.u43.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u43.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R33.io_top.u0_bank1_mux.u0_bank1.u47.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u47.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R48.io_top.u0_bank0_mux.u0_bank0.u7.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank0_mux.u0_bank0.u7.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD0
FAB_NORMAL_IO_CELL loc:C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R30.io_top.u0_bank1_mux.u0_bank1.u52.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u52.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R6.io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R6.io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R29.io_top.u0_bank2_mux.u0_bank2.u63.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u63.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R27.io_top.u0_bank2_mux.u0_bank2.u67.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u67.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD0
FAB_NORMAL_IO_CELL loc:C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1
FAB_NORMAL_IO_CELL loc:C54R42.io_top.u0_bank9_mux.u0_bank9.u304.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u304.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u320.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u320.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R25.io_top.u0_bank2_mux.u0_bank2.u72.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u72.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R5.io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R5.io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R23.io_top.u0_bank2_mux.u0_bank2.u76.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u76.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R44.io_top.u0_bank1_mux.u0_bank1.u19.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u19.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R43.io_top.u0_bank1_mux.u0_bank1.u20.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u20.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R45.io_top.u0_bank9_mux.u0_bank9.u313.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u313.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R12.io_top.u0_bank2_mux.u0_bank2.u105.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u105.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R41.io_top.u0_bank1_mux.u0_bank1.u24.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u24.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R4.io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R4.io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R20.io_top.u0_bank2_mux.u0_bank2.u85.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u85.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R40.io_top.u0_bank1_mux.u0_bank1.u28.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u28.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R8.io_top.u0_bank2_mux.u0_bank2.u114.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u114.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R35.io_top.u0_bank7_mux.u0_bank7.u280.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u280.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R18.io_top.u0_bank2_mux.u0_bank2.u89.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u89.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R38.io_top.u0_bank1_mux.u0_bank1.u33.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u33.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R37.io_top.u0_bank7_mux.u0_bank7.u284.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u284.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R16.io_top.u0_bank2_mux.u0_bank2.u94.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u94.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R37.io_top.u0_bank1_mux.u0_bank1.u37.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u37.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R38.io_top.u0_bank7_mux.u0_bank7.u288.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u288.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R14.io_top.u0_bank2_mux.u0_bank2.u98.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u98.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R34.io_top.u0_bank1_mux.u0_bank1.u42.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u42.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R40.io_top.u0_bank7_mux.u0_bank7.u293.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u293.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R31.io_top.u0_bank1_mux.u0_bank1.u51.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u51.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R29.io_top.u0_bank2_mux.u0_bank2.u62.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u62.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R27.io_top.u0_bank2_mux.u0_bank2.u66.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u66.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R41.io_top.u0_bank9_mux.u0_bank9.u303.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u303.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R43.io_top.u0_bank9_mux.u0_bank9.u307.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u307.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R24.io_top.u0_bank2_mux.u0_bank2.u75.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u75.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R44.io_top.u0_bank1_mux.u0_bank1.u18.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u18.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R45.io_top.u0_bank9_mux.u0_bank9.u312.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u312.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R12.io_top.u0_bank2_mux.u0_bank2.u104.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u104.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R22.io_top.u0_bank2_mux.u0_bank2.u79.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u79.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R42.io_top.u0_bank1_mux.u0_bank1.u23.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u23.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R10.io_top.u0_bank2_mux.u0_bank2.u108.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u108.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R20.io_top.u0_bank2_mux.u0_bank2.u84.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u84.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R41.io_top.u0_bank1_mux.u0_bank1.u27.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u27.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R18.io_top.u0_bank2_mux.u0_bank2.u88.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u88.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R38.io_top.u0_bank1_mux.u0_bank1.u32.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u32.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C54R36.io_top.u0_bank7_mux.u0_bank7.u283.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u283.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R17.io_top.u0_bank2_mux.u0_bank2.u93.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u93.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD0
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R15.io_top.u0_bank2_mux.u0_bank2.u97.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u97.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R35.io_top.u0_bank1_mux.u0_bank1.u41.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u41.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R40.io_top.u0_bank7_mux.u0_bank7.u292.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u292.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R32.io_top.u0_bank1_mux.u0_bank1.u49.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u49.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R31.io_top.u0_bank1_mux.u0_bank1.u50.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u50.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R28.io_top.u0_bank2_mux.u0_bank2.u65.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u65.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD0
FAB_NORMAL_IO_CELL loc:C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1
FAB_NORMAL_IO_CELL loc:C54R41.io_top.u0_bank9_mux.u0_bank9.u302.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u302.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R26.io_top.u0_bank2_mux.u0_bank2.u69.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u69.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R43.io_top.u0_bank9_mux.u0_bank9.u306.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u306.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R24.io_top.u0_bank2_mux.u0_bank2.u74.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u74.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R45.io_top.u0_bank1_mux.u0_bank1.u17.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u17.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R44.io_top.u0_bank9_mux.u0_bank9.u311.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u311.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R13.io_top.u0_bank2_mux.u0_bank2.u103.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u103.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1
ARCHITECTURE :M7S
FPLAN_VERSION :0Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

Info: Selected chip architecture is array27x49
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
info: Special Multi Clock DRC is enabled

Reading file demo_sd_to_lcd.aoc
I/01003: Placement handle AOC file!!

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/AndaraToM5CRMap.txt

INFO:: Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/deviceFiles/M7SN0F484.pkg
Handle AOC IO instance io_cell_buttonIn2_inst, C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_buttonIn3_inst, C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_buttonIn4_inst, C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_clk_i_inst, C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD
Handle AOC IO instance u_lvds_u_lvds_tx_clk, C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_clk, C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_display_sel_inst, C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_rstn_i_inst, C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_spi_miso_inst, C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_spi_mosi_inst, C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_spi_sck_inst, C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_spi_ssn_inst, C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_0, C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_1, C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_2, C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_3, C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_0, C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance u_lvds_u_lvds_tx_1, C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance u_lvds_u_lvds_tx_2, C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance u_lvds_u_lvds_tx_3, C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance dedicated_io_cell_u207_inst, C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u207_inst, C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u211_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u211_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u213_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u213_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u215_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u215_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u219_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD0
Handle AOC IO instance dedicated_io_cell_u219_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1
Handle AOC IO instance dedicated_io_cell_u221_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u221_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u223_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD0
Handle AOC IO instance dedicated_io_cell_u223_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1
Handle AOC IO instance dedicated_io_cell_u227_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD0
Handle AOC IO instance dedicated_io_cell_u227_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1
Handle AOC IO instance dedicated_io_cell_u229_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u229_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u231_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u231_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u235_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u235_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u237_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u237_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u240_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u240_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u243_inst, C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD0
Handle AOC IO instance dedicated_io_cell_u243_inst, C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1
Handle AOC IO instance dedicated_io_cell_u245_inst, C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u245_inst, C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u247_inst, C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u247_inst, C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u251_inst, C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u251_inst, C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u253_inst, C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD0
Handle AOC IO instance dedicated_io_cell_u253_inst, C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1
Handle AOC IO instance dedicated_io_cell_u255_inst, C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u255_inst, C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u259_inst, C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD0
Handle AOC IO instance dedicated_io_cell_u259_inst, C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1
Handle AOC IO instance dedicated_io_cell_u261_inst, C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u261_inst, C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u263_inst, C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u263_inst, C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u267_inst, C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u267_inst, C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u269_inst, C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u269_inst, C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u271_inst, C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u271_inst, C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u275_inst, C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u275_inst, C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u318_inst, C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD
Handle AOC IO instance dedicated_io_cell_u319_inst, C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD

Place inst u_lvds_pll_u0 at loc C53R48.gclk_ctrl_c1r2.pll
M7S_SOC u_arm_u_soc location is C53R4.M7S_SOC

Place inst u_arm_u_soc at loc C53R4.M7S_SOC

Infos : There are 72 IOs in netlist I/01004: Placement handle clock related cells!!!

pre sort clock name:io_cell_clk_i_inst
after sort clock name:io_cell_clk_i_inst
pre sort pll name:u_lvds_pll_u0
pre sort pll name:u_pll_pll_u0
after sort pll name:u_pll_pll_u0
after sort pll name:u_lvds_pll_u0
pre sort dll name:u_arm_dll_u0
pre sort dll name:u_arm_dll_u0
Place inst u_arm_dll_u0 at loc C53R1.gclk_ctrl_c2r1.dll

Place inst u_pll_pll_u0 at loc C53R1.gclk_ctrl_c2r1.pll

INFO:: Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/deviceFiles/M7SN0F484.pkg

Place inst dedicated_io_cell_u227_inst at loc C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF

Place inst dedicated_io_cell_u221_inst at loc C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u269_inst at loc C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u211_inst at loc C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u207_inst at loc C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u263_inst at loc C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u259_inst at loc C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF

Place inst dedicated_io_cell_u253_inst at loc C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS

Place inst dedicated_io_cell_u318_inst at loc C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG

Place inst io_cell_spi_miso_inst at loc C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u243_inst at loc C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL

Place inst dedicated_io_cell_u240_inst at loc C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR

Place inst io_cell_spi_sck_inst at loc C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS

Place inst io_cell_spi_ssn_inst at loc C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u229_inst at loc C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u223_inst at loc C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS

Place inst dedicated_io_cell_u219_inst at loc C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS

Place inst dedicated_io_cell_u275_inst at loc C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u213_inst at loc C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR

Place inst io_cell_buttonIn2_inst at loc C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_clk at loc C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u255_inst at loc C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u245_inst at loc C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u235_inst at loc C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR

Place inst u_lvds_u_lvds_tx_0 at loc C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_1 at loc C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_2 at loc C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_3 at loc C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u215_inst at loc C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u271_inst at loc C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR

Place inst io_cell_buttonIn4_inst at loc C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u267_inst at loc C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u261_inst at loc C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u319_inst at loc C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG

Place inst dedicated_io_cell_u251_inst at loc C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u247_inst at loc C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u237_inst at loc C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR

Place inst io_cell_clk_i_inst at loc C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG

Place inst io_cell_rstn_i_inst at loc C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u231_inst at loc C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR


used memory= 31.659305(MB)       peak memory = 31.659305(MB)
I/01002: Placement IOs and some cells except LUT/REG/EMB/MAC finish successfully!!

Cswitch planner completed successfully.
I/07060: Writing db file to db/chip_fplan.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_fplan.v
ANDARA: ###############################
ANDARA: # Ending step: fplan 
ANDARA: ###############################
Total cputime=cputime = 1.54(sec)  used memory=31.7624(MB) peak memory=31.7979(MB)
ANDARA: ###############################
ANDARA: # Starting step: assigner_cstool 
ANDARA: ###############################
========================================================
wl                =   total wire length
hpwl              =   total half perimeter wire length
WNS               =   worst negtive slack
TNS               =   total negtive slack
plb_tot_ovf       =   total overlap of PLB
N_endpoints       =   number of end points
N_neg_endpoints   =   number of negtive end points
========================================================

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

netlist/chip_fplan.v, 1148: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0.init_file = "";
                                                          ^
netlist/chip_fplan.v, 1295: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1.init_file = "";
                                                          ^
netlist/chip_fplan.v, 1411: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2.init_file = "";
                                                          ^
netlist/chip_fplan.v, 1682: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3.init_file = "";
                                                          ^
netlist/chip_fplan.v, 9876: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
netlist/chip_fplan.v, 11683: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0.init_file = "";
                                                          ^
netlist/chip_fplan.v, 11882: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_1.init_file = "";
                                                          ^
netlist/chip_fplan.v, 12029: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_2.init_file = "";
                                                          ^
netlist/chip_fplan.v, 12197: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_3.init_file = "";
                                                          ^
netlist/chip_fplan.v, 13712: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 13881: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 14081: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 14281: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 20914: Value of defparam on_chip_eth_mode is empty string
defparam u_arm_u_soc.on_chip_eth_mode = "";
                                          ^
netlist/chip_fplan.v, 20917: Value of defparam on_chip_ddr_ctrl_mode is empty string
defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                               ^
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
ea
er
TLC = demo_sd_to_lcd
done
Total of 166 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
INFO:ARCH:::Using griffin-2.0 architecture
Target Architecture: griffin-2.0
Sourcing fixed cell........demo_sd_to_lcd.fixed_cells.tcl
sourcing drc_cs_place dedicated_io_cell_u207_inst C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u211_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u213_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u215_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u219_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u221_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u223_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u227_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u229_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u231_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u235_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u237_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u240_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u243_inst C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL
sourcing drc_cs_place dedicated_io_cell_u245_inst C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u247_inst C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u251_inst C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u253_inst C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u255_inst C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u259_inst C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u261_inst C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u263_inst C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u267_inst C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u269_inst C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u271_inst C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u275_inst C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u318_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG
sourcing drc_cs_place dedicated_io_cell_u319_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_buttonIn2_inst C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_buttonIn4_inst C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_clk_i_inst C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_rstn_i_inst C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_miso_inst C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_sck_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_ssn_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_0 C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_1 C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_2 C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_3 C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_clk C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS
Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

Info: Selected chip architecture is array27x49
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
info: Special Multi Clock DRC is enabled


Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt
Find clock-net u_lvds_pll_u0|clkout0_net numReceivers:108
Find clock-net u_pll_pll_u0|clkout1_net numReceivers:278
Total clock net number is:2
INFO:General:::ignore gnd/vcc-net:VCC_0_inst|Y_net
INFO:General:::ignore gnd/vcc-net:GND_0_inst|Y_net
INFO:General:::reserve clock-net:u_lvds_pll_u0|clkout0_net
INFO:General:::reserve clock-net:u_pll_pll_u0|clkout1_net
WARNING:General:::dedicated_io_cell_u227_inst has no input net
WARNING:General:::dedicated_io_cell_u227_inst has no output net
WARNING:General:::dedicated_io_cell_u221_inst has no input net
WARNING:General:::dedicated_io_cell_u221_inst has no output net
WARNING:General:::dedicated_io_cell_u269_inst has no input net
WARNING:General:::dedicated_io_cell_u269_inst has no output net
WARNING:General:::dedicated_io_cell_u211_inst has no input net
WARNING:General:::dedicated_io_cell_u211_inst has no output net
WARNING:General:::dedicated_io_cell_u207_inst has no input net
WARNING:General:::dedicated_io_cell_u207_inst has no output net
WARNING:General:::dedicated_io_cell_u263_inst has no input net
WARNING:General:::dedicated_io_cell_u263_inst has no output net
WARNING:General:::dedicated_io_cell_u259_inst has no input net
WARNING:General:::dedicated_io_cell_u259_inst has no output net
WARNING:General:::dedicated_io_cell_u253_inst has no input net
WARNING:General:::dedicated_io_cell_u253_inst has no output net
WARNING:General:::dedicated_io_cell_u318_inst has no input net
WARNING:General:::dedicated_io_cell_u318_inst has no output net
WARNING:General:::dedicated_io_cell_u243_inst has no input net
WARNING:General:::dedicated_io_cell_u243_inst has no output net
WARNING:General:::dedicated_io_cell_u240_inst has no input net
WARNING:General:::dedicated_io_cell_u240_inst has no output net
WARNING:General:::dedicated_io_cell_u229_inst has no input net
WARNING:General:::dedicated_io_cell_u229_inst has no output net
WARNING:General:::dedicated_io_cell_u223_inst has no input net
WARNING:General:::dedicated_io_cell_u223_inst has no output net
WARNING:General:::GND_0_inst has no input net
WARNING:General:::VCC_0_inst has no input net
WARNING:General:::dedicated_io_cell_u219_inst has no input net
WARNING:General:::dedicated_io_cell_u219_inst has no output net
WARNING:General:::dedicated_io_cell_u275_inst has no input net
WARNING:General:::dedicated_io_cell_u275_inst has no output net
WARNING:General:::dedicated_io_cell_u213_inst has no input net
WARNING:General:::dedicated_io_cell_u213_inst has no output net
WARNING:General:::dedicated_io_cell_u255_inst has no input net
WARNING:General:::dedicated_io_cell_u255_inst has no output net
WARNING:General:::dedicated_io_cell_u245_inst has no input net
WARNING:General:::dedicated_io_cell_u245_inst has no output net
WARNING:General:::dedicated_io_cell_u235_inst has no input net
WARNING:General:::dedicated_io_cell_u235_inst has no output net
WARNING:General:::dedicated_io_cell_u215_inst has no input net
WARNING:General:::dedicated_io_cell_u215_inst has no output net
WARNING:General:::dedicated_io_cell_u271_inst has no input net
WARNING:General:::dedicated_io_cell_u271_inst has no output net
WARNING:General:::dedicated_io_cell_u267_inst has no input net
WARNING:General:::dedicated_io_cell_u267_inst has no output net
WARNING:General:::dedicated_io_cell_u261_inst has no input net
WARNING:General:::dedicated_io_cell_u261_inst has no output net
WARNING:General:::dedicated_io_cell_u319_inst has no input net
WARNING:General:::dedicated_io_cell_u319_inst has no output net
WARNING:General:::dedicated_io_cell_u251_inst has no input net
WARNING:General:::dedicated_io_cell_u251_inst has no output net
WARNING:General:::dedicated_io_cell_u247_inst has no input net
WARNING:General:::dedicated_io_cell_u247_inst has no output net
WARNING:General:::dedicated_io_cell_u237_inst has no input net
WARNING:General:::dedicated_io_cell_u237_inst has no output net
WARNING:General:::dedicated_io_cell_u231_inst has no input net
WARNING:General:::dedicated_io_cell_u231_inst has no output net
I/03001: Start Find Macros
I/03002: Find Macros Ends 
ANDARA: Reading SDC file: constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/andara/cstests/dev/lib/special.sdc
Warning: No matched pin/ports found in set_false_path -to option. Constraint ignored.
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
This design has 729 cell instances (316 LUT inst, 0.4).
Build timing graph with Nodes=3481 edges=5538 
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
INFO:General:::######################################
I/03001: Start Global Placement
INFO:General:::######################################
******************CURRENT OPTIMIZATION OPTION******************
architecture:                     M7S
run_mode(0-wire|1-timing):        1
limit_run_time(second):           10800

***************************************************************
I/03001: Start First Expansion
Loaded arch is: array27x49
info: reading xbar delay info: F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/ixbar_delay_table

Reading LP intra-connections info: F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/le_intl_delays-3

Reading FB ports delay info: F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/port_delay-3

WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
INFO:ASSIGNER:::Init expansion len,max_len_x :25 max_len_y :47 min_len_x :2 min_len_y :2  len_dec_x :0.153333 len_dec_y :0.300000
INFO:ASSIGNER:::*******************************************************************************************************
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
INFO:ASSIGNER:::global expansion done: iter# > 200
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
INFO:ASSIGNER:::[end] wl=17746 hpwl=4648 plb_tot_ovf=27.00 sfb_tot_ovf=3.00 dcc_tot_ovf=0.00 avg_ovf=1.76 max_ovf=5.00
I/03002: First Expansion Ends 
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
I/03001: Start EMB/MAC Legalization
INFO:ASSIGNER:::Before legalize SFB node, check did it need legalize.
There are 8 EMB nodes, 0 DSP nodes in current graph.
INFO:ASSIGNER:::There are 8 EMB nodes, 0 DSP nodes in current graph.
INFO:ASSIGNER:::There are 0 EMB18K nodes, it needn't legalize it in EMB Bins.
INFO:ASSIGNER:::There are 0 DSP nodes, it needn't legalize DSP Bins.
INFO:ASSIGNER:::There exist EMB5K,The EMB Bins can be legalized.

INFO:ASSIGNER:::start aceLegalizer version0...
INFO:ASSIGNER:::There are 8 EMB nodes in current graph.
INFO:ASSIGNER:::Bin[4][1](CELL_EMB) :i occupied(7), usable(4), overlap(3), then legalize it.
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_3) from bin[1][4] to bin[1][3],dis=1
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_2) from bin[1][4] to bin[1][3],dis=1
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_1) from bin[1][4] to bin[1][3],dis=1
INFO:ASSIGNER:::Legalize Bin[4][1] OK!
INFO:ASSIGNER:::After moving node, it must update all bins and nodes in it.
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
start checking of EMB and DSP legalization
End checking of EMB and DSP legalization!
INFO:ASSIGNER:::end aceLegalizer
begin to legalize emb clock!
emb clock have no problem!
I/03002: EMB/MAC Legalization Ends 
This design has 723 cell instances (316 LUT inst, 0.4).
Build timing graph with Nodes=3481 edges=5506 
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
I/03003: LOG_GENERAL::Global Placement Successful
REPORT:ASSIGNER:::Total placer runtime: 7040 ms
INFO:General:::######################################
I/03002: Global Placement Ends 
INFO:General:::######################################
INFO:General:::Total compilation time: 7050 ms
I/07060: Writing db file to db/chip_assigner.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_assigner.v
Build timing graph with Nodes=3481 edges=5506 

385 out of 385 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
****************************************

============ Timing Summary ================
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

ANDARA: ###############################
ANDARA: # Ending step: assigner_cstool 
ANDARA: ###############################
Total cputime=cputime = 7.97(sec)  used memory=26.1692(MB) peak memory=26.2027(MB)
ANDARA: ###############################
ANDARA: # Starting step: refiner_new 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

netlist/chip_assigner.v, 5214: Value of defparam optional_function is empty string
defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
netlist/chip_assigner.v, 5839: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 5856: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 5869: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 5886: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 6752: Value of defparam optional_function is empty string
defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
netlist/chip_assigner.v, 7336: Value of defparam optional_function is empty string
defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
netlist/chip_assigner.v, 9865: Value of defparam optional_function is empty string
defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
netlist/chip_assigner.v, 10076: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
netlist/chip_assigner.v, 12603: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 12620: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 12634: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 12652: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 13979: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 14148: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 14286: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 14486: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 16400: Value of defparam optional_function is empty string
defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
netlist/chip_assigner.v, 20392: Value of defparam optional_function is empty string
defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 20776: Value of defparam optional_function is empty string
defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
netlist/chip_assigner.v, 21330: Value of defparam on_chip_eth_mode is empty string
defparam u_arm_u_soc.on_chip_eth_mode = "";
                                          ^
netlist/chip_assigner.v, 21333: Value of defparam on_chip_ddr_ctrl_mode is empty string
defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                               ^
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
ea
er
TLC = demo_sd_to_lcd
done
Total of 166 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
Info: Andara Version : 5.1.2
ANDARA: Reading SDC file: constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/andara/cstests/dev/lib/special.sdc
Warning: No matched pin/ports found in set_false_path -to option. Constraint ignored.
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
This design has 723 cell instances (316 LUT inst, 0.4).
Build timing graph with Nodes=3481 edges=5506 
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
Target Architecture: griffin-2.0
Source file demo_sd_to_lcd.fixed_cells.tcl with fixed cell placements
sourcing drc_cs_place dedicated_io_cell_u207_inst C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u211_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u213_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u215_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u219_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u221_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u223_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u227_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u229_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u231_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u235_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u237_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u240_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u243_inst C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL
sourcing drc_cs_place dedicated_io_cell_u245_inst C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u247_inst C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u251_inst C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u253_inst C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u255_inst C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u259_inst C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u261_inst C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u263_inst C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u267_inst C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u269_inst C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u271_inst C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u275_inst C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u318_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG
sourcing drc_cs_place dedicated_io_cell_u319_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_buttonIn2_inst C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_buttonIn4_inst C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_clk_i_inst C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_rstn_i_inst C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_miso_inst C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_sck_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_ssn_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_0 C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_1 C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_2 C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_3 C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_clk C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS
ANDARA: Running cs_refiner_new -displacement 4 -max_worst_slack 2000 -non_timing_driven 0
Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

Info: Selected chip architecture is array27x49
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
info: Special Multi Clock DRC is enabled

DRC init passed !!!
Info: LE DRC checks are ON.

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc
I/08046: Loaded Device : M7A12N0F484C7.

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt
Reading file demo_sd_to_lcd.aoc
Info: ARCH_TYPE is set to M7S
Unconnected instance dedicated_io_cell_u227_inst will not be placed.
Unconnected instance dedicated_io_cell_u221_inst will not be placed.
Unconnected instance dedicated_io_cell_u269_inst will not be placed.
Unconnected instance dedicated_io_cell_u211_inst will not be placed.
Unconnected instance dedicated_io_cell_u207_inst will not be placed.
Unconnected instance dedicated_io_cell_u263_inst will not be placed.
Unconnected instance dedicated_io_cell_u259_inst will not be placed.
Unconnected instance dedicated_io_cell_u253_inst will not be placed.
Unconnected instance dedicated_io_cell_u318_inst will not be placed.
Unconnected instance dedicated_io_cell_u243_inst will not be placed.
Unconnected instance dedicated_io_cell_u240_inst will not be placed.
Unconnected instance dedicated_io_cell_u229_inst will not be placed.
Unconnected instance dedicated_io_cell_u223_inst will not be placed.
Unconnected instance dedicated_io_cell_u219_inst will not be placed.
Unconnected instance dedicated_io_cell_u275_inst will not be placed.
Unconnected instance dedicated_io_cell_u213_inst will not be placed.
Unconnected instance dedicated_io_cell_u255_inst will not be placed.
Unconnected instance dedicated_io_cell_u245_inst will not be placed.
Unconnected instance dedicated_io_cell_u235_inst will not be placed.
Unconnected instance dedicated_io_cell_u215_inst will not be placed.
Unconnected instance dedicated_io_cell_u271_inst will not be placed.
Unconnected instance dedicated_io_cell_u267_inst will not be placed.
Unconnected instance dedicated_io_cell_u261_inst will not be placed.
Unconnected instance dedicated_io_cell_u319_inst will not be placed.
Unconnected instance dedicated_io_cell_u251_inst will not be placed.
Unconnected instance dedicated_io_cell_u247_inst will not be placed.
Unconnected instance dedicated_io_cell_u237_inst will not be placed.
Unconnected instance dedicated_io_cell_u231_inst will not be placed.
Loaded arch is: array27x49
info: reading xbar delay info: F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/ixbar_delay_table

Reading LP intra-connections info: F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/le_intl_delays-3

Reading FB ports delay info: F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/port_delay-3

WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

INFO : Refiner Running in Incremental-Non-Timing Driven Mode

Starting legal placement.....
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

Full-blown repacking: First iteration.....
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

Full-blown repacking: Second iteration.....
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

Partial repacking: Third iteration.....
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

Partial repacking: Fourth iteration.....
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668


Device utilization summary
--------------------------------------------------

Device name:griffin-2.0
Reg :          359 out of         7680   4.7
Lut :          316 out of        11520   2.7
Le  :          114 out of          960  11.9
Lp  :          341 out of         3840   8.9
Iob :            9 out of            0   1.$
--------------------------------------------------

Refiner succeeded
I/05012: Primace 7.3 Placement was successful!
I/07060: Writing db file to db/chip_refiner.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_refiner.v
Build timing graph with Nodes=3612 edges=5506 

385 out of 385 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing -- HOLD Time Check
	 -nworst 1 
	 -max_paths 1 
	 total paths found 0 
****************************************

============ Timing Summary ================
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

Build timing graph with Nodes=3612 edges=5506 

385 out of 385 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
****************************************

============ Timing Summary ================
WNS= 1003943.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 668

outfile_name = outputs/demo_sd_to_lcd.apx step = refiner_new
I/08048: In plc_dump_apa_data...In file outputs/demo_sd_to_lcd.apx.

Reading file F:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/AndaraToM5CRMap.txt
PlainFileAccess::read outputs/demo_sd_to_lcd.apx
PlainFileAccess::write outputs/demo_sd_to_lcd.apxI/05011: Generating outputs/demo_sd_to_lcd.apx file...
outfile_name = outputs/demo_sd_to_lcd.apv step = refiner_new

In plc_dump_apa_data...In file outputs/demo_sd_to_lcd.apv

I/08047: Dumping .apv format output data Succeeded.
Dumping .rpt format output data Succeeded
ANDARA: ###############################
ANDARA: # Ending step: refiner_new 
ANDARA: ###############################
Total cputime=cputime = 8.72(sec)  used memory=37.0826(MB) peak memory=42.5018(MB)
